
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F5)
	S8= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                   Premise(F6)
	S9= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F7)
	S10= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F8)
	S11= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S12= FU.Halt_IF=>CU_IF.Halt                                 Premise(F10)
	S13= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F12)
	S15= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F13)
	S16= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F19)
	S22= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F22)
	S25= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F23)
	S26= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F24)
	S27= IR_WB.Out=>FU.IR_WB                                    Premise(F25)
	S28= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F26)
	S29= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F27)
	S30= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F28)
	S31= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F29)
	S32= ALUOut_WB.Out=>FU.InWB                                 Premise(F30)
	S33= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F31)
	S34= ALUOut_WB.Out=>GPR.WData                               Premise(F32)
	S35= IR_WB.Out20_16=>GPR.WReg                               Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S4,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S13)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S23)
	S42= PC.Out=>ICache.IEA                                     Premise(F36)
	S43= IMem.MEM8WordOut=>ICache.WData                         Premise(F37)
	S44= ICache.Out=>ICacheReg.In                               Premise(F38)
	S45= PC.Out=>IMMU.IEA                                       Premise(F39)
	S46= IMMU.IEA=addr                                          Path(S4,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S48= IMMU.PID=pid                                           Path(S3,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S14)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S54= ICacheReg.Out=>IRMux.CacheData                         Premise(F42)
	S55= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F43)
	S56= IMem.Out=>IRMux.MemData                                Premise(F44)
	S57= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S58= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F46)
	S59= ICache.Out=>IR_ID.In                                   Premise(F47)
	S60= IRMux.Out=>IR_ID.In                                    Premise(F48)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F49)
	S62= IR_DMMU2.Out=>IR_WB.In                                 Premise(F50)
	S63= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F51)
	S64= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F52)
	S65= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F53)
	S66= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F54)
	S67= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F55)
	S68= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F56)
	S69= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F57)
	S70= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F58)
	S71= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F59)
	S72= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F60)
	S73= IR_EX.Out31_26=>CU_EX.Op                               Premise(F61)
	S74= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F62)
	S75= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F63)
	S76= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F64)
	S77= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S78= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S79= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F67)
	S80= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F68)
	S81= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F69)
	S82= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F70)
	S83= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F71)
	S84= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F72)
	S85= IR_WB.Out31_26=>CU_WB.Op                               Premise(F73)
	S86= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F74)
	S87= CtrlA_EX=0                                             Premise(F75)
	S88= CtrlB_EX=0                                             Premise(F76)
	S89= CtrlALUOut_MEM=0                                       Premise(F77)
	S90= CtrlALUOut_DMMU1=0                                     Premise(F78)
	S91= CtrlALUOut_DMMU2=0                                     Premise(F79)
	S92= CtrlALUOut_WB=0                                        Premise(F80)
	S93= CtrlA_MEM=0                                            Premise(F81)
	S94= CtrlA_WB=0                                             Premise(F82)
	S95= CtrlB_MEM=0                                            Premise(F83)
	S96= CtrlB_WB=0                                             Premise(F84)
	S97= CtrlICache=0                                           Premise(F85)
	S98= CtrlIMMU=0                                             Premise(F86)
	S99= CtrlIR_DMMU1=0                                         Premise(F87)
	S100= CtrlIR_DMMU2=0                                        Premise(F88)
	S101= CtrlIR_EX=0                                           Premise(F89)
	S102= CtrlIR_ID=0                                           Premise(F90)
	S103= CtrlIR_IMMU=1                                         Premise(F91)
	S104= CtrlIR_MEM=0                                          Premise(F92)
	S105= CtrlIR_WB=0                                           Premise(F93)
	S106= CtrlGPR=0                                             Premise(F94)
	S107= CtrlIAddrReg=1                                        Premise(F95)
	S108= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S50,S107)
	S109= CtrlPC=0                                              Premise(F96)
	S110= CtrlPCInc=0                                           Premise(F97)
	S111= PC[Out]=addr                                          PC-Hold(S1,S109,S110)
	S112= CtrlIMem=0                                            Premise(F98)
	S113= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S112)
	S114= CtrlICacheReg=1                                       Premise(F99)
	S115= CtrlASIDIn=0                                          Premise(F100)
	S116= CtrlCP0=0                                             Premise(F101)
	S117= CP0[ASID]=pid                                         CP0-Hold(S0,S116)
	S118= CtrlEPCIn=0                                           Premise(F102)
	S119= CtrlExCodeIn=0                                        Premise(F103)
	S120= CtrlIRMux=0                                           Premise(F104)
	S121= GPR[rS]=a                                             Premise(F105)

IMMU	S122= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S108)
	S123= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S108)
	S124= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S108)
	S125= PC.Out=addr                                           PC-Out(S111)
	S126= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S127= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F106)
	S128= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F107)
	S129= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F108)
	S130= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F109)
	S131= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F110)
	S132= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F111)
	S133= FU.Bub_IF=>CU_IF.Bub                                  Premise(F112)
	S134= FU.Halt_IF=>CU_IF.Halt                                Premise(F113)
	S135= ICache.Hit=>CU_IF.ICacheHit                           Premise(F114)
	S136= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F115)
	S137= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F116)
	S138= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F117)
	S139= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F118)
	S140= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F119)
	S141= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F120)
	S142= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F121)
	S143= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F122)
	S144= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F123)
	S145= ICache.Hit=>FU.ICacheHit                              Premise(F124)
	S146= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F125)
	S147= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F126)
	S148= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F127)
	S149= IR_WB.Out=>FU.IR_WB                                   Premise(F128)
	S150= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F129)
	S151= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F130)
	S152= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F131)
	S153= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F132)
	S154= ALUOut_WB.Out=>FU.InWB                                Premise(F133)
	S155= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F134)
	S156= ALUOut_WB.Out=>GPR.WData                              Premise(F135)
	S157= IR_WB.Out20_16=>GPR.WReg                              Premise(F136)
	S158= IMMU.Addr=>IAddrReg.In                                Premise(F137)
	S159= PC.Out=>ICache.IEA                                    Premise(F138)
	S160= ICache.IEA=addr                                       Path(S125,S159)
	S161= ICache.Hit=ICacheHit(addr)                            ICache-Search(S160)
	S162= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S161,S135)
	S163= FU.ICacheHit=ICacheHit(addr)                          Path(S161,S145)
	S164= PC.Out=>ICache.IEA                                    Premise(F139)
	S165= IMem.MEM8WordOut=>ICache.WData                        Premise(F140)
	S166= ICache.Out=>ICacheReg.In                              Premise(F141)
	S167= PC.Out=>IMMU.IEA                                      Premise(F142)
	S168= IMMU.IEA=addr                                         Path(S125,S167)
	S169= CP0.ASID=>IMMU.PID                                    Premise(F143)
	S170= IMMU.PID=pid                                          Path(S126,S169)
	S171= IMMU.Addr={pid,addr}                                  IMMU-Search(S170,S168)
	S172= IAddrReg.In={pid,addr}                                Path(S171,S158)
	S173= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S170,S168)
	S174= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S173,S136)
	S175= IAddrReg.Out=>IMem.RAddr                              Premise(F144)
	S176= IMem.RAddr={pid,addr}                                 Path(S122,S175)
	S177= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S176,S113)
	S178= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S176,S113)
	S179= ICache.WData=IMemGet8Word({pid,addr})                 Path(S178,S165)
	S180= ICacheReg.Out=>IRMux.CacheData                        Premise(F145)
	S181= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F146)
	S182= IMem.Out=>IRMux.MemData                               Premise(F147)
	S183= IRMux.MemData={13,rS,rT,UIMM}                         Path(S177,S182)
	S184= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S183)
	S185= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F148)
	S186= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F149)
	S187= ICache.Out=>IR_ID.In                                  Premise(F150)
	S188= IRMux.Out=>IR_ID.In                                   Premise(F151)
	S189= IR_ID.In={13,rS,rT,UIMM}                              Path(S184,S188)
	S190= ICache.Out=>IR_IMMU.In                                Premise(F152)
	S191= IR_DMMU2.Out=>IR_WB.In                                Premise(F153)
	S192= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F154)
	S193= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F155)
	S194= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F156)
	S195= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F157)
	S196= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F158)
	S197= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F159)
	S198= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F160)
	S199= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F161)
	S200= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F162)
	S201= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F163)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F164)
	S203= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F165)
	S204= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F166)
	S205= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F167)
	S206= IR_ID.Out31_26=>CU_ID.Op                              Premise(F168)
	S207= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F169)
	S208= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F170)
	S209= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F171)
	S210= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F172)
	S211= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F173)
	S212= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F174)
	S213= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F175)
	S214= IR_WB.Out31_26=>CU_WB.Op                              Premise(F176)
	S215= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F177)
	S216= CtrlA_EX=0                                            Premise(F178)
	S217= CtrlB_EX=0                                            Premise(F179)
	S218= CtrlALUOut_MEM=0                                      Premise(F180)
	S219= CtrlALUOut_DMMU1=0                                    Premise(F181)
	S220= CtrlALUOut_DMMU2=0                                    Premise(F182)
	S221= CtrlALUOut_WB=0                                       Premise(F183)
	S222= CtrlA_MEM=0                                           Premise(F184)
	S223= CtrlA_WB=0                                            Premise(F185)
	S224= CtrlB_MEM=0                                           Premise(F186)
	S225= CtrlB_WB=0                                            Premise(F187)
	S226= CtrlICache=1                                          Premise(F188)
	S227= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S160,S179,S226)
	S228= CtrlIMMU=0                                            Premise(F189)
	S229= CtrlIR_DMMU1=0                                        Premise(F190)
	S230= CtrlIR_DMMU2=0                                        Premise(F191)
	S231= CtrlIR_EX=0                                           Premise(F192)
	S232= CtrlIR_ID=1                                           Premise(F193)
	S233= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S189,S232)
	S234= CtrlIR_IMMU=0                                         Premise(F194)
	S235= CtrlIR_MEM=0                                          Premise(F195)
	S236= CtrlIR_WB=0                                           Premise(F196)
	S237= CtrlGPR=0                                             Premise(F197)
	S238= GPR[rS]=a                                             GPR-Hold(S121,S237)
	S239= CtrlIAddrReg=0                                        Premise(F198)
	S240= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S108,S239)
	S241= CtrlPC=0                                              Premise(F199)
	S242= CtrlPCInc=1                                           Premise(F200)
	S243= PC[Out]=addr+4                                        PC-Inc(S111,S241,S242)
	S244= PC[CIA]=addr                                          PC-Inc(S111,S241,S242)
	S245= CtrlIMem=0                                            Premise(F201)
	S246= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S113,S245)
	S247= CtrlICacheReg=0                                       Premise(F202)
	S248= CtrlASIDIn=0                                          Premise(F203)
	S249= CtrlCP0=0                                             Premise(F204)
	S250= CP0[ASID]=pid                                         CP0-Hold(S117,S249)
	S251= CtrlEPCIn=0                                           Premise(F205)
	S252= CtrlExCodeIn=0                                        Premise(F206)
	S253= CtrlIRMux=0                                           Premise(F207)

ID	S254= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S233)
	S255= IR_ID.Out31_26=13                                     IR-Out(S233)
	S256= IR_ID.Out25_21=rS                                     IR-Out(S233)
	S257= IR_ID.Out20_16=rT                                     IR-Out(S233)
	S258= IR_ID.Out15_0=UIMM                                    IR-Out(S233)
	S259= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S240)
	S260= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S240)
	S261= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S240)
	S262= PC.Out=addr+4                                         PC-Out(S243)
	S263= PC.CIA=addr                                           PC-Out(S244)
	S264= PC.CIA31_28=addr[31:28]                               PC-Out(S244)
	S265= CP0.ASID=pid                                          CP0-Read-ASID(S250)
	S266= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F208)
	S267= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F209)
	S268= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F210)
	S269= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F211)
	S270= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F212)
	S271= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F213)
	S272= FU.Bub_IF=>CU_IF.Bub                                  Premise(F214)
	S273= FU.Halt_IF=>CU_IF.Halt                                Premise(F215)
	S274= ICache.Hit=>CU_IF.ICacheHit                           Premise(F216)
	S275= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F217)
	S276= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F218)
	S277= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F219)
	S278= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F220)
	S279= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F221)
	S280= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F222)
	S281= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F223)
	S282= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F224)
	S283= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F225)
	S284= ICache.Hit=>FU.ICacheHit                              Premise(F226)
	S285= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F227)
	S286= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F228)
	S287= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F229)
	S288= IR_WB.Out=>FU.IR_WB                                   Premise(F230)
	S289= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F231)
	S290= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F232)
	S291= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F233)
	S292= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F234)
	S293= ALUOut_WB.Out=>FU.InWB                                Premise(F235)
	S294= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F236)
	S295= ALUOut_WB.Out=>GPR.WData                              Premise(F237)
	S296= IR_WB.Out20_16=>GPR.WReg                              Premise(F238)
	S297= IMMU.Addr=>IAddrReg.In                                Premise(F239)
	S298= PC.Out=>ICache.IEA                                    Premise(F240)
	S299= ICache.IEA=addr+4                                     Path(S262,S298)
	S300= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S299)
	S301= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S300,S274)
	S302= FU.ICacheHit=ICacheHit(addr+4)                        Path(S300,S284)
	S303= PC.Out=>ICache.IEA                                    Premise(F241)
	S304= IMem.MEM8WordOut=>ICache.WData                        Premise(F242)
	S305= ICache.Out=>ICacheReg.In                              Premise(F243)
	S306= PC.Out=>IMMU.IEA                                      Premise(F244)
	S307= IMMU.IEA=addr+4                                       Path(S262,S306)
	S308= CP0.ASID=>IMMU.PID                                    Premise(F245)
	S309= IMMU.PID=pid                                          Path(S265,S308)
	S310= IMMU.Addr={pid,addr+4}                                IMMU-Search(S309,S307)
	S311= IAddrReg.In={pid,addr+4}                              Path(S310,S297)
	S312= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S309,S307)
	S313= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S312,S275)
	S314= IAddrReg.Out=>IMem.RAddr                              Premise(F246)
	S315= IMem.RAddr={pid,addr}                                 Path(S259,S314)
	S316= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S315,S246)
	S317= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S315,S246)
	S318= ICache.WData=IMemGet8Word({pid,addr})                 Path(S317,S304)
	S319= ICacheReg.Out=>IRMux.CacheData                        Premise(F247)
	S320= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F248)
	S321= IMem.Out=>IRMux.MemData                               Premise(F249)
	S322= IRMux.MemData={13,rS,rT,UIMM}                         Path(S316,S321)
	S323= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S322)
	S324= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F250)
	S325= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F251)
	S326= ICache.Out=>IR_ID.In                                  Premise(F252)
	S327= IRMux.Out=>IR_ID.In                                   Premise(F253)
	S328= IR_ID.In={13,rS,rT,UIMM}                              Path(S323,S327)
	S329= ICache.Out=>IR_IMMU.In                                Premise(F254)
	S330= IR_DMMU2.Out=>IR_WB.In                                Premise(F255)
	S331= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F256)
	S332= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F257)
	S333= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F258)
	S334= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F259)
	S335= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F260)
	S336= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F261)
	S337= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F262)
	S338= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F263)
	S339= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F264)
	S340= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F265)
	S341= IR_EX.Out31_26=>CU_EX.Op                              Premise(F266)
	S342= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F267)
	S343= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F268)
	S344= CU_ID.IRFunc1=rT                                      Path(S257,S343)
	S345= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F269)
	S346= CU_ID.IRFunc2=rS                                      Path(S256,S345)
	S347= IR_ID.Out31_26=>CU_ID.Op                              Premise(F270)
	S348= CU_ID.Op=13                                           Path(S255,S347)
	S349= CU_ID.Func=alu_add                                    CU_ID(S348)
	S350= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F271)
	S351= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F272)
	S352= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F273)
	S353= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F274)
	S354= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F275)
	S355= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F276)
	S356= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F277)
	S357= IR_WB.Out31_26=>CU_WB.Op                              Premise(F278)
	S358= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F279)
	S359= CtrlA_EX=1                                            Premise(F280)
	S360= CtrlB_EX=1                                            Premise(F281)
	S361= CtrlALUOut_MEM=0                                      Premise(F282)
	S362= CtrlALUOut_DMMU1=0                                    Premise(F283)
	S363= CtrlALUOut_DMMU2=0                                    Premise(F284)
	S364= CtrlALUOut_WB=0                                       Premise(F285)
	S365= CtrlA_MEM=0                                           Premise(F286)
	S366= CtrlA_WB=0                                            Premise(F287)
	S367= CtrlB_MEM=0                                           Premise(F288)
	S368= CtrlB_WB=0                                            Premise(F289)
	S369= CtrlICache=0                                          Premise(F290)
	S370= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S227,S369)
	S371= CtrlIMMU=0                                            Premise(F291)
	S372= CtrlIR_DMMU1=0                                        Premise(F292)
	S373= CtrlIR_DMMU2=0                                        Premise(F293)
	S374= CtrlIR_EX=1                                           Premise(F294)
	S375= CtrlIR_ID=0                                           Premise(F295)
	S376= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S233,S375)
	S377= CtrlIR_IMMU=0                                         Premise(F296)
	S378= CtrlIR_MEM=0                                          Premise(F297)
	S379= CtrlIR_WB=0                                           Premise(F298)
	S380= CtrlGPR=0                                             Premise(F299)
	S381= GPR[rS]=a                                             GPR-Hold(S238,S380)
	S382= CtrlIAddrReg=0                                        Premise(F300)
	S383= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S240,S382)
	S384= CtrlPC=0                                              Premise(F301)
	S385= CtrlPCInc=0                                           Premise(F302)
	S386= PC[CIA]=addr                                          PC-Hold(S244,S385)
	S387= PC[Out]=addr+4                                        PC-Hold(S243,S384,S385)
	S388= CtrlIMem=0                                            Premise(F303)
	S389= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S246,S388)
	S390= CtrlICacheReg=0                                       Premise(F304)
	S391= CtrlASIDIn=0                                          Premise(F305)
	S392= CtrlCP0=0                                             Premise(F306)
	S393= CP0[ASID]=pid                                         CP0-Hold(S250,S392)
	S394= CtrlEPCIn=0                                           Premise(F307)
	S395= CtrlExCodeIn=0                                        Premise(F308)
	S396= CtrlIRMux=0                                           Premise(F309)

EX	S397= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S376)
	S398= IR_ID.Out31_26=13                                     IR-Out(S376)
	S399= IR_ID.Out25_21=rS                                     IR-Out(S376)
	S400= IR_ID.Out20_16=rT                                     IR-Out(S376)
	S401= IR_ID.Out15_0=UIMM                                    IR-Out(S376)
	S402= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S383)
	S403= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S383)
	S404= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S383)
	S405= PC.CIA=addr                                           PC-Out(S386)
	S406= PC.CIA31_28=addr[31:28]                               PC-Out(S386)
	S407= PC.Out=addr+4                                         PC-Out(S387)
	S408= CP0.ASID=pid                                          CP0-Read-ASID(S393)
	S409= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F310)
	S410= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F311)
	S411= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F312)
	S412= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F313)
	S413= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F314)
	S414= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F315)
	S415= FU.Bub_IF=>CU_IF.Bub                                  Premise(F316)
	S416= FU.Halt_IF=>CU_IF.Halt                                Premise(F317)
	S417= ICache.Hit=>CU_IF.ICacheHit                           Premise(F318)
	S418= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F319)
	S419= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F320)
	S420= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F321)
	S421= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F322)
	S422= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F323)
	S423= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F324)
	S424= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F325)
	S425= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F326)
	S426= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F327)
	S427= ICache.Hit=>FU.ICacheHit                              Premise(F328)
	S428= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F329)
	S429= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F330)
	S430= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F331)
	S431= IR_WB.Out=>FU.IR_WB                                   Premise(F332)
	S432= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F333)
	S433= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F334)
	S434= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F335)
	S435= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F336)
	S436= ALUOut_WB.Out=>FU.InWB                                Premise(F337)
	S437= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F338)
	S438= ALUOut_WB.Out=>GPR.WData                              Premise(F339)
	S439= IR_WB.Out20_16=>GPR.WReg                              Premise(F340)
	S440= IMMU.Addr=>IAddrReg.In                                Premise(F341)
	S441= PC.Out=>ICache.IEA                                    Premise(F342)
	S442= ICache.IEA=addr+4                                     Path(S407,S441)
	S443= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S442)
	S444= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S443,S417)
	S445= FU.ICacheHit=ICacheHit(addr+4)                        Path(S443,S427)
	S446= PC.Out=>ICache.IEA                                    Premise(F343)
	S447= IMem.MEM8WordOut=>ICache.WData                        Premise(F344)
	S448= ICache.Out=>ICacheReg.In                              Premise(F345)
	S449= PC.Out=>IMMU.IEA                                      Premise(F346)
	S450= IMMU.IEA=addr+4                                       Path(S407,S449)
	S451= CP0.ASID=>IMMU.PID                                    Premise(F347)
	S452= IMMU.PID=pid                                          Path(S408,S451)
	S453= IMMU.Addr={pid,addr+4}                                IMMU-Search(S452,S450)
	S454= IAddrReg.In={pid,addr+4}                              Path(S453,S440)
	S455= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S452,S450)
	S456= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S455,S418)
	S457= IAddrReg.Out=>IMem.RAddr                              Premise(F348)
	S458= IMem.RAddr={pid,addr}                                 Path(S402,S457)
	S459= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S458,S389)
	S460= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S458,S389)
	S461= ICache.WData=IMemGet8Word({pid,addr})                 Path(S460,S447)
	S462= ICacheReg.Out=>IRMux.CacheData                        Premise(F349)
	S463= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F350)
	S464= IMem.Out=>IRMux.MemData                               Premise(F351)
	S465= IRMux.MemData={13,rS,rT,UIMM}                         Path(S459,S464)
	S466= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S465)
	S467= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F352)
	S468= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F353)
	S469= ICache.Out=>IR_ID.In                                  Premise(F354)
	S470= IRMux.Out=>IR_ID.In                                   Premise(F355)
	S471= IR_ID.In={13,rS,rT,UIMM}                              Path(S466,S470)
	S472= ICache.Out=>IR_IMMU.In                                Premise(F356)
	S473= IR_DMMU2.Out=>IR_WB.In                                Premise(F357)
	S474= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F358)
	S475= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F359)
	S476= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F360)
	S477= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F361)
	S478= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F362)
	S479= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F363)
	S480= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F364)
	S481= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F365)
	S482= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F366)
	S483= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F367)
	S484= IR_EX.Out31_26=>CU_EX.Op                              Premise(F368)
	S485= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F369)
	S486= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F370)
	S487= CU_ID.IRFunc1=rT                                      Path(S400,S486)
	S488= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F371)
	S489= CU_ID.IRFunc2=rS                                      Path(S399,S488)
	S490= IR_ID.Out31_26=>CU_ID.Op                              Premise(F372)
	S491= CU_ID.Op=13                                           Path(S398,S490)
	S492= CU_ID.Func=alu_add                                    CU_ID(S491)
	S493= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F373)
	S494= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F374)
	S495= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F375)
	S496= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F376)
	S497= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F377)
	S498= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F378)
	S499= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F379)
	S500= IR_WB.Out31_26=>CU_WB.Op                              Premise(F380)
	S501= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F381)
	S502= CtrlA_EX=0                                            Premise(F382)
	S503= CtrlB_EX=0                                            Premise(F383)
	S504= CtrlALUOut_MEM=1                                      Premise(F384)
	S505= CtrlALUOut_DMMU1=0                                    Premise(F385)
	S506= CtrlALUOut_DMMU2=0                                    Premise(F386)
	S507= CtrlALUOut_WB=0                                       Premise(F387)
	S508= CtrlA_MEM=0                                           Premise(F388)
	S509= CtrlA_WB=0                                            Premise(F389)
	S510= CtrlB_MEM=0                                           Premise(F390)
	S511= CtrlB_WB=0                                            Premise(F391)
	S512= CtrlICache=0                                          Premise(F392)
	S513= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S370,S512)
	S514= CtrlIMMU=0                                            Premise(F393)
	S515= CtrlIR_DMMU1=0                                        Premise(F394)
	S516= CtrlIR_DMMU2=0                                        Premise(F395)
	S517= CtrlIR_EX=0                                           Premise(F396)
	S518= CtrlIR_ID=0                                           Premise(F397)
	S519= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S376,S518)
	S520= CtrlIR_IMMU=0                                         Premise(F398)
	S521= CtrlIR_MEM=1                                          Premise(F399)
	S522= CtrlIR_WB=0                                           Premise(F400)
	S523= CtrlGPR=0                                             Premise(F401)
	S524= GPR[rS]=a                                             GPR-Hold(S381,S523)
	S525= CtrlIAddrReg=0                                        Premise(F402)
	S526= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S383,S525)
	S527= CtrlPC=0                                              Premise(F403)
	S528= CtrlPCInc=0                                           Premise(F404)
	S529= PC[CIA]=addr                                          PC-Hold(S386,S528)
	S530= PC[Out]=addr+4                                        PC-Hold(S387,S527,S528)
	S531= CtrlIMem=0                                            Premise(F405)
	S532= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S389,S531)
	S533= CtrlICacheReg=0                                       Premise(F406)
	S534= CtrlASIDIn=0                                          Premise(F407)
	S535= CtrlCP0=0                                             Premise(F408)
	S536= CP0[ASID]=pid                                         CP0-Hold(S393,S535)
	S537= CtrlEPCIn=0                                           Premise(F409)
	S538= CtrlExCodeIn=0                                        Premise(F410)
	S539= CtrlIRMux=0                                           Premise(F411)

MEM	S540= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S519)
	S541= IR_ID.Out31_26=13                                     IR-Out(S519)
	S542= IR_ID.Out25_21=rS                                     IR-Out(S519)
	S543= IR_ID.Out20_16=rT                                     IR-Out(S519)
	S544= IR_ID.Out15_0=UIMM                                    IR-Out(S519)
	S545= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S526)
	S546= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S526)
	S547= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S526)
	S548= PC.CIA=addr                                           PC-Out(S529)
	S549= PC.CIA31_28=addr[31:28]                               PC-Out(S529)
	S550= PC.Out=addr+4                                         PC-Out(S530)
	S551= CP0.ASID=pid                                          CP0-Read-ASID(S536)
	S552= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F412)
	S553= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F413)
	S554= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F414)
	S555= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F415)
	S556= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F416)
	S557= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F417)
	S558= FU.Bub_IF=>CU_IF.Bub                                  Premise(F418)
	S559= FU.Halt_IF=>CU_IF.Halt                                Premise(F419)
	S560= ICache.Hit=>CU_IF.ICacheHit                           Premise(F420)
	S561= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F421)
	S562= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F422)
	S563= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F423)
	S564= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F424)
	S565= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F425)
	S566= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F426)
	S567= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F427)
	S568= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F428)
	S569= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F429)
	S570= ICache.Hit=>FU.ICacheHit                              Premise(F430)
	S571= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F431)
	S572= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F432)
	S573= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F433)
	S574= IR_WB.Out=>FU.IR_WB                                   Premise(F434)
	S575= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F435)
	S576= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F436)
	S577= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F437)
	S578= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F438)
	S579= ALUOut_WB.Out=>FU.InWB                                Premise(F439)
	S580= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F440)
	S581= ALUOut_WB.Out=>GPR.WData                              Premise(F441)
	S582= IR_WB.Out20_16=>GPR.WReg                              Premise(F442)
	S583= IMMU.Addr=>IAddrReg.In                                Premise(F443)
	S584= PC.Out=>ICache.IEA                                    Premise(F444)
	S585= ICache.IEA=addr+4                                     Path(S550,S584)
	S586= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S585)
	S587= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S586,S560)
	S588= FU.ICacheHit=ICacheHit(addr+4)                        Path(S586,S570)
	S589= PC.Out=>ICache.IEA                                    Premise(F445)
	S590= IMem.MEM8WordOut=>ICache.WData                        Premise(F446)
	S591= ICache.Out=>ICacheReg.In                              Premise(F447)
	S592= PC.Out=>IMMU.IEA                                      Premise(F448)
	S593= IMMU.IEA=addr+4                                       Path(S550,S592)
	S594= CP0.ASID=>IMMU.PID                                    Premise(F449)
	S595= IMMU.PID=pid                                          Path(S551,S594)
	S596= IMMU.Addr={pid,addr+4}                                IMMU-Search(S595,S593)
	S597= IAddrReg.In={pid,addr+4}                              Path(S596,S583)
	S598= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S595,S593)
	S599= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S598,S561)
	S600= IAddrReg.Out=>IMem.RAddr                              Premise(F450)
	S601= IMem.RAddr={pid,addr}                                 Path(S545,S600)
	S602= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S601,S532)
	S603= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S601,S532)
	S604= ICache.WData=IMemGet8Word({pid,addr})                 Path(S603,S590)
	S605= ICacheReg.Out=>IRMux.CacheData                        Premise(F451)
	S606= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F452)
	S607= IMem.Out=>IRMux.MemData                               Premise(F453)
	S608= IRMux.MemData={13,rS,rT,UIMM}                         Path(S602,S607)
	S609= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S608)
	S610= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F454)
	S611= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F455)
	S612= ICache.Out=>IR_ID.In                                  Premise(F456)
	S613= IRMux.Out=>IR_ID.In                                   Premise(F457)
	S614= IR_ID.In={13,rS,rT,UIMM}                              Path(S609,S613)
	S615= ICache.Out=>IR_IMMU.In                                Premise(F458)
	S616= IR_DMMU2.Out=>IR_WB.In                                Premise(F459)
	S617= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F460)
	S618= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F461)
	S619= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F462)
	S620= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F463)
	S621= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F464)
	S622= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F465)
	S623= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F466)
	S624= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F467)
	S625= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F468)
	S626= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F469)
	S627= IR_EX.Out31_26=>CU_EX.Op                              Premise(F470)
	S628= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F471)
	S629= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F472)
	S630= CU_ID.IRFunc1=rT                                      Path(S543,S629)
	S631= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F473)
	S632= CU_ID.IRFunc2=rS                                      Path(S542,S631)
	S633= IR_ID.Out31_26=>CU_ID.Op                              Premise(F474)
	S634= CU_ID.Op=13                                           Path(S541,S633)
	S635= CU_ID.Func=alu_add                                    CU_ID(S634)
	S636= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F475)
	S637= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F476)
	S638= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F477)
	S639= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F478)
	S640= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F479)
	S641= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F480)
	S642= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F481)
	S643= IR_WB.Out31_26=>CU_WB.Op                              Premise(F482)
	S644= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F483)
	S645= CtrlA_EX=0                                            Premise(F484)
	S646= CtrlB_EX=0                                            Premise(F485)
	S647= CtrlALUOut_MEM=0                                      Premise(F486)
	S648= CtrlALUOut_DMMU1=1                                    Premise(F487)
	S649= CtrlALUOut_DMMU2=0                                    Premise(F488)
	S650= CtrlALUOut_WB=1                                       Premise(F489)
	S651= CtrlA_MEM=0                                           Premise(F490)
	S652= CtrlA_WB=1                                            Premise(F491)
	S653= CtrlB_MEM=0                                           Premise(F492)
	S654= CtrlB_WB=1                                            Premise(F493)
	S655= CtrlICache=0                                          Premise(F494)
	S656= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S513,S655)
	S657= CtrlIMMU=0                                            Premise(F495)
	S658= CtrlIR_DMMU1=1                                        Premise(F496)
	S659= CtrlIR_DMMU2=0                                        Premise(F497)
	S660= CtrlIR_EX=0                                           Premise(F498)
	S661= CtrlIR_ID=0                                           Premise(F499)
	S662= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S519,S661)
	S663= CtrlIR_IMMU=0                                         Premise(F500)
	S664= CtrlIR_MEM=0                                          Premise(F501)
	S665= CtrlIR_WB=1                                           Premise(F502)
	S666= CtrlGPR=0                                             Premise(F503)
	S667= GPR[rS]=a                                             GPR-Hold(S524,S666)
	S668= CtrlIAddrReg=0                                        Premise(F504)
	S669= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S526,S668)
	S670= CtrlPC=0                                              Premise(F505)
	S671= CtrlPCInc=0                                           Premise(F506)
	S672= PC[CIA]=addr                                          PC-Hold(S529,S671)
	S673= PC[Out]=addr+4                                        PC-Hold(S530,S670,S671)
	S674= CtrlIMem=0                                            Premise(F507)
	S675= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S532,S674)
	S676= CtrlICacheReg=0                                       Premise(F508)
	S677= CtrlASIDIn=0                                          Premise(F509)
	S678= CtrlCP0=0                                             Premise(F510)
	S679= CP0[ASID]=pid                                         CP0-Hold(S536,S678)
	S680= CtrlEPCIn=0                                           Premise(F511)
	S681= CtrlExCodeIn=0                                        Premise(F512)
	S682= CtrlIRMux=0                                           Premise(F513)

WB	S683= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S662)
	S684= IR_ID.Out31_26=13                                     IR-Out(S662)
	S685= IR_ID.Out25_21=rS                                     IR-Out(S662)
	S686= IR_ID.Out20_16=rT                                     IR-Out(S662)
	S687= IR_ID.Out15_0=UIMM                                    IR-Out(S662)
	S688= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S669)
	S689= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S669)
	S690= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S669)
	S691= PC.CIA=addr                                           PC-Out(S672)
	S692= PC.CIA31_28=addr[31:28]                               PC-Out(S672)
	S693= PC.Out=addr+4                                         PC-Out(S673)
	S694= CP0.ASID=pid                                          CP0-Read-ASID(S679)
	S695= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F718)
	S696= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F719)
	S697= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F720)
	S698= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F721)
	S699= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F722)
	S700= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F723)
	S701= FU.Bub_IF=>CU_IF.Bub                                  Premise(F724)
	S702= FU.Halt_IF=>CU_IF.Halt                                Premise(F725)
	S703= ICache.Hit=>CU_IF.ICacheHit                           Premise(F726)
	S704= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F727)
	S705= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F728)
	S706= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F729)
	S707= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F730)
	S708= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F731)
	S709= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F732)
	S710= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F733)
	S711= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F734)
	S712= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F735)
	S713= ICache.Hit=>FU.ICacheHit                              Premise(F736)
	S714= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F737)
	S715= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F738)
	S716= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F739)
	S717= IR_WB.Out=>FU.IR_WB                                   Premise(F740)
	S718= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F741)
	S719= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F742)
	S720= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F743)
	S721= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F744)
	S722= ALUOut_WB.Out=>FU.InWB                                Premise(F745)
	S723= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F746)
	S724= ALUOut_WB.Out=>GPR.WData                              Premise(F747)
	S725= IR_WB.Out20_16=>GPR.WReg                              Premise(F748)
	S726= IMMU.Addr=>IAddrReg.In                                Premise(F749)
	S727= PC.Out=>ICache.IEA                                    Premise(F750)
	S728= ICache.IEA=addr+4                                     Path(S693,S727)
	S729= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S728)
	S730= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S729,S703)
	S731= FU.ICacheHit=ICacheHit(addr+4)                        Path(S729,S713)
	S732= PC.Out=>ICache.IEA                                    Premise(F751)
	S733= IMem.MEM8WordOut=>ICache.WData                        Premise(F752)
	S734= ICache.Out=>ICacheReg.In                              Premise(F753)
	S735= PC.Out=>IMMU.IEA                                      Premise(F754)
	S736= IMMU.IEA=addr+4                                       Path(S693,S735)
	S737= CP0.ASID=>IMMU.PID                                    Premise(F755)
	S738= IMMU.PID=pid                                          Path(S694,S737)
	S739= IMMU.Addr={pid,addr+4}                                IMMU-Search(S738,S736)
	S740= IAddrReg.In={pid,addr+4}                              Path(S739,S726)
	S741= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S738,S736)
	S742= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S741,S704)
	S743= IAddrReg.Out=>IMem.RAddr                              Premise(F756)
	S744= IMem.RAddr={pid,addr}                                 Path(S688,S743)
	S745= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S744,S675)
	S746= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S744,S675)
	S747= ICache.WData=IMemGet8Word({pid,addr})                 Path(S746,S733)
	S748= ICacheReg.Out=>IRMux.CacheData                        Premise(F757)
	S749= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F758)
	S750= IMem.Out=>IRMux.MemData                               Premise(F759)
	S751= IRMux.MemData={13,rS,rT,UIMM}                         Path(S745,S750)
	S752= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S751)
	S753= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F760)
	S754= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F761)
	S755= ICache.Out=>IR_ID.In                                  Premise(F762)
	S756= IRMux.Out=>IR_ID.In                                   Premise(F763)
	S757= IR_ID.In={13,rS,rT,UIMM}                              Path(S752,S756)
	S758= ICache.Out=>IR_IMMU.In                                Premise(F764)
	S759= IR_DMMU2.Out=>IR_WB.In                                Premise(F765)
	S760= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F766)
	S761= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F767)
	S762= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F768)
	S763= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F769)
	S764= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F770)
	S765= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F771)
	S766= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F772)
	S767= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F773)
	S768= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F774)
	S769= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F775)
	S770= IR_EX.Out31_26=>CU_EX.Op                              Premise(F776)
	S771= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F777)
	S772= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F778)
	S773= CU_ID.IRFunc1=rT                                      Path(S686,S772)
	S774= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F779)
	S775= CU_ID.IRFunc2=rS                                      Path(S685,S774)
	S776= IR_ID.Out31_26=>CU_ID.Op                              Premise(F780)
	S777= CU_ID.Op=13                                           Path(S684,S776)
	S778= CU_ID.Func=alu_add                                    CU_ID(S777)
	S779= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F781)
	S780= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F782)
	S781= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F783)
	S782= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F784)
	S783= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F785)
	S784= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F786)
	S785= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F787)
	S786= IR_WB.Out31_26=>CU_WB.Op                              Premise(F788)
	S787= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F789)
	S788= CtrlA_EX=0                                            Premise(F790)
	S789= CtrlB_EX=0                                            Premise(F791)
	S790= CtrlALUOut_MEM=0                                      Premise(F792)
	S791= CtrlALUOut_DMMU1=0                                    Premise(F793)
	S792= CtrlALUOut_DMMU2=0                                    Premise(F794)
	S793= CtrlALUOut_WB=0                                       Premise(F795)
	S794= CtrlA_MEM=0                                           Premise(F796)
	S795= CtrlA_WB=0                                            Premise(F797)
	S796= CtrlB_MEM=0                                           Premise(F798)
	S797= CtrlB_WB=0                                            Premise(F799)
	S798= CtrlICache=0                                          Premise(F800)
	S799= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S656,S798)
	S800= CtrlIMMU=0                                            Premise(F801)
	S801= CtrlIR_DMMU1=0                                        Premise(F802)
	S802= CtrlIR_DMMU2=0                                        Premise(F803)
	S803= CtrlIR_EX=0                                           Premise(F804)
	S804= CtrlIR_ID=0                                           Premise(F805)
	S805= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S662,S804)
	S806= CtrlIR_IMMU=0                                         Premise(F806)
	S807= CtrlIR_MEM=0                                          Premise(F807)
	S808= CtrlIR_WB=0                                           Premise(F808)
	S809= CtrlGPR=1                                             Premise(F809)
	S810= CtrlIAddrReg=0                                        Premise(F810)
	S811= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S669,S810)
	S812= CtrlPC=0                                              Premise(F811)
	S813= CtrlPCInc=0                                           Premise(F812)
	S814= PC[CIA]=addr                                          PC-Hold(S672,S813)
	S815= PC[Out]=addr+4                                        PC-Hold(S673,S812,S813)
	S816= CtrlIMem=0                                            Premise(F813)
	S817= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S675,S816)
	S818= CtrlICacheReg=0                                       Premise(F814)
	S819= CtrlASIDIn=0                                          Premise(F815)
	S820= CtrlCP0=0                                             Premise(F816)
	S821= CP0[ASID]=pid                                         CP0-Hold(S679,S820)
	S822= CtrlEPCIn=0                                           Premise(F817)
	S823= CtrlExCodeIn=0                                        Premise(F818)
	S824= CtrlIRMux=0                                           Premise(F819)

POST	S799= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S656,S798)
	S805= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S662,S804)
	S811= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S669,S810)
	S814= PC[CIA]=addr                                          PC-Hold(S672,S813)
	S815= PC[Out]=addr+4                                        PC-Hold(S673,S812,S813)
	S817= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S675,S816)
	S821= CP0[ASID]=pid                                         CP0-Hold(S679,S820)

