################################################################################
# File : sim_configs.py
# Auth : David Gussler
# Lang : python3
# ==============================================================================
# Project-specific VUnit sim config definitions
################################################################################

from itertools import product

import sim_utils


################################################################################
# TB definitions and generic permutations
################################################################################
def add_configs(lib):
    ## Stream Pipes
    tb = lib.test_bench("strm_pipes_tb")

    stagess = [1, 3]
    ready_pipes = [True, False]
    data_pipes = [True, False]
    stall_probs = [50]

    for stages, ready_pipe, data_pipe, stall_prob in product(
        stagess, ready_pipes, data_pipes, stall_probs
    ):
        sim_utils.named_config(
            tb,
            {
                "G_STAGES": stages,
                "G_READY_PIPE": ready_pipe,
                "G_DATA_PIPE": data_pipe,
                "G_AXIS_STALL_PROB": stall_prob,
            },
        )

    ## CDC Vector
    tb = lib.test_bench("cdc_vector_tb")

    clk_ratios = [100, 50, 200, 150, 12, 432, 95]
    stall_probs = [50]

    for clk_ratio, stall_prob in product(clk_ratios, stall_probs):
        sim_utils.named_config(
            tb,
            {
                "G_CLK_RATIO": clk_ratio,
                "G_AXIS_STALL_PROB": stall_prob,
            },
        )

    # tb = lib.test_bench('axil_stdver_tb')
    # named_config(tb, {})

    ## AXIL RAM
    tb = lib.test_bench("axil_ram_tb")

    rd_latencys = [1, 2, 3, 4]
    stall_probs = [0, 50]

    for rd_latency, stall_prob in product(rd_latencys, stall_probs):
        sim_utils.named_config(
            tb,
            {
                "G_RD_LATENCY": rd_latency,
                "G_AXIS_STALL_PROB": stall_prob,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_arb_tb")

    enable_jitter = [True]
    low_area = [False]

    for enable_jitter, low_area in product(enable_jitter, low_area):
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_LOW_AREA": low_area,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_pipe_tb")

    enable_jitter = [True]
    ready_pipe = [True, False]
    data_pipe = [True, False]

    for enable_jitter, ready_pipe, data_pipe in product(
        enable_jitter, ready_pipe, data_pipe
    ):
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_READY_PIPE": ready_pipe,
                "G_DATA_PIPE": data_pipe,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_slice_tb")

    enable_jitter = [True]
    packed_stream = [True, False]

    for enable_jitter, packed_stream in product(enable_jitter, packed_stream):
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_resize_tb")

    enable_jitter = [True]
    packed_stream = [True, False]

    for enable_jitter, packed_stream in product(enable_jitter, packed_stream):
        # No change 8->8
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 8,
                "G_S_DW": 64,
                "G_S_UW": 16,
                "G_M_KW": 8,
                "G_M_DW": 64,
                "G_M_UW": 16,
            },
        )

        # Upsize 4->8
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 4,
                "G_S_DW": 32,
                "G_S_UW": 8,
                "G_M_KW": 8,
                "G_M_DW": 64,
                "G_M_UW": 16,
            },
        )

        # Upsize 2->64
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 2,
                "G_S_DW": 16,
                "G_S_UW": 2,
                "G_M_KW": 64,
                "G_M_DW": 512,
                "G_M_UW": 64,
            },
        )

        # Upsize 1->2
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 1,
                "G_S_DW": 8,
                "G_S_UW": 1,
                "G_M_KW": 2,
                "G_M_DW": 16,
                "G_M_UW": 2,
            },
        )

        # Upsize 1->3
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 1,
                "G_S_DW": 8,
                "G_S_UW": 1,
                "G_M_KW": 3,
                "G_M_DW": 24,
                "G_M_UW": 3,
            },
        )

        # Downsize 4->2
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 4,
                "G_S_DW": 32,
                "G_S_UW": 4,
                "G_M_KW": 2,
                "G_M_DW": 16,
                "G_M_UW": 2,
            },
        )

        # Downsize 16->2
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 16,
                "G_S_DW": 128,
                "G_S_UW": 32,
                "G_M_KW": 2,
                "G_M_DW": 16,
                "G_M_UW": 4,
            },
        )

        # Downsize 2->1
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 2,
                "G_S_DW": 16,
                "G_S_UW": 32,
                "G_M_KW": 1,
                "G_M_DW": 8,
                "G_M_UW": 16,
            },
        )

        # Downsize 3->1
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
                "G_S_KW": 3,
                "G_S_DW": 24,
                "G_S_UW": 3,
                "G_M_KW": 1,
                "G_M_DW": 8,
                "G_M_UW": 1,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_pack_tb")

    enable_jitter = [True, False]
    packed_stream = [True, False]

    for enable_jitter, packed_stream in product(enable_jitter, packed_stream):
        sim_utils.named_config(
            tb,
            {
                "G_ENABLE_JITTER": enable_jitter,
                "G_PACKED_STREAM": packed_stream,
            },
        )

    ############################################################################
    tb = lib.test_bench("axis_fifo_tb")

    enable_jitter = [True]
    depth = [64]
    packet_mode = [True, False]
    drop_oversize = [True, False]

    for enable_jitter, depth, packet_mode, drop_oversize in product(
        enable_jitter, depth, packet_mode, drop_oversize
    ):
        if not (not packet_mode and drop_oversize):
            sim_utils.named_config(
                tb,
                {
                    "G_ENABLE_JITTER": enable_jitter,
                    "G_DEPTH": depth,
                    "G_PACKET_MODE": packet_mode,
                    "G_DROP_OVERSIZE": drop_oversize,
                },
            )

    ############################################################################
    tb = lib.test_bench("axis_fifo_async_tb")

    enable_jitter = [True]
    clk_ratio = [12, 95, 106, 169, 800]
    depth = [64]
    packet_mode = [True, False]
    drop_oversize = [True, False]

    for enable_jitter, clk_ratio, depth, packet_mode, drop_oversize in product(
        enable_jitter, clk_ratio, depth, packet_mode, drop_oversize
    ):
        if not (not packet_mode and drop_oversize):
            sim_utils.named_config(
                tb,
                {
                    "G_ENABLE_JITTER": enable_jitter,
                    "G_CLK_RATIO": clk_ratio,
                    "G_DEPTH": depth,
                    "G_PACKET_MODE": packet_mode,
                    "G_DROP_OVERSIZE": drop_oversize,
                },
            )
