
---------- Begin Simulation Statistics ----------
final_tick                               173049171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691712                       # Number of bytes of host memory used
host_op_rate                                   322704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.89                       # Real time elapsed on the host
host_tick_rate                              558414652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173049                       # Number of seconds simulated
sim_ticks                                173049171000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.559781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600454                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603109                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603566                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              144                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605467                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.460983                       # CPI: cycles per instruction
system.cpu.discardedOps                          2432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37133496                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097148                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172868                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       237104156                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288935                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        346098342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       108994186                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1480706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2978221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1496186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2993817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            425                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1480372                       # Transaction distribution
system.membus.trans_dist::CleanEvict              334                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1496741                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1496741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           774                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4475736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4475736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    190584768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190584768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497515                       # Request fanout histogram
system.membus.respLayer1.occupancy         7890493750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9498498500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2976107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4489739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4491449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191529984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191593920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1481131                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94743808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2978763                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2978274     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    488      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2978763                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2992931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2245385492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1068496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      105                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                     105                       # number of overall hits
system.l2.demand_misses::.cpu.inst                619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1496908                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               619                       # number of overall misses
system.l2.overall_misses::.cpu.data           1496908                       # number of overall misses
system.l2.overall_misses::total               1497527                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 119567423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119614057000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46633500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 119567423500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119614057000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1496921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1497632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1496921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1497632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75336.833603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79876.267279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79874.390912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75336.833603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79876.267279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79874.390912                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1480372                       # number of writebacks
system.l2.writebacks::total                   1480372                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1496900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1496900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497515                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 104597864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104638089000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 104597864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104638089000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.864979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.864979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65406.504065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69876.320395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69874.484730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65406.504065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69876.320395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69874.484730                       # average overall mshr miss latency
system.l2.replacements                        1481131                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1495735                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1495735                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1495735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1495735                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          259                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1496741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1496741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 119554336000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  119554336000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79876.435536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79876.435536                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1496741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 104586926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 104586926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69876.435536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69876.435536                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75336.833603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75336.833603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.864979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.864979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65406.504065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65406.504065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78368.263473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78368.263473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10938000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10938000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68792.452830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68792.452830                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16300.602578                       # Cycle average of tags in use
system.l2.tags.total_refs                     2993742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999140                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.904578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16294.698000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994910                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7728                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25447547                       # Number of tag accesses
system.l2.tags.data_accesses                 25447547                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95801600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95840960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94743808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94743808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1496900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1480372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1480372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            227450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         553609124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             553836574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       227450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           227450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      547496457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            547496457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      547496457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           227450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        553609124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1101333031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1480372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000349900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4426764                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1388505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1480372                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1480372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14908573000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7487575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42986979250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9955.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28705.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1375483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497515                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1480372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1497369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    880.334132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   769.588144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.923532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9059      4.18%      4.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6380      2.95%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7515      3.47%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4136      1.91%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7997      3.69%     16.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8400      3.88%     20.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2442      1.13%     21.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16118      7.45%     28.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154442     71.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.187076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.300294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92512    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92513                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.057397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92439     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95840960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94742272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95840960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94743808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       553.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    553.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    547.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  173049130000                       # Total gap between requests
system.mem_ctrls.avgGap                      58111.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95801600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94742272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 227449.803847947944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 553609124.195111036301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 547487580.856426000595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1496900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1480372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15064250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42971915000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4241112829750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24494.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28707.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2864896.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            772883580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            410797365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5346481980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3864637440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13659759360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39711958710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33009232320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96775750755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.238453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  84429022000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5778240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82841909000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            772855020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            410778390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5345775120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3862753020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13659759360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39711453120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33009658080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96773032110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.222743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84430803000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5778240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82840128000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7790781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7790781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7790781                       # number of overall hits
system.cpu.icache.overall_hits::total         7790781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          711                       # number of overall misses
system.cpu.icache.overall_misses::total           711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49419000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49419000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7791492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7791492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7791492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7791492                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69506.329114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69506.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69506.329114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69506.329114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          711                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48708000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48708000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68506.329114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68506.329114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68506.329114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68506.329114                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7790781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7790781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7791492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7791492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69506.329114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69506.329114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68506.329114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68506.329114                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.939027                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7791492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10958.497890                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.939027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15583695                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15583695                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58079933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58079933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58079961                       # number of overall hits
system.cpu.dcache.overall_hits::total        58079961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2993644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2993644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2993655                       # number of overall misses
system.cpu.dcache.overall_misses::total       2993655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 238521773500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 238521773500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 238521773500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 238521773500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073616                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79676.064856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79676.064856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79675.772091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79675.772091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1495735                       # number of writebacks
system.cpu.dcache.writebacks::total           1495735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1496913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1496913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1496921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1496921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 121812316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121812316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 121812962000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 121812962000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024510                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81375.682154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81375.682154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81375.678476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81375.678476                       # average overall mshr miss latency
system.cpu.dcache.replacements                1495897                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74717.277487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74717.277487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74816.860465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74816.860465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10180687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2993453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 238507502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 238507502500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79676.381256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79676.381256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 121799448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 121799448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81376.435870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81376.435870                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       645500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       645500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.420451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59576910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1496921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.799635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.420451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123644209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123644209                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173049171000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
