// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/12/2020 12:54:05"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module divider (
	quotient,
	remainder,
	ready,
	dividend,
	divider,
	start,
	clk,
	divider_copy,
	dividend_copy,
	sign_flag,
	diff);
output 	[7:0] quotient;
output 	[7:0] remainder;
output 	ready;
input 	[7:0] dividend;
input 	[7:0] divider;
input 	start;
input 	clk;
output 	[15:0] divider_copy;
output 	[15:0] dividend_copy;
output 	sign_flag;
output 	[15:0] diff;

// Design Ports Information
// quotient[0]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[1]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[2]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[4]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// quotient[7]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[0]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[3]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[6]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// remainder[7]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ready	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[4]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[5]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[6]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[10]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[12]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[14]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// divider_copy[15]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[1]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[2]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[6]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[8]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[9]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[10]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[11]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[12]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[13]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[14]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dividend_copy[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign_flag	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[0]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[1]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[7]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[8]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[9]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[10]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[11]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[12]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[13]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[14]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// diff[15]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[1]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[2]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dividend[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[0]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[7]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[2]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[4]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[5]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// divider[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add1~0_combout ;
wire \Add0~7_combout ;
wire \Add0~9_combout ;
wire \WideNor0~0_combout ;
wire \always0~2_combout ;
wire \bit~2_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \start~combout ;
wire \bit~0_combout ;
wire \bit~1_combout ;
wire \always0~3_combout ;
wire \bit~3_combout ;
wire \bit~4_combout ;
wire \Add2~0_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \WideNor0~combout ;
wire \divider_copy~13_combout ;
wire \divider_copy[13]~reg0_regout ;
wire \divider_copy~12_combout ;
wire \divider_copy[12]~reg0_regout ;
wire \divider_copy~11_combout ;
wire \divider_copy[11]~reg0_regout ;
wire \divider_copy~10_combout ;
wire \divider_copy[10]~reg0_regout ;
wire \divider_copy~9_combout ;
wire \divider_copy[9]~reg0_regout ;
wire \divider_copy~8_combout ;
wire \divider_copy[8]~reg0_regout ;
wire \Add0~2_cout ;
wire \Add0~4 ;
wire \Add0~6 ;
wire \Add0~8 ;
wire \Add0~10 ;
wire \Add0~12 ;
wire \Add0~13_combout ;
wire \dividend_copy[6]~5_combout ;
wire \Add0~11_combout ;
wire \dividend_copy[5]~4_combout ;
wire \divider_copy~7_combout ;
wire \divider_copy[7]~reg0_regout ;
wire \divider_copy~6_combout ;
wire \divider_copy[6]~reg0_regout ;
wire \divider_copy~5_combout ;
wire \divider_copy[5]~reg0_regout ;
wire \divider_copy~4_combout ;
wire \divider_copy[4]~reg0_regout ;
wire \dividend_copy[3]~2_combout ;
wire \divider_copy~3_combout ;
wire \divider_copy[3]~reg0_regout ;
wire \divider_copy~2_combout ;
wire \divider_copy[2]~reg0_regout ;
wire \divider_copy~1_combout ;
wire \divider_copy[1]~reg0_regout ;
wire \divider_copy~0_combout ;
wire \divider_copy[0]~reg0_regout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \dividend_copy[0]~7_combout ;
wire \dividend_copy[3]~reg0_regout ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \dividend_copy[5]~reg0_regout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \dividend_copy[6]~reg0_regout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \dividend_copy[7]~6_combout ;
wire \Add0~14 ;
wire \Add0~15_combout ;
wire \Add0~17_combout ;
wire \dividend_copy[7]~reg0_regout ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \dividend_copy~9_combout ;
wire \dividend_copy[9]~reg0_regout ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \dividend_copy~14_combout ;
wire \dividend_copy[14]~reg0_regout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add3~0_combout ;
wire \quotient[0]~8_combout ;
wire \quotient[0]~reg0_regout ;
wire \quotient[0]~9 ;
wire \quotient[1]~10_combout ;
wire \quotient[1]~reg0_regout ;
wire \quotient[1]~11 ;
wire \quotient[2]~12_combout ;
wire \quotient[2]~reg0_regout ;
wire \quotient[2]~13 ;
wire \quotient[3]~14_combout ;
wire \quotient[3]~reg0_regout ;
wire \quotient[3]~15 ;
wire \quotient[4]~16_combout ;
wire \quotient[4]~reg0_regout ;
wire \quotient[4]~17 ;
wire \quotient[5]~18_combout ;
wire \quotient[5]~reg0_regout ;
wire \quotient[5]~19 ;
wire \quotient[6]~20_combout ;
wire \quotient[6]~reg0_regout ;
wire \quotient[6]~21 ;
wire \quotient[7]~22_combout ;
wire \quotient[7]~reg0_regout ;
wire \Add0~0_combout ;
wire \dividend_copy[0]~reg0_regout ;
wire \Add0~3_combout ;
wire \dividend_copy[1]~0_combout ;
wire \Add1~2_combout ;
wire \dividend_copy[1]~reg0_regout ;
wire \Add0~5_combout ;
wire \dividend_copy[2]~1_combout ;
wire \Add1~4_combout ;
wire \dividend_copy[2]~reg0_regout ;
wire \dividend_copy[4]~3_combout ;
wire \Add1~8_combout ;
wire \dividend_copy[4]~reg0_regout ;
wire \Add1~16_combout ;
wire \dividend_copy~8_combout ;
wire \dividend_copy[8]~reg0_regout ;
wire \Add1~20_combout ;
wire \dividend_copy~10_combout ;
wire \dividend_copy[10]~reg0_regout ;
wire \Add1~22_combout ;
wire \dividend_copy~11_combout ;
wire \dividend_copy[11]~reg0_regout ;
wire \Add1~24_combout ;
wire \dividend_copy~12_combout ;
wire \dividend_copy[12]~reg0_regout ;
wire \Add1~26_combout ;
wire \dividend_copy~13_combout ;
wire \dividend_copy[13]~reg0_regout ;
wire \sign_flag~0_combout ;
wire \sign_flag~reg0_regout ;
wire \diff[0]~0_combout ;
wire \diff[0]~reg0_regout ;
wire \diff[1]~1_combout ;
wire \diff[1]~reg0_regout ;
wire \diff[2]~2_combout ;
wire \diff[2]~reg0_regout ;
wire \diff[3]~3_combout ;
wire \diff[3]~reg0_regout ;
wire \diff[4]~4_combout ;
wire \diff[4]~reg0_regout ;
wire \diff[5]~5_combout ;
wire \diff[5]~reg0_regout ;
wire \diff[6]~6_combout ;
wire \diff[6]~reg0_regout ;
wire \diff[7]~7_combout ;
wire \diff[7]~reg0_regout ;
wire \diff[8]~8_combout ;
wire \diff[8]~reg0_regout ;
wire \diff[9]~9_combout ;
wire \diff[9]~reg0_regout ;
wire \diff[10]~10_combout ;
wire \diff[10]~reg0_regout ;
wire \diff[11]~11_combout ;
wire \diff[11]~reg0_regout ;
wire \diff[12]~12_combout ;
wire \diff[12]~reg0_regout ;
wire \diff[13]~13_combout ;
wire \diff[13]~reg0_regout ;
wire \diff[14]~14_combout ;
wire \diff[14]~reg0_regout ;
wire \diff[15]~15_combout ;
wire \diff[15]~reg0_regout ;
wire [7:0] \divider~combout ;
wire [5:0] \bit ;
wire [7:0] \dividend~combout ;


// Location: LCCOMB_X51_Y49_N0
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\dividend_copy[0]~reg0_regout  & ((GND) # (!\divider_copy[0]~reg0_regout ))) # (!\dividend_copy[0]~reg0_regout  & (\divider_copy[0]~reg0_regout  $ (GND)))
// \Add1~1  = CARRY((\dividend_copy[0]~reg0_regout ) # (!\divider_copy[0]~reg0_regout ))

	.dataa(\dividend_copy[0]~reg0_regout ),
	.datab(\divider_copy[0]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h66BB;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneii_lcell_comb \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (\dividend~combout [3] & ((\Add0~6 ) # (GND))) # (!\dividend~combout [3] & (!\Add0~6 ))
// \Add0~8  = CARRY((\dividend~combout [3]) # (!\Add0~6 ))

	.dataa(vcc),
	.datab(\dividend~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~6 ),
	.combout(\Add0~7_combout ),
	.cout(\Add0~8 ));
// synopsys translate_off
defparam \Add0~7 .lut_mask = 16'hC3CF;
defparam \Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\dividend~combout [4] & (!\Add0~8  & VCC)) # (!\dividend~combout [4] & (\Add0~8  $ (GND)))
// \Add0~10  = CARRY((!\dividend~combout [4] & !\Add0~8 ))

	.dataa(\dividend~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~8 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h5A05;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y49_N13
cycloneii_lcell_ff \bit[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [2]));

// Location: LCCOMB_X53_Y49_N10
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (!\bit [2] & (!\bit [3] & (!\bit [1] & !\bit [0])))

	.dataa(\bit [2]),
	.datab(\bit [3]),
	.datac(\bit [1]),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'h0001;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneii_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\sign_flag~reg0_regout  & (\always0~1_combout  & \bit [0]))

	.dataa(vcc),
	.datab(\sign_flag~reg0_regout ),
	.datac(\always0~1_combout ),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hC000;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneii_lcell_comb \bit~2 (
// Equation(s):
// \bit~2_combout  = (!\always0~3_combout  & (\bit [2] $ (((!\bit [1] & !\bit [0])))))

	.dataa(\always0~3_combout ),
	.datab(\bit [1]),
	.datac(\bit [2]),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit~2 .lut_mask = 16'h5041;
defparam \bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[2]));
// synopsys translate_off
defparam \dividend[2]~I .input_async_reset = "none";
defparam \dividend[2]~I .input_power_up = "low";
defparam \dividend[2]~I .input_register_mode = "none";
defparam \dividend[2]~I .input_sync_reset = "none";
defparam \dividend[2]~I .oe_async_reset = "none";
defparam \dividend[2]~I .oe_power_up = "low";
defparam \dividend[2]~I .oe_register_mode = "none";
defparam \dividend[2]~I .oe_sync_reset = "none";
defparam \dividend[2]~I .operation_mode = "input";
defparam \dividend[2]~I .output_async_reset = "none";
defparam \dividend[2]~I .output_power_up = "low";
defparam \dividend[2]~I .output_register_mode = "none";
defparam \dividend[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[3]));
// synopsys translate_off
defparam \divider[3]~I .input_async_reset = "none";
defparam \divider[3]~I .input_power_up = "low";
defparam \divider[3]~I .input_register_mode = "none";
defparam \divider[3]~I .input_sync_reset = "none";
defparam \divider[3]~I .oe_async_reset = "none";
defparam \divider[3]~I .oe_power_up = "low";
defparam \divider[3]~I .oe_register_mode = "none";
defparam \divider[3]~I .oe_sync_reset = "none";
defparam \divider[3]~I .operation_mode = "input";
defparam \divider[3]~I .output_async_reset = "none";
defparam \divider[3]~I .output_power_up = "low";
defparam \divider[3]~I .output_register_mode = "none";
defparam \divider[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneii_lcell_comb \bit~0 (
// Equation(s):
// \bit~0_combout  = (\WideNor0~0_combout  & ((\bit [4] & (\bit [5])) # (!\bit [4] & (!\bit [5] & !\start~combout )))) # (!\WideNor0~0_combout  & (((\bit [5]))))

	.dataa(\WideNor0~0_combout ),
	.datab(\bit [4]),
	.datac(\bit [5]),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit~0 .lut_mask = 16'hD0D2;
defparam \bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N27
cycloneii_lcell_ff \bit[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [5]));

// Location: LCCOMB_X53_Y49_N28
cycloneii_lcell_comb \bit~1 (
// Equation(s):
// \bit~1_combout  = (\WideNor0~0_combout  & (!\bit [4] & ((\bit [5]) # (!\start~combout )))) # (!\WideNor0~0_combout  & (((\bit [4]))))

	.dataa(\WideNor0~0_combout ),
	.datab(\bit [5]),
	.datac(\bit [4]),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit~1 .lut_mask = 16'h585A;
defparam \bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N29
cycloneii_lcell_ff \bit[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [4]));

// Location: LCCOMB_X53_Y49_N6
cycloneii_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\WideNor0~0_combout  & (\start~combout  & (!\bit [4] & !\bit [5])))

	.dataa(\WideNor0~0_combout ),
	.datab(\start~combout ),
	.datac(\bit [4]),
	.datad(\bit [5]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h0008;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneii_lcell_comb \bit~3 (
// Equation(s):
// \bit~3_combout  = (!\bit [0] & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bit [0]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit~3 .lut_mask = 16'h000F;
defparam \bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N3
cycloneii_lcell_ff \bit[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [0]));

// Location: LCCOMB_X53_Y49_N4
cycloneii_lcell_comb \bit~4 (
// Equation(s):
// \bit~4_combout  = (!\always0~3_combout  & (\bit [0] $ (!\bit [1])))

	.dataa(vcc),
	.datab(\bit [0]),
	.datac(\bit [1]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit~4 .lut_mask = 16'h00C3;
defparam \bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N5
cycloneii_lcell_ff \bit[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bit~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [1]));

// Location: LCCOMB_X53_Y49_N30
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \bit [3] $ (((!\bit [2] & (!\bit [1] & !\bit [0]))))

	.dataa(\bit [2]),
	.datab(\bit [1]),
	.datac(\bit [3]),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hF0E1;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N31
cycloneii_lcell_ff \bit[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bit [3]));

// Location: LCCOMB_X53_Y49_N20
cycloneii_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\bit [2] & (\bit [1] $ (\bit [0])))

	.dataa(\bit [2]),
	.datab(vcc),
	.datac(\bit [1]),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0550;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneii_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!\bit [4] & (!\bit [3] & (\always0~0_combout  & !\bit [5])))

	.dataa(\bit [4]),
	.datab(\bit [3]),
	.datac(\always0~0_combout ),
	.datad(\bit [5]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0010;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneii_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ((\bit [5]) # (\bit [4])) # (!\WideNor0~0_combout )

	.dataa(\WideNor0~0_combout ),
	.datab(\bit [5]),
	.datac(vcc),
	.datad(\bit [4]),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'hFFDD;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[6]));
// synopsys translate_off
defparam \divider[6]~I .input_async_reset = "none";
defparam \divider[6]~I .input_power_up = "low";
defparam \divider[6]~I .input_register_mode = "none";
defparam \divider[6]~I .input_sync_reset = "none";
defparam \divider[6]~I .oe_async_reset = "none";
defparam \divider[6]~I .oe_power_up = "low";
defparam \divider[6]~I .oe_register_mode = "none";
defparam \divider[6]~I .oe_sync_reset = "none";
defparam \divider[6]~I .operation_mode = "input";
defparam \divider[6]~I .output_async_reset = "none";
defparam \divider[6]~I .output_power_up = "low";
defparam \divider[6]~I .output_register_mode = "none";
defparam \divider[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneii_lcell_comb \divider_copy~13 (
// Equation(s):
// \divider_copy~13_combout  = (!\divider~combout [7] & (\divider~combout [6] & \always0~3_combout ))

	.dataa(\divider~combout [7]),
	.datab(\divider~combout [6]),
	.datac(\always0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider_copy~13_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~13 .lut_mask = 16'h4040;
defparam \divider_copy~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N23
cycloneii_lcell_ff \divider_copy[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[13]~reg0_regout ));

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[5]));
// synopsys translate_off
defparam \divider[5]~I .input_async_reset = "none";
defparam \divider[5]~I .input_power_up = "low";
defparam \divider[5]~I .input_register_mode = "none";
defparam \divider[5]~I .input_sync_reset = "none";
defparam \divider[5]~I .oe_async_reset = "none";
defparam \divider[5]~I .oe_power_up = "low";
defparam \divider[5]~I .oe_register_mode = "none";
defparam \divider[5]~I .oe_sync_reset = "none";
defparam \divider[5]~I .operation_mode = "input";
defparam \divider[5]~I .output_async_reset = "none";
defparam \divider[5]~I .output_power_up = "low";
defparam \divider[5]~I .output_register_mode = "none";
defparam \divider[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneii_lcell_comb \divider_copy~12 (
// Equation(s):
// \divider_copy~12_combout  = (\always0~3_combout  & (!\divider~combout [7] & ((\divider~combout [5])))) # (!\always0~3_combout  & (((\divider_copy[13]~reg0_regout ))))

	.dataa(\divider~combout [7]),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[13]~reg0_regout ),
	.datad(\divider~combout [5]),
	.cin(gnd),
	.combout(\divider_copy~12_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~12 .lut_mask = 16'h7430;
defparam \divider_copy~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N27
cycloneii_lcell_ff \divider_copy[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[12]~reg0_regout ));

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[4]));
// synopsys translate_off
defparam \divider[4]~I .input_async_reset = "none";
defparam \divider[4]~I .input_power_up = "low";
defparam \divider[4]~I .input_register_mode = "none";
defparam \divider[4]~I .input_sync_reset = "none";
defparam \divider[4]~I .oe_async_reset = "none";
defparam \divider[4]~I .oe_power_up = "low";
defparam \divider[4]~I .oe_register_mode = "none";
defparam \divider[4]~I .oe_sync_reset = "none";
defparam \divider[4]~I .operation_mode = "input";
defparam \divider[4]~I .output_async_reset = "none";
defparam \divider[4]~I .output_power_up = "low";
defparam \divider[4]~I .output_register_mode = "none";
defparam \divider[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneii_lcell_comb \divider_copy~11 (
// Equation(s):
// \divider_copy~11_combout  = (\always0~3_combout  & (!\divider~combout [7] & ((\divider~combout [4])))) # (!\always0~3_combout  & (((\divider_copy[12]~reg0_regout ))))

	.dataa(\divider~combout [7]),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[12]~reg0_regout ),
	.datad(\divider~combout [4]),
	.cin(gnd),
	.combout(\divider_copy~11_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~11 .lut_mask = 16'h7430;
defparam \divider_copy~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N29
cycloneii_lcell_ff \divider_copy[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[11]~reg0_regout ));

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[7]));
// synopsys translate_off
defparam \divider[7]~I .input_async_reset = "none";
defparam \divider[7]~I .input_power_up = "low";
defparam \divider[7]~I .input_register_mode = "none";
defparam \divider[7]~I .input_sync_reset = "none";
defparam \divider[7]~I .oe_async_reset = "none";
defparam \divider[7]~I .oe_power_up = "low";
defparam \divider[7]~I .oe_register_mode = "none";
defparam \divider[7]~I .oe_sync_reset = "none";
defparam \divider[7]~I .operation_mode = "input";
defparam \divider[7]~I .output_async_reset = "none";
defparam \divider[7]~I .output_power_up = "low";
defparam \divider[7]~I .output_register_mode = "none";
defparam \divider[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneii_lcell_comb \divider_copy~10 (
// Equation(s):
// \divider_copy~10_combout  = (\always0~3_combout  & (\divider~combout [3] & (!\divider~combout [7]))) # (!\always0~3_combout  & (((\divider_copy[11]~reg0_regout ))))

	.dataa(\divider~combout [3]),
	.datab(\always0~3_combout ),
	.datac(\divider~combout [7]),
	.datad(\divider_copy[11]~reg0_regout ),
	.cin(gnd),
	.combout(\divider_copy~10_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~10 .lut_mask = 16'h3B08;
defparam \divider_copy~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N9
cycloneii_lcell_ff \divider_copy[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[10]~reg0_regout ));

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[1]));
// synopsys translate_off
defparam \divider[1]~I .input_async_reset = "none";
defparam \divider[1]~I .input_power_up = "low";
defparam \divider[1]~I .input_register_mode = "none";
defparam \divider[1]~I .input_sync_reset = "none";
defparam \divider[1]~I .oe_async_reset = "none";
defparam \divider[1]~I .oe_power_up = "low";
defparam \divider[1]~I .oe_register_mode = "none";
defparam \divider[1]~I .oe_sync_reset = "none";
defparam \divider[1]~I .operation_mode = "input";
defparam \divider[1]~I .output_async_reset = "none";
defparam \divider[1]~I .output_power_up = "low";
defparam \divider[1]~I .output_register_mode = "none";
defparam \divider[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[2]));
// synopsys translate_off
defparam \divider[2]~I .input_async_reset = "none";
defparam \divider[2]~I .input_power_up = "low";
defparam \divider[2]~I .input_register_mode = "none";
defparam \divider[2]~I .input_sync_reset = "none";
defparam \divider[2]~I .oe_async_reset = "none";
defparam \divider[2]~I .oe_power_up = "low";
defparam \divider[2]~I .oe_register_mode = "none";
defparam \divider[2]~I .oe_sync_reset = "none";
defparam \divider[2]~I .operation_mode = "input";
defparam \divider[2]~I .output_async_reset = "none";
defparam \divider[2]~I .output_power_up = "low";
defparam \divider[2]~I .output_register_mode = "none";
defparam \divider[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneii_lcell_comb \divider_copy~9 (
// Equation(s):
// \divider_copy~9_combout  = (\always0~3_combout  & (!\divider~combout [7] & (\divider~combout [2]))) # (!\always0~3_combout  & (((\divider_copy[10]~reg0_regout ))))

	.dataa(\divider~combout [7]),
	.datab(\always0~3_combout ),
	.datac(\divider~combout [2]),
	.datad(\divider_copy[10]~reg0_regout ),
	.cin(gnd),
	.combout(\divider_copy~9_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~9 .lut_mask = 16'h7340;
defparam \divider_copy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N3
cycloneii_lcell_ff \divider_copy[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[9]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N0
cycloneii_lcell_comb \divider_copy~8 (
// Equation(s):
// \divider_copy~8_combout  = (\always0~3_combout  & (!\divider~combout [7] & (\divider~combout [1]))) # (!\always0~3_combout  & (((\divider_copy[9]~reg0_regout ))))

	.dataa(\always0~3_combout ),
	.datab(\divider~combout [7]),
	.datac(\divider~combout [1]),
	.datad(\divider_copy[9]~reg0_regout ),
	.cin(gnd),
	.combout(\divider_copy~8_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~8 .lut_mask = 16'h7520;
defparam \divider_copy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y49_N1
cycloneii_lcell_ff \divider_copy[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\divider_copy~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[8]~reg0_regout ));

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[7]));
// synopsys translate_off
defparam \dividend[7]~I .input_async_reset = "none";
defparam \dividend[7]~I .input_power_up = "low";
defparam \dividend[7]~I .input_register_mode = "none";
defparam \dividend[7]~I .input_sync_reset = "none";
defparam \dividend[7]~I .oe_async_reset = "none";
defparam \dividend[7]~I .oe_power_up = "low";
defparam \dividend[7]~I .oe_register_mode = "none";
defparam \dividend[7]~I .oe_sync_reset = "none";
defparam \dividend[7]~I .operation_mode = "input";
defparam \dividend[7]~I .output_async_reset = "none";
defparam \dividend[7]~I .output_power_up = "low";
defparam \dividend[7]~I .output_register_mode = "none";
defparam \dividend[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[6]));
// synopsys translate_off
defparam \dividend[6]~I .input_async_reset = "none";
defparam \dividend[6]~I .input_power_up = "low";
defparam \dividend[6]~I .input_register_mode = "none";
defparam \dividend[6]~I .input_sync_reset = "none";
defparam \dividend[6]~I .oe_async_reset = "none";
defparam \dividend[6]~I .oe_power_up = "low";
defparam \dividend[6]~I .oe_register_mode = "none";
defparam \dividend[6]~I .oe_sync_reset = "none";
defparam \dividend[6]~I .operation_mode = "input";
defparam \dividend[6]~I .output_async_reset = "none";
defparam \dividend[6]~I .output_power_up = "low";
defparam \dividend[6]~I .output_register_mode = "none";
defparam \dividend[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[5]));
// synopsys translate_off
defparam \dividend[5]~I .input_async_reset = "none";
defparam \dividend[5]~I .input_power_up = "low";
defparam \dividend[5]~I .input_register_mode = "none";
defparam \dividend[5]~I .input_sync_reset = "none";
defparam \dividend[5]~I .oe_async_reset = "none";
defparam \dividend[5]~I .oe_power_up = "low";
defparam \dividend[5]~I .oe_register_mode = "none";
defparam \dividend[5]~I .oe_sync_reset = "none";
defparam \dividend[5]~I .operation_mode = "input";
defparam \dividend[5]~I .output_async_reset = "none";
defparam \dividend[5]~I .output_power_up = "low";
defparam \dividend[5]~I .output_register_mode = "none";
defparam \dividend[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[3]));
// synopsys translate_off
defparam \dividend[3]~I .input_async_reset = "none";
defparam \dividend[3]~I .input_power_up = "low";
defparam \dividend[3]~I .input_register_mode = "none";
defparam \dividend[3]~I .input_sync_reset = "none";
defparam \dividend[3]~I .oe_async_reset = "none";
defparam \dividend[3]~I .oe_power_up = "low";
defparam \dividend[3]~I .oe_register_mode = "none";
defparam \dividend[3]~I .oe_sync_reset = "none";
defparam \dividend[3]~I .operation_mode = "input";
defparam \dividend[3]~I .output_async_reset = "none";
defparam \dividend[3]~I .output_power_up = "low";
defparam \dividend[3]~I .output_register_mode = "none";
defparam \dividend[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[1]));
// synopsys translate_off
defparam \dividend[1]~I .input_async_reset = "none";
defparam \dividend[1]~I .input_power_up = "low";
defparam \dividend[1]~I .input_register_mode = "none";
defparam \dividend[1]~I .input_sync_reset = "none";
defparam \dividend[1]~I .oe_async_reset = "none";
defparam \dividend[1]~I .oe_power_up = "low";
defparam \dividend[1]~I .oe_register_mode = "none";
defparam \dividend[1]~I .oe_sync_reset = "none";
defparam \dividend[1]~I .operation_mode = "input";
defparam \dividend[1]~I .output_async_reset = "none";
defparam \dividend[1]~I .output_power_up = "low";
defparam \dividend[1]~I .output_register_mode = "none";
defparam \dividend[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[0]));
// synopsys translate_off
defparam \dividend[0]~I .input_async_reset = "none";
defparam \dividend[0]~I .input_power_up = "low";
defparam \dividend[0]~I .input_register_mode = "none";
defparam \dividend[0]~I .input_sync_reset = "none";
defparam \dividend[0]~I .oe_async_reset = "none";
defparam \dividend[0]~I .oe_power_up = "low";
defparam \dividend[0]~I .oe_register_mode = "none";
defparam \dividend[0]~I .oe_sync_reset = "none";
defparam \dividend[0]~I .operation_mode = "input";
defparam \dividend[0]~I .output_async_reset = "none";
defparam \dividend[0]~I .output_power_up = "low";
defparam \dividend[0]~I .output_register_mode = "none";
defparam \dividend[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_cout  = CARRY(!\dividend~combout [0])

	.dataa(vcc),
	.datab(\dividend~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~2_cout ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h0033;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneii_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\dividend~combout [1] & ((\Add0~2_cout ) # (GND))) # (!\dividend~combout [1] & (!\Add0~2_cout ))
// \Add0~4  = CARRY((\dividend~combout [1]) # (!\Add0~2_cout ))

	.dataa(vcc),
	.datab(\dividend~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~2_cout ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'hC3CF;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\dividend~combout [2] & (!\Add0~4  & VCC)) # (!\dividend~combout [2] & (\Add0~4  $ (GND)))
// \Add0~6  = CARRY((!\dividend~combout [2] & !\Add0~4 ))

	.dataa(\dividend~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~5_combout ),
	.cout(\Add0~6 ));
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h5A05;
defparam \Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneii_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (\dividend~combout [5] & ((\Add0~10 ) # (GND))) # (!\dividend~combout [5] & (!\Add0~10 ))
// \Add0~12  = CARRY((\dividend~combout [5]) # (!\Add0~10 ))

	.dataa(vcc),
	.datab(\dividend~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~11_combout ),
	.cout(\Add0~12 ));
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'hC3CF;
defparam \Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = (\dividend~combout [6] & (!\Add0~12  & VCC)) # (!\dividend~combout [6] & (\Add0~12  $ (GND)))
// \Add0~14  = CARRY((!\dividend~combout [6] & !\Add0~12 ))

	.dataa(vcc),
	.datab(\dividend~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~12 ),
	.combout(\Add0~13_combout ),
	.cout(\Add0~14 ));
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h3C03;
defparam \Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneii_lcell_comb \dividend_copy[6]~5 (
// Equation(s):
// \dividend_copy[6]~5_combout  = (\dividend~combout [7] & ((\Add0~13_combout ))) # (!\dividend~combout [7] & (\dividend~combout [6]))

	.dataa(\dividend~combout [6]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~13_combout ),
	.cin(gnd),
	.combout(\dividend_copy[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[6]~5 .lut_mask = 16'hEE22;
defparam \dividend_copy[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneii_lcell_comb \dividend_copy[5]~4 (
// Equation(s):
// \dividend_copy[5]~4_combout  = (\dividend~combout [7] & ((\Add0~11_combout ))) # (!\dividend~combout [7] & (\dividend~combout [5]))

	.dataa(\dividend~combout [5]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~11_combout ),
	.cin(gnd),
	.combout(\dividend_copy[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[5]~4 .lut_mask = 16'hEE22;
defparam \dividend_copy[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \divider[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\divider~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider[0]));
// synopsys translate_off
defparam \divider[0]~I .input_async_reset = "none";
defparam \divider[0]~I .input_power_up = "low";
defparam \divider[0]~I .input_register_mode = "none";
defparam \divider[0]~I .input_sync_reset = "none";
defparam \divider[0]~I .oe_async_reset = "none";
defparam \divider[0]~I .oe_power_up = "low";
defparam \divider[0]~I .oe_register_mode = "none";
defparam \divider[0]~I .oe_sync_reset = "none";
defparam \divider[0]~I .operation_mode = "input";
defparam \divider[0]~I .output_async_reset = "none";
defparam \divider[0]~I .output_power_up = "low";
defparam \divider[0]~I .output_register_mode = "none";
defparam \divider[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneii_lcell_comb \divider_copy~7 (
// Equation(s):
// \divider_copy~7_combout  = (\always0~3_combout  & (!\divider~combout [7] & ((\divider~combout [0])))) # (!\always0~3_combout  & (((\divider_copy[8]~reg0_regout ))))

	.dataa(\divider~combout [7]),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[8]~reg0_regout ),
	.datad(\divider~combout [0]),
	.cin(gnd),
	.combout(\divider_copy~7_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~7 .lut_mask = 16'h7430;
defparam \divider_copy~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N21
cycloneii_lcell_ff \divider_copy[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[7]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N30
cycloneii_lcell_comb \divider_copy~6 (
// Equation(s):
// \divider_copy~6_combout  = (\divider_copy[7]~reg0_regout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\divider_copy[7]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~6_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~6 .lut_mask = 16'h00F0;
defparam \divider_copy~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N11
cycloneii_lcell_ff \divider_copy[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[6]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N20
cycloneii_lcell_comb \divider_copy~5 (
// Equation(s):
// \divider_copy~5_combout  = (!\always0~3_combout  & \divider_copy[6]~reg0_regout )

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[6]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider_copy~5_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~5 .lut_mask = 16'h3030;
defparam \divider_copy~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N25
cycloneii_lcell_ff \divider_copy[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[5]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N30
cycloneii_lcell_comb \divider_copy~4 (
// Equation(s):
// \divider_copy~4_combout  = (\divider_copy[5]~reg0_regout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(\divider_copy[5]~reg0_regout ),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~4_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~4 .lut_mask = 16'h00CC;
defparam \divider_copy~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y49_N31
cycloneii_lcell_ff \divider_copy[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\divider_copy~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[4]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N24
cycloneii_lcell_comb \dividend_copy[3]~2 (
// Equation(s):
// \dividend_copy[3]~2_combout  = (\dividend~combout [7] & (\Add0~7_combout )) # (!\dividend~combout [7] & ((\dividend~combout [3])))

	.dataa(\Add0~7_combout ),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\dividend~combout [3]),
	.cin(gnd),
	.combout(\dividend_copy[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[3]~2 .lut_mask = 16'hBB88;
defparam \dividend_copy[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneii_lcell_comb \divider_copy~3 (
// Equation(s):
// \divider_copy~3_combout  = (\divider_copy[4]~reg0_regout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(\divider_copy[4]~reg0_regout ),
	.datac(vcc),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~3_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~3 .lut_mask = 16'h00CC;
defparam \divider_copy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N7
cycloneii_lcell_ff \divider_copy[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[3]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N24
cycloneii_lcell_comb \divider_copy~2 (
// Equation(s):
// \divider_copy~2_combout  = (\divider_copy[3]~reg0_regout  & !\always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\divider_copy[3]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\divider_copy~2_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~2 .lut_mask = 16'h00F0;
defparam \divider_copy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y49_N25
cycloneii_lcell_ff \divider_copy[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\divider_copy~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[2]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N14
cycloneii_lcell_comb \divider_copy~1 (
// Equation(s):
// \divider_copy~1_combout  = (!\always0~3_combout  & \divider_copy[2]~reg0_regout )

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[2]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider_copy~1_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~1 .lut_mask = 16'h3030;
defparam \divider_copy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N15
cycloneii_lcell_ff \divider_copy[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\divider_copy~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[1]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N28
cycloneii_lcell_comb \divider_copy~0 (
// Equation(s):
// \divider_copy~0_combout  = (!\always0~3_combout  & \divider_copy[1]~reg0_regout )

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\divider_copy[1]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider_copy~0_combout ),
	.cout());
// synopsys translate_off
defparam \divider_copy~0 .lut_mask = 16'h3030;
defparam \divider_copy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N29
cycloneii_lcell_ff \divider_copy[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\divider_copy~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\divider_copy[0]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N2
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\dividend_copy[1]~reg0_regout  & ((\divider_copy[1]~reg0_regout  & (!\Add1~1 )) # (!\divider_copy[1]~reg0_regout  & (\Add1~1  & VCC)))) # (!\dividend_copy[1]~reg0_regout  & ((\divider_copy[1]~reg0_regout  & ((\Add1~1 ) # (GND))) # 
// (!\divider_copy[1]~reg0_regout  & (!\Add1~1 ))))
// \Add1~3  = CARRY((\dividend_copy[1]~reg0_regout  & (\divider_copy[1]~reg0_regout  & !\Add1~1 )) # (!\dividend_copy[1]~reg0_regout  & ((\divider_copy[1]~reg0_regout ) # (!\Add1~1 ))))

	.dataa(\dividend_copy[1]~reg0_regout ),
	.datab(\divider_copy[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h694D;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\dividend_copy[2]~reg0_regout  $ (\divider_copy[2]~reg0_regout  $ (\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\dividend_copy[2]~reg0_regout  & ((!\Add1~3 ) # (!\divider_copy[2]~reg0_regout ))) # (!\dividend_copy[2]~reg0_regout  & (!\divider_copy[2]~reg0_regout  & !\Add1~3 )))

	.dataa(\dividend_copy[2]~reg0_regout ),
	.datab(\divider_copy[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h962B;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N6
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\divider_copy[3]~reg0_regout  & ((\dividend_copy[3]~reg0_regout  & (!\Add1~5 )) # (!\dividend_copy[3]~reg0_regout  & ((\Add1~5 ) # (GND))))) # (!\divider_copy[3]~reg0_regout  & ((\dividend_copy[3]~reg0_regout  & (\Add1~5  & VCC)) # 
// (!\dividend_copy[3]~reg0_regout  & (!\Add1~5 ))))
// \Add1~7  = CARRY((\divider_copy[3]~reg0_regout  & ((!\Add1~5 ) # (!\dividend_copy[3]~reg0_regout ))) # (!\divider_copy[3]~reg0_regout  & (!\dividend_copy[3]~reg0_regout  & !\Add1~5 )))

	.dataa(\divider_copy[3]~reg0_regout ),
	.datab(\dividend_copy[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h692B;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneii_lcell_comb \dividend_copy[0]~7 (
// Equation(s):
// \dividend_copy[0]~7_combout  = ((\start~combout  & !\WideNor0~combout )) # (!\Add1~30_combout )

	.dataa(\start~combout ),
	.datab(vcc),
	.datac(\WideNor0~combout ),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\dividend_copy[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[0]~7 .lut_mask = 16'h0AFF;
defparam \dividend_copy[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N25
cycloneii_lcell_ff \dividend_copy[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[3]~2_combout ),
	.sdata(\Add1~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[3]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N8
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\dividend_copy[4]~reg0_regout  $ (\divider_copy[4]~reg0_regout  $ (\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((\dividend_copy[4]~reg0_regout  & ((!\Add1~7 ) # (!\divider_copy[4]~reg0_regout ))) # (!\dividend_copy[4]~reg0_regout  & (!\divider_copy[4]~reg0_regout  & !\Add1~7 )))

	.dataa(\dividend_copy[4]~reg0_regout ),
	.datab(\divider_copy[4]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h962B;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N10
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\divider_copy[5]~reg0_regout  & ((\dividend_copy[5]~reg0_regout  & (!\Add1~9 )) # (!\dividend_copy[5]~reg0_regout  & ((\Add1~9 ) # (GND))))) # (!\divider_copy[5]~reg0_regout  & ((\dividend_copy[5]~reg0_regout  & (\Add1~9  & VCC)) # 
// (!\dividend_copy[5]~reg0_regout  & (!\Add1~9 ))))
// \Add1~11  = CARRY((\divider_copy[5]~reg0_regout  & ((!\Add1~9 ) # (!\dividend_copy[5]~reg0_regout ))) # (!\divider_copy[5]~reg0_regout  & (!\dividend_copy[5]~reg0_regout  & !\Add1~9 )))

	.dataa(\divider_copy[5]~reg0_regout ),
	.datab(\dividend_copy[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h692B;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y49_N17
cycloneii_lcell_ff \dividend_copy[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[5]~4_combout ),
	.sdata(\Add1~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[5]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N12
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\divider_copy[6]~reg0_regout  $ (\dividend_copy[6]~reg0_regout  $ (\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((\divider_copy[6]~reg0_regout  & (\dividend_copy[6]~reg0_regout  & !\Add1~11 )) # (!\divider_copy[6]~reg0_regout  & ((\dividend_copy[6]~reg0_regout ) # (!\Add1~11 ))))

	.dataa(\divider_copy[6]~reg0_regout ),
	.datab(\dividend_copy[6]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h964D;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y49_N23
cycloneii_lcell_ff \dividend_copy[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[6]~5_combout ),
	.sdata(\Add1~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[6]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N14
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\divider_copy[7]~reg0_regout  & ((\dividend_copy[7]~reg0_regout  & (!\Add1~13 )) # (!\dividend_copy[7]~reg0_regout  & ((\Add1~13 ) # (GND))))) # (!\divider_copy[7]~reg0_regout  & ((\dividend_copy[7]~reg0_regout  & (\Add1~13  & VCC)) # 
// (!\dividend_copy[7]~reg0_regout  & (!\Add1~13 ))))
// \Add1~15  = CARRY((\divider_copy[7]~reg0_regout  & ((!\Add1~13 ) # (!\dividend_copy[7]~reg0_regout ))) # (!\divider_copy[7]~reg0_regout  & (!\dividend_copy[7]~reg0_regout  & !\Add1~13 )))

	.dataa(\divider_copy[7]~reg0_regout ),
	.datab(\dividend_copy[7]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h692B;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneii_lcell_comb \dividend_copy[7]~6 (
// Equation(s):
// \dividend_copy[7]~6_combout  = (\Add1~30_combout  & ((\dividend_copy[7]~reg0_regout ))) # (!\Add1~30_combout  & (\Add1~14_combout ))

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(\dividend_copy[7]~reg0_regout ),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\dividend_copy[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[7]~6 .lut_mask = 16'hF0CC;
defparam \dividend_copy[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneii_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \Add0~14  $ (!\dividend~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dividend~combout [7]),
	.cin(\Add0~14 ),
	.combout(\Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'hF00F;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (\dividend~combout [7] & \Add0~15_combout )

	.dataa(\dividend~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~15_combout ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'hAA00;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N25
cycloneii_lcell_ff \dividend_copy[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[7]~6_combout ),
	.sdata(\Add0~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\always0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[7]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N16
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((\dividend_copy[8]~reg0_regout  $ (\divider_copy[8]~reg0_regout  $ (\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((\dividend_copy[8]~reg0_regout  & ((!\Add1~15 ) # (!\divider_copy[8]~reg0_regout ))) # (!\dividend_copy[8]~reg0_regout  & (!\divider_copy[8]~reg0_regout  & !\Add1~15 )))

	.dataa(\dividend_copy[8]~reg0_regout ),
	.datab(\divider_copy[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h962B;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N18
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\divider_copy[9]~reg0_regout  & ((\dividend_copy[9]~reg0_regout  & (!\Add1~17 )) # (!\dividend_copy[9]~reg0_regout  & ((\Add1~17 ) # (GND))))) # (!\divider_copy[9]~reg0_regout  & ((\dividend_copy[9]~reg0_regout  & (\Add1~17  & VCC)) # 
// (!\dividend_copy[9]~reg0_regout  & (!\Add1~17 ))))
// \Add1~19  = CARRY((\divider_copy[9]~reg0_regout  & ((!\Add1~17 ) # (!\dividend_copy[9]~reg0_regout ))) # (!\divider_copy[9]~reg0_regout  & (!\dividend_copy[9]~reg0_regout  & !\Add1~17 )))

	.dataa(\divider_copy[9]~reg0_regout ),
	.datab(\dividend_copy[9]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h692B;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneii_lcell_comb \dividend_copy~9 (
// Equation(s):
// \dividend_copy~9_combout  = (!\always0~3_combout  & \Add1~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\always0~3_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\dividend_copy~9_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~9 .lut_mask = 16'h0F00;
defparam \dividend_copy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N19
cycloneii_lcell_ff \dividend_copy[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[9]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N20
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\dividend_copy[10]~reg0_regout  $ (\divider_copy[10]~reg0_regout  $ (\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\dividend_copy[10]~reg0_regout  & ((!\Add1~19 ) # (!\divider_copy[10]~reg0_regout ))) # (!\dividend_copy[10]~reg0_regout  & (!\divider_copy[10]~reg0_regout  & !\Add1~19 )))

	.dataa(\dividend_copy[10]~reg0_regout ),
	.datab(\divider_copy[10]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h962B;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N22
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\dividend_copy[11]~reg0_regout  & ((\divider_copy[11]~reg0_regout  & (!\Add1~21 )) # (!\divider_copy[11]~reg0_regout  & (\Add1~21  & VCC)))) # (!\dividend_copy[11]~reg0_regout  & ((\divider_copy[11]~reg0_regout  & ((\Add1~21 ) # 
// (GND))) # (!\divider_copy[11]~reg0_regout  & (!\Add1~21 ))))
// \Add1~23  = CARRY((\dividend_copy[11]~reg0_regout  & (\divider_copy[11]~reg0_regout  & !\Add1~21 )) # (!\dividend_copy[11]~reg0_regout  & ((\divider_copy[11]~reg0_regout ) # (!\Add1~21 ))))

	.dataa(\dividend_copy[11]~reg0_regout ),
	.datab(\divider_copy[11]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h694D;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N24
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\dividend_copy[12]~reg0_regout  $ (\divider_copy[12]~reg0_regout  $ (\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\dividend_copy[12]~reg0_regout  & ((!\Add1~23 ) # (!\divider_copy[12]~reg0_regout ))) # (!\dividend_copy[12]~reg0_regout  & (!\divider_copy[12]~reg0_regout  & !\Add1~23 )))

	.dataa(\dividend_copy[12]~reg0_regout ),
	.datab(\divider_copy[12]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h962B;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N26
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\dividend_copy[13]~reg0_regout  & ((\divider_copy[13]~reg0_regout  & (!\Add1~25 )) # (!\divider_copy[13]~reg0_regout  & (\Add1~25  & VCC)))) # (!\dividend_copy[13]~reg0_regout  & ((\divider_copy[13]~reg0_regout  & ((\Add1~25 ) # 
// (GND))) # (!\divider_copy[13]~reg0_regout  & (!\Add1~25 ))))
// \Add1~27  = CARRY((\dividend_copy[13]~reg0_regout  & (\divider_copy[13]~reg0_regout  & !\Add1~25 )) # (!\dividend_copy[13]~reg0_regout  & ((\divider_copy[13]~reg0_regout ) # (!\Add1~25 ))))

	.dataa(\dividend_copy[13]~reg0_regout ),
	.datab(\divider_copy[13]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h694D;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N28
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\dividend_copy[14]~reg0_regout  & ((GND) # (!\Add1~27 ))) # (!\dividend_copy[14]~reg0_regout  & (\Add1~27  $ (GND)))
// \Add1~29  = CARRY((\dividend_copy[14]~reg0_regout ) # (!\Add1~27 ))

	.dataa(vcc),
	.datab(\dividend_copy[14]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h3CCF;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneii_lcell_comb \dividend_copy~14 (
// Equation(s):
// \dividend_copy~14_combout  = (\Add1~28_combout  & ((\WideNor0~combout ) # (!\start~combout )))

	.dataa(\start~combout ),
	.datab(vcc),
	.datac(\WideNor0~combout ),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\dividend_copy~14_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~14 .lut_mask = 16'hF500;
defparam \dividend_copy~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N7
cycloneii_lcell_ff \dividend_copy[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[14]~reg0_regout ));

// Location: LCCOMB_X51_Y49_N30
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = !\Add1~29 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h0F0F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneii_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \Add1~30_combout  $ (((\sign_flag~reg0_regout  & (\always0~1_combout  & \bit [0]))))

	.dataa(\sign_flag~reg0_regout ),
	.datab(\always0~1_combout ),
	.datac(\Add1~30_combout ),
	.datad(\bit [0]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h78F0;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneii_lcell_comb \quotient[0]~8 (
// Equation(s):
// \quotient[0]~8_combout  = (\always0~2_combout  & (\Add3~0_combout  $ (GND))) # (!\always0~2_combout  & (!\Add3~0_combout  & VCC))
// \quotient[0]~9  = CARRY((\always0~2_combout  & !\Add3~0_combout ))

	.dataa(\always0~2_combout ),
	.datab(\Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\quotient[0]~8_combout ),
	.cout(\quotient[0]~9 ));
// synopsys translate_off
defparam \quotient[0]~8 .lut_mask = 16'h9922;
defparam \quotient[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y49_N9
cycloneii_lcell_ff \quotient[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[0]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N10
cycloneii_lcell_comb \quotient[1]~10 (
// Equation(s):
// \quotient[1]~10_combout  = (\quotient[0]~9  & (\always0~2_combout  $ ((!\quotient[0]~reg0_regout )))) # (!\quotient[0]~9  & ((\always0~2_combout  $ (\quotient[0]~reg0_regout )) # (GND)))
// \quotient[1]~11  = CARRY((\always0~2_combout  $ (!\quotient[0]~reg0_regout )) # (!\quotient[0]~9 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[0]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[0]~9 ),
	.combout(\quotient[1]~10_combout ),
	.cout(\quotient[1]~11 ));
// synopsys translate_off
defparam \quotient[1]~10 .lut_mask = 16'h969F;
defparam \quotient[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N11
cycloneii_lcell_ff \quotient[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[1]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[1]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N12
cycloneii_lcell_comb \quotient[2]~12 (
// Equation(s):
// \quotient[2]~12_combout  = (\quotient[1]~11  & ((\always0~2_combout  $ (\quotient[1]~reg0_regout )))) # (!\quotient[1]~11  & (\always0~2_combout  $ (\quotient[1]~reg0_regout  $ (VCC))))
// \quotient[2]~13  = CARRY((!\quotient[1]~11  & (\always0~2_combout  $ (\quotient[1]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[1]~11 ),
	.combout(\quotient[2]~12_combout ),
	.cout(\quotient[2]~13 ));
// synopsys translate_off
defparam \quotient[2]~12 .lut_mask = 16'h6906;
defparam \quotient[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N13
cycloneii_lcell_ff \quotient[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[2]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N14
cycloneii_lcell_comb \quotient[3]~14 (
// Equation(s):
// \quotient[3]~14_combout  = (\quotient[2]~13  & (\always0~2_combout  $ ((!\quotient[2]~reg0_regout )))) # (!\quotient[2]~13  & ((\always0~2_combout  $ (\quotient[2]~reg0_regout )) # (GND)))
// \quotient[3]~15  = CARRY((\always0~2_combout  $ (!\quotient[2]~reg0_regout )) # (!\quotient[2]~13 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[2]~13 ),
	.combout(\quotient[3]~14_combout ),
	.cout(\quotient[3]~15 ));
// synopsys translate_off
defparam \quotient[3]~14 .lut_mask = 16'h969F;
defparam \quotient[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N15
cycloneii_lcell_ff \quotient[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[3]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N16
cycloneii_lcell_comb \quotient[4]~16 (
// Equation(s):
// \quotient[4]~16_combout  = (\quotient[3]~15  & ((\always0~2_combout  $ (\quotient[3]~reg0_regout )))) # (!\quotient[3]~15  & (\always0~2_combout  $ (\quotient[3]~reg0_regout  $ (VCC))))
// \quotient[4]~17  = CARRY((!\quotient[3]~15  & (\always0~2_combout  $ (\quotient[3]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[3]~15 ),
	.combout(\quotient[4]~16_combout ),
	.cout(\quotient[4]~17 ));
// synopsys translate_off
defparam \quotient[4]~16 .lut_mask = 16'h6906;
defparam \quotient[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N17
cycloneii_lcell_ff \quotient[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[4]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N18
cycloneii_lcell_comb \quotient[5]~18 (
// Equation(s):
// \quotient[5]~18_combout  = (\quotient[4]~17  & (\always0~2_combout  $ ((!\quotient[4]~reg0_regout )))) # (!\quotient[4]~17  & ((\always0~2_combout  $ (\quotient[4]~reg0_regout )) # (GND)))
// \quotient[5]~19  = CARRY((\always0~2_combout  $ (!\quotient[4]~reg0_regout )) # (!\quotient[4]~17 ))

	.dataa(\always0~2_combout ),
	.datab(\quotient[4]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[4]~17 ),
	.combout(\quotient[5]~18_combout ),
	.cout(\quotient[5]~19 ));
// synopsys translate_off
defparam \quotient[5]~18 .lut_mask = 16'h969F;
defparam \quotient[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N19
cycloneii_lcell_ff \quotient[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[5]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N20
cycloneii_lcell_comb \quotient[6]~20 (
// Equation(s):
// \quotient[6]~20_combout  = (\quotient[5]~19  & ((\always0~2_combout  $ (\quotient[5]~reg0_regout )))) # (!\quotient[5]~19  & (\always0~2_combout  $ (\quotient[5]~reg0_regout  $ (VCC))))
// \quotient[6]~21  = CARRY((!\quotient[5]~19  & (\always0~2_combout  $ (\quotient[5]~reg0_regout ))))

	.dataa(\always0~2_combout ),
	.datab(\quotient[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\quotient[5]~19 ),
	.combout(\quotient[6]~20_combout ),
	.cout(\quotient[6]~21 ));
// synopsys translate_off
defparam \quotient[6]~20 .lut_mask = 16'h6906;
defparam \quotient[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N21
cycloneii_lcell_ff \quotient[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[6]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[6]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N22
cycloneii_lcell_comb \quotient[7]~22 (
// Equation(s):
// \quotient[7]~22_combout  = \always0~2_combout  $ (\quotient[6]~21  $ (\quotient[6]~reg0_regout ))

	.dataa(\always0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\quotient[6]~reg0_regout ),
	.cin(\quotient[6]~21 ),
	.combout(\quotient[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \quotient[7]~22 .lut_mask = 16'hA55A;
defparam \quotient[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y49_N23
cycloneii_lcell_ff \quotient[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\quotient[7]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\quotient[7]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N22
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\always0~3_combout  & ((\dividend~combout [0]))) # (!\always0~3_combout  & (\Add1~0_combout ))

	.dataa(\Add1~0_combout ),
	.datab(vcc),
	.datac(\dividend~combout [0]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hF0AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N31
cycloneii_lcell_ff \dividend_copy[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[0]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N8
cycloneii_lcell_comb \dividend_copy[1]~0 (
// Equation(s):
// \dividend_copy[1]~0_combout  = (\dividend~combout [7] & ((\Add0~3_combout ))) # (!\dividend~combout [7] & (\dividend~combout [1]))

	.dataa(\dividend~combout [1]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~3_combout ),
	.cin(gnd),
	.combout(\dividend_copy[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[1]~0 .lut_mask = 16'hEE22;
defparam \dividend_copy[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N9
cycloneii_lcell_ff \dividend_copy[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[1]~0_combout ),
	.sdata(\Add1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[1]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N30
cycloneii_lcell_comb \dividend_copy[2]~1 (
// Equation(s):
// \dividend_copy[2]~1_combout  = (\dividend~combout [7] & ((\Add0~5_combout ))) # (!\dividend~combout [7] & (\dividend~combout [2]))

	.dataa(\dividend~combout [2]),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\Add0~5_combout ),
	.cin(gnd),
	.combout(\dividend_copy[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[2]~1 .lut_mask = 16'hEE22;
defparam \dividend_copy[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N31
cycloneii_lcell_ff \dividend_copy[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[2]~1_combout ),
	.sdata(\Add1~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[2]~reg0_regout ));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \dividend[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\dividend~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend[4]));
// synopsys translate_off
defparam \dividend[4]~I .input_async_reset = "none";
defparam \dividend[4]~I .input_power_up = "low";
defparam \dividend[4]~I .input_register_mode = "none";
defparam \dividend[4]~I .input_sync_reset = "none";
defparam \dividend[4]~I .oe_async_reset = "none";
defparam \dividend[4]~I .oe_power_up = "low";
defparam \dividend[4]~I .oe_register_mode = "none";
defparam \dividend[4]~I .oe_sync_reset = "none";
defparam \dividend[4]~I .operation_mode = "input";
defparam \dividend[4]~I .output_async_reset = "none";
defparam \dividend[4]~I .output_power_up = "low";
defparam \dividend[4]~I .output_register_mode = "none";
defparam \dividend[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneii_lcell_comb \dividend_copy[4]~3 (
// Equation(s):
// \dividend_copy[4]~3_combout  = (\dividend~combout [7] & (\Add0~9_combout )) # (!\dividend~combout [7] & ((\dividend~combout [4])))

	.dataa(\Add0~9_combout ),
	.datab(\dividend~combout [7]),
	.datac(vcc),
	.datad(\dividend~combout [4]),
	.cin(gnd),
	.combout(\dividend_copy[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy[4]~3 .lut_mask = 16'hBB88;
defparam \dividend_copy[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N15
cycloneii_lcell_ff \dividend_copy[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy[4]~3_combout ),
	.sdata(\Add1~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\always0~3_combout ),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[4]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N28
cycloneii_lcell_comb \dividend_copy~8 (
// Equation(s):
// \dividend_copy~8_combout  = (!\always0~3_combout  & \Add1~16_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\dividend_copy~8_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~8 .lut_mask = 16'h5500;
defparam \dividend_copy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N13
cycloneii_lcell_ff \dividend_copy[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dividend_copy~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[8]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N0
cycloneii_lcell_comb \dividend_copy~10 (
// Equation(s):
// \dividend_copy~10_combout  = (!\always0~3_combout  & \Add1~20_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\always0~3_combout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\dividend_copy~10_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~10 .lut_mask = 16'h0F00;
defparam \dividend_copy~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N1
cycloneii_lcell_ff \dividend_copy[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[10]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N2
cycloneii_lcell_comb \dividend_copy~11 (
// Equation(s):
// \dividend_copy~11_combout  = (!\always0~3_combout  & \Add1~22_combout )

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\dividend_copy~11_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~11 .lut_mask = 16'h5500;
defparam \dividend_copy~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N17
cycloneii_lcell_ff \dividend_copy[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dividend_copy~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[11]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N2
cycloneii_lcell_comb \dividend_copy~12 (
// Equation(s):
// \dividend_copy~12_combout  = (!\always0~3_combout  & \Add1~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\always0~3_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\dividend_copy~12_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~12 .lut_mask = 16'h0F00;
defparam \dividend_copy~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N3
cycloneii_lcell_ff \dividend_copy[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[12]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N12
cycloneii_lcell_comb \dividend_copy~13 (
// Equation(s):
// \dividend_copy~13_combout  = (\Add1~26_combout  & ((\WideNor0~combout ) # (!\start~combout )))

	.dataa(\start~combout ),
	.datab(\WideNor0~combout ),
	.datac(\Add1~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dividend_copy~13_combout ),
	.cout());
// synopsys translate_off
defparam \dividend_copy~13 .lut_mask = 16'hD0D0;
defparam \dividend_copy~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N13
cycloneii_lcell_ff \dividend_copy[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dividend_copy~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dividend_copy[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dividend_copy[13]~reg0_regout ));

// Location: LCCOMB_X52_Y49_N6
cycloneii_lcell_comb \sign_flag~0 (
// Equation(s):
// \sign_flag~0_combout  = (\always0~3_combout  & (\dividend~combout [7] $ ((\divider~combout [7])))) # (!\always0~3_combout  & (((\sign_flag~reg0_regout ))))

	.dataa(\dividend~combout [7]),
	.datab(\divider~combout [7]),
	.datac(\sign_flag~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\sign_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \sign_flag~0 .lut_mask = 16'h66F0;
defparam \sign_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y49_N7
cycloneii_lcell_ff \sign_flag~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\sign_flag~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sign_flag~reg0_regout ));

// Location: LCCOMB_X49_Y49_N24
cycloneii_lcell_comb \diff[0]~0 (
// Equation(s):
// \diff[0]~0_combout  = (\always0~3_combout  & ((\diff[0]~reg0_regout ))) # (!\always0~3_combout  & (\Add1~0_combout ))

	.dataa(\Add1~0_combout ),
	.datab(vcc),
	.datac(\diff[0]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\diff[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff[0]~0 .lut_mask = 16'hF0AA;
defparam \diff[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y49_N25
cycloneii_lcell_ff \diff[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[0]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N16
cycloneii_lcell_comb \diff[1]~1 (
// Equation(s):
// \diff[1]~1_combout  = (\always0~3_combout  & (\diff[1]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~2_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[1]~reg0_regout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\diff[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \diff[1]~1 .lut_mask = 16'hF3C0;
defparam \diff[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y49_N17
cycloneii_lcell_ff \diff[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[1]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N2
cycloneii_lcell_comb \diff[2]~2 (
// Equation(s):
// \diff[2]~2_combout  = (\always0~3_combout  & ((\diff[2]~reg0_regout ))) # (!\always0~3_combout  & (\Add1~4_combout ))

	.dataa(vcc),
	.datab(\Add1~4_combout ),
	.datac(\diff[2]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\diff[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \diff[2]~2 .lut_mask = 16'hF0CC;
defparam \diff[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y49_N3
cycloneii_lcell_ff \diff[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[2]~reg0_regout ));

// Location: LCCOMB_X53_Y49_N18
cycloneii_lcell_comb \diff[3]~3 (
// Equation(s):
// \diff[3]~3_combout  = (\always0~3_combout  & (\diff[3]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~6_combout )))

	.dataa(\always0~3_combout ),
	.datab(vcc),
	.datac(\diff[3]~reg0_regout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\diff[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \diff[3]~3 .lut_mask = 16'hF5A0;
defparam \diff[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N19
cycloneii_lcell_ff \diff[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[3]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N28
cycloneii_lcell_comb \diff[4]~4 (
// Equation(s):
// \diff[4]~4_combout  = (\always0~3_combout  & ((\diff[4]~reg0_regout ))) # (!\always0~3_combout  & (\Add1~8_combout ))

	.dataa(vcc),
	.datab(\Add1~8_combout ),
	.datac(\diff[4]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\diff[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \diff[4]~4 .lut_mask = 16'hF0CC;
defparam \diff[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y49_N29
cycloneii_lcell_ff \diff[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[4]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N26
cycloneii_lcell_comb \diff[5]~5 (
// Equation(s):
// \diff[5]~5_combout  = (\always0~3_combout  & ((\diff[5]~reg0_regout ))) # (!\always0~3_combout  & (\Add1~10_combout ))

	.dataa(vcc),
	.datab(\Add1~10_combout ),
	.datac(\diff[5]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\diff[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \diff[5]~5 .lut_mask = 16'hF0CC;
defparam \diff[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y49_N27
cycloneii_lcell_ff \diff[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[5]~reg0_regout ));

// Location: LCCOMB_X49_Y49_N0
cycloneii_lcell_comb \diff[6]~6 (
// Equation(s):
// \diff[6]~6_combout  = (\always0~3_combout  & ((\diff[6]~reg0_regout ))) # (!\always0~3_combout  & (\Add1~12_combout ))

	.dataa(\Add1~12_combout ),
	.datab(vcc),
	.datac(\diff[6]~reg0_regout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\diff[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \diff[6]~6 .lut_mask = 16'hF0AA;
defparam \diff[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y49_N1
cycloneii_lcell_ff \diff[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[6]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N22
cycloneii_lcell_comb \diff[7]~7 (
// Equation(s):
// \diff[7]~7_combout  = (\always0~3_combout  & (\diff[7]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~14_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[7]~reg0_regout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\diff[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \diff[7]~7 .lut_mask = 16'hF3C0;
defparam \diff[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y49_N23
cycloneii_lcell_ff \diff[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[7]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N4
cycloneii_lcell_comb \diff[8]~8 (
// Equation(s):
// \diff[8]~8_combout  = (\always0~3_combout  & (\diff[8]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~16_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[8]~reg0_regout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\diff[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \diff[8]~8 .lut_mask = 16'hF3C0;
defparam \diff[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y49_N5
cycloneii_lcell_ff \diff[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[8]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N20
cycloneii_lcell_comb \diff[9]~9 (
// Equation(s):
// \diff[9]~9_combout  = (\always0~3_combout  & (\diff[9]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~18_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[9]~reg0_regout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\diff[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \diff[9]~9 .lut_mask = 16'hF3C0;
defparam \diff[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N21
cycloneii_lcell_ff \diff[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[9]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N26
cycloneii_lcell_comb \diff[10]~10 (
// Equation(s):
// \diff[10]~10_combout  = (\always0~3_combout  & (\diff[10]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~20_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[10]~reg0_regout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\diff[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \diff[10]~10 .lut_mask = 16'hF3C0;
defparam \diff[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N27
cycloneii_lcell_ff \diff[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[10]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N10
cycloneii_lcell_comb \diff[11]~11 (
// Equation(s):
// \diff[11]~11_combout  = (\always0~3_combout  & (\diff[11]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~22_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[11]~reg0_regout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\diff[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \diff[11]~11 .lut_mask = 16'hF3C0;
defparam \diff[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y49_N11
cycloneii_lcell_ff \diff[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[11]~reg0_regout ));

// Location: LCCOMB_X54_Y49_N12
cycloneii_lcell_comb \diff[12]~12 (
// Equation(s):
// \diff[12]~12_combout  = (\always0~3_combout  & (\diff[12]~reg0_regout )) # (!\always0~3_combout  & ((\Add1~24_combout )))

	.dataa(vcc),
	.datab(\always0~3_combout ),
	.datac(\diff[12]~reg0_regout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\diff[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \diff[12]~12 .lut_mask = 16'hF3C0;
defparam \diff[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y49_N13
cycloneii_lcell_ff \diff[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[12]~reg0_regout ));

// Location: LCCOMB_X50_Y49_N4
cycloneii_lcell_comb \diff[13]~13 (
// Equation(s):
// \diff[13]~13_combout  = (\WideNor0~combout  & (\Add1~26_combout )) # (!\WideNor0~combout  & ((\start~combout  & ((\diff[13]~reg0_regout ))) # (!\start~combout  & (\Add1~26_combout ))))

	.dataa(\Add1~26_combout ),
	.datab(\WideNor0~combout ),
	.datac(\diff[13]~reg0_regout ),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\diff[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \diff[13]~13 .lut_mask = 16'hB8AA;
defparam \diff[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N5
cycloneii_lcell_ff \diff[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[13]~reg0_regout ));

// Location: LCCOMB_X53_Y49_N8
cycloneii_lcell_comb \diff[14]~14 (
// Equation(s):
// \diff[14]~14_combout  = (\WideNor0~combout  & (((\Add1~28_combout )))) # (!\WideNor0~combout  & ((\start~combout  & (\diff[14]~reg0_regout )) # (!\start~combout  & ((\Add1~28_combout )))))

	.dataa(\WideNor0~combout ),
	.datab(\start~combout ),
	.datac(\diff[14]~reg0_regout ),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\diff[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \diff[14]~14 .lut_mask = 16'hFB40;
defparam \diff[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N9
cycloneii_lcell_ff \diff[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[14]~reg0_regout ));

// Location: LCCOMB_X53_Y49_N22
cycloneii_lcell_comb \diff[15]~15 (
// Equation(s):
// \diff[15]~15_combout  = (\WideNor0~combout  & (((\Add1~30_combout )))) # (!\WideNor0~combout  & ((\start~combout  & (\diff[15]~reg0_regout )) # (!\start~combout  & ((\Add1~30_combout )))))

	.dataa(\WideNor0~combout ),
	.datab(\start~combout ),
	.datac(\diff[15]~reg0_regout ),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\diff[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \diff[15]~15 .lut_mask = 16'hFB40;
defparam \diff[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y49_N23
cycloneii_lcell_ff \diff[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\diff[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\diff[15]~reg0_regout ));

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[0]~I (
	.datain(\quotient[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[0]));
// synopsys translate_off
defparam \quotient[0]~I .input_async_reset = "none";
defparam \quotient[0]~I .input_power_up = "low";
defparam \quotient[0]~I .input_register_mode = "none";
defparam \quotient[0]~I .input_sync_reset = "none";
defparam \quotient[0]~I .oe_async_reset = "none";
defparam \quotient[0]~I .oe_power_up = "low";
defparam \quotient[0]~I .oe_register_mode = "none";
defparam \quotient[0]~I .oe_sync_reset = "none";
defparam \quotient[0]~I .operation_mode = "output";
defparam \quotient[0]~I .output_async_reset = "none";
defparam \quotient[0]~I .output_power_up = "low";
defparam \quotient[0]~I .output_register_mode = "none";
defparam \quotient[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[1]~I (
	.datain(\quotient[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[1]));
// synopsys translate_off
defparam \quotient[1]~I .input_async_reset = "none";
defparam \quotient[1]~I .input_power_up = "low";
defparam \quotient[1]~I .input_register_mode = "none";
defparam \quotient[1]~I .input_sync_reset = "none";
defparam \quotient[1]~I .oe_async_reset = "none";
defparam \quotient[1]~I .oe_power_up = "low";
defparam \quotient[1]~I .oe_register_mode = "none";
defparam \quotient[1]~I .oe_sync_reset = "none";
defparam \quotient[1]~I .operation_mode = "output";
defparam \quotient[1]~I .output_async_reset = "none";
defparam \quotient[1]~I .output_power_up = "low";
defparam \quotient[1]~I .output_register_mode = "none";
defparam \quotient[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[2]~I (
	.datain(\quotient[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[2]));
// synopsys translate_off
defparam \quotient[2]~I .input_async_reset = "none";
defparam \quotient[2]~I .input_power_up = "low";
defparam \quotient[2]~I .input_register_mode = "none";
defparam \quotient[2]~I .input_sync_reset = "none";
defparam \quotient[2]~I .oe_async_reset = "none";
defparam \quotient[2]~I .oe_power_up = "low";
defparam \quotient[2]~I .oe_register_mode = "none";
defparam \quotient[2]~I .oe_sync_reset = "none";
defparam \quotient[2]~I .operation_mode = "output";
defparam \quotient[2]~I .output_async_reset = "none";
defparam \quotient[2]~I .output_power_up = "low";
defparam \quotient[2]~I .output_register_mode = "none";
defparam \quotient[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[3]~I (
	.datain(\quotient[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[3]));
// synopsys translate_off
defparam \quotient[3]~I .input_async_reset = "none";
defparam \quotient[3]~I .input_power_up = "low";
defparam \quotient[3]~I .input_register_mode = "none";
defparam \quotient[3]~I .input_sync_reset = "none";
defparam \quotient[3]~I .oe_async_reset = "none";
defparam \quotient[3]~I .oe_power_up = "low";
defparam \quotient[3]~I .oe_register_mode = "none";
defparam \quotient[3]~I .oe_sync_reset = "none";
defparam \quotient[3]~I .operation_mode = "output";
defparam \quotient[3]~I .output_async_reset = "none";
defparam \quotient[3]~I .output_power_up = "low";
defparam \quotient[3]~I .output_register_mode = "none";
defparam \quotient[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[4]~I (
	.datain(\quotient[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[4]));
// synopsys translate_off
defparam \quotient[4]~I .input_async_reset = "none";
defparam \quotient[4]~I .input_power_up = "low";
defparam \quotient[4]~I .input_register_mode = "none";
defparam \quotient[4]~I .input_sync_reset = "none";
defparam \quotient[4]~I .oe_async_reset = "none";
defparam \quotient[4]~I .oe_power_up = "low";
defparam \quotient[4]~I .oe_register_mode = "none";
defparam \quotient[4]~I .oe_sync_reset = "none";
defparam \quotient[4]~I .operation_mode = "output";
defparam \quotient[4]~I .output_async_reset = "none";
defparam \quotient[4]~I .output_power_up = "low";
defparam \quotient[4]~I .output_register_mode = "none";
defparam \quotient[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[5]~I (
	.datain(\quotient[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[5]));
// synopsys translate_off
defparam \quotient[5]~I .input_async_reset = "none";
defparam \quotient[5]~I .input_power_up = "low";
defparam \quotient[5]~I .input_register_mode = "none";
defparam \quotient[5]~I .input_sync_reset = "none";
defparam \quotient[5]~I .oe_async_reset = "none";
defparam \quotient[5]~I .oe_power_up = "low";
defparam \quotient[5]~I .oe_register_mode = "none";
defparam \quotient[5]~I .oe_sync_reset = "none";
defparam \quotient[5]~I .operation_mode = "output";
defparam \quotient[5]~I .output_async_reset = "none";
defparam \quotient[5]~I .output_power_up = "low";
defparam \quotient[5]~I .output_register_mode = "none";
defparam \quotient[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[6]~I (
	.datain(\quotient[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[6]));
// synopsys translate_off
defparam \quotient[6]~I .input_async_reset = "none";
defparam \quotient[6]~I .input_power_up = "low";
defparam \quotient[6]~I .input_register_mode = "none";
defparam \quotient[6]~I .input_sync_reset = "none";
defparam \quotient[6]~I .oe_async_reset = "none";
defparam \quotient[6]~I .oe_power_up = "low";
defparam \quotient[6]~I .oe_register_mode = "none";
defparam \quotient[6]~I .oe_sync_reset = "none";
defparam \quotient[6]~I .operation_mode = "output";
defparam \quotient[6]~I .output_async_reset = "none";
defparam \quotient[6]~I .output_power_up = "low";
defparam \quotient[6]~I .output_register_mode = "none";
defparam \quotient[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \quotient[7]~I (
	.datain(\quotient[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(quotient[7]));
// synopsys translate_off
defparam \quotient[7]~I .input_async_reset = "none";
defparam \quotient[7]~I .input_power_up = "low";
defparam \quotient[7]~I .input_register_mode = "none";
defparam \quotient[7]~I .input_sync_reset = "none";
defparam \quotient[7]~I .oe_async_reset = "none";
defparam \quotient[7]~I .oe_power_up = "low";
defparam \quotient[7]~I .oe_register_mode = "none";
defparam \quotient[7]~I .oe_sync_reset = "none";
defparam \quotient[7]~I .operation_mode = "output";
defparam \quotient[7]~I .output_async_reset = "none";
defparam \quotient[7]~I .output_power_up = "low";
defparam \quotient[7]~I .output_register_mode = "none";
defparam \quotient[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[0]~I (
	.datain(\dividend_copy[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[0]));
// synopsys translate_off
defparam \remainder[0]~I .input_async_reset = "none";
defparam \remainder[0]~I .input_power_up = "low";
defparam \remainder[0]~I .input_register_mode = "none";
defparam \remainder[0]~I .input_sync_reset = "none";
defparam \remainder[0]~I .oe_async_reset = "none";
defparam \remainder[0]~I .oe_power_up = "low";
defparam \remainder[0]~I .oe_register_mode = "none";
defparam \remainder[0]~I .oe_sync_reset = "none";
defparam \remainder[0]~I .operation_mode = "output";
defparam \remainder[0]~I .output_async_reset = "none";
defparam \remainder[0]~I .output_power_up = "low";
defparam \remainder[0]~I .output_register_mode = "none";
defparam \remainder[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[1]~I (
	.datain(\dividend_copy[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[1]));
// synopsys translate_off
defparam \remainder[1]~I .input_async_reset = "none";
defparam \remainder[1]~I .input_power_up = "low";
defparam \remainder[1]~I .input_register_mode = "none";
defparam \remainder[1]~I .input_sync_reset = "none";
defparam \remainder[1]~I .oe_async_reset = "none";
defparam \remainder[1]~I .oe_power_up = "low";
defparam \remainder[1]~I .oe_register_mode = "none";
defparam \remainder[1]~I .oe_sync_reset = "none";
defparam \remainder[1]~I .operation_mode = "output";
defparam \remainder[1]~I .output_async_reset = "none";
defparam \remainder[1]~I .output_power_up = "low";
defparam \remainder[1]~I .output_register_mode = "none";
defparam \remainder[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[2]~I (
	.datain(\dividend_copy[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[2]));
// synopsys translate_off
defparam \remainder[2]~I .input_async_reset = "none";
defparam \remainder[2]~I .input_power_up = "low";
defparam \remainder[2]~I .input_register_mode = "none";
defparam \remainder[2]~I .input_sync_reset = "none";
defparam \remainder[2]~I .oe_async_reset = "none";
defparam \remainder[2]~I .oe_power_up = "low";
defparam \remainder[2]~I .oe_register_mode = "none";
defparam \remainder[2]~I .oe_sync_reset = "none";
defparam \remainder[2]~I .operation_mode = "output";
defparam \remainder[2]~I .output_async_reset = "none";
defparam \remainder[2]~I .output_power_up = "low";
defparam \remainder[2]~I .output_register_mode = "none";
defparam \remainder[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[3]~I (
	.datain(\dividend_copy[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[3]));
// synopsys translate_off
defparam \remainder[3]~I .input_async_reset = "none";
defparam \remainder[3]~I .input_power_up = "low";
defparam \remainder[3]~I .input_register_mode = "none";
defparam \remainder[3]~I .input_sync_reset = "none";
defparam \remainder[3]~I .oe_async_reset = "none";
defparam \remainder[3]~I .oe_power_up = "low";
defparam \remainder[3]~I .oe_register_mode = "none";
defparam \remainder[3]~I .oe_sync_reset = "none";
defparam \remainder[3]~I .operation_mode = "output";
defparam \remainder[3]~I .output_async_reset = "none";
defparam \remainder[3]~I .output_power_up = "low";
defparam \remainder[3]~I .output_register_mode = "none";
defparam \remainder[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[4]~I (
	.datain(\dividend_copy[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[4]));
// synopsys translate_off
defparam \remainder[4]~I .input_async_reset = "none";
defparam \remainder[4]~I .input_power_up = "low";
defparam \remainder[4]~I .input_register_mode = "none";
defparam \remainder[4]~I .input_sync_reset = "none";
defparam \remainder[4]~I .oe_async_reset = "none";
defparam \remainder[4]~I .oe_power_up = "low";
defparam \remainder[4]~I .oe_register_mode = "none";
defparam \remainder[4]~I .oe_sync_reset = "none";
defparam \remainder[4]~I .operation_mode = "output";
defparam \remainder[4]~I .output_async_reset = "none";
defparam \remainder[4]~I .output_power_up = "low";
defparam \remainder[4]~I .output_register_mode = "none";
defparam \remainder[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[5]~I (
	.datain(\dividend_copy[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[5]));
// synopsys translate_off
defparam \remainder[5]~I .input_async_reset = "none";
defparam \remainder[5]~I .input_power_up = "low";
defparam \remainder[5]~I .input_register_mode = "none";
defparam \remainder[5]~I .input_sync_reset = "none";
defparam \remainder[5]~I .oe_async_reset = "none";
defparam \remainder[5]~I .oe_power_up = "low";
defparam \remainder[5]~I .oe_register_mode = "none";
defparam \remainder[5]~I .oe_sync_reset = "none";
defparam \remainder[5]~I .operation_mode = "output";
defparam \remainder[5]~I .output_async_reset = "none";
defparam \remainder[5]~I .output_power_up = "low";
defparam \remainder[5]~I .output_register_mode = "none";
defparam \remainder[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[6]~I (
	.datain(\dividend_copy[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[6]));
// synopsys translate_off
defparam \remainder[6]~I .input_async_reset = "none";
defparam \remainder[6]~I .input_power_up = "low";
defparam \remainder[6]~I .input_register_mode = "none";
defparam \remainder[6]~I .input_sync_reset = "none";
defparam \remainder[6]~I .oe_async_reset = "none";
defparam \remainder[6]~I .oe_power_up = "low";
defparam \remainder[6]~I .oe_register_mode = "none";
defparam \remainder[6]~I .oe_sync_reset = "none";
defparam \remainder[6]~I .operation_mode = "output";
defparam \remainder[6]~I .output_async_reset = "none";
defparam \remainder[6]~I .output_power_up = "low";
defparam \remainder[6]~I .output_register_mode = "none";
defparam \remainder[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \remainder[7]~I (
	.datain(\dividend_copy[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(remainder[7]));
// synopsys translate_off
defparam \remainder[7]~I .input_async_reset = "none";
defparam \remainder[7]~I .input_power_up = "low";
defparam \remainder[7]~I .input_register_mode = "none";
defparam \remainder[7]~I .input_sync_reset = "none";
defparam \remainder[7]~I .oe_async_reset = "none";
defparam \remainder[7]~I .oe_power_up = "low";
defparam \remainder[7]~I .oe_register_mode = "none";
defparam \remainder[7]~I .oe_sync_reset = "none";
defparam \remainder[7]~I .operation_mode = "output";
defparam \remainder[7]~I .output_async_reset = "none";
defparam \remainder[7]~I .output_power_up = "low";
defparam \remainder[7]~I .output_register_mode = "none";
defparam \remainder[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ready~I (
	.datain(!\WideNor0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ready));
// synopsys translate_off
defparam \ready~I .input_async_reset = "none";
defparam \ready~I .input_power_up = "low";
defparam \ready~I .input_register_mode = "none";
defparam \ready~I .input_sync_reset = "none";
defparam \ready~I .oe_async_reset = "none";
defparam \ready~I .oe_power_up = "low";
defparam \ready~I .oe_register_mode = "none";
defparam \ready~I .oe_sync_reset = "none";
defparam \ready~I .operation_mode = "output";
defparam \ready~I .output_async_reset = "none";
defparam \ready~I .output_power_up = "low";
defparam \ready~I .output_register_mode = "none";
defparam \ready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[0]~I (
	.datain(\divider_copy[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[0]));
// synopsys translate_off
defparam \divider_copy[0]~I .input_async_reset = "none";
defparam \divider_copy[0]~I .input_power_up = "low";
defparam \divider_copy[0]~I .input_register_mode = "none";
defparam \divider_copy[0]~I .input_sync_reset = "none";
defparam \divider_copy[0]~I .oe_async_reset = "none";
defparam \divider_copy[0]~I .oe_power_up = "low";
defparam \divider_copy[0]~I .oe_register_mode = "none";
defparam \divider_copy[0]~I .oe_sync_reset = "none";
defparam \divider_copy[0]~I .operation_mode = "output";
defparam \divider_copy[0]~I .output_async_reset = "none";
defparam \divider_copy[0]~I .output_power_up = "low";
defparam \divider_copy[0]~I .output_register_mode = "none";
defparam \divider_copy[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[1]~I (
	.datain(\divider_copy[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[1]));
// synopsys translate_off
defparam \divider_copy[1]~I .input_async_reset = "none";
defparam \divider_copy[1]~I .input_power_up = "low";
defparam \divider_copy[1]~I .input_register_mode = "none";
defparam \divider_copy[1]~I .input_sync_reset = "none";
defparam \divider_copy[1]~I .oe_async_reset = "none";
defparam \divider_copy[1]~I .oe_power_up = "low";
defparam \divider_copy[1]~I .oe_register_mode = "none";
defparam \divider_copy[1]~I .oe_sync_reset = "none";
defparam \divider_copy[1]~I .operation_mode = "output";
defparam \divider_copy[1]~I .output_async_reset = "none";
defparam \divider_copy[1]~I .output_power_up = "low";
defparam \divider_copy[1]~I .output_register_mode = "none";
defparam \divider_copy[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[2]~I (
	.datain(\divider_copy[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[2]));
// synopsys translate_off
defparam \divider_copy[2]~I .input_async_reset = "none";
defparam \divider_copy[2]~I .input_power_up = "low";
defparam \divider_copy[2]~I .input_register_mode = "none";
defparam \divider_copy[2]~I .input_sync_reset = "none";
defparam \divider_copy[2]~I .oe_async_reset = "none";
defparam \divider_copy[2]~I .oe_power_up = "low";
defparam \divider_copy[2]~I .oe_register_mode = "none";
defparam \divider_copy[2]~I .oe_sync_reset = "none";
defparam \divider_copy[2]~I .operation_mode = "output";
defparam \divider_copy[2]~I .output_async_reset = "none";
defparam \divider_copy[2]~I .output_power_up = "low";
defparam \divider_copy[2]~I .output_register_mode = "none";
defparam \divider_copy[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[3]~I (
	.datain(\divider_copy[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[3]));
// synopsys translate_off
defparam \divider_copy[3]~I .input_async_reset = "none";
defparam \divider_copy[3]~I .input_power_up = "low";
defparam \divider_copy[3]~I .input_register_mode = "none";
defparam \divider_copy[3]~I .input_sync_reset = "none";
defparam \divider_copy[3]~I .oe_async_reset = "none";
defparam \divider_copy[3]~I .oe_power_up = "low";
defparam \divider_copy[3]~I .oe_register_mode = "none";
defparam \divider_copy[3]~I .oe_sync_reset = "none";
defparam \divider_copy[3]~I .operation_mode = "output";
defparam \divider_copy[3]~I .output_async_reset = "none";
defparam \divider_copy[3]~I .output_power_up = "low";
defparam \divider_copy[3]~I .output_register_mode = "none";
defparam \divider_copy[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[4]~I (
	.datain(\divider_copy[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[4]));
// synopsys translate_off
defparam \divider_copy[4]~I .input_async_reset = "none";
defparam \divider_copy[4]~I .input_power_up = "low";
defparam \divider_copy[4]~I .input_register_mode = "none";
defparam \divider_copy[4]~I .input_sync_reset = "none";
defparam \divider_copy[4]~I .oe_async_reset = "none";
defparam \divider_copy[4]~I .oe_power_up = "low";
defparam \divider_copy[4]~I .oe_register_mode = "none";
defparam \divider_copy[4]~I .oe_sync_reset = "none";
defparam \divider_copy[4]~I .operation_mode = "output";
defparam \divider_copy[4]~I .output_async_reset = "none";
defparam \divider_copy[4]~I .output_power_up = "low";
defparam \divider_copy[4]~I .output_register_mode = "none";
defparam \divider_copy[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[5]~I (
	.datain(\divider_copy[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[5]));
// synopsys translate_off
defparam \divider_copy[5]~I .input_async_reset = "none";
defparam \divider_copy[5]~I .input_power_up = "low";
defparam \divider_copy[5]~I .input_register_mode = "none";
defparam \divider_copy[5]~I .input_sync_reset = "none";
defparam \divider_copy[5]~I .oe_async_reset = "none";
defparam \divider_copy[5]~I .oe_power_up = "low";
defparam \divider_copy[5]~I .oe_register_mode = "none";
defparam \divider_copy[5]~I .oe_sync_reset = "none";
defparam \divider_copy[5]~I .operation_mode = "output";
defparam \divider_copy[5]~I .output_async_reset = "none";
defparam \divider_copy[5]~I .output_power_up = "low";
defparam \divider_copy[5]~I .output_register_mode = "none";
defparam \divider_copy[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[6]~I (
	.datain(\divider_copy[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[6]));
// synopsys translate_off
defparam \divider_copy[6]~I .input_async_reset = "none";
defparam \divider_copy[6]~I .input_power_up = "low";
defparam \divider_copy[6]~I .input_register_mode = "none";
defparam \divider_copy[6]~I .input_sync_reset = "none";
defparam \divider_copy[6]~I .oe_async_reset = "none";
defparam \divider_copy[6]~I .oe_power_up = "low";
defparam \divider_copy[6]~I .oe_register_mode = "none";
defparam \divider_copy[6]~I .oe_sync_reset = "none";
defparam \divider_copy[6]~I .operation_mode = "output";
defparam \divider_copy[6]~I .output_async_reset = "none";
defparam \divider_copy[6]~I .output_power_up = "low";
defparam \divider_copy[6]~I .output_register_mode = "none";
defparam \divider_copy[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[7]~I (
	.datain(\divider_copy[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[7]));
// synopsys translate_off
defparam \divider_copy[7]~I .input_async_reset = "none";
defparam \divider_copy[7]~I .input_power_up = "low";
defparam \divider_copy[7]~I .input_register_mode = "none";
defparam \divider_copy[7]~I .input_sync_reset = "none";
defparam \divider_copy[7]~I .oe_async_reset = "none";
defparam \divider_copy[7]~I .oe_power_up = "low";
defparam \divider_copy[7]~I .oe_register_mode = "none";
defparam \divider_copy[7]~I .oe_sync_reset = "none";
defparam \divider_copy[7]~I .operation_mode = "output";
defparam \divider_copy[7]~I .output_async_reset = "none";
defparam \divider_copy[7]~I .output_power_up = "low";
defparam \divider_copy[7]~I .output_register_mode = "none";
defparam \divider_copy[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[8]~I (
	.datain(\divider_copy[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[8]));
// synopsys translate_off
defparam \divider_copy[8]~I .input_async_reset = "none";
defparam \divider_copy[8]~I .input_power_up = "low";
defparam \divider_copy[8]~I .input_register_mode = "none";
defparam \divider_copy[8]~I .input_sync_reset = "none";
defparam \divider_copy[8]~I .oe_async_reset = "none";
defparam \divider_copy[8]~I .oe_power_up = "low";
defparam \divider_copy[8]~I .oe_register_mode = "none";
defparam \divider_copy[8]~I .oe_sync_reset = "none";
defparam \divider_copy[8]~I .operation_mode = "output";
defparam \divider_copy[8]~I .output_async_reset = "none";
defparam \divider_copy[8]~I .output_power_up = "low";
defparam \divider_copy[8]~I .output_register_mode = "none";
defparam \divider_copy[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[9]~I (
	.datain(\divider_copy[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[9]));
// synopsys translate_off
defparam \divider_copy[9]~I .input_async_reset = "none";
defparam \divider_copy[9]~I .input_power_up = "low";
defparam \divider_copy[9]~I .input_register_mode = "none";
defparam \divider_copy[9]~I .input_sync_reset = "none";
defparam \divider_copy[9]~I .oe_async_reset = "none";
defparam \divider_copy[9]~I .oe_power_up = "low";
defparam \divider_copy[9]~I .oe_register_mode = "none";
defparam \divider_copy[9]~I .oe_sync_reset = "none";
defparam \divider_copy[9]~I .operation_mode = "output";
defparam \divider_copy[9]~I .output_async_reset = "none";
defparam \divider_copy[9]~I .output_power_up = "low";
defparam \divider_copy[9]~I .output_register_mode = "none";
defparam \divider_copy[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[10]~I (
	.datain(\divider_copy[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[10]));
// synopsys translate_off
defparam \divider_copy[10]~I .input_async_reset = "none";
defparam \divider_copy[10]~I .input_power_up = "low";
defparam \divider_copy[10]~I .input_register_mode = "none";
defparam \divider_copy[10]~I .input_sync_reset = "none";
defparam \divider_copy[10]~I .oe_async_reset = "none";
defparam \divider_copy[10]~I .oe_power_up = "low";
defparam \divider_copy[10]~I .oe_register_mode = "none";
defparam \divider_copy[10]~I .oe_sync_reset = "none";
defparam \divider_copy[10]~I .operation_mode = "output";
defparam \divider_copy[10]~I .output_async_reset = "none";
defparam \divider_copy[10]~I .output_power_up = "low";
defparam \divider_copy[10]~I .output_register_mode = "none";
defparam \divider_copy[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[11]~I (
	.datain(\divider_copy[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[11]));
// synopsys translate_off
defparam \divider_copy[11]~I .input_async_reset = "none";
defparam \divider_copy[11]~I .input_power_up = "low";
defparam \divider_copy[11]~I .input_register_mode = "none";
defparam \divider_copy[11]~I .input_sync_reset = "none";
defparam \divider_copy[11]~I .oe_async_reset = "none";
defparam \divider_copy[11]~I .oe_power_up = "low";
defparam \divider_copy[11]~I .oe_register_mode = "none";
defparam \divider_copy[11]~I .oe_sync_reset = "none";
defparam \divider_copy[11]~I .operation_mode = "output";
defparam \divider_copy[11]~I .output_async_reset = "none";
defparam \divider_copy[11]~I .output_power_up = "low";
defparam \divider_copy[11]~I .output_register_mode = "none";
defparam \divider_copy[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[12]~I (
	.datain(\divider_copy[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[12]));
// synopsys translate_off
defparam \divider_copy[12]~I .input_async_reset = "none";
defparam \divider_copy[12]~I .input_power_up = "low";
defparam \divider_copy[12]~I .input_register_mode = "none";
defparam \divider_copy[12]~I .input_sync_reset = "none";
defparam \divider_copy[12]~I .oe_async_reset = "none";
defparam \divider_copy[12]~I .oe_power_up = "low";
defparam \divider_copy[12]~I .oe_register_mode = "none";
defparam \divider_copy[12]~I .oe_sync_reset = "none";
defparam \divider_copy[12]~I .operation_mode = "output";
defparam \divider_copy[12]~I .output_async_reset = "none";
defparam \divider_copy[12]~I .output_power_up = "low";
defparam \divider_copy[12]~I .output_register_mode = "none";
defparam \divider_copy[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[13]~I (
	.datain(\divider_copy[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[13]));
// synopsys translate_off
defparam \divider_copy[13]~I .input_async_reset = "none";
defparam \divider_copy[13]~I .input_power_up = "low";
defparam \divider_copy[13]~I .input_register_mode = "none";
defparam \divider_copy[13]~I .input_sync_reset = "none";
defparam \divider_copy[13]~I .oe_async_reset = "none";
defparam \divider_copy[13]~I .oe_power_up = "low";
defparam \divider_copy[13]~I .oe_register_mode = "none";
defparam \divider_copy[13]~I .oe_sync_reset = "none";
defparam \divider_copy[13]~I .operation_mode = "output";
defparam \divider_copy[13]~I .output_async_reset = "none";
defparam \divider_copy[13]~I .output_power_up = "low";
defparam \divider_copy[13]~I .output_register_mode = "none";
defparam \divider_copy[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[14]));
// synopsys translate_off
defparam \divider_copy[14]~I .input_async_reset = "none";
defparam \divider_copy[14]~I .input_power_up = "low";
defparam \divider_copy[14]~I .input_register_mode = "none";
defparam \divider_copy[14]~I .input_sync_reset = "none";
defparam \divider_copy[14]~I .oe_async_reset = "none";
defparam \divider_copy[14]~I .oe_power_up = "low";
defparam \divider_copy[14]~I .oe_register_mode = "none";
defparam \divider_copy[14]~I .oe_sync_reset = "none";
defparam \divider_copy[14]~I .operation_mode = "output";
defparam \divider_copy[14]~I .output_async_reset = "none";
defparam \divider_copy[14]~I .output_power_up = "low";
defparam \divider_copy[14]~I .output_register_mode = "none";
defparam \divider_copy[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \divider_copy[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(divider_copy[15]));
// synopsys translate_off
defparam \divider_copy[15]~I .input_async_reset = "none";
defparam \divider_copy[15]~I .input_power_up = "low";
defparam \divider_copy[15]~I .input_register_mode = "none";
defparam \divider_copy[15]~I .input_sync_reset = "none";
defparam \divider_copy[15]~I .oe_async_reset = "none";
defparam \divider_copy[15]~I .oe_power_up = "low";
defparam \divider_copy[15]~I .oe_register_mode = "none";
defparam \divider_copy[15]~I .oe_sync_reset = "none";
defparam \divider_copy[15]~I .operation_mode = "output";
defparam \divider_copy[15]~I .output_async_reset = "none";
defparam \divider_copy[15]~I .output_power_up = "low";
defparam \divider_copy[15]~I .output_register_mode = "none";
defparam \divider_copy[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[0]~I (
	.datain(\dividend_copy[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[0]));
// synopsys translate_off
defparam \dividend_copy[0]~I .input_async_reset = "none";
defparam \dividend_copy[0]~I .input_power_up = "low";
defparam \dividend_copy[0]~I .input_register_mode = "none";
defparam \dividend_copy[0]~I .input_sync_reset = "none";
defparam \dividend_copy[0]~I .oe_async_reset = "none";
defparam \dividend_copy[0]~I .oe_power_up = "low";
defparam \dividend_copy[0]~I .oe_register_mode = "none";
defparam \dividend_copy[0]~I .oe_sync_reset = "none";
defparam \dividend_copy[0]~I .operation_mode = "output";
defparam \dividend_copy[0]~I .output_async_reset = "none";
defparam \dividend_copy[0]~I .output_power_up = "low";
defparam \dividend_copy[0]~I .output_register_mode = "none";
defparam \dividend_copy[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[1]~I (
	.datain(\dividend_copy[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[1]));
// synopsys translate_off
defparam \dividend_copy[1]~I .input_async_reset = "none";
defparam \dividend_copy[1]~I .input_power_up = "low";
defparam \dividend_copy[1]~I .input_register_mode = "none";
defparam \dividend_copy[1]~I .input_sync_reset = "none";
defparam \dividend_copy[1]~I .oe_async_reset = "none";
defparam \dividend_copy[1]~I .oe_power_up = "low";
defparam \dividend_copy[1]~I .oe_register_mode = "none";
defparam \dividend_copy[1]~I .oe_sync_reset = "none";
defparam \dividend_copy[1]~I .operation_mode = "output";
defparam \dividend_copy[1]~I .output_async_reset = "none";
defparam \dividend_copy[1]~I .output_power_up = "low";
defparam \dividend_copy[1]~I .output_register_mode = "none";
defparam \dividend_copy[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[2]~I (
	.datain(\dividend_copy[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[2]));
// synopsys translate_off
defparam \dividend_copy[2]~I .input_async_reset = "none";
defparam \dividend_copy[2]~I .input_power_up = "low";
defparam \dividend_copy[2]~I .input_register_mode = "none";
defparam \dividend_copy[2]~I .input_sync_reset = "none";
defparam \dividend_copy[2]~I .oe_async_reset = "none";
defparam \dividend_copy[2]~I .oe_power_up = "low";
defparam \dividend_copy[2]~I .oe_register_mode = "none";
defparam \dividend_copy[2]~I .oe_sync_reset = "none";
defparam \dividend_copy[2]~I .operation_mode = "output";
defparam \dividend_copy[2]~I .output_async_reset = "none";
defparam \dividend_copy[2]~I .output_power_up = "low";
defparam \dividend_copy[2]~I .output_register_mode = "none";
defparam \dividend_copy[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[3]~I (
	.datain(\dividend_copy[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[3]));
// synopsys translate_off
defparam \dividend_copy[3]~I .input_async_reset = "none";
defparam \dividend_copy[3]~I .input_power_up = "low";
defparam \dividend_copy[3]~I .input_register_mode = "none";
defparam \dividend_copy[3]~I .input_sync_reset = "none";
defparam \dividend_copy[3]~I .oe_async_reset = "none";
defparam \dividend_copy[3]~I .oe_power_up = "low";
defparam \dividend_copy[3]~I .oe_register_mode = "none";
defparam \dividend_copy[3]~I .oe_sync_reset = "none";
defparam \dividend_copy[3]~I .operation_mode = "output";
defparam \dividend_copy[3]~I .output_async_reset = "none";
defparam \dividend_copy[3]~I .output_power_up = "low";
defparam \dividend_copy[3]~I .output_register_mode = "none";
defparam \dividend_copy[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[4]~I (
	.datain(\dividend_copy[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[4]));
// synopsys translate_off
defparam \dividend_copy[4]~I .input_async_reset = "none";
defparam \dividend_copy[4]~I .input_power_up = "low";
defparam \dividend_copy[4]~I .input_register_mode = "none";
defparam \dividend_copy[4]~I .input_sync_reset = "none";
defparam \dividend_copy[4]~I .oe_async_reset = "none";
defparam \dividend_copy[4]~I .oe_power_up = "low";
defparam \dividend_copy[4]~I .oe_register_mode = "none";
defparam \dividend_copy[4]~I .oe_sync_reset = "none";
defparam \dividend_copy[4]~I .operation_mode = "output";
defparam \dividend_copy[4]~I .output_async_reset = "none";
defparam \dividend_copy[4]~I .output_power_up = "low";
defparam \dividend_copy[4]~I .output_register_mode = "none";
defparam \dividend_copy[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[5]~I (
	.datain(\dividend_copy[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[5]));
// synopsys translate_off
defparam \dividend_copy[5]~I .input_async_reset = "none";
defparam \dividend_copy[5]~I .input_power_up = "low";
defparam \dividend_copy[5]~I .input_register_mode = "none";
defparam \dividend_copy[5]~I .input_sync_reset = "none";
defparam \dividend_copy[5]~I .oe_async_reset = "none";
defparam \dividend_copy[5]~I .oe_power_up = "low";
defparam \dividend_copy[5]~I .oe_register_mode = "none";
defparam \dividend_copy[5]~I .oe_sync_reset = "none";
defparam \dividend_copy[5]~I .operation_mode = "output";
defparam \dividend_copy[5]~I .output_async_reset = "none";
defparam \dividend_copy[5]~I .output_power_up = "low";
defparam \dividend_copy[5]~I .output_register_mode = "none";
defparam \dividend_copy[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[6]~I (
	.datain(\dividend_copy[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[6]));
// synopsys translate_off
defparam \dividend_copy[6]~I .input_async_reset = "none";
defparam \dividend_copy[6]~I .input_power_up = "low";
defparam \dividend_copy[6]~I .input_register_mode = "none";
defparam \dividend_copy[6]~I .input_sync_reset = "none";
defparam \dividend_copy[6]~I .oe_async_reset = "none";
defparam \dividend_copy[6]~I .oe_power_up = "low";
defparam \dividend_copy[6]~I .oe_register_mode = "none";
defparam \dividend_copy[6]~I .oe_sync_reset = "none";
defparam \dividend_copy[6]~I .operation_mode = "output";
defparam \dividend_copy[6]~I .output_async_reset = "none";
defparam \dividend_copy[6]~I .output_power_up = "low";
defparam \dividend_copy[6]~I .output_register_mode = "none";
defparam \dividend_copy[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[7]~I (
	.datain(\dividend_copy[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[7]));
// synopsys translate_off
defparam \dividend_copy[7]~I .input_async_reset = "none";
defparam \dividend_copy[7]~I .input_power_up = "low";
defparam \dividend_copy[7]~I .input_register_mode = "none";
defparam \dividend_copy[7]~I .input_sync_reset = "none";
defparam \dividend_copy[7]~I .oe_async_reset = "none";
defparam \dividend_copy[7]~I .oe_power_up = "low";
defparam \dividend_copy[7]~I .oe_register_mode = "none";
defparam \dividend_copy[7]~I .oe_sync_reset = "none";
defparam \dividend_copy[7]~I .operation_mode = "output";
defparam \dividend_copy[7]~I .output_async_reset = "none";
defparam \dividend_copy[7]~I .output_power_up = "low";
defparam \dividend_copy[7]~I .output_register_mode = "none";
defparam \dividend_copy[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[8]~I (
	.datain(\dividend_copy[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[8]));
// synopsys translate_off
defparam \dividend_copy[8]~I .input_async_reset = "none";
defparam \dividend_copy[8]~I .input_power_up = "low";
defparam \dividend_copy[8]~I .input_register_mode = "none";
defparam \dividend_copy[8]~I .input_sync_reset = "none";
defparam \dividend_copy[8]~I .oe_async_reset = "none";
defparam \dividend_copy[8]~I .oe_power_up = "low";
defparam \dividend_copy[8]~I .oe_register_mode = "none";
defparam \dividend_copy[8]~I .oe_sync_reset = "none";
defparam \dividend_copy[8]~I .operation_mode = "output";
defparam \dividend_copy[8]~I .output_async_reset = "none";
defparam \dividend_copy[8]~I .output_power_up = "low";
defparam \dividend_copy[8]~I .output_register_mode = "none";
defparam \dividend_copy[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[9]~I (
	.datain(\dividend_copy[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[9]));
// synopsys translate_off
defparam \dividend_copy[9]~I .input_async_reset = "none";
defparam \dividend_copy[9]~I .input_power_up = "low";
defparam \dividend_copy[9]~I .input_register_mode = "none";
defparam \dividend_copy[9]~I .input_sync_reset = "none";
defparam \dividend_copy[9]~I .oe_async_reset = "none";
defparam \dividend_copy[9]~I .oe_power_up = "low";
defparam \dividend_copy[9]~I .oe_register_mode = "none";
defparam \dividend_copy[9]~I .oe_sync_reset = "none";
defparam \dividend_copy[9]~I .operation_mode = "output";
defparam \dividend_copy[9]~I .output_async_reset = "none";
defparam \dividend_copy[9]~I .output_power_up = "low";
defparam \dividend_copy[9]~I .output_register_mode = "none";
defparam \dividend_copy[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[10]~I (
	.datain(\dividend_copy[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[10]));
// synopsys translate_off
defparam \dividend_copy[10]~I .input_async_reset = "none";
defparam \dividend_copy[10]~I .input_power_up = "low";
defparam \dividend_copy[10]~I .input_register_mode = "none";
defparam \dividend_copy[10]~I .input_sync_reset = "none";
defparam \dividend_copy[10]~I .oe_async_reset = "none";
defparam \dividend_copy[10]~I .oe_power_up = "low";
defparam \dividend_copy[10]~I .oe_register_mode = "none";
defparam \dividend_copy[10]~I .oe_sync_reset = "none";
defparam \dividend_copy[10]~I .operation_mode = "output";
defparam \dividend_copy[10]~I .output_async_reset = "none";
defparam \dividend_copy[10]~I .output_power_up = "low";
defparam \dividend_copy[10]~I .output_register_mode = "none";
defparam \dividend_copy[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[11]~I (
	.datain(\dividend_copy[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[11]));
// synopsys translate_off
defparam \dividend_copy[11]~I .input_async_reset = "none";
defparam \dividend_copy[11]~I .input_power_up = "low";
defparam \dividend_copy[11]~I .input_register_mode = "none";
defparam \dividend_copy[11]~I .input_sync_reset = "none";
defparam \dividend_copy[11]~I .oe_async_reset = "none";
defparam \dividend_copy[11]~I .oe_power_up = "low";
defparam \dividend_copy[11]~I .oe_register_mode = "none";
defparam \dividend_copy[11]~I .oe_sync_reset = "none";
defparam \dividend_copy[11]~I .operation_mode = "output";
defparam \dividend_copy[11]~I .output_async_reset = "none";
defparam \dividend_copy[11]~I .output_power_up = "low";
defparam \dividend_copy[11]~I .output_register_mode = "none";
defparam \dividend_copy[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[12]~I (
	.datain(\dividend_copy[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[12]));
// synopsys translate_off
defparam \dividend_copy[12]~I .input_async_reset = "none";
defparam \dividend_copy[12]~I .input_power_up = "low";
defparam \dividend_copy[12]~I .input_register_mode = "none";
defparam \dividend_copy[12]~I .input_sync_reset = "none";
defparam \dividend_copy[12]~I .oe_async_reset = "none";
defparam \dividend_copy[12]~I .oe_power_up = "low";
defparam \dividend_copy[12]~I .oe_register_mode = "none";
defparam \dividend_copy[12]~I .oe_sync_reset = "none";
defparam \dividend_copy[12]~I .operation_mode = "output";
defparam \dividend_copy[12]~I .output_async_reset = "none";
defparam \dividend_copy[12]~I .output_power_up = "low";
defparam \dividend_copy[12]~I .output_register_mode = "none";
defparam \dividend_copy[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[13]~I (
	.datain(\dividend_copy[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[13]));
// synopsys translate_off
defparam \dividend_copy[13]~I .input_async_reset = "none";
defparam \dividend_copy[13]~I .input_power_up = "low";
defparam \dividend_copy[13]~I .input_register_mode = "none";
defparam \dividend_copy[13]~I .input_sync_reset = "none";
defparam \dividend_copy[13]~I .oe_async_reset = "none";
defparam \dividend_copy[13]~I .oe_power_up = "low";
defparam \dividend_copy[13]~I .oe_register_mode = "none";
defparam \dividend_copy[13]~I .oe_sync_reset = "none";
defparam \dividend_copy[13]~I .operation_mode = "output";
defparam \dividend_copy[13]~I .output_async_reset = "none";
defparam \dividend_copy[13]~I .output_power_up = "low";
defparam \dividend_copy[13]~I .output_register_mode = "none";
defparam \dividend_copy[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[14]~I (
	.datain(\dividend_copy[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[14]));
// synopsys translate_off
defparam \dividend_copy[14]~I .input_async_reset = "none";
defparam \dividend_copy[14]~I .input_power_up = "low";
defparam \dividend_copy[14]~I .input_register_mode = "none";
defparam \dividend_copy[14]~I .input_sync_reset = "none";
defparam \dividend_copy[14]~I .oe_async_reset = "none";
defparam \dividend_copy[14]~I .oe_power_up = "low";
defparam \dividend_copy[14]~I .oe_register_mode = "none";
defparam \dividend_copy[14]~I .oe_sync_reset = "none";
defparam \dividend_copy[14]~I .operation_mode = "output";
defparam \dividend_copy[14]~I .output_async_reset = "none";
defparam \dividend_copy[14]~I .output_power_up = "low";
defparam \dividend_copy[14]~I .output_register_mode = "none";
defparam \dividend_copy[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dividend_copy[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dividend_copy[15]));
// synopsys translate_off
defparam \dividend_copy[15]~I .input_async_reset = "none";
defparam \dividend_copy[15]~I .input_power_up = "low";
defparam \dividend_copy[15]~I .input_register_mode = "none";
defparam \dividend_copy[15]~I .input_sync_reset = "none";
defparam \dividend_copy[15]~I .oe_async_reset = "none";
defparam \dividend_copy[15]~I .oe_power_up = "low";
defparam \dividend_copy[15]~I .oe_register_mode = "none";
defparam \dividend_copy[15]~I .oe_sync_reset = "none";
defparam \dividend_copy[15]~I .operation_mode = "output";
defparam \dividend_copy[15]~I .output_async_reset = "none";
defparam \dividend_copy[15]~I .output_power_up = "low";
defparam \dividend_copy[15]~I .output_register_mode = "none";
defparam \dividend_copy[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign_flag~I (
	.datain(\sign_flag~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign_flag));
// synopsys translate_off
defparam \sign_flag~I .input_async_reset = "none";
defparam \sign_flag~I .input_power_up = "low";
defparam \sign_flag~I .input_register_mode = "none";
defparam \sign_flag~I .input_sync_reset = "none";
defparam \sign_flag~I .oe_async_reset = "none";
defparam \sign_flag~I .oe_power_up = "low";
defparam \sign_flag~I .oe_register_mode = "none";
defparam \sign_flag~I .oe_sync_reset = "none";
defparam \sign_flag~I .operation_mode = "output";
defparam \sign_flag~I .output_async_reset = "none";
defparam \sign_flag~I .output_power_up = "low";
defparam \sign_flag~I .output_register_mode = "none";
defparam \sign_flag~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[0]~I (
	.datain(\diff[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[0]));
// synopsys translate_off
defparam \diff[0]~I .input_async_reset = "none";
defparam \diff[0]~I .input_power_up = "low";
defparam \diff[0]~I .input_register_mode = "none";
defparam \diff[0]~I .input_sync_reset = "none";
defparam \diff[0]~I .oe_async_reset = "none";
defparam \diff[0]~I .oe_power_up = "low";
defparam \diff[0]~I .oe_register_mode = "none";
defparam \diff[0]~I .oe_sync_reset = "none";
defparam \diff[0]~I .operation_mode = "output";
defparam \diff[0]~I .output_async_reset = "none";
defparam \diff[0]~I .output_power_up = "low";
defparam \diff[0]~I .output_register_mode = "none";
defparam \diff[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[1]~I (
	.datain(\diff[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[1]));
// synopsys translate_off
defparam \diff[1]~I .input_async_reset = "none";
defparam \diff[1]~I .input_power_up = "low";
defparam \diff[1]~I .input_register_mode = "none";
defparam \diff[1]~I .input_sync_reset = "none";
defparam \diff[1]~I .oe_async_reset = "none";
defparam \diff[1]~I .oe_power_up = "low";
defparam \diff[1]~I .oe_register_mode = "none";
defparam \diff[1]~I .oe_sync_reset = "none";
defparam \diff[1]~I .operation_mode = "output";
defparam \diff[1]~I .output_async_reset = "none";
defparam \diff[1]~I .output_power_up = "low";
defparam \diff[1]~I .output_register_mode = "none";
defparam \diff[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[2]~I (
	.datain(\diff[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[2]));
// synopsys translate_off
defparam \diff[2]~I .input_async_reset = "none";
defparam \diff[2]~I .input_power_up = "low";
defparam \diff[2]~I .input_register_mode = "none";
defparam \diff[2]~I .input_sync_reset = "none";
defparam \diff[2]~I .oe_async_reset = "none";
defparam \diff[2]~I .oe_power_up = "low";
defparam \diff[2]~I .oe_register_mode = "none";
defparam \diff[2]~I .oe_sync_reset = "none";
defparam \diff[2]~I .operation_mode = "output";
defparam \diff[2]~I .output_async_reset = "none";
defparam \diff[2]~I .output_power_up = "low";
defparam \diff[2]~I .output_register_mode = "none";
defparam \diff[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[3]~I (
	.datain(\diff[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[3]));
// synopsys translate_off
defparam \diff[3]~I .input_async_reset = "none";
defparam \diff[3]~I .input_power_up = "low";
defparam \diff[3]~I .input_register_mode = "none";
defparam \diff[3]~I .input_sync_reset = "none";
defparam \diff[3]~I .oe_async_reset = "none";
defparam \diff[3]~I .oe_power_up = "low";
defparam \diff[3]~I .oe_register_mode = "none";
defparam \diff[3]~I .oe_sync_reset = "none";
defparam \diff[3]~I .operation_mode = "output";
defparam \diff[3]~I .output_async_reset = "none";
defparam \diff[3]~I .output_power_up = "low";
defparam \diff[3]~I .output_register_mode = "none";
defparam \diff[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[4]~I (
	.datain(\diff[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[4]));
// synopsys translate_off
defparam \diff[4]~I .input_async_reset = "none";
defparam \diff[4]~I .input_power_up = "low";
defparam \diff[4]~I .input_register_mode = "none";
defparam \diff[4]~I .input_sync_reset = "none";
defparam \diff[4]~I .oe_async_reset = "none";
defparam \diff[4]~I .oe_power_up = "low";
defparam \diff[4]~I .oe_register_mode = "none";
defparam \diff[4]~I .oe_sync_reset = "none";
defparam \diff[4]~I .operation_mode = "output";
defparam \diff[4]~I .output_async_reset = "none";
defparam \diff[4]~I .output_power_up = "low";
defparam \diff[4]~I .output_register_mode = "none";
defparam \diff[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[5]~I (
	.datain(\diff[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[5]));
// synopsys translate_off
defparam \diff[5]~I .input_async_reset = "none";
defparam \diff[5]~I .input_power_up = "low";
defparam \diff[5]~I .input_register_mode = "none";
defparam \diff[5]~I .input_sync_reset = "none";
defparam \diff[5]~I .oe_async_reset = "none";
defparam \diff[5]~I .oe_power_up = "low";
defparam \diff[5]~I .oe_register_mode = "none";
defparam \diff[5]~I .oe_sync_reset = "none";
defparam \diff[5]~I .operation_mode = "output";
defparam \diff[5]~I .output_async_reset = "none";
defparam \diff[5]~I .output_power_up = "low";
defparam \diff[5]~I .output_register_mode = "none";
defparam \diff[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[6]~I (
	.datain(\diff[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[6]));
// synopsys translate_off
defparam \diff[6]~I .input_async_reset = "none";
defparam \diff[6]~I .input_power_up = "low";
defparam \diff[6]~I .input_register_mode = "none";
defparam \diff[6]~I .input_sync_reset = "none";
defparam \diff[6]~I .oe_async_reset = "none";
defparam \diff[6]~I .oe_power_up = "low";
defparam \diff[6]~I .oe_register_mode = "none";
defparam \diff[6]~I .oe_sync_reset = "none";
defparam \diff[6]~I .operation_mode = "output";
defparam \diff[6]~I .output_async_reset = "none";
defparam \diff[6]~I .output_power_up = "low";
defparam \diff[6]~I .output_register_mode = "none";
defparam \diff[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[7]~I (
	.datain(\diff[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[7]));
// synopsys translate_off
defparam \diff[7]~I .input_async_reset = "none";
defparam \diff[7]~I .input_power_up = "low";
defparam \diff[7]~I .input_register_mode = "none";
defparam \diff[7]~I .input_sync_reset = "none";
defparam \diff[7]~I .oe_async_reset = "none";
defparam \diff[7]~I .oe_power_up = "low";
defparam \diff[7]~I .oe_register_mode = "none";
defparam \diff[7]~I .oe_sync_reset = "none";
defparam \diff[7]~I .operation_mode = "output";
defparam \diff[7]~I .output_async_reset = "none";
defparam \diff[7]~I .output_power_up = "low";
defparam \diff[7]~I .output_register_mode = "none";
defparam \diff[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[8]~I (
	.datain(\diff[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[8]));
// synopsys translate_off
defparam \diff[8]~I .input_async_reset = "none";
defparam \diff[8]~I .input_power_up = "low";
defparam \diff[8]~I .input_register_mode = "none";
defparam \diff[8]~I .input_sync_reset = "none";
defparam \diff[8]~I .oe_async_reset = "none";
defparam \diff[8]~I .oe_power_up = "low";
defparam \diff[8]~I .oe_register_mode = "none";
defparam \diff[8]~I .oe_sync_reset = "none";
defparam \diff[8]~I .operation_mode = "output";
defparam \diff[8]~I .output_async_reset = "none";
defparam \diff[8]~I .output_power_up = "low";
defparam \diff[8]~I .output_register_mode = "none";
defparam \diff[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[9]~I (
	.datain(\diff[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[9]));
// synopsys translate_off
defparam \diff[9]~I .input_async_reset = "none";
defparam \diff[9]~I .input_power_up = "low";
defparam \diff[9]~I .input_register_mode = "none";
defparam \diff[9]~I .input_sync_reset = "none";
defparam \diff[9]~I .oe_async_reset = "none";
defparam \diff[9]~I .oe_power_up = "low";
defparam \diff[9]~I .oe_register_mode = "none";
defparam \diff[9]~I .oe_sync_reset = "none";
defparam \diff[9]~I .operation_mode = "output";
defparam \diff[9]~I .output_async_reset = "none";
defparam \diff[9]~I .output_power_up = "low";
defparam \diff[9]~I .output_register_mode = "none";
defparam \diff[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[10]~I (
	.datain(\diff[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[10]));
// synopsys translate_off
defparam \diff[10]~I .input_async_reset = "none";
defparam \diff[10]~I .input_power_up = "low";
defparam \diff[10]~I .input_register_mode = "none";
defparam \diff[10]~I .input_sync_reset = "none";
defparam \diff[10]~I .oe_async_reset = "none";
defparam \diff[10]~I .oe_power_up = "low";
defparam \diff[10]~I .oe_register_mode = "none";
defparam \diff[10]~I .oe_sync_reset = "none";
defparam \diff[10]~I .operation_mode = "output";
defparam \diff[10]~I .output_async_reset = "none";
defparam \diff[10]~I .output_power_up = "low";
defparam \diff[10]~I .output_register_mode = "none";
defparam \diff[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[11]~I (
	.datain(\diff[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[11]));
// synopsys translate_off
defparam \diff[11]~I .input_async_reset = "none";
defparam \diff[11]~I .input_power_up = "low";
defparam \diff[11]~I .input_register_mode = "none";
defparam \diff[11]~I .input_sync_reset = "none";
defparam \diff[11]~I .oe_async_reset = "none";
defparam \diff[11]~I .oe_power_up = "low";
defparam \diff[11]~I .oe_register_mode = "none";
defparam \diff[11]~I .oe_sync_reset = "none";
defparam \diff[11]~I .operation_mode = "output";
defparam \diff[11]~I .output_async_reset = "none";
defparam \diff[11]~I .output_power_up = "low";
defparam \diff[11]~I .output_register_mode = "none";
defparam \diff[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[12]~I (
	.datain(\diff[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[12]));
// synopsys translate_off
defparam \diff[12]~I .input_async_reset = "none";
defparam \diff[12]~I .input_power_up = "low";
defparam \diff[12]~I .input_register_mode = "none";
defparam \diff[12]~I .input_sync_reset = "none";
defparam \diff[12]~I .oe_async_reset = "none";
defparam \diff[12]~I .oe_power_up = "low";
defparam \diff[12]~I .oe_register_mode = "none";
defparam \diff[12]~I .oe_sync_reset = "none";
defparam \diff[12]~I .operation_mode = "output";
defparam \diff[12]~I .output_async_reset = "none";
defparam \diff[12]~I .output_power_up = "low";
defparam \diff[12]~I .output_register_mode = "none";
defparam \diff[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[13]~I (
	.datain(\diff[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[13]));
// synopsys translate_off
defparam \diff[13]~I .input_async_reset = "none";
defparam \diff[13]~I .input_power_up = "low";
defparam \diff[13]~I .input_register_mode = "none";
defparam \diff[13]~I .input_sync_reset = "none";
defparam \diff[13]~I .oe_async_reset = "none";
defparam \diff[13]~I .oe_power_up = "low";
defparam \diff[13]~I .oe_register_mode = "none";
defparam \diff[13]~I .oe_sync_reset = "none";
defparam \diff[13]~I .operation_mode = "output";
defparam \diff[13]~I .output_async_reset = "none";
defparam \diff[13]~I .output_power_up = "low";
defparam \diff[13]~I .output_register_mode = "none";
defparam \diff[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[14]~I (
	.datain(\diff[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[14]));
// synopsys translate_off
defparam \diff[14]~I .input_async_reset = "none";
defparam \diff[14]~I .input_power_up = "low";
defparam \diff[14]~I .input_register_mode = "none";
defparam \diff[14]~I .input_sync_reset = "none";
defparam \diff[14]~I .oe_async_reset = "none";
defparam \diff[14]~I .oe_power_up = "low";
defparam \diff[14]~I .oe_register_mode = "none";
defparam \diff[14]~I .oe_sync_reset = "none";
defparam \diff[14]~I .operation_mode = "output";
defparam \diff[14]~I .output_async_reset = "none";
defparam \diff[14]~I .output_power_up = "low";
defparam \diff[14]~I .output_register_mode = "none";
defparam \diff[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \diff[15]~I (
	.datain(\diff[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(diff[15]));
// synopsys translate_off
defparam \diff[15]~I .input_async_reset = "none";
defparam \diff[15]~I .input_power_up = "low";
defparam \diff[15]~I .input_register_mode = "none";
defparam \diff[15]~I .input_sync_reset = "none";
defparam \diff[15]~I .oe_async_reset = "none";
defparam \diff[15]~I .oe_power_up = "low";
defparam \diff[15]~I .oe_register_mode = "none";
defparam \diff[15]~I .oe_sync_reset = "none";
defparam \diff[15]~I .operation_mode = "output";
defparam \diff[15]~I .output_async_reset = "none";
defparam \diff[15]~I .output_power_up = "low";
defparam \diff[15]~I .output_register_mode = "none";
defparam \diff[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
