<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>int_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>int_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>88b17caa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>int_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>88b17caa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7be53745</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>scan_output</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scan_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scan_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scan_ck_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/IRQCtrlCore.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/int_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/int_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_78776f14</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/IRQCtrlCore.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/int_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/int_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/data/int_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/data/int_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/src/int_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/src/int_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/int_ctrl_v1_0/src/int_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/int_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">int_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>int_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-26T10:08:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c290095_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11512190_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60586f24_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7869ed76_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c23d12_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618f0530_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb55655_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b1c9d0_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f21e54c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18617bd7_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43927e5_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6580b314_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379db3a6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32773796_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e04a1f1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f69e78_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7305bfd2_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369a58dd_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433093b8_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237582d2_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a0813b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c549d8a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf2d803_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd16ae_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a8a3f1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4fb837_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e72e1a9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ba1ec0_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473576a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b427e57_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb28b21_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46aeec1e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2c20b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e636c51_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4643b690_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25793d1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613b7cab_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2b1447_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5d579a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bce479a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43711c15_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b44a1f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317e953a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5669e6de_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f5575b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3164a9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7fdce6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5768eba6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab06c42_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0ca7ca_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa591aa_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6810943b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e861f31_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d2f7b8_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d33d7e9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488d07f4_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f594bf_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61901c8c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4f5890_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5985dc21_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1567077_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e17484_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3001e45c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4365e9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe0c24b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164e2bd9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a7b6a5_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5535bc06_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4a627f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40122856_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d3cdf_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1833866a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6eaa26_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7006820b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e453a5d_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5549c008_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7500bed9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6698f19_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3832a17_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afbca0_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f1063d_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5237dd_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36af4ae5_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bba3c04_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2512304e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d31b045_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ca8ea1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1ff72f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22593b96_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30272e49_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f5fb11_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d685ece_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360facd_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b3db4a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70eb1140_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622666c9_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e36714_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d6d0de_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404a0e7b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42aff610_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64024f8b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b8c2d_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4ef9f2_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e69636_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3afd80_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfd56fe_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae84fa1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c529d1f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d47c47b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d09784_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed84768_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9e0674_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fced6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405f5b2b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2b4c57_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dde878_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c49b75_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4560d978_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf38fd_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fb5885_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b09c95d_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c626b3_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6080a8a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1778a649_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d8c3e4_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f124bb_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5eec8d_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1451f922_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a5a7c6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60824493_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c107a2_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ce275_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb31554_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79392345_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b7e5db_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470cdbf6_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a95f78_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2264cb_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbe2553_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483a3f6a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ee30f0_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9b6b02_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44236e4c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797d801b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f6edca_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198b0b77_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eb9050_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce16852_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14505a0f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a87c36f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3e3c04_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f65cd75_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abd652c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a46caa1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64839f43_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c50285_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307a212_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc50d2c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439787b7_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e65c3a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2385cc41_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41155add_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e2905b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174add1e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6cc3ce_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d81443_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f460e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acd801f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c27f350_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5363fba1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f31ebe4_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f53063f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6c17bc_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448fe9dc_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e40bc5_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f5d992_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19aed240_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c086ef4_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62102265_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfe2714_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ee4d65_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d3d084_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5565ad99_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f6c8e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f1f9ac_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f07c570_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcbc1fd_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4962858e_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354fc6ed_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17151aed_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a22af5a_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aab20f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaf14ac_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db9dd30_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0d7930_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac099b8_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128d1b6c_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37069a24_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fcae99_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a384b_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24eafceb_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6bb9e1_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16acfe9f_ARCHIVE_LOCATION">/home/nasm/Projects/fpga_ip/ip/int_ctrl/int_ctrl_scannable_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f671e8c8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1983a9c9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="141e680b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
