#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul  6 17:25:03 2018
# Process ID: 610
# Current directory: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1
# Command line: vivado -log aurora_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source aurora_top.tcl -notrace
# Log file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top.vdi
# Journal file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source aurora_top.tcl -notrace
Command: link_design -top aurora_top -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_slim_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.dcp' for cell 'piso0_1280'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'pll_inc_clk'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_tx'
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_slim_tx UUID: 611dba6d-ce68-54d2-99fc-fc6b8bf3b212 
INFO: [Chipscope 16-324] Core: vio_tx UUID: 660eab54-9862-5f8b-bf9d-c118a1059f55 
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_tx'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_tx'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_slim_tx/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_slim_tx/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_slim_tx/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_slim_tx/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pll_inc_clk/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pll_inc_clk/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pll_inc_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2515.445 ; gain = 658.773 ; free physical = 3746 ; free virtual = 16048
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pll_inc_clk/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:02:35 . Memory (MB): peak = 2517.449 ; gain = 1195.430 ; free physical = 3817 ; free virtual = 16107
Command: opt_design -retarget -propconst -bram_power_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.488 ; gain = 80.039 ; free physical = 3808 ; free virtual = 16098
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "447797ca110bd01d".
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2607.488 ; gain = 0.000 ; free physical = 3785 ; free virtual = 16078
Phase 1 Generate And Synthesize Debug Cores | Checksum: 8167ff62

Time (s): cpu = 00:00:48 ; elapsed = 00:02:42 . Memory (MB): peak = 2607.488 ; gain = 0.000 ; free physical = 3785 ; free virtual = 16078

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16313c960

Time (s): cpu = 00:00:49 ; elapsed = 00:02:43 . Memory (MB): peak = 2607.488 ; gain = 0.000 ; free physical = 3775 ; free virtual = 16085
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 71 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e64dafed

Time (s): cpu = 00:00:49 ; elapsed = 00:02:43 . Memory (MB): peak = 2607.488 ; gain = 0.000 ; free physical = 3774 ; free virtual = 16085
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 266 cells
Ending Logic Optimization Task | Checksum: e64dafed

Time (s): cpu = 00:00:49 ; elapsed = 00:02:43 . Memory (MB): peak = 2607.488 ; gain = 0.000 ; free physical = 3774 ; free virtual = 16085

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=21.871 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: b7914488

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3756 ; free virtual = 16062
Ending Power Optimization Task | Checksum: b7914488

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.742 ; gain = 385.254 ; free physical = 3764 ; free virtual = 16070
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:54 . Memory (MB): peak = 2992.742 ; gain = 475.293 ; free physical = 3764 ; free virtual = 16070
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3761 ; free virtual = 16071
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file aurora_top_drc_opted.rpt -pb aurora_top_drc_opted.pb -rpx aurora_top_drc_opted.rpx
Command: report_drc -file aurora_top_drc_opted.rpt -pb aurora_top_drc_opted.pb -rpx aurora_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3752 ; free virtual = 16061
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4df1e981

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3752 ; free virtual = 16061
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3756 ; free virtual = 16065

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Place 30-461] A non-muxed BUFG 'ref_clock_bufg' is driven by another global buffer 'pll_inc_clk/inst/clkout4_buf'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14bf24674

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3749 ; free virtual = 16044

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b179d499

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3735 ; free virtual = 16030

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b179d499

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3735 ; free virtual = 16030
Phase 1 Placer Initialization | Checksum: 1b179d499

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3735 ; free virtual = 16030

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 234278765

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3660 ; free virtual = 15955

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 234278765

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3660 ; free virtual = 15955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1672ea044

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3655 ; free virtual = 15950

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 180a0eed4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3654 ; free virtual = 15949

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e0fad37d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3654 ; free virtual = 15949

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 1602e85eb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3602 ; free virtual = 15912
Phase 3.5 Small Shape Detail Placement | Checksum: 1602e85eb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3616 ; free virtual = 15926

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1850c2576

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3621 ; free virtual = 15936

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1850c2576

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3625 ; free virtual = 15940
Phase 3 Detail Placement | Checksum: 1850c2576

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3625 ; free virtual = 15940

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1196d15c4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1196d15c4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3619 ; free virtual = 15923
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.810. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1563f9a4a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3619 ; free virtual = 15923
Phase 4.1 Post Commit Optimization | Checksum: 1563f9a4a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3619 ; free virtual = 15923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1563f9a4a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3630 ; free virtual = 15934

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1563f9a4a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3630 ; free virtual = 15934

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aad427ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3630 ; free virtual = 15934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aad427ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3630 ; free virtual = 15934
Ending Placer Task | Checksum: 10dafaff6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3709 ; free virtual = 16013
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3709 ; free virtual = 16013
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3699 ; free virtual = 16015
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file aurora_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3653 ; free virtual = 15979
INFO: [runtcl-4] Executing : report_utilization -file aurora_top_utilization_placed.rpt -pb aurora_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3692 ; free virtual = 16019
INFO: [runtcl-4] Executing : report_control_sets -verbose -file aurora_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2992.742 ; gain = 0.000 ; free physical = 3692 ; free virtual = 16019
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2795dae7 ConstDB: 0 ShapeSum: e619d50f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7f85313

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 3076.773 ; gain = 84.031 ; free physical = 3376 ; free virtual = 15675
Post Restoration Checksum: NetGraph: 3dc3fea8 NumContArr: aa34546b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e7f85313

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3076.773 ; gain = 84.031 ; free physical = 3383 ; free virtual = 15682

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e7f85313

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3076.773 ; gain = 84.031 ; free physical = 3330 ; free virtual = 15629

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e7f85313

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3076.773 ; gain = 84.031 ; free physical = 3330 ; free virtual = 15629
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c7b3a37a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3318 ; free virtual = 15617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.784 | TNS=0.000  | WHS=-0.503 | THS=-566.950|

Phase 2 Router Initialization | Checksum: 1b9b9b15f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3315 ; free virtual = 15614

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 257ae783b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3301 ; free virtual = 15601

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 688
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.401 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2071c4801

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15599
Phase 4 Rip-up And Reroute | Checksum: 2071c4801

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15599

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2071c4801

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15599

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2071c4801

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15599
Phase 5 Delay and Skew Optimization | Checksum: 2071c4801

Time (s): cpu = 00:01:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15599

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1929ff48c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.401 | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22d86207c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15598
Phase 6 Post Hold Fix | Checksum: 22d86207c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3299 ; free virtual = 15598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.265367 %
  Global Horizontal Routing Utilization  = 0.29409 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 190d4ccaf

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3296 ; free virtual = 15595

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 190d4ccaf

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3295 ; free virtual = 15594

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fbe3dca1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3295 ; free virtual = 15594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.401 | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fbe3dca1

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3296 ; free virtual = 15596
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3371 ; free virtual = 15671

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3149.656 ; gain = 156.914 ; free physical = 3371 ; free virtual = 15671
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3149.660 ; gain = 0.004 ; free physical = 3357 ; free virtual = 15670
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file aurora_top_drc_routed.rpt -pb aurora_top_drc_routed.pb -rpx aurora_top_drc_routed.rpx
Command: report_drc -file aurora_top_drc_routed.rpt -pb aurora_top_drc_routed.pb -rpx aurora_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file aurora_top_methodology_drc_routed.rpt -pb aurora_top_methodology_drc_routed.pb -rpx aurora_top_methodology_drc_routed.rpx
Command: report_methodology -file aurora_top_methodology_drc_routed.rpt -pb aurora_top_methodology_drc_routed.pb -rpx aurora_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file aurora_top_power_routed.rpt -pb aurora_top_power_summary_routed.pb -rpx aurora_top_power_routed.rpx
Command: report_power -file aurora_top_power_routed.rpt -pb aurora_top_power_summary_routed.pb -rpx aurora_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3269.711 ; gain = 0.000 ; free physical = 3323 ; free virtual = 15630
INFO: [runtcl-4] Executing : report_route_status -file aurora_top_route_status.rpt -pb aurora_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file aurora_top_timing_summary_routed.rpt -rpx aurora_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file aurora_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file aurora_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.711 ; gain = 0.000 ; free physical = 3321 ; free virtual = 15630
INFO: [Common 17-206] Exiting Vivado at Fri Jul  6 17:32:34 2018...
