// Seed: 2419453274
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  assign id_1 = id_2 + id_2;
  always @(negedge {id_2, 1, id_2, 1, id_2 + id_2, id_2 & 1 & id_2, 1, {id_2{1}}}) id_1 = 1;
  logic id_3 (
      id_2,
      1 - 1,
      id_1
  );
endmodule
