-w -erf c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/compile/design_tasks.erf -d c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/compile -s c:/Users/Jason/Documents/VHDL/Lab9/library.cfg -j c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/projlib.cfg -work design_tasks -dbg -e 100 -work design_tasks -2008 c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/src/design1.vhd c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/src/design2.vhd c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/src/design3.vhd c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/src/design4.vhd c:/Users/Jason/Documents/VHDL/Lab9/design_tasks/src/testbench.vhd 