#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 20 11:15:19 2022
# Process ID: 13880
# Current directory: d:/Downloads/coalab-master/CPU_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17932 d:\Downloads\coalab-master\CPU_core\MiniMIPS32.xpr
# Log file: d:/Downloads/coalab-master/CPU_core/vivado.log
# Journal file: d:/Downloads/coalab-master/CPU_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project d:/Downloads/coalab-master/CPU_core/MiniMIPS32.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
add_bp {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v} 74
remove_bps -file {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/new/id_stage.v} -line 74
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_data.coe}] [get_ips data_ram]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_data.coe}] [get_ips data_ram]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/data_ram_1/data_ram.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/branchjump_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/data_dep_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_data.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/pause_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
set_property -dict [list CONFIG.Coe_File {../../../../test_coe/exception_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci]
export_ip_user_files -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Downloads/coalab-master/CPU_core/MiniMIPS32.srcs/sources_1/ip/inst_rom_1/inst_rom.xci] -directory d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files -ipstatic_source_dir d:/Downloads/coalab-master/CPU_core/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/modelsim} {questa=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/questa} {riviera=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=d:/Downloads/coalab-master/CPU_core/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
relaunch_sim
save_wave_config {d:/Downloads/coalab-master/CPU_core/MiniMIPS32.sim/sim_1/behav/MiniMIPS32_SYS_tb_behav.wcfg}
relaunch_sim
close_sim
