
library ieee;
use ieee.std_logic_1164.all;
entity complementor is
	Port ( x:in STD_LOGIC_VECTOR (15 downto 0);
			y : out STD_LOGIC_VECTOR (15 downto 0)
			);
end mux_8to1_16;

architecture Behavioral of complementor is
begin
	process (x)
begin
	y <= x xor 1111111111111111;
	
end process;
end Behavioral;
