// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

// DATE "12/03/2018 23:46:04"

// 
// Device: Altera EPM570T100C3 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module openmips_min_sopc (
	clk,
	rst,
	register1);
input 	clk;
input 	rst;
output 	[15:0] register1;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("openmips_min_sopc_tb_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \rst~combout ;
wire \openmips0|pc_reg0|ce~regout ;
wire \openmips0|pc_reg0|Add0~6_combout ;
wire \openmips0|pc_reg0|Add0~7 ;
wire \openmips0|pc_reg0|Add0~7COUT1_21 ;
wire \openmips0|pc_reg0|Add0~8_combout ;
wire \openmips0|pc_reg0|Add0~9 ;
wire \openmips0|pc_reg0|Add0~9COUT1_23 ;
wire \openmips0|pc_reg0|Add0~11 ;
wire \openmips0|pc_reg0|Add0~11COUT1_25 ;
wire \openmips0|pc_reg0|Add0~12_combout ;
wire \openmips0|pc_reg0|Add0~13 ;
wire \openmips0|pc_reg0|Add0~4_combout ;
wire \openmips0|pc_reg0|Add0~5 ;
wire \openmips0|pc_reg0|Add0~5COUT1_27 ;
wire \openmips0|pc_reg0|Add0~2_combout ;
wire \inst_rom0|Mux4~3_combout ;
wire \openmips0|pc_reg0|Add0~3 ;
wire \openmips0|pc_reg0|Add0~3COUT1_29 ;
wire \openmips0|pc_reg0|Add0~0_combout ;
wire \inst_rom0|Mux4~4_combout ;
wire \inst_rom0|Mux3~3_combout ;
wire \inst_rom0|Mux3~4_combout ;
wire \openmips0|id_ex0|ex_alusel~3_combout ;
wire \openmips0|pc_reg0|Add0~10_combout ;
wire \inst_rom0|Mux14~1_combout ;
wire \inst_rom0|Mux15~1_combout ;
wire \openmips0|id_ex0|ex_wreg~1_combout ;
wire \openmips0|id_ex0|ex_wreg~regout ;
wire \inst_rom0|Mux14~2_combout ;
wire \inst_rom0|Mux14~4_combout ;
wire \openmips0|id0|reg1_addr_o[2]~4_combout ;
wire \inst_rom0|Mux14~3_combout ;
wire \openmips0|id0|reg2_addr_o[1]~5_combout ;
wire \inst_rom0|Mux8~3_combout ;
wire \inst_rom0|Mux8~4_combout ;
wire \openmips0|id0|reg2_addr_o[2]~4_combout ;
wire \openmips0|id0|reg2_addr_o[0]~3_combout ;
wire \inst_rom0|Mux7~3_combout ;
wire \inst_rom0|Mux7~4_combout ;
wire \openmips0|id0|reg1_addr_o[0]~3_combout ;
wire \openmips0|id0|reg2_read_o~2_combout ;
wire \openmips0|id0|always2~6 ;
wire \openmips0|id0|always2~7_combout ;
wire \openmips0|mem_wb0|wb_wd~4_combout ;
wire \openmips0|ex_mem0|mem_wreg~regout ;
wire \openmips0|mem_wb0|wb_wreg~1_combout ;
wire \openmips0|mem_wb0|wb_wd~5_combout ;
wire \openmips0|id0|always2~4_combout ;
wire \openmips0|id0|always2~5_combout ;
wire \openmips0|id_ex0|ex_reg2[15]~43_combout ;
wire \openmips0|id_ex0|ex_reg2[1]~135_combout ;
wire \openmips0|mem_wb0|wb_wreg~regout ;
wire \openmips0|id_ex0|ex_reg2[1]~34 ;
wire \openmips0|id_ex0|ex_reg2[1]~35 ;
wire \openmips0|id_ex0|ex_reg2[1]~36_combout ;
wire \openmips0|id_ex0|ex_reg2[1]~37_combout ;
wire \openmips0|regfile1|regs~401 ;
wire \openmips0|regfile1|regs[7][10]~403_combout ;
wire \openmips0|regfile1|regs[7][0]~regout ;
wire \openmips0|regfile1|regs[6][2]~402_combout ;
wire \openmips0|regfile1|regs[6][0]~regout ;
wire \openmips0|id_ex0|ex_reg2~38_combout ;
wire \openmips0|id_ex0|ex_reg2~39 ;
wire \openmips0|id_ex0|ex_reg2~40_combout ;
wire \openmips0|id0|imm[7]~8_combout ;
wire \openmips0|id_ex0|ex_reg2~41_combout ;
wire \openmips0|id_ex0|ex_reg2~42_combout ;
wire \openmips0|id0|WideOr1~0_combout ;
wire \openmips0|ex0|Mux15~0_combout ;
wire \openmips0|ex0|Mux15~1 ;
wire \openmips0|id0|always1~6 ;
wire \openmips0|id0|always1~7_combout ;
wire \openmips0|id0|WideOr0~0_combout ;
wire \openmips0|id0|always1~4_combout ;
wire \openmips0|id0|always1~5_combout ;
wire \openmips0|id_ex0|ex_reg1[12]~24_combout ;
wire \openmips0|id_ex0|ex_reg1[0]~25_combout ;
wire \openmips0|id_ex0|ex_reg1[0]~26_combout ;
wire \openmips0|id_ex0|ex_reg1[0]~16 ;
wire \openmips0|id_ex0|ex_reg1[0]~17_combout ;
wire \openmips0|id_ex0|ex_reg1[0]~18_combout ;
wire \openmips0|id_ex0|ex_reg1[0]~21_combout ;
wire \openmips0|id_ex0|ex_reg1~19 ;
wire \openmips0|id_ex0|ex_reg1~20_combout ;
wire \openmips0|id_ex0|ex_reg1~22_combout ;
wire \openmips0|id_ex0|ex_reg1~23_combout ;
wire \openmips0|ex0|Mux15~2_combout ;
wire \openmips0|mem_wb0|wb_wdata~16 ;
wire \openmips0|regfile1|regs[1][8]~385_combout ;
wire \openmips0|regfile1|regs[1][0]~regout ;
wire \openmips0|id0|imm[1]~9_combout ;
wire \openmips0|id_ex0|ex_reg1~30_combout ;
wire \openmips0|regfile1|regs[7][1]~regout ;
wire \openmips0|regfile1|regs[6][1]~regout ;
wire \openmips0|id_ex0|ex_reg1~28_combout ;
wire \openmips0|id_ex0|ex_reg1~29_combout ;
wire \openmips0|id_ex0|ex_reg1~31_combout ;
wire \openmips0|id_ex0|ex_reg2~46 ;
wire \openmips0|id_ex0|ex_reg2~47 ;
wire \openmips0|id_ex0|ex_reg2~48_combout ;
wire \openmips0|id_ex0|ex_reg2~49_combout ;
wire \openmips0|ex0|Mux14~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~17 ;
wire \openmips0|regfile1|regs~386 ;
wire \openmips0|id_ex0|ex_reg2~45 ;
wire \openmips0|regfile1|regs[1][1]~regout ;
wire \openmips0|regfile1|regs[6][2]~regout ;
wire \openmips0|id_ex0|ex_reg2~52_combout ;
wire \openmips0|regfile1|regs[7][2]~regout ;
wire \openmips0|id_ex0|ex_reg1~33 ;
wire \openmips0|id_ex0|ex_reg1~34 ;
wire \inst_rom0|Mux13~3_combout ;
wire \inst_rom0|Mux13~4_combout ;
wire \openmips0|id0|imm[2]~10_combout ;
wire \openmips0|id_ex0|ex_reg1~35_combout ;
wire \openmips0|id_ex0|ex_reg1~36_combout ;
wire \openmips0|id_ex0|ex_reg2~53 ;
wire \openmips0|id_ex0|ex_reg2~54_combout ;
wire \openmips0|id_ex0|ex_reg2~51_combout ;
wire \openmips0|id_ex0|ex_reg2~55_combout ;
wire \openmips0|ex0|Mux13~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~18 ;
wire \openmips0|regfile1|regs~387 ;
wire \openmips0|regfile1|regs[1][2]~regout ;
wire \openmips0|id_ex0|ex_reg2~136_combout ;
wire \openmips0|id_ex0|ex_reg1~38 ;
wire \openmips0|id_ex0|ex_reg1~39_combout ;
wire \openmips0|id_ex0|ex_reg1~40_combout ;
wire \openmips0|id_ex0|ex_reg1~41_combout ;
wire \openmips0|id_ex0|ex_reg2~58 ;
wire \openmips0|id_ex0|ex_reg2~59_combout ;
wire \openmips0|id_ex0|ex_reg2~60_combout ;
wire \openmips0|ex0|Mux12~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~19 ;
wire \openmips0|regfile1|regs~388 ;
wire \openmips0|regfile1|regs[7][3]~regout ;
wire \openmips0|regfile1|regs[6][3]~regout ;
wire \openmips0|id_ex0|ex_reg2~57 ;
wire \openmips0|regfile1|regs[1][3]~regout ;
wire \openmips0|regfile1|regs~389 ;
wire \openmips0|regfile1|regs[6][4]~regout ;
wire \openmips0|id_ex0|ex_reg2~63_combout ;
wire \openmips0|id_ex0|ex_reg2~64_combout ;
wire \openmips0|id_ex0|ex_reg2~65_combout ;
wire \openmips0|id_ex0|ex_reg1~44 ;
wire \openmips0|id_ex0|ex_reg1~45_combout ;
wire \openmips0|id_ex0|ex_reg1~46_combout ;
wire \openmips0|id_ex0|ex_reg2~62_combout ;
wire \openmips0|id_ex0|ex_reg2~66 ;
wire \openmips0|ex0|Mux11~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~20 ;
wire \openmips0|regfile1|regs[7][4]~regout ;
wire \openmips0|id_ex0|ex_reg1~43 ;
wire \openmips0|regfile1|regs[1][4]~regout ;
wire \openmips0|id0|imm[5]~11_combout ;
wire \openmips0|regfile1|regs[6][5]~regout ;
wire \openmips0|id_ex0|ex_reg2~68_combout ;
wire \openmips0|id_ex0|ex_reg2~70 ;
wire \openmips0|id_ex0|ex_reg2~71_combout ;
wire \openmips0|id_ex0|ex_reg2~72_combout ;
wire \openmips0|id_ex0|ex_reg1~50_combout ;
wire \openmips0|regfile1|regs[7][5]~regout ;
wire \openmips0|id_ex0|ex_reg1~48_combout ;
wire \openmips0|id_ex0|ex_reg1~49_combout ;
wire \openmips0|id_ex0|ex_reg1~51_combout ;
wire \openmips0|ex0|Mux10~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~21 ;
wire \openmips0|regfile1|regs~390 ;
wire \openmips0|id_ex0|ex_reg2~69 ;
wire \openmips0|regfile1|regs[1][5]~regout ;
wire \openmips0|id0|imm[6]~12_combout ;
wire \openmips0|regfile1|regs[7][6]~regout ;
wire \openmips0|id_ex0|ex_reg1~53 ;
wire \openmips0|id_ex0|ex_reg1~54 ;
wire \openmips0|id_ex0|ex_reg1~55_combout ;
wire \openmips0|id_ex0|ex_reg1~56_combout ;
wire \openmips0|regfile1|regs[6][6]~regout ;
wire \openmips0|id_ex0|ex_reg2~75_combout ;
wire \openmips0|id_ex0|ex_reg2~76_combout ;
wire \openmips0|id_ex0|ex_reg2~77_combout ;
wire \openmips0|id_ex0|ex_reg2~74_combout ;
wire \openmips0|id_ex0|ex_reg2~78_combout ;
wire \openmips0|ex0|Mux9~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~22 ;
wire \openmips0|regfile1|regs~391 ;
wire \openmips0|regfile1|regs[1][6]~regout ;
wire \openmips0|regfile1|regs[6][7]~regout ;
wire \openmips0|id_ex0|ex_reg2~80 ;
wire \openmips0|regfile1|regs[7][7]~regout ;
wire \openmips0|id_ex0|ex_reg1~58_combout ;
wire \openmips0|id_ex0|ex_reg1~59_combout ;
wire \openmips0|id0|imm[7]~13_combout ;
wire \openmips0|id_ex0|ex_reg1~60_combout ;
wire \openmips0|id_ex0|ex_reg1~61_combout ;
wire \openmips0|id_ex0|ex_reg2~82 ;
wire \openmips0|id_ex0|ex_reg2~83_combout ;
wire \openmips0|id_ex0|ex_reg2~84_combout ;
wire \openmips0|ex0|Mux8~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~23 ;
wire \openmips0|regfile1|regs~392 ;
wire \openmips0|id_ex0|ex_reg2~81 ;
wire \openmips0|regfile1|regs[1][7]~regout ;
wire \openmips0|id_ex0|ex_reg1[12]~68_combout ;
wire \openmips0|id_ex0|ex_reg1[12]~63_combout ;
wire \openmips0|regfile1|regs~406 ;
wire \openmips0|regfile1|regs[6][8]~regout ;
wire \openmips0|id_ex0|ex_reg2~88_combout ;
wire \openmips0|regfile1|regs[7][8]~regout ;
wire \openmips0|id_ex0|ex_reg1~64 ;
wire \openmips0|id_ex0|ex_reg1~65_combout ;
wire \openmips0|id_ex0|ex_reg1~66_combout ;
wire \openmips0|id_ex0|ex_reg1~67_combout ;
wire \openmips0|id_ex0|ex_reg2[15]~86_combout ;
wire \openmips0|id_ex0|ex_reg2~89 ;
wire \openmips0|id_ex0|ex_reg2~90_combout ;
wire \openmips0|id_ex0|ex_reg2[15]~87_combout ;
wire \openmips0|id_ex0|ex_reg2~91_combout ;
wire \openmips0|id_ex0|ex_reg2~92_combout ;
wire \openmips0|ex0|Mux7~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~24 ;
wire \openmips0|regfile1|regs[1][8]~regout ;
wire \openmips0|regfile1|regs[7][9]~regout ;
wire \openmips0|regfile1|regs[6][9]~regout ;
wire \openmips0|id_ex0|ex_reg2~95_combout ;
wire \openmips0|id_ex0|ex_reg2~96 ;
wire \openmips0|id_ex0|ex_reg2~97_combout ;
wire \openmips0|id_ex0|ex_reg1~70 ;
wire \openmips0|id_ex0|ex_reg1~71_combout ;
wire \openmips0|id_ex0|ex_reg1~72_combout ;
wire \openmips0|id_ex0|ex_reg1~73_combout ;
wire \openmips0|id_ex0|ex_reg2~94_combout ;
wire \openmips0|id_ex0|ex_reg2~98 ;
wire \openmips0|ex0|Mux6~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~25 ;
wire \openmips0|regfile1|regs~394 ;
wire \openmips0|regfile1|regs[1][9]~regout ;
wire \openmips0|regfile1|regs[7][10]~regout ;
wire \openmips0|regfile1|regs[6][10]~regout ;
wire \openmips0|id_ex0|ex_reg2~100_combout ;
wire \openmips0|id_ex0|ex_reg2~101 ;
wire \openmips0|id_ex0|ex_reg2~102_combout ;
wire \openmips0|id_ex0|ex_reg2~103_combout ;
wire \openmips0|id_ex0|ex_reg2~104_combout ;
wire \openmips0|id_ex0|ex_reg1~76 ;
wire \openmips0|id_ex0|ex_reg1~77_combout ;
wire \openmips0|id_ex0|ex_reg1~78_combout ;
wire \openmips0|ex0|Mux5~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~26 ;
wire \openmips0|regfile1|regs~395 ;
wire \openmips0|id_ex0|ex_reg1~75 ;
wire \openmips0|regfile1|regs[1][10]~regout ;
wire \openmips0|id_ex0|ex_reg2~107 ;
wire \openmips0|id_ex0|ex_reg2~108_combout ;
wire \openmips0|id_ex0|ex_reg2~109_combout ;
wire \openmips0|regfile1|regs[6][11]~regout ;
wire \openmips0|regfile1|regs[7][11]~regout ;
wire \openmips0|id_ex0|ex_reg1~80 ;
wire \openmips0|id_ex0|ex_reg1~81_combout ;
wire \openmips0|id_ex0|ex_reg1~82_combout ;
wire \openmips0|id_ex0|ex_reg1~83_combout ;
wire \openmips0|ex0|Mux4~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~27 ;
wire \openmips0|regfile1|regs~396 ;
wire \openmips0|id_ex0|ex_reg2~106 ;
wire \openmips0|regfile1|regs[1][11]~regout ;
wire \openmips0|regfile1|regs[7][12]~regout ;
wire \openmips0|regfile1|regs[6][12]~regout ;
wire \openmips0|id_ex0|ex_reg2~111_combout ;
wire \openmips0|id_ex0|ex_reg2~112 ;
wire \openmips0|id_ex0|ex_reg2~113_combout ;
wire \openmips0|id_ex0|ex_reg2~114_combout ;
wire \openmips0|id_ex0|ex_reg2~115_combout ;
wire \openmips0|id_ex0|ex_reg1~86 ;
wire \openmips0|id_ex0|ex_reg1~87_combout ;
wire \openmips0|id_ex0|ex_reg1~88_combout ;
wire \openmips0|ex0|Mux3~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~28 ;
wire \openmips0|regfile1|regs~397 ;
wire \openmips0|id_ex0|ex_reg1~85 ;
wire \openmips0|regfile1|regs[1][12]~regout ;
wire \openmips0|regfile1|regs[6][13]~regout ;
wire \openmips0|regfile1|regs[7][13]~regout ;
wire \openmips0|id_ex0|ex_reg2~118_combout ;
wire \openmips0|id_ex0|ex_reg2~119 ;
wire \openmips0|id_ex0|ex_reg2~120_combout ;
wire \openmips0|id_ex0|ex_reg2~117_combout ;
wire \openmips0|id_ex0|ex_reg2~121_combout ;
wire \openmips0|id_ex0|ex_reg1~90 ;
wire \openmips0|id_ex0|ex_reg1~91_combout ;
wire \openmips0|id_ex0|ex_reg1~92_combout ;
wire \openmips0|id_ex0|ex_reg1~93_combout ;
wire \openmips0|ex0|Mux2~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~29 ;
wire \openmips0|regfile1|regs~398 ;
wire \openmips0|regfile1|regs[1][13]~regout ;
wire \openmips0|regfile1|regs[7][14]~regout ;
wire \openmips0|id_ex0|ex_reg1~95 ;
wire \openmips0|id_ex0|ex_reg1~96 ;
wire \openmips0|id_ex0|ex_reg1~97_combout ;
wire \openmips0|id_ex0|ex_reg1~98_combout ;
wire \openmips0|regfile1|regs[6][14]~regout ;
wire \openmips0|id_ex0|ex_reg2~123_combout ;
wire \openmips0|id_ex0|ex_reg2~124_combout ;
wire \openmips0|id_ex0|ex_reg2~125_combout ;
wire \openmips0|id_ex0|ex_reg2~126_combout ;
wire \openmips0|id_ex0|ex_reg2~127_combout ;
wire \openmips0|ex0|Mux1~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~30 ;
wire \openmips0|regfile1|regs~399 ;
wire \openmips0|regfile1|regs[1][14]~regout ;
wire \openmips0|regfile1|regs[7][15]~regout ;
wire \openmips0|regfile1|regs[6][15]~regout ;
wire \openmips0|id_ex0|ex_reg2~130_combout ;
wire \openmips0|id_ex0|ex_reg2~131 ;
wire \openmips0|id_ex0|ex_reg2~132_combout ;
wire \openmips0|id_ex0|ex_reg2~129_combout ;
wire \openmips0|id_ex0|ex_reg2~133 ;
wire \openmips0|id_ex0|ex_reg1~100 ;
wire \openmips0|id_ex0|ex_reg1~101_combout ;
wire \openmips0|id_ex0|ex_reg1~102_combout ;
wire \openmips0|id_ex0|ex_reg1~103_combout ;
wire \openmips0|ex0|Mux0~0_combout ;
wire \openmips0|mem_wb0|wb_wdata~31 ;
wire \openmips0|regfile1|regs~400 ;
wire \openmips0|regfile1|regs[1][15]~regout ;
wire [3:0] \openmips0|mem_wb0|wb_wd ;
wire [15:0] \openmips0|mem_wb0|wb_wdata ;
wire [3:0] \openmips0|ex_mem0|mem_wd ;
wire [15:0] \openmips0|ex_mem0|mem_wdata ;
wire [7:0] \openmips0|id_ex0|ex_aluop ;
wire [2:0] \openmips0|id_ex0|ex_alusel ;
wire [15:0] \openmips0|id_ex0|ex_reg1 ;
wire [15:0] \openmips0|id_ex0|ex_reg2 ;
wire [3:0] \openmips0|id_ex0|ex_wd ;
wire [15:0] \openmips0|if_id0|id_inst ;
wire [15:0] \openmips0|if_id0|id_pc ;
wire [15:0] \openmips0|pc_reg0|pc ;


// atom is at PIN_12
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// atom is at PIN_43
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// atom is at LC_X2_Y6_N5
maxii_lcell \openmips0|pc_reg0|ce (
// Equation(s):
// \openmips0|pc_reg0|ce~regout  = DFFEAS(!\rst~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|ce~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|ce .lut_mask = "0f0f";
defparam \openmips0|pc_reg0|ce .operation_mode = "normal";
defparam \openmips0|pc_reg0|ce .output_mode = "reg_only";
defparam \openmips0|pc_reg0|ce .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|ce .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|ce .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N9
maxii_lcell \openmips0|if_id0|id_pc[0] (
// Equation(s):
// \openmips0|if_id0|id_pc [0] = DFFEAS(\openmips0|pc_reg0|pc [0] & (!\rst~combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|pc_reg0|pc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_pc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_pc[0] .lut_mask = "00aa";
defparam \openmips0|if_id0|id_pc[0] .operation_mode = "normal";
defparam \openmips0|if_id0|id_pc[0] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_pc[0] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_pc[0] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_pc[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N1
maxii_lcell \openmips0|pc_reg0|Add0~6 (
// Equation(s):
// \openmips0|pc_reg0|Add0~6_combout  = !\openmips0|pc_reg0|pc [0]
// \openmips0|pc_reg0|Add0~7  = CARRY(\openmips0|pc_reg0|pc [0])
// \openmips0|pc_reg0|Add0~7COUT1_21  = CARRY(\openmips0|pc_reg0|pc [0])

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|pc [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(\openmips0|pc_reg0|Add0~7 ),
	.cout1(\openmips0|pc_reg0|Add0~7COUT1_21 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~6 .lut_mask = "33cc";
defparam \openmips0|pc_reg0|Add0~6 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~6 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~6 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~6 .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|Add0~6 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N6
maxii_lcell \openmips0|pc_reg0|pc[0] (
// Equation(s):
// \openmips0|pc_reg0|pc [0] = DFFEAS(\openmips0|pc_reg0|ce~regout  & (\openmips0|id_ex0|ex_alusel~3_combout  & (\openmips0|pc_reg0|Add0~6_combout ) # !\openmips0|id_ex0|ex_alusel~3_combout  & \openmips0|if_id0|id_pc [0]), GLOBAL(\clk~combout ), VCC, , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datab(\openmips0|if_id0|id_pc [0]),
	.datac(\openmips0|pc_reg0|Add0~6_combout ),
	.datad(\openmips0|pc_reg0|ce~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[0] .lut_mask = "e400";
defparam \openmips0|pc_reg0|pc[0] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[0] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[0] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[0] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N2
maxii_lcell \openmips0|pc_reg0|Add0~8 (
// Equation(s):
// \openmips0|pc_reg0|Add0~8_combout  = \openmips0|pc_reg0|pc [1] $ \openmips0|pc_reg0|Add0~7 
// \openmips0|pc_reg0|Add0~9  = CARRY(!\openmips0|pc_reg0|Add0~7  # !\openmips0|pc_reg0|pc [1])
// \openmips0|pc_reg0|Add0~9COUT1_23  = CARRY(!\openmips0|pc_reg0|Add0~7COUT1_21  # !\openmips0|pc_reg0|pc [1])

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|pc [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\openmips0|pc_reg0|Add0~7 ),
	.cin1(\openmips0|pc_reg0|Add0~7COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~8_combout ),
	.regout(),
	.cout(),
	.cout0(\openmips0|pc_reg0|Add0~9 ),
	.cout1(\openmips0|pc_reg0|Add0~9COUT1_23 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~8 .cin0_used = "true";
defparam \openmips0|pc_reg0|Add0~8 .cin1_used = "true";
defparam \openmips0|pc_reg0|Add0~8 .lut_mask = "3c3f";
defparam \openmips0|pc_reg0|Add0~8 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~8 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~8 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~8 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N9
maxii_lcell \openmips0|pc_reg0|pc[1] (
// Equation(s):
// \openmips0|pc_reg0|pc [1] = DFFEAS(\openmips0|id_ex0|ex_alusel~3_combout  & \openmips0|pc_reg0|ce~regout  & \openmips0|pc_reg0|Add0~8_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\openmips0|pc_reg0|Add0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[1] .lut_mask = "c000";
defparam \openmips0|pc_reg0|pc[1] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[1] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[1] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[1] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N3
maxii_lcell \openmips0|pc_reg0|Add0~10 (
// Equation(s):
// \openmips0|pc_reg0|Add0~10_combout  = \openmips0|pc_reg0|pc [2] $ !\openmips0|pc_reg0|Add0~9 
// \openmips0|pc_reg0|Add0~11  = CARRY(\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|Add0~9 )
// \openmips0|pc_reg0|Add0~11COUT1_25  = CARRY(\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|Add0~9COUT1_23 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|pc [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\openmips0|pc_reg0|Add0~9 ),
	.cin1(\openmips0|pc_reg0|Add0~9COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\openmips0|pc_reg0|Add0~11 ),
	.cout1(\openmips0|pc_reg0|Add0~11COUT1_25 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~10 .cin0_used = "true";
defparam \openmips0|pc_reg0|Add0~10 .cin1_used = "true";
defparam \openmips0|pc_reg0|Add0~10 .lut_mask = "c30c";
defparam \openmips0|pc_reg0|Add0~10 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~10 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~10 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~10 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N4
maxii_lcell \openmips0|pc_reg0|Add0~12 (
// Equation(s):
// \openmips0|pc_reg0|Add0~12_combout  = \openmips0|pc_reg0|pc [3] $ (\openmips0|pc_reg0|Add0~11 )
// \openmips0|pc_reg0|Add0~13  = CARRY(!\openmips0|pc_reg0|Add0~11COUT1_25  # !\openmips0|pc_reg0|pc [3])

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\openmips0|pc_reg0|Add0~11 ),
	.cin1(\openmips0|pc_reg0|Add0~11COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~12_combout ),
	.regout(),
	.cout(\openmips0|pc_reg0|Add0~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~12 .cin0_used = "true";
defparam \openmips0|pc_reg0|Add0~12 .cin1_used = "true";
defparam \openmips0|pc_reg0|Add0~12 .lut_mask = "5a5f";
defparam \openmips0|pc_reg0|Add0~12 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~12 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~12 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~12 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N8
maxii_lcell \openmips0|pc_reg0|pc[3] (
// Equation(s):
// \openmips0|pc_reg0|pc [3] = DFFEAS(\openmips0|pc_reg0|ce~regout  & \openmips0|id_ex0|ex_alusel~3_combout  & \openmips0|pc_reg0|Add0~12_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|pc_reg0|ce~regout ),
	.datab(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datac(\openmips0|pc_reg0|Add0~12_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[3] .lut_mask = "8080";
defparam \openmips0|pc_reg0|pc[3] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[3] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[3] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[3] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N5
maxii_lcell \openmips0|pc_reg0|Add0~4 (
// Equation(s):
// \openmips0|pc_reg0|Add0~4_combout  = \openmips0|pc_reg0|pc [4] $ (!\openmips0|pc_reg0|Add0~13 )
// \openmips0|pc_reg0|Add0~5  = CARRY(\openmips0|pc_reg0|pc [4] & (!\openmips0|pc_reg0|Add0~13 ))
// \openmips0|pc_reg0|Add0~5COUT1_27  = CARRY(\openmips0|pc_reg0|pc [4] & (!\openmips0|pc_reg0|Add0~13 ))

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\openmips0|pc_reg0|Add0~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~4_combout ),
	.regout(),
	.cout(),
	.cout0(\openmips0|pc_reg0|Add0~5 ),
	.cout1(\openmips0|pc_reg0|Add0~5COUT1_27 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~4 .cin_used = "true";
defparam \openmips0|pc_reg0|Add0~4 .lut_mask = "a50a";
defparam \openmips0|pc_reg0|Add0~4 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~4 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~4 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~4 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N3
maxii_lcell \openmips0|pc_reg0|pc[4] (
// Equation(s):
// \openmips0|pc_reg0|pc [4] = DFFEAS(\openmips0|id_ex0|ex_alusel~3_combout  & (\openmips0|pc_reg0|ce~regout  & \openmips0|pc_reg0|Add0~4_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\openmips0|pc_reg0|Add0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[4] .lut_mask = "a000";
defparam \openmips0|pc_reg0|pc[4] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[4] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[4] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[4] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N6
maxii_lcell \openmips0|pc_reg0|Add0~2 (
// Equation(s):
// \openmips0|pc_reg0|Add0~2_combout  = \openmips0|pc_reg0|pc [5] $ (!\openmips0|pc_reg0|Add0~13  & \openmips0|pc_reg0|Add0~5 ) # (\openmips0|pc_reg0|Add0~13  & \openmips0|pc_reg0|Add0~5COUT1_27 )
// \openmips0|pc_reg0|Add0~3  = CARRY(!\openmips0|pc_reg0|Add0~5  # !\openmips0|pc_reg0|pc [5])
// \openmips0|pc_reg0|Add0~3COUT1_29  = CARRY(!\openmips0|pc_reg0|Add0~5COUT1_27  # !\openmips0|pc_reg0|pc [5])

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|pc [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\openmips0|pc_reg0|Add0~13 ),
	.cin0(\openmips0|pc_reg0|Add0~5 ),
	.cin1(\openmips0|pc_reg0|Add0~5COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(\openmips0|pc_reg0|Add0~3 ),
	.cout1(\openmips0|pc_reg0|Add0~3COUT1_29 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~2 .cin0_used = "true";
defparam \openmips0|pc_reg0|Add0~2 .cin1_used = "true";
defparam \openmips0|pc_reg0|Add0~2 .cin_used = "true";
defparam \openmips0|pc_reg0|Add0~2 .lut_mask = "3c3f";
defparam \openmips0|pc_reg0|Add0~2 .operation_mode = "arithmetic";
defparam \openmips0|pc_reg0|Add0~2 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~2 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~2 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N7
maxii_lcell \openmips0|pc_reg0|pc[5] (
// Equation(s):
// \openmips0|pc_reg0|pc [5] = DFFEAS(\openmips0|id_ex0|ex_alusel~3_combout  & (\openmips0|pc_reg0|ce~regout  & \openmips0|pc_reg0|Add0~2_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\openmips0|pc_reg0|Add0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[5] .lut_mask = "a000";
defparam \openmips0|pc_reg0|pc[5] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[5] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[5] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[5] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N9
maxii_lcell \inst_rom0|Mux4~3 (
// Equation(s):
// \inst_rom0|Mux4~3_combout  = \openmips0|pc_reg0|pc [3] # \openmips0|pc_reg0|pc [2] & (\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1]) # !\openmips0|pc_reg0|pc [2] & \openmips0|pc_reg0|pc [0] & \openmips0|pc_reg0|pc [1]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux4~3 .lut_mask = "feec";
defparam \inst_rom0|Mux4~3 .operation_mode = "normal";
defparam \inst_rom0|Mux4~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux4~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux4~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux4~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N7
maxii_lcell \openmips0|pc_reg0|Add0~0 (
// Equation(s):
// \openmips0|pc_reg0|Add0~0_combout  = \openmips0|pc_reg0|pc [6] $ !(!\openmips0|pc_reg0|Add0~13  & \openmips0|pc_reg0|Add0~3 ) # (\openmips0|pc_reg0|Add0~13  & \openmips0|pc_reg0|Add0~3COUT1_29 )

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|pc [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\openmips0|pc_reg0|Add0~13 ),
	.cin0(\openmips0|pc_reg0|Add0~3 ),
	.cin1(\openmips0|pc_reg0|Add0~3COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|pc_reg0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|Add0~0 .cin0_used = "true";
defparam \openmips0|pc_reg0|Add0~0 .cin1_used = "true";
defparam \openmips0|pc_reg0|Add0~0 .cin_used = "true";
defparam \openmips0|pc_reg0|Add0~0 .lut_mask = "c3c3";
defparam \openmips0|pc_reg0|Add0~0 .operation_mode = "normal";
defparam \openmips0|pc_reg0|Add0~0 .output_mode = "comb_only";
defparam \openmips0|pc_reg0|Add0~0 .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|Add0~0 .sum_lutc_input = "cin";
defparam \openmips0|pc_reg0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N9
maxii_lcell \openmips0|pc_reg0|pc[6] (
// Equation(s):
// \openmips0|pc_reg0|pc [6] = DFFEAS(\openmips0|pc_reg0|ce~regout  & \openmips0|id_ex0|ex_alusel~3_combout  & \openmips0|pc_reg0|Add0~0_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|ce~regout ),
	.datac(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datad(\openmips0|pc_reg0|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[6] .lut_mask = "c000";
defparam \openmips0|pc_reg0|pc[6] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[6] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[6] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[6] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N8
maxii_lcell \inst_rom0|Mux4~4 (
// Equation(s):
// \inst_rom0|Mux4~4_combout  = \openmips0|pc_reg0|pc [5] # \inst_rom0|Mux4~3_combout  # \openmips0|pc_reg0|pc [4] # \openmips0|pc_reg0|pc [6]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\inst_rom0|Mux4~3_combout ),
	.datac(\openmips0|pc_reg0|pc [4]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux4~4 .lut_mask = "fffe";
defparam \inst_rom0|Mux4~4 .operation_mode = "normal";
defparam \inst_rom0|Mux4~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux4~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux4~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux4~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N1
maxii_lcell \openmips0|if_id0|id_inst[11] (
// Equation(s):
// \openmips0|if_id0|id_inst [11] = DFFEAS(\openmips0|pc_reg0|ce~regout  & !\inst_rom0|Mux4~4_combout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\inst_rom0|Mux4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[11] .lut_mask = "00f0";
defparam \openmips0|if_id0|id_inst[11] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[11] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[11] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[11] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N4
maxii_lcell \inst_rom0|Mux3~3 (
// Equation(s):
// \inst_rom0|Mux3~3_combout  = !\openmips0|pc_reg0|pc [3] & (\openmips0|pc_reg0|pc [2] $ (\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1]))

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux3~3 .lut_mask = "1112";
defparam \inst_rom0|Mux3~3 .operation_mode = "normal";
defparam \inst_rom0|Mux3~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux3~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux3~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux3~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N6
maxii_lcell \inst_rom0|Mux3~4 (
// Equation(s):
// \inst_rom0|Mux3~4_combout  = !\openmips0|pc_reg0|pc [5] & \inst_rom0|Mux3~3_combout  & !\openmips0|pc_reg0|pc [4] & !\openmips0|pc_reg0|pc [6]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\inst_rom0|Mux3~3_combout ),
	.datac(\openmips0|pc_reg0|pc [4]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux3~4 .lut_mask = "0004";
defparam \inst_rom0|Mux3~4 .operation_mode = "normal";
defparam \inst_rom0|Mux3~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux3~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux3~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux3~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N3
maxii_lcell \openmips0|if_id0|id_inst[12] (
// Equation(s):
// \openmips0|if_id0|id_inst [12] = DFFEAS(\openmips0|pc_reg0|ce~regout  & \inst_rom0|Mux3~4_combout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\inst_rom0|Mux3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[12] .lut_mask = "f000";
defparam \openmips0|if_id0|id_inst[12] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[12] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[12] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[12] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N0
maxii_lcell \openmips0|id_ex0|ex_alusel~3 (
// Equation(s):
// \openmips0|id_ex0|ex_alusel~3_combout  = \rst~combout  # \openmips0|if_id0|id_inst [0] # \openmips0|if_id0|id_inst [11] # !\openmips0|if_id0|id_inst [12]

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [0]),
	.datac(\openmips0|if_id0|id_inst [11]),
	.datad(\openmips0|if_id0|id_inst [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_alusel~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel~3 .lut_mask = "feff";
defparam \openmips0|id_ex0|ex_alusel~3 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_alusel~3 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_alusel~3 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_alusel~3 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_alusel~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y5_N0
maxii_lcell \openmips0|pc_reg0|pc[2] (
// Equation(s):
// \openmips0|pc_reg0|pc [2] = DFFEAS(\openmips0|id_ex0|ex_alusel~3_combout  & \openmips0|pc_reg0|ce~regout  & \openmips0|pc_reg0|Add0~10_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\openmips0|pc_reg0|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|pc_reg0|pc [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[2] .lut_mask = "c000";
defparam \openmips0|pc_reg0|pc[2] .operation_mode = "normal";
defparam \openmips0|pc_reg0|pc[2] .output_mode = "reg_only";
defparam \openmips0|pc_reg0|pc[2] .register_cascade_mode = "off";
defparam \openmips0|pc_reg0|pc[2] .sum_lutc_input = "datac";
defparam \openmips0|pc_reg0|pc[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N9
maxii_lcell \inst_rom0|Mux14~1 (
// Equation(s):
// \inst_rom0|Mux14~1_combout  = !\openmips0|pc_reg0|pc [4] & (!\openmips0|pc_reg0|pc [5] & !\openmips0|pc_reg0|pc [6])

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [4]),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|pc [5]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux14~1 .lut_mask = "0005";
defparam \inst_rom0|Mux14~1 .operation_mode = "normal";
defparam \inst_rom0|Mux14~1 .output_mode = "comb_only";
defparam \inst_rom0|Mux14~1 .register_cascade_mode = "off";
defparam \inst_rom0|Mux14~1 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux14~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N2
maxii_lcell \inst_rom0|Mux15~1 (
// Equation(s):
// \inst_rom0|Mux15~1_combout  = !\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|pc [3] & \inst_rom0|Mux14~1_combout  & !\openmips0|pc_reg0|pc [1]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\inst_rom0|Mux14~1_combout ),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux15~1 .lut_mask = "0010";
defparam \inst_rom0|Mux15~1 .operation_mode = "normal";
defparam \inst_rom0|Mux15~1 .output_mode = "comb_only";
defparam \inst_rom0|Mux15~1 .register_cascade_mode = "off";
defparam \inst_rom0|Mux15~1 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux15~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N4
maxii_lcell \openmips0|if_id0|id_inst[0] (
// Equation(s):
// \openmips0|if_id0|id_inst [0] = DFFEAS(\openmips0|pc_reg0|ce~regout  & \inst_rom0|Mux15~1_combout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\inst_rom0|Mux15~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[0] .lut_mask = "f000";
defparam \openmips0|if_id0|id_inst[0] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[0] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[0] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[0] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y1_N7
maxii_lcell \openmips0|id_ex0|ex_alusel[1] (
// Equation(s):
// \openmips0|id_ex0|ex_alusel [1] = DFFEAS(!\openmips0|if_id0|id_inst [0] & (\openmips0|if_id0|id_inst [12]), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|if_id0|id_inst [0]),
	.datac(vcc),
	.datad(\openmips0|if_id0|id_inst [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_alusel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[1] .lut_mask = "3300";
defparam \openmips0|id_ex0|ex_alusel[1] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_alusel[1] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_alusel[1] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_alusel[1] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_alusel[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N4
maxii_lcell \openmips0|id_ex0|ex_wreg~1 (
// Equation(s):
// \openmips0|id_ex0|ex_wreg~1_combout  = \rst~combout  # !\openmips0|if_id0|id_inst [12] & !\openmips0|if_id0|id_inst [0] # !\openmips0|if_id0|id_inst [11]

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [12]),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|if_id0|id_inst [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_wreg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wreg~1 .lut_mask = "abff";
defparam \openmips0|id_ex0|ex_wreg~1 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_wreg~1 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_wreg~1 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_wreg~1 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_wreg~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N7
maxii_lcell \openmips0|id_ex0|ex_wreg (
// Equation(s):
// \openmips0|id_ex0|ex_wreg~regout  = DFFEAS(!\openmips0|id_ex0|ex_wreg~1_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_wreg~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_wreg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wreg .lut_mask = "0f0f";
defparam \openmips0|id_ex0|ex_wreg .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_wreg .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_wreg .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_wreg .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_wreg .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N5
maxii_lcell \inst_rom0|Mux14~2 (
// Equation(s):
// \inst_rom0|Mux14~2_combout  = !\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|pc [3] & \inst_rom0|Mux14~1_combout  & \openmips0|pc_reg0|pc [1]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\inst_rom0|Mux14~1_combout ),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux14~2 .lut_mask = "1000";
defparam \inst_rom0|Mux14~2 .operation_mode = "normal";
defparam \inst_rom0|Mux14~2 .output_mode = "comb_only";
defparam \inst_rom0|Mux14~2 .register_cascade_mode = "off";
defparam \inst_rom0|Mux14~2 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux14~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N4
maxii_lcell \inst_rom0|Mux14~4 (
// Equation(s):
// \inst_rom0|Mux14~4_combout  = \openmips0|pc_reg0|pc [0] & \inst_rom0|Mux14~2_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\inst_rom0|Mux14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux14~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux14~4 .lut_mask = "f000";
defparam \inst_rom0|Mux14~4 .operation_mode = "normal";
defparam \inst_rom0|Mux14~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux14~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux14~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux14~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N1
maxii_lcell \openmips0|if_id0|id_inst[1] (
// Equation(s):
// \openmips0|if_id0|id_inst [1] = DFFEAS(\inst_rom0|Mux14~4_combout  & (\openmips0|pc_reg0|ce~regout ), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(\inst_rom0|Mux14~4_combout ),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[1] .lut_mask = "a0a0";
defparam \openmips0|if_id0|id_inst[1] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[1] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[1] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[1] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N0
maxii_lcell \openmips0|id0|reg1_addr_o[2]~4 (
// Equation(s):
// \openmips0|id0|reg1_addr_o[2]~4_combout  = !\rst~combout  & (\openmips0|if_id0|id_inst [1])

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|if_id0|id_inst [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg1_addr_o[2]~4 .lut_mask = "3300";
defparam \openmips0|id0|reg1_addr_o[2]~4 .operation_mode = "normal";
defparam \openmips0|id0|reg1_addr_o[2]~4 .output_mode = "comb_only";
defparam \openmips0|id0|reg1_addr_o[2]~4 .register_cascade_mode = "off";
defparam \openmips0|id0|reg1_addr_o[2]~4 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg1_addr_o[2]~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N5
maxii_lcell \openmips0|id_ex0|ex_wd[1] (
// Equation(s):
// \openmips0|id0|always1~6  = \openmips0|id_ex0|ex_wreg~regout  & (G1_ex_wd[1] $ (\rst~combout  # !\openmips0|if_id0|id_inst [1]))
// \openmips0|id_ex0|ex_wd [1] = DFFEAS(\openmips0|id0|always1~6 , GLOBAL(\clk~combout ), VCC, , , \openmips0|id0|reg1_addr_o[2]~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|id_ex0|ex_wreg~regout ),
	.datac(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datad(\openmips0|if_id0|id_inst [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always1~6 ),
	.regout(\openmips0|id_ex0|ex_wd [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[1] .lut_mask = "480c";
defparam \openmips0|id_ex0|ex_wd[1] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_wd[1] .output_mode = "reg_and_comb";
defparam \openmips0|id_ex0|ex_wd[1] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_wd[1] .sum_lutc_input = "qfbk";
defparam \openmips0|id_ex0|ex_wd[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N1
maxii_lcell \inst_rom0|Mux14~3 (
// Equation(s):
// \inst_rom0|Mux14~3_combout  = !\openmips0|pc_reg0|pc [2] & (\inst_rom0|Mux14~1_combout  & !\openmips0|pc_reg0|pc [3])

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(vcc),
	.datac(\inst_rom0|Mux14~1_combout ),
	.datad(\openmips0|pc_reg0|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux14~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux14~3 .lut_mask = "0050";
defparam \inst_rom0|Mux14~3 .operation_mode = "normal";
defparam \inst_rom0|Mux14~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux14~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux14~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux14~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N0
maxii_lcell \openmips0|if_id0|id_inst[6] (
// Equation(s):
// \openmips0|if_id0|id_inst [6] = DFFEAS(\openmips0|pc_reg0|ce~regout  & (\inst_rom0|Mux14~3_combout ), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|ce~regout ),
	.datac(vcc),
	.datad(\inst_rom0|Mux14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[6] .lut_mask = "cc00";
defparam \openmips0|if_id0|id_inst[6] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[6] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[6] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[6] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N8
maxii_lcell \openmips0|id0|reg2_addr_o[1]~5 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[1]~5_combout  = \openmips0|if_id0|id_inst [6] & !\rst~combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [6]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[1]~5 .lut_mask = "00f0";
defparam \openmips0|id0|reg2_addr_o[1]~5 .operation_mode = "normal";
defparam \openmips0|id0|reg2_addr_o[1]~5 .output_mode = "comb_only";
defparam \openmips0|id0|reg2_addr_o[1]~5 .register_cascade_mode = "off";
defparam \openmips0|id0|reg2_addr_o[1]~5 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg2_addr_o[1]~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N7
maxii_lcell \inst_rom0|Mux8~3 (
// Equation(s):
// \inst_rom0|Mux8~3_combout  = !\openmips0|pc_reg0|pc [3] & (\openmips0|pc_reg0|pc [2] & !\openmips0|pc_reg0|pc [0] & !\openmips0|pc_reg0|pc [1] # !\openmips0|pc_reg0|pc [2] & \openmips0|pc_reg0|pc [0] & \openmips0|pc_reg0|pc [1])

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux8~3 .lut_mask = "1002";
defparam \inst_rom0|Mux8~3 .operation_mode = "normal";
defparam \inst_rom0|Mux8~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux8~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux8~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux8~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N0
maxii_lcell \inst_rom0|Mux8~4 (
// Equation(s):
// \inst_rom0|Mux8~4_combout  = !\openmips0|pc_reg0|pc [5] & \inst_rom0|Mux8~3_combout  & !\openmips0|pc_reg0|pc [4] & !\openmips0|pc_reg0|pc [6]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\inst_rom0|Mux8~3_combout ),
	.datac(\openmips0|pc_reg0|pc [4]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux8~4 .lut_mask = "0004";
defparam \inst_rom0|Mux8~4 .operation_mode = "normal";
defparam \inst_rom0|Mux8~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux8~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux8~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux8~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N1
maxii_lcell \openmips0|if_id0|id_inst[7] (
// Equation(s):
// \openmips0|if_id0|id_inst [7] = DFFEAS(\openmips0|pc_reg0|ce~regout  & \inst_rom0|Mux8~4_combout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|pc_reg0|ce~regout ),
	.datad(\inst_rom0|Mux8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[7] .lut_mask = "f000";
defparam \openmips0|if_id0|id_inst[7] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[7] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[7] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[7] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y2_N5
maxii_lcell \openmips0|id0|reg2_addr_o[2]~4 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[2]~4_combout  = \openmips0|if_id0|id_inst [7] & (!\rst~combout )

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(vcc),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[2]~4 .lut_mask = "00cc";
defparam \openmips0|id0|reg2_addr_o[2]~4 .operation_mode = "normal";
defparam \openmips0|id0|reg2_addr_o[2]~4 .output_mode = "comb_only";
defparam \openmips0|id0|reg2_addr_o[2]~4 .register_cascade_mode = "off";
defparam \openmips0|id0|reg2_addr_o[2]~4 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg2_addr_o[2]~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N3
maxii_lcell \openmips0|if_id0|id_inst[5] (
// Equation(s):
// \openmips0|if_id0|id_inst [5] = DFFEAS(\openmips0|pc_reg0|ce~regout  & (\inst_rom0|Mux14~2_combout ), GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|ce~regout ),
	.datac(vcc),
	.datad(\inst_rom0|Mux14~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[5] .lut_mask = "cc00";
defparam \openmips0|if_id0|id_inst[5] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[5] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[5] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[5] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N8
maxii_lcell \openmips0|id0|reg2_addr_o[0]~3 (
// Equation(s):
// \openmips0|id0|reg2_addr_o[0]~3_combout  = !\rst~combout  & (\openmips0|if_id0|id_inst [5])

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|if_id0|id_inst [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg2_addr_o[0]~3 .lut_mask = "3300";
defparam \openmips0|id0|reg2_addr_o[0]~3 .operation_mode = "normal";
defparam \openmips0|id0|reg2_addr_o[0]~3 .output_mode = "comb_only";
defparam \openmips0|id0|reg2_addr_o[0]~3 .register_cascade_mode = "off";
defparam \openmips0|id0|reg2_addr_o[0]~3 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg2_addr_o[0]~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y2_N3
maxii_lcell \inst_rom0|Mux7~3 (
// Equation(s):
// \inst_rom0|Mux7~3_combout  = \openmips0|pc_reg0|pc [3] # \openmips0|pc_reg0|pc [2] & (\openmips0|pc_reg0|pc [0] # \openmips0|pc_reg0|pc [1])

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux7~3 .lut_mask = "eeec";
defparam \inst_rom0|Mux7~3 .operation_mode = "normal";
defparam \inst_rom0|Mux7~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux7~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux7~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N4
maxii_lcell \inst_rom0|Mux7~4 (
// Equation(s):
// \inst_rom0|Mux7~4_combout  = \openmips0|pc_reg0|pc [5] # \inst_rom0|Mux7~3_combout  # \openmips0|pc_reg0|pc [4] # \openmips0|pc_reg0|pc [6]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\inst_rom0|Mux7~3_combout ),
	.datac(\openmips0|pc_reg0|pc [4]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux7~4 .lut_mask = "fffe";
defparam \inst_rom0|Mux7~4 .operation_mode = "normal";
defparam \inst_rom0|Mux7~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux7~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux7~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N5
maxii_lcell \openmips0|if_id0|id_inst[8] (
// Equation(s):
// \openmips0|if_id0|id_inst [8] = DFFEAS(!\inst_rom0|Mux7~4_combout  & \openmips0|pc_reg0|ce~regout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_rom0|Mux7~4_combout ),
	.datad(\openmips0|pc_reg0|ce~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[8] .lut_mask = "0f00";
defparam \openmips0|if_id0|id_inst[8] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[8] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[8] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[8] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N2
maxii_lcell \openmips0|id0|reg1_addr_o[0]~3 (
// Equation(s):
// \openmips0|id0|reg1_addr_o[0]~3_combout  = !\rst~combout  & \openmips0|if_id0|id_inst [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|if_id0|id_inst [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg1_addr_o[0]~3 .lut_mask = "3030";
defparam \openmips0|id0|reg1_addr_o[0]~3 .operation_mode = "normal";
defparam \openmips0|id0|reg1_addr_o[0]~3 .output_mode = "comb_only";
defparam \openmips0|id0|reg1_addr_o[0]~3 .register_cascade_mode = "off";
defparam \openmips0|id0|reg1_addr_o[0]~3 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg1_addr_o[0]~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N6
maxii_lcell \openmips0|id0|reg2_read_o~2 (
// Equation(s):
// \openmips0|id0|reg2_read_o~2_combout  = \openmips0|if_id0|id_inst [11] & !\rst~combout  & (\openmips0|if_id0|id_inst [12] $ \openmips0|if_id0|id_inst [0])

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [12]),
	.datab(\openmips0|if_id0|id_inst [11]),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|reg2_read_o~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|reg2_read_o~2 .lut_mask = "0048";
defparam \openmips0|id0|reg2_read_o~2 .operation_mode = "normal";
defparam \openmips0|id0|reg2_read_o~2 .output_mode = "comb_only";
defparam \openmips0|id0|reg2_read_o~2 .register_cascade_mode = "off";
defparam \openmips0|id0|reg2_read_o~2 .sum_lutc_input = "datac";
defparam \openmips0|id0|reg2_read_o~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N3
maxii_lcell \openmips0|id_ex0|ex_wd[0] (
// Equation(s):
// \openmips0|id0|always2~6  = \openmips0|id_ex0|ex_wreg~regout  & \openmips0|id0|reg2_read_o~2_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  $ !G1_ex_wd[0])
// \openmips0|id_ex0|ex_wd [0] = DFFEAS(\openmips0|id0|always2~6 , GLOBAL(\clk~combout ), VCC, , , \openmips0|id0|reg1_addr_o[0]~3_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_wreg~regout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(\openmips0|id0|reg2_read_o~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always2~6 ),
	.regout(\openmips0|id_ex0|ex_wd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[0] .lut_mask = "8200";
defparam \openmips0|id_ex0|ex_wd[0] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_wd[0] .output_mode = "reg_and_comb";
defparam \openmips0|id_ex0|ex_wd[0] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_wd[0] .sum_lutc_input = "qfbk";
defparam \openmips0|id_ex0|ex_wd[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y4_N4
maxii_lcell \openmips0|id0|always2~7 (
// Equation(s):
// \openmips0|id0|always2~7_combout  = \openmips0|id0|always2~6  & (\openmips0|id_ex0|ex_wd [1] & \openmips0|id0|reg2_addr_o[1]~5_combout  & \openmips0|id0|reg2_addr_o[2]~4_combout  # !\openmips0|id_ex0|ex_wd [1] & !\openmips0|id0|reg2_addr_o[1]~5_combout  & 
// !\openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_wd [1]),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|always2~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always2~7 .lut_mask = "8100";
defparam \openmips0|id0|always2~7 .operation_mode = "normal";
defparam \openmips0|id0|always2~7 .output_mode = "comb_only";
defparam \openmips0|id0|always2~7 .register_cascade_mode = "off";
defparam \openmips0|id0|always2~7 .sum_lutc_input = "datac";
defparam \openmips0|id0|always2~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N2
maxii_lcell \openmips0|ex_mem0|mem_wd[1] (
// Equation(s):
// \openmips0|ex_mem0|mem_wd [1] = DFFEAS(!\rst~combout  & (\openmips0|id_ex0|ex_wd [1]), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|id_ex0|ex_wd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|ex_mem0|mem_wd [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[1] .lut_mask = "3300";
defparam \openmips0|ex_mem0|mem_wd[1] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wd[1] .output_mode = "reg_only";
defparam \openmips0|ex_mem0|mem_wd[1] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wd[1] .sum_lutc_input = "datac";
defparam \openmips0|ex_mem0|mem_wd[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y4_N7
maxii_lcell \openmips0|mem_wb0|wb_wd~4 (
// Equation(s):
// \openmips0|mem_wb0|wb_wd~4_combout  = !\rst~combout  & \openmips0|ex_mem0|mem_wd [1]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\openmips0|ex_mem0|mem_wd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wd~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd~4 .lut_mask = "0f00";
defparam \openmips0|mem_wb0|wb_wd~4 .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wd~4 .output_mode = "comb_only";
defparam \openmips0|mem_wb0|wb_wd~4 .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wd~4 .sum_lutc_input = "datac";
defparam \openmips0|mem_wb0|wb_wd~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N5
maxii_lcell \openmips0|ex_mem0|mem_wreg (
// Equation(s):
// \openmips0|ex_mem0|mem_wreg~regout  = DFFEAS(!\rst~combout  & (\openmips0|id_ex0|ex_wreg~regout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|id_ex0|ex_wreg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|ex_mem0|mem_wreg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wreg .lut_mask = "3300";
defparam \openmips0|ex_mem0|mem_wreg .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wreg .output_mode = "reg_only";
defparam \openmips0|ex_mem0|mem_wreg .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wreg .sum_lutc_input = "datac";
defparam \openmips0|ex_mem0|mem_wreg .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N7
maxii_lcell \openmips0|mem_wb0|wb_wreg~1 (
// Equation(s):
// \openmips0|mem_wb0|wb_wreg~1_combout  = \openmips0|ex_mem0|mem_wreg~regout  & !\rst~combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex_mem0|mem_wreg~regout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wreg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wreg~1 .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wreg~1 .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wreg~1 .output_mode = "comb_only";
defparam \openmips0|mem_wb0|wb_wreg~1 .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wreg~1 .sum_lutc_input = "datac";
defparam \openmips0|mem_wb0|wb_wreg~1 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N9
maxii_lcell \openmips0|ex_mem0|mem_wd[0] (
// Equation(s):
// \openmips0|ex_mem0|mem_wd [0] = DFFEAS(!\rst~combout  & (\openmips0|id_ex0|ex_wd [0]), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\openmips0|id_ex0|ex_wd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|ex_mem0|mem_wd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[0] .lut_mask = "5500";
defparam \openmips0|ex_mem0|mem_wd[0] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wd[0] .output_mode = "reg_only";
defparam \openmips0|ex_mem0|mem_wd[0] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wd[0] .sum_lutc_input = "datac";
defparam \openmips0|ex_mem0|mem_wd[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N6
maxii_lcell \openmips0|mem_wb0|wb_wd~5 (
// Equation(s):
// \openmips0|mem_wb0|wb_wd~5_combout  = !\rst~combout  & (\openmips0|ex_mem0|mem_wd [0])

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|ex_mem0|mem_wd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wd~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd~5 .lut_mask = "3300";
defparam \openmips0|mem_wb0|wb_wd~5 .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wd~5 .output_mode = "comb_only";
defparam \openmips0|mem_wb0|wb_wd~5 .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wd~5 .sum_lutc_input = "datac";
defparam \openmips0|mem_wb0|wb_wd~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y4_N4
maxii_lcell \openmips0|id0|always2~4 (
// Equation(s):
// \openmips0|id0|always2~4_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  $ \openmips0|mem_wb0|wb_wd~5_combout  # !\openmips0|id0|reg2_read_o~2_combout  # !\openmips0|mem_wb0|wb_wreg~1_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|mem_wb0|wb_wreg~1_combout ),
	.datac(\openmips0|mem_wb0|wb_wd~5_combout ),
	.datad(\openmips0|id0|reg2_read_o~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always2~4 .lut_mask = "7bff";
defparam \openmips0|id0|always2~4 .operation_mode = "normal";
defparam \openmips0|id0|always2~4 .output_mode = "comb_only";
defparam \openmips0|id0|always2~4 .register_cascade_mode = "off";
defparam \openmips0|id0|always2~4 .sum_lutc_input = "datac";
defparam \openmips0|id0|always2~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y4_N5
maxii_lcell \openmips0|id0|always2~5 (
// Equation(s):
// \openmips0|id0|always2~5_combout  = \openmips0|id0|always2~4_combout  # \openmips0|id0|reg2_addr_o[1]~5_combout  & (!\openmips0|mem_wb0|wb_wd~4_combout  # !\openmips0|id0|reg2_addr_o[2]~4_combout ) # !\openmips0|id0|reg2_addr_o[1]~5_combout  & 
// (\openmips0|id0|reg2_addr_o[2]~4_combout  # \openmips0|mem_wb0|wb_wd~4_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datac(\openmips0|mem_wb0|wb_wd~4_combout ),
	.datad(\openmips0|id0|always2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always2~5 .lut_mask = "ff7e";
defparam \openmips0|id0|always2~5 .operation_mode = "normal";
defparam \openmips0|id0|always2~5 .output_mode = "comb_only";
defparam \openmips0|id0|always2~5 .register_cascade_mode = "off";
defparam \openmips0|id0|always2~5 .sum_lutc_input = "datac";
defparam \openmips0|id0|always2~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N2
maxii_lcell \openmips0|id_ex0|ex_reg2[15]~43 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[15]~43_combout  = !\openmips0|id0|reg2_addr_o[1]~5_combout  & !\openmips0|id0|reg2_addr_o[2]~4_combout  & !\openmips0|id0|always2~7_combout  & !\openmips0|id0|reg2_addr_o[0]~3_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datac(\openmips0|id0|always2~7_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[15]~43 .lut_mask = "0001";
defparam \openmips0|id_ex0|ex_reg2[15]~43 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[15]~43 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[15]~43 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[15]~43 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[15]~43 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg2[1]~135 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[1]~135_combout  = \rst~combout  # \openmips0|id0|reg2_read_o~2_combout  & \openmips0|id0|always2~5_combout  & \openmips0|id_ex0|ex_reg2[15]~43_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_read_o~2_combout ),
	.datab(\rst~combout ),
	.datac(\openmips0|id0|always2~5_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[1]~135 .lut_mask = "eccc";
defparam \openmips0|id_ex0|ex_reg2[1]~135 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[1]~135 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[1]~135 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[1]~135 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[1]~135 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y4_N6
maxii_lcell \openmips0|mem_wb0|wb_wd[1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[1]~35  = \openmips0|id_ex0|ex_reg2[1]~34  & (\openmips0|id0|reg2_addr_o[1]~5_combout  & \openmips0|id0|reg2_addr_o[2]~4_combout  & K1_wb_wd[1] # !\openmips0|id0|reg2_addr_o[1]~5_combout  & !\openmips0|id0|reg2_addr_o[2]~4_combout 
//  & !K1_wb_wd[1])
// \openmips0|mem_wb0|wb_wd [1] = DFFEAS(\openmips0|id_ex0|ex_reg2[1]~35 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wd~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datac(\openmips0|mem_wb0|wb_wd~4_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[1]~35 ),
	.regout(\openmips0|mem_wb0|wb_wd [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd[1] .lut_mask = "8100";
defparam \openmips0|mem_wb0|wb_wd[1] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wd[1] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wd[1] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wd[1] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wd[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N9
maxii_lcell \openmips0|mem_wb0|wb_wreg (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~16  = K1_wb_wreg & (\openmips0|mem_wb0|wb_wd [1] $ (\rst~combout  # !\openmips0|if_id0|id_inst [1]))
// \openmips0|mem_wb0|wb_wreg~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1[0]~16 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wreg~1_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [1]),
	.datac(\openmips0|mem_wb0|wb_wreg~1_combout ),
	.datad(\openmips0|mem_wb0|wb_wd [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~16 ),
	.regout(\openmips0|mem_wb0|wb_wreg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wreg .lut_mask = "40b0";
defparam \openmips0|mem_wb0|wb_wreg .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wreg .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wreg .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wreg .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wreg .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N9
maxii_lcell \openmips0|mem_wb0|wb_wd[0] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[1]~34  = \openmips0|mem_wb0|wb_wreg~regout  & \openmips0|id0|reg2_read_o~2_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  $ !K1_wb_wd[0])
// \openmips0|mem_wb0|wb_wd [0] = DFFEAS(\openmips0|id_ex0|ex_reg2[1]~34 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wd~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|mem_wb0|wb_wreg~regout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|mem_wb0|wb_wd~5_combout ),
	.datad(\openmips0|id0|reg2_read_o~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[1]~34 ),
	.regout(\openmips0|mem_wb0|wb_wd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wd[0] .lut_mask = "8200";
defparam \openmips0|mem_wb0|wb_wd[0] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wd[0] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wd[0] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wd[0] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wd[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg2[1]~36 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[1]~36_combout  = \openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2[1]~35  # !\openmips0|id0|always2~5_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|id0|reg2_read_o~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~35 ),
	.datad(\openmips0|id0|always2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[1]~36 .lut_mask = "c0ff";
defparam \openmips0|id_ex0|ex_reg2[1]~36 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[1]~36 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[1]~36 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[1]~36 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[1]~36 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N5
maxii_lcell \openmips0|id_ex0|ex_reg2[1]~37 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[1]~37_combout  = \openmips0|id0|reg2_read_o~2_combout  & \openmips0|id0|always2~5_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id0|reg2_read_o~2_combout ),
	.datad(\openmips0|id0|always2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[1]~37 .lut_mask = "f000";
defparam \openmips0|id_ex0|ex_reg2[1]~37 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[1]~37 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[1]~37 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[1]~37 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[1]~37 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N2
maxii_lcell \openmips0|mem_wb0|wb_wdata[0] (
// Equation(s):
// \openmips0|regfile1|regs~401  = K1_wb_wdata[0] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [0] = DFFEAS(\openmips0|regfile1|regs~401 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~16 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~16 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~401 ),
	.regout(\openmips0|mem_wb0|wb_wdata [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[0] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[0] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[0] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[0] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[0] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N3
maxii_lcell \openmips0|regfile1|regs[7][10]~403 (
// Equation(s):
// \openmips0|regfile1|regs[7][10]~403_combout  = \rst~combout  # \openmips0|mem_wb0|wb_wreg~regout  & \openmips0|mem_wb0|wb_wd [0] & \openmips0|mem_wb0|wb_wd [1]

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wreg~regout ),
	.datab(\openmips0|mem_wb0|wb_wd [0]),
	.datac(\openmips0|mem_wb0|wb_wd [1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs[7][10]~403_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][10]~403 .lut_mask = "ff80";
defparam \openmips0|regfile1|regs[7][10]~403 .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][10]~403 .output_mode = "comb_only";
defparam \openmips0|regfile1|regs[7][10]~403 .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][10]~403 .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][10]~403 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N6
maxii_lcell \openmips0|regfile1|regs[7][0] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~39  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (M1_regs[7][0] # !\openmips0|id_ex0|ex_reg2~38_combout )
// \openmips0|regfile1|regs[7][0]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~39 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~401 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~401 ),
	.datad(\openmips0|id_ex0|ex_reg2~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~39 ),
	.regout(\openmips0|regfile1|regs[7][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][0] .lut_mask = "4044";
defparam \openmips0|regfile1|regs[7][0] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][0] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][0] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][0] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N2
maxii_lcell \openmips0|regfile1|regs[6][2]~402 (
// Equation(s):
// \openmips0|regfile1|regs[6][2]~402_combout  = \rst~combout  # \openmips0|mem_wb0|wb_wreg~regout  & !\openmips0|mem_wb0|wb_wd [0] & \openmips0|mem_wb0|wb_wd [1]

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wreg~regout ),
	.datab(\openmips0|mem_wb0|wb_wd [0]),
	.datac(\openmips0|mem_wb0|wb_wd [1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs[6][2]~402_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][2]~402 .lut_mask = "ff20";
defparam \openmips0|regfile1|regs[6][2]~402 .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][2]~402 .output_mode = "comb_only";
defparam \openmips0|regfile1|regs[6][2]~402 .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][2]~402 .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[6][2]~402 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N5
maxii_lcell \openmips0|regfile1|regs[6][0] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~19  = \rst~combout  & (M1_regs[6][0]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & \openmips0|regfile1|regs[7][0]~regout  # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][0]))
// \openmips0|regfile1|regs[6][0]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~19 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~401 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][0]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~401 ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~19 ),
	.regout(\openmips0|regfile1|regs[6][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][0] .lut_mask = "e2f0";
defparam \openmips0|regfile1|regs[6][0] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][0] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][0] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][0] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~38 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~38_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][0]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs[6][0]~regout ),
	.datad(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~38 .lut_mask = "ec00";
defparam \openmips0|id_ex0|ex_reg2~38 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~38 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~38 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~38 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~38 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N5
maxii_lcell \openmips0|id_ex0|ex_reg2~40 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~40_combout  = \openmips0|id_ex0|ex_reg2~38_combout  & (\openmips0|id_ex0|ex_reg2~39  # !\openmips0|id0|reg2_addr_o[0]~3_combout ) # !\openmips0|id_ex0|ex_reg2~38_combout  & \openmips0|id0|reg2_addr_o[0]~3_combout  & 
// !\openmips0|id_ex0|ex_reg2~39  & \openmips0|regfile1|regs[1][0]~regout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~38_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~39 ),
	.datad(\openmips0|regfile1|regs[1][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~40 .lut_mask = "a6a2";
defparam \openmips0|id_ex0|ex_reg2~40 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~40 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~40 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~40 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N8
maxii_lcell \openmips0|id0|imm[7]~8 (
// Equation(s):
// \openmips0|id0|imm[7]~8_combout  = \openmips0|if_id0|id_inst [0] & \openmips0|if_id0|id_inst [11] & !\rst~combout  & \openmips0|if_id0|id_inst [12]

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [0]),
	.datab(\openmips0|if_id0|id_inst [11]),
	.datac(\rst~combout ),
	.datad(\openmips0|if_id0|id_inst [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[7]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[7]~8 .lut_mask = "0800";
defparam \openmips0|id0|imm[7]~8 .operation_mode = "normal";
defparam \openmips0|id0|imm[7]~8 .output_mode = "comb_only";
defparam \openmips0|id0|imm[7]~8 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[7]~8 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[7]~8 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~41 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~41_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & \openmips0|id_ex0|ex_reg2[1]~37_combout  # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout  & \openmips0|id_ex0|ex_reg2~40_combout  # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id0|imm[7]~8_combout ))

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~40_combout ),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~41 .lut_mask = "d9c8";
defparam \openmips0|id_ex0|ex_reg2~41 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~41 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~41 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~41 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N8
maxii_lcell \openmips0|id_ex0|ex_reg2~42 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~42_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~41_combout  & \openmips0|mem_wb0|wb_wdata [0] # !\openmips0|id_ex0|ex_reg2~41_combout  & (\openmips0|mem_wb0|wb_wdata~16 )) # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~41_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [0]),
	.datab(\openmips0|mem_wb0|wb_wdata~16 ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~42 .lut_mask = "afc0";
defparam \openmips0|id_ex0|ex_reg2~42 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~42 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~42 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~42 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~42 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N9
maxii_lcell \openmips0|id_ex0|ex_reg2[0] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [0] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux15~2_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~42_combout )), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|ex0|Mux15~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[0] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg2[0] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[0] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[0] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[0] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N5
maxii_lcell \openmips0|id_ex0|ex_aluop[5] (
// Equation(s):
// \openmips0|id_ex0|ex_aluop [5] = DFFEAS(\openmips0|if_id0|id_inst [11] & \openmips0|if_id0|id_inst [0], GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [11]),
	.datad(\openmips0|if_id0|id_inst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_aluop [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[5] .lut_mask = "f000";
defparam \openmips0|id_ex0|ex_aluop[5] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_aluop[5] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_aluop[5] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_aluop[5] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_aluop[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N4
maxii_lcell \openmips0|id0|WideOr1~0 (
// Equation(s):
// \openmips0|id0|WideOr1~0_combout  = \openmips0|if_id0|id_inst [11] & (\openmips0|if_id0|id_inst [0]) # !\openmips0|if_id0|id_inst [11] & \openmips0|if_id0|id_inst [12] & !\openmips0|if_id0|id_inst [0]

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [12]),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [11]),
	.datad(\openmips0|if_id0|id_inst [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|WideOr1~0 .lut_mask = "f00a";
defparam \openmips0|id0|WideOr1~0 .operation_mode = "normal";
defparam \openmips0|id0|WideOr1~0 .output_mode = "comb_only";
defparam \openmips0|id0|WideOr1~0 .register_cascade_mode = "off";
defparam \openmips0|id0|WideOr1~0 .sum_lutc_input = "datac";
defparam \openmips0|id0|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N0
maxii_lcell \openmips0|id_ex0|ex_alusel[2] (
// Equation(s):
// \openmips0|id_ex0|ex_alusel [2] = DFFEAS(!\openmips0|id_ex0|ex_alusel~3_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_alusel~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_alusel [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[2] .lut_mask = "0f0f";
defparam \openmips0|id_ex0|ex_alusel[2] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_alusel[2] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_alusel[2] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_alusel[2] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_alusel[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N3
maxii_lcell \openmips0|ex0|Mux15~0 (
// Equation(s):
// \openmips0|ex0|Mux15~0_combout  = !\rst~combout  & !\openmips0|id_ex0|ex_alusel [2] & \openmips0|id_ex0|ex_wreg~regout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|id_ex0|ex_alusel [2]),
	.datad(\openmips0|id_ex0|ex_wreg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux15~0 .lut_mask = "0300";
defparam \openmips0|ex0|Mux15~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux15~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux15~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux15~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux15~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N7
maxii_lcell \openmips0|id_ex0|ex_aluop[0] (
// Equation(s):
// \openmips0|ex0|Mux15~1  = \openmips0|ex0|Mux15~0_combout  & (\openmips0|id_ex0|ex_alusel [1] & !\openmips0|id_ex0|ex_aluop [5] & !G1_ex_aluop[0] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_aluop [5] & G1_ex_aluop[0])

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_alusel [1]),
	.datab(\openmips0|id_ex0|ex_aluop [5]),
	.datac(\openmips0|id0|WideOr1~0_combout ),
	.datad(\openmips0|ex0|Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux15~1 ),
	.regout(\openmips0|id_ex0|ex_aluop [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[0] .lut_mask = "4200";
defparam \openmips0|id_ex0|ex_aluop[0] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_aluop[0] .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_aluop[0] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_aluop[0] .sum_lutc_input = "qfbk";
defparam \openmips0|id_ex0|ex_aluop[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N7
maxii_lcell \openmips0|id0|always1~7 (
// Equation(s):
// \openmips0|id0|always1~7_combout  = \openmips0|id0|always1~6  & !\openmips0|id_ex0|ex_wreg~1_combout  & (\openmips0|id0|reg1_addr_o[0]~3_combout  $ !\openmips0|id_ex0|ex_wd [0])

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_wd [0]),
	.datac(\openmips0|id0|always1~6 ),
	.datad(\openmips0|id_ex0|ex_wreg~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always1~7 .lut_mask = "0090";
defparam \openmips0|id0|always1~7 .operation_mode = "normal";
defparam \openmips0|id0|always1~7 .output_mode = "comb_only";
defparam \openmips0|id0|always1~7 .register_cascade_mode = "off";
defparam \openmips0|id0|always1~7 .sum_lutc_input = "datac";
defparam \openmips0|id0|always1~7 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N9
maxii_lcell \openmips0|id0|WideOr0~0 (
// Equation(s):
// \openmips0|id0|WideOr0~0_combout  = !\openmips0|if_id0|id_inst [0] & (!\openmips0|if_id0|id_inst [12]) # !\openmips0|if_id0|id_inst [11]

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [0]),
	.datab(\openmips0|if_id0|id_inst [11]),
	.datac(vcc),
	.datad(\openmips0|if_id0|id_inst [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|WideOr0~0 .lut_mask = "3377";
defparam \openmips0|id0|WideOr0~0 .operation_mode = "normal";
defparam \openmips0|id0|WideOr0~0 .output_mode = "comb_only";
defparam \openmips0|id0|WideOr0~0 .register_cascade_mode = "off";
defparam \openmips0|id0|WideOr0~0 .sum_lutc_input = "datac";
defparam \openmips0|id0|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y1_N8
maxii_lcell \openmips0|id0|always1~4 (
// Equation(s):
// \openmips0|id0|always1~4_combout  = \rst~combout  # \openmips0|ex_mem0|mem_wd [1] $ \openmips0|if_id0|id_inst [1] # !\openmips0|ex_mem0|mem_wreg~regout 

	.clk(gnd),
	.dataa(\openmips0|ex_mem0|mem_wreg~regout ),
	.datab(\openmips0|ex_mem0|mem_wd [1]),
	.datac(\openmips0|if_id0|id_inst [1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always1~4 .lut_mask = "ff7d";
defparam \openmips0|id0|always1~4 .operation_mode = "normal";
defparam \openmips0|id0|always1~4 .output_mode = "comb_only";
defparam \openmips0|id0|always1~4 .register_cascade_mode = "off";
defparam \openmips0|id0|always1~4 .sum_lutc_input = "datac";
defparam \openmips0|id0|always1~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N5
maxii_lcell \openmips0|id0|always1~5 (
// Equation(s):
// \openmips0|id0|always1~5_combout  = \openmips0|id_ex0|ex_wreg~1_combout  # \openmips0|id0|always1~4_combout  # \openmips0|id0|reg1_addr_o[0]~3_combout  $ \openmips0|mem_wb0|wb_wd~5_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|mem_wb0|wb_wd~5_combout ),
	.datac(\openmips0|id_ex0|ex_wreg~1_combout ),
	.datad(\openmips0|id0|always1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|always1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|always1~5 .lut_mask = "fff6";
defparam \openmips0|id0|always1~5 .operation_mode = "normal";
defparam \openmips0|id0|always1~5 .output_mode = "comb_only";
defparam \openmips0|id0|always1~5 .register_cascade_mode = "off";
defparam \openmips0|id0|always1~5 .sum_lutc_input = "datac";
defparam \openmips0|id0|always1~5 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N0
maxii_lcell \openmips0|id_ex0|ex_reg1[12]~24 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[12]~24_combout  = !\openmips0|id0|always1~7_combout  & \openmips0|id0|always1~5_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|id0|always1~7_combout ),
	.datac(\openmips0|id0|always1~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12]~24 .lut_mask = "3030";
defparam \openmips0|id_ex0|ex_reg1[12]~24 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[12]~24 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[12]~24 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[12]~24 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[12]~24 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y5_N4
maxii_lcell \openmips0|id_ex0|ex_reg1[0]~25 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~25_combout  = !\openmips0|if_id0|id_inst [1] & !\openmips0|if_id0|id_inst [8]

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [1]),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0]~25 .lut_mask = "000f";
defparam \openmips0|id_ex0|ex_reg1[0]~25 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0]~25 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[0]~25 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0]~25 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0]~25 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N6
maxii_lcell \openmips0|id_ex0|ex_reg1[0]~26 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~26_combout  = \rst~combout  # !\openmips0|id0|WideOr0~0_combout  & \openmips0|id_ex0|ex_reg1[12]~24_combout  & \openmips0|id_ex0|ex_reg1[0]~25_combout 

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\openmips0|id0|WideOr0~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0]~26 .lut_mask = "baaa";
defparam \openmips0|id_ex0|ex_reg1[0]~26 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0]~26 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[0]~26 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0]~26 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0]~26 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N2
maxii_lcell \openmips0|id_ex0|ex_reg1[0]~17 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~17_combout  = !\openmips0|id_ex0|ex_wreg~1_combout  & \openmips0|id_ex0|ex_reg1[0]~16  & (\openmips0|id0|reg1_addr_o[0]~3_combout  $ !\openmips0|mem_wb0|wb_wd [0])

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|mem_wb0|wb_wd [0]),
	.datac(\openmips0|id_ex0|ex_wreg~1_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0]~17 .lut_mask = "0900";
defparam \openmips0|id_ex0|ex_reg1[0]~17 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0]~17 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[0]~17 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0]~17 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0]~17 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N3
maxii_lcell \openmips0|id_ex0|ex_reg1[0]~18 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~18_combout  = !\openmips0|id_ex0|ex_wreg~1_combout  & \openmips0|id_ex0|ex_reg1[0]~17_combout  # !\openmips0|id0|always1~5_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_wreg~1_combout ),
	.datab(vcc),
	.datac(\openmips0|id0|always1~5_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0]~18 .lut_mask = "5f0f";
defparam \openmips0|id_ex0|ex_reg1[0]~18 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0]~18 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[0]~18 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0]~18 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0]~18 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N5
maxii_lcell \openmips0|id_ex0|ex_reg1[0]~21 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[0]~21_combout  = !\openmips0|id_ex0|ex_wreg~1_combout  & (\openmips0|id0|always1~4_combout  # \openmips0|mem_wb0|wb_wd~5_combout  $ \openmips0|id0|reg1_addr_o[0]~3_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wd~5_combout ),
	.datab(\openmips0|id0|always1~4_combout ),
	.datac(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(\openmips0|id_ex0|ex_wreg~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0]~21 .lut_mask = "00de";
defparam \openmips0|id_ex0|ex_reg1[0]~21 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0]~21 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[0]~21 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0]~21 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0]~21 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~20 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~20_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~19 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][0]~regout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[1][0]~regout ),
	.datac(\openmips0|id_ex0|ex_reg1~19 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~20 .lut_mask = "f088";
defparam \openmips0|id_ex0|ex_reg1~20 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~20 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~20 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~20 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~20 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~22 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~22_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout  # \openmips0|id_ex0|ex_reg1~20_combout ) # !\openmips0|id_ex0|ex_reg1[0]~21_combout  & \openmips0|id0|imm[7]~8_combout  & 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datab(\openmips0|id0|imm[7]~8_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~22 .lut_mask = "aea4";
defparam \openmips0|id_ex0|ex_reg1~22 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~22 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~22 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~22 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~22 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N9
maxii_lcell \openmips0|id_ex0|ex_reg1~23 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~23_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~22_combout  & (\openmips0|mem_wb0|wb_wdata [0]) # !\openmips0|id_ex0|ex_reg1~22_combout  & \openmips0|mem_wb0|wb_wdata~16 ) # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~22_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~16 ),
	.datab(\openmips0|mem_wb0|wb_wdata [0]),
	.datac(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~23 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg1~23 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~23 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~23 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~23 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~23 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N2
maxii_lcell \openmips0|id_ex0|ex_reg1[0] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [0] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux15~2_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~23_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always1~7_combout ),
	.datab(\openmips0|ex0|Mux15~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg1[0] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[0] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[0] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[0] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N1
maxii_lcell \openmips0|ex0|Mux15~2 (
// Equation(s):
// \openmips0|ex0|Mux15~2_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [0] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [0])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_alusel [1]),
	.datab(\openmips0|id_ex0|ex_reg2 [0]),
	.datac(\openmips0|ex0|Mux15~1 ),
	.datad(\openmips0|id_ex0|ex_reg1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux15~2 .lut_mask = "d0c0";
defparam \openmips0|ex0|Mux15~2 .operation_mode = "normal";
defparam \openmips0|ex0|Mux15~2 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux15~2 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux15~2 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux15~2 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N4
maxii_lcell \openmips0|ex_mem0|mem_wdata[0] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~16  = E1_mem_wdata[0] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux15~2_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~16 ),
	.regout(\openmips0|ex_mem0|mem_wdata [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[0] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[0] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[0] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[0] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[0] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[0] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y4_N8
maxii_lcell \openmips0|regfile1|regs[1][8]~385 (
// Equation(s):
// \openmips0|regfile1|regs[1][8]~385_combout  = \rst~combout  # \openmips0|mem_wb0|wb_wreg~regout  & \openmips0|mem_wb0|wb_wd [0] & !\openmips0|mem_wb0|wb_wd [1]

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wreg~regout ),
	.datab(\openmips0|mem_wb0|wb_wd [0]),
	.datac(\openmips0|mem_wb0|wb_wd [1]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs[1][8]~385_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][8]~385 .lut_mask = "ff08";
defparam \openmips0|regfile1|regs[1][8]~385 .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][8]~385 .output_mode = "comb_only";
defparam \openmips0|regfile1|regs[1][8]~385 .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][8]~385 .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[1][8]~385 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N3
maxii_lcell \openmips0|regfile1|regs[1][0] (
// Equation(s):
// \openmips0|regfile1|regs[1][0]~regout  = DFFEAS(\rst~combout  # \openmips0|mem_wb0|wb_wdata [0], GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|mem_wb0|wb_wdata [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][0] .lut_mask = "ffcc";
defparam \openmips0|regfile1|regs[1][0] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][0] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[1][0] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][0] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[1][0] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y1_N2
maxii_lcell \openmips0|id0|imm[1]~9 (
// Equation(s):
// \openmips0|id0|imm[1]~9_combout  = \openmips0|if_id0|id_inst [1] & \openmips0|id0|imm[7]~8_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [1]),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[1]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[1]~9 .lut_mask = "f000";
defparam \openmips0|id0|imm[1]~9 .operation_mode = "normal";
defparam \openmips0|id0|imm[1]~9 .output_mode = "comb_only";
defparam \openmips0|id0|imm[1]~9 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[1]~9 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[1]~9 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N6
maxii_lcell \openmips0|id_ex0|ex_reg1~30 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~30_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout ) # !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout  & \openmips0|mem_wb0|wb_wdata~17  # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id0|imm[1]~9_combout ))

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~17 ),
	.datab(\openmips0|id0|imm[1]~9_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~30 .lut_mask = "fa0c";
defparam \openmips0|id_ex0|ex_reg1~30 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~30 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~30 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~30 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~30 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N8
maxii_lcell \openmips0|mem_wb0|wb_wdata[1] (
// Equation(s):
// \openmips0|regfile1|regs~386  = !\rst~combout  & (K1_wb_wdata[1])
// \openmips0|mem_wb0|wb_wdata [1] = DFFEAS(\openmips0|regfile1|regs~386 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~386 ),
	.regout(\openmips0|mem_wb0|wb_wdata [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[1] .lut_mask = "5050";
defparam \openmips0|mem_wb0|wb_wdata[1] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[1] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[1] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[1] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y6_N0
maxii_lcell \openmips0|regfile1|regs[7][1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~46  = \openmips0|if_id0|id_inst [7] & !\rst~combout  & (M1_regs[7][1] # !\openmips0|id_ex0|ex_reg2~45 )
// \openmips0|regfile1|regs[7][1]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~46 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~386 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [7]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~386 ),
	.datad(\openmips0|id_ex0|ex_reg2~45 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~46 ),
	.regout(\openmips0|regfile1|regs[7][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][1] .lut_mask = "2022";
defparam \openmips0|regfile1|regs[7][1] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][1] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][1] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][1] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N2
maxii_lcell \openmips0|regfile1|regs[6][1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~45  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (M1_regs[6][1] # \openmips0|id0|reg2_addr_o[0]~3_combout  # !\openmips0|id0|reg2_addr_o[2]~4_combout )
// \openmips0|regfile1|regs[6][1]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~45 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~386 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|regfile1|regs~386 ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~45 ),
	.regout(\openmips0|regfile1|regs[6][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][1] .lut_mask = "ccc4";
defparam \openmips0|regfile1|regs[6][1] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][1] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][1] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][1] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~28 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~28_combout  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & (\openmips0|regfile1|regs[6][1]~regout ) # !\rst~combout  & \openmips0|regfile1|regs[7][1]~regout ) # !\openmips0|if_id0|id_inst [8] & 
// (\openmips0|regfile1|regs[6][1]~regout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[7][1]~regout ),
	.datab(\openmips0|regfile1|regs[6][1]~regout ),
	.datac(\openmips0|if_id0|id_inst [8]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~28 .lut_mask = "ccac";
defparam \openmips0|id_ex0|ex_reg1~28 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~28 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~28 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~28 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~28 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N7
maxii_lcell \openmips0|id_ex0|ex_reg1~29 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~29_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id_ex0|ex_reg1~28_combout  # !\openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|regfile1|regs[1][1]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datab(\openmips0|regfile1|regs[1][1]~regout ),
	.datac(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~29 .lut_mask = "aac0";
defparam \openmips0|id_ex0|ex_reg1~29 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~29 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~29 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~29 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~29 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N7
maxii_lcell \openmips0|id_ex0|ex_reg1~31 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~31_combout  = \openmips0|id_ex0|ex_reg1~30_combout  & (\openmips0|mem_wb0|wb_wdata [1] # !\openmips0|id_ex0|ex_reg1[0]~21_combout ) # !\openmips0|id_ex0|ex_reg1~30_combout  & (\openmips0|id_ex0|ex_reg1[0]~21_combout  & 
// \openmips0|id_ex0|ex_reg1~29_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [1]),
	.datac(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~31 .lut_mask = "da8a";
defparam \openmips0|id_ex0|ex_reg1~31 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~31 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~31 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~31 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~31 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg1[1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [1] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux14~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~31_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|ex0|Mux14~0_combout ),
	.datab(\openmips0|id0|always1~7_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[1] .lut_mask = "0b08";
defparam \openmips0|id_ex0|ex_reg1[1] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[1] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[1] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[1] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y6_N1
maxii_lcell \openmips0|regfile1|regs[1][1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~47  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~45  & (\openmips0|id_ex0|ex_reg2~46 ) # !\openmips0|id_ex0|ex_reg2~45  & M1_regs[1][1] & !\openmips0|id_ex0|ex_reg2~46 ) # 
// !\openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~45 
// \openmips0|regfile1|regs[1][1]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~47 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~386 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~45 ),
	.datac(\openmips0|regfile1|regs~386 ),
	.datad(\openmips0|id_ex0|ex_reg2~46 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~47 ),
	.regout(\openmips0|regfile1|regs[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][1] .lut_mask = "cc64";
defparam \openmips0|regfile1|regs[1][1] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][1] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][1] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][1] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y7_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~48 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~48_combout  = \openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2[1]~36_combout  # \openmips0|id_ex0|ex_reg2~47 ) # !\openmips0|id_ex0|ex_reg2[1]~37_combout  & \openmips0|id0|imm[1]~9_combout  & 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|imm[1]~9_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~47 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~48 .lut_mask = "cec2";
defparam \openmips0|id_ex0|ex_reg2~48 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~48 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~48 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~48 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~48 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N8
maxii_lcell \openmips0|id_ex0|ex_reg2~49 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~49_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~48_combout  & (\openmips0|mem_wb0|wb_wdata [1]) # !\openmips0|id_ex0|ex_reg2~48_combout  & \openmips0|mem_wb0|wb_wdata~17 ) # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~48_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~17 ),
	.datab(\openmips0|mem_wb0|wb_wdata [1]),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~49 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg2~49 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~49 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~49 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~49 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~49 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N9
maxii_lcell \openmips0|id_ex0|ex_reg2[1] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [1] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux14~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~49_combout )), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datac(\openmips0|ex0|Mux14~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[1] .lut_mask = "3120";
defparam \openmips0|id_ex0|ex_reg2[1] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[1] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[1] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[1] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[1] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N0
maxii_lcell \openmips0|ex0|Mux14~0 (
// Equation(s):
// \openmips0|ex0|Mux14~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [1] # \openmips0|id_ex0|ex_reg1 [1] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [1]),
	.datab(\openmips0|id_ex0|ex_alusel [1]),
	.datac(\openmips0|id_ex0|ex_reg2 [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux14~0 .lut_mask = "f200";
defparam \openmips0|ex0|Mux14~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux14~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux14~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux14~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N3
maxii_lcell \openmips0|ex_mem0|mem_wdata[1] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~17  = !\rst~combout  & (E1_mem_wdata[1])

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux14~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~17 ),
	.regout(\openmips0|ex_mem0|mem_wdata [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[1] .lut_mask = "5050";
defparam \openmips0|ex_mem0|mem_wdata[1] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[1] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[1] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[1] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[1] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N2
maxii_lcell \openmips0|mem_wb0|wb_wdata[2] (
// Equation(s):
// \openmips0|regfile1|regs~387  = K1_wb_wdata[2] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [2] = DFFEAS(\openmips0|regfile1|regs~387 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~18 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~18 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~387 ),
	.regout(\openmips0|mem_wb0|wb_wdata [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[2] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[2] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[2] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[2] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[2] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y5_N6
maxii_lcell \openmips0|regfile1|regs[6][2] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~33  = \rst~combout  & (M1_regs[6][2]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & \openmips0|regfile1|regs[7][2]~regout  # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][2]))
// \openmips0|regfile1|regs[6][2]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~33 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~387 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][2]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~387 ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~33 ),
	.regout(\openmips0|regfile1|regs[6][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][2] .lut_mask = "e2f0";
defparam \openmips0|regfile1|regs[6][2] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][2] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][2] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][2] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y7_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~52 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~52_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|regfile1|regs[6][2]~regout  & \openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[6][2]~regout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~52 .lut_mask = "ea00";
defparam \openmips0|id_ex0|ex_reg2~52 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~52 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~52 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~52 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~52 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y7_N8
maxii_lcell \openmips0|regfile1|regs[7][2] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~53  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~52_combout  & (!M1_regs[7][2]) # !\openmips0|id_ex0|ex_reg2~52_combout  & \openmips0|regfile1|regs[1][2]~regout )
// \openmips0|regfile1|regs[7][2]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~53 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~387 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[1][2]~regout ),
	.datac(\openmips0|regfile1|regs~387 ),
	.datad(\openmips0|id_ex0|ex_reg2~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~53 ),
	.regout(\openmips0|regfile1|regs[7][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][2] .lut_mask = "0a88";
defparam \openmips0|regfile1|regs[7][2] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][2] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][2] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][2] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X3_Y4_N4
maxii_lcell \openmips0|regfile1|regs[1][2] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~34  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~33 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & M1_regs[1][2]
// \openmips0|regfile1|regs[1][2]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~34 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~387 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datac(\openmips0|regfile1|regs~387 ),
	.datad(\openmips0|id_ex0|ex_reg1~33 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~34 ),
	.regout(\openmips0|regfile1|regs[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][2] .lut_mask = "ec20";
defparam \openmips0|regfile1|regs[1][2] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][2] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][2] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][2] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y2_N6
maxii_lcell \inst_rom0|Mux13~3 (
// Equation(s):
// \inst_rom0|Mux13~3_combout  = \openmips0|pc_reg0|pc [2] # \openmips0|pc_reg0|pc [3] # !\openmips0|pc_reg0|pc [0] & \openmips0|pc_reg0|pc [1]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [2]),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|pc [0]),
	.datad(\openmips0|pc_reg0|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux13~3 .lut_mask = "efee";
defparam \inst_rom0|Mux13~3 .operation_mode = "normal";
defparam \inst_rom0|Mux13~3 .output_mode = "comb_only";
defparam \inst_rom0|Mux13~3 .register_cascade_mode = "off";
defparam \inst_rom0|Mux13~3 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux13~3 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y2_N2
maxii_lcell \inst_rom0|Mux13~4 (
// Equation(s):
// \inst_rom0|Mux13~4_combout  = \openmips0|pc_reg0|pc [5] # \openmips0|pc_reg0|pc [6] # \inst_rom0|Mux13~3_combout  # \openmips0|pc_reg0|pc [4]

	.clk(gnd),
	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\openmips0|pc_reg0|pc [6]),
	.datac(\inst_rom0|Mux13~3_combout ),
	.datad(\openmips0|pc_reg0|pc [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst_rom0|Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst_rom0|Mux13~4 .lut_mask = "fffe";
defparam \inst_rom0|Mux13~4 .operation_mode = "normal";
defparam \inst_rom0|Mux13~4 .output_mode = "comb_only";
defparam \inst_rom0|Mux13~4 .register_cascade_mode = "off";
defparam \inst_rom0|Mux13~4 .sum_lutc_input = "datac";
defparam \inst_rom0|Mux13~4 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N0
maxii_lcell \openmips0|if_id0|id_inst[2] (
// Equation(s):
// \openmips0|if_id0|id_inst [2] = DFFEAS(\openmips0|pc_reg0|ce~regout  & !\inst_rom0|Mux13~4_combout , GLOBAL(\clk~combout ), VCC, , , , , \rst~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|pc_reg0|ce~regout ),
	.datac(\inst_rom0|Mux13~4_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|if_id0|id_inst [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[2] .lut_mask = "0c0c";
defparam \openmips0|if_id0|id_inst[2] .operation_mode = "normal";
defparam \openmips0|if_id0|id_inst[2] .output_mode = "reg_only";
defparam \openmips0|if_id0|id_inst[2] .register_cascade_mode = "off";
defparam \openmips0|if_id0|id_inst[2] .sum_lutc_input = "datac";
defparam \openmips0|if_id0|id_inst[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N7
maxii_lcell \openmips0|id0|imm[2]~10 (
// Equation(s):
// \openmips0|id0|imm[2]~10_combout  = \openmips0|if_id0|id_inst [2] & \openmips0|id0|imm[7]~8_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [2]),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[2]~10 .lut_mask = "f000";
defparam \openmips0|id0|imm[2]~10 .operation_mode = "normal";
defparam \openmips0|id0|imm[2]~10 .output_mode = "comb_only";
defparam \openmips0|id0|imm[2]~10 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[2]~10 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[2]~10 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N9
maxii_lcell \openmips0|id_ex0|ex_reg1~35 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~35_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~34  # \openmips0|id_ex0|ex_reg1[0]~18_combout ) # !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id0|imm[2]~10_combout  & 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1~34 ),
	.datab(\openmips0|id0|imm[2]~10_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~35 .lut_mask = "f0ac";
defparam \openmips0|id_ex0|ex_reg1~35 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~35 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~35 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~35 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~35 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N2
maxii_lcell \openmips0|id_ex0|ex_reg1~36 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~36_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~35_combout  & \openmips0|mem_wb0|wb_wdata [2] # !\openmips0|id_ex0|ex_reg1~35_combout  & (\openmips0|mem_wb0|wb_wdata~18 )) # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~35_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [2]),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~18 ),
	.datad(\openmips0|id_ex0|ex_reg1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~36 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~36 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~36 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~36 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~36 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~36 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N3
maxii_lcell \openmips0|id_ex0|ex_reg1[2] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [2] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux13~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~36_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|ex0|Mux13~0_combout ),
	.datab(\openmips0|id0|always1~7_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[2] .lut_mask = "0b08";
defparam \openmips0|id_ex0|ex_reg1[2] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[2] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[2] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[2] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y7_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~54 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~54_combout  = \openmips0|id_ex0|ex_reg2~53  & (\rst~combout  # !\openmips0|if_id0|id_inst [7]) # !\openmips0|id_ex0|ex_reg2~53  & \openmips0|id_ex0|ex_reg2~52_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~52_combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\rst~combout ),
	.datad(\openmips0|id_ex0|ex_reg2~53 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~54 .lut_mask = "f3aa";
defparam \openmips0|id_ex0|ex_reg2~54 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~54 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~54 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~54 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~54 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N0
maxii_lcell \openmips0|id_ex0|ex_reg2~51 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~51_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|mem_wb0|wb_wdata~18  # \openmips0|id_ex0|ex_reg2[1]~37_combout ) # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & \openmips0|id0|imm[2]~10_combout  & 
// (!\openmips0|id_ex0|ex_reg2[1]~37_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|imm[2]~10_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata~18 ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~51 .lut_mask = "f0ca";
defparam \openmips0|id_ex0|ex_reg2~51 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~51 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~51 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~51 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~51 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~55 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~55_combout  = \openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~51_combout  & \openmips0|mem_wb0|wb_wdata [2] # !\openmips0|id_ex0|ex_reg2~51_combout  & (\openmips0|id_ex0|ex_reg2~54_combout )) # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~51_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [2]),
	.datab(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~54_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~55 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg2~55 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~55 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~55 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~55 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~55 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N2
maxii_lcell \openmips0|id_ex0|ex_reg2[2] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [2] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux13~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~55_combout )), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datac(\openmips0|ex0|Mux13~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[2] .lut_mask = "3120";
defparam \openmips0|id_ex0|ex_reg2[2] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[2] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[2] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[2] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[2] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N5
maxii_lcell \openmips0|ex0|Mux13~0 (
// Equation(s):
// \openmips0|ex0|Mux13~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [2] # \openmips0|id_ex0|ex_reg1 [2] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [2]),
	.datab(\openmips0|id_ex0|ex_alusel [1]),
	.datac(\openmips0|id_ex0|ex_reg2 [2]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux13~0 .lut_mask = "f200";
defparam \openmips0|ex0|Mux13~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux13~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux13~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux13~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X3_Y4_N1
maxii_lcell \openmips0|ex_mem0|mem_wdata[2] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~18  = E1_mem_wdata[2] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux13~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~18 ),
	.regout(\openmips0|ex_mem0|mem_wdata [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[2] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[2] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[2] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[2] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[2] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[2] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N5
maxii_lcell \openmips0|id_ex0|ex_reg2~136 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~136_combout  = \openmips0|if_id0|id_inst [7] & (!\rst~combout )

	.clk(gnd),
	.dataa(vcc),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(vcc),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~136_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~136 .lut_mask = "00cc";
defparam \openmips0|id_ex0|ex_reg2~136 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~136 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~136 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~136 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~136 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N7
maxii_lcell \openmips0|regfile1|regs[6][3] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~38  = \rst~combout  & (M1_regs[6][3]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & \openmips0|regfile1|regs[7][3]~regout  # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][3]))
// \openmips0|regfile1|regs[6][3]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~38 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~388 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|regfile1|regs[7][3]~regout ),
	.datac(\openmips0|regfile1|regs~388 ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~38 ),
	.regout(\openmips0|regfile1|regs[6][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][3] .lut_mask = "e4f0";
defparam \openmips0|regfile1|regs[6][3] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][3] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][3] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][3] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~39 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~39_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~38 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][3]~regout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[1][3]~regout ),
	.datac(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~39 .lut_mask = "f808";
defparam \openmips0|id_ex0|ex_reg1~39 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~39 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~39 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~39 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~39 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N9
maxii_lcell \openmips0|mem_wb0|wb_wdata[3] (
// Equation(s):
// \openmips0|regfile1|regs~388  = !\rst~combout  & (K1_wb_wdata[3])
// \openmips0|mem_wb0|wb_wdata [3] = DFFEAS(\openmips0|regfile1|regs~388 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~19 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~19 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~388 ),
	.regout(\openmips0|mem_wb0|wb_wdata [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[3] .lut_mask = "5050";
defparam \openmips0|mem_wb0|wb_wdata[3] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[3] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[3] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[3] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~40 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~40_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|mem_wb0|wb_wdata~19  # \openmips0|id_ex0|ex_reg1[0]~21_combout ) # !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id0|imm[2]~10_combout  & 
// !\openmips0|id_ex0|ex_reg1[0]~21_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~19 ),
	.datab(\openmips0|id0|imm[2]~10_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~40 .lut_mask = "f0ac";
defparam \openmips0|id_ex0|ex_reg1~40 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~40 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~40 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~40 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~40 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~41 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~41_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~40_combout  & (\openmips0|mem_wb0|wb_wdata [3]) # !\openmips0|id_ex0|ex_reg1~40_combout  & \openmips0|id_ex0|ex_reg1~39_combout ) # 
// !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~40_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~39_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [3]),
	.datad(\openmips0|id_ex0|ex_reg1~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~41 .lut_mask = "f588";
defparam \openmips0|id_ex0|ex_reg1~41 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~41 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~41 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~41 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~41 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg1[3] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [3] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux12~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~41_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|ex0|Mux12~0_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~41_combout ),
	.datac(\openmips0|id0|always1~7_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[3] .lut_mask = "00ac";
defparam \openmips0|id_ex0|ex_reg1[3] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[3] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[3] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[3] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N4
maxii_lcell \openmips0|regfile1|regs[1][3] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~58  = \openmips0|id_ex0|ex_reg2~136_combout  & (\openmips0|id_ex0|ex_reg2~57  $ (!\openmips0|id0|reg2_addr_o[1]~5_combout )) # !\openmips0|id_ex0|ex_reg2~136_combout  & \openmips0|id_ex0|ex_reg2~57  & M1_regs[1][3] & 
// !\openmips0|id0|reg2_addr_o[1]~5_combout 
// \openmips0|regfile1|regs[1][3]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~58 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~388 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2~136_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~57 ),
	.datac(\openmips0|regfile1|regs~388 ),
	.datad(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~58 ),
	.regout(\openmips0|regfile1|regs[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][3] .lut_mask = "8862";
defparam \openmips0|regfile1|regs[1][3] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][3] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][3] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][3] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y4_N5
maxii_lcell \openmips0|id_ex0|ex_reg2~59 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~59_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout ) # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~58 ) # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & \openmips0|id0|imm[2]~10_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datab(\openmips0|id0|imm[2]~10_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~58 ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~59 .lut_mask = "fa44";
defparam \openmips0|id_ex0|ex_reg2~59 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~59 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~59 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~59 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~59 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~60 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~60_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~59_combout  & (\openmips0|mem_wb0|wb_wdata [3]) # !\openmips0|id_ex0|ex_reg2~59_combout  & \openmips0|mem_wb0|wb_wdata~19 ) # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~59_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~19 ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [3]),
	.datad(\openmips0|id_ex0|ex_reg2~59_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~60 .lut_mask = "f388";
defparam \openmips0|id_ex0|ex_reg2~60 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~60 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~60 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~60 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~60 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N7
maxii_lcell \openmips0|id_ex0|ex_reg2[3] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [3] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux12~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~60_combout )), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|ex0|Mux12~0_combout ),
	.datab(\openmips0|id0|always2~7_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[3] .lut_mask = "0b08";
defparam \openmips0|id_ex0|ex_reg2[3] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[3] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[3] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[3] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[3] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N3
maxii_lcell \openmips0|ex0|Mux12~0 (
// Equation(s):
// \openmips0|ex0|Mux12~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [3] # \openmips0|id_ex0|ex_reg1 [3] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [3]),
	.datab(\openmips0|id_ex0|ex_reg2 [3]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux12~0 .lut_mask = "ce00";
defparam \openmips0|ex0|Mux12~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux12~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux12~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux12~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y4_N2
maxii_lcell \openmips0|ex_mem0|mem_wdata[3] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~19  = !\rst~combout  & (E1_mem_wdata[3])

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux12~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~19 ),
	.regout(\openmips0|ex_mem0|mem_wdata [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[3] .lut_mask = "5050";
defparam \openmips0|ex_mem0|mem_wdata[3] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[3] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[3] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[3] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N2
maxii_lcell \openmips0|regfile1|regs[7][3] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~57  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  & (M1_regs[7][3]) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|regfile1|regs[6][3]~regout ) # 
// !\openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout )
// \openmips0|regfile1|regs[7][3]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~57 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~388 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|regfile1|regs[6][3]~regout ),
	.datac(\openmips0|regfile1|regs~388 ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~57 ),
	.regout(\openmips0|regfile1|regs[7][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][3] .lut_mask = "f588";
defparam \openmips0|regfile1|regs[7][3] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][3] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][3] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][3] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][3] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y7_N9
maxii_lcell \openmips0|regfile1|regs[7][4] (
// Equation(s):
// \openmips0|regfile1|regs~389  = !\rst~combout  & \openmips0|mem_wb0|wb_wdata [4]
// \openmips0|regfile1|regs[7][4]~regout  = DFFEAS(\openmips0|regfile1|regs~389 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~389 ),
	.regout(\openmips0|regfile1|regs[7][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][4] .lut_mask = "3030";
defparam \openmips0|regfile1|regs[7][4] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][4] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][4] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][4] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N6
maxii_lcell \openmips0|regfile1|regs[6][4] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~43  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & (M1_regs[6][4]) # !\rst~combout  & \openmips0|regfile1|regs[7][4]~regout ) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][4])
// \openmips0|regfile1|regs[6][4]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~43 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~389 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][4]~regout ),
	.datab(\openmips0|if_id0|id_inst [8]),
	.datac(\openmips0|regfile1|regs~389 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~43 ),
	.regout(\openmips0|regfile1|regs[6][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][4] .lut_mask = "f0b8";
defparam \openmips0|regfile1|regs[6][4] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][4] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][4] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][4] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y7_N2
maxii_lcell \openmips0|id_ex0|ex_reg2~63 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~63_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|regfile1|regs[6][4]~regout  & \openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[6][4]~regout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~63 .lut_mask = "ec00";
defparam \openmips0|id_ex0|ex_reg2~63 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~63 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~63 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~63 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~63 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y7_N4
maxii_lcell \openmips0|id_ex0|ex_reg2~64 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~64_combout  = \openmips0|if_id0|id_inst [7] & (\openmips0|regfile1|regs[1][4]~regout  & !\openmips0|id_ex0|ex_reg2~63_combout  # !\rst~combout ) # !\openmips0|if_id0|id_inst [7] & (\openmips0|regfile1|regs[1][4]~regout  & 
// !\openmips0|id_ex0|ex_reg2~63_combout )

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [7]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs[1][4]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~64 .lut_mask = "22f2";
defparam \openmips0|id_ex0|ex_reg2~64 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~64 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~64 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~64 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~64 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y7_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~65 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~65_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~64_combout  & (\openmips0|regfile1|regs[7][4]~regout  # !\openmips0|id_ex0|ex_reg2~63_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// (\openmips0|id_ex0|ex_reg2~63_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[7][4]~regout ),
	.datac(\openmips0|id_ex0|ex_reg2~64_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~65 .lut_mask = "d5a0";
defparam \openmips0|id_ex0|ex_reg2~65 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~65 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~65 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~65 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~65 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N7
maxii_lcell \openmips0|regfile1|regs[1][4] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~44  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~43 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (M1_regs[1][4])
// \openmips0|regfile1|regs[1][4]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~44 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~389 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~43 ),
	.datac(\openmips0|regfile1|regs~389 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~44 ),
	.regout(\openmips0|regfile1|regs[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][4] .lut_mask = "cca0";
defparam \openmips0|regfile1|regs[1][4] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][4] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][4] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][4] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y7_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~45 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~45_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1[0]~21_combout ) # !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~44 ) # 
// !\openmips0|id_ex0|ex_reg1[0]~21_combout  & \openmips0|id0|imm[1]~9_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|imm[1]~9_combout ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~44 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~45 .lut_mask = "f2c2";
defparam \openmips0|id_ex0|ex_reg1~45 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~45 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~45 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~45 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~45 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y7_N9
maxii_lcell \openmips0|id_ex0|ex_reg1~46 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~46_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~45_combout  & \openmips0|mem_wb0|wb_wdata [4] # !\openmips0|id_ex0|ex_reg1~45_combout  & (\openmips0|mem_wb0|wb_wdata~20 )) # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~45_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [4]),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~20 ),
	.datad(\openmips0|id_ex0|ex_reg1~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~46 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~46 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~46 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~46 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~46 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~46 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N4
maxii_lcell \openmips0|id_ex0|ex_reg1[4] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [4] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux11~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~46_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always1~7_combout ),
	.datab(\openmips0|ex0|Mux11~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[4] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg1[4] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[4] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[4] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[4] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~62 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~62_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|mem_wb0|wb_wdata~20  # \openmips0|id_ex0|ex_reg2[1]~37_combout ) # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id0|imm[1]~9_combout  & 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~20 ),
	.datab(\openmips0|id0|imm[1]~9_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~62 .lut_mask = "f0ac";
defparam \openmips0|id_ex0|ex_reg2~62 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~62 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~62 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~62 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~62 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N4
maxii_lcell \openmips0|mem_wb0|wb_wdata[4] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~66  = \openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~62_combout  & (K1_wb_wdata[4]) # !\openmips0|id_ex0|ex_reg2~62_combout  & \openmips0|id_ex0|ex_reg2~65_combout ) # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~62_combout )
// \openmips0|mem_wb0|wb_wdata [4] = DFFEAS(\openmips0|id_ex0|ex_reg2~66 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2~65_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~20 ),
	.datad(\openmips0|id_ex0|ex_reg2~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~66 ),
	.regout(\openmips0|mem_wb0|wb_wdata [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[4] .lut_mask = "f388";
defparam \openmips0|mem_wb0|wb_wdata[4] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[4] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[4] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[4] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y7_N5
maxii_lcell \openmips0|id_ex0|ex_reg2[4] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [4] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux11~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~66 )), GLOBAL(\clk~combout ), VCC, , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|ex0|Mux11~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~66 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[4] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg2[4] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[4] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[4] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[4] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[4] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N8
maxii_lcell \openmips0|ex0|Mux11~0 (
// Equation(s):
// \openmips0|ex0|Mux11~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [4] # \openmips0|id_ex0|ex_reg1 [4] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [4]),
	.datab(\openmips0|id_ex0|ex_reg2 [4]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux11~0 .lut_mask = "ce00";
defparam \openmips0|ex0|Mux11~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux11~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux11~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux11~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux11~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y7_N6
maxii_lcell \openmips0|ex_mem0|mem_wdata[4] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~20  = !\rst~combout  & (E1_mem_wdata[4])

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux11~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~20 ),
	.regout(\openmips0|ex_mem0|mem_wdata [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[4] .lut_mask = "5050";
defparam \openmips0|ex_mem0|mem_wdata[4] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[4] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[4] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[4] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[4] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N5
maxii_lcell \openmips0|mem_wb0|wb_wdata[5] (
// Equation(s):
// \openmips0|regfile1|regs~390  = !\rst~combout  & K1_wb_wdata[5]
// \openmips0|mem_wb0|wb_wdata [5] = DFFEAS(\openmips0|regfile1|regs~390 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~390 ),
	.regout(\openmips0|mem_wb0|wb_wdata [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[5] .lut_mask = "3030";
defparam \openmips0|mem_wb0|wb_wdata[5] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[5] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[5] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[5] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y4_N9
maxii_lcell \openmips0|id0|imm[5]~11 (
// Equation(s):
// \openmips0|id0|imm[5]~11_combout  = \openmips0|if_id0|id_inst [5] & (\openmips0|id0|imm[7]~8_combout )

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[5]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[5]~11 .lut_mask = "aa00";
defparam \openmips0|id0|imm[5]~11 .operation_mode = "normal";
defparam \openmips0|id0|imm[5]~11 .output_mode = "comb_only";
defparam \openmips0|id0|imm[5]~11 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[5]~11 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[5]~11 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N7
maxii_lcell \openmips0|regfile1|regs[6][5] (
// Equation(s):
// \openmips0|regfile1|regs[6][5]~regout  = DFFEAS(\rst~combout  # \openmips0|mem_wb0|wb_wdata [5], GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst~combout ),
	.datad(\openmips0|mem_wb0|wb_wdata [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[6][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][5] .lut_mask = "fff0";
defparam \openmips0|regfile1|regs[6][5] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][5] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[6][5] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][5] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[6][5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N4
maxii_lcell \openmips0|id_ex0|ex_reg2~68 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~68_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][5]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datab(\openmips0|regfile1|regs[6][5]~regout ),
	.datac(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~68 .lut_mask = "f080";
defparam \openmips0|id_ex0|ex_reg2~68 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~68 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~68 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~68 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~68 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N6
maxii_lcell \openmips0|regfile1|regs[1][5] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~70  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~69  & (\openmips0|id_ex0|ex_reg2~68_combout ) # !\openmips0|id_ex0|ex_reg2~69  & M1_regs[1][5] & !\openmips0|id_ex0|ex_reg2~68_combout ) # 
// !\openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~68_combout )
// \openmips0|regfile1|regs[1][5]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~70 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~390 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~69 ),
	.datac(\openmips0|regfile1|regs~390 ),
	.datad(\openmips0|id_ex0|ex_reg2~68_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~70 ),
	.regout(\openmips0|regfile1|regs[1][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][5] .lut_mask = "dd20";
defparam \openmips0|regfile1|regs[1][5] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][5] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][5] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][5] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y4_N9
maxii_lcell \openmips0|id_ex0|ex_reg2~71 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~71_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout ) # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~70 ) # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & \openmips0|id0|imm[5]~11_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datab(\openmips0|id0|imm[5]~11_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~70 ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~71 .lut_mask = "fa44";
defparam \openmips0|id_ex0|ex_reg2~71 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~71 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~71 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~71 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~71 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~72 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~72_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~71_combout  & (\openmips0|mem_wb0|wb_wdata [5]) # !\openmips0|id_ex0|ex_reg2~71_combout  & \openmips0|mem_wb0|wb_wdata~21 ) # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~71_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~21 ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [5]),
	.datad(\openmips0|id_ex0|ex_reg2~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~72 .lut_mask = "f388";
defparam \openmips0|id_ex0|ex_reg2~72 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~72 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~72 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~72 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~72 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N4
maxii_lcell \openmips0|id_ex0|ex_reg2[5] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [5] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux10~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~72_combout )), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|ex0|Mux10~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~72_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[5] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg2[5] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[5] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[5] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[5] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~50 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~50_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout ) # !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout  & \openmips0|mem_wb0|wb_wdata~21  # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id0|imm[5]~11_combout ))

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~21 ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datad(\openmips0|id0|imm[5]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~50 .lut_mask = "e3e0";
defparam \openmips0|id_ex0|ex_reg1~50 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~50 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~50 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~50 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~50 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N5
maxii_lcell \openmips0|regfile1|regs[7][5] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~69  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (M1_regs[7][5] # !\openmips0|id_ex0|ex_reg2~68_combout )
// \openmips0|regfile1|regs[7][5]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~69 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~390 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~390 ),
	.datad(\openmips0|id_ex0|ex_reg2~68_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~69 ),
	.regout(\openmips0|regfile1|regs[7][5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][5] .lut_mask = "4044";
defparam \openmips0|regfile1|regs[7][5] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][5] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][5] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][5] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~48 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~48_combout  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & (\openmips0|regfile1|regs[6][5]~regout ) # !\rst~combout  & \openmips0|regfile1|regs[7][5]~regout ) # !\openmips0|if_id0|id_inst [8] & 
// (\openmips0|regfile1|regs[6][5]~regout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[7][5]~regout ),
	.datab(\openmips0|if_id0|id_inst [8]),
	.datac(\openmips0|regfile1|regs[6][5]~regout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~48 .lut_mask = "f0b8";
defparam \openmips0|id_ex0|ex_reg1~48 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~48 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~48 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~48 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~48 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~49 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~49_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id_ex0|ex_reg1~48_combout  # !\openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id0|reg1_addr_o[0]~3_combout  & \openmips0|regfile1|regs[1][5]~regout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1~48_combout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs[1][5]~regout ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~49 .lut_mask = "aac0";
defparam \openmips0|id_ex0|ex_reg1~49 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~49 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~49 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~49 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~49 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~51 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~51_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~50_combout  & \openmips0|mem_wb0|wb_wdata [5] # !\openmips0|id_ex0|ex_reg1~50_combout  & (\openmips0|id_ex0|ex_reg1~49_combout )) # 
// !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~50_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [5]),
	.datab(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~50_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~51 .lut_mask = "bcb0";
defparam \openmips0|id_ex0|ex_reg1~51 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~51 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~51 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~51 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~51 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N2
maxii_lcell \openmips0|id_ex0|ex_reg1[5] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [5] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux10~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~51_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always1~7_combout ),
	.datab(\openmips0|ex0|Mux10~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~51_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg1[5] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[5] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[5] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[5] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[5] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N7
maxii_lcell \openmips0|ex0|Mux10~0 (
// Equation(s):
// \openmips0|ex0|Mux10~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [5] # \openmips0|id_ex0|ex_reg1 [5] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2 [5]),
	.datab(\openmips0|id_ex0|ex_reg1 [5]),
	.datac(\openmips0|ex0|Mux15~1 ),
	.datad(\openmips0|id_ex0|ex_alusel [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux10~0 .lut_mask = "a0e0";
defparam \openmips0|ex0|Mux10~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux10~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux10~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux10~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux10~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y4_N8
maxii_lcell \openmips0|ex_mem0|mem_wdata[5] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~21  = !\rst~combout  & E1_mem_wdata[5]

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|ex0|Mux10~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~21 ),
	.regout(\openmips0|ex_mem0|mem_wdata [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[5] .lut_mask = "3030";
defparam \openmips0|ex_mem0|mem_wdata[5] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[5] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[5] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[5] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[5] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y6_N7
maxii_lcell \openmips0|mem_wb0|wb_wdata[6] (
// Equation(s):
// \openmips0|regfile1|regs~391  = K1_wb_wdata[6] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [6] = DFFEAS(\openmips0|regfile1|regs~391 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~22 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~22 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~391 ),
	.regout(\openmips0|mem_wb0|wb_wdata [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[6] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[6] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[6] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[6] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[6] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y6_N0
maxii_lcell \openmips0|id0|imm[6]~12 (
// Equation(s):
// \openmips0|id0|imm[6]~12_combout  = \openmips0|if_id0|id_inst [6] & (\openmips0|id0|imm[7]~8_combout )

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[6]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[6]~12 .lut_mask = "aa00";
defparam \openmips0|id0|imm[6]~12 .operation_mode = "normal";
defparam \openmips0|id0|imm[6]~12 .output_mode = "comb_only";
defparam \openmips0|id0|imm[6]~12 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[6]~12 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[6]~12 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X2_Y6_N3
maxii_lcell \openmips0|regfile1|regs[7][6] (
// Equation(s):
// \openmips0|regfile1|regs[7][6]~regout  = DFFEAS(\openmips0|mem_wb0|wb_wdata [6] # \rst~combout , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\openmips0|mem_wb0|wb_wdata [6]),
	.datac(\rst~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[7][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][6] .lut_mask = "fcfc";
defparam \openmips0|regfile1|regs[7][6] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][6] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[7][6] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][6] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y5_N2
maxii_lcell \openmips0|regfile1|regs[6][6] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~53  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & M1_regs[6][6] # !\rst~combout  & (\openmips0|regfile1|regs[7][6]~regout )) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][6])
// \openmips0|regfile1|regs[6][6]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~53 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~391 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [8]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~391 ),
	.datad(\openmips0|regfile1|regs[7][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~53 ),
	.regout(\openmips0|regfile1|regs[6][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][6] .lut_mask = "f2d0";
defparam \openmips0|regfile1|regs[6][6] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][6] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][6] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][6] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N8
maxii_lcell \openmips0|regfile1|regs[1][6] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~54  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~53 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & M1_regs[1][6]
// \openmips0|regfile1|regs[1][6]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~54 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~391 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs~391 ),
	.datad(\openmips0|id_ex0|ex_reg1~53 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~54 ),
	.regout(\openmips0|regfile1|regs[1][6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][6] .lut_mask = "ea40";
defparam \openmips0|regfile1|regs[1][6] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][6] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][6] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][6] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y6_N5
maxii_lcell \openmips0|id_ex0|ex_reg1~55 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~55_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1[0]~18_combout  # \openmips0|id_ex0|ex_reg1~54 ) # !\openmips0|id_ex0|ex_reg1[0]~21_combout  & !\openmips0|id_ex0|ex_reg1[0]~18_combout  & 
// \openmips0|id0|imm[6]~12_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|id0|imm[6]~12_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~54 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~55 .lut_mask = "ba98";
defparam \openmips0|id_ex0|ex_reg1~55 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~55 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~55 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~55 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~55 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N6
maxii_lcell \openmips0|id_ex0|ex_reg1~56 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~56_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~55_combout  & \openmips0|mem_wb0|wb_wdata [6] # !\openmips0|id_ex0|ex_reg1~55_combout  & (\openmips0|mem_wb0|wb_wdata~22 )) # 
// !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|id_ex0|ex_reg1~55_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [6]),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~22 ),
	.datad(\openmips0|id_ex0|ex_reg1~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~56 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~56 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~56 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~56 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~56 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~56 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N7
maxii_lcell \openmips0|id_ex0|ex_reg1[6] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [6] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux9~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~56_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always1~7_combout ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datac(\openmips0|ex0|Mux9~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[6] .lut_mask = "3120";
defparam \openmips0|id_ex0|ex_reg1[6] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[6] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[6] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[6] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~75 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~75_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][6]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datad(\openmips0|regfile1|regs[6][6]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~75 .lut_mask = "e0c0";
defparam \openmips0|id_ex0|ex_reg2~75 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~75 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~75 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~75 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~75 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N2
maxii_lcell \openmips0|id_ex0|ex_reg2~76 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~76_combout  = \openmips0|id_ex0|ex_reg2~75_combout  & \openmips0|if_id0|id_inst [7] & !\rst~combout  # !\openmips0|id_ex0|ex_reg2~75_combout  & \openmips0|regfile1|regs[1][6]~regout  & (\rst~combout  # !\openmips0|if_id0|id_inst 
// [7])

	.clk(gnd),
	.dataa(\openmips0|if_id0|id_inst [7]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs[1][6]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~76 .lut_mask = "22d0";
defparam \openmips0|id_ex0|ex_reg2~76 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~76 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~76 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~76 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~76 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~77 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~77_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~76_combout  & (\openmips0|regfile1|regs[7][6]~regout  # !\openmips0|id_ex0|ex_reg2~75_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// (\openmips0|id_ex0|ex_reg2~75_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~76_combout ),
	.datac(\openmips0|regfile1|regs[7][6]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~77 .lut_mask = "d588";
defparam \openmips0|id_ex0|ex_reg2~77 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~77 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~77 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~77 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~77 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N8
maxii_lcell \openmips0|id_ex0|ex_reg2~74 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~74_combout  = \openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2[1]~36_combout ) # !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2[1]~36_combout  & \openmips0|mem_wb0|wb_wdata~22  # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id0|imm[6]~12_combout ))

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~22 ),
	.datab(\openmips0|id0|imm[6]~12_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~74 .lut_mask = "fa0c";
defparam \openmips0|id_ex0|ex_reg2~74 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~74 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~74 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~74 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~74 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N9
maxii_lcell \openmips0|id_ex0|ex_reg2~78 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~78_combout  = \openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~74_combout  & (\openmips0|mem_wb0|wb_wdata [6]) # !\openmips0|id_ex0|ex_reg2~74_combout  & \openmips0|id_ex0|ex_reg2~77_combout ) # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id_ex0|ex_reg2~74_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~77_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [6]),
	.datac(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~78 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg2~78 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~78 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~78 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~78 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~78 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N0
maxii_lcell \openmips0|id_ex0|ex_reg2[6] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [6] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux9~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~78_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datac(\openmips0|ex0|Mux9~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[6] .lut_mask = "3120";
defparam \openmips0|id_ex0|ex_reg2[6] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[6] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[6] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[6] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[6] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N4
maxii_lcell \openmips0|ex0|Mux9~0 (
// Equation(s):
// \openmips0|ex0|Mux9~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [6] # \openmips0|id_ex0|ex_reg1 [6] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [6]),
	.datab(\openmips0|id_ex0|ex_reg2 [6]),
	.datac(\openmips0|ex0|Mux15~1 ),
	.datad(\openmips0|id_ex0|ex_alusel [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux9~0 .lut_mask = "c0e0";
defparam \openmips0|ex0|Mux9~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux9~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux9~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux9~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y6_N3
maxii_lcell \openmips0|ex_mem0|mem_wdata[6] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~22  = E1_mem_wdata[6] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux9~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~22 ),
	.regout(\openmips0|ex_mem0|mem_wdata [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[6] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[6] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[6] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[6] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[6] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[6] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y6_N3
maxii_lcell \openmips0|mem_wb0|wb_wdata[7] (
// Equation(s):
// \openmips0|regfile1|regs~392  = !\rst~combout  & K1_wb_wdata[7]
// \openmips0|mem_wb0|wb_wdata [7] = DFFEAS(\openmips0|regfile1|regs~392 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~23 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~23 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~392 ),
	.regout(\openmips0|mem_wb0|wb_wdata [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[7] .lut_mask = "3030";
defparam \openmips0|mem_wb0|wb_wdata[7] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[7] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[7] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[7] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N3
maxii_lcell \openmips0|regfile1|regs[6][7] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~80  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # M1_regs[6][7] & \openmips0|id0|reg2_addr_o[2]~4_combout )
// \openmips0|regfile1|regs[6][7]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~80 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~392 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|regfile1|regs~392 ),
	.datad(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~80 ),
	.regout(\openmips0|regfile1|regs[6][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][7] .lut_mask = "c888";
defparam \openmips0|regfile1|regs[6][7] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][7] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][7] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][7] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N4
maxii_lcell \openmips0|regfile1|regs[7][7] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~81  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (M1_regs[7][7] # !\openmips0|id_ex0|ex_reg2~80 )
// \openmips0|regfile1|regs[7][7]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~81 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~392 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~392 ),
	.datad(\openmips0|id_ex0|ex_reg2~80 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~81 ),
	.regout(\openmips0|regfile1|regs[7][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][7] .lut_mask = "4044";
defparam \openmips0|regfile1|regs[7][7] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][7] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][7] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][7] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y6_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~58 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~58_combout  = \rst~combout  & \openmips0|regfile1|regs[6][7]~regout  # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & (\openmips0|regfile1|regs[7][7]~regout ) # !\openmips0|if_id0|id_inst [8] & 
// \openmips0|regfile1|regs[6][7]~regout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[6][7]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs[7][7]~regout ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~58 .lut_mask = "b8aa";
defparam \openmips0|id_ex0|ex_reg1~58 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~58 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~58 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~58 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~58 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y6_N9
maxii_lcell \openmips0|id_ex0|ex_reg1~59 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~59_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~58_combout ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|regfile1|regs[1][7]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout 

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[1][7]~regout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~58_combout ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~59 .lut_mask = "f088";
defparam \openmips0|id_ex0|ex_reg1~59 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~59 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~59 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~59 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~59 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y4_N6
maxii_lcell \openmips0|id0|imm[7]~13 (
// Equation(s):
// \openmips0|id0|imm[7]~13_combout  = \openmips0|if_id0|id_inst [7] & \openmips0|id0|imm[7]~8_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|if_id0|id_inst [7]),
	.datad(\openmips0|id0|imm[7]~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id0|imm[7]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id0|imm[7]~13 .lut_mask = "f000";
defparam \openmips0|id0|imm[7]~13 .operation_mode = "normal";
defparam \openmips0|id0|imm[7]~13 .output_mode = "comb_only";
defparam \openmips0|id0|imm[7]~13 .register_cascade_mode = "off";
defparam \openmips0|id0|imm[7]~13 .sum_lutc_input = "datac";
defparam \openmips0|id0|imm[7]~13 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~60 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~60_combout  = \openmips0|id_ex0|ex_reg1[0]~18_combout  & (\openmips0|mem_wb0|wb_wdata~23  # \openmips0|id_ex0|ex_reg1[0]~21_combout ) # !\openmips0|id_ex0|ex_reg1[0]~18_combout  & (!\openmips0|id_ex0|ex_reg1[0]~21_combout  & 
// \openmips0|id0|imm[7]~13_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~23 ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~18_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datad(\openmips0|id0|imm[7]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~60 .lut_mask = "cbc8";
defparam \openmips0|id_ex0|ex_reg1~60 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~60 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~60 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~60 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~60 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N2
maxii_lcell \openmips0|id_ex0|ex_reg1~61 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~61_combout  = \openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~60_combout  & \openmips0|mem_wb0|wb_wdata [7] # !\openmips0|id_ex0|ex_reg1~60_combout  & (\openmips0|id_ex0|ex_reg1~59_combout )) # 
// !\openmips0|id_ex0|ex_reg1[0]~21_combout  & (\openmips0|id_ex0|ex_reg1~60_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[0]~21_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [7]),
	.datac(\openmips0|id_ex0|ex_reg1~59_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~61 .lut_mask = "dda0";
defparam \openmips0|id_ex0|ex_reg1~61 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~61 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~61 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~61 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~61 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N4
maxii_lcell \openmips0|id_ex0|ex_reg1[7] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [7] = DFFEAS(!\openmips0|id_ex0|ex_reg1[0]~26_combout  & (\openmips0|id0|always1~7_combout  & \openmips0|ex0|Mux8~0_combout  # !\openmips0|id0|always1~7_combout  & (\openmips0|id_ex0|ex_reg1~61_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg1[0]~26_combout ),
	.datab(\openmips0|ex0|Mux8~0_combout ),
	.datac(\openmips0|id0|always1~7_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[7] .lut_mask = "4540";
defparam \openmips0|id_ex0|ex_reg1[7] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[7] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[7] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[7] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N6
maxii_lcell \openmips0|regfile1|regs[1][7] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~82  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~81  & (\openmips0|id_ex0|ex_reg2~80 ) # !\openmips0|id_ex0|ex_reg2~81  & M1_regs[1][7] & !\openmips0|id_ex0|ex_reg2~80 ) # 
// !\openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~80 )
// \openmips0|regfile1|regs[1][7]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~82 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~392 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~81 ),
	.datac(\openmips0|regfile1|regs~392 ),
	.datad(\openmips0|id_ex0|ex_reg2~80 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~82 ),
	.regout(\openmips0|regfile1|regs[1][7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][7] .lut_mask = "dd20";
defparam \openmips0|regfile1|regs[1][7] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][7] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][7] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][7] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X9_Y6_N0
maxii_lcell \openmips0|id_ex0|ex_reg2~83 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~83_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout ) # !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2[1]~37_combout  & \openmips0|id_ex0|ex_reg2~82  # 
// !\openmips0|id_ex0|ex_reg2[1]~37_combout  & (\openmips0|id0|imm[7]~13_combout ))

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~82 ),
	.datab(\openmips0|id0|imm[7]~13_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[1]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~83 .lut_mask = "fa0c";
defparam \openmips0|id_ex0|ex_reg2~83 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~83 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~83 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~83 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~83 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~84 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~84_combout  = \openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~83_combout  & \openmips0|mem_wb0|wb_wdata [7] # !\openmips0|id_ex0|ex_reg2~83_combout  & (\openmips0|mem_wb0|wb_wdata~23 )) # 
// !\openmips0|id_ex0|ex_reg2[1]~36_combout  & (\openmips0|id_ex0|ex_reg2~83_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[1]~36_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [7]),
	.datac(\openmips0|mem_wb0|wb_wdata~23 ),
	.datad(\openmips0|id_ex0|ex_reg2~83_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~84 .lut_mask = "dda0";
defparam \openmips0|id_ex0|ex_reg2~84 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~84 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~84 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~84 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~84 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N2
maxii_lcell \openmips0|id_ex0|ex_reg2[7] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [7] = DFFEAS(!\openmips0|id_ex0|ex_reg2[1]~135_combout  & (\openmips0|id0|always2~7_combout  & \openmips0|ex0|Mux8~0_combout  # !\openmips0|id0|always2~7_combout  & (\openmips0|id_ex0|ex_reg2~84_combout )), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~7_combout ),
	.datab(\openmips0|ex0|Mux8~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[1]~135_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[7] .lut_mask = "0d08";
defparam \openmips0|id_ex0|ex_reg2[7] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[7] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[7] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[7] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[7] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y6_N9
maxii_lcell \openmips0|ex0|Mux8~0 (
// Equation(s):
// \openmips0|ex0|Mux8~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [7] # \openmips0|id_ex0|ex_reg1 [7] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [7]),
	.datab(\openmips0|id_ex0|ex_reg2 [7]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux8~0 .lut_mask = "ce00";
defparam \openmips0|ex0|Mux8~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux8~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux8~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux8~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y6_N4
maxii_lcell \openmips0|ex_mem0|mem_wdata[7] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~23  = !\rst~combout  & E1_mem_wdata[7]

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|ex0|Mux8~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~23 ),
	.regout(\openmips0|ex_mem0|mem_wdata [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[7] .lut_mask = "3030";
defparam \openmips0|ex_mem0|mem_wdata[7] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[7] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[7] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[7] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[7] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y3_N1
maxii_lcell \openmips0|id_ex0|ex_reg1[12]~68 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[12]~68_combout  = \rst~combout  # \openmips0|id0|WideOr0~0_combout  # \openmips0|id_ex0|ex_reg1[0]~25_combout  & \openmips0|id_ex0|ex_reg1[12]~24_combout 

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\openmips0|id_ex0|ex_reg1[0]~25_combout ),
	.datac(\openmips0|id0|WideOr0~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12]~68 .lut_mask = "fefa";
defparam \openmips0|id_ex0|ex_reg1[12]~68 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[12]~68 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[12]~68 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[12]~68 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[12]~68 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y3_N8
maxii_lcell \openmips0|id_ex0|ex_reg1[12]~63 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1[12]~63_combout  = \openmips0|id0|always1~7_combout  # \openmips0|id0|always1~5_combout  & \openmips0|id_ex0|ex_reg1[0]~17_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|always1~5_combout ),
	.datab(vcc),
	.datac(\openmips0|id0|always1~7_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[0]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12]~63 .lut_mask = "faf0";
defparam \openmips0|id_ex0|ex_reg1[12]~63 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[12]~63 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1[12]~63 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[12]~63 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[12]~63 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N0
maxii_lcell \openmips0|mem_wb0|wb_wdata[8] (
// Equation(s):
// \openmips0|regfile1|regs~406  = K1_wb_wdata[8] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [8] = DFFEAS(\openmips0|regfile1|regs~406 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~24 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~24 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~406 ),
	.regout(\openmips0|mem_wb0|wb_wdata [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[8] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[8] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[8] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[8] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[8] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N9
maxii_lcell \openmips0|regfile1|regs[6][8] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~64  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & (M1_regs[6][8]) # !\rst~combout  & \openmips0|regfile1|regs[7][8]~regout ) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][8])
// \openmips0|regfile1|regs[6][8]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~64 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~406 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][8]~regout ),
	.datab(\openmips0|if_id0|id_inst [8]),
	.datac(\openmips0|regfile1|regs~406 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~64 ),
	.regout(\openmips0|regfile1|regs[6][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][8] .lut_mask = "f0b8";
defparam \openmips0|regfile1|regs[6][8] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][8] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][8] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][8] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~88 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~88_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][8]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datab(\openmips0|regfile1|regs[6][8]~regout ),
	.datac(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~88 .lut_mask = "f080";
defparam \openmips0|id_ex0|ex_reg2~88 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~88 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~88 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~88 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~88 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N2
maxii_lcell \openmips0|regfile1|regs[7][8] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~89  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (M1_regs[7][8] # !\openmips0|id_ex0|ex_reg2~88_combout )
// \openmips0|regfile1|regs[7][8]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~89 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~406 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~406 ),
	.datad(\openmips0|id_ex0|ex_reg2~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~89 ),
	.regout(\openmips0|regfile1|regs[7][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][8] .lut_mask = "4044";
defparam \openmips0|regfile1|regs[7][8] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][8] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][8] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][8] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y3_N6
maxii_lcell \openmips0|id_ex0|ex_reg1~65 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~65_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~64 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|regfile1|regs[1][8]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout 

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[1][8]~regout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~64 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~65 .lut_mask = "f088";
defparam \openmips0|id_ex0|ex_reg1~65 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~65 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~65 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~65 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~65 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N3
maxii_lcell \openmips0|id_ex0|ex_reg1~66 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~66_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout  # \openmips0|id_ex0|ex_reg1~65_combout ) # !\openmips0|id_ex0|ex_reg1[12]~24_combout  & \openmips0|mem_wb0|wb_wdata~24  & 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout 

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~24 ),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~66 .lut_mask = "cec2";
defparam \openmips0|id_ex0|ex_reg1~66 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~66 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~66 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~66 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~66 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N4
maxii_lcell \openmips0|id_ex0|ex_reg1~67 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~67_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~66_combout  & \openmips0|mem_wb0|wb_wdata [8] # !\openmips0|id_ex0|ex_reg1~66_combout  & (\openmips0|ex0|Mux7~0_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~66_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [8]),
	.datab(\openmips0|ex0|Mux7~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~66_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~67 .lut_mask = "afc0";
defparam \openmips0|id_ex0|ex_reg1~67 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~67 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~67 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~67 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~67 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N5
maxii_lcell \openmips0|id_ex0|ex_reg1[8] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [8] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~67_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[8] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[8] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[8] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[8] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[8] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg2[15]~86 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[15]~86_combout  = \openmips0|id0|always2~7_combout  # \openmips0|id_ex0|ex_reg2[1]~35  & \openmips0|id0|always2~5_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[1]~35 ),
	.datab(vcc),
	.datac(\openmips0|id0|always2~5_combout ),
	.datad(\openmips0|id0|always2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[15]~86 .lut_mask = "ffa0";
defparam \openmips0|id_ex0|ex_reg2[15]~86 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[15]~86 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[15]~86 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[15]~86 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[15]~86 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y3_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~90 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~90_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~88_combout  & (\openmips0|id_ex0|ex_reg2~89 ) # !\openmips0|id_ex0|ex_reg2~88_combout  & \openmips0|regfile1|regs[1][8]~regout  & 
// !\openmips0|id_ex0|ex_reg2~89 ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~88_combout 

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~88_combout ),
	.datac(\openmips0|regfile1|regs[1][8]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~89 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~90 .lut_mask = "cc64";
defparam \openmips0|id_ex0|ex_reg2~90 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~90 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~90 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~90 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~90 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg2[15]~87 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2[15]~87_combout  = !\openmips0|id0|always2~7_combout  & \openmips0|id0|always2~5_combout 

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id0|always2~7_combout ),
	.datad(\openmips0|id0|always2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[15]~87 .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg2[15]~87 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[15]~87 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2[15]~87 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[15]~87 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[15]~87 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~91 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~91_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2[15]~87_combout ) # !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2[15]~87_combout  & 
// (\openmips0|id_ex0|ex_reg2~90_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & \openmips0|mem_wb0|wb_wdata~24 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~24 ),
	.datab(\openmips0|id_ex0|ex_reg2~90_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~91 .lut_mask = "fc0a";
defparam \openmips0|id_ex0|ex_reg2~91 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~91 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~91 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~91 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~91 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~92 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~92_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~91_combout  & \openmips0|mem_wb0|wb_wdata [8] # !\openmips0|id_ex0|ex_reg2~91_combout  & (\openmips0|ex0|Mux7~0_combout )) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~91_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [8]),
	.datab(\openmips0|ex0|Mux7~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~91_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~92 .lut_mask = "afc0";
defparam \openmips0|id_ex0|ex_reg2~92 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~92 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~92 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~92 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~92 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N8
maxii_lcell \openmips0|id_ex0|ex_reg2[8] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [8] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~92_combout  & (!\openmips0|id0|always2~5_combout  # !\openmips0|id_ex0|ex_reg2[15]~43_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datab(\openmips0|id0|reg2_read_o~2_combout ),
	.datac(\openmips0|id0|always2~5_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[8] .lut_mask = "4c00";
defparam \openmips0|id_ex0|ex_reg2[8] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[8] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[8] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[8] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N9
maxii_lcell \openmips0|ex0|Mux7~0 (
// Equation(s):
// \openmips0|ex0|Mux7~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [8] # \openmips0|id_ex0|ex_reg1 [8] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [8]),
	.datab(\openmips0|id_ex0|ex_reg2 [8]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux7~0 .lut_mask = "ce00";
defparam \openmips0|ex0|Mux7~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux7~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux7~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux7~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y4_N1
maxii_lcell \openmips0|ex_mem0|mem_wdata[8] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~24  = E1_mem_wdata[8] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux7~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~24 ),
	.regout(\openmips0|ex_mem0|mem_wdata [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[8] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[8] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[8] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[8] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[8] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[8] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y4_N7
maxii_lcell \openmips0|regfile1|regs[1][8] (
// Equation(s):
// \openmips0|regfile1|regs[1][8]~regout  = DFFEAS(\openmips0|mem_wb0|wb_wdata [8] # \rst~combout , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata [8]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[1][8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][8] .lut_mask = "fff0";
defparam \openmips0|regfile1|regs[1][8] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][8] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[1][8] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][8] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[1][8] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N6
maxii_lcell \openmips0|regfile1|regs[7][9] (
// Equation(s):
// \openmips0|regfile1|regs~394  = !\rst~combout  & (\openmips0|mem_wb0|wb_wdata [9])
// \openmips0|regfile1|regs[7][9]~regout  = DFFEAS(\openmips0|regfile1|regs~394 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\openmips0|mem_wb0|wb_wdata [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~394 ),
	.regout(\openmips0|regfile1|regs[7][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][9] .lut_mask = "3300";
defparam \openmips0|regfile1|regs[7][9] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][9] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][9] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][9] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N3
maxii_lcell \openmips0|regfile1|regs[6][9] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~70  = \rst~combout  & (M1_regs[6][9]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & \openmips0|regfile1|regs[7][9]~regout  # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][9]))
// \openmips0|regfile1|regs[6][9]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~70 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~394 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][9]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~394 ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~70 ),
	.regout(\openmips0|regfile1|regs[6][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][9] .lut_mask = "e2f0";
defparam \openmips0|regfile1|regs[6][9] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][9] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][9] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][9] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y7_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~95 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~95_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|regfile1|regs[6][9]~regout  # \openmips0|id0|reg2_addr_o[0]~3_combout  # !\openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[6][9]~regout ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~95 .lut_mask = "cc8c";
defparam \openmips0|id_ex0|ex_reg2~95 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~95 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~95 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~95 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~95 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N2
maxii_lcell \openmips0|regfile1|regs[1][9] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~96  = \openmips0|id_ex0|ex_reg2~95_combout  & !\rst~combout  & \openmips0|if_id0|id_inst [7] # !\openmips0|id_ex0|ex_reg2~95_combout  & M1_regs[1][9] & (\rst~combout  # !\openmips0|if_id0|id_inst [7])
// \openmips0|regfile1|regs[1][9]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~96 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~394 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~394 ),
	.datad(\openmips0|id_ex0|ex_reg2~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~96 ),
	.regout(\openmips0|regfile1|regs[1][9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][9] .lut_mask = "44b0";
defparam \openmips0|regfile1|regs[1][9] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][9] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][9] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][9] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~97 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~97_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~96  & (\openmips0|regfile1|regs[7][9]~regout  # !\openmips0|id_ex0|ex_reg2~95_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// \openmips0|id_ex0|ex_reg2~95_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~95_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs[7][9]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~96 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~97 .lut_mask = "e622";
defparam \openmips0|id_ex0|ex_reg2~97 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~97 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~97 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~97 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~97 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~71 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~71_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id_ex0|ex_reg1~70  # !\openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|regfile1|regs[1][9]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1~70 ),
	.datab(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datac(\openmips0|regfile1|regs[1][9]~regout ),
	.datad(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~71 .lut_mask = "b888";
defparam \openmips0|id_ex0|ex_reg1~71 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~71 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~71 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~71 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~71 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N3
maxii_lcell \openmips0|id_ex0|ex_reg1~72 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~72_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout ) # !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|ex0|Mux6~0_combout ) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & \openmips0|mem_wb0|wb_wdata~25 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~25 ),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|ex0|Mux6~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~72 .lut_mask = "fc22";
defparam \openmips0|id_ex0|ex_reg1~72 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~72 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~72 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~72 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~72 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N4
maxii_lcell \openmips0|id_ex0|ex_reg1~73 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~73_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~72_combout  & \openmips0|mem_wb0|wb_wdata [9] # !\openmips0|id_ex0|ex_reg1~72_combout  & (\openmips0|id_ex0|ex_reg1~71_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~72_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [9]),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~71_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~72_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~73 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~73 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~73 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~73 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~73 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~73 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N5
maxii_lcell \openmips0|id_ex0|ex_reg1[9] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [9] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~73_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[9] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[9] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[9] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[9] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[9] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~94 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~94_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|ex0|Mux6~0_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & \openmips0|mem_wb0|wb_wdata~25 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~25 ),
	.datab(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datac(\openmips0|ex0|Mux6~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~94 .lut_mask = "fc22";
defparam \openmips0|id_ex0|ex_reg2~94 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~94 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~94 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~94 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~94 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N8
maxii_lcell \openmips0|mem_wb0|wb_wdata[9] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~98  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~94_combout  & (K1_wb_wdata[9]) # !\openmips0|id_ex0|ex_reg2~94_combout  & \openmips0|id_ex0|ex_reg2~97_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~94_combout )
// \openmips0|mem_wb0|wb_wdata [9] = DFFEAS(\openmips0|id_ex0|ex_reg2~98 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~25 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~97_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~25 ),
	.datad(\openmips0|id_ex0|ex_reg2~94_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~98 ),
	.regout(\openmips0|mem_wb0|wb_wdata [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[9] .lut_mask = "f588";
defparam \openmips0|mem_wb0|wb_wdata[9] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[9] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[9] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[9] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N0
maxii_lcell \openmips0|id_ex0|ex_reg2[9] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [9] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~98  & (!\openmips0|id_ex0|ex_reg2[15]~43_combout  # !\openmips0|id0|always2~5_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~5_combout ),
	.datab(\openmips0|id0|reg2_read_o~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~98 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[9] .lut_mask = "4c00";
defparam \openmips0|id_ex0|ex_reg2[9] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[9] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[9] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[9] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[9] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N6
maxii_lcell \openmips0|ex0|Mux6~0 (
// Equation(s):
// \openmips0|ex0|Mux6~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [9] # \openmips0|id_ex0|ex_reg1 [9] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1 [9]),
	.datab(\openmips0|id_ex0|ex_reg2 [9]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux6~0 .lut_mask = "ce00";
defparam \openmips0|ex0|Mux6~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux6~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux6~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux6~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N9
maxii_lcell \openmips0|ex_mem0|mem_wdata[9] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~25  = E1_mem_wdata[9] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux6~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~25 ),
	.regout(\openmips0|ex_mem0|mem_wdata [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[9] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[9] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[9] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[9] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[9] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[9] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N0
maxii_lcell \openmips0|mem_wb0|wb_wdata[10] (
// Equation(s):
// \openmips0|regfile1|regs~395  = !\rst~combout  & (K1_wb_wdata[10])
// \openmips0|mem_wb0|wb_wdata [10] = DFFEAS(\openmips0|regfile1|regs~395 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~26 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~26 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~395 ),
	.regout(\openmips0|mem_wb0|wb_wdata [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[10] .lut_mask = "5050";
defparam \openmips0|mem_wb0|wb_wdata[10] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[10] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[10] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[10] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N4
maxii_lcell \openmips0|regfile1|regs[7][10] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~101  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (!\openmips0|id_ex0|ex_reg2~100_combout  # !M1_regs[7][10])
// \openmips0|regfile1|regs[7][10]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~101 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~395 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~395 ),
	.datad(\openmips0|id_ex0|ex_reg2~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~101 ),
	.regout(\openmips0|regfile1|regs[7][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][10] .lut_mask = "0444";
defparam \openmips0|regfile1|regs[7][10] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][10] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][10] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][10] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N5
maxii_lcell \openmips0|regfile1|regs[6][10] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~75  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & M1_regs[6][10] # !\rst~combout  & (\openmips0|regfile1|regs[7][10]~regout )) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][10])
// \openmips0|regfile1|regs[6][10]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~75 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~395 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [8]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~395 ),
	.datad(\openmips0|regfile1|regs[7][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~75 ),
	.regout(\openmips0|regfile1|regs[6][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][10] .lut_mask = "f2d0";
defparam \openmips0|regfile1|regs[6][10] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][10] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][10] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][10] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N9
maxii_lcell \openmips0|id_ex0|ex_reg2~100 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~100_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][10]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|regfile1|regs[6][10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~100 .lut_mask = "a888";
defparam \openmips0|id_ex0|ex_reg2~100 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~100 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~100 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~100 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~100 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~102 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~102_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & !\openmips0|id_ex0|ex_reg2~101  & (\openmips0|regfile1|regs[1][10]~regout  # \openmips0|id_ex0|ex_reg2~100_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// (\openmips0|id_ex0|ex_reg2~100_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[1][10]~regout ),
	.datac(\openmips0|id_ex0|ex_reg2~101 ),
	.datad(\openmips0|id_ex0|ex_reg2~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~102 .lut_mask = "5f08";
defparam \openmips0|id_ex0|ex_reg2~102 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~102 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~102 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~102 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~102 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N5
maxii_lcell \openmips0|id_ex0|ex_reg2~103 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~103_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~102_combout  # \openmips0|id_ex0|ex_reg2[15]~86_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|mem_wb0|wb_wdata~26  & 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~102_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~26 ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~103 .lut_mask = "aad8";
defparam \openmips0|id_ex0|ex_reg2~103 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~103 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~103 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~103 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~103 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~104 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~104_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~103_combout  & (\openmips0|mem_wb0|wb_wdata [10]) # !\openmips0|id_ex0|ex_reg2~103_combout  & \openmips0|ex0|Mux5~0_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~103_combout )

	.clk(gnd),
	.dataa(\openmips0|ex0|Mux5~0_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [10]),
	.datac(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~104 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg2~104 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~104 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~104 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~104 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~104 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N7
maxii_lcell \openmips0|id_ex0|ex_reg2[10] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [10] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~104_combout  & (!\openmips0|id0|always2~5_combout  # !\openmips0|id_ex0|ex_reg2[15]~43_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datab(\openmips0|id0|always2~5_combout ),
	.datac(\openmips0|id0|reg2_read_o~2_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~104_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[10] .lut_mask = "7000";
defparam \openmips0|id_ex0|ex_reg2[10] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[10] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[10] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[10] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[10] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y5_N6
maxii_lcell \openmips0|regfile1|regs[1][10] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~76  = \openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id_ex0|ex_reg1~75  # !\openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id0|reg1_addr_o[0]~3_combout  & M1_regs[1][10])
// \openmips0|regfile1|regs[1][10]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~76 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~395 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg1~75 ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs~395 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~76 ),
	.regout(\openmips0|regfile1|regs[1][10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][10] .lut_mask = "aac0";
defparam \openmips0|regfile1|regs[1][10] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][10] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][10] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][10] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X8_Y5_N2
maxii_lcell \openmips0|id_ex0|ex_reg1~77 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~77_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout ) # !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~76 ) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & \openmips0|mem_wb0|wb_wdata~26 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~26 ),
	.datab(\openmips0|id_ex0|ex_reg1~76 ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~77 .lut_mask = "fc0a";
defparam \openmips0|id_ex0|ex_reg1~77 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~77 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~77 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~77 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~77 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N3
maxii_lcell \openmips0|id_ex0|ex_reg1~78 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~78_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~77_combout  & (\openmips0|mem_wb0|wb_wdata [10]) # !\openmips0|id_ex0|ex_reg1~77_combout  & \openmips0|ex0|Mux5~0_combout ) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~77_combout )

	.clk(gnd),
	.dataa(\openmips0|ex0|Mux5~0_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [10]),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~78 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg1~78 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~78 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~78 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~78 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~78 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X8_Y5_N8
maxii_lcell \openmips0|id_ex0|ex_reg1[10] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [10] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~78_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~78_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[10] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[10] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[10] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[10] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[10] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[10] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N5
maxii_lcell \openmips0|ex0|Mux5~0 (
// Equation(s):
// \openmips0|ex0|Mux5~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [10] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [10])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_alusel [1]),
	.datab(\openmips0|id_ex0|ex_reg2 [10]),
	.datac(\openmips0|ex0|Mux15~1 ),
	.datad(\openmips0|id_ex0|ex_reg1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux5~0 .lut_mask = "d0c0";
defparam \openmips0|ex0|Mux5~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux5~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux5~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux5~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y3_N0
maxii_lcell \openmips0|ex_mem0|mem_wdata[10] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~26  = !\rst~combout  & (E1_mem_wdata[10])

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux5~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~26 ),
	.regout(\openmips0|ex_mem0|mem_wdata [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[10] .lut_mask = "5050";
defparam \openmips0|ex_mem0|mem_wdata[10] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[10] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[10] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[10] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[10] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N3
maxii_lcell \openmips0|mem_wb0|wb_wdata[11] (
// Equation(s):
// \openmips0|regfile1|regs~396  = K1_wb_wdata[11] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [11] = DFFEAS(\openmips0|regfile1|regs~396 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~27 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~27 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~396 ),
	.regout(\openmips0|mem_wb0|wb_wdata [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[11] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[11] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[11] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[11] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[11] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N9
maxii_lcell \openmips0|regfile1|regs[1][11] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~107  = \openmips0|id_ex0|ex_reg2~136_combout  & (\openmips0|id_ex0|ex_reg2~106  $ !\openmips0|id0|reg2_addr_o[1]~5_combout ) # !\openmips0|id_ex0|ex_reg2~136_combout  & \openmips0|id_ex0|ex_reg2~106  & 
// !\openmips0|id0|reg2_addr_o[1]~5_combout  & M1_regs[1][11]
// \openmips0|regfile1|regs[1][11]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~107 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~396 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2~106 ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|regfile1|regs~396 ),
	.datad(\openmips0|id_ex0|ex_reg2~136_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~107 ),
	.regout(\openmips0|regfile1|regs[1][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][11] .lut_mask = "9920";
defparam \openmips0|regfile1|regs[1][11] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][11] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][11] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][11] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y5_N4
maxii_lcell \openmips0|id_ex0|ex_reg2~108 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~108_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|ex0|Mux4~0_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & \openmips0|mem_wb0|wb_wdata~27 )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata~27 ),
	.datac(\openmips0|ex0|Mux4~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~108_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~108 .lut_mask = "fa44";
defparam \openmips0|id_ex0|ex_reg2~108 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~108 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~108 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~108 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~108 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N5
maxii_lcell \openmips0|id_ex0|ex_reg2~109 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~109_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~108_combout  & \openmips0|mem_wb0|wb_wdata [11] # !\openmips0|id_ex0|ex_reg2~108_combout  & (\openmips0|id_ex0|ex_reg2~107 )) # 
// !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~108_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [11]),
	.datab(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~107 ),
	.datad(\openmips0|id_ex0|ex_reg2~108_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~109_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~109 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg2~109 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~109 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~109 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~109 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~109 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y5_N6
maxii_lcell \openmips0|id_ex0|ex_reg2[11] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [11] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~109_combout  & (!\openmips0|id_ex0|ex_reg2[15]~43_combout  # !\openmips0|id0|always2~5_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~5_combout ),
	.datab(\openmips0|id0|reg2_read_o~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~109_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[11] .lut_mask = "4c00";
defparam \openmips0|id_ex0|ex_reg2[11] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[11] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[11] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[11] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y5_N7
maxii_lcell \openmips0|regfile1|regs[6][11] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~80  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & M1_regs[6][11] # !\rst~combout  & (\openmips0|regfile1|regs[7][11]~regout )) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][11])
// \openmips0|regfile1|regs[6][11]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~80 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~396 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [8]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~396 ),
	.datad(\openmips0|regfile1|regs[7][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~80 ),
	.regout(\openmips0|regfile1|regs[6][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][11] .lut_mask = "f2d0";
defparam \openmips0|regfile1|regs[6][11] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][11] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][11] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][11] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N6
maxii_lcell \openmips0|regfile1|regs[7][11] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~106  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (M1_regs[7][11] # !\openmips0|id0|reg2_addr_o[1]~5_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id0|reg2_addr_o[1]~5_combout  & 
// (\openmips0|regfile1|regs[6][11]~regout )
// \openmips0|regfile1|regs[7][11]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~106 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~396 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|regfile1|regs~396 ),
	.datad(\openmips0|regfile1|regs[6][11]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~106 ),
	.regout(\openmips0|regfile1|regs[7][11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][11] .lut_mask = "e6a2";
defparam \openmips0|regfile1|regs[7][11] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][11] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][11] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][11] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N9
maxii_lcell \openmips0|id_ex0|ex_reg1~81 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~81_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~80 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|regfile1|regs[1][11]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout 

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[1][11]~regout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~80 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~81 .lut_mask = "f088";
defparam \openmips0|id_ex0|ex_reg1~81 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~81 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~81 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~81 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~81 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N7
maxii_lcell \openmips0|id_ex0|ex_reg1~82 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~82_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout ) # !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|ex0|Mux4~0_combout ) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & \openmips0|mem_wb0|wb_wdata~27 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~27 ),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|ex0|Mux4~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~82 .lut_mask = "fc22";
defparam \openmips0|id_ex0|ex_reg1~82 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~82 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~82 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~82 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~82 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~83 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~83_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~82_combout  & \openmips0|mem_wb0|wb_wdata [11] # !\openmips0|id_ex0|ex_reg1~82_combout  & (\openmips0|id_ex0|ex_reg1~81_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~82_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [11]),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~81_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~83 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~83 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~83 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~83 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~83 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~83 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N9
maxii_lcell \openmips0|id_ex0|ex_reg1[11] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [11] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~83_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~83_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[11] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[11] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[11] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[11] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[11] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[11] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N2
maxii_lcell \openmips0|ex0|Mux4~0 (
// Equation(s):
// \openmips0|ex0|Mux4~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [11] # \openmips0|id_ex0|ex_reg1 [11] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2 [11]),
	.datab(\openmips0|id_ex0|ex_reg1 [11]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux4~0 .lut_mask = "ae00";
defparam \openmips0|ex0|Mux4~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux4~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux4~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux4~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X9_Y5_N1
maxii_lcell \openmips0|ex_mem0|mem_wdata[11] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~27  = E1_mem_wdata[11] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux4~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~27 ),
	.regout(\openmips0|ex_mem0|mem_wdata [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[11] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[11] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[11] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[11] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[11] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[11] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N4
maxii_lcell \openmips0|mem_wb0|wb_wdata[12] (
// Equation(s):
// \openmips0|regfile1|regs~397  = K1_wb_wdata[12] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [12] = DFFEAS(\openmips0|regfile1|regs~397 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~28 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~28 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~397 ),
	.regout(\openmips0|mem_wb0|wb_wdata [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[12] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[12] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[12] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[12] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[12] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N5
maxii_lcell \openmips0|regfile1|regs[7][12] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~112  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (M1_regs[7][12] # !\openmips0|id_ex0|ex_reg2~111_combout )
// \openmips0|regfile1|regs[7][12]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~112 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~397 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~397 ),
	.datad(\openmips0|id_ex0|ex_reg2~111_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~112 ),
	.regout(\openmips0|regfile1|regs[7][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][12] .lut_mask = "4044";
defparam \openmips0|regfile1|regs[7][12] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][12] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][12] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][12] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N4
maxii_lcell \openmips0|regfile1|regs[6][12] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~85  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & M1_regs[6][12] # !\rst~combout  & (\openmips0|regfile1|regs[7][12]~regout )) # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][12])
// \openmips0|regfile1|regs[6][12]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~85 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~397 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [8]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~397 ),
	.datad(\openmips0|regfile1|regs[7][12]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~85 ),
	.regout(\openmips0|regfile1|regs[6][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][12] .lut_mask = "f2d0";
defparam \openmips0|regfile1|regs[6][12] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][12] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][12] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][12] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~111 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~111_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|regfile1|regs[6][12]~regout  & \openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[6][12]~regout ),
	.datab(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datac(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~111_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~111 .lut_mask = "f080";
defparam \openmips0|id_ex0|ex_reg2~111 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~111 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~111 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~111 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~111 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N9
maxii_lcell \openmips0|id_ex0|ex_reg2~113 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~113_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~112  # \openmips0|regfile1|regs[1][12]~regout  & !\openmips0|id_ex0|ex_reg2~111_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// (\openmips0|id_ex0|ex_reg2~111_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|regfile1|regs[1][12]~regout ),
	.datac(\openmips0|id_ex0|ex_reg2~112 ),
	.datad(\openmips0|id_ex0|ex_reg2~111_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~113_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~113 .lut_mask = "f5a8";
defparam \openmips0|id_ex0|ex_reg2~113 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~113 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~113 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~113 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~113 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N0
maxii_lcell \openmips0|id_ex0|ex_reg2~114 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~114_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~113_combout  # \openmips0|id_ex0|ex_reg2[15]~86_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & \openmips0|mem_wb0|wb_wdata~28  & 
// (!\openmips0|id_ex0|ex_reg2[15]~86_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~28 ),
	.datab(\openmips0|id_ex0|ex_reg2~113_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~114_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~114 .lut_mask = "f0ca";
defparam \openmips0|id_ex0|ex_reg2~114 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~114 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~114 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~114 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~114 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~115 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~115_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~114_combout  & \openmips0|mem_wb0|wb_wdata [12] # !\openmips0|id_ex0|ex_reg2~114_combout  & (\openmips0|ex0|Mux3~0_combout )) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~114_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [12]),
	.datab(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datac(\openmips0|ex0|Mux3~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~115_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~115 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg2~115 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~115 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~115 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~115 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~115 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N2
maxii_lcell \openmips0|id_ex0|ex_reg2[12] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [12] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~115_combout  & (!\openmips0|id_ex0|ex_reg2[15]~43_combout  # !\openmips0|id0|always2~5_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~5_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datac(\openmips0|id0|reg2_read_o~2_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[12] .lut_mask = "7000";
defparam \openmips0|id_ex0|ex_reg2[12] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[12] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[12] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[12] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[12] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y5_N3
maxii_lcell \openmips0|regfile1|regs[1][12] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~86  = \openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id_ex0|ex_reg1~85  # !\openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id0|reg1_addr_o[0]~3_combout  & M1_regs[1][12])
// \openmips0|regfile1|regs[1][12]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~86 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~397 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg1~85 ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs~397 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~86 ),
	.regout(\openmips0|regfile1|regs[1][12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][12] .lut_mask = "aac0";
defparam \openmips0|regfile1|regs[1][12] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][12] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][12] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][12] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X10_Y5_N6
maxii_lcell \openmips0|id_ex0|ex_reg1~87 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~87_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout ) # !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~86 ) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & \openmips0|mem_wb0|wb_wdata~28 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~28 ),
	.datab(\openmips0|id_ex0|ex_reg1~86 ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~87 .lut_mask = "fc0a";
defparam \openmips0|id_ex0|ex_reg1~87 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~87 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~87 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~87 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~87 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N7
maxii_lcell \openmips0|id_ex0|ex_reg1~88 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~88_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~87_combout  & (\openmips0|mem_wb0|wb_wdata [12]) # !\openmips0|id_ex0|ex_reg1~87_combout  & \openmips0|ex0|Mux3~0_combout ) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~87_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datab(\openmips0|ex0|Mux3~0_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [12]),
	.datad(\openmips0|id_ex0|ex_reg1~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~88 .lut_mask = "f588";
defparam \openmips0|id_ex0|ex_reg1~88 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~88 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~88 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~88 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~88 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X10_Y5_N8
maxii_lcell \openmips0|id_ex0|ex_reg1[12] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [12] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~88_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~88_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[12] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[12] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[12] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[12] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[12] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N6
maxii_lcell \openmips0|ex0|Mux3~0 (
// Equation(s):
// \openmips0|ex0|Mux3~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [12] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [12])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2 [12]),
	.datab(\openmips0|ex0|Mux15~1 ),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|id_ex0|ex_reg1 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux3~0 .lut_mask = "8c88";
defparam \openmips0|ex0|Mux3~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux3~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux3~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux3~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X4_Y5_N2
maxii_lcell \openmips0|ex_mem0|mem_wdata[12] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~28  = E1_mem_wdata[12] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux3~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~28 ),
	.regout(\openmips0|ex_mem0|mem_wdata [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[12] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[12] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[12] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[12] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[12] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[12] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N4
maxii_lcell \openmips0|mem_wb0|wb_wdata[13] (
// Equation(s):
// \openmips0|regfile1|regs~398  = K1_wb_wdata[13] & !\rst~combout 
// \openmips0|mem_wb0|wb_wdata [13] = DFFEAS(\openmips0|regfile1|regs~398 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~29 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata~29 ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~398 ),
	.regout(\openmips0|mem_wb0|wb_wdata [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[13] .lut_mask = "00f0";
defparam \openmips0|mem_wb0|wb_wdata[13] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[13] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[13] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[13] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y7_N5
maxii_lcell \openmips0|regfile1|regs[6][13] (
// Equation(s):
// \openmips0|regfile1|regs[6][13]~regout  = DFFEAS(\openmips0|mem_wb0|wb_wdata [13] # \rst~combout , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|mem_wb0|wb_wdata [13]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[6][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][13] .lut_mask = "fff0";
defparam \openmips0|regfile1|regs[6][13] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][13] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[6][13] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][13] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[6][13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y4_N7
maxii_lcell \openmips0|regfile1|regs[7][13] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~90  = \openmips0|if_id0|id_inst [8] & (\rst~combout  & (\openmips0|regfile1|regs[6][13]~regout ) # !\rst~combout  & M1_regs[7][13]) # !\openmips0|if_id0|id_inst [8] & (\openmips0|regfile1|regs[6][13]~regout )
// \openmips0|regfile1|regs[7][13]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~90 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , \openmips0|regfile1|regs~398 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [8]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~398 ),
	.datad(\openmips0|regfile1|regs[6][13]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~90 ),
	.regout(\openmips0|regfile1|regs[7][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][13] .lut_mask = "fd20";
defparam \openmips0|regfile1|regs[7][13] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][13] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][13] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][13] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[7][13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~118 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~118_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|regfile1|regs[6][13]~regout  & \openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[6][13]~regout ),
	.datab(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~118_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~118 .lut_mask = "cc80";
defparam \openmips0|id_ex0|ex_reg2~118 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~118 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~118 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~118 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~118 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y4_N2
maxii_lcell \openmips0|regfile1|regs[1][13] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~119  = \openmips0|id_ex0|ex_reg2~118_combout  & \openmips0|if_id0|id_inst [7] & !\rst~combout  # !\openmips0|id_ex0|ex_reg2~118_combout  & M1_regs[1][13] & (\rst~combout  # !\openmips0|if_id0|id_inst [7])
// \openmips0|regfile1|regs[1][13]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~119 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~398 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|if_id0|id_inst [7]),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~398 ),
	.datad(\openmips0|id_ex0|ex_reg2~118_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~119 ),
	.regout(\openmips0|regfile1|regs[1][13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][13] .lut_mask = "22d0";
defparam \openmips0|regfile1|regs[1][13] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][13] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][13] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][13] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y4_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~120 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~120_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~119  & (\openmips0|regfile1|regs[7][13]~regout  # !\openmips0|id_ex0|ex_reg2~118_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// (\openmips0|id_ex0|ex_reg2~118_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[7][13]~regout ),
	.datab(\openmips0|id_ex0|ex_reg2~118_combout ),
	.datac(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~119 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~120 .lut_mask = "bc0c";
defparam \openmips0|id_ex0|ex_reg2~120 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~120 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~120 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~120 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~120 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N9
maxii_lcell \openmips0|id_ex0|ex_reg2~117 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~117_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2[15]~87_combout  # \openmips0|ex0|Mux2~0_combout ) # !\openmips0|id_ex0|ex_reg2[15]~86_combout  & \openmips0|mem_wb0|wb_wdata~29  & 
// !\openmips0|id_ex0|ex_reg2[15]~87_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata~29 ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datad(\openmips0|ex0|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~117_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~117 .lut_mask = "aea4";
defparam \openmips0|id_ex0|ex_reg2~117 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~117 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~117 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~117 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~117 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N2
maxii_lcell \openmips0|id_ex0|ex_reg2~121 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~121_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~117_combout  & \openmips0|mem_wb0|wb_wdata [13] # !\openmips0|id_ex0|ex_reg2~117_combout  & (\openmips0|id_ex0|ex_reg2~120_combout )) # 
// !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~117_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [13]),
	.datab(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~120_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~117_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~121_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~121 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg2~121 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~121 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~121 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~121 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~121 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N3
maxii_lcell \openmips0|id_ex0|ex_reg2[13] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [13] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~121_combout  & (!\openmips0|id_ex0|ex_reg2[15]~43_combout  # !\openmips0|id0|always2~5_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~5_combout ),
	.datab(\openmips0|id0|reg2_read_o~2_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~121_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[13] .lut_mask = "4c00";
defparam \openmips0|id_ex0|ex_reg2[13] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[13] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[13] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[13] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X7_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~91 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~91_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~90 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|regfile1|regs[1][13]~regout  & \openmips0|id0|reg1_addr_o[0]~3_combout 

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[1][13]~regout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~90 ),
	.datad(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~91 .lut_mask = "f088";
defparam \openmips0|id_ex0|ex_reg1~91 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~91 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~91 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~91 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~91 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~92 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~92_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout  # \openmips0|ex0|Mux2~0_combout ) # !\openmips0|id_ex0|ex_reg1[12]~63_combout  & \openmips0|mem_wb0|wb_wdata~29  & 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout 

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~29 ),
	.datab(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datad(\openmips0|ex0|Mux2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~92 .lut_mask = "cec2";
defparam \openmips0|id_ex0|ex_reg1~92 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~92 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~92 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~92 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~92 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N1
maxii_lcell \openmips0|id_ex0|ex_reg1~93 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~93_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~92_combout  & \openmips0|mem_wb0|wb_wdata [13] # !\openmips0|id_ex0|ex_reg1~92_combout  & (\openmips0|id_ex0|ex_reg1~91_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~92_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [13]),
	.datab(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~91_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~92_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~93 .lut_mask = "bbc0";
defparam \openmips0|id_ex0|ex_reg1~93 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~93 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~93 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~93 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~93 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N7
maxii_lcell \openmips0|id_ex0|ex_reg1[13] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [13] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~93_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~93_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[13] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[13] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[13] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[13] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[13] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[13] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N8
maxii_lcell \openmips0|ex0|Mux2~0 (
// Equation(s):
// \openmips0|ex0|Mux2~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [13] # \openmips0|id_ex0|ex_reg1 [13] & !\openmips0|id_ex0|ex_alusel [1])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2 [13]),
	.datab(\openmips0|id_ex0|ex_reg1 [13]),
	.datac(\openmips0|id_ex0|ex_alusel [1]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux2~0 .lut_mask = "ae00";
defparam \openmips0|ex0|Mux2~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux2~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux2~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux2~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y7_N6
maxii_lcell \openmips0|ex_mem0|mem_wdata[13] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~29  = E1_mem_wdata[13] & !\rst~combout 

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux2~0_combout ),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~29 ),
	.regout(\openmips0|ex_mem0|mem_wdata [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[13] .lut_mask = "00f0";
defparam \openmips0|ex_mem0|mem_wdata[13] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[13] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[13] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[13] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[13] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X11_Y6_N4
maxii_lcell \openmips0|mem_wb0|wb_wdata[14] (
// Equation(s):
// \openmips0|regfile1|regs~399  = !\rst~combout  & K1_wb_wdata[14]
// \openmips0|mem_wb0|wb_wdata [14] = DFFEAS(\openmips0|regfile1|regs~399 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~30 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~399 ),
	.regout(\openmips0|mem_wb0|wb_wdata [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[14] .lut_mask = "3030";
defparam \openmips0|mem_wb0|wb_wdata[14] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[14] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[14] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[14] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X4_Y7_N5
maxii_lcell \openmips0|regfile1|regs[7][14] (
// Equation(s):
// \openmips0|regfile1|regs[7][14]~regout  = DFFEAS(\rst~combout  # \openmips0|mem_wb0|wb_wdata [14], GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|regfile1|regs[7][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][14] .lut_mask = "fcfc";
defparam \openmips0|regfile1|regs[7][14] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][14] .output_mode = "reg_only";
defparam \openmips0|regfile1|regs[7][14] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][14] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N9
maxii_lcell \openmips0|regfile1|regs[6][14] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~95  = \rst~combout  & (M1_regs[6][14]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & (\openmips0|regfile1|regs[7][14]~regout ) # !\openmips0|if_id0|id_inst [8] & M1_regs[6][14])
// \openmips0|regfile1|regs[6][14]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~95 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~399 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [8]),
	.datac(\openmips0|regfile1|regs~399 ),
	.datad(\openmips0|regfile1|regs[7][14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~95 ),
	.regout(\openmips0|regfile1|regs[6][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][14] .lut_mask = "f4b0";
defparam \openmips0|regfile1|regs[6][14] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][14] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][14] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][14] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X7_Y5_N0
maxii_lcell \openmips0|regfile1|regs[1][14] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~96  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~95 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & M1_regs[1][14]
// \openmips0|regfile1|regs[1][14]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~96 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~399 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datab(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datac(\openmips0|regfile1|regs~399 ),
	.datad(\openmips0|id_ex0|ex_reg1~95 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~96 ),
	.regout(\openmips0|regfile1|regs[1][14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][14] .lut_mask = "ea40";
defparam \openmips0|regfile1|regs[1][14] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][14] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][14] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][14] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X12_Y6_N2
maxii_lcell \openmips0|id_ex0|ex_reg1~97 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~97_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout ) # !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~96 ) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & \openmips0|mem_wb0|wb_wdata~30 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~30 ),
	.datab(\openmips0|id_ex0|ex_reg1~96 ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~97 .lut_mask = "fc0a";
defparam \openmips0|id_ex0|ex_reg1~97 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~97 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~97 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~97 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~97 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N0
maxii_lcell \openmips0|id_ex0|ex_reg1~98 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~98_combout  = \openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~97_combout  & \openmips0|mem_wb0|wb_wdata [14] # !\openmips0|id_ex0|ex_reg1~97_combout  & (\openmips0|ex0|Mux1~0_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|id_ex0|ex_reg1~97_combout )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [14]),
	.datac(\openmips0|ex0|Mux1~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~97_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~98 .lut_mask = "dda0";
defparam \openmips0|id_ex0|ex_reg1~98 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~98 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~98 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~98 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~98 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X12_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg1[14] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [14] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~98_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~98_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[14] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[14] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[14] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[14] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[14] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N8
maxii_lcell \openmips0|id_ex0|ex_reg2~123 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~123_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|regfile1|regs[6][14]~regout  & \openmips0|id0|reg2_addr_o[2]~4_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datab(\openmips0|regfile1|regs[6][14]~regout ),
	.datac(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datad(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~123_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~123 .lut_mask = "aa80";
defparam \openmips0|id_ex0|ex_reg2~123 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~123 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~123 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~123 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~123 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~124 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~124_combout  = !\rst~combout  & \openmips0|if_id0|id_inst [7] & (\openmips0|regfile1|regs[7][14]~regout  # !\openmips0|id_ex0|ex_reg2~123_combout )

	.clk(gnd),
	.dataa(\openmips0|regfile1|regs[7][14]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|if_id0|id_inst [7]),
	.datad(\openmips0|id_ex0|ex_reg2~123_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~124_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~124 .lut_mask = "2030";
defparam \openmips0|id_ex0|ex_reg2~124 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~124 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~124 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~124 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~124 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N2
maxii_lcell \openmips0|id_ex0|ex_reg2~125 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~125_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~124_combout  & (\openmips0|id_ex0|ex_reg2~123_combout ) # !\openmips0|id_ex0|ex_reg2~124_combout  & \openmips0|regfile1|regs[1][14]~regout  & 
// !\openmips0|id_ex0|ex_reg2~123_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & (\openmips0|id_ex0|ex_reg2~123_combout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~124_combout ),
	.datac(\openmips0|regfile1|regs[1][14]~regout ),
	.datad(\openmips0|id_ex0|ex_reg2~123_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~125 .lut_mask = "dd20";
defparam \openmips0|id_ex0|ex_reg2~125 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~125 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~125 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~125 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~125 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N1
maxii_lcell \openmips0|id_ex0|ex_reg2~126 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~126_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2[15]~87_combout ) # !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2[15]~87_combout  & 
// (\openmips0|id_ex0|ex_reg2~125_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & \openmips0|mem_wb0|wb_wdata~30 )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata~30 ),
	.datab(\openmips0|id_ex0|ex_reg2~125_combout ),
	.datac(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~126_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~126 .lut_mask = "fc0a";
defparam \openmips0|id_ex0|ex_reg2~126 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~126 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~126 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~126 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~126 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N3
maxii_lcell \openmips0|id_ex0|ex_reg2~127 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~127_combout  = \openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~126_combout  & (\openmips0|mem_wb0|wb_wdata [14]) # !\openmips0|id_ex0|ex_reg2~126_combout  & \openmips0|ex0|Mux1~0_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|id_ex0|ex_reg2~126_combout )

	.clk(gnd),
	.dataa(\openmips0|ex0|Mux1~0_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata [14]),
	.datac(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~126_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~127_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~127 .lut_mask = "cfa0";
defparam \openmips0|id_ex0|ex_reg2~127 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~127 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~127 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~127 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~127 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N5
maxii_lcell \openmips0|id_ex0|ex_reg2[14] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [14] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~127_combout  & (!\openmips0|id0|always2~5_combout  # !\openmips0|id_ex0|ex_reg2[15]~43_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datab(\openmips0|id0|always2~5_combout ),
	.datac(\openmips0|id0|reg2_read_o~2_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~127_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[14] .lut_mask = "7000";
defparam \openmips0|id_ex0|ex_reg2[14] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[14] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[14] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[14] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[14] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N6
maxii_lcell \openmips0|ex0|Mux1~0 (
// Equation(s):
// \openmips0|ex0|Mux1~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [14] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [14])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_alusel [1]),
	.datab(\openmips0|id_ex0|ex_reg1 [14]),
	.datac(\openmips0|id_ex0|ex_reg2 [14]),
	.datad(\openmips0|ex0|Mux15~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux1~0 .lut_mask = "f400";
defparam \openmips0|ex0|Mux1~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux1~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux1~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux1~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X11_Y6_N0
maxii_lcell \openmips0|ex_mem0|mem_wdata[14] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~30  = !\rst~combout  & E1_mem_wdata[14]

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|ex0|Mux1~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~30 ),
	.regout(\openmips0|ex_mem0|mem_wdata [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[14] .lut_mask = "3030";
defparam \openmips0|ex_mem0|mem_wdata[14] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[14] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[14] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[14] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[14] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X5_Y4_N9
maxii_lcell \openmips0|regfile1|regs[7][15] (
// Equation(s):
// \openmips0|regfile1|regs~400  = !\rst~combout  & \openmips0|mem_wb0|wb_wdata [15]
// \openmips0|regfile1|regs[7][15]~regout  = DFFEAS(\openmips0|regfile1|regs~400 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[7][10]~403_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\openmips0|mem_wb0|wb_wdata [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\openmips0|regfile1|regs[7][10]~403_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|regfile1|regs~400 ),
	.regout(\openmips0|regfile1|regs[7][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[7][15] .lut_mask = "3030";
defparam \openmips0|regfile1|regs[7][15] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[7][15] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[7][15] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[7][15] .sum_lutc_input = "datac";
defparam \openmips0|regfile1|regs[7][15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N5
maxii_lcell \openmips0|regfile1|regs[6][15] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~100  = \rst~combout  & (M1_regs[6][15]) # !\rst~combout  & (\openmips0|if_id0|id_inst [8] & \openmips0|regfile1|regs[7][15]~regout  # !\openmips0|if_id0|id_inst [8] & (M1_regs[6][15]))
// \openmips0|regfile1|regs[6][15]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg1~100 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[6][2]~402_combout , \openmips0|regfile1|regs~400 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|regfile1|regs[7][15]~regout ),
	.datab(\rst~combout ),
	.datac(\openmips0|regfile1|regs~400 ),
	.datad(\openmips0|if_id0|id_inst [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[6][2]~402_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~100 ),
	.regout(\openmips0|regfile1|regs[6][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[6][15] .lut_mask = "e2f0";
defparam \openmips0|regfile1|regs[6][15] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[6][15] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[6][15] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[6][15] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[6][15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y4_N6
maxii_lcell \openmips0|id_ex0|ex_reg2~130 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~130_combout  = \openmips0|id0|reg2_addr_o[1]~5_combout  & (\openmips0|id0|reg2_addr_o[0]~3_combout  # \openmips0|id0|reg2_addr_o[2]~4_combout  & \openmips0|regfile1|regs[6][15]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datab(\openmips0|id0|reg2_addr_o[2]~4_combout ),
	.datac(\openmips0|id0|reg2_addr_o[1]~5_combout ),
	.datad(\openmips0|regfile1|regs[6][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~130 .lut_mask = "e0a0";
defparam \openmips0|id_ex0|ex_reg2~130 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~130 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~130 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~130 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~130 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N5
maxii_lcell \openmips0|regfile1|regs[1][15] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~131  = \openmips0|id_ex0|ex_reg2~130_combout  & !\rst~combout  & \openmips0|if_id0|id_inst [7] # !\openmips0|id_ex0|ex_reg2~130_combout  & M1_regs[1][15] & (\rst~combout  # !\openmips0|if_id0|id_inst [7])
// \openmips0|regfile1|regs[1][15]~regout  = DFFEAS(\openmips0|id_ex0|ex_reg2~131 , GLOBAL(\clk~combout ), VCC, , \openmips0|regfile1|regs[1][8]~385_combout , \openmips0|regfile1|regs~400 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\openmips0|if_id0|id_inst [7]),
	.datac(\openmips0|regfile1|regs~400 ),
	.datad(\openmips0|id_ex0|ex_reg2~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\openmips0|regfile1|regs[1][8]~385_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~131 ),
	.regout(\openmips0|regfile1|regs[1][15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|regfile1|regs[1][15] .lut_mask = "44b0";
defparam \openmips0|regfile1|regs[1][15] .operation_mode = "normal";
defparam \openmips0|regfile1|regs[1][15] .output_mode = "reg_and_comb";
defparam \openmips0|regfile1|regs[1][15] .register_cascade_mode = "off";
defparam \openmips0|regfile1|regs[1][15] .sum_lutc_input = "qfbk";
defparam \openmips0|regfile1|regs[1][15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y4_N7
maxii_lcell \openmips0|id_ex0|ex_reg2~132 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~132_combout  = \openmips0|id0|reg2_addr_o[0]~3_combout  & \openmips0|id_ex0|ex_reg2~131  & (\openmips0|regfile1|regs[7][15]~regout  # !\openmips0|id_ex0|ex_reg2~130_combout ) # !\openmips0|id0|reg2_addr_o[0]~3_combout  & 
// \openmips0|id_ex0|ex_reg2~130_combout 

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2~130_combout ),
	.datab(\openmips0|id0|reg2_addr_o[0]~3_combout ),
	.datac(\openmips0|id_ex0|ex_reg2~131 ),
	.datad(\openmips0|regfile1|regs[7][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~132_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~132 .lut_mask = "e262";
defparam \openmips0|id_ex0|ex_reg2~132 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~132 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~132 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~132 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~132 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N2
maxii_lcell \openmips0|id_ex0|ex_reg2~129 (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~129_combout  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout ) # !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2[15]~86_combout  & (\openmips0|ex0|Mux0~0_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~86_combout  & \openmips0|mem_wb0|wb_wdata~31 )

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata~31 ),
	.datac(\openmips0|ex0|Mux0~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg2[15]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~129_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2~129 .lut_mask = "fa44";
defparam \openmips0|id_ex0|ex_reg2~129 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2~129 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg2~129 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2~129 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2~129 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N0
maxii_lcell \openmips0|mem_wb0|wb_wdata[15] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2~133  = \openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~129_combout  & (K1_wb_wdata[15]) # !\openmips0|id_ex0|ex_reg2~129_combout  & \openmips0|id_ex0|ex_reg2~132_combout ) # 
// !\openmips0|id_ex0|ex_reg2[15]~87_combout  & (\openmips0|id_ex0|ex_reg2~129_combout )
// \openmips0|mem_wb0|wb_wdata [15] = DFFEAS(\openmips0|id_ex0|ex_reg2~133 , GLOBAL(\clk~combout ), VCC, , , \openmips0|mem_wb0|wb_wdata~31 , , , VCC)

	.clk(\clk~combout ),
	.dataa(\openmips0|id_ex0|ex_reg2[15]~87_combout ),
	.datab(\openmips0|id_ex0|ex_reg2~132_combout ),
	.datac(\openmips0|mem_wb0|wb_wdata~31 ),
	.datad(\openmips0|id_ex0|ex_reg2~129_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg2~133 ),
	.regout(\openmips0|mem_wb0|wb_wdata [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|mem_wb0|wb_wdata[15] .lut_mask = "f588";
defparam \openmips0|mem_wb0|wb_wdata[15] .operation_mode = "normal";
defparam \openmips0|mem_wb0|wb_wdata[15] .output_mode = "reg_and_comb";
defparam \openmips0|mem_wb0|wb_wdata[15] .register_cascade_mode = "off";
defparam \openmips0|mem_wb0|wb_wdata[15] .sum_lutc_input = "qfbk";
defparam \openmips0|mem_wb0|wb_wdata[15] .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X6_Y4_N1
maxii_lcell \openmips0|id_ex0|ex_reg2[15] (
// Equation(s):
// \openmips0|id_ex0|ex_reg2 [15] = DFFEAS(\openmips0|id0|reg2_read_o~2_combout  & \openmips0|id_ex0|ex_reg2~133  & (!\openmips0|id_ex0|ex_reg2[15]~43_combout  # !\openmips0|id0|always2~5_combout ), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\openmips0|id0|always2~5_combout ),
	.datab(\openmips0|id_ex0|ex_reg2[15]~43_combout ),
	.datac(\openmips0|id0|reg2_read_o~2_combout ),
	.datad(\openmips0|id_ex0|ex_reg2~133 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[15] .lut_mask = "7000";
defparam \openmips0|id_ex0|ex_reg2[15] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg2[15] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg2[15] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg2[15] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg2[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X5_Y4_N4
maxii_lcell \openmips0|id_ex0|ex_reg1~101 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~101_combout  = \openmips0|id0|reg1_addr_o[2]~4_combout  & (\openmips0|id_ex0|ex_reg1~100 ) # !\openmips0|id0|reg1_addr_o[2]~4_combout  & \openmips0|id0|reg1_addr_o[0]~3_combout  & (\openmips0|regfile1|regs[1][15]~regout )

	.clk(gnd),
	.dataa(\openmips0|id0|reg1_addr_o[0]~3_combout ),
	.datab(\openmips0|id0|reg1_addr_o[2]~4_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~100 ),
	.datad(\openmips0|regfile1|regs[1][15]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~101_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~101 .lut_mask = "e2c0";
defparam \openmips0|id_ex0|ex_reg1~101 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~101 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~101 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~101 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~101 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N3
maxii_lcell \openmips0|id_ex0|ex_reg1~102 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~102_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout ) # !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1[12]~63_combout  & \openmips0|ex0|Mux0~0_combout  # 
// !\openmips0|id_ex0|ex_reg1[12]~63_combout  & (\openmips0|mem_wb0|wb_wdata~31 ))

	.clk(gnd),
	.dataa(\openmips0|ex0|Mux0~0_combout ),
	.datab(\openmips0|mem_wb0|wb_wdata~31 ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datad(\openmips0|id_ex0|ex_reg1[12]~63_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~102 .lut_mask = "fa0c";
defparam \openmips0|id_ex0|ex_reg1~102 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~102 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~102 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~102 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~102 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N8
maxii_lcell \openmips0|id_ex0|ex_reg1~103 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~103_combout  = \openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~102_combout  & \openmips0|mem_wb0|wb_wdata [15] # !\openmips0|id_ex0|ex_reg1~102_combout  & (\openmips0|id_ex0|ex_reg1~101_combout )) # 
// !\openmips0|id_ex0|ex_reg1[12]~24_combout  & (\openmips0|id_ex0|ex_reg1~102_combout )

	.clk(gnd),
	.dataa(\openmips0|mem_wb0|wb_wdata [15]),
	.datab(\openmips0|id_ex0|ex_reg1~101_combout ),
	.datac(\openmips0|id_ex0|ex_reg1[12]~24_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~102_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|id_ex0|ex_reg1~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~103 .lut_mask = "afc0";
defparam \openmips0|id_ex0|ex_reg1~103 .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1~103 .output_mode = "comb_only";
defparam \openmips0|id_ex0|ex_reg1~103 .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1~103 .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1~103 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N9
maxii_lcell \openmips0|id_ex0|ex_reg1[15] (
// Equation(s):
// \openmips0|id_ex0|ex_reg1 [15] = DFFEAS(!\openmips0|id_ex0|ex_reg1[12]~68_combout  & \openmips0|id_ex0|ex_reg1~103_combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\openmips0|id_ex0|ex_reg1[12]~68_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~103_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\openmips0|id_ex0|ex_reg1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[15] .lut_mask = "0f00";
defparam \openmips0|id_ex0|ex_reg1[15] .operation_mode = "normal";
defparam \openmips0|id_ex0|ex_reg1[15] .output_mode = "reg_only";
defparam \openmips0|id_ex0|ex_reg1[15] .register_cascade_mode = "off";
defparam \openmips0|id_ex0|ex_reg1[15] .sum_lutc_input = "datac";
defparam \openmips0|id_ex0|ex_reg1[15] .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y5_N3
maxii_lcell \openmips0|ex0|Mux0~0 (
// Equation(s):
// \openmips0|ex0|Mux0~0_combout  = \openmips0|ex0|Mux15~1  & (\openmips0|id_ex0|ex_reg2 [15] # !\openmips0|id_ex0|ex_alusel [1] & \openmips0|id_ex0|ex_reg1 [15])

	.clk(gnd),
	.dataa(\openmips0|id_ex0|ex_alusel [1]),
	.datab(\openmips0|id_ex0|ex_reg2 [15]),
	.datac(\openmips0|ex0|Mux15~1 ),
	.datad(\openmips0|id_ex0|ex_reg1 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|ex0|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex0|Mux0~0 .lut_mask = "d0c0";
defparam \openmips0|ex0|Mux0~0 .operation_mode = "normal";
defparam \openmips0|ex0|Mux0~0 .output_mode = "comb_only";
defparam \openmips0|ex0|Mux0~0 .register_cascade_mode = "off";
defparam \openmips0|ex0|Mux0~0 .sum_lutc_input = "datac";
defparam \openmips0|ex0|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X6_Y4_N4
maxii_lcell \openmips0|ex_mem0|mem_wdata[15] (
// Equation(s):
// \openmips0|mem_wb0|wb_wdata~31  = !\rst~combout  & (E1_mem_wdata[15])

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\openmips0|ex0|Mux0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\openmips0|mem_wb0|wb_wdata~31 ),
	.regout(\openmips0|ex_mem0|mem_wdata [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[15] .lut_mask = "5050";
defparam \openmips0|ex_mem0|mem_wdata[15] .operation_mode = "normal";
defparam \openmips0|ex_mem0|mem_wdata[15] .output_mode = "comb_only";
defparam \openmips0|ex_mem0|mem_wdata[15] .register_cascade_mode = "off";
defparam \openmips0|ex_mem0|mem_wdata[15] .sum_lutc_input = "qfbk";
defparam \openmips0|ex_mem0|mem_wdata[15] .synch_mode = "on";
// synopsys translate_on

// atom is at PIN_26
maxii_io \register1[0]~I (
	.datain(\openmips0|regfile1|regs[1][0]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[0]));
// synopsys translate_off
defparam \register1[0]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_91
maxii_io \register1[1]~I (
	.datain(\openmips0|regfile1|regs[1][1]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[1]));
// synopsys translate_off
defparam \register1[1]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_19
maxii_io \register1[2]~I (
	.datain(\openmips0|regfile1|regs[1][2]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[2]));
// synopsys translate_off
defparam \register1[2]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_95
maxii_io \register1[3]~I (
	.datain(\openmips0|regfile1|regs[1][3]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[3]));
// synopsys translate_off
defparam \register1[3]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_28
maxii_io \register1[4]~I (
	.datain(\openmips0|regfile1|regs[1][4]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[4]));
// synopsys translate_off
defparam \register1[4]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_42
maxii_io \register1[5]~I (
	.datain(\openmips0|regfile1|regs[1][5]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[5]));
// synopsys translate_off
defparam \register1[5]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_17
maxii_io \register1[6]~I (
	.datain(\openmips0|regfile1|regs[1][6]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[6]));
// synopsys translate_off
defparam \register1[6]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_72
maxii_io \register1[7]~I (
	.datain(\openmips0|regfile1|regs[1][7]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[7]));
// synopsys translate_off
defparam \register1[7]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_44
maxii_io \register1[8]~I (
	.datain(\openmips0|regfile1|regs[1][8]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[8]));
// synopsys translate_off
defparam \register1[8]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_30
maxii_io \register1[9]~I (
	.datain(\openmips0|regfile1|regs[1][9]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[9]));
// synopsys translate_off
defparam \register1[9]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_34
maxii_io \register1[10]~I (
	.datain(\openmips0|regfile1|regs[1][10]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[10]));
// synopsys translate_off
defparam \register1[10]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_40
maxii_io \register1[11]~I (
	.datain(\openmips0|regfile1|regs[1][11]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[11]));
// synopsys translate_off
defparam \register1[11]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_38
maxii_io \register1[12]~I (
	.datain(\openmips0|regfile1|regs[1][12]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[12]));
// synopsys translate_off
defparam \register1[12]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_87
maxii_io \register1[13]~I (
	.datain(\openmips0|regfile1|regs[1][13]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[13]));
// synopsys translate_off
defparam \register1[13]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_18
maxii_io \register1[14]~I (
	.datain(\openmips0|regfile1|regs[1][14]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[14]));
// synopsys translate_off
defparam \register1[14]~I .operation_mode = "output";
// synopsys translate_on

// atom is at PIN_35
maxii_io \register1[15]~I (
	.datain(\openmips0|regfile1|regs[1][15]~regout ),
	.oe(vcc),
	.combout(),
	.padio(register1[15]));
// synopsys translate_off
defparam \register1[15]~I .operation_mode = "output";
// synopsys translate_on

endmodule
