Time resolution is 1 ps
  s  d  The number of correct test cases is :          2
$finish called at time : 430 ns : File "C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sim_1/new/processor_tb.v" Line 130
