<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16233</Best-caseLatency>
            <Average-caseLatency>16233</Average-caseLatency>
            <Worst-caseLatency>16233</Worst-caseLatency>
            <Best-caseRealTimeLatency>73.779 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>73.779 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>73.779 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>16161</DataflowPipelineThroughput>
            <Interval-min>16161</Interval-min>
            <Interval-max>16161</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:496</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>686</BRAM_18K>
            <DSP>210</DSP>
            <FF>53208</FF>
            <LUT>39893</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_AWUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WSTRB</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_WUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARADDR</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLEN</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARSIZE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARBURST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARLOCK</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARCACHE</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARPROT</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARQOS</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARREGION</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_ARUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RDATA</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RLAST</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_RRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BVALID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BREADY</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BRESP</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BID</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task3_BUSER</name>
            <Object>kernel_vA_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WSTRB</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWADDR</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWLEN</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWSIZE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWBURST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWLOCK</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWCACHE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWPROT</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWQOS</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWREGION</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_AWUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WDATA</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WSTRB</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WLAST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_WUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARADDR</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARLEN</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARSIZE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARBURST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARLOCK</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARCACHE</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARPROT</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARQOS</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARREGION</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_ARUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RDATA</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RLAST</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_RRESP</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BVALID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BREADY</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BRESP</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BID</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vx_for_task1_BUSER</name>
            <Object>kernel_vx_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWADDR</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWLEN</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWSIZE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWBURST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWLOCK</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWCACHE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWPROT</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWQOS</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWREGION</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_AWUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WDATA</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WSTRB</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WLAST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_WUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARADDR</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARLEN</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARSIZE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARBURST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARLOCK</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARCACHE</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARPROT</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARQOS</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARREGION</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_ARUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RDATA</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RLAST</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_RRESP</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BVALID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BREADY</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BRESP</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BID</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vy_for_task3_BUSER</name>
            <Object>kernel_vy_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TDATA</name>
            <Object>fifo_A_from_off_chip_to_S3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TKEEP</name>
            <Object>fifo_A_from_off_chip_to_S3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TSTRB</name>
            <Object>fifo_A_from_off_chip_to_S3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TLAST</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TVALID</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TREADY</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TDATA</name>
            <Object>fifo_y_to_off_chip_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TKEEP</name>
            <Object>fifo_y_to_off_chip_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TSTRB</name>
            <Object>fifo_y_to_off_chip_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TLAST</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TVALID</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TREADY</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TDATA</name>
            <Object>fifo_tmp_from_task1_to_task3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TKEEP</name>
            <Object>fifo_tmp_from_task1_to_task3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TSTRB</name>
            <Object>fifo_tmp_from_task1_to_task3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TLAST</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TVALID</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TREADY</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc4_U0</InstName>
                    <ModuleName>entry_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>200</ID>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task3_U0</InstName>
                    <ModuleName>load_vA_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>207</ID>
                    <BindInstances>add_ln21_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vx_for_task1_U0</InstName>
                    <ModuleName>load_vx_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>add_ln47_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vy_for_task3_U0</InstName>
                    <ModuleName>store_vy_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>241</ID>
                    <BindInstances>add_ln160_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_706</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>706</ID>
                            <BindInstances>add_ln284_1_fu_2092_p2 add_ln284_fu_2104_p2 mac_muladd_6ns_5ns_5ns_11_4_1_U19 mac_muladd_6ns_5ns_5ns_11_4_1_U19 add_ln285_fu_2160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_x_FT0_fu_968</InstName>
                            <ModuleName>read_x_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>968</ID>
                            <BindInstances>add_ln353_fu_376_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT0_level0_fu_1006</InstName>
                            <ModuleName>compute_FT0_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1006</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>536</ID>
                                </Instance>
                                <Instance>
                                    <InstName>task1_intra_U0</InstName>
                                    <ModuleName>task1_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>572</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_task1_intra_Pipeline_VITIS_LOOP_268_1_fu_476</InstName>
                                            <ModuleName>task1_intra_Pipeline_VITIS_LOOP_268_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>476</ID>
                                            <BindInstances>add_ln268_fu_2770_p2 add_ln276_fu_2800_p2 fmul_32ns_32ns_32_4_max_dsp_1_U234 fmul_32ns_32ns_32_4_max_dsp_1_U235 fmul_32ns_32ns_32_4_max_dsp_1_U236 fmul_32ns_32ns_32_4_max_dsp_1_U237 fmul_32ns_32ns_32_4_max_dsp_1_U238 fmul_32ns_32ns_32_4_max_dsp_1_U239 fmul_32ns_32ns_32_4_max_dsp_1_U240 fmul_32ns_32ns_32_4_max_dsp_1_U241 fmul_32ns_32ns_32_4_max_dsp_1_U242 fmul_32ns_32ns_32_4_max_dsp_1_U243 fmul_32ns_32ns_32_4_max_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U245 fmul_32ns_32ns_32_4_max_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U247 fmul_32ns_32ns_32_4_max_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U249 fadd_32ns_32ns_32_5_full_dsp_1_U191 fadd_32ns_32ns_32_5_full_dsp_1_U192 fadd_32ns_32ns_32_5_full_dsp_1_U212 fadd_32ns_32ns_32_5_full_dsp_1_U193 fadd_32ns_32ns_32_5_full_dsp_1_U194 fadd_32ns_32ns_32_5_full_dsp_1_U213 fadd_32ns_32ns_32_5_full_dsp_1_U224 fadd_32ns_32ns_32_5_full_dsp_1_U195 fadd_32ns_32ns_32_5_full_dsp_1_U196 fadd_32ns_32ns_32_5_full_dsp_1_U214 fadd_32ns_32ns_32_5_full_dsp_1_U197 fadd_32ns_32ns_32_5_full_dsp_1_U198 fadd_32ns_32ns_32_5_full_dsp_1_U215 fadd_32ns_32ns_32_5_full_dsp_1_U225 fadd_32ns_32ns_32_5_full_dsp_1_U229 fadd_32ns_32ns_32_4_no_dsp_1_U231 fmul_32ns_32ns_32_4_max_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U253 fmul_32ns_32ns_32_4_max_dsp_1_U254 fmul_32ns_32ns_32_4_max_dsp_1_U255 fmul_32ns_32ns_32_4_max_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U257 fmul_32ns_32ns_32_4_max_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U259 fmul_32ns_32ns_32_4_max_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U261 fmul_32ns_32ns_32_4_max_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U263 fmul_32ns_32ns_32_4_max_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U265 fadd_32ns_32ns_32_5_full_dsp_1_U199 fadd_32ns_32ns_32_5_full_dsp_1_U200 fadd_32ns_32ns_32_5_full_dsp_1_U216 fadd_32ns_32ns_32_5_full_dsp_1_U201 fadd_32ns_32ns_32_5_full_dsp_1_U202 fadd_32ns_32ns_32_5_full_dsp_1_U217 fadd_32ns_32ns_32_5_full_dsp_1_U226 fadd_32ns_32ns_32_5_full_dsp_1_U203 fadd_32ns_32ns_32_5_full_dsp_1_U204 fadd_32ns_32ns_32_5_full_dsp_1_U218 fadd_32ns_32ns_32_5_full_dsp_1_U205 fadd_32ns_32ns_32_5_full_dsp_1_U206 fadd_32ns_32ns_32_5_full_dsp_1_U219 fadd_32ns_32ns_32_5_full_dsp_1_U227 fadd_32ns_32ns_32_5_full_dsp_1_U230 fadd_32ns_32ns_32_4_no_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U267 fmul_32ns_32ns_32_4_max_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U269 fmul_32ns_32ns_32_4_max_dsp_1_U270 fmul_32ns_32ns_32_4_max_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U275 fmul_32ns_32ns_32_4_max_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U234 fmul_32ns_32ns_32_4_max_dsp_1_U235 fmul_32ns_32ns_32_4_max_dsp_1_U236 fmul_32ns_32ns_32_4_max_dsp_1_U237 fmul_32ns_32ns_32_4_max_dsp_1_U238 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U208 fadd_32ns_32ns_32_5_full_dsp_1_U220 fadd_32ns_32ns_32_5_full_dsp_1_U209 fadd_32ns_32ns_32_5_full_dsp_1_U210 fadd_32ns_32ns_32_5_full_dsp_1_U221 fadd_32ns_32ns_32_5_full_dsp_1_U228 fadd_32ns_32ns_32_5_full_dsp_1_U211 fadd_32ns_32ns_32_5_full_dsp_1_U191 fadd_32ns_32ns_32_5_full_dsp_1_U212 fadd_32ns_32ns_32_5_full_dsp_1_U192 fadd_32ns_32ns_32_5_full_dsp_1_U193 fadd_32ns_32ns_32_5_full_dsp_1_U213 fadd_32ns_32ns_32_5_full_dsp_1_U222 fadd_32ns_32ns_32_5_full_dsp_1_U229 fadd_32ns_32ns_32_4_no_dsp_1_U231 fmul_32ns_32ns_32_4_max_dsp_1_U239 fmul_32ns_32ns_32_4_max_dsp_1_U240 fmul_32ns_32ns_32_4_max_dsp_1_U241 fmul_32ns_32ns_32_4_max_dsp_1_U242 fmul_32ns_32ns_32_4_max_dsp_1_U243 fmul_32ns_32ns_32_4_max_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U245 fmul_32ns_32ns_32_4_max_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U247 fmul_32ns_32ns_32_4_max_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U249 fmul_32ns_32ns_32_4_max_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U253 fmul_32ns_32ns_32_4_max_dsp_1_U254 fadd_32ns_32ns_32_5_full_dsp_1_U194 fadd_32ns_32ns_32_5_full_dsp_1_U195 fadd_32ns_32ns_32_5_full_dsp_1_U214 fadd_32ns_32ns_32_5_full_dsp_1_U196 fadd_32ns_32ns_32_5_full_dsp_1_U197 fadd_32ns_32ns_32_5_full_dsp_1_U215 fadd_32ns_32ns_32_5_full_dsp_1_U223 fadd_32ns_32ns_32_5_full_dsp_1_U198 fadd_32ns_32ns_32_5_full_dsp_1_U199 fadd_32ns_32ns_32_5_full_dsp_1_U216 fadd_32ns_32ns_32_5_full_dsp_1_U200 fadd_32ns_32ns_32_5_full_dsp_1_U201 fadd_32ns_32ns_32_5_full_dsp_1_U217 fadd_32ns_32ns_32_5_full_dsp_1_U224 fadd_32ns_32ns_32_5_full_dsp_1_U230 fadd_32ns_32ns_32_4_no_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U255 fmul_32ns_32ns_32_4_max_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U257 fmul_32ns_32ns_32_4_max_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U259 fmul_32ns_32ns_32_4_max_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U261 fmul_32ns_32ns_32_4_max_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U263 fmul_32ns_32ns_32_4_max_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U265 fmul_32ns_32ns_32_4_max_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U267 fmul_32ns_32ns_32_4_max_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U269 fmul_32ns_32ns_32_4_max_dsp_1_U270 fadd_32ns_32ns_32_5_full_dsp_1_U202 fadd_32ns_32ns_32_5_full_dsp_1_U203 fadd_32ns_32ns_32_5_full_dsp_1_U218 fadd_32ns_32ns_32_5_full_dsp_1_U204 fadd_32ns_32ns_32_5_full_dsp_1_U205 fadd_32ns_32ns_32_5_full_dsp_1_U219 fadd_32ns_32ns_32_5_full_dsp_1_U225 fadd_32ns_32ns_32_5_full_dsp_1_U206 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U220 fadd_32ns_32ns_32_5_full_dsp_1_U208 fadd_32ns_32ns_32_5_full_dsp_1_U209 fadd_32ns_32ns_32_5_full_dsp_1_U221 fadd_32ns_32ns_32_5_full_dsp_1_U226 fadd_32ns_32ns_32_5_full_dsp_1_U227 fadd_32ns_32ns_32_4_no_dsp_1_U231 fmul_32ns_32ns_32_4_max_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U275 fmul_32ns_32ns_32_4_max_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U234 fmul_32ns_32ns_32_4_max_dsp_1_U235 fmul_32ns_32ns_32_4_max_dsp_1_U236 fmul_32ns_32ns_32_4_max_dsp_1_U237 fmul_32ns_32ns_32_4_max_dsp_1_U238 fmul_32ns_32ns_32_4_max_dsp_1_U239 fmul_32ns_32ns_32_4_max_dsp_1_U240 fmul_32ns_32ns_32_4_max_dsp_1_U241 fmul_32ns_32ns_32_4_max_dsp_1_U242 fmul_32ns_32ns_32_4_max_dsp_1_U243 fadd_32ns_32ns_32_5_full_dsp_1_U210 fadd_32ns_32ns_32_5_full_dsp_1_U211 fadd_32ns_32ns_32_5_full_dsp_1_U222 fadd_32ns_32ns_32_5_full_dsp_1_U212 fadd_32ns_32ns_32_5_full_dsp_1_U191 fadd_32ns_32ns_32_5_full_dsp_1_U213 fadd_32ns_32ns_32_5_full_dsp_1_U223 fadd_32ns_32ns_32_5_full_dsp_1_U192 fadd_32ns_32ns_32_5_full_dsp_1_U193 fadd_32ns_32ns_32_5_full_dsp_1_U214 fadd_32ns_32ns_32_5_full_dsp_1_U194 fadd_32ns_32ns_32_5_full_dsp_1_U195 fadd_32ns_32ns_32_5_full_dsp_1_U215 fadd_32ns_32ns_32_5_full_dsp_1_U224 fadd_32ns_32ns_32_5_full_dsp_1_U228 fadd_32ns_32ns_32_4_no_dsp_1_U232 fmul_32ns_32ns_32_4_max_dsp_1_U244 fmul_32ns_32ns_32_4_max_dsp_1_U245 fmul_32ns_32ns_32_4_max_dsp_1_U246 fmul_32ns_32ns_32_4_max_dsp_1_U247 fmul_32ns_32ns_32_4_max_dsp_1_U248 fmul_32ns_32ns_32_4_max_dsp_1_U249 fmul_32ns_32ns_32_4_max_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U253 fmul_32ns_32ns_32_4_max_dsp_1_U254 fmul_32ns_32ns_32_4_max_dsp_1_U255 fmul_32ns_32ns_32_4_max_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U257 fmul_32ns_32ns_32_4_max_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U259 fadd_32ns_32ns_32_5_full_dsp_1_U196 fadd_32ns_32ns_32_5_full_dsp_1_U197 fadd_32ns_32ns_32_5_full_dsp_1_U216 fadd_32ns_32ns_32_5_full_dsp_1_U198 fadd_32ns_32ns_32_5_full_dsp_1_U199 fadd_32ns_32ns_32_5_full_dsp_1_U217 fadd_32ns_32ns_32_5_full_dsp_1_U225 fadd_32ns_32ns_32_5_full_dsp_1_U200 fadd_32ns_32ns_32_5_full_dsp_1_U201 fadd_32ns_32ns_32_5_full_dsp_1_U218 fadd_32ns_32ns_32_5_full_dsp_1_U202 fadd_32ns_32ns_32_5_full_dsp_1_U203 fadd_32ns_32ns_32_5_full_dsp_1_U219 fadd_32ns_32ns_32_5_full_dsp_1_U226 fadd_32ns_32ns_32_5_full_dsp_1_U229 fadd_32ns_32ns_32_4_no_dsp_1_U233 fmul_32ns_32ns_32_4_max_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U261 fmul_32ns_32ns_32_4_max_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U263 fmul_32ns_32ns_32_4_max_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U265 fmul_32ns_32ns_32_4_max_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U267 fmul_32ns_32ns_32_4_max_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U269 fmul_32ns_32ns_32_4_max_dsp_1_U270 fmul_32ns_32ns_32_4_max_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U274 fmul_32ns_32ns_32_4_max_dsp_1_U275 fadd_32ns_32ns_32_5_full_dsp_1_U204 fadd_32ns_32ns_32_5_full_dsp_1_U205 fadd_32ns_32ns_32_5_full_dsp_1_U220 fadd_32ns_32ns_32_5_full_dsp_1_U206 fadd_32ns_32ns_32_5_full_dsp_1_U207 fadd_32ns_32ns_32_5_full_dsp_1_U221 fadd_32ns_32ns_32_5_full_dsp_1_U227 fadd_32ns_32ns_32_5_full_dsp_1_U208 fadd_32ns_32ns_32_5_full_dsp_1_U209 fadd_32ns_32ns_32_5_full_dsp_1_U222 fadd_32ns_32ns_32_5_full_dsp_1_U210 fadd_32ns_32ns_32_5_full_dsp_1_U211 fadd_32ns_32ns_32_5_full_dsp_1_U223 fadd_32ns_32ns_32_5_full_dsp_1_U228 fadd_32ns_32ns_32_5_full_dsp_1_U230 fadd_32ns_32ns_32_4_no_dsp_1_U233</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_6ns_6ns_11_1_1_U441</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT0_level0_Block_entry25_proc_U0</InstName>
                                    <ModuleName>compute_FT0_level0_Block_entry25_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>898</ID>
                                    <BindInstances>add_ln210_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_tmp_FT0_3_U0</InstName>
                                    <ModuleName>write_tmp_FT0_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>904</ID>
                                </Instance>
                                <Instance>
                                    <InstName>write_tmp_FT0_2_U0</InstName>
                                    <ModuleName>write_tmp_FT0_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>925</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp_1_0_val3_c_U tmp_1_0_val3_c13_U tmp_1_1_val5_c_U tmp_1_1_val5_c14_U tmp_1_2_val7_c_U tmp_1_2_val7_c15_U tmp_1_3_val9_c_U tmp_1_3_val9_c16_U tmp_1_4_val11_c_U tmp_1_4_val11_c17_U tmp_1_5_val13_c_U tmp_1_5_val13_c18_U tmp_1_6_val15_c_U tmp_1_6_val15_c19_U tmp_1_7_val17_c_U tmp_1_7_val17_c20_U add_ln210_loc_c_channel_U add_ln210_loc_c21_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_tmp_FT0_fu_1181</InstName>
                            <ModuleName>write_tmp_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1181</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ln253_write_tmp_FT0_1_fu_1201</InstName>
                            <ModuleName>write_tmp_FT0_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1201</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U A_16_U A_17_U A_18_U A_19_U A_20_U A_21_U A_22_U A_23_U A_24_U A_25_U A_26_U A_27_U A_28_U A_29_U A_30_U A_31_U A_32_U A_33_U A_34_U A_35_U A_36_U A_37_U A_38_U A_39_U A_40_U A_41_U A_42_U A_43_U A_44_U A_45_U A_46_U A_47_U A_48_U A_49_U A_50_U A_51_U A_52_U A_53_U A_54_U A_55_U A_56_U A_57_U A_58_U A_59_U A_60_U A_61_U A_62_U A_63_U A_64_U A_65_U A_66_U A_67_U A_68_U A_69_U A_70_U A_71_U A_72_U A_73_U A_74_U A_75_U A_76_U A_77_U A_78_U A_79_U A_80_U A_81_U A_82_U A_83_U A_84_U A_85_U A_86_U A_87_U A_88_U A_89_U A_90_U A_91_U A_92_U A_93_U A_94_U A_95_U A_96_U A_97_U A_98_U A_99_U A_100_U A_101_U A_102_U A_103_U A_104_U A_105_U A_106_U A_107_U A_108_U A_109_U A_110_U A_111_U A_112_U A_113_U A_114_U A_115_U A_116_U A_117_U A_118_U A_119_U A_120_U A_121_U A_122_U A_123_U A_124_U A_125_U A_126_U A_127_U x_U x_1_U x_2_U x_3_U x_4_U x_5_U x_6_U x_7_U x_8_U x_9_U x_10_U x_11_U x_12_U x_13_U x_14_U x_15_U i0_2_fu_1325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vtmp_for_task1_U0</InstName>
                    <ModuleName>store_vtmp_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>add_ln117_fu_140_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vtmp_for_task1_c_U fifo_x_from_off_chip_to_S1_U fifo_A_from_off_chip_to_S1_U fifo_tmp_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vA_for_task3_m_axi_U kernel_vtmp_for_task1_m_axi_U kernel_vx_for_task1_m_axi_U kernel_vy_for_task3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vA_for_task3</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10267</Best-caseLatency>
                    <Average-caseLatency>10267</Average-caseLatency>
                    <Worst-caseLatency>10267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.664 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.664 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.664 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10267</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10192</TripCount>
                        <Latency>10265</Latency>
                        <AbsoluteTimeLatency>46.654 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>805</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_149_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vx_for_task1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.455 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.455 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.455 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.445 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>795</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_119_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10474</Best-caseLatency>
                    <Average-caseLatency>10474</Average-caseLatency>
                    <Worst-caseLatency>10474</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.604 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.604 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.604 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10474</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10400</TripCount>
                        <Latency>10472</Latency>
                        <AbsoluteTimeLatency>47.595 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <Loops>
                <VITIS_LOOP_284_1_VITIS_LOOP_285_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10404</Best-caseLatency>
                    <Average-caseLatency>10404</Average-caseLatency>
                    <Worst-caseLatency>10404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.286 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.286 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.286 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_284_1_VITIS_LOOP_285_2>
                        <Name>VITIS_LOOP_284_1_VITIS_LOOP_285_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>10400</TripCount>
                        <Latency>10402</Latency>
                        <AbsoluteTimeLatency>47.277 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_284_1_VITIS_LOOP_285_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:285</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_284_1_VITIS_LOOP_285_2>
                            <Name>VITIS_LOOP_284_1_VITIS_LOOP_285_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:284</SourceLocation>
                        </VITIS_LOOP_284_1_VITIS_LOOP_285_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>116</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_1_VITIS_LOOP_285_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_1_fu_2092_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_1_VITIS_LOOP_285_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_2104_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_284_1_VITIS_LOOP_285_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_5ns_11_4_1_U19" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_284_1_VITIS_LOOP_285_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_5ns_11_4_1_U19" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_1_VITIS_LOOP_285_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_2160_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_x_FT0</Name>
            <Loops>
                <VITIS_LOOP_353_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.127 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.127 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.127 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_353_1>
                        <Name>VITIS_LOOP_353_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.118 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_353_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:353</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_353_1>
                            <Name>VITIS_LOOP_353_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:353</SourceLocation>
                        </VITIS_LOOP_353_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_376_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra_Pipeline_VITIS_LOOP_268_1</Name>
            <Loops>
                <VITIS_LOOP_268_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>109</Best-caseLatency>
                    <Average-caseLatency>109</Average-caseLatency>
                    <Worst-caseLatency>109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.495 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.495 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.495 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_1>
                        <Name>VITIS_LOOP_268_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>107</Latency>
                        <AbsoluteTimeLatency>0.486 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_268_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_268_1>
                            <Name>VITIS_LOOP_268_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:268</SourceLocation>
                        </VITIS_LOOP_268_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>209</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>27747</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>16869</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_2770_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_2800_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U213" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U224" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U214" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U215" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U225" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U229" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U231" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U200" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U216" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U201" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U202" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U217" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U226" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U203" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U204" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U218" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U205" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U206" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U219" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U227" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U230" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U232" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U276" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U208" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U220" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U210" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U221" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U228" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U211" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U213" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U222" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U229" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U231" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U214" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U215" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U223" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U216" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U200" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U201" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U217" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U224" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U230" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U232" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U202" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U203" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U218" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U204" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U205" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U219" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U225" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U206" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U220" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U208" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U221" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U226" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U227" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U231" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U276" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U234" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U235" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U236" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U237" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U238" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U239" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U240" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U241" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U242" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U243" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U210" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U211" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U222" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U191" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U213" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U223" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U192" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U193" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U214" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U194" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U195" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U215" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U224" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U228" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U232" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U244" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U245" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U246" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U247" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U248" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U249" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U196" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U197" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U216" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U198" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U199" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U217" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U225" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U200" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U201" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U218" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U202" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U203" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U219" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U226" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U229" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U233" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U204" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U205" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U220" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U206" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U207" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U221" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U227" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U208" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U222" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U210" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U211" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U223" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U228" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U230" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_268_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U233" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_7_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112</Best-caseLatency>
                    <Average-caseLatency>112</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.509 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.509 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.509 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>112</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>209</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28020</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17001</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_11_1_1_U441" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln276"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level0_Block_entry25_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:210</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_18_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.545 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.545 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:439~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:210</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_tmp_FT0_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:418~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:211</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>112</Best-caseLatency>
                    <Average-caseLatency>112</Average-caseLatency>
                    <Worst-caseLatency>112</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.509 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.509 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.509 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>113</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>113</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>209</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17920</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_val3_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_val3_c13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_val3_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_val5_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_val5_c14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_val5_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_val7_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_val7_c15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_val7_c15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_val9_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_val9_c16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_val9_c16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_val11_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_4_val11_c17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_4_val11_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_val13_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_5_val13_c18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_5_val13_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_val15_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_6_val15_c19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_6_val15_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_val17_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_7_val17_c20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_7_val17_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln210_loc_c_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln210_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln210_loc_c21_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:208" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln210_loc_c21_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.545 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.545 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:446</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_tmp_FT0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.989</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:432</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_232_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.168</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16160</Best-caseLatency>
                    <Average-caseLatency>16160</Average-caseLatency>
                    <Worst-caseLatency>16160</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16160</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_232_1>
                        <Name>VITIS_LOOP_232_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>5751</Latency>
                        <AbsoluteTimeLatency>26.138 us</AbsoluteTimeLatency>
                        <IterationLatency>115</IterationLatency>
                        <PipelineDepth>115</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level0_fu_1006</Instance>
                        </InstanceList>
                    </VITIS_LOOP_232_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:232</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_232_1>
                            <Name>VITIS_LOOP_232_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:232</SourceLocation>
                        </VITIS_LOOP_232_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>512</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>210</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>29868</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>24453</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_42"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_43"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_62"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_64"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_65"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_66"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_67"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_68"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_69"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_71"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_72"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_73"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_74"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_75"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_76"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_77"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_78"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_79"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_80"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_81"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_82"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_83"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_84"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_85"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_86"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_87"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_88"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_89"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_90"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_91"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_92"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_93"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_94"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_95"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_96"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_97"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_98"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_99"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_100"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_101"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_102"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_103"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_104"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_105"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_106"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_107"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_108"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_110"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_111"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_112"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_113"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_114"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_115"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_116"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_117"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_118"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_119"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_120"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_121"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_122"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_123"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_124"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_125"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_126"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:225" STORAGESIZE="32 1300 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:228" STORAGESIZE="32 26 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_1325_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vtmp_for_task1</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>122</Best-caseLatency>
                    <Average-caseLatency>122</Average-caseLatency>
                    <Worst-caseLatency>122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.554 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.554 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.554 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>120</Latency>
                        <AbsoluteTimeLatency>0.545 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1>
                            <Name>VITIS_LOOP_117_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_140_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vy_for_task3</Name>
            <Loops>
                <VITIS_LOOP_160_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>97</Average-caseLatency>
                    <Worst-caseLatency>97</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.441 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.441 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.441 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_1>
                        <Name>VITIS_LOOP_160_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>95</Latency>
                        <AbsoluteTimeLatency>0.432 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_160_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_160_1>
                            <Name>VITIS_LOOP_160_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160</SourceLocation>
                        </VITIS_LOOP_160_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1301</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_146_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16233</Best-caseLatency>
                    <Average-caseLatency>16233</Average-caseLatency>
                    <Worst-caseLatency>16233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.779 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.779 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.779 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>16161</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>16161</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:496</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>686</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>210</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>53208</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>39895</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vtmp_for_task1_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:496" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vtmp_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_x_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_x_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_to_off_chip_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vtmp_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vtmp_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vx_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vx_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vy_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vy_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_x_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vtmp_for_task1" index="0" direction="out" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vtmp_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="1" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task3" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vx_for_task1" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vx_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vx_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vx_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vy_for_task3" index="4" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vy_for_task3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vy_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vy_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_A_from_off_chip_to_S3" index="5" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_A_from_off_chip_to_S3" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_y_to_off_chip" index="6" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_y_to_off_chip" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_tmp_from_task1_to_task3" index="7" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="fifo_tmp_from_task1_to_task3" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vtmp_for_task1_1" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 31 to 0 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x14" name="vtmp_for_task1_2" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 63 to 32 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x28" name="vA_for_task3_1" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 31 to 0 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_for_task3_2" access="W" description="Data signal of vA_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task3" access="W" description="Bit 63 to 32 of vA_for_task3"/>
                    </fields>
                </register>
                <register offset="0x34" name="vx_for_task1_1" access="W" description="Data signal of vx_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx_for_task1" access="W" description="Bit 31 to 0 of vx_for_task1"/>
                    </fields>
                </register>
                <register offset="0x38" name="vx_for_task1_2" access="W" description="Data signal of vx_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx_for_task1" access="W" description="Bit 63 to 32 of vx_for_task1"/>
                    </fields>
                </register>
                <register offset="0x40" name="vy_for_task3_1" access="W" description="Data signal of vy_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy_for_task3" access="W" description="Bit 31 to 0 of vy_for_task3"/>
                    </fields>
                </register>
                <register offset="0x44" name="vy_for_task3_2" access="W" description="Data signal of vy_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy_for_task3" access="W" description="Bit 63 to 32 of vy_for_task3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vtmp_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vA_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vx_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="vy_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vA_for_task3:m_axi_kernel_vtmp_for_task1:m_axi_kernel_vx_for_task1:m_axi_kernel_vy_for_task3:fifo_A_from_off_chip_to_S3:fifo_y_to_off_chip:fifo_tmp_from_task1_to_task3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task3_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task3_ARADDR</port>
                <port>m_axi_kernel_vA_for_task3_ARBURST</port>
                <port>m_axi_kernel_vA_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task3_ARID</port>
                <port>m_axi_kernel_vA_for_task3_ARLEN</port>
                <port>m_axi_kernel_vA_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task3_ARPROT</port>
                <port>m_axi_kernel_vA_for_task3_ARQOS</port>
                <port>m_axi_kernel_vA_for_task3_ARREADY</port>
                <port>m_axi_kernel_vA_for_task3_ARREGION</port>
                <port>m_axi_kernel_vA_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task3_ARUSER</port>
                <port>m_axi_kernel_vA_for_task3_ARVALID</port>
                <port>m_axi_kernel_vA_for_task3_AWADDR</port>
                <port>m_axi_kernel_vA_for_task3_AWBURST</port>
                <port>m_axi_kernel_vA_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task3_AWID</port>
                <port>m_axi_kernel_vA_for_task3_AWLEN</port>
                <port>m_axi_kernel_vA_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task3_AWPROT</port>
                <port>m_axi_kernel_vA_for_task3_AWQOS</port>
                <port>m_axi_kernel_vA_for_task3_AWREADY</port>
                <port>m_axi_kernel_vA_for_task3_AWREGION</port>
                <port>m_axi_kernel_vA_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task3_AWUSER</port>
                <port>m_axi_kernel_vA_for_task3_AWVALID</port>
                <port>m_axi_kernel_vA_for_task3_BID</port>
                <port>m_axi_kernel_vA_for_task3_BREADY</port>
                <port>m_axi_kernel_vA_for_task3_BRESP</port>
                <port>m_axi_kernel_vA_for_task3_BUSER</port>
                <port>m_axi_kernel_vA_for_task3_BVALID</port>
                <port>m_axi_kernel_vA_for_task3_RDATA</port>
                <port>m_axi_kernel_vA_for_task3_RID</port>
                <port>m_axi_kernel_vA_for_task3_RLAST</port>
                <port>m_axi_kernel_vA_for_task3_RREADY</port>
                <port>m_axi_kernel_vA_for_task3_RRESP</port>
                <port>m_axi_kernel_vA_for_task3_RUSER</port>
                <port>m_axi_kernel_vA_for_task3_RVALID</port>
                <port>m_axi_kernel_vA_for_task3_WDATA</port>
                <port>m_axi_kernel_vA_for_task3_WID</port>
                <port>m_axi_kernel_vA_for_task3_WLAST</port>
                <port>m_axi_kernel_vA_for_task3_WREADY</port>
                <port>m_axi_kernel_vA_for_task3_WSTRB</port>
                <port>m_axi_kernel_vA_for_task3_WUSER</port>
                <port>m_axi_kernel_vA_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vtmp_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vtmp_for_task1_" paramPrefix="C_M_AXI_KERNEL_VTMP_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vtmp_for_task1_ARADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_ARBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARID</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_ARPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_ARQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_ARVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_AWBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_AWPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_AWQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_AWVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_BID</port>
                <port>m_axi_kernel_vtmp_for_task1_BREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_BRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_BUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_BVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_RDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_RID</port>
                <port>m_axi_kernel_vtmp_for_task1_RLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_RREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_RRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_RUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_RVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_WDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_WID</port>
                <port>m_axi_kernel_vtmp_for_task1_WLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_WREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_WSTRB</port>
                <port>m_axi_kernel_vtmp_for_task1_WUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vtmp_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vtmp_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vx_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vx_for_task1_" paramPrefix="C_M_AXI_KERNEL_VX_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vx_for_task1_ARADDR</port>
                <port>m_axi_kernel_vx_for_task1_ARBURST</port>
                <port>m_axi_kernel_vx_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vx_for_task1_ARID</port>
                <port>m_axi_kernel_vx_for_task1_ARLEN</port>
                <port>m_axi_kernel_vx_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vx_for_task1_ARPROT</port>
                <port>m_axi_kernel_vx_for_task1_ARQOS</port>
                <port>m_axi_kernel_vx_for_task1_ARREADY</port>
                <port>m_axi_kernel_vx_for_task1_ARREGION</port>
                <port>m_axi_kernel_vx_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vx_for_task1_ARUSER</port>
                <port>m_axi_kernel_vx_for_task1_ARVALID</port>
                <port>m_axi_kernel_vx_for_task1_AWADDR</port>
                <port>m_axi_kernel_vx_for_task1_AWBURST</port>
                <port>m_axi_kernel_vx_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vx_for_task1_AWID</port>
                <port>m_axi_kernel_vx_for_task1_AWLEN</port>
                <port>m_axi_kernel_vx_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vx_for_task1_AWPROT</port>
                <port>m_axi_kernel_vx_for_task1_AWQOS</port>
                <port>m_axi_kernel_vx_for_task1_AWREADY</port>
                <port>m_axi_kernel_vx_for_task1_AWREGION</port>
                <port>m_axi_kernel_vx_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vx_for_task1_AWUSER</port>
                <port>m_axi_kernel_vx_for_task1_AWVALID</port>
                <port>m_axi_kernel_vx_for_task1_BID</port>
                <port>m_axi_kernel_vx_for_task1_BREADY</port>
                <port>m_axi_kernel_vx_for_task1_BRESP</port>
                <port>m_axi_kernel_vx_for_task1_BUSER</port>
                <port>m_axi_kernel_vx_for_task1_BVALID</port>
                <port>m_axi_kernel_vx_for_task1_RDATA</port>
                <port>m_axi_kernel_vx_for_task1_RID</port>
                <port>m_axi_kernel_vx_for_task1_RLAST</port>
                <port>m_axi_kernel_vx_for_task1_RREADY</port>
                <port>m_axi_kernel_vx_for_task1_RRESP</port>
                <port>m_axi_kernel_vx_for_task1_RUSER</port>
                <port>m_axi_kernel_vx_for_task1_RVALID</port>
                <port>m_axi_kernel_vx_for_task1_WDATA</port>
                <port>m_axi_kernel_vx_for_task1_WID</port>
                <port>m_axi_kernel_vx_for_task1_WLAST</port>
                <port>m_axi_kernel_vx_for_task1_WREADY</port>
                <port>m_axi_kernel_vx_for_task1_WSTRB</port>
                <port>m_axi_kernel_vx_for_task1_WUSER</port>
                <port>m_axi_kernel_vx_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vx_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vx_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vy_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vy_for_task3_" paramPrefix="C_M_AXI_KERNEL_VY_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vy_for_task3_ARADDR</port>
                <port>m_axi_kernel_vy_for_task3_ARBURST</port>
                <port>m_axi_kernel_vy_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vy_for_task3_ARID</port>
                <port>m_axi_kernel_vy_for_task3_ARLEN</port>
                <port>m_axi_kernel_vy_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vy_for_task3_ARPROT</port>
                <port>m_axi_kernel_vy_for_task3_ARQOS</port>
                <port>m_axi_kernel_vy_for_task3_ARREADY</port>
                <port>m_axi_kernel_vy_for_task3_ARREGION</port>
                <port>m_axi_kernel_vy_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vy_for_task3_ARUSER</port>
                <port>m_axi_kernel_vy_for_task3_ARVALID</port>
                <port>m_axi_kernel_vy_for_task3_AWADDR</port>
                <port>m_axi_kernel_vy_for_task3_AWBURST</port>
                <port>m_axi_kernel_vy_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vy_for_task3_AWID</port>
                <port>m_axi_kernel_vy_for_task3_AWLEN</port>
                <port>m_axi_kernel_vy_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vy_for_task3_AWPROT</port>
                <port>m_axi_kernel_vy_for_task3_AWQOS</port>
                <port>m_axi_kernel_vy_for_task3_AWREADY</port>
                <port>m_axi_kernel_vy_for_task3_AWREGION</port>
                <port>m_axi_kernel_vy_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vy_for_task3_AWUSER</port>
                <port>m_axi_kernel_vy_for_task3_AWVALID</port>
                <port>m_axi_kernel_vy_for_task3_BID</port>
                <port>m_axi_kernel_vy_for_task3_BREADY</port>
                <port>m_axi_kernel_vy_for_task3_BRESP</port>
                <port>m_axi_kernel_vy_for_task3_BUSER</port>
                <port>m_axi_kernel_vy_for_task3_BVALID</port>
                <port>m_axi_kernel_vy_for_task3_RDATA</port>
                <port>m_axi_kernel_vy_for_task3_RID</port>
                <port>m_axi_kernel_vy_for_task3_RLAST</port>
                <port>m_axi_kernel_vy_for_task3_RREADY</port>
                <port>m_axi_kernel_vy_for_task3_RRESP</port>
                <port>m_axi_kernel_vy_for_task3_RUSER</port>
                <port>m_axi_kernel_vy_for_task3_RVALID</port>
                <port>m_axi_kernel_vy_for_task3_WDATA</port>
                <port>m_axi_kernel_vy_for_task3_WID</port>
                <port>m_axi_kernel_vy_for_task3_WLAST</port>
                <port>m_axi_kernel_vy_for_task3_WREADY</port>
                <port>m_axi_kernel_vy_for_task3_WSTRB</port>
                <port>m_axi_kernel_vy_for_task3_WUSER</port>
                <port>m_axi_kernel_vy_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vy_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vy_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_A_from_off_chip_to_S3" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="fifo_A_from_off_chip_to_S3_">
            <ports>
                <port>fifo_A_from_off_chip_to_S3_TDATA</port>
                <port>fifo_A_from_off_chip_to_S3_TKEEP</port>
                <port>fifo_A_from_off_chip_to_S3_TLAST</port>
                <port>fifo_A_from_off_chip_to_S3_TREADY</port>
                <port>fifo_A_from_off_chip_to_S3_TSTRB</port>
                <port>fifo_A_from_off_chip_to_S3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_A_from_off_chip_to_S3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_y_to_off_chip" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="fifo_y_to_off_chip_">
            <ports>
                <port>fifo_y_to_off_chip_TDATA</port>
                <port>fifo_y_to_off_chip_TKEEP</port>
                <port>fifo_y_to_off_chip_TLAST</port>
                <port>fifo_y_to_off_chip_TREADY</port>
                <port>fifo_y_to_off_chip_TSTRB</port>
                <port>fifo_y_to_off_chip_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_y_to_off_chip"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_tmp_from_task1_to_task3" type="axi4stream" busTypeName="axis" mode="master" dataWidth="256" portPrefix="fifo_tmp_from_task1_to_task3_">
            <ports>
                <port>fifo_tmp_from_task1_to_task3_TDATA</port>
                <port>fifo_tmp_from_task1_to_task3_TKEEP</port>
                <port>fifo_tmp_from_task1_to_task3_TLAST</port>
                <port>fifo_tmp_from_task1_to_task3_TREADY</port>
                <port>fifo_tmp_from_task1_to_task3_TSTRB</port>
                <port>fifo_tmp_from_task1_to_task3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_tmp_from_task1_to_task3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vA_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vtmp_for_task1">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_kernel_vx_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vy_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vtmp_for_task1_1, 0x10, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vtmp_for_task1_2, 0x14, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x1c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x20, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task3_1, 0x28, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vA_for_task3_2, 0x2c, 32, W, Data signal of vA_for_task3, </column>
                    <column name="s_axi_control">vx_for_task1_1, 0x34, 32, W, Data signal of vx_for_task1, </column>
                    <column name="s_axi_control">vx_for_task1_2, 0x38, 32, W, Data signal of vx_for_task1, </column>
                    <column name="s_axi_control">vy_for_task3_1, 0x40, 32, W, Data signal of vy_for_task3, </column>
                    <column name="s_axi_control">vy_for_task3_2, 0x44, 32, W, Data signal of vy_for_task3, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="fifo_A_from_off_chip_to_S3">out, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_tmp_from_task1_to_task3">out, both, 256, 32, 1, 1, 32, 1</column>
                    <column name="fifo_y_to_off_chip">in, both, 512, 64, 1, 1, 64, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vtmp_for_task1">out, vector&lt;float 8&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="vx_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vy_for_task3">out, vector&lt;float 16&gt;*</column>
                    <column name="fifo_A_from_off_chip_to_S3">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_y_to_off_chip">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_tmp_from_task1_to_task3">out, stream&lt;hls::axis&lt;ap_uint&lt;256&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vtmp_for_task1">m_axi_kernel_vtmp_for_task1, interface, , </column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_1 offset=0x10 range=32</column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_2 offset=0x14 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x1c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x20 range=32</column>
                    <column name="vA_for_task3">m_axi_kernel_vA_for_task3, interface, , </column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_1 offset=0x28 range=32</column>
                    <column name="vA_for_task3">s_axi_control, register, offset, name=vA_for_task3_2 offset=0x2c range=32</column>
                    <column name="vx_for_task1">m_axi_kernel_vx_for_task1, interface, , </column>
                    <column name="vx_for_task1">s_axi_control, register, offset, name=vx_for_task1_1 offset=0x34 range=32</column>
                    <column name="vx_for_task1">s_axi_control, register, offset, name=vx_for_task1_2 offset=0x38 range=32</column>
                    <column name="vy_for_task3">m_axi_kernel_vy_for_task3, interface, , </column>
                    <column name="vy_for_task3">s_axi_control, register, offset, name=vy_for_task3_1 offset=0x40 range=32</column>
                    <column name="vy_for_task3">s_axi_control, register, offset, name=vy_for_task3_2 offset=0x44 range=32</column>
                    <column name="fifo_A_from_off_chip_to_S3">fifo_A_from_off_chip_to_S3, interface, , </column>
                    <column name="fifo_y_to_off_chip">fifo_y_to_off_chip, interface, , </column>
                    <column name="fifo_tmp_from_task1_to_task3">fifo_tmp_from_task1_to_task3, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 10400, 512, VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vA_for_task3">read, 10192, 512, VITIS_LOOP_21_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21:19</column>
                    <column name="m_axi_kernel_vtmp_for_task1">write, 50, 256, VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117:20</column>
                    <column name="m_axi_kernel_vx_for_task1">read, 26, 512, VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47:19</column>
                    <column name="m_axi_kernel_vy_for_task3">write, 26, 512, VITIS_LOOP_160_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:23:19, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:23:19, read, Inferred, 10400, VITIS_LOOP_82_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:23:19, read, Widen Fail, , VITIS_LOOP_21_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vA_for_task3">vA, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:23:19, read, Inferred, 10192, VITIS_LOOP_21_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:21:19, , </column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:119:10, write, Widen Fail, , VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:119:10, write, Inferred, 50, VITIS_LOOP_117_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:117:20, , </column>
                    <column name="m_axi_kernel_vx_for_task1">vx, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:23:19, read, Inferred, 26, VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47:19, , </column>
                    <column name="m_axi_kernel_vx_for_task1">vx, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_47_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:47:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vy_for_task3">vy, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:197:11, write, Widen Fail, , VITIS_LOOP_160_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vy_for_task3">vy, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:197:11, write, Inferred, 26, VITIS_LOOP_160_1, /scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr0.cpp:160:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_va_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_vx_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:124" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:126" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:151" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:153" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:159" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:161" status="valid" parentFunction="store_vy_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:206" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:207" status="valid" parentFunction="compute_ft0_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:218" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:221" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 8 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:224" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 8 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:226" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A cyclic factor = 8 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:227" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:229" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = x cyclic factor = 16 dim = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:256" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:259" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:265" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:269" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:271" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:273" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:283" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:286" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:310" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:313" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:352" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:354" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:377" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:379" status="valid" parentFunction="read_x_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:417" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:422" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:438" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:443" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:472" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_tmp_from_task1_to_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:473" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_A_from_off_chip_to_S3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:474" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_y_to_off_chip"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:475" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vtmp_for_task1 offset = slave bundle = kernel_vtmp_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:476" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vA_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:477" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:478" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vx_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:479" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task3 offset = slave bundle = kernel_vA_for_task3"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:480" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vy_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:481" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vx_for_task1 offset = slave bundle = kernel_vx_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:483" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vy_for_task3 offset = slave bundle = kernel_vy_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:485" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vtmp_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:486" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:487" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:488" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vx_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:489" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vy_for_task3 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:490" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:491" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:492" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:493" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:494" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:495" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:496" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:498" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:500" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:502" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_x_from_off_chip_to_S1 depth = 1024"/>
    </PragmaReport>
</profile>

