Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ise-vhdl/lab2/tb_four_bit_adder_isim_beh.exe -prj C:/ise-vhdl/lab2/tb_four_bit_adder_beh.prj work.tb_four_bit_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ise-vhdl/lab2/half_adder.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab2/full_adder.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab2/four_bit_adder.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/lab2/tb_four_bit_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity four_bit_adder [four_bit_adder_default]
Compiling architecture behavior of entity tb_four_bit_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/ise-vhdl/lab2/tb_four_bit_adder_isim_beh.exe
Fuse Memory Usage: 34968 KB
Fuse CPU Usage: 436 ms
