Source Block: miaow/src/verilog/rtl/lsu/lsu.v@164:174@HdlIdDef
                                      );

////////////////////////////////////////////////////CHANGE
//////////Will the read conflict with simd/f?
   //lsu_rd_stage_router
   wire [2047:0] rd_vector_source_a;
   wire [2047:0] rd_vector_source_b;
   wire [127:0]  rd_scalar_source_a;
   wire [31:0] 	 rd_scalar_source_b;
   wire [3:0] 	 rd_rd_en;
   wire [3:0] 	 rd_wr_en;

Diff Content:
- 169    wire [2047:0] rd_vector_source_a;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@166:176
////////////////////////////////////////////////////CHANGE
//////////Will the read conflict with simd/f?
   //lsu_rd_stage_router
   wire [2047:0] rd_vector_source_a;
   wire [2047:0] rd_vector_source_b;
   wire [127:0]  rd_scalar_source_a;
   wire [31:0] 	 rd_scalar_source_b;
   wire [3:0] 	 rd_rd_en;
   wire [3:0] 	 rd_wr_en;
   wire [11:0] 	 rd_lddst_stsrc_addr;
   wire [1:0] addr_incre_amt;

Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu.v@165:175

////////////////////////////////////////////////////CHANGE
//////////Will the read conflict with simd/f?
   //lsu_rd_stage_router
   wire [2047:0] rd_vector_source_a;
   wire [2047:0] rd_vector_source_b;
   wire [127:0]  rd_scalar_source_a;
   wire [31:0] 	 rd_scalar_source_b;
   wire [3:0] 	 rd_rd_en;
   wire [3:0] 	 rd_wr_en;
   wire [11:0] 	 rd_lddst_stsrc_addr;

Clone Blocks 3:
miaow/src/verilog/rtl/lsu/lsu.v@167:177
//////////Will the read conflict with simd/f?
   //lsu_rd_stage_router
   wire [2047:0] rd_vector_source_a;
   wire [2047:0] rd_vector_source_b;
   wire [127:0]  rd_scalar_source_a;
   wire [31:0] 	 rd_scalar_source_b;
   wire [3:0] 	 rd_rd_en;
   wire [3:0] 	 rd_wr_en;
   wire [11:0] 	 rd_lddst_stsrc_addr;
   wire [1:0] addr_incre_amt;


