-- -------------------------------------------------------------
--
--  Entity Declaration for inst_a_e
--
-- Generated
--  by:  wig
--  on:  Thu Jan 27 08:21:01 2005
--  cmd: h:/work/mix_new/mix/mix_0.pl -strip -nodelta ../open.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a_e-e.vhd,v 1.3 2005/11/30 14:04:19 wig Exp $
-- $Date: 2005/11/30 14:04:19 $
-- $Log: inst_a_e-e.vhd,v $
-- Revision 1.3  2005/11/30 14:04:19  wig
-- Updated testcase references
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.48 2005/01/26 14:01:45 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.33 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_a_e
--
entity inst_a_e is
        -- Generics:
		-- No Generated Generics for Entity inst_a_e

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_a_e
			open_bit	: out	std_ulogic;
			open_bus	: out	std_ulogic_vector(3 downto 0);
			open_bus_9	: out	std_ulogic_vector(5 downto 0);
			open_in_bit_11	: in	std_ulogic;
			open_in_bus_10	: in	std_ulogic_vector(7 downto 0);
			open_part12	: out	std_ulogic_vector(6 downto 0);  -- from 5 to 3
			open_part13	: out	std_ulogic_vector(6 downto 0);
			openport14	: out	std_ulogic_vector(2 downto 0); -- check width and type
			wire_open	: out	std_ulogic_vector(5 downto 0);
			wire_open_in	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
end inst_a_e;
--
-- End of Generated Entity inst_a_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
