Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 19:26:36 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/vram_add_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.778ns (82.353%)  route 0.381ns (17.647%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.677 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.677    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     2.946 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.946    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.720ns (81.866%)  route 0.381ns (18.134%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.677 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.677    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.211     2.888 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/CO[2]
                         net (fo=1, unplaced)         0.000     2.888    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/facout_s2
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.089     3.579    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.698ns (81.674%)  route 0.381ns (18.326%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.677 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.677    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     2.866 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     2.866    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_2
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.686ns (81.567%)  route 0.381ns (18.433%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     2.854 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.854    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.678ns (81.496%)  route 0.381ns (18.504%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     2.846 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.846    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 1.623ns (80.988%)  route 0.381ns (19.012%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     2.791 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     2.791    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 1.598ns (80.748%)  route 0.381ns (19.252%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.577 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.577    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     2.766 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     2.766    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 1.586ns (80.630%)  route 0.381ns (19.370%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     2.754 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     2.754    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.578ns (80.551%)  route 0.381ns (19.449%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     2.746 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     2.746    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 1.523ns (79.990%)  route 0.381ns (20.011%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[1]/Q
                         net (fo=2, unplaced)         0.373     1.593    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[1]
                         LUT2 (Prop_lut2_I0_O)        0.232     1.825 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4/O
                         net (fo=1, unplaced)         0.000     1.825    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[24]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.269 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.277    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.377 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.377    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.477 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.477    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     2.691 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     2.691    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_8
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
                         FDRE (Setup_fdre_C_D)        0.101     3.591    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]
  -------------------------------------------------------------------
                         required time                          3.591    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  0.900    




