### çº¢å…‰ASlçš„Repo ğŸ¥º

å®é™…ä¸Šåé¢çš„ASlæ‰æ˜¯åå­—ï¼Œä¸è¿‡çº¢å…‰æ¯”è¾ƒå¥½è®°æ‰€ä»¥ç½‘åéƒ½å«è¿™ä¸ª

å¾®ç”µå­ä¸“ä¸šåœ¨è¯»çš„ç¡¬ä»¶äººï¼Œæ“…é•¿æ°µç¾¤ã€æ‘¸é±¼å’Œåƒé¥­

**æŠ€æœ¯æ ˆ**
* âœ… å¸¸ç”¨è¯­è¨€: C/C++, Verilog/SystemVerilog, Python
* ğŸ”¥ IDEï¼šVim + VS Code ç ä¸€åˆ‡
* ğŸ—º åµŒå…¥å¼: ARM CM4/7-based MCU, Arduino, ESP-IDF, Vitis, Petalinux/OpenWrt
* âš¡ æ¿çº§ç”µè·¯: MATLAB, AD/KiCAD/ç«‹åˆ›EDA/Allegro
* ğŸš€ ç‰‡ä¸Šç¡¬ä»¶: Yosys/Vivado, RV32, ISP
* ğŸ¤– æœºå™¨è§†è§‰: OpenCV, PyTorch, é­”æ”¹YOLO

![](https://camo.githubusercontent.com/30aaf1023bc107c382c6fac2dad30ddfa1276e19443105f3442dd13b9357eac2/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f2d56697661646f2d4646313031302e7376673f6c6f676f3d78696c696e78266c6f676f436f6c6f723d666666666666)

![](https://img.shields.io/badge/-iverilog-red)

![](https://img.shields.io/badge/-STM32-blue)

![]([https://img.shields.io/badge/-STM32-blue](https://camo.githubusercontent.com/021b6ad53e86ce0d33efdeec1cd93ddb78236829f30453f1e662f3e3b6fb5644/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f2d507974686f6e2d3337373641423f6c6f676f3d707974686f6e266c6f676f436f6c6f723d666666666666))
