#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Mar 17 15:33:58 2025
# Process ID         : 912
# Current directory  : C:/FPGA/logtel/lab20/lab20.runs/impl_1
# Command line       : vivado.exe -log lab20_block_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab20_block_design_wrapper.tcl -notrace
# Log file           : C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper.vdi
# Journal file       : C:/FPGA/logtel/lab20/lab20.runs/impl_1\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 9764 MB
#-----------------------------------------------------------
source lab20_block_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.070 ; gain = 101.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top lab20_block_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0.dcp' for cell 'lab20_block_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1.dcp' for cell 'lab20_block_design_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0.dcp' for cell 'lab20_block_design_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_interconnect_0_imp_xbar_0/lab20_block_design_axi_interconnect_0_imp_xbar_0.dcp' for cell 'lab20_block_design_i/axi_interconnect_0/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 653.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: lab20_block_design_i/jtag_axi_0 UUID: a7e00ea1-d96b-5613-a4c5-66c6eef4b820 
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0_board.xdc] for cell 'lab20_block_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0_board.xdc] for cell 'lab20_block_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0.xdc] for cell 'lab20_block_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0.xdc] for cell 'lab20_block_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab20_block_design_i/jtag_axi_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'lab20_block_design_i/jtag_axi_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_board.xdc] for cell 'lab20_block_design_i/clk_wiz/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_board.xdc] for cell 'lab20_block_design_i/clk_wiz/inst'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1.xdc] for cell 'lab20_block_design_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.883 ; gain = 576.293
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1.xdc] for cell 'lab20_block_design_i/clk_wiz/inst'
Parsing XDC File [C:/FPGA/logtel/lab20/bh_llb.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab20/bh_llb.xdc]
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1357.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1357.883 ; gain = 933.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1357.883 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2ffc5b18c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1357.883 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1756.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1756.469 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211
Phase 1.1 Core Generation And Design Setup | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211
Phase 1 Initialization | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211
Phase 2 Timer Update And Timing Data Collection | Checksum: 251dd617a

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2c641d40e

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211
Retarget | Checksum: 2c641d40e
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 3037ebe34

Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 1756.469 ; gain = 21.211
Constant propagation | Checksum: 3037ebe34
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1756.469 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1756.469 ; gain = 0.000
Phase 5 Sweep | Checksum: 2c57c2f33

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
Sweep | Checksum: 2c57c2f33
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 461 cells
INFO: [Opt 31-1021] In phase Sweep, 911 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2c57c2f33

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
BUFG optimization | Checksum: 2c57c2f33
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c57c2f33

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
Shift Register Optimization | Checksum: 2c57c2f33
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c57c2f33

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
Post Processing Netlist | Checksum: 2c57c2f33
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 3395f5adf

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1756.469 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 3395f5adf

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
Phase 9 Finalization | Checksum: 3395f5adf

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |              38  |                                             51  |
|  Constant propagation         |               0  |              46  |                                             49  |
|  Sweep                        |               0  |             461  |                                            911  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             72  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 3395f5adf

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1756.469 ; gain = 21.211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 29358205b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1890.805 ; gain = 0.000
Ending Power Optimization Task | Checksum: 29358205b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.805 ; gain = 134.336

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 3039471a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1890.805 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 3039471a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.805 ; gain = 0.000
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/lab20_block_design_jtag_axi_0_0_impl.xdc] from IP C:/FPGA/logtel/lab20/lab20.srcs/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0.xci
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/lab20_block_design_jtag_axi_0_0_impl.xdc] for cell 'lab20_block_design_i/jtag_axi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/lab20_block_design_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/constraints/lab20_block_design_jtag_axi_0_0_impl.xdc] for cell 'lab20_block_design_i/jtag_axi_0/U0'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 3039471a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:02:09 . Memory (MB): peak = 1890.805 ; gain = 532.922
INFO: [Vivado 12-24828] Executing command : report_drc -file lab20_block_design_wrapper_drc_opted.rpt -pb lab20_block_design_wrapper_drc_opted.pb -rpx lab20_block_design_wrapper_drc_opted.rpx
Command: report_drc -file lab20_block_design_wrapper_drc_opted.rpt -pb lab20_block_design_wrapper_drc_opted.pb -rpx lab20_block_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1890.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 204b17bd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1890.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19b0a77d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c474a80a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c474a80a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c474a80a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22fc1313d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bfd938f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bfd938f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2caf7213d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2caf7213d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 140 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 64 nets or LUTs. Breaked 0 LUT, combined 64 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.805 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             64  |                    64  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             64  |                    64  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 3198298aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 232e909dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 2 Global Placement | Checksum: 232e909dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ddf5ba05

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a740f293

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c8ca572

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22cad0b0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26a8b2a8f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 27287fca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e09d3349

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e09d3349

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8a8d552

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.500 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1656a4661

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26c01e5a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8a8d552

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2017e38f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2017e38f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2017e38f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2017e38f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2017e38f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1890.805 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c0b6741e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000
Ending Placer Task | Checksum: 22c572b02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.805 ; gain = 0.000
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file lab20_block_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab20_block_design_wrapper_utilization_placed.rpt -pb lab20_block_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab20_block_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.805 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1890.805 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1890.805 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1890.805 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.500 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1898.531 ; gain = 7.727
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1903.973 ; gain = 13.168
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1903.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1903.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1903.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1903.973 ; gain = 13.168
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 904f2527 ConstDB: 0 ShapeSum: ea35a645 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 2aab2b0e | NumContArr: 410e36fe | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f10b5746

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.188 ; gain = 90.215

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f10b5746

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.188 ; gain = 90.215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f10b5746

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1994.188 ; gain = 90.215
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f4a21c68

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2030.277 ; gain = 126.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.525  | TNS=0.000  | WHS=-0.356 | THS=-122.683|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1821265c5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2030.277 ; gain = 126.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.525  | TNS=0.000  | WHS=-0.101 | THS=-2.332 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 12d6e353c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 2030.277 ; gain = 126.305

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2998
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2998
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e610796f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: e610796f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2994c96c1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2030.277 ; gain = 126.305
Phase 4 Initial Routing | Checksum: 2994c96c1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.672  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b2f67589

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.672  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26736043c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305
Phase 5 Rip-up And Reroute | Checksum: 26736043c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f9e85259

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2d7354a54

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2d7354a54

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305
Phase 6 Delay and Skew Optimization | Checksum: 2d7354a54

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.751  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 261df83e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305
Phase 7 Post Hold Fix | Checksum: 261df83e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.287026 %
  Global Horizontal Routing Utilization  = 0.453254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 261df83e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 261df83e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f6d909e4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f6d909e4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.751  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1f6d909e4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305
Total Elapsed time in route_design: 42.045 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ea3f5136

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ea3f5136

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2030.277 ; gain = 126.305
INFO: [Vivado 12-24828] Executing command : report_drc -file lab20_block_design_wrapper_drc_routed.rpt -pb lab20_block_design_wrapper_drc_routed.pb -rpx lab20_block_design_wrapper_drc_routed.rpx
Command: report_drc -file lab20_block_design_wrapper_drc_routed.rpt -pb lab20_block_design_wrapper_drc_routed.pb -rpx lab20_block_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2058.945 ; gain = 28.668
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab20_block_design_wrapper_methodology_drc_routed.rpt -pb lab20_block_design_wrapper_methodology_drc_routed.pb -rpx lab20_block_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab20_block_design_wrapper_methodology_drc_routed.rpt -pb lab20_block_design_wrapper_methodology_drc_routed.pb -rpx lab20_block_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lab20_block_design_wrapper_timing_summary_routed.rpt -pb lab20_block_design_wrapper_timing_summary_routed.pb -rpx lab20_block_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab20_block_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab20_block_design_wrapper_route_status.rpt -pb lab20_block_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file lab20_block_design_wrapper_power_routed.rpt -pb lab20_block_design_wrapper_power_summary_routed.pb -rpx lab20_block_design_wrapper_power_routed.rpx
Command: report_power -file lab20_block_design_wrapper_power_routed.rpt -pb lab20_block_design_wrapper_power_summary_routed.pb -rpx lab20_block_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab20_block_design_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab20_block_design_wrapper_bus_skew_routed.rpt -pb lab20_block_design_wrapper_bus_skew_routed.pb -rpx lab20_block_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2081.816 ; gain = 51.539
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2083.297 ; gain = 1.480
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.746 ; gain = 13.449
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.746 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 2096.746 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2096.746 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2096.746 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.746 ; gain = 14.930
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20/lab20.runs/impl_1/lab20_block_design_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force lab20_block_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab20_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2595.879 ; gain = 499.133
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 15:38:22 2025...
