// Seed: 2333391991
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7[1] = id_8++;
  wire id_9;
  module_0(
      id_6, id_2
  );
  always @(posedge "" or posedge 1) begin
    id_3 <= id_1;
  end
endmodule
