
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c8  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  08006784  08006784  00016784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006d44  08006d44  00016d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006d48  08006d48  00016d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  08006d4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_interrupt_stack 00000800  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._os_stack    00008000  20000800  20000800  00030000  2**0
                  ALLOC
  8 ._system_pool 00008000  20008800  20008800  00030000  2**0
                  ALLOC
  9 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          00040d84  20040060  08006dac  00020060  2**2
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001610b  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003540  00000000  00000000  0003619b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe8  00000000  00000000  000396e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e18  00000000  00000000  0003a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000823f  00000000  00000000  0003b4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005180  00000000  00000000  0004371f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004889f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003d4c  00000000  00000000  0004891c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000024  00000000  00000000  0004c668  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000003f  00000000  00000000  0004c68c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800676c 	.word	0x0800676c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	0800676c 	.word	0x0800676c

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20080ddc 	.word	0x20080ddc

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	6039      	str	r1, [r7, #0]
 8000292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da0b      	bge.n	80002b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	490d      	ldr	r1, [pc, #52]	; (80002d4 <NVIC_SetPriority+0x4c>)
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 030f 	and.w	r3, r3, #15
 80002a4:	3b04      	subs	r3, #4
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002b2:	e009      	b.n	80002c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4908      	ldr	r1, [pc, #32]	; (80002d8 <NVIC_SetPriority+0x50>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	0112      	lsls	r2, r2, #4
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	440b      	add	r3, r1
 80002c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b089      	sub	sp, #36	; 0x24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	60b9      	str	r1, [r7, #8]
 80002e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	f1c3 0307 	rsb	r3, r3, #7
 80002f6:	2b04      	cmp	r3, #4
 80002f8:	bf28      	it	cs
 80002fa:	2304      	movcs	r3, #4
 80002fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3304      	adds	r3, #4
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <NVIC_EncodePriority+0x30>
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	3b03      	subs	r3, #3
 800030a:	e000      	b.n	800030e <NVIC_EncodePriority+0x32>
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000310:	2201      	movs	r2, #1
 8000312:	69bb      	ldr	r3, [r7, #24]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	1e5a      	subs	r2, r3, #1
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	401a      	ands	r2, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000322:	2101      	movs	r1, #1
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	1e59      	subs	r1, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr

0800033e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	4603      	mov	r3, r0
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
 800034a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000350:	f7ff ff72 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	68b9      	ldr	r1, [r7, #8]
 800035a:	6978      	ldr	r0, [r7, #20]
 800035c:	f7ff ffbe 	bl	80002dc <NVIC_EncodePriority>
 8000360:	4602      	mov	r2, r0
 8000362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000366:	4611      	mov	r1, r2
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff8d 	bl	8000288 <NVIC_SetPriority>
}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	b082      	sub	sp, #8
 800037a:	af00      	add	r7, sp, #0
 800037c:	4603      	mov	r3, r0
 800037e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff65 	bl	8000254 <NVIC_EnableIRQ>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000392:	b580      	push	{r7, lr}
 8000394:	b084      	sub	sp, #16
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800039a:	2300      	movs	r3, #0
 800039c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d005      	beq.n	80003b6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2204      	movs	r2, #4
 80003ae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e047      	b.n	8000446 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	6812      	ldr	r2, [r2, #0]
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f022 020e 	bic.w	r2, r2, #14
 80003c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	f022 0201 	bic.w	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003de:	6812      	ldr	r2, [r2, #0]
 80003e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003ee:	f002 021c 	and.w	r2, r2, #28
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000402:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00c      	beq.n	8000426 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800041a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000424:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b00      	cmp	r3, #0
 800043c:	d003      	beq.n	8000446 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	4798      	blx	r3
    }
  }
  return status;
 8000446:	7bfb      	ldrb	r3, [r7, #15]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	4618      	mov	r0, r3
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800047a:	e166      	b.n	800074a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	2101      	movs	r1, #1
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2b00      	cmp	r3, #0
 8000490:	f000 8158 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 0303 	and.w	r3, r3, #3
 800049c:	2b01      	cmp	r3, #1
 800049e:	d005      	beq.n	80004ac <HAL_GPIO_Init+0x40>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f003 0303 	and.w	r3, r3, #3
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	d130      	bne.n	800050e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2203      	movs	r2, #3
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	693a      	ldr	r2, [r7, #16]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004e2:	2201      	movs	r2, #1
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	4013      	ands	r3, r2
 80004f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	f003 0201 	and.w	r2, r3, #1
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4313      	orrs	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 0303 	and.w	r3, r3, #3
 8000516:	2b03      	cmp	r3, #3
 8000518:	d017      	beq.n	800054a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2203      	movs	r2, #3
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	693a      	ldr	r2, [r7, #16]
 800052e:	4013      	ands	r3, r2
 8000530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	689a      	ldr	r2, [r3, #8]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b02      	cmp	r3, #2
 8000554:	d123      	bne.n	800059e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	08da      	lsrs	r2, r3, #3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3208      	adds	r2, #8
 800055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	4013      	ands	r3, r2
 8000578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	691a      	ldr	r2, [r3, #16]
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	f003 0307 	and.w	r3, r3, #7
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	4313      	orrs	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	08da      	lsrs	r2, r3, #3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3208      	adds	r2, #8
 8000598:	6939      	ldr	r1, [r7, #16]
 800059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f003 0203 	and.w	r2, r3, #3
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f000 80b2 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4a61      	ldr	r2, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e2:	4b61      	ldr	r3, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6613      	str	r3, [r2, #96]	; 0x60
 80005ec:	4b5e      	ldr	r3, [pc, #376]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005f8:	4a5c      	ldr	r2, [pc, #368]	; (800076c <HAL_GPIO_Init+0x300>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	3302      	adds	r3, #2
 8000600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0303 	and.w	r3, r3, #3
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000622:	d02b      	beq.n	800067c <HAL_GPIO_Init+0x210>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a52      	ldr	r2, [pc, #328]	; (8000770 <HAL_GPIO_Init+0x304>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d025      	beq.n	8000678 <HAL_GPIO_Init+0x20c>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a51      	ldr	r2, [pc, #324]	; (8000774 <HAL_GPIO_Init+0x308>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d01f      	beq.n	8000674 <HAL_GPIO_Init+0x208>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a50      	ldr	r2, [pc, #320]	; (8000778 <HAL_GPIO_Init+0x30c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d019      	beq.n	8000670 <HAL_GPIO_Init+0x204>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <HAL_GPIO_Init+0x310>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d013      	beq.n	800066c <HAL_GPIO_Init+0x200>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a4e      	ldr	r2, [pc, #312]	; (8000780 <HAL_GPIO_Init+0x314>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d00d      	beq.n	8000668 <HAL_GPIO_Init+0x1fc>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4d      	ldr	r2, [pc, #308]	; (8000784 <HAL_GPIO_Init+0x318>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d007      	beq.n	8000664 <HAL_GPIO_Init+0x1f8>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a4c      	ldr	r2, [pc, #304]	; (8000788 <HAL_GPIO_Init+0x31c>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d101      	bne.n	8000660 <HAL_GPIO_Init+0x1f4>
 800065c:	2307      	movs	r3, #7
 800065e:	e00e      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000660:	2308      	movs	r3, #8
 8000662:	e00c      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000664:	2306      	movs	r3, #6
 8000666:	e00a      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000668:	2305      	movs	r3, #5
 800066a:	e008      	b.n	800067e <HAL_GPIO_Init+0x212>
 800066c:	2304      	movs	r3, #4
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000674:	2302      	movs	r3, #2
 8000676:	e002      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <HAL_GPIO_Init+0x212>
 800067c:	2300      	movs	r3, #0
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	f002 0203 	and.w	r2, r2, #3
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	4093      	lsls	r3, r2
 8000688:	693a      	ldr	r2, [r7, #16]
 800068a:	4313      	orrs	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800068e:	4937      	ldr	r1, [pc, #220]	; (800076c <HAL_GPIO_Init+0x300>)
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	3302      	adds	r3, #2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <HAL_GPIO_Init+0x320>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006c6:	4b31      	ldr	r3, [pc, #196]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4013      	ands	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <HAL_GPIO_Init+0x320>)
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <HAL_GPIO_Init+0x320>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4013      	ands	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_GPIO_Init+0x320>)
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_GPIO_Init+0x320>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a13      	ldr	r2, [pc, #76]	; (800078c <HAL_GPIO_Init+0x320>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	fa22 f303 	lsr.w	r3, r2, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	f47f ae91 	bne.w	800047c <HAL_GPIO_Init+0x10>
  }
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000
 800076c:	40010000 	.word	0x40010000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800
 8000778:	48000c00 	.word	0x48000c00
 800077c:	48001000 	.word	0x48001000
 8000780:	48001400 	.word	0x48001400
 8000784:	48001800 	.word	0x48001800
 8000788:	48001c00 	.word	0x48001c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
 800079c:	4613      	mov	r3, r2
 800079e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	787b      	ldrb	r3, [r7, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007ac:	e002      	b.n	80007b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	887a      	ldrh	r2, [r7, #2]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d101      	bne.n	80007d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e080      	b.n	80008d4 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d106      	bne.n	80007ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f000 f878 	bl	80008dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2224      	movs	r2, #36	; 0x24
 80007f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	6812      	ldr	r2, [r2, #0]
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	f022 0201 	bic.w	r2, r2, #1
 8000802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	6852      	ldr	r2, [r2, #4]
 800080c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000810:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	6812      	ldr	r2, [r2, #0]
 800081a:	6892      	ldr	r2, [r2, #8]
 800081c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000820:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d107      	bne.n	800083a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	6892      	ldr	r2, [r2, #8]
 8000832:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	e006      	b.n	8000848 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	6892      	ldr	r2, [r2, #8]
 8000842:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000846:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	2b02      	cmp	r3, #2
 800084e:	d104      	bne.n	800085a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000858:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000868:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800086c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	6812      	ldr	r2, [r2, #0]
 8000876:	68d2      	ldr	r2, [r2, #12]
 8000878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800087c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	6911      	ldr	r1, [r2, #16]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	6952      	ldr	r2, [r2, #20]
 800088a:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	6992      	ldr	r2, [r2, #24]
 8000890:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000892:	430a      	orrs	r2, r1
 8000894:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	69d1      	ldr	r1, [r2, #28]
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	6a12      	ldr	r2, [r2, #32]
 80008a2:	430a      	orrs	r2, r1
 80008a4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	6812      	ldr	r2, [r2, #0]
 80008ae:	6812      	ldr	r2, [r2, #0]
 80008b0:	f042 0201 	orr.w	r2, r2, #1
 80008b4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2200      	movs	r2, #0
 80008ba:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2220      	movs	r2, #32
 80008c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2200      	movs	r2, #0
 80008c8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2200      	movs	r2, #0
 80008ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	607a      	str	r2, [r7, #4]
 80008fa:	461a      	mov	r2, r3
 80008fc:	460b      	mov	r3, r1
 80008fe:	817b      	strh	r3, [r7, #10]
 8000900:	4613      	mov	r3, r2
 8000902:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800090a:	b2db      	uxtb	r3, r3
 800090c:	2b20      	cmp	r3, #32
 800090e:	d153      	bne.n	80009b8 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	699b      	ldr	r3, [r3, #24]
 8000916:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800091a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800091e:	d101      	bne.n	8000924 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8000920:	2302      	movs	r3, #2
 8000922:	e04a      	b.n	80009ba <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800092a:	2b01      	cmp	r3, #1
 800092c:	d101      	bne.n	8000932 <HAL_I2C_Master_Transmit_IT+0x42>
 800092e:	2302      	movs	r3, #2
 8000930:	e043      	b.n	80009ba <HAL_I2C_Master_Transmit_IT+0xca>
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	2201      	movs	r2, #1
 8000936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2221      	movs	r2, #33	; 0x21
 800093e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	2210      	movs	r2, #16
 8000946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2200      	movs	r2, #0
 800094e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	893a      	ldrh	r2, [r7, #8]
 800095a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	4a19      	ldr	r2, [pc, #100]	; (80009c4 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8000960:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	4a18      	ldr	r2, [pc, #96]	; (80009c8 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8000966:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800096c:	b29b      	uxth	r3, r3
 800096e:	2bff      	cmp	r3, #255	; 0xff
 8000970:	d906      	bls.n	8000980 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	22ff      	movs	r2, #255	; 0xff
 8000976:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8000978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	e007      	b.n	8000990 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000984:	b29a      	uxth	r2, r3
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800098a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800098e:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000994:	b2da      	uxtb	r2, r3
 8000996:	8979      	ldrh	r1, [r7, #10]
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <HAL_I2C_Master_Transmit_IT+0xdc>)
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f001 f94e 	bl	8001c40 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	2200      	movs	r2, #0
 80009a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80009ac:	2101      	movs	r1, #1
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f001 f976 	bl	8001ca0 <I2C_Enable_IRQ>

    return HAL_OK;
 80009b4:	2300      	movs	r3, #0
 80009b6:	e000      	b.n	80009ba <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 80009b8:	2302      	movs	r3, #2
  }
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3718      	adds	r7, #24
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	ffff0000 	.word	0xffff0000
 80009c8:	08000ba3 	.word	0x08000ba3
 80009cc:	80002000 	.word	0x80002000

080009d0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	699b      	ldr	r3, [r3, #24]
 80009de:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d005      	beq.n	80009fc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009f4:	68ba      	ldr	r2, [r7, #8]
 80009f6:	68f9      	ldr	r1, [r7, #12]
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	4798      	blx	r3
  }
}
 80009fc:	bf00      	nop
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d00f      	beq.n	8000a46 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00a      	beq.n	8000a46 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a34:	f043 0201 	orr.w	r2, r3, #1
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a44:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d00f      	beq.n	8000a70 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00a      	beq.n	8000a70 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	f043 0208 	orr.w	r2, r3, #8
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a6e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d00f      	beq.n	8000a9a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d00a      	beq.n	8000a9a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a88:	f043 0202 	orr.w	r2, r3, #2
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a98:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f003 030b 	and.w	r3, r3, #11
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000aaa:	68f9      	ldr	r1, [r7, #12]
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f000 ff8d 	bl	80019cc <I2C_ITError>
  }
}
 8000ab2:	bf00      	nop
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	b083      	sub	sp, #12
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr

08000af6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000af6:	b480      	push	{r7}
 8000af8:	b083      	sub	sp, #12
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	b083      	sub	sp, #12
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
 8000b12:	460b      	mov	r3, r1
 8000b14:	70fb      	strb	r3, [r7, #3]
 8000b16:	4613      	mov	r3, r2
 8000b18:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000b2e:	bf00      	nop
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b083      	sub	sp, #12
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	b083      	sub	sp, #12
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000b62:	b480      	push	{r7}
 8000b64:	b083      	sub	sp, #12
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b088      	sub	sp, #32
 8000ba6:	af02      	add	r7, sp, #8
 8000ba8:	60f8      	str	r0, [r7, #12]
 8000baa:	60b9      	str	r1, [r7, #8]
 8000bac:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d101      	bne.n	8000bc0 <I2C_Master_ISR_IT+0x1e>
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	e109      	b.n	8000dd4 <I2C_Master_ISR_IT+0x232>
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	f003 0310 	and.w	r3, r3, #16
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d012      	beq.n	8000bf8 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d00d      	beq.n	8000bf8 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2210      	movs	r2, #16
 8000be2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000be8:	f043 0204 	orr.w	r2, r3, #4
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000bf0:	68f8      	ldr	r0, [r7, #12]
 8000bf2:	f000 ffe2 	bl	8001bba <I2C_Flush_TXDR>
 8000bf6:	e0da      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d022      	beq.n	8000c48 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d01d      	beq.n	8000c48 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f023 0304 	bic.w	r3, r3, #4
 8000c12:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c18:	68fa      	ldr	r2, [r7, #12]
 8000c1a:	6812      	ldr	r2, [r2, #0]
 8000c1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c1e:	b2d2      	uxtb	r2, r2
 8000c20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c26:	1c5a      	adds	r2, r3, #1
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c30:	3b01      	subs	r3, #1
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000c46:	e0b2      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d01d      	beq.n	8000c8e <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d018      	beq.n	8000c8e <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	68fa      	ldr	r2, [r7, #12]
 8000c62:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c64:	7812      	ldrb	r2, [r2, #0]
 8000c66:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6c:	1c5a      	adds	r2, r3, #1
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c76:	3b01      	subs	r3, #1
 8000c78:	b29a      	uxth	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	3b01      	subs	r3, #1
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000c8c:	e08f      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d05d      	beq.n	8000d54 <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d058      	beq.n	8000d54 <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d041      	beq.n	8000d30 <I2C_Master_ISR_IT+0x18e>
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d13d      	bne.n	8000d30 <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cc0:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	2bff      	cmp	r3, #255	; 0xff
 8000cca:	d90e      	bls.n	8000cea <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	22ff      	movs	r2, #255	; 0xff
 8000cd0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	8a79      	ldrh	r1, [r7, #18]
 8000cda:	2300      	movs	r3, #0
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f000 ffac 	bl	8001c40 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ce8:	e033      	b.n	8000d52 <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000cfc:	d00c      	beq.n	8000d18 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000d08:	8a79      	ldrh	r1, [r7, #18]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	9300      	str	r3, [sp, #0]
 8000d0e:	4603      	mov	r3, r0
 8000d10:	68f8      	ldr	r0, [r7, #12]
 8000d12:	f000 ff95 	bl	8001c40 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d16:	e01c      	b.n	8000d52 <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d1c:	b2da      	uxtb	r2, r3
 8000d1e:	8a79      	ldrh	r1, [r7, #18]
 8000d20:	2300      	movs	r3, #0
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d28:	68f8      	ldr	r0, [r7, #12]
 8000d2a:	f000 ff89 	bl	8001c40 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d2e:	e010      	b.n	8000d52 <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d3e:	d003      	beq.n	8000d48 <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f000 fb88 	bl	8001456 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d46:	e032      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000d48:	2140      	movs	r1, #64	; 0x40
 8000d4a:	68f8      	ldr	r0, [r7, #12]
 8000d4c:	f000 fe3e 	bl	80019cc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d50:	e02d      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
 8000d52:	e02c      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d027      	beq.n	8000dae <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d022      	beq.n	8000dae <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d119      	bne.n	8000da6 <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d80:	d015      	beq.n	8000dae <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d86:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000d8a:	d108      	bne.n	8000d9e <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	6812      	ldr	r2, [r2, #0]
 8000d94:	6852      	ldr	r2, [r2, #4]
 8000d96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	e007      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000d9e:	68f8      	ldr	r0, [r7, #12]
 8000da0:	f000 fb59 	bl	8001456 <I2C_ITMasterSeqCplt>
 8000da4:	e003      	b.n	8000dae <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000da6:	2140      	movs	r1, #64	; 0x40
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f000 fe0f 	bl	80019cc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f003 0320 	and.w	r3, r3, #32
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d008      	beq.n	8000dca <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000dc2:	6979      	ldr	r1, [r7, #20]
 8000dc4:	68f8      	ldr	r0, [r7, #12]
 8000dc6:	f000 fbdf 	bl	8001588 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000dd2:	2300      	movs	r3, #0
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3718      	adds	r7, #24
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dec:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d101      	bne.n	8000e00 <I2C_Slave_ISR_IT+0x24>
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	e0e1      	b.n	8000fc4 <I2C_Slave_ISR_IT+0x1e8>
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	2201      	movs	r2, #1
 8000e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	f003 0320 	and.w	r3, r3, #32
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d008      	beq.n	8000e24 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d003      	beq.n	8000e24 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000e1c:	6939      	ldr	r1, [r7, #16]
 8000e1e:	68f8      	ldr	r0, [r7, #12]
 8000e20:	f000 fc7a 	bl	8001718 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	f003 0310 	and.w	r3, r3, #16
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d04b      	beq.n	8000ec6 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d046      	beq.n	8000ec6 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d128      	bne.n	8000e94 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b28      	cmp	r3, #40	; 0x28
 8000e4c:	d108      	bne.n	8000e60 <I2C_Slave_ISR_IT+0x84>
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000e54:	d104      	bne.n	8000e60 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e56:	6939      	ldr	r1, [r7, #16]
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f000 fd63 	bl	8001924 <I2C_ITListenCplt>
 8000e5e:	e031      	b.n	8000ec4 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b29      	cmp	r3, #41	; 0x29
 8000e6a:	d10e      	bne.n	8000e8a <I2C_Slave_ISR_IT+0xae>
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e72:	d00a      	beq.n	8000e8a <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2210      	movs	r2, #16
 8000e7a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000e7c:	68f8      	ldr	r0, [r7, #12]
 8000e7e:	f000 fe9c 	bl	8001bba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f000 fb24 	bl	80014d0 <I2C_ITSlaveSeqCplt>
 8000e88:	e01c      	b.n	8000ec4 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2210      	movs	r2, #16
 8000e90:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000e92:	e08f      	b.n	8000fb4 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2210      	movs	r2, #16
 8000e9a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea0:	f043 0204 	orr.w	r2, r3, #4
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <I2C_Slave_ISR_IT+0xda>
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb4:	d17e      	bne.n	8000fb4 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eba:	4619      	mov	r1, r3
 8000ebc:	68f8      	ldr	r0, [r7, #12]
 8000ebe:	f000 fd85 	bl	80019cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000ec2:	e077      	b.n	8000fb4 <I2C_Slave_ISR_IT+0x1d8>
 8000ec4:	e076      	b.n	8000fb4 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d02f      	beq.n	8000f30 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d02a      	beq.n	8000f30 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d018      	beq.n	8000f16 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	6812      	ldr	r2, [r2, #0]
 8000eec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef6:	1c5a      	adds	r2, r3, #1
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f00:	3b01      	subs	r3, #1
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d14b      	bne.n	8000fb8 <I2C_Slave_ISR_IT+0x1dc>
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f26:	d047      	beq.n	8000fb8 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f000 fad1 	bl	80014d0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000f2e:	e043      	b.n	8000fb8 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	f003 0308 	and.w	r3, r3, #8
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d009      	beq.n	8000f4e <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d004      	beq.n	8000f4e <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000f44:	6939      	ldr	r1, [r7, #16]
 8000f46:	68f8      	ldr	r0, [r7, #12]
 8000f48:	f000 fa01 	bl	800134e <I2C_ITAddrCplt>
 8000f4c:	e035      	b.n	8000fba <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d030      	beq.n	8000fba <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d02b      	beq.n	8000fba <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d018      	beq.n	8000f9e <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	68fa      	ldr	r2, [r7, #12]
 8000f72:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f74:	7812      	ldrb	r2, [r2, #0]
 8000f76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7c:	1c5a      	adds	r2, r3, #1
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f94:	3b01      	subs	r3, #1
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	851a      	strh	r2, [r3, #40]	; 0x28
 8000f9c:	e00d      	b.n	8000fba <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa4:	d002      	beq.n	8000fac <I2C_Slave_ISR_IT+0x1d0>
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d106      	bne.n	8000fba <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000fac:	68f8      	ldr	r0, [r7, #12]
 8000fae:	f000 fa8f 	bl	80014d0 <I2C_ITSlaveSeqCplt>
 8000fb2:	e002      	b.n	8000fba <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000fb4:	bf00      	nop
 8000fb6:	e000      	b.n	8000fba <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000fb8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af02      	add	r7, sp, #8
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d101      	bne.n	8000fe6 <I2C_Master_ISR_DMA+0x1a>
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	e0d9      	b.n	800119a <I2C_Master_ISR_DMA+0x1ce>
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	f003 0310 	and.w	r3, r3, #16
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d016      	beq.n	8001026 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d011      	beq.n	8001026 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2210      	movs	r2, #16
 8001008:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800100e:	f043 0204 	orr.w	r2, r3, #4
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001016:	2120      	movs	r1, #32
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f000 fe41 	bl	8001ca0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f000 fdcb 	bl	8001bba <I2C_Flush_TXDR>
 8001024:	e0b4      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800102c:	2b00      	cmp	r3, #0
 800102e:	d071      	beq.n	8001114 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001036:	2b00      	cmp	r3, #0
 8001038:	d06c      	beq.n	8001114 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	6812      	ldr	r2, [r2, #0]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001048:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800104e:	b29b      	uxth	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d04e      	beq.n	80010f2 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	b29b      	uxth	r3, r3
 800105c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001060:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001066:	b29b      	uxth	r3, r3
 8001068:	2bff      	cmp	r3, #255	; 0xff
 800106a:	d906      	bls.n	800107a <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	22ff      	movs	r2, #255	; 0xff
 8001070:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8001072:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	e010      	b.n	800109c <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800107e:	b29a      	uxth	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800108c:	d003      	beq.n	8001096 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001092:	617b      	str	r3, [r7, #20]
 8001094:	e002      	b.n	800109c <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8001096:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800109a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	8a79      	ldrh	r1, [r7, #18]
 80010a4:	2300      	movs	r3, #0
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f000 fdc8 	bl	8001c40 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	b29a      	uxth	r2, r3
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b22      	cmp	r3, #34	; 0x22
 80010cc:	d108      	bne.n	80010e0 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	6812      	ldr	r2, [r2, #0]
 80010d6:	6812      	ldr	r2, [r2, #0]
 80010d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010dc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80010de:	e057      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	6812      	ldr	r2, [r2, #0]
 80010e8:	6812      	ldr	r2, [r2, #0]
 80010ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80010ee:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80010f0:	e04e      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001100:	d003      	beq.n	800110a <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f000 f9a7 	bl	8001456 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001108:	e042      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800110a:	2140      	movs	r1, #64	; 0x40
 800110c:	68f8      	ldr	r0, [r7, #12]
 800110e:	f000 fc5d 	bl	80019cc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001112:	e03d      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800111a:	2b00      	cmp	r3, #0
 800111c:	d028      	beq.n	8001170 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001124:	2b00      	cmp	r3, #0
 8001126:	d023      	beq.n	8001170 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800112c:	b29b      	uxth	r3, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	d119      	bne.n	8001166 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800113c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001140:	d025      	beq.n	800118e <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001146:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800114a:	d108      	bne.n	800115e <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	6852      	ldr	r2, [r2, #4]
 8001156:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800115a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800115c:	e017      	b.n	800118e <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f000 f979 	bl	8001456 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8001164:	e013      	b.n	800118e <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001166:	2140      	movs	r1, #64	; 0x40
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	f000 fc2f 	bl	80019cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800116e:	e00e      	b.n	800118e <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	f003 0320 	and.w	r3, r3, #32
 8001176:	2b00      	cmp	r3, #0
 8001178:	d00a      	beq.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8001184:	68b9      	ldr	r1, [r7, #8]
 8001186:	68f8      	ldr	r0, [r7, #12]
 8001188:	f000 f9fe 	bl	8001588 <I2C_ITMasterCplt>
 800118c:	e000      	b.n	8001190 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 800118e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b088      	sub	sp, #32
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b2:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d101      	bne.n	80011c6 <I2C_Slave_ISR_DMA+0x24>
 80011c2:	2302      	movs	r3, #2
 80011c4:	e0bf      	b.n	8001346 <I2C_Slave_ISR_DMA+0x1a4>
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2201      	movs	r2, #1
 80011ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	f003 0320 	and.w	r3, r3, #32
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d008      	beq.n	80011ea <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f000 fa97 	bl	8001718 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	f003 0310 	and.w	r3, r3, #16
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	f000 8095 	beq.w	8001320 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 808f 	beq.w	8001320 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d104      	bne.n	8001216 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001212:	2b00      	cmp	r3, #0
 8001214:	d07d      	beq.n	8001312 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00c      	beq.n	8001238 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d007      	beq.n	8001238 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d101      	bne.n	8001238 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8001234:	2301      	movs	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800123c:	2b00      	cmp	r3, #0
 800123e:	d00c      	beq.n	800125a <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d007      	beq.n	800125a <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d101      	bne.n	800125a <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8001256:	2301      	movs	r3, #1
 8001258:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d128      	bne.n	80012b2 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b28      	cmp	r3, #40	; 0x28
 800126a:	d108      	bne.n	800127e <I2C_Slave_ISR_DMA+0xdc>
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001272:	d104      	bne.n	800127e <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 fb54 	bl	8001924 <I2C_ITListenCplt>
 800127c:	e048      	b.n	8001310 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b29      	cmp	r3, #41	; 0x29
 8001288:	d10e      	bne.n	80012a8 <I2C_Slave_ISR_DMA+0x106>
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001290:	d00a      	beq.n	80012a8 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2210      	movs	r2, #16
 8001298:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800129a:	68f8      	ldr	r0, [r7, #12]
 800129c:	f000 fc8d 	bl	8001bba <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	f000 f915 	bl	80014d0 <I2C_ITSlaveSeqCplt>
 80012a6:	e033      	b.n	8001310 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2210      	movs	r2, #16
 80012ae:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80012b0:	e034      	b.n	800131c <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2210      	movs	r2, #16
 80012b8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012be:	f043 0204 	orr.w	r2, r3, #4
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012cc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <I2C_Slave_ISR_DMA+0x13a>
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012da:	d11f      	bne.n	800131c <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	2b21      	cmp	r3, #33	; 0x21
 80012e0:	d002      	beq.n	80012e8 <I2C_Slave_ISR_DMA+0x146>
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	2b29      	cmp	r3, #41	; 0x29
 80012e6:	d103      	bne.n	80012f0 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2221      	movs	r2, #33	; 0x21
 80012ec:	631a      	str	r2, [r3, #48]	; 0x30
 80012ee:	e008      	b.n	8001302 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	2b22      	cmp	r3, #34	; 0x22
 80012f4:	d002      	beq.n	80012fc <I2C_Slave_ISR_DMA+0x15a>
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	2b2a      	cmp	r3, #42	; 0x2a
 80012fa:	d102      	bne.n	8001302 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2222      	movs	r2, #34	; 0x22
 8001300:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001306:	4619      	mov	r1, r3
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f000 fb5f 	bl	80019cc <I2C_ITError>
      if (treatdmanack == 1U)
 800130e:	e005      	b.n	800131c <I2C_Slave_ISR_DMA+0x17a>
 8001310:	e004      	b.n	800131c <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2210      	movs	r2, #16
 8001318:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800131a:	e00f      	b.n	800133c <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 800131c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800131e:	e00d      	b.n	800133c <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	2b00      	cmp	r3, #0
 8001328:	d008      	beq.n	800133c <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001330:	2b00      	cmp	r3, #0
 8001332:	d003      	beq.n	800133c <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f000 f809 	bl	800134e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3720      	adds	r7, #32
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b084      	sub	sp, #16
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800135e:	b2db      	uxtb	r3, r3
 8001360:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001364:	2b28      	cmp	r3, #40	; 0x28
 8001366:	d16a      	bne.n	800143e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	0c1b      	lsrs	r3, r3, #16
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	699b      	ldr	r3, [r3, #24]
 800137e:	0c1b      	lsrs	r3, r3, #16
 8001380:	b29b      	uxth	r3, r3
 8001382:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8001386:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	b29b      	uxth	r3, r3
 8001390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001394:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	b29b      	uxth	r3, r3
 800139e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013a2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d138      	bne.n	800141e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80013ac:	897b      	ldrh	r3, [r7, #10]
 80013ae:	09db      	lsrs	r3, r3, #7
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	4053      	eors	r3, r2
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	f003 0306 	and.w	r3, r3, #6
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d11c      	bne.n	80013fa <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80013c0:	897b      	ldrh	r3, [r7, #10]
 80013c2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013c8:	1c5a      	adds	r2, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d13b      	bne.n	800144e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2208      	movs	r2, #8
 80013e2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80013ec:	89ba      	ldrh	r2, [r7, #12]
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	4619      	mov	r1, r3
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff fb89 	bl	8000b0a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80013f8:	e029      	b.n	800144e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80013fa:	893b      	ldrh	r3, [r7, #8]
 80013fc:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80013fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 fcb6 	bl	8001d74 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001410:	89ba      	ldrh	r2, [r7, #12]
 8001412:	7bfb      	ldrb	r3, [r7, #15]
 8001414:	4619      	mov	r1, r3
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fb77 	bl	8000b0a <HAL_I2C_AddrCallback>
}
 800141c:	e017      	b.n	800144e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800141e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 fca6 	bl	8001d74 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001430:	89ba      	ldrh	r2, [r7, #12]
 8001432:	7bfb      	ldrb	r3, [r7, #15]
 8001434:	4619      	mov	r1, r3
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff fb67 	bl	8000b0a <HAL_I2C_AddrCallback>
}
 800143c:	e007      	b.n	800144e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2208      	movs	r2, #8
 8001444:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b21      	cmp	r3, #33	; 0x21
 8001470:	d115      	bne.n	800149e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2220      	movs	r2, #32
 8001476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2211      	movs	r2, #17
 800147e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001486:	2101      	movs	r1, #1
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 fc73 	bl	8001d74 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fb0f 	bl	8000aba <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800149c:	e014      	b.n	80014c8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2220      	movs	r2, #32
 80014a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2212      	movs	r2, #18
 80014aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80014b2:	2102      	movs	r1, #2
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 fc5d 	bl	8001d74 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff fb03 	bl	8000ace <HAL_I2C_MasterRxCpltCallback>
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d008      	beq.n	8001504 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	e00c      	b.n	800151e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d007      	beq.n	800151e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	6812      	ldr	r2, [r2, #0]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800151c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b29      	cmp	r3, #41	; 0x29
 8001528:	d112      	bne.n	8001550 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2228      	movs	r2, #40	; 0x28
 800152e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2221      	movs	r2, #33	; 0x21
 8001536:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001538:	2101      	movs	r1, #1
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 fc1a 	bl	8001d74 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff faca 	bl	8000ae2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800154e:	e017      	b.n	8001580 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b2a      	cmp	r3, #42	; 0x2a
 800155a:	d111      	bne.n	8001580 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2228      	movs	r2, #40	; 0x28
 8001560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2222      	movs	r2, #34	; 0x22
 8001568:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800156a:	2102      	movs	r1, #2
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f000 fc01 	bl	8001d74 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fabb 	bl	8000af6 <HAL_I2C_SlaveRxCpltCallback>
}
 8001580:	bf00      	nop
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2220      	movs	r2, #32
 800159c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b21      	cmp	r3, #33	; 0x21
 80015a8:	d107      	bne.n	80015ba <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80015aa:	2101      	movs	r1, #1
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f000 fbe1 	bl	8001d74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2211      	movs	r2, #17
 80015b6:	631a      	str	r2, [r3, #48]	; 0x30
 80015b8:	e00c      	b.n	80015d4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b22      	cmp	r3, #34	; 0x22
 80015c4:	d106      	bne.n	80015d4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80015c6:	2102      	movs	r1, #2
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f000 fbd3 	bl	8001d74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2212      	movs	r2, #18
 80015d2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6859      	ldr	r1, [r3, #4]
 80015de:	4b4c      	ldr	r3, [pc, #304]	; (8001710 <I2C_ITMasterCplt+0x188>)
 80015e0:	400b      	ands	r3, r1
 80015e2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a49      	ldr	r2, [pc, #292]	; (8001714 <I2C_ITMasterCplt+0x18c>)
 80015ee:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	f003 0310 	and.w	r3, r3, #16
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d009      	beq.n	800160e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2210      	movs	r2, #16
 8001600:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	f043 0204 	orr.w	r2, r3, #4
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b60      	cmp	r3, #96	; 0x60
 8001618:	d10a      	bne.n	8001630 <I2C_ITMasterCplt+0xa8>
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162a:	b2db      	uxtb	r3, r3
 800162c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800162e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 fac2 	bl	8001bba <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b60      	cmp	r3, #96	; 0x60
 8001646:	d002      	beq.n	800164e <I2C_ITMasterCplt+0xc6>
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	4619      	mov	r1, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 f9b9 	bl	80019cc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800165a:	e054      	b.n	8001706 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001662:	b2db      	uxtb	r3, r3
 8001664:	2b21      	cmp	r3, #33	; 0x21
 8001666:	d124      	bne.n	80016b2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2220      	movs	r2, #32
 800166c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b40      	cmp	r3, #64	; 0x40
 8001680:	d10b      	bne.n	800169a <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fa51 	bl	8000b3a <HAL_I2C_MemTxCpltCallback>
}
 8001698:	e035      	b.n	8001706 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff fa05 	bl	8000aba <HAL_I2C_MasterTxCpltCallback>
}
 80016b0:	e029      	b.n	8001706 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b22      	cmp	r3, #34	; 0x22
 80016bc:	d123      	bne.n	8001706 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2220      	movs	r2, #32
 80016c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b40      	cmp	r3, #64	; 0x40
 80016d6:	d10b      	bne.n	80016f0 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fa30 	bl	8000b4e <HAL_I2C_MemRxCpltCallback>
}
 80016ee:	e00a      	b.n	8001706 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff f9e4 	bl	8000ace <HAL_I2C_MasterRxCpltCallback>
}
 8001706:	bf00      	nop
 8001708:	3718      	adds	r7, #24
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	fe00e800 	.word	0xfe00e800
 8001714:	ffff0000 	.word	0xffff0000

08001718 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001734:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2220      	movs	r2, #32
 800173c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	2b21      	cmp	r3, #33	; 0x21
 8001742:	d002      	beq.n	800174a <I2C_ITSlaveCplt+0x32>
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	2b29      	cmp	r3, #41	; 0x29
 8001748:	d108      	bne.n	800175c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800174a:	f248 0101 	movw	r1, #32769	; 0x8001
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 fb10 	bl	8001d74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2221      	movs	r2, #33	; 0x21
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
 800175a:	e00d      	b.n	8001778 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	2b22      	cmp	r3, #34	; 0x22
 8001760:	d002      	beq.n	8001768 <I2C_ITSlaveCplt+0x50>
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2b2a      	cmp	r3, #42	; 0x2a
 8001766:	d107      	bne.n	8001778 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001768:	f248 0102 	movw	r1, #32770	; 0x8002
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 fb01 	bl	8001d74 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2222      	movs	r2, #34	; 0x22
 8001776:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	6812      	ldr	r2, [r2, #0]
 8001780:	6852      	ldr	r2, [r2, #4]
 8001782:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001786:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6859      	ldr	r1, [r3, #4]
 8001792:	4b62      	ldr	r3, [pc, #392]	; (800191c <I2C_ITSlaveCplt+0x204>)
 8001794:	400b      	ands	r3, r1
 8001796:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f000 fa0e 	bl	8001bba <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d013      	beq.n	80017d0 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017b6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d01f      	beq.n	8001800 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80017ce:	e017      	b.n	8001800 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d012      	beq.n	8001800 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017e8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d006      	beq.n	8001800 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	2b00      	cmp	r3, #0
 8001808:	d020      	beq.n	800184c <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f023 0304 	bic.w	r3, r3, #4
 8001810:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001824:	1c5a      	adds	r2, r3, #1
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00c      	beq.n	800184c <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001836:	3b01      	subs	r3, #1
 8001838:	b29a      	uxth	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001842:	b29b      	uxth	r3, r3
 8001844:	3b01      	subs	r3, #1
 8001846:	b29a      	uxth	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001850:	b29b      	uxth	r3, r3
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	f043 0204 	orr.w	r2, r3, #4
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001874:	2b00      	cmp	r3, #0
 8001876:	d010      	beq.n	800189a <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 f8a4 	bl	80019cc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b28      	cmp	r3, #40	; 0x28
 800188e:	d141      	bne.n	8001914 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001890:	6979      	ldr	r1, [r7, #20]
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 f846 	bl	8001924 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001898:	e03c      	b.n	8001914 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018a2:	d014      	beq.n	80018ce <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff fe13 	bl	80014d0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a1c      	ldr	r2, [pc, #112]	; (8001920 <I2C_ITSlaveCplt+0x208>)
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2220      	movs	r2, #32
 80018b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff f92d 	bl	8000b26 <HAL_I2C_ListenCpltCallback>
}
 80018cc:	e022      	b.n	8001914 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2b22      	cmp	r3, #34	; 0x22
 80018d8:	d10e      	bne.n	80018f8 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2220      	movs	r2, #32
 80018de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff f900 	bl	8000af6 <HAL_I2C_SlaveRxCpltCallback>
}
 80018f6:	e00d      	b.n	8001914 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2220      	movs	r2, #32
 80018fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff f8e7 	bl	8000ae2 <HAL_I2C_SlaveTxCpltCallback>
}
 8001914:	bf00      	nop
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	fe00e800 	.word	0xfe00e800
 8001920:	ffff0000 	.word	0xffff0000

08001924 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a25      	ldr	r2, [pc, #148]	; (80019c8 <I2C_ITListenCplt+0xa4>)
 8001932:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2220      	movs	r2, #32
 800193e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	2b00      	cmp	r3, #0
 8001958:	d022      	beq.n	80019a0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	1c5a      	adds	r2, r3, #1
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001976:	2b00      	cmp	r3, #0
 8001978:	d012      	beq.n	80019a0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197e:	3b01      	subs	r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800198a:	b29b      	uxth	r3, r3
 800198c:	3b01      	subs	r3, #1
 800198e:	b29a      	uxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001998:	f043 0204 	orr.w	r2, r3, #4
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80019a0:	f248 0103 	movw	r1, #32771	; 0x8003
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f9e5 	bl	8001d74 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2210      	movs	r2, #16
 80019b0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff f8b3 	bl	8000b26 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	ffff0000 	.word	0xffff0000

080019cc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a5d      	ldr	r2, [pc, #372]	; (8001b60 <I2C_ITError+0x194>)
 80019ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	431a      	orrs	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	2b28      	cmp	r3, #40	; 0x28
 8001a02:	d005      	beq.n	8001a10 <I2C_ITError+0x44>
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	2b29      	cmp	r3, #41	; 0x29
 8001a08:	d002      	beq.n	8001a10 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	2b2a      	cmp	r3, #42	; 0x2a
 8001a0e:	d10b      	bne.n	8001a28 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a10:	2103      	movs	r1, #3
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 f9ae 	bl	8001d74 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2228      	movs	r2, #40	; 0x28
 8001a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a50      	ldr	r2, [pc, #320]	; (8001b64 <I2C_ITError+0x198>)
 8001a24:	635a      	str	r2, [r3, #52]	; 0x34
 8001a26:	e011      	b.n	8001a4c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a28:	f248 0103 	movw	r1, #32771	; 0x8003
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f9a1 	bl	8001d74 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b60      	cmp	r3, #96	; 0x60
 8001a3c:	d003      	beq.n	8001a46 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2220      	movs	r2, #32
 8001a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d039      	beq.n	8001ace <I2C_ITError+0x102>
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	2b11      	cmp	r3, #17
 8001a5e:	d002      	beq.n	8001a66 <I2C_ITError+0x9a>
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	2b21      	cmp	r3, #33	; 0x21
 8001a64:	d133      	bne.n	8001ace <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a74:	d107      	bne.n	8001a86 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6812      	ldr	r2, [r2, #0]
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a84:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fce0 	bl	8000450 <HAL_DMA_GetState>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d017      	beq.n	8001ac6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9a:	4a33      	ldr	r2, [pc, #204]	; (8001b68 <I2C_ITError+0x19c>)
 8001a9c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fc71 	bl	8000392 <HAL_DMA_Abort_IT>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d04d      	beq.n	8001b52 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001ac4:	e045      	b.n	8001b52 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f850 	bl	8001b6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001acc:	e041      	b.n	8001b52 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d039      	beq.n	8001b4a <I2C_ITError+0x17e>
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2b12      	cmp	r3, #18
 8001ada:	d002      	beq.n	8001ae2 <I2C_ITError+0x116>
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	2b22      	cmp	r3, #34	; 0x22
 8001ae0:	d133      	bne.n	8001b4a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001aec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001af0:	d107      	bne.n	8001b02 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b00:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fca2 	bl	8000450 <HAL_DMA_GetState>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d017      	beq.n	8001b42 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b16:	4a14      	ldr	r2, [pc, #80]	; (8001b68 <I2C_ITError+0x19c>)
 8001b18:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7fe fc33 	bl	8000392 <HAL_DMA_Abort_IT>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d011      	beq.n	8001b56 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b40:	e009      	b.n	8001b56 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f812 	bl	8001b6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b48:	e005      	b.n	8001b56 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 f80e 	bl	8001b6c <I2C_TreatErrorCallback>
  }
}
 8001b50:	e002      	b.n	8001b58 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b52:	bf00      	nop
 8001b54:	e000      	b.n	8001b58 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b56:	bf00      	nop
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	ffff0000 	.word	0xffff0000
 8001b64:	08000ddd 	.word	0x08000ddd
 8001b68:	08001c03 	.word	0x08001c03

08001b6c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b60      	cmp	r3, #96	; 0x60
 8001b7e:	d10e      	bne.n	8001b9e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2220      	movs	r2, #32
 8001b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7fe ffed 	bl	8000b76 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001b9c:	e009      	b.n	8001bb2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7fe ffd8 	bl	8000b62 <HAL_I2C_ErrorCallback>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d103      	bne.n	8001bd8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d007      	beq.n	8001bf6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6812      	ldr	r2, [r2, #0]
 8001bee:	6992      	ldr	r2, [r2, #24]
 8001bf0:	f042 0201 	orr.w	r2, r2, #1
 8001bf4:	619a      	str	r2, [r3, #24]
  }
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f7ff ff9b 	bl	8001b6c <I2C_TreatErrorCallback>
}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	607b      	str	r3, [r7, #4]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	817b      	strh	r3, [r7, #10]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c52:	897b      	ldrh	r3, [r7, #10]
 8001c54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c58:	7a7b      	ldrb	r3, [r7, #9]
 8001c5a:	041b      	lsls	r3, r3, #16
 8001c5c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c60:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c6e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6859      	ldr	r1, [r3, #4]
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	0d5b      	lsrs	r3, r3, #21
 8001c7e:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <I2C_TransferConfig+0x5c>)
 8001c84:	4303      	orrs	r3, r0
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4019      	ands	r1, r3
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	430b      	orrs	r3, r1
 8001c8e:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001c90:	bf00      	nop
 8001c92:	371c      	adds	r7, #28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	03ff63ff 	.word	0x03ff63ff

08001ca0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	4a2d      	ldr	r2, [pc, #180]	; (8001d6c <I2C_Enable_IRQ+0xcc>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d004      	beq.n	8001cc4 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001cbe:	4a2c      	ldr	r2, [pc, #176]	; (8001d70 <I2C_Enable_IRQ+0xd0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d11d      	bne.n	8001d00 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001cc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	da03      	bge.n	8001cd4 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001cd2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001cd4:	887b      	ldrh	r3, [r7, #2]
 8001cd6:	2b10      	cmp	r3, #16
 8001cd8:	d103      	bne.n	8001ce2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001ce0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001ce2:	887b      	ldrh	r3, [r7, #2]
 8001ce4:	2b20      	cmp	r3, #32
 8001ce6:	d103      	bne.n	8001cf0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001cf0:	887b      	ldrh	r3, [r7, #2]
 8001cf2:	2b40      	cmp	r3, #64	; 0x40
 8001cf4:	d12c      	bne.n	8001d50 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cfc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001cfe:	e027      	b.n	8001d50 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	da03      	bge.n	8001d10 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d0e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001d20:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d22:	887b      	ldrh	r3, [r7, #2]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001d32:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	2b10      	cmp	r3, #16
 8001d38:	d103      	bne.n	8001d42 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d40:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d42:	887b      	ldrh	r3, [r7, #2]
 8001d44:	2b20      	cmp	r3, #32
 8001d46:	d103      	bne.n	8001d50 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f043 0320 	orr.w	r3, r3, #32
 8001d4e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	6812      	ldr	r2, [r2, #0]
 8001d58:	6811      	ldr	r1, [r2, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	601a      	str	r2, [r3, #0]
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	08000fcd 	.word	0x08000fcd
 8001d70:	080011a3 	.word	0x080011a3

08001d74 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00f      	beq.n	8001dae <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001d94:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001da2:	2b28      	cmp	r3, #40	; 0x28
 8001da4:	d003      	beq.n	8001dae <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001dac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001dae:	887b      	ldrh	r3, [r7, #2]
 8001db0:	f003 0302 	and.w	r3, r3, #2
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00f      	beq.n	8001dd8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001dbe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dcc:	2b28      	cmp	r3, #40	; 0x28
 8001dce:	d003      	beq.n	8001dd8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001dd6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001dd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	da03      	bge.n	8001de8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001de6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001de8:	887b      	ldrh	r3, [r7, #2]
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d103      	bne.n	8001df6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001df4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001df6:	887b      	ldrh	r3, [r7, #2]
 8001df8:	2b20      	cmp	r3, #32
 8001dfa:	d103      	bne.n	8001e04 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f043 0320 	orr.w	r3, r3, #32
 8001e02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001e04:	887b      	ldrh	r3, [r7, #2]
 8001e06:	2b40      	cmp	r3, #64	; 0x40
 8001e08:	d103      	bne.n	8001e12 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e10:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	6811      	ldr	r1, [r2, #0]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	43d2      	mvns	r2, r2
 8001e20:	400a      	ands	r2, r1
 8001e22:	601a      	str	r2, [r3, #0]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b20      	cmp	r3, #32
 8001e44:	d138      	bne.n	8001eb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d101      	bne.n	8001e54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e032      	b.n	8001eba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2224      	movs	r2, #36	; 0x24
 8001e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	6812      	ldr	r2, [r2, #0]
 8001e6e:	f022 0201 	bic.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6812      	ldr	r2, [r2, #0]
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	6811      	ldr	r1, [r2, #0]
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6812      	ldr	r2, [r2, #0]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	f042 0201 	orr.w	r2, r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	e000      	b.n	8001eba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001eb8:	2302      	movs	r3, #2
  }
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b085      	sub	sp, #20
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
 8001ece:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b20      	cmp	r3, #32
 8001eda:	d139      	bne.n	8001f50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d101      	bne.n	8001eea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e033      	b.n	8001f52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2224      	movs	r2, #36	; 0x24
 8001ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6812      	ldr	r2, [r2, #0]
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	f022 0201 	bic.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	021b      	lsls	r3, r3, #8
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	6812      	ldr	r2, [r2, #0]
 8001f36:	f042 0201 	orr.w	r2, r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	e000      	b.n	8001f52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001f50:	2302      	movs	r3, #2
  }
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3714      	adds	r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001f64:	4a05      	ldr	r2, [pc, #20]	; (8001f7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f66:	4b05      	ldr	r3, [pc, #20]	; (8001f7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f6e:	6053      	str	r3, [r2, #4]
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	40007000 	.word	0x40007000

08001f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61fb      	str	r3, [r7, #28]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 030c 	and.w	r3, r3, #12
 8001f96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f98:	4b3a      	ldr	r3, [pc, #232]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d005      	beq.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	2b0c      	cmp	r3, #12
 8001fac:	d121      	bne.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d11e      	bne.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fb4:	4b33      	ldr	r3, [pc, #204]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0308 	and.w	r3, r3, #8
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d107      	bne.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fc0:	4b30      	ldr	r3, [pc, #192]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fc6:	0a1b      	lsrs	r3, r3, #8
 8001fc8:	f003 030f 	and.w	r3, r3, #15
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e005      	b.n	8001fdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fd0:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	091b      	lsrs	r3, r3, #4
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fdc:	4a2a      	ldr	r2, [pc, #168]	; (8002088 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d10d      	bne.n	8002008 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d102      	bne.n	8001ffe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ff8:	4b24      	ldr	r3, [pc, #144]	; (800208c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ffa:	61bb      	str	r3, [r7, #24]
 8001ffc:	e004      	b.n	8002008 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b08      	cmp	r3, #8
 8002002:	d101      	bne.n	8002008 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002004:	4b22      	ldr	r3, [pc, #136]	; (8002090 <HAL_RCC_GetSysClockFreq+0x110>)
 8002006:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	2b0c      	cmp	r3, #12
 800200c:	d133      	bne.n	8002076 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800200e:	4b1d      	ldr	r3, [pc, #116]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2b02      	cmp	r3, #2
 800201c:	d002      	beq.n	8002024 <HAL_RCC_GetSysClockFreq+0xa4>
 800201e:	2b03      	cmp	r3, #3
 8002020:	d003      	beq.n	800202a <HAL_RCC_GetSysClockFreq+0xaa>
 8002022:	e005      	b.n	8002030 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002024:	4b19      	ldr	r3, [pc, #100]	; (800208c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002026:	617b      	str	r3, [r7, #20]
      break;
 8002028:	e005      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800202a:	4b19      	ldr	r3, [pc, #100]	; (8002090 <HAL_RCC_GetSysClockFreq+0x110>)
 800202c:	617b      	str	r3, [r7, #20]
      break;
 800202e:	e002      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	617b      	str	r3, [r7, #20]
      break;
 8002034:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002036:	4b13      	ldr	r3, [pc, #76]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	091b      	lsrs	r3, r3, #4
 800203c:	f003 030f 	and.w	r3, r3, #15
 8002040:	3301      	adds	r3, #1
 8002042:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002044:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	fb02 f203 	mul.w	r2, r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <HAL_RCC_GetSysClockFreq+0x104>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	0e5b      	lsrs	r3, r3, #25
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	3301      	adds	r3, #1
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002076:	69bb      	ldr	r3, [r7, #24]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3724      	adds	r7, #36	; 0x24
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	40021000 	.word	0x40021000
 8002088:	08006d14 	.word	0x08006d14
 800208c:	00f42400 	.word	0x00f42400
 8002090:	007a1200 	.word	0x007a1200

08002094 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002098:	4b03      	ldr	r3, [pc, #12]	; (80020a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800209a:	681b      	ldr	r3, [r3, #0]
}
 800209c:	4618      	mov	r0, r3
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	2004005c 	.word	0x2004005c

080020ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020b0:	f7ff fff0 	bl	8002094 <HAL_RCC_GetHCLKFreq>
 80020b4:	4601      	mov	r1, r0
 80020b6:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	0a1b      	lsrs	r3, r3, #8
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020c2:	5cd3      	ldrb	r3, [r2, r3]
 80020c4:	f003 031f 	and.w	r3, r3, #31
 80020c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40021000 	.word	0x40021000
 80020d4:	08006d0c 	.word	0x08006d0c

080020d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020dc:	f7ff ffda 	bl	8002094 <HAL_RCC_GetHCLKFreq>
 80020e0:	4601      	mov	r1, r0
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	0adb      	lsrs	r3, r3, #11
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020ee:	5cd3      	ldrb	r3, [r2, r3]
 80020f0:	f003 031f 	and.w	r3, r3, #31
 80020f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	08006d0c 	.word	0x08006d0c

08002104 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800210c:	2300      	movs	r3, #0
 800210e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002110:	2300      	movs	r3, #0
 8002112:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800211c:	2b00      	cmp	r3, #0
 800211e:	d03d      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002124:	2b40      	cmp	r3, #64	; 0x40
 8002126:	d00b      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002128:	2b40      	cmp	r3, #64	; 0x40
 800212a:	d804      	bhi.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00e      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002130:	2b20      	cmp	r3, #32
 8002132:	d015      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002134:	e01d      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002136:	2b60      	cmp	r3, #96	; 0x60
 8002138:	d01e      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800213a:	2b80      	cmp	r3, #128	; 0x80
 800213c:	d01c      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800213e:	e018      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002140:	4a86      	ldr	r2, [pc, #536]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002142:	4b86      	ldr	r3, [pc, #536]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800214a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800214c:	e015      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3304      	adds	r3, #4
 8002152:	2100      	movs	r1, #0
 8002154:	4618      	mov	r0, r3
 8002156:	f001 f915 	bl	8003384 <RCCEx_PLLSAI1_Config>
 800215a:	4603      	mov	r3, r0
 800215c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800215e:	e00c      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3320      	adds	r3, #32
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f001 f9fc 	bl	8003564 <RCCEx_PLLSAI2_Config>
 800216c:	4603      	mov	r3, r0
 800216e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002170:	e003      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	74fb      	strb	r3, [r7, #19]
      break;
 8002176:	e000      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8002178:	bf00      	nop
    }

    if(ret == HAL_OK)
 800217a:	7cfb      	ldrb	r3, [r7, #19]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d10b      	bne.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002180:	4976      	ldr	r1, [pc, #472]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002182:	4b76      	ldr	r3, [pc, #472]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002184:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002188:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002190:	4313      	orrs	r3, r2
 8002192:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002196:	e001      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002198:	7cfb      	ldrb	r3, [r7, #19]
 800219a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d042      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b0:	d00f      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80021b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b6:	d805      	bhi.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d011      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80021bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021c0:	d017      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80021c2:	e01f      	b.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80021c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021c8:	d01f      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ce:	d01c      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021d0:	e018      	b.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d2:	4a62      	ldr	r2, [pc, #392]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d4:	4b61      	ldr	r3, [pc, #388]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021dc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021de:	e015      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3304      	adds	r3, #4
 80021e4:	2100      	movs	r1, #0
 80021e6:	4618      	mov	r0, r3
 80021e8:	f001 f8cc 	bl	8003384 <RCCEx_PLLSAI1_Config>
 80021ec:	4603      	mov	r3, r0
 80021ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021f0:	e00c      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3320      	adds	r3, #32
 80021f6:	2100      	movs	r1, #0
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 f9b3 	bl	8003564 <RCCEx_PLLSAI2_Config>
 80021fe:	4603      	mov	r3, r0
 8002200:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002202:	e003      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	74fb      	strb	r3, [r7, #19]
      break;
 8002208:	e000      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800220a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220c:	7cfb      	ldrb	r3, [r7, #19]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10b      	bne.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002212:	4952      	ldr	r1, [pc, #328]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002214:	4b51      	ldr	r3, [pc, #324]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002216:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800221a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002222:	4313      	orrs	r3, r2
 8002224:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002228:	e001      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800222a:	7cfb      	ldrb	r3, [r7, #19]
 800222c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 809f 	beq.w	800237a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223c:	2300      	movs	r3, #0
 800223e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002240:	4b46      	ldr	r3, [pc, #280]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800224c:	2301      	movs	r3, #1
 800224e:	e000      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002250:	2300      	movs	r3, #0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00d      	beq.n	8002272 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002256:	4a41      	ldr	r2, [pc, #260]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002258:	4b40      	ldr	r3, [pc, #256]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002260:	6593      	str	r3, [r2, #88]	; 0x58
 8002262:	4b3e      	ldr	r3, [pc, #248]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800226e:	2301      	movs	r3, #1
 8002270:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002272:	4a3b      	ldr	r2, [pc, #236]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002274:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800227e:	f7fd ffcf 	bl	8000220 <HAL_GetTick>
 8002282:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002284:	e009      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002286:	f7fd ffcb 	bl	8000220 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d902      	bls.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	74fb      	strb	r3, [r7, #19]
        break;
 8002298:	e005      	b.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800229a:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0ef      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80022a6:	7cfb      	ldrb	r3, [r7, #19]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d15b      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d01f      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d019      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ca:	4b24      	ldr	r3, [pc, #144]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022d6:	4a21      	ldr	r2, [pc, #132]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022e6:	4a1d      	ldr	r2, [pc, #116]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e8:	4b1c      	ldr	r3, [pc, #112]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022f6:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	2b00      	cmp	r3, #0
 8002306:	d016      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002308:	f7fd ff8a 	bl	8000220 <HAL_GetTick>
 800230c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800230e:	e00b      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002310:	f7fd ff86 	bl	8000220 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f241 3288 	movw	r2, #5000	; 0x1388
 800231e:	4293      	cmp	r3, r2
 8002320:	d902      	bls.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	74fb      	strb	r3, [r7, #19]
            break;
 8002326:	e006      	b.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002328:	4b0c      	ldr	r3, [pc, #48]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800232a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0ec      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8002336:	7cfb      	ldrb	r3, [r7, #19]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10c      	bne.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800233c:	4907      	ldr	r1, [pc, #28]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002344:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234e:	4313      	orrs	r3, r2
 8002350:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002354:	e008      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	74bb      	strb	r3, [r7, #18]
 800235a:	e005      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800235c:	40021000 	.word	0x40021000
 8002360:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002364:	7cfb      	ldrb	r3, [r7, #19]
 8002366:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002368:	7c7b      	ldrb	r3, [r7, #17]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d105      	bne.n	800237a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236e:	4aa0      	ldr	r2, [pc, #640]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002370:	4b9f      	ldr	r3, [pc, #636]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002374:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002378:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00a      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002386:	499a      	ldr	r1, [pc, #616]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002388:	4b99      	ldr	r3, [pc, #612]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238e:	f023 0203 	bic.w	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002396:	4313      	orrs	r3, r2
 8002398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d00a      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023a8:	4991      	ldr	r1, [pc, #580]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023aa:	4b91      	ldr	r3, [pc, #580]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b0:	f023 020c 	bic.w	r2, r3, #12
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	4313      	orrs	r3, r2
 80023ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023ca:	4989      	ldr	r1, [pc, #548]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	4b88      	ldr	r3, [pc, #544]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023da:	4313      	orrs	r3, r2
 80023dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0308 	and.w	r3, r3, #8
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023ec:	4980      	ldr	r1, [pc, #512]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ee:	4b80      	ldr	r3, [pc, #512]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800240e:	4978      	ldr	r1, [pc, #480]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002410:	4b77      	ldr	r3, [pc, #476]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002416:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0320 	and.w	r3, r3, #32
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00a      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002430:	496f      	ldr	r1, [pc, #444]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	4b6f      	ldr	r3, [pc, #444]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002438:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002440:	4313      	orrs	r3, r2
 8002442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002452:	4967      	ldr	r1, [pc, #412]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	4b66      	ldr	r3, [pc, #408]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002474:	495e      	ldr	r1, [pc, #376]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002476:	4b5e      	ldr	r3, [pc, #376]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002496:	4956      	ldr	r1, [pc, #344]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002498:	4b55      	ldr	r3, [pc, #340]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00a      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024b8:	494d      	ldr	r1, [pc, #308]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ba:	4b4d      	ldr	r3, [pc, #308]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024da:	4945      	ldr	r1, [pc, #276]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024dc:	4b44      	ldr	r3, [pc, #272]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00a      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80024fc:	493c      	ldr	r1, [pc, #240]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fe:	4b3c      	ldr	r3, [pc, #240]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002500:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002504:	f023 0203 	bic.w	r2, r3, #3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d028      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800251e:	4934      	ldr	r1, [pc, #208]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002520:	4b33      	ldr	r3, [pc, #204]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002526:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002538:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800253c:	d106      	bne.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800253e:	4a2c      	ldr	r2, [pc, #176]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002540:	4b2b      	ldr	r3, [pc, #172]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002548:	60d3      	str	r3, [r2, #12]
 800254a:	e011      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002550:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002554:	d10c      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3304      	adds	r3, #4
 800255a:	2101      	movs	r1, #1
 800255c:	4618      	mov	r0, r3
 800255e:	f000 ff11 	bl	8003384 <RCCEx_PLLSAI1_Config>
 8002562:	4603      	mov	r3, r0
 8002564:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002566:	7cfb      	ldrb	r3, [r7, #19]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 800256c:	7cfb      	ldrb	r3, [r7, #19]
 800256e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d04d      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002580:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002584:	d108      	bne.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002586:	4a1a      	ldr	r2, [pc, #104]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002588:	4b19      	ldr	r3, [pc, #100]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800258e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002592:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002596:	e012      	b.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8002598:	4a15      	ldr	r2, [pc, #84]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259a:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025a4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025a8:	4911      	ldr	r1, [pc, #68]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025aa:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025c6:	d106      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025c8:	4a09      	ldr	r2, [pc, #36]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025d2:	60d3      	str	r3, [r2, #12]
 80025d4:	e020      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025de:	d109      	bne.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025e0:	4a03      	ldr	r2, [pc, #12]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e2:	4b03      	ldr	r3, [pc, #12]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ea:	60d3      	str	r3, [r2, #12]
 80025ec:	e014      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025fc:	d10c      	bne.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3304      	adds	r3, #4
 8002602:	2101      	movs	r1, #1
 8002604:	4618      	mov	r0, r3
 8002606:	f000 febd 	bl	8003384 <RCCEx_PLLSAI1_Config>
 800260a:	4603      	mov	r3, r0
 800260c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800260e:	7cfb      	ldrb	r3, [r7, #19]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002614:	7cfb      	ldrb	r3, [r7, #19]
 8002616:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d028      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002624:	494a      	ldr	r1, [pc, #296]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002626:	4b4a      	ldr	r3, [pc, #296]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002634:	4313      	orrs	r3, r2
 8002636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800263e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002642:	d106      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002644:	4a42      	ldr	r2, [pc, #264]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002646:	4b42      	ldr	r3, [pc, #264]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800264e:	60d3      	str	r3, [r2, #12]
 8002650:	e011      	b.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002656:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800265a:	d10c      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3304      	adds	r3, #4
 8002660:	2101      	movs	r1, #1
 8002662:	4618      	mov	r0, r3
 8002664:	f000 fe8e 	bl	8003384 <RCCEx_PLLSAI1_Config>
 8002668:	4603      	mov	r3, r0
 800266a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800266c:	7cfb      	ldrb	r3, [r7, #19]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8002672:	7cfb      	ldrb	r3, [r7, #19]
 8002674:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d01e      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002682:	4933      	ldr	r1, [pc, #204]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002684:	4b32      	ldr	r3, [pc, #200]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026a4:	d10c      	bne.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2102      	movs	r1, #2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f000 fe69 	bl	8003384 <RCCEx_PLLSAI1_Config>
 80026b2:	4603      	mov	r3, r0
 80026b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026b6:	7cfb      	ldrb	r3, [r7, #19]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80026bc:	7cfb      	ldrb	r3, [r7, #19]
 80026be:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00b      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026cc:	4920      	ldr	r1, [pc, #128]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026ce:	4b20      	ldr	r3, [pc, #128]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026d4:	f023 0204 	bic.w	r2, r3, #4
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026de:	4313      	orrs	r3, r2
 80026e0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00b      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80026f0:	4917      	ldr	r1, [pc, #92]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026f2:	4b17      	ldr	r3, [pc, #92]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026f8:	f023 0218 	bic.w	r2, r3, #24
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d017      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002714:	490e      	ldr	r1, [pc, #56]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002716:	4b0e      	ldr	r3, [pc, #56]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002718:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800271c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002726:	4313      	orrs	r3, r2
 8002728:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002732:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002736:	d105      	bne.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002738:	4a05      	ldr	r2, [pc, #20]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800273a:	4b05      	ldr	r3, [pc, #20]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002742:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002744:	7cbb      	ldrb	r3, [r7, #18]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002766:	d137      	bne.n	80027d8 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002768:	4baf      	ldr	r3, [pc, #700]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002772:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800277a:	d014      	beq.n	80027a6 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800277c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002780:	d01e      	beq.n	80027c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8002782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002786:	d001      	beq.n	800278c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002788:	f000 bdf3 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800278c:	4ba6      	ldr	r3, [pc, #664]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800278e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b02      	cmp	r3, #2
 8002798:	f040 85e4 	bne.w	8003364 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 800279c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a0:	61fb      	str	r3, [r7, #28]
      break;
 80027a2:	f000 bddf 	b.w	8003364 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80027a6:	4ba0      	ldr	r3, [pc, #640]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	f040 85d9 	bne.w	8003368 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 80027b6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80027ba:	61fb      	str	r3, [r7, #28]
      break;
 80027bc:	f000 bdd4 	b.w	8003368 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80027c0:	4b99      	ldr	r3, [pc, #612]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027cc:	f040 85ce 	bne.w	800336c <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 80027d0:	4b96      	ldr	r3, [pc, #600]	; (8002a2c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80027d2:	61fb      	str	r3, [r7, #28]
      break;
 80027d4:	f000 bdca 	b.w	800336c <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027d8:	4b93      	ldr	r3, [pc, #588]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d023      	beq.n	8002830 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	d02e      	beq.n	800284a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d139      	bne.n	8002864 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80027f0:	4b8d      	ldr	r3, [pc, #564]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d116      	bne.n	800282a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80027fc:	4b8a      	ldr	r3, [pc, #552]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8002808:	4b87      	ldr	r3, [pc, #540]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	e005      	b.n	8002820 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002814:	4b84      	ldr	r3, [pc, #528]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	f003 030f 	and.w	r3, r3, #15
 8002820:	4a83      	ldr	r2, [pc, #524]	; (8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002826:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002828:	e01f      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	61bb      	str	r3, [r7, #24]
      break;
 800282e:	e01c      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002830:	4b7d      	ldr	r3, [pc, #500]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002838:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800283c:	d102      	bne.n	8002844 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800283e:	4b7d      	ldr	r3, [pc, #500]	; (8002a34 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002840:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002842:	e012      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	61bb      	str	r3, [r7, #24]
      break;
 8002848:	e00f      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800284a:	4b77      	ldr	r3, [pc, #476]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002856:	d102      	bne.n	800285e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8002858:	4b77      	ldr	r3, [pc, #476]	; (8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800285a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800285c:	e005      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
      break;
 8002862:	e002      	b.n	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	61bb      	str	r3, [r7, #24]
      break;
 8002868:	bf00      	nop
    }

    switch(PeriphClk)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002870:	f000 84ce 	beq.w	8003210 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8002874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002878:	d82d      	bhi.n	80028d6 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 800287a:	2b10      	cmp	r3, #16
 800287c:	f000 82f9 	beq.w	8002e72 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 8002880:	2b10      	cmp	r3, #16
 8002882:	d811      	bhi.n	80028a8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002884:	2b02      	cmp	r3, #2
 8002886:	f000 8243 	beq.w	8002d10 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800288a:	2b02      	cmp	r3, #2
 800288c:	d804      	bhi.n	8002898 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800288e:	2b01      	cmp	r3, #1
 8002890:	f000 81fd 	beq.w	8002c8e <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8002894:	f000 bd6d 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002898:	2b04      	cmp	r3, #4
 800289a:	f000 8282 	beq.w	8002da2 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 800289e:	2b08      	cmp	r3, #8
 80028a0:	f000 82b3 	beq.w	8002e0a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 80028a4:	f000 bd65 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028a8:	2b80      	cmp	r3, #128	; 0x80
 80028aa:	f000 8409 	beq.w	80030c0 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80028ae:	2b80      	cmp	r3, #128	; 0x80
 80028b0:	d807      	bhi.n	80028c2 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80028b2:	2b20      	cmp	r3, #32
 80028b4:	f000 8315 	beq.w	8002ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80028b8:	2b40      	cmp	r3, #64	; 0x40
 80028ba:	f000 83de 	beq.w	800307a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 80028be:	f000 bd58 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c6:	f000 841e 	beq.w	8003106 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 80028ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ce:	f000 845e 	beq.w	800318e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 80028d2:	f000 bd4e 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028da:	f000 837d 	beq.w	8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 80028de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e2:	d813      	bhi.n	800290c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80028e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028e8:	d032      	beq.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80028ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ee:	d804      	bhi.n	80028fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80028f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028f4:	d024      	beq.n	8002940 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 80028f6:	f000 bd3c 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028fe:	d02f      	beq.n	8002960 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002900:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002904:	f000 8325 	beq.w	8002f52 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 8002908:	f000 bd33 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800290c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002910:	f000 841c 	beq.w	800314c <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002914:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002918:	d808      	bhi.n	800292c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800291a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800291e:	d01f      	beq.n	8002960 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002920:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002924:	f000 80cd 	beq.w	8002ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 8002928:	f000 bd23 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800292c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002930:	f000 8363 	beq.w	8002ffa <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002938:	f000 84b2 	beq.w	80032a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 800293c:	f000 bd19 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002940:	69b9      	ldr	r1, [r7, #24]
 8002942:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002946:	f000 fefd 	bl	8003744 <RCCEx_GetSAIxPeriphCLKFreq>
 800294a:	61f8      	str	r0, [r7, #28]
      break;
 800294c:	f000 bd11 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002950:	69b9      	ldr	r1, [r7, #24]
 8002952:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002956:	f000 fef5 	bl	8003744 <RCCEx_GetSAIxPeriphCLKFreq>
 800295a:	61f8      	str	r0, [r7, #28]
      break;
 800295c:	f000 bd09 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002960:	4b31      	ldr	r3, [pc, #196]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800296a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002972:	d063      	beq.n	8002a3c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8002974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002978:	d803      	bhi.n	8002982 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 808b 	beq.w	8002a96 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 8002980:	e09d      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 8002982:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002986:	d021      	beq.n	80029cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 8002988:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800298c:	d000      	beq.n	8002990 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 800298e:	e096      	b.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002990:	4b25      	ldr	r3, [pc, #148]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b02      	cmp	r3, #2
 800299a:	f040 8086 	bne.w	8002aaa <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d005      	beq.n	80029b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80029aa:	4b1f      	ldr	r3, [pc, #124]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	091b      	lsrs	r3, r3, #4
 80029b0:	f003 030f 	and.w	r3, r3, #15
 80029b4:	e005      	b.n	80029c2 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 80029b6:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	4a1b      	ldr	r2, [pc, #108]	; (8002a30 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80029c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c8:	61fb      	str	r3, [r7, #28]
          break;
 80029ca:	e06e      	b.n	8002aaa <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80029cc:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029d8:	d16a      	bne.n	8002ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80029da:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029e6:	d163      	bne.n	8002ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80029e8:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	0a1b      	lsrs	r3, r3, #8
 80029ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029f2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	fb02 f203 	mul.w	r2, r2, r3
 80029fc:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	091b      	lsrs	r3, r3, #4
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	3301      	adds	r3, #1
 8002a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	0d5b      	lsrs	r3, r3, #21
 8002a14:	f003 0303 	and.w	r3, r3, #3
 8002a18:	3301      	adds	r3, #1
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a22:	61fb      	str	r3, [r7, #28]
          break;
 8002a24:	e044      	b.n	8002ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	0003d090 	.word	0x0003d090
 8002a30:	08006d14 	.word	0x08006d14
 8002a34:	00f42400 	.word	0x00f42400
 8002a38:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002a3c:	4bb0      	ldr	r3, [pc, #704]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a48:	d135      	bne.n	8002ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002a4a:	4bad      	ldr	r3, [pc, #692]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a56:	d12e      	bne.n	8002ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002a58:	4ba9      	ldr	r3, [pc, #676]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	0a1b      	lsrs	r3, r3, #8
 8002a5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a62:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	fb02 f203 	mul.w	r2, r2, r3
 8002a6c:	4ba4      	ldr	r3, [pc, #656]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	3301      	adds	r3, #1
 8002a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002a7e:	4ba0      	ldr	r3, [pc, #640]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a92:	61fb      	str	r3, [r7, #28]
          break;
 8002a94:	e00f      	b.n	8002ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002a96:	4b9a      	ldr	r3, [pc, #616]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d10b      	bne.n	8002abc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8002aa4:	4b97      	ldr	r3, [pc, #604]	; (8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002aa6:	61fb      	str	r3, [r7, #28]
          break;
 8002aa8:	e008      	b.n	8002abc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8002aaa:	bf00      	nop
 8002aac:	f000 bc61 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002ab0:	bf00      	nop
 8002ab2:	f000 bc5e 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002ab6:	bf00      	nop
 8002ab8:	f000 bc5b 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002abc:	bf00      	nop
        break;
 8002abe:	f000 bc58 	b.w	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8002ac2:	4b8f      	ldr	r3, [pc, #572]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ac4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002acc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ad0:	d13d      	bne.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002ad2:	4b8b      	ldr	r3, [pc, #556]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ada:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ade:	f040 8447 	bne.w	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8002ae2:	4b87      	ldr	r3, [pc, #540]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aee:	f040 843f 	bne.w	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002af2:	4b83      	ldr	r3, [pc, #524]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	0a1b      	lsrs	r3, r3, #8
 8002af8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002afc:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	fb02 f203 	mul.w	r2, r2, r3
 8002b06:	4b7e      	ldr	r3, [pc, #504]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	091b      	lsrs	r3, r3, #4
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	3301      	adds	r3, #1
 8002b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b16:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002b18:	4b79      	ldr	r3, [pc, #484]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	0edb      	lsrs	r3, r3, #27
 8002b1e:	f003 031f 	and.w	r3, r3, #31
 8002b22:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10a      	bne.n	8002b40 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002b2a:	4b75      	ldr	r3, [pc, #468]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d002      	beq.n	8002b3c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002b36:	2311      	movs	r3, #17
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	e001      	b.n	8002b40 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002b3c:	2307      	movs	r3, #7
 8002b3e:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	61fb      	str	r3, [r7, #28]
      break;
 8002b4a:	f000 bc11 	b.w	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002b4e:	4b6c      	ldr	r3, [pc, #432]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b54:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002b58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b60:	d056      	beq.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002b62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b66:	d802      	bhi.n	8002b6e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d07e      	beq.n	8002c6a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002b6c:	e08e      	b.n	8002c8c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002b6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b72:	d020      	beq.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002b74:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002b78:	d000      	beq.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002b7a:	e087      	b.n	8002c8c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002b7c:	4b60      	ldr	r3, [pc, #384]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d17a      	bne.n	8002c7e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002b88:	4b5d      	ldr	r3, [pc, #372]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002b94:	4b5a      	ldr	r3, [pc, #360]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	091b      	lsrs	r3, r3, #4
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	e005      	b.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002ba0:	4b57      	ldr	r3, [pc, #348]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ba6:	0a1b      	lsrs	r3, r3, #8
 8002ba8:	f003 030f 	and.w	r3, r3, #15
 8002bac:	4a56      	ldr	r2, [pc, #344]	; (8002d08 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb2:	61fb      	str	r3, [r7, #28]
          break;
 8002bb4:	e063      	b.n	8002c7e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002bb6:	4b52      	ldr	r3, [pc, #328]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bc2:	d15e      	bne.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002bc4:	4b4e      	ldr	r3, [pc, #312]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bcc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bd0:	d157      	bne.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002bd2:	4b4b      	ldr	r3, [pc, #300]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bdc:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	fb02 f203 	mul.w	r2, r2, r3
 8002be6:	4b46      	ldr	r3, [pc, #280]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	091b      	lsrs	r3, r3, #4
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002bf8:	4b41      	ldr	r3, [pc, #260]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	0d5b      	lsrs	r3, r3, #21
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	3301      	adds	r3, #1
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0c:	61fb      	str	r3, [r7, #28]
          break;
 8002c0e:	e038      	b.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002c10:	4b3b      	ldr	r3, [pc, #236]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c1c:	d133      	bne.n	8002c86 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002c1e:	4b38      	ldr	r3, [pc, #224]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c2a:	d12c      	bne.n	8002c86 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002c2c:	4b34      	ldr	r3, [pc, #208]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c36:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	fb02 f203 	mul.w	r2, r2, r3
 8002c40:	4b2f      	ldr	r3, [pc, #188]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c50:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002c52:	4b2b      	ldr	r3, [pc, #172]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	0d5b      	lsrs	r3, r3, #21
 8002c58:	f003 0303 	and.w	r3, r3, #3
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c66:	61fb      	str	r3, [r7, #28]
          break;
 8002c68:	e00d      	b.n	8002c86 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002c6a:	4b25      	ldr	r3, [pc, #148]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d108      	bne.n	8002c8a <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002c78:	4b22      	ldr	r3, [pc, #136]	; (8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002c7a:	61fb      	str	r3, [r7, #28]
          break;
 8002c7c:	e005      	b.n	8002c8a <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002c7e:	bf00      	nop
 8002c80:	e376      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c82:	bf00      	nop
 8002c84:	e374      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c86:	bf00      	nop
 8002c88:	e372      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c8a:	bf00      	nop
      break;
 8002c8c:	e370      	b.n	8003370 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002c8e:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c94:	f003 0303 	and.w	r3, r3, #3
 8002c98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d828      	bhi.n	8002cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002ca0:	a201      	add	r2, pc, #4	; (adr r2, 8002ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca6:	bf00      	nop
 8002ca8:	08002cb9 	.word	0x08002cb9
 8002cac:	08002cc1 	.word	0x08002cc1
 8002cb0:	08002cc9 	.word	0x08002cc9
 8002cb4:	08002cdd 	.word	0x08002cdd
          frequency = HAL_RCC_GetPCLK2Freq();
 8002cb8:	f7ff fa0e 	bl	80020d8 <HAL_RCC_GetPCLK2Freq>
 8002cbc:	61f8      	str	r0, [r7, #28]
          break;
 8002cbe:	e01d      	b.n	8002cfc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002cc0:	f7ff f95e 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002cc4:	61f8      	str	r0, [r7, #28]
          break;
 8002cc6:	e019      	b.n	8002cfc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002cc8:	4b0d      	ldr	r3, [pc, #52]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cd4:	d10f      	bne.n	8002cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002cd8:	61fb      	str	r3, [r7, #28]
          break;
 8002cda:	e00c      	b.n	8002cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002cdc:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d107      	bne.n	8002cfa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002cea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cee:	61fb      	str	r3, [r7, #28]
          break;
 8002cf0:	e003      	b.n	8002cfa <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002cf2:	bf00      	nop
 8002cf4:	e33d      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cf6:	bf00      	nop
 8002cf8:	e33b      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cfa:	bf00      	nop
        break;
 8002cfc:	e339      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000
 8002d04:	02dc6c00 	.word	0x02dc6c00
 8002d08:	08006d14 	.word	0x08006d14
 8002d0c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002d10:	4baf      	ldr	r3, [pc, #700]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d16:	f003 030c 	and.w	r3, r3, #12
 8002d1a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	2b0c      	cmp	r3, #12
 8002d20:	d839      	bhi.n	8002d96 <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002d22:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002d5d 	.word	0x08002d5d
 8002d2c:	08002d97 	.word	0x08002d97
 8002d30:	08002d97 	.word	0x08002d97
 8002d34:	08002d97 	.word	0x08002d97
 8002d38:	08002d65 	.word	0x08002d65
 8002d3c:	08002d97 	.word	0x08002d97
 8002d40:	08002d97 	.word	0x08002d97
 8002d44:	08002d97 	.word	0x08002d97
 8002d48:	08002d6d 	.word	0x08002d6d
 8002d4c:	08002d97 	.word	0x08002d97
 8002d50:	08002d97 	.word	0x08002d97
 8002d54:	08002d97 	.word	0x08002d97
 8002d58:	08002d81 	.word	0x08002d81
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d5c:	f7ff f9a6 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002d60:	61f8      	str	r0, [r7, #28]
          break;
 8002d62:	e01d      	b.n	8002da0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d64:	f7ff f90c 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002d68:	61f8      	str	r0, [r7, #28]
          break;
 8002d6a:	e019      	b.n	8002da0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d6c:	4b98      	ldr	r3, [pc, #608]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d78:	d10f      	bne.n	8002d9a <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002d7a:	4b96      	ldr	r3, [pc, #600]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002d7c:	61fb      	str	r3, [r7, #28]
          break;
 8002d7e:	e00c      	b.n	8002d9a <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d80:	4b93      	ldr	r3, [pc, #588]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d107      	bne.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d92:	61fb      	str	r3, [r7, #28]
          break;
 8002d94:	e003      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002d96:	bf00      	nop
 8002d98:	e2eb      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d9a:	bf00      	nop
 8002d9c:	e2e9      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d9e:	bf00      	nop
        break;
 8002da0:	e2e7      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002da2:	4b8b      	ldr	r3, [pc, #556]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002dac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	2b10      	cmp	r3, #16
 8002db2:	d00d      	beq.n	8002dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002db4:	2b10      	cmp	r3, #16
 8002db6:	d802      	bhi.n	8002dbe <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002dbc:	e024      	b.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002dbe:	2b20      	cmp	r3, #32
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002dc2:	2b30      	cmp	r3, #48	; 0x30
 8002dc4:	d012      	beq.n	8002dec <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002dc6:	e01f      	b.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002dc8:	f7ff f970 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002dcc:	61f8      	str	r0, [r7, #28]
          break;
 8002dce:	e01b      	b.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002dd0:	f7ff f8d6 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002dd4:	61f8      	str	r0, [r7, #28]
          break;
 8002dd6:	e017      	b.n	8002e08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002dd8:	4b7d      	ldr	r3, [pc, #500]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de4:	d10d      	bne.n	8002e02 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002de6:	4b7b      	ldr	r3, [pc, #492]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002de8:	61fb      	str	r3, [r7, #28]
          break;
 8002dea:	e00a      	b.n	8002e02 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002dec:	4b78      	ldr	r3, [pc, #480]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d105      	bne.n	8002e06 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002dfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dfe:	61fb      	str	r3, [r7, #28]
          break;
 8002e00:	e001      	b.n	8002e06 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002e02:	bf00      	nop
 8002e04:	e2b5      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e06:	bf00      	nop
        break;
 8002e08:	e2b3      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002e0a:	4b71      	ldr	r3, [pc, #452]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e14:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	2b40      	cmp	r3, #64	; 0x40
 8002e1a:	d00d      	beq.n	8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002e1c:	2b40      	cmp	r3, #64	; 0x40
 8002e1e:	d802      	bhi.n	8002e26 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d005      	beq.n	8002e30 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002e24:	e024      	b.n	8002e70 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002e26:	2b80      	cmp	r3, #128	; 0x80
 8002e28:	d00a      	beq.n	8002e40 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002e2a:	2bc0      	cmp	r3, #192	; 0xc0
 8002e2c:	d012      	beq.n	8002e54 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002e2e:	e01f      	b.n	8002e70 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e30:	f7ff f93c 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002e34:	61f8      	str	r0, [r7, #28]
          break;
 8002e36:	e01b      	b.n	8002e70 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e38:	f7ff f8a2 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002e3c:	61f8      	str	r0, [r7, #28]
          break;
 8002e3e:	e017      	b.n	8002e70 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e40:	4b63      	ldr	r3, [pc, #396]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e4c:	d10d      	bne.n	8002e6a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002e4e:	4b61      	ldr	r3, [pc, #388]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e50:	61fb      	str	r3, [r7, #28]
          break;
 8002e52:	e00a      	b.n	8002e6a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e54:	4b5e      	ldr	r3, [pc, #376]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d105      	bne.n	8002e6e <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002e62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e66:	61fb      	str	r3, [r7, #28]
          break;
 8002e68:	e001      	b.n	8002e6e <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002e6a:	bf00      	nop
 8002e6c:	e281      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e6e:	bf00      	nop
        break;
 8002e70:	e27f      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002e72:	4b57      	ldr	r3, [pc, #348]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e7c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e84:	d010      	beq.n	8002ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002e86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e8a:	d802      	bhi.n	8002e92 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d007      	beq.n	8002ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002e90:	e026      	b.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e96:	d00b      	beq.n	8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002e98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e9c:	d012      	beq.n	8002ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002e9e:	e01f      	b.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ea0:	f7ff f904 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002ea4:	61f8      	str	r0, [r7, #28]
          break;
 8002ea6:	e01b      	b.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ea8:	f7ff f86a 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002eac:	61f8      	str	r0, [r7, #28]
          break;
 8002eae:	e017      	b.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002eb0:	4b47      	ldr	r3, [pc, #284]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ebc:	d10d      	bne.n	8002eda <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002ebe:	4b45      	ldr	r3, [pc, #276]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002ec0:	61fb      	str	r3, [r7, #28]
          break;
 8002ec2:	e00a      	b.n	8002eda <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ec4:	4b42      	ldr	r3, [pc, #264]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d105      	bne.n	8002ede <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002ed2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ed6:	61fb      	str	r3, [r7, #28]
          break;
 8002ed8:	e001      	b.n	8002ede <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002eda:	bf00      	nop
 8002edc:	e249      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002ede:	bf00      	nop
        break;
 8002ee0:	e247      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002ee2:	4b3b      	ldr	r3, [pc, #236]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002eec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef4:	d010      	beq.n	8002f18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002efa:	d802      	bhi.n	8002f02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d007      	beq.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002f00:	e026      	b.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002f02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f06:	d00b      	beq.n	8002f20 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002f08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f0c:	d012      	beq.n	8002f34 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002f0e:	e01f      	b.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002f10:	f7ff f8cc 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8002f14:	61f8      	str	r0, [r7, #28]
          break;
 8002f16:	e01b      	b.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f18:	f7ff f832 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002f1c:	61f8      	str	r0, [r7, #28]
          break;
 8002f1e:	e017      	b.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f20:	4b2b      	ldr	r3, [pc, #172]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f2c:	d10d      	bne.n	8002f4a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002f2e:	4b29      	ldr	r3, [pc, #164]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002f30:	61fb      	str	r3, [r7, #28]
          break;
 8002f32:	e00a      	b.n	8002f4a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f34:	4b26      	ldr	r3, [pc, #152]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d105      	bne.n	8002f4e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f46:	61fb      	str	r3, [r7, #28]
          break;
 8002f48:	e001      	b.n	8002f4e <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002f4a:	bf00      	nop
 8002f4c:	e211      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f4e:	bf00      	nop
        break;
 8002f50:	e20f      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002f52:	4b1f      	ldr	r3, [pc, #124]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f5c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f64:	d007      	beq.n	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002f66:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002f6a:	d000      	beq.n	8002f6e <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002f6c:	e02f      	b.n	8002fce <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f6e:	f7ff f807 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002f72:	61f8      	str	r0, [r7, #28]
          break;
 8002f74:	e02b      	b.n	8002fce <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002f76:	4b16      	ldr	r3, [pc, #88]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f82:	d123      	bne.n	8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002f84:	4b12      	ldr	r3, [pc, #72]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d01d      	beq.n	8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002f90:	4b0f      	ldr	r3, [pc, #60]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f9a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	fb02 f203 	mul.w	r2, r2, r3
 8002fa4:	4b0a      	ldr	r3, [pc, #40]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	3301      	adds	r3, #1
 8002fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002fb6:	4b06      	ldr	r3, [pc, #24]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	0e5b      	lsrs	r3, r3, #25
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fca:	61fb      	str	r3, [r7, #28]
          break;
 8002fcc:	bf00      	nop
        break;
 8002fce:	e1d0      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002fd8:	4bac      	ldr	r3, [pc, #688]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d103      	bne.n	8002ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002fea:	f7ff f875 	bl	80020d8 <HAL_RCC_GetPCLK2Freq>
 8002fee:	61f8      	str	r0, [r7, #28]
        break;
 8002ff0:	e1bf      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ff2:	f7fe ffc5 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8002ff6:	61f8      	str	r0, [r7, #28]
        break;
 8002ff8:	e1bb      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002ffa:	4ba4      	ldr	r3, [pc, #656]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002ffc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003000:	f003 0318 	and.w	r3, r3, #24
 8003004:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	2b08      	cmp	r3, #8
 800300a:	d028      	beq.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 800300c:	2b10      	cmp	r3, #16
 800300e:	d009      	beq.n	8003024 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d000      	beq.n	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8003014:	e030      	b.n	8003078 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003016:	69b9      	ldr	r1, [r7, #24]
 8003018:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800301c:	f000 fb92 	bl	8003744 <RCCEx_GetSAIxPeriphCLKFreq>
 8003020:	61f8      	str	r0, [r7, #28]
          break;
 8003022:	e029      	b.n	8003078 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003024:	4b99      	ldr	r3, [pc, #612]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b02      	cmp	r3, #2
 800302e:	d120      	bne.n	8003072 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003030:	4b96      	ldr	r3, [pc, #600]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 800303c:	4b93      	ldr	r3, [pc, #588]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	e005      	b.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8003048:	4b90      	ldr	r3, [pc, #576]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	4a8e      	ldr	r2, [pc, #568]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8003056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800305a:	61fb      	str	r3, [r7, #28]
          break;
 800305c:	e009      	b.n	8003072 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800305e:	4b8b      	ldr	r3, [pc, #556]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800306a:	d104      	bne.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 800306c:	4b89      	ldr	r3, [pc, #548]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800306e:	61fb      	str	r3, [r7, #28]
          break;
 8003070:	e001      	b.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8003072:	bf00      	nop
 8003074:	e17d      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003076:	bf00      	nop
        break;
 8003078:	e17b      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800307a:	4b84      	ldr	r3, [pc, #528]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800307c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003080:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003084:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800308c:	d009      	beq.n	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 800308e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003092:	d00a      	beq.n	80030aa <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8003094:	2b00      	cmp	r3, #0
 8003096:	d000      	beq.n	800309a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003098:	e011      	b.n	80030be <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800309a:	f7ff f807 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 800309e:	61f8      	str	r0, [r7, #28]
          break;
 80030a0:	e00d      	b.n	80030be <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 80030a2:	f7fe ff6d 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 80030a6:	61f8      	str	r0, [r7, #28]
          break;
 80030a8:	e009      	b.n	80030be <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030aa:	4b78      	ldr	r3, [pc, #480]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030b6:	d101      	bne.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 80030b8:	4b76      	ldr	r3, [pc, #472]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030ba:	61fb      	str	r3, [r7, #28]
          break;
 80030bc:	bf00      	nop
        break;
 80030be:	e158      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80030c0:	4b72      	ldr	r3, [pc, #456]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030ca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030d2:	d009      	beq.n	80030e8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80030d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d000      	beq.n	80030e0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 80030de:	e011      	b.n	8003104 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030e0:	f7fe ffe4 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 80030e4:	61f8      	str	r0, [r7, #28]
          break;
 80030e6:	e00d      	b.n	8003104 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 80030e8:	f7fe ff4a 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 80030ec:	61f8      	str	r0, [r7, #28]
          break;
 80030ee:	e009      	b.n	8003104 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030f0:	4b66      	ldr	r3, [pc, #408]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fc:	d101      	bne.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 80030fe:	4b65      	ldr	r3, [pc, #404]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003100:	61fb      	str	r3, [r7, #28]
          break;
 8003102:	bf00      	nop
        break;
 8003104:	e135      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003106:	4b61      	ldr	r3, [pc, #388]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800310c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003110:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003118:	d009      	beq.n	800312e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800311a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800311e:	d00a      	beq.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003120:	2b00      	cmp	r3, #0
 8003122:	d000      	beq.n	8003126 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003124:	e011      	b.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003126:	f7fe ffc1 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 800312a:	61f8      	str	r0, [r7, #28]
          break;
 800312c:	e00d      	b.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800312e:	f7fe ff27 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8003132:	61f8      	str	r0, [r7, #28]
          break;
 8003134:	e009      	b.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003136:	4b55      	ldr	r3, [pc, #340]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003142:	d101      	bne.n	8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003144:	4b53      	ldr	r3, [pc, #332]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003146:	61fb      	str	r3, [r7, #28]
          break;
 8003148:	bf00      	nop
        break;
 800314a:	e112      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800314c:	4b4f      	ldr	r3, [pc, #316]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800314e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d008      	beq.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800315e:	2b01      	cmp	r3, #1
 8003160:	d302      	bcc.n	8003168 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003162:	2b02      	cmp	r3, #2
 8003164:	d008      	beq.n	8003178 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8003166:	e011      	b.n	800318c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003168:	f7fe ffa0 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 800316c:	61f8      	str	r0, [r7, #28]
          break;
 800316e:	e00d      	b.n	800318c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003170:	f7fe ff06 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 8003174:	61f8      	str	r0, [r7, #28]
          break;
 8003176:	e009      	b.n	800318c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003178:	4b44      	ldr	r3, [pc, #272]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003184:	d101      	bne.n	800318a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 8003186:	4b43      	ldr	r3, [pc, #268]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003188:	61fb      	str	r3, [r7, #28]
          break;
 800318a:	bf00      	nop
        break;
 800318c:	e0f1      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800318e:	4b3f      	ldr	r3, [pc, #252]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003194:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003198:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031a0:	d010      	beq.n	80031c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80031a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031a6:	d802      	bhi.n	80031ae <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d007      	beq.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 80031ac:	e02f      	b.n	800320e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 80031ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031b2:	d012      	beq.n	80031da <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80031b4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80031b8:	d019      	beq.n	80031ee <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 80031ba:	e028      	b.n	800320e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031bc:	f7fe ff76 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 80031c0:	61f8      	str	r0, [r7, #28]
          break;
 80031c2:	e024      	b.n	800320e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80031c4:	4b31      	ldr	r3, [pc, #196]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d118      	bne.n	8003204 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 80031d2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80031d6:	61fb      	str	r3, [r7, #28]
          break;
 80031d8:	e014      	b.n	8003204 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80031da:	4b2c      	ldr	r3, [pc, #176]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e6:	d10f      	bne.n	8003208 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 80031e8:	4b2a      	ldr	r3, [pc, #168]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031ea:	61fb      	str	r3, [r7, #28]
          break;
 80031ec:	e00c      	b.n	8003208 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80031ee:	4b27      	ldr	r3, [pc, #156]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d107      	bne.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 80031fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003200:	61fb      	str	r3, [r7, #28]
          break;
 8003202:	e003      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003204:	bf00      	nop
 8003206:	e0b4      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003208:	bf00      	nop
 800320a:	e0b2      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800320c:	bf00      	nop
        break;
 800320e:	e0b0      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003210:	4b1e      	ldr	r3, [pc, #120]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800321a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003222:	d010      	beq.n	8003246 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003224:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003228:	d802      	bhi.n	8003230 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d007      	beq.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 800322e:	e036      	b.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003230:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003234:	d012      	beq.n	800325c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003236:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800323a:	d019      	beq.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 800323c:	e02f      	b.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800323e:	f7fe ff35 	bl	80020ac <HAL_RCC_GetPCLK1Freq>
 8003242:	61f8      	str	r0, [r7, #28]
          break;
 8003244:	e02b      	b.n	800329e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003246:	4b11      	ldr	r3, [pc, #68]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003248:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b02      	cmp	r3, #2
 8003252:	d118      	bne.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8003254:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003258:	61fb      	str	r3, [r7, #28]
          break;
 800325a:	e014      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003268:	d116      	bne.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 800326a:	4b0a      	ldr	r3, [pc, #40]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800326c:	61fb      	str	r3, [r7, #28]
          break;
 800326e:	e013      	b.n	8003298 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003270:	4b06      	ldr	r3, [pc, #24]	; (800328c <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b02      	cmp	r3, #2
 800327c:	d10e      	bne.n	800329c <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 800327e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003282:	61fb      	str	r3, [r7, #28]
          break;
 8003284:	e00a      	b.n	800329c <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 8003286:	bf00      	nop
 8003288:	e073      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 800328a:	bf00      	nop
 800328c:	40021000 	.word	0x40021000
 8003290:	08006d14 	.word	0x08006d14
 8003294:	00f42400 	.word	0x00f42400
          break;
 8003298:	bf00      	nop
 800329a:	e06a      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800329c:	bf00      	nop
        break;
 800329e:	e068      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80032a0:	4b36      	ldr	r3, [pc, #216]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032a6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80032aa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032b2:	d009      	beq.n	80032c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 80032b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032b8:	d023      	beq.n	8003302 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d000      	beq.n	80032c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 80032be:	e050      	b.n	8003362 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80032c0:	f7fe fe5e 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 80032c4:	61f8      	str	r0, [r7, #28]
          break;
 80032c6:	e04c      	b.n	8003362 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80032c8:	4b2c      	ldr	r3, [pc, #176]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d143      	bne.n	800335c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80032d4:	4b29      	ldr	r3, [pc, #164]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 80032e0:	4b26      	ldr	r3, [pc, #152]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	091b      	lsrs	r3, r3, #4
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	e005      	b.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80032ec:	4b23      	ldr	r3, [pc, #140]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	4a21      	ldr	r2, [pc, #132]	; (8003380 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 80032fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fe:	61fb      	str	r3, [r7, #28]
          break;
 8003300:	e02c      	b.n	800335c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003302:	4b1e      	ldr	r3, [pc, #120]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800330e:	d127      	bne.n	8003360 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003310:	4b1a      	ldr	r3, [pc, #104]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003318:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800331c:	d120      	bne.n	8003360 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800331e:	4b17      	ldr	r3, [pc, #92]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003328:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	fb02 f203 	mul.w	r2, r2, r3
 8003332:	4b12      	ldr	r3, [pc, #72]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	091b      	lsrs	r3, r3, #4
 8003338:	f003 030f 	and.w	r3, r3, #15
 800333c:	3301      	adds	r3, #1
 800333e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003342:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003344:	4b0d      	ldr	r3, [pc, #52]	; (800337c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	0d5b      	lsrs	r3, r3, #21
 800334a:	f003 0303 	and.w	r3, r3, #3
 800334e:	3301      	adds	r3, #1
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	fbb2 f3f3 	udiv	r3, r2, r3
 8003358:	61fb      	str	r3, [r7, #28]
          break;
 800335a:	e001      	b.n	8003360 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 800335c:	bf00      	nop
 800335e:	e008      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003360:	bf00      	nop
        break;
 8003362:	e006      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003364:	bf00      	nop
 8003366:	e004      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003368:	bf00      	nop
 800336a:	e002      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800336c:	bf00      	nop
 800336e:	e000      	b.n	8003372 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003370:	bf00      	nop
    }
  }

  return(frequency);
 8003372:	69fb      	ldr	r3, [r7, #28]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3720      	adds	r7, #32
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40021000 	.word	0x40021000
 8003380:	08006d14 	.word	0x08006d14

08003384 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003392:	4b70      	ldr	r3, [pc, #448]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00e      	beq.n	80033bc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800339e:	4b6d      	ldr	r3, [pc, #436]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f003 0203 	and.w	r2, r3, #3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d103      	bne.n	80033b6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
       ||
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d13f      	bne.n	8003436 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	73fb      	strb	r3, [r7, #15]
 80033ba:	e03c      	b.n	8003436 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d00c      	beq.n	80033de <RCCEx_PLLSAI1_Config+0x5a>
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d013      	beq.n	80033f0 <RCCEx_PLLSAI1_Config+0x6c>
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d120      	bne.n	800340e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033cc:	4b61      	ldr	r3, [pc, #388]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d11d      	bne.n	8003414 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033dc:	e01a      	b.n	8003414 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033de:	4b5d      	ldr	r3, [pc, #372]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d116      	bne.n	8003418 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ee:	e013      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033f0:	4b58      	ldr	r3, [pc, #352]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10f      	bne.n	800341c <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033fc:	4b55      	ldr	r3, [pc, #340]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d109      	bne.n	800341c <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800340c:	e006      	b.n	800341c <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
      break;
 8003412:	e004      	b.n	800341e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003414:	bf00      	nop
 8003416:	e002      	b.n	800341e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003418:	bf00      	nop
 800341a:	e000      	b.n	800341e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800341c:	bf00      	nop
    }

    if(status == HAL_OK)
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d108      	bne.n	8003436 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003424:	494b      	ldr	r1, [pc, #300]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003426:	4b4b      	ldr	r3, [pc, #300]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f023 0203 	bic.w	r2, r3, #3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	f040 8086 	bne.w	800354a <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800343e:	4a45      	ldr	r2, [pc, #276]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003440:	4b44      	ldr	r3, [pc, #272]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800344a:	f7fc fee9 	bl	8000220 <HAL_GetTick>
 800344e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003450:	e009      	b.n	8003466 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003452:	f7fc fee5 	bl	8000220 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d902      	bls.n	8003466 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	73fb      	strb	r3, [r7, #15]
        break;
 8003464:	e005      	b.n	8003472 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003466:	4b3b      	ldr	r3, [pc, #236]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1ef      	bne.n	8003452 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003472:	7bfb      	ldrb	r3, [r7, #15]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d168      	bne.n	800354a <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d113      	bne.n	80034a6 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800347e:	4835      	ldr	r0, [pc, #212]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003480:	4b34      	ldr	r3, [pc, #208]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003482:	691a      	ldr	r2, [r3, #16]
 8003484:	4b34      	ldr	r3, [pc, #208]	; (8003558 <RCCEx_PLLSAI1_Config+0x1d4>)
 8003486:	4013      	ands	r3, r2
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6892      	ldr	r2, [r2, #8]
 800348c:	0211      	lsls	r1, r2, #8
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	68d2      	ldr	r2, [r2, #12]
 8003492:	06d2      	lsls	r2, r2, #27
 8003494:	4311      	orrs	r1, r2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6852      	ldr	r2, [r2, #4]
 800349a:	3a01      	subs	r2, #1
 800349c:	0112      	lsls	r2, r2, #4
 800349e:	430a      	orrs	r2, r1
 80034a0:	4313      	orrs	r3, r2
 80034a2:	6103      	str	r3, [r0, #16]
 80034a4:	e02d      	b.n	8003502 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d115      	bne.n	80034d8 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034ac:	4829      	ldr	r0, [pc, #164]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034ae:	4b29      	ldr	r3, [pc, #164]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034b0:	691a      	ldr	r2, [r3, #16]
 80034b2:	4b2a      	ldr	r3, [pc, #168]	; (800355c <RCCEx_PLLSAI1_Config+0x1d8>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6892      	ldr	r2, [r2, #8]
 80034ba:	0211      	lsls	r1, r2, #8
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6912      	ldr	r2, [r2, #16]
 80034c0:	0852      	lsrs	r2, r2, #1
 80034c2:	3a01      	subs	r2, #1
 80034c4:	0552      	lsls	r2, r2, #21
 80034c6:	4311      	orrs	r1, r2
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6852      	ldr	r2, [r2, #4]
 80034cc:	3a01      	subs	r2, #1
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	430a      	orrs	r2, r1
 80034d2:	4313      	orrs	r3, r2
 80034d4:	6103      	str	r3, [r0, #16]
 80034d6:	e014      	b.n	8003502 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034d8:	481e      	ldr	r0, [pc, #120]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034da:	4b1e      	ldr	r3, [pc, #120]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034dc:	691a      	ldr	r2, [r3, #16]
 80034de:	4b20      	ldr	r3, [pc, #128]	; (8003560 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6892      	ldr	r2, [r2, #8]
 80034e6:	0211      	lsls	r1, r2, #8
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6952      	ldr	r2, [r2, #20]
 80034ec:	0852      	lsrs	r2, r2, #1
 80034ee:	3a01      	subs	r2, #1
 80034f0:	0652      	lsls	r2, r2, #25
 80034f2:	4311      	orrs	r1, r2
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6852      	ldr	r2, [r2, #4]
 80034f8:	3a01      	subs	r2, #1
 80034fa:	0112      	lsls	r2, r2, #4
 80034fc:	430a      	orrs	r2, r1
 80034fe:	4313      	orrs	r3, r2
 8003500:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003502:	4a14      	ldr	r2, [pc, #80]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003504:	4b13      	ldr	r3, [pc, #76]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800350c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800350e:	f7fc fe87 	bl	8000220 <HAL_GetTick>
 8003512:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003514:	e009      	b.n	800352a <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003516:	f7fc fe83 	bl	8000220 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d902      	bls.n	800352a <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	73fb      	strb	r3, [r7, #15]
          break;
 8003528:	e005      	b.n	8003536 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800352a:	4b0a      	ldr	r3, [pc, #40]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0ef      	beq.n	8003516 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800353c:	4905      	ldr	r1, [pc, #20]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 800353e:	4b05      	ldr	r3, [pc, #20]	; (8003554 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800354a:	7bfb      	ldrb	r3, [r7, #15]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40021000 	.word	0x40021000
 8003558:	07ff800f 	.word	0x07ff800f
 800355c:	ff9f800f 	.word	0xff9f800f
 8003560:	f9ff800f 	.word	0xf9ff800f

08003564 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800356e:	2300      	movs	r3, #0
 8003570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003572:	4b70      	ldr	r3, [pc, #448]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	f003 0303 	and.w	r3, r3, #3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00e      	beq.n	800359c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800357e:	4b6d      	ldr	r3, [pc, #436]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0203 	and.w	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	429a      	cmp	r2, r3
 800358c:	d103      	bne.n	8003596 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
       ||
 8003592:	2b00      	cmp	r3, #0
 8003594:	d13f      	bne.n	8003616 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	73fb      	strb	r3, [r7, #15]
 800359a:	e03c      	b.n	8003616 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d00c      	beq.n	80035be <RCCEx_PLLSAI2_Config+0x5a>
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d013      	beq.n	80035d0 <RCCEx_PLLSAI2_Config+0x6c>
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d120      	bne.n	80035ee <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035ac:	4b61      	ldr	r3, [pc, #388]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d11d      	bne.n	80035f4 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035bc:	e01a      	b.n	80035f4 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035be:	4b5d      	ldr	r3, [pc, #372]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d116      	bne.n	80035f8 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ce:	e013      	b.n	80035f8 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035d0:	4b58      	ldr	r3, [pc, #352]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10f      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035dc:	4b55      	ldr	r3, [pc, #340]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d109      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035ec:	e006      	b.n	80035fc <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	73fb      	strb	r3, [r7, #15]
      break;
 80035f2:	e004      	b.n	80035fe <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035f4:	bf00      	nop
 80035f6:	e002      	b.n	80035fe <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035f8:	bf00      	nop
 80035fa:	e000      	b.n	80035fe <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035fc:	bf00      	nop
    }

    if(status == HAL_OK)
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d108      	bne.n	8003616 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003604:	494b      	ldr	r1, [pc, #300]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003606:	4b4b      	ldr	r3, [pc, #300]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f023 0203 	bic.w	r2, r3, #3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4313      	orrs	r3, r2
 8003614:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f040 8086 	bne.w	800372a <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800361e:	4a45      	ldr	r2, [pc, #276]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003620:	4b44      	ldr	r3, [pc, #272]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003628:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800362a:	f7fc fdf9 	bl	8000220 <HAL_GetTick>
 800362e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003630:	e009      	b.n	8003646 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003632:	f7fc fdf5 	bl	8000220 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d902      	bls.n	8003646 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	73fb      	strb	r3, [r7, #15]
        break;
 8003644:	e005      	b.n	8003652 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003646:	4b3b      	ldr	r3, [pc, #236]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1ef      	bne.n	8003632 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d168      	bne.n	800372a <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d113      	bne.n	8003686 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800365e:	4835      	ldr	r0, [pc, #212]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003660:	4b34      	ldr	r3, [pc, #208]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003662:	695a      	ldr	r2, [r3, #20]
 8003664:	4b34      	ldr	r3, [pc, #208]	; (8003738 <RCCEx_PLLSAI2_Config+0x1d4>)
 8003666:	4013      	ands	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6892      	ldr	r2, [r2, #8]
 800366c:	0211      	lsls	r1, r2, #8
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	68d2      	ldr	r2, [r2, #12]
 8003672:	06d2      	lsls	r2, r2, #27
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6852      	ldr	r2, [r2, #4]
 800367a:	3a01      	subs	r2, #1
 800367c:	0112      	lsls	r2, r2, #4
 800367e:	430a      	orrs	r2, r1
 8003680:	4313      	orrs	r3, r2
 8003682:	6143      	str	r3, [r0, #20]
 8003684:	e02d      	b.n	80036e2 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d115      	bne.n	80036b8 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800368c:	4829      	ldr	r0, [pc, #164]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 800368e:	4b29      	ldr	r3, [pc, #164]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003690:	695a      	ldr	r2, [r3, #20]
 8003692:	4b2a      	ldr	r3, [pc, #168]	; (800373c <RCCEx_PLLSAI2_Config+0x1d8>)
 8003694:	4013      	ands	r3, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6892      	ldr	r2, [r2, #8]
 800369a:	0211      	lsls	r1, r2, #8
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6912      	ldr	r2, [r2, #16]
 80036a0:	0852      	lsrs	r2, r2, #1
 80036a2:	3a01      	subs	r2, #1
 80036a4:	0552      	lsls	r2, r2, #21
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6852      	ldr	r2, [r2, #4]
 80036ac:	3a01      	subs	r2, #1
 80036ae:	0112      	lsls	r2, r2, #4
 80036b0:	430a      	orrs	r2, r1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	6143      	str	r3, [r0, #20]
 80036b6:	e014      	b.n	80036e2 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036b8:	481e      	ldr	r0, [pc, #120]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036ba:	4b1e      	ldr	r3, [pc, #120]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036bc:	695a      	ldr	r2, [r3, #20]
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <RCCEx_PLLSAI2_Config+0x1dc>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6892      	ldr	r2, [r2, #8]
 80036c6:	0211      	lsls	r1, r2, #8
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6952      	ldr	r2, [r2, #20]
 80036cc:	0852      	lsrs	r2, r2, #1
 80036ce:	3a01      	subs	r2, #1
 80036d0:	0652      	lsls	r2, r2, #25
 80036d2:	4311      	orrs	r1, r2
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6852      	ldr	r2, [r2, #4]
 80036d8:	3a01      	subs	r2, #1
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	430a      	orrs	r2, r1
 80036de:	4313      	orrs	r3, r2
 80036e0:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036e2:	4a14      	ldr	r2, [pc, #80]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036e4:	4b13      	ldr	r3, [pc, #76]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ee:	f7fc fd97 	bl	8000220 <HAL_GetTick>
 80036f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036f4:	e009      	b.n	800370a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036f6:	f7fc fd93 	bl	8000220 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d902      	bls.n	800370a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	73fb      	strb	r3, [r7, #15]
          break;
 8003708:	e005      	b.n	8003716 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800370a:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0ef      	beq.n	80036f6 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003716:	7bfb      	ldrb	r3, [r7, #15]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d106      	bne.n	800372a <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800371c:	4905      	ldr	r1, [pc, #20]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 800371e:	4b05      	ldr	r3, [pc, #20]	; (8003734 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	4313      	orrs	r3, r2
 8003728:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800372a:	7bfb      	ldrb	r3, [r7, #15]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40021000 	.word	0x40021000
 8003738:	07ff800f 	.word	0x07ff800f
 800373c:	ff9f800f 	.word	0xff9f800f
 8003740:	f9ff800f 	.word	0xf9ff800f

08003744 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003744:	b480      	push	{r7}
 8003746:	b089      	sub	sp, #36	; 0x24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003752:	2300      	movs	r3, #0
 8003754:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003760:	d10c      	bne.n	800377c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003762:	4b7f      	ldr	r3, [pc, #508]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003764:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003768:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800376c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	2b60      	cmp	r3, #96	; 0x60
 8003772:	d114      	bne.n	800379e <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003774:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8003778:	61fb      	str	r3, [r7, #28]
 800377a:	e010      	b.n	800379e <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003782:	d10c      	bne.n	800379e <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003784:	4b76      	ldr	r3, [pc, #472]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003786:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800378a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800378e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003796:	d102      	bne.n	800379e <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003798:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800379c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f040 80d6 	bne.w	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b40      	cmp	r3, #64	; 0x40
 80037ae:	d003      	beq.n	80037b8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b6:	d13b      	bne.n	8003830 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80037b8:	4b69      	ldr	r3, [pc, #420]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037c4:	f040 80c4 	bne.w	8003950 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 80037c8:	4b65      	ldr	r3, [pc, #404]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 80bd 	beq.w	8003950 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80037d6:	4b62      	ldr	r3, [pc, #392]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	091b      	lsrs	r3, r3, #4
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	3301      	adds	r3, #1
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80037ea:	4b5d      	ldr	r3, [pc, #372]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	0a1b      	lsrs	r3, r3, #8
 80037f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037f4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80037f6:	4b5a      	ldr	r3, [pc, #360]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	0edb      	lsrs	r3, r3, #27
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10a      	bne.n	800381e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003808:	4b55      	ldr	r3, [pc, #340]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d002      	beq.n	800381a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003814:	2311      	movs	r3, #17
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	e001      	b.n	800381e <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800381a:	2307      	movs	r3, #7
 800381c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	fb02 f203 	mul.w	r2, r2, r3
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	fbb2 f3f3 	udiv	r3, r2, r3
 800382c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800382e:	e08f      	b.n	8003950 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d13a      	bne.n	80038ac <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003836:	4b4a      	ldr	r3, [pc, #296]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800383e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003842:	f040 8086 	bne.w	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 8003846:	4b46      	ldr	r3, [pc, #280]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d07f      	beq.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003852:	4b43      	ldr	r3, [pc, #268]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	091b      	lsrs	r3, r3, #4
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	3301      	adds	r3, #1
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	fbb2 f3f3 	udiv	r3, r2, r3
 8003864:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003866:	4b3e      	ldr	r3, [pc, #248]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003870:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8003872:	4b3b      	ldr	r3, [pc, #236]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	0edb      	lsrs	r3, r3, #27
 8003878:	f003 031f 	and.w	r3, r3, #31
 800387c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d10a      	bne.n	800389a <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003884:	4b36      	ldr	r3, [pc, #216]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 8003890:	2311      	movs	r3, #17
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	e001      	b.n	800389a <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 8003896:	2307      	movs	r3, #7
 8003898:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	fb02 f203 	mul.w	r2, r2, r3
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a8:	61fb      	str	r3, [r7, #28]
 80038aa:	e052      	b.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	2b80      	cmp	r3, #128	; 0x80
 80038b0:	d003      	beq.n	80038ba <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038b8:	d109      	bne.n	80038ce <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038ba:	4b29      	ldr	r3, [pc, #164]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038c6:	d144      	bne.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 80038c8:	4b26      	ldr	r3, [pc, #152]	; (8003964 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80038ca:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038cc:	e041      	b.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	d003      	beq.n	80038dc <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038da:	d13a      	bne.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80038dc:	4b20      	ldr	r3, [pc, #128]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038e8:	d133      	bne.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80038ea:	4b1d      	ldr	r3, [pc, #116]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d02d      	beq.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80038f6:	4b1a      	ldr	r3, [pc, #104]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	091b      	lsrs	r3, r3, #4
 80038fc:	f003 030f 	and.w	r3, r3, #15
 8003900:	3301      	adds	r3, #1
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	fbb2 f3f3 	udiv	r3, r2, r3
 8003908:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800390a:	4b15      	ldr	r3, [pc, #84]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	0a1b      	lsrs	r3, r3, #8
 8003910:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003914:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8003916:	4b12      	ldr	r3, [pc, #72]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	0edb      	lsrs	r3, r3, #27
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10a      	bne.n	800393e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003928:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d002      	beq.n	800393a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003934:	2311      	movs	r3, #17
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e001      	b.n	800393e <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800393a:	2307      	movs	r3, #7
 800393c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	fb02 f203 	mul.w	r2, r2, r3
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	61fb      	str	r3, [r7, #28]
 800394e:	e000      	b.n	8003952 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003950:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003952:	69fb      	ldr	r3, [r7, #28]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3724      	adds	r7, #36	; 0x24
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	40021000 	.word	0x40021000
 8003964:	00f42400 	.word	0x00f42400

08003968 <console_recv>:
} CONSOLE_CTL;
static CONSOLE_CTL console_ctl;

// R\[M
static uint8_t console_recv(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 800396e:	1cfb      	adds	r3, r7, #3
 8003970:	2201      	movs	r2, #1
 8003972:	4619      	mov	r1, r3
 8003974:	2000      	movs	r0, #0
 8003976:	f001 fd8b 	bl	8005490 <usart_recv>
 800397a:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 800397c:	78fb      	ldrb	r3, [r7, #3]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b086      	sub	sp, #24
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 8003992:	4b28      	ldr	r3, [pc, #160]	; (8003a34 <console_analysis+0xac>)
 8003994:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	2b09      	cmp	r3, #9
 800399a:	d044      	beq.n	8003a26 <console_analysis+0x9e>
 800399c:	2b0a      	cmp	r3, #10
 800399e:	d002      	beq.n	80039a6 <console_analysis+0x1e>
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d042      	beq.n	8003a2a <console_analysis+0xa2>
 80039a4:	e031      	b.n	8003a0a <console_analysis+0x82>
			break;
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	b2d1      	uxtb	r1, r2
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80039b6:	461a      	mov	r2, r3
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4413      	add	r3, r2
 80039bc:	2200      	movs	r2, #0
 80039be:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 80039c0:	2300      	movs	r3, #0
 80039c2:	75fb      	strb	r3, [r7, #23]
 80039c4:	e016      	b.n	80039f4 <console_analysis+0x6c>
				cmd_info = &(this->cmd_info[i]);
 80039c6:	7dfb      	ldrb	r3, [r7, #23]
 80039c8:	3311      	adds	r3, #17
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4413      	add	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1d5a      	adds	r2, r3, #5
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4619      	mov	r1, r3
 80039dc:	4610      	mov	r0, r2
 80039de:	f7fc fc0d 	bl	80001fc <strcmp>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d102      	bne.n	80039ee <console_analysis+0x66>
					cmd_info->func();
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 80039ee:	7dfb      	ldrb	r3, [r7, #23]
 80039f0:	3301      	adds	r3, #1
 80039f2:	75fb      	strb	r3, [r7, #23]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 80039fa:	7dfa      	ldrb	r2, [r7, #23]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d3e2      	bcc.n	80039c6 <console_analysis+0x3e>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003a08:	e010      	b.n	8003a2c <console_analysis+0xa4>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	b2d1      	uxtb	r1, r2
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4413      	add	r3, r2
 8003a20:	79fa      	ldrb	r2, [r7, #7]
 8003a22:	715a      	strb	r2, [r3, #5]
			break;
 8003a24:	e002      	b.n	8003a2c <console_analysis+0xa4>
			break;
 8003a26:	bf00      	nop
 8003a28:	e000      	b.n	8003a2c <console_analysis+0xa4>
			break;
 8003a2a:	bf00      	nop
	}
	
	return;
 8003a2c:	bf00      	nop
}
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	2004007c 	.word	0x2004007c

08003a38 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8003a42:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <console_main+0x4c>)
 8003a44:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d102      	bne.n	8003a56 <console_main+0x1e>
			console_str_send((uint8_t*)"command>");
 8003a50:	480d      	ldr	r0, [pc, #52]	; (8003a88 <console_main+0x50>)
 8003a52:	f000 f847 	bl	8003ae4 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 8003a56:	f7ff ff87 	bl	8003968 <console_recv>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8003a5e:	2300      	movs	r3, #0
 8003a60:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8003a62:	7b3b      	ldrb	r3, [r7, #12]
 8003a64:	2b0d      	cmp	r3, #13
 8003a66:	d101      	bne.n	8003a6c <console_main+0x34>
 8003a68:	230a      	movs	r3, #10
 8003a6a:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8003a6c:	f107 030c 	add.w	r3, r7, #12
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 f837 	bl	8003ae4 <console_str_send>
 8003a76:	4603      	mov	r3, r0
 8003a78:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8003a7a:	7b3b      	ldrb	r3, [r7, #12]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff ff83 	bl	8003988 <console_analysis>
		if (this->buf_idx == 0) {
 8003a82:	e7e0      	b.n	8003a46 <console_main+0xe>
 8003a84:	2004007c 	.word	0x2004007c
 8003a88:	08006784 	.word	0x08006784

08003a8c <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003a92:	4b11      	ldr	r3, [pc, #68]	; (8003ad8 <console_init+0x4c>)
 8003a94:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003a96:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f002 fe4c 	bl	800673a <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003aae:	2203      	movs	r2, #3
 8003ab0:	490a      	ldr	r1, [pc, #40]	; (8003adc <console_init+0x50>)
 8003ab2:	480b      	ldr	r0, [pc, #44]	; (8003ae0 <console_init+0x54>)
 8003ab4:	f002 fc94 	bl	80063e0 <kz_run>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003ac4:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f001 fbff 	bl	80052cc <usart_open>
 8003ace:	6038      	str	r0, [r7, #0]
	
	return;
 8003ad0:	bf00      	nop
}
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	2004007c 	.word	0x2004007c
 8003adc:	08006790 	.word	0x08006790
 8003ae0:	08003a39 	.word	0x08003a39

08003ae4 <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7fc fb8f 	bl	8000210 <strlen>
 8003af2:	4603      	mov	r3, r0
 8003af4:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	461a      	mov	r2, r3
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	2000      	movs	r0, #0
 8003afe:	f001 fc51 	bl	80053a4 <usart_send>
 8003b02:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	b2db      	uxtb	r3, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d102      	bne.n	8003b24 <console_set_command+0x14>
		return -1;
 8003b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b22:	e028      	b.n	8003b76 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003b24:	4b17      	ldr	r3, [pc, #92]	; (8003b84 <console_set_command+0x74>)
 8003b26:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b2e:	2b0f      	cmp	r3, #15
 8003b30:	d902      	bls.n	8003b38 <console_set_command+0x28>
		return -1;
 8003b32:	f04f 33ff 	mov.w	r3, #4294967295
 8003b36:	e01e      	b.n	8003b76 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b3e:	461a      	mov	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6819      	ldr	r1, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3211      	adds	r2, #17
 8003b48:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b52:	4618      	mov	r0, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	68f9      	ldr	r1, [r7, #12]
 8003b5a:	f100 0311 	add.w	r3, r0, #17
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	440b      	add	r3, r1
 8003b62:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	
	return 0;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2004007c 	.word	0x2004007c

08003b88 <sound_app_sta>:
	uint32_t     msg_type;
	void         *msg_data;
}SOUND_APP_MSG;

static void sound_app_sta(void *par)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
	
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <sound_app_stp>:

static void sound_app_stp(void *par)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
	
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <sound_app_main>:
	{{NULL,					ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int sound_app_main(int argc, char *argv[])
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003bba:	4b24      	ldr	r3, [pc, #144]	; (8003c4c <sound_app_main+0x9c>)
 8003bbc:	61fb      	str	r3, [r7, #28]
	SOUND_APP_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	7a1b      	ldrb	r3, [r3, #8]
 8003bc2:	f107 0218 	add.w	r2, r7, #24
 8003bc6:	f107 010c 	add.w	r1, r7, #12
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f002 fc93 	bl	80064f6 <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(SOUND_APP_MSG));
 8003bd0:	69b9      	ldr	r1, [r7, #24]
 8003bd2:	f107 0310 	add.w	r3, r7, #16
 8003bd6:	2208      	movs	r2, #8
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f002 fda3 	bl	8006724 <memcpy>
		
		// 
		kz_kmfree(msg);
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f002 fc5f 	bl	80064a4 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4918      	ldr	r1, [pc, #96]	; (8003c50 <sound_app_main+0xa0>)
 8003bf0:	0052      	lsls	r2, r2, #1
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00d      	beq.n	8003c18 <sound_app_main+0x68>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4912      	ldr	r1, [pc, #72]	; (8003c50 <sound_app_main+0xa0>)
 8003c06:	0052      	lsls	r2, r2, #1
 8003c08:	4413      	add	r3, r2
 8003c0a:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8003c0e:	f107 0210 	add.w	r2, r7, #16
 8003c12:	3204      	adds	r2, #4
 8003c14:	4610      	mov	r0, r2
 8003c16:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	490b      	ldr	r1, [pc, #44]	; (8003c50 <sound_app_main+0xa0>)
 8003c22:	0052      	lsls	r2, r2, #1
 8003c24:	4413      	add	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	440b      	add	r3, r1
 8003c2a:	791b      	ldrb	r3, [r3, #4]
 8003c2c:	2b03      	cmp	r3, #3
 8003c2e:	d0c6      	beq.n	8003bbe <sound_app_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4905      	ldr	r1, [pc, #20]	; (8003c50 <sound_app_main+0xa0>)
 8003c3a:	0052      	lsls	r2, r2, #1
 8003c3c:	4413      	add	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	440b      	add	r3, r1
 8003c42:	791b      	ldrb	r3, [r3, #4]
 8003c44:	461a      	mov	r2, r3
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	601a      	str	r2, [r3, #0]
	while(1){
 8003c4a:	e7b8      	b.n	8003bbe <sound_app_main+0xe>
 8003c4c:	20040188 	.word	0x20040188
 8003c50:	080068ac 	.word	0x080068ac

08003c54 <sound_app_init>:
	return 0;
}

// 
void sound_app_init(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af02      	add	r7, sp, #8
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003c5a:	4b12      	ldr	r3, [pc, #72]	; (8003ca4 <sound_app_init+0x50>)
 8003c5c:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(SOUND_APP_CTL));
 8003c5e:	4a12      	ldr	r2, [pc, #72]	; (8003ca8 <sound_app_init+0x54>)
 8003c60:	2100      	movs	r1, #0
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f002 fd69 	bl	800673a <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	721a      	strb	r2, [r3, #8]
	
	// 
	ret = pcm3060_open(SAMPLING_FREQUENCY, SOUND_DATA_WIDTH);
 8003c6e:	2110      	movs	r1, #16
 8003c70:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8003c74:	f000 fc28 	bl	80044c8 <pcm3060_open>
 8003c78:	6038      	str	r0, [r7, #0]
	
	// 
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	9301      	str	r3, [sp, #4]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c86:	220a      	movs	r2, #10
 8003c88:	4908      	ldr	r1, [pc, #32]	; (8003cac <sound_app_init+0x58>)
 8003c8a:	4809      	ldr	r0, [pc, #36]	; (8003cb0 <sound_app_init+0x5c>)
 8003c8c:	f002 fba8 	bl	80063e0 <kz_run>
 8003c90:	4602      	mov	r2, r0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	605a      	str	r2, [r3, #4]
	
	// 
	this->state = ST_IDLE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]
	
	return;
 8003c9c:	bf00      	nop
}
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	20040188 	.word	0x20040188
 8003ca8:	0003e80c 	.word	0x0003e80c
 8003cac:	08006798 	.word	0x08006798
 8003cb0:	08003bb1 	.word	0x08003bb1

08003cb4 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
	while(1) {} ;
 8003cb8:	e7fe      	b.n	8003cb8 <Error_Handler+0x4>
	...

08003cbc <periferal_clock_init>:
}

// 
// 
void periferal_clock_init(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b0b8      	sub	sp, #224	; 0xe0
 8003cc0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cc2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cc6:	2294      	movs	r2, #148	; 0x94
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f002 fd35 	bl	800673a <memset>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003cd0:	2340      	movs	r3, #64	; 0x40
 8003cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fe fa10 	bl	8002104 <HAL_RCCEx_PeriphCLKConfig>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <periferal_clock_init+0x32>
	{
		Error_Handler();
 8003cea:	f7ff ffe3 	bl	8003cb4 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003cee:	2380      	movs	r3, #128	; 0x80
 8003cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fe fa01 	bl	8002104 <HAL_RCCEx_PeriphCLKConfig>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <periferal_clock_init+0x50>
	{
		Error_Handler();
 8003d08:	f7ff ffd4 	bl	8003cb4 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8003d0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d10:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003d12:	2300      	movs	r3, #0
 8003d14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8003d20:	230c      	movs	r3, #12
 8003d22:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003d24:	2302      	movs	r3, #2
 8003d26:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003d30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d34:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d36:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe f9e2 	bl	8002104 <HAL_RCCEx_PeriphCLKConfig>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <periferal_clock_init+0x8e>
	{
		Error_Handler();
 8003d46:	f7ff ffb5 	bl	8003cb4 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8003d4a:	4a75      	ldr	r2, [pc, #468]	; (8003f20 <periferal_clock_init+0x264>)
 8003d4c:	4b74      	ldr	r3, [pc, #464]	; (8003f20 <periferal_clock_init+0x264>)
 8003d4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d54:	6613      	str	r3, [r2, #96]	; 0x60
 8003d56:	4b72      	ldr	r3, [pc, #456]	; (8003f20 <periferal_clock_init+0x264>)
 8003d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003d62:	4a6f      	ldr	r2, [pc, #444]	; (8003f20 <periferal_clock_init+0x264>)
 8003d64:	4b6e      	ldr	r3, [pc, #440]	; (8003f20 <periferal_clock_init+0x264>)
 8003d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d6c:	6593      	str	r3, [r2, #88]	; 0x58
 8003d6e:	4b6c      	ldr	r3, [pc, #432]	; (8003f20 <periferal_clock_init+0x264>)
 8003d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d76:	647b      	str	r3, [r7, #68]	; 0x44
 8003d78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003d7a:	4a69      	ldr	r2, [pc, #420]	; (8003f20 <periferal_clock_init+0x264>)
 8003d7c:	4b68      	ldr	r3, [pc, #416]	; (8003f20 <periferal_clock_init+0x264>)
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d84:	6593      	str	r3, [r2, #88]	; 0x58
 8003d86:	4b66      	ldr	r3, [pc, #408]	; (8003f20 <periferal_clock_init+0x264>)
 8003d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d8e:	643b      	str	r3, [r7, #64]	; 0x40
 8003d90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003d92:	4a63      	ldr	r2, [pc, #396]	; (8003f20 <periferal_clock_init+0x264>)
 8003d94:	4b62      	ldr	r3, [pc, #392]	; (8003f20 <periferal_clock_init+0x264>)
 8003d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d9c:	6593      	str	r3, [r2, #88]	; 0x58
 8003d9e:	4b60      	ldr	r3, [pc, #384]	; (8003f20 <periferal_clock_init+0x264>)
 8003da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003da6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8003daa:	4a5d      	ldr	r2, [pc, #372]	; (8003f20 <periferal_clock_init+0x264>)
 8003dac:	4b5c      	ldr	r3, [pc, #368]	; (8003f20 <periferal_clock_init+0x264>)
 8003dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003db4:	6593      	str	r3, [r2, #88]	; 0x58
 8003db6:	4b5a      	ldr	r3, [pc, #360]	; (8003f20 <periferal_clock_init+0x264>)
 8003db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8003dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8003dc2:	4a57      	ldr	r2, [pc, #348]	; (8003f20 <periferal_clock_init+0x264>)
 8003dc4:	4b56      	ldr	r3, [pc, #344]	; (8003f20 <periferal_clock_init+0x264>)
 8003dc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003dcc:	6613      	str	r3, [r2, #96]	; 0x60
 8003dce:	4b54      	ldr	r3, [pc, #336]	; (8003f20 <periferal_clock_init+0x264>)
 8003dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dd6:	637b      	str	r3, [r7, #52]	; 0x34
 8003dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8003dda:	4a51      	ldr	r2, [pc, #324]	; (8003f20 <periferal_clock_init+0x264>)
 8003ddc:	4b50      	ldr	r3, [pc, #320]	; (8003f20 <periferal_clock_init+0x264>)
 8003dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de0:	f043 0301 	orr.w	r3, r3, #1
 8003de4:	6593      	str	r3, [r2, #88]	; 0x58
 8003de6:	4b4e      	ldr	r3, [pc, #312]	; (8003f20 <periferal_clock_init+0x264>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	633b      	str	r3, [r7, #48]	; 0x30
 8003df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8003df2:	4a4b      	ldr	r2, [pc, #300]	; (8003f20 <periferal_clock_init+0x264>)
 8003df4:	4b4a      	ldr	r3, [pc, #296]	; (8003f20 <periferal_clock_init+0x264>)
 8003df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df8:	f043 0302 	orr.w	r3, r3, #2
 8003dfc:	6593      	str	r3, [r2, #88]	; 0x58
 8003dfe:	4b48      	ldr	r3, [pc, #288]	; (8003f20 <periferal_clock_init+0x264>)
 8003e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8003e0a:	4a45      	ldr	r2, [pc, #276]	; (8003f20 <periferal_clock_init+0x264>)
 8003e0c:	4b44      	ldr	r3, [pc, #272]	; (8003f20 <periferal_clock_init+0x264>)
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	f043 0304 	orr.w	r3, r3, #4
 8003e14:	6593      	str	r3, [r2, #88]	; 0x58
 8003e16:	4b42      	ldr	r3, [pc, #264]	; (8003f20 <periferal_clock_init+0x264>)
 8003e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8003e22:	4a3f      	ldr	r2, [pc, #252]	; (8003f20 <periferal_clock_init+0x264>)
 8003e24:	4b3e      	ldr	r3, [pc, #248]	; (8003f20 <periferal_clock_init+0x264>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e28:	f043 0308 	orr.w	r3, r3, #8
 8003e2c:	6593      	str	r3, [r2, #88]	; 0x58
 8003e2e:	4b3c      	ldr	r3, [pc, #240]	; (8003f20 <periferal_clock_init+0x264>)
 8003e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8003e3a:	4a39      	ldr	r2, [pc, #228]	; (8003f20 <periferal_clock_init+0x264>)
 8003e3c:	4b38      	ldr	r3, [pc, #224]	; (8003f20 <periferal_clock_init+0x264>)
 8003e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e44:	6613      	str	r3, [r2, #96]	; 0x60
 8003e46:	4b36      	ldr	r3, [pc, #216]	; (8003f20 <periferal_clock_init+0x264>)
 8003e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e4e:	623b      	str	r3, [r7, #32]
 8003e50:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8003e52:	4a33      	ldr	r2, [pc, #204]	; (8003f20 <periferal_clock_init+0x264>)
 8003e54:	4b32      	ldr	r3, [pc, #200]	; (8003f20 <periferal_clock_init+0x264>)
 8003e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e5c:	6613      	str	r3, [r2, #96]	; 0x60
 8003e5e:	4b30      	ldr	r3, [pc, #192]	; (8003f20 <periferal_clock_init+0x264>)
 8003e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e66:	61fb      	str	r3, [r7, #28]
 8003e68:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8003e6a:	4a2d      	ldr	r2, [pc, #180]	; (8003f20 <periferal_clock_init+0x264>)
 8003e6c:	4b2c      	ldr	r3, [pc, #176]	; (8003f20 <periferal_clock_init+0x264>)
 8003e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e74:	6613      	str	r3, [r2, #96]	; 0x60
 8003e76:	4b2a      	ldr	r3, [pc, #168]	; (8003f20 <periferal_clock_init+0x264>)
 8003e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e7e:	61bb      	str	r3, [r7, #24]
 8003e80:	69bb      	ldr	r3, [r7, #24]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8003e82:	4a27      	ldr	r2, [pc, #156]	; (8003f20 <periferal_clock_init+0x264>)
 8003e84:	4b26      	ldr	r3, [pc, #152]	; (8003f20 <periferal_clock_init+0x264>)
 8003e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e8c:	6593      	str	r3, [r2, #88]	; 0x58
 8003e8e:	4b24      	ldr	r3, [pc, #144]	; (8003f20 <periferal_clock_init+0x264>)
 8003e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e96:	617b      	str	r3, [r7, #20]
 8003e98:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003e9a:	4a21      	ldr	r2, [pc, #132]	; (8003f20 <periferal_clock_init+0x264>)
 8003e9c:	4b20      	ldr	r3, [pc, #128]	; (8003f20 <periferal_clock_init+0x264>)
 8003e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ea6:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <periferal_clock_init+0x264>)
 8003ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	613b      	str	r3, [r7, #16]
 8003eb0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003eb2:	4a1b      	ldr	r2, [pc, #108]	; (8003f20 <periferal_clock_init+0x264>)
 8003eb4:	4b1a      	ldr	r3, [pc, #104]	; (8003f20 <periferal_clock_init+0x264>)
 8003eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb8:	f043 0302 	orr.w	r3, r3, #2
 8003ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ebe:	4b18      	ldr	r3, [pc, #96]	; (8003f20 <periferal_clock_init+0x264>)
 8003ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003eca:	4a15      	ldr	r2, [pc, #84]	; (8003f20 <periferal_clock_init+0x264>)
 8003ecc:	4b14      	ldr	r3, [pc, #80]	; (8003f20 <periferal_clock_init+0x264>)
 8003ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed0:	f043 0304 	orr.w	r3, r3, #4
 8003ed4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ed6:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <periferal_clock_init+0x264>)
 8003ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eda:	f003 0304 	and.w	r3, r3, #4
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8003ee2:	4a0f      	ldr	r2, [pc, #60]	; (8003f20 <periferal_clock_init+0x264>)
 8003ee4:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <periferal_clock_init+0x264>)
 8003ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003eee:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <periferal_clock_init+0x264>)
 8003ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef6:	607b      	str	r3, [r7, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003efa:	4a09      	ldr	r2, [pc, #36]	; (8003f20 <periferal_clock_init+0x264>)
 8003efc:	4b08      	ldr	r3, [pc, #32]	; (8003f20 <periferal_clock_init+0x264>)
 8003efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f00:	f043 0310 	orr.w	r3, r3, #16
 8003f04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f06:	4b06      	ldr	r3, [pc, #24]	; (8003f20 <periferal_clock_init+0x264>)
 8003f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0a:	f003 0310 	and.w	r3, r3, #16
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	683b      	ldr	r3, [r7, #0]
	HAL_PWREx_EnableVddIO2();
 8003f12:	f7fe f825 	bl	8001f60 <HAL_PWREx_EnableVddIO2>
 8003f16:	bf00      	nop
 8003f18:	37e0      	adds	r7, #224	; 0xe0
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000

08003f24 <bt_dev_msg_connected>:
	TIM_MODE_INPUT_CAPTURE,
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8003f2c:	4803      	ldr	r0, [pc, #12]	; (8003f3c <bt_dev_msg_connected+0x18>)
 8003f2e:	f7ff fdd9 	bl	8003ae4 <console_str_send>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	080067a8 	.word	0x080067a8

08003f40 <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 8003f48:	4b06      	ldr	r3, [pc, #24]	; (8003f64 <bt_dev_msg_unconnected+0x24>)
 8003f4a:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8003f4c:	4806      	ldr	r0, [pc, #24]	; (8003f68 <bt_dev_msg_unconnected+0x28>)
 8003f4e:	f7ff fdc9 	bl	8003ae4 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	2007e994 	.word	0x2007e994
 8003f68:	080067c8 	.word	0x080067c8

08003f6c <send_data>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8003f78:	78fb      	ldrb	r3, [r7, #3]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	2001      	movs	r0, #1
 8003f80:	f001 fa10 	bl	80053a4 <usart_send>
 8003f84:	60f8      	str	r0, [r7, #12]
	
	return ret;
 8003f86:	68fb      	ldr	r3, [r7, #12]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8003f9c:	4b06      	ldr	r3, [pc, #24]	; (8003fb8 <cmd_check+0x28>)
 8003f9e:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	68f9      	ldr	r1, [r7, #12]
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	f001 f9fd 	bl	80053a4 <usart_send>
 8003faa:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003fac:	68bb      	ldr	r3, [r7, #8]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	080067ec 	.word	0x080067ec

08003fbc <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8003fc8:	4b06      	ldr	r3, [pc, #24]	; (8003fe4 <cmd_version+0x28>)
 8003fca:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8003fcc:	220a      	movs	r2, #10
 8003fce:	68f9      	ldr	r1, [r7, #12]
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	f001 f9e7 	bl	80053a4 <usart_send>
 8003fd6:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003fd8:	68bb      	ldr	r3, [r7, #8]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	080067f0 	.word	0x080067f0

08003fe8 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <cmd_name+0x3c>)
 8003ff6:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8003ff8:	2207      	movs	r2, #7
 8003ffa:	68b9      	ldr	r1, [r7, #8]
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	f001 f9d1 	bl	80053a4 <usart_send>
 8004002:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800400a:	d006      	beq.n	800401a <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	461a      	mov	r2, r3
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	2001      	movs	r0, #1
 8004014:	f001 f9c6 	bl	80053a4 <usart_send>
 8004018:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 800401a:	68fb      	ldr	r3, [r7, #12]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	080067fc 	.word	0x080067fc

08004028 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	460b      	mov	r3, r1
 8004032:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+BAUD";
 8004034:	4b14      	ldr	r3, [pc, #80]	; (8004088 <cmd_baudrate+0x60>)
 8004036:	60bb      	str	r3, [r7, #8]
	
	// sizi1
	if (size != 1) {
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d002      	beq.n	8004044 <cmd_baudrate+0x1c>
		return -1;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
 8004042:	e01c      	b.n	800407e <cmd_baudrate+0x56>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	2b08      	cmp	r3, #8
 800404a:	d803      	bhi.n	8004054 <cmd_baudrate+0x2c>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d102      	bne.n	800405a <cmd_baudrate+0x32>
		return -1;
 8004054:	f04f 33ff 	mov.w	r3, #4294967295
 8004058:	e011      	b.n	800407e <cmd_baudrate+0x56>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 800405a:	2207      	movs	r2, #7
 800405c:	68b9      	ldr	r1, [r7, #8]
 800405e:	2001      	movs	r0, #1
 8004060:	f001 f9a0 	bl	80053a4 <usart_send>
 8004064:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406c:	d006      	beq.n	800407c <cmd_baudrate+0x54>
		ret = usart_send(BT_USART_CH, data, size);
 800406e:	78fb      	ldrb	r3, [r7, #3]
 8004070:	461a      	mov	r2, r3
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	2001      	movs	r0, #1
 8004076:	f001 f995 	bl	80053a4 <usart_send>
 800407a:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 800407c:	68fb      	ldr	r3, [r7, #12]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	08006804 	.word	0x08006804

0800408c <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8004098:	4b0e      	ldr	r3, [pc, #56]	; (80040d4 <cmd_pin+0x48>)
 800409a:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 800409c:	78fb      	ldrb	r3, [r7, #3]
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d002      	beq.n	80040a8 <cmd_pin+0x1c>
		return -1;
 80040a2:	f04f 33ff 	mov.w	r3, #4294967295
 80040a6:	e011      	b.n	80040cc <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 80040a8:	2206      	movs	r2, #6
 80040aa:	68b9      	ldr	r1, [r7, #8]
 80040ac:	2001      	movs	r0, #1
 80040ae:	f001 f979 	bl	80053a4 <usart_send>
 80040b2:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ba:	d006      	beq.n	80040ca <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 80040bc:	78fb      	ldrb	r3, [r7, #3]
 80040be:	461a      	mov	r2, r3
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	2001      	movs	r0, #1
 80040c4:	f001 f96e 	bl	80053a4 <usart_send>
 80040c8:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80040ca:	68fb      	ldr	r3, [r7, #12]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	0800680c 	.word	0x0800680c

080040d8 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 80040e4:	4b0e      	ldr	r3, [pc, #56]	; (8004120 <bt_dev_msg_send+0x48>)
 80040e6:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	461a      	mov	r2, r3
 80040ee:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <bt_dev_msg_send+0x4c>)
 80040f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	6850      	ldr	r0, [r2, #4]
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	7a12      	ldrb	r2, [r2, #8]
 80040fc:	4611      	mov	r1, r2
 80040fe:	4798      	blx	r3
 8004100:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004108:	4807      	ldr	r0, [pc, #28]	; (8004128 <bt_dev_msg_send+0x50>)
 800410a:	f7ff fceb 	bl	8003ae4 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 8004116:	bf00      	nop
 8004118:	3718      	adds	r7, #24
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	2007e994 	.word	0x2007e994
 8004124:	20040000 	.word	0x20040000
 8004128:	08006814 	.word	0x08006814

0800412c <bt_dev_cmd_connect_check>:
}

// 
// 
static void bt_dev_cmd_connect_check(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8004132:	2301      	movs	r3, #1
 8004134:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_CHECK, &dmy_data, dmy_size);
 8004136:	79fa      	ldrb	r2, [r7, #7]
 8004138:	1dbb      	adds	r3, r7, #6
 800413a:	4619      	mov	r1, r3
 800413c:	2001      	movs	r0, #1
 800413e:	f000 f929 	bl	8004394 <bt_dev_send>
}
 8004142:	bf00      	nop
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <bt_dev_cmd_version>:

// 
static void bt_dev_cmd_version(void)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 8004150:	2301      	movs	r3, #1
 8004152:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_VERSION, &dmy_data, dmy_size);
 8004154:	79fa      	ldrb	r2, [r7, #7]
 8004156:	1dbb      	adds	r3, r7, #6
 8004158:	4619      	mov	r1, r3
 800415a:	2002      	movs	r0, #2
 800415c:	f000 f91a 	bl	8004394 <bt_dev_send>
}
 8004160:	bf00      	nop
 8004162:	3708      	adds	r7, #8
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <bt_dev_cmd_name>:

// 
static void bt_dev_cmd_name(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
	uint8_t *name = "mito";
 800416e:	4b07      	ldr	r3, [pc, #28]	; (800418c <bt_dev_cmd_name+0x24>)
 8004170:	607b      	str	r3, [r7, #4]
	uint8_t size = 4;
 8004172:	2304      	movs	r3, #4
 8004174:	70fb      	strb	r3, [r7, #3]
	// 
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 8004176:	78fb      	ldrb	r3, [r7, #3]
 8004178:	461a      	mov	r2, r3
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	2003      	movs	r0, #3
 800417e:	f000 f909 	bl	8004394 <bt_dev_send>
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	08006824 	.word	0x08006824

08004190 <bt_dev_input_capture_callback>:

// 
static void bt_dev_input_capture_callback(TIM_CH ch, void *par, uint32_t cnt)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
 800419c:	73fb      	strb	r3, [r7, #15]
	BT_CTL *this = (BT_CTL*)par;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	617b      	str	r3, [r7, #20]
	
	// cnt
	
}
 80041a2:	bf00      	nop
 80041a4:	371c      	adds	r7, #28
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
	...

080041b0 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b086      	sub	sp, #24
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80041ba:	4b1d      	ldr	r3, [pc, #116]	; (8004230 <bt_dev_rcv_main+0x80>)
 80041bc:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 80041be:	f107 030f 	add.w	r3, r7, #15
 80041c2:	2201      	movs	r2, #1
 80041c4:	4619      	mov	r1, r3
 80041c6:	2001      	movs	r0, #1
 80041c8:	f001 f962 	bl	8005490 <usart_recv>
 80041cc:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d125      	bne.n	8004222 <bt_dev_rcv_main+0x72>
			// 
			this->rcv_buf.data[this->rcv_buf.size++] = data;;
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 80041dc:	1c5a      	adds	r2, r3, #1
 80041de:	b2d1      	uxtb	r1, r2
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	f882 1211 	strb.w	r1, [r2, #529]	; 0x211
 80041e6:	4619      	mov	r1, r3
 80041e8:	7bfa      	ldrb	r2, [r7, #15]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	440b      	add	r3, r1
 80041ee:	745a      	strb	r2, [r3, #17]
			// 
			if ((this->callback_notice_size <= this->rcv_buf.size) && (this->callback != NULL)) {
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d8de      	bhi.n	80041be <bt_dev_rcv_main+0xe>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0d9      	beq.n	80041be <bt_dev_rcv_main+0xe>
				// 
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	f102 0011 	add.w	r0, r2, #17
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 800421c:	4611      	mov	r1, r2
 800421e:	4798      	blx	r3
 8004220:	e7cd      	b.n	80041be <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 8004222:	f107 030f 	add.w	r3, r7, #15
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff fc5c 	bl	8003ae4 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 800422c:	e7c7      	b.n	80041be <bt_dev_rcv_main+0xe>
 800422e:	bf00      	nop
 8004230:	2007e994 	.word	0x2007e994

08004234 <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08a      	sub	sp, #40	; 0x28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 800423e:	4b28      	ldr	r3, [pc, #160]	; (80042e0 <bt_dev_sts_main+0xac>)
 8004240:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8004242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004244:	7c1b      	ldrb	r3, [r3, #16]
 8004246:	f107 0220 	add.w	r2, r7, #32
 800424a:	f107 010c 	add.w	r1, r7, #12
 800424e:	4618      	mov	r0, r3
 8004250:	f002 f951 	bl	80064f6 <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 8004254:	6a39      	ldr	r1, [r7, #32]
 8004256:	f107 0310 	add.w	r3, r7, #16
 800425a:	2210      	movs	r2, #16
 800425c:	4618      	mov	r0, r3
 800425e:	f002 fa61 	bl	8006724 <memcpy>
		
		// 
		kz_kmfree(msg);
 8004262:	6a3b      	ldr	r3, [r7, #32]
 8004264:	4618      	mov	r0, r3
 8004266:	f002 f91d 	bl	80064a4 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	6a3b      	ldr	r3, [r7, #32]
 8004270:	6819      	ldr	r1, [r3, #0]
 8004272:	481c      	ldr	r0, [pc, #112]	; (80042e4 <bt_dev_sts_main+0xb0>)
 8004274:	4613      	mov	r3, r2
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4413      	add	r3, r2
 800427a:	440b      	add	r3, r1
 800427c:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00f      	beq.n	80042a4 <bt_dev_sts_main+0x70>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 8004284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	6819      	ldr	r1, [r3, #0]
 800428c:	4815      	ldr	r0, [pc, #84]	; (80042e4 <bt_dev_sts_main+0xb0>)
 800428e:	4613      	mov	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	4413      	add	r3, r2
 8004294:	440b      	add	r3, r1
 8004296:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 800429a:	f107 0210 	add.w	r2, r7, #16
 800429e:	3204      	adds	r2, #4
 80042a0:	4610      	mov	r0, r2
 80042a2:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	6819      	ldr	r1, [r3, #0]
 80042ac:	480d      	ldr	r0, [pc, #52]	; (80042e4 <bt_dev_sts_main+0xb0>)
 80042ae:	4613      	mov	r3, r2
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	4413      	add	r3, r2
 80042b4:	440b      	add	r3, r1
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	4403      	add	r3, r0
 80042ba:	791b      	ldrb	r3, [r3, #4]
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d0c0      	beq.n	8004242 <bt_dev_sts_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 80042c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	6819      	ldr	r1, [r3, #0]
 80042c8:	4806      	ldr	r0, [pc, #24]	; (80042e4 <bt_dev_sts_main+0xb0>)
 80042ca:	4613      	mov	r3, r2
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	4413      	add	r3, r2
 80042d0:	440b      	add	r3, r1
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4403      	add	r3, r0
 80042d6:	791b      	ldrb	r3, [r3, #4]
 80042d8:	461a      	mov	r2, r3
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 80042de:	e7b0      	b.n	8004242 <bt_dev_sts_main+0xe>
 80042e0:	2007e994 	.word	0x2007e994
 80042e4:	080068f0 	.word	0x080068f0

080042e8 <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 80042ee:	4b22      	ldr	r3, [pc, #136]	; (8004378 <bt_dev_init+0x90>)
 80042f0:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// usart
	ret = usart_open(BT_USART_CH, BT_BAUDRATE);
 80042f2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80042f6:	2001      	movs	r0, #1
 80042f8:	f000 ffe8 	bl	80052cc <usart_open>
 80042fc:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <bt_dev_init+0x22>
		return -1;
 8004304:	f04f 33ff 	mov.w	r3, #4294967295
 8004308:	e031      	b.n	800436e <bt_dev_init+0x86>
	}
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 800430a:	f240 421c 	movw	r2, #1052	; 0x41c
 800430e:	2100      	movs	r1, #0
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f002 fa12 	bl	800673a <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	741a      	strb	r2, [r3, #16]
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 800431c:	2300      	movs	r3, #0
 800431e:	9301      	str	r3, [sp, #4]
 8004320:	2300      	movs	r3, #0
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004328:	2208      	movs	r2, #8
 800432a:	4914      	ldr	r1, [pc, #80]	; (800437c <bt_dev_init+0x94>)
 800432c:	4814      	ldr	r0, [pc, #80]	; (8004380 <bt_dev_init+0x98>)
 800432e:	f002 f857 	bl	80063e0 <kz_run>
 8004332:	4602      	mov	r2, r0
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	605a      	str	r2, [r3, #4]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8004338:	2300      	movs	r3, #0
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	2300      	movs	r3, #0
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004344:	2208      	movs	r2, #8
 8004346:	490f      	ldr	r1, [pc, #60]	; (8004384 <bt_dev_init+0x9c>)
 8004348:	480f      	ldr	r0, [pc, #60]	; (8004388 <bt_dev_init+0xa0>)
 800434a:	f002 f849 	bl	80063e0 <kz_run>
 800434e:	4602      	mov	r2, r0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	609a      	str	r2, [r3, #8]
	//this->tsk_con_id = kz_run(bt_dev_connect_main, "bt_dev_connect_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
	
	// 
	tim_open(BT_TIM_CH, &tim_open_par, bt_dev_input_capture_callback, this);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a0d      	ldr	r2, [pc, #52]	; (800438c <bt_dev_init+0xa4>)
 8004358:	490d      	ldr	r1, [pc, #52]	; (8004390 <bt_dev_init+0xa8>)
 800435a:	2000      	movs	r0, #0
 800435c:	f000 fde8 	bl	8004f30 <tim_open>
	
	// 
	tim_start_input_capture(BT_TIM_CH);
 8004360:	2000      	movs	r0, #0
 8004362:	f000 fe49 	bl	8004ff8 <tim_start_input_capture>
	
	// 
	this->state = ST_INITIALIZED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	601a      	str	r2, [r3, #0]
	
	return 0;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	2007e994 	.word	0x2007e994
 800437c:	0800682c 	.word	0x0800682c
 8004380:	080041b1 	.word	0x080041b1
 8004384:	0800683c 	.word	0x0800683c
 8004388:	08004235 	.word	0x08004235
 800438c:	08004191 	.word	0x08004191
 8004390:	080068ec 	.word	0x080068ec

08004394 <bt_dev_send>:
	}
}

// BlueTooth
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	6039      	str	r1, [r7, #0]
 800439e:	71fb      	strb	r3, [r7, #7]
 80043a0:	4613      	mov	r3, r2
 80043a2:	71bb      	strb	r3, [r7, #6]
	BT_CTL *this = &bt_ctl;
 80043a4:	4b27      	ldr	r3, [pc, #156]	; (8004444 <bt_dev_send+0xb0>)
 80043a6:	613b      	str	r3, [r7, #16]
	BT_MSG *msg;
	uint8_t i;
	
	// NULL
	if (data == NULL) {
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d102      	bne.n	80043b4 <bt_dev_send+0x20>
		return -1;
 80043ae:	f04f 33ff 	mov.w	r3, #4294967295
 80043b2:	e043      	b.n	800443c <bt_dev_send+0xa8>
	}
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d102      	bne.n	80043c2 <bt_dev_send+0x2e>
		return -1;
 80043bc:	f04f 33ff 	mov.w	r3, #4294967295
 80043c0:	e03c      	b.n	800443c <bt_dev_send+0xa8>
	}
	
	// 
	if (this->snd_buf.size != 0) {
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <bt_dev_send+0x3e>
		return -1;
 80043cc:	f04f 33ff 	mov.w	r3, #4294967295
 80043d0:	e034      	b.n	800443c <bt_dev_send+0xa8>
	}
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80043d2:	2010      	movs	r0, #16
 80043d4:	f002 f855 	bl	8006482 <kz_kmalloc>
 80043d8:	60f8      	str	r0, [r7, #12]
	msg->msg_type = EVENT_SEND;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2202      	movs	r2, #2
 80043de:	601a      	str	r2, [r3, #0]
	
	// 
	INTR_DISABLE;
 80043e0:	b671      	cpsid	f
	
	// 
	for (i = 0; i < size; i++) {
 80043e2:	2300      	movs	r3, #0
 80043e4:	75fb      	strb	r3, [r7, #23]
 80043e6:	e00c      	b.n	8004402 <bt_dev_send+0x6e>
		this->snd_buf.data[i] = *(data++);
 80043e8:	7dfa      	ldrb	r2, [r7, #23]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	1c59      	adds	r1, r3, #1
 80043ee:	6039      	str	r1, [r7, #0]
 80043f0:	7819      	ldrb	r1, [r3, #0]
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4413      	add	r3, r2
 80043f6:	460a      	mov	r2, r1
 80043f8:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
	for (i = 0; i < size; i++) {
 80043fc:	7dfb      	ldrb	r3, [r7, #23]
 80043fe:	3301      	adds	r3, #1
 8004400:	75fb      	strb	r3, [r7, #23]
 8004402:	7dfa      	ldrb	r2, [r7, #23]
 8004404:	79bb      	ldrb	r3, [r7, #6]
 8004406:	429a      	cmp	r2, r3
 8004408:	d3ee      	bcc.n	80043e8 <bt_dev_send+0x54>
	}
	// 
	this->snd_buf.size = size;
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	79ba      	ldrb	r2, [r7, #6]
 800440e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
	
	// 
	INTR_ENABLE;
 8004412:	b661      	cpsie	f
	
	msg->msg_data.type = type;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	79fa      	ldrb	r2, [r7, #7]
 8004418:	711a      	strb	r2, [r3, #4]
	msg->msg_data.data = this->snd_buf.data;
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	f203 2212 	addw	r2, r3, #530	; 0x212
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	609a      	str	r2, [r3, #8]
	msg->msg_data.size = this->snd_buf.size;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	731a      	strb	r2, [r3, #12]
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	7c1b      	ldrb	r3, [r3, #16]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	2110      	movs	r1, #16
 8004436:	4618      	mov	r0, r3
 8004438:	f002 f845 	bl	80064c6 <kz_send>
}
 800443c:	4618      	mov	r0, r3
 800443e:	3718      	adds	r7, #24
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	2007e994 	.word	0x2007e994

08004448 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 800444e:	4b0e      	ldr	r3, [pc, #56]	; (8004488 <bt_dev_set_cmd+0x40>)
 8004450:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_connect_check;
 8004452:	4b0e      	ldr	r3, [pc, #56]	; (800448c <bt_dev_set_cmd+0x44>)
 8004454:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004456:	463b      	mov	r3, r7
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff fb59 	bl	8003b10 <console_set_command>
	cmd.input = "bt_dev version";
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <bt_dev_set_cmd+0x48>)
 8004460:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_version;
 8004462:	4b0c      	ldr	r3, [pc, #48]	; (8004494 <bt_dev_set_cmd+0x4c>)
 8004464:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004466:	463b      	mov	r3, r7
 8004468:	4618      	mov	r0, r3
 800446a:	f7ff fb51 	bl	8003b10 <console_set_command>
	cmd.input = "bt_dev name";
 800446e:	4b0a      	ldr	r3, [pc, #40]	; (8004498 <bt_dev_set_cmd+0x50>)
 8004470:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_name;
 8004472:	4b0a      	ldr	r3, [pc, #40]	; (800449c <bt_dev_set_cmd+0x54>)
 8004474:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004476:	463b      	mov	r3, r7
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff fb49 	bl	8003b10 <console_set_command>
}
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	0800684c 	.word	0x0800684c
 800448c:	0800412d 	.word	0x0800412d
 8004490:	08006864 	.word	0x08006864
 8004494:	0800414b 	.word	0x0800414b
 8004498:	08006874 	.word	0x08006874
 800449c:	08004169 	.word	0x08004169

080044a0 <pcm3060_init>:
};

// 
// PCM3060
void pcm3060_init(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
	PCM3060_CTL *this = &pcm3060_ctl;
 80044a6:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <pcm3060_init+0x24>)
 80044a8:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(PCM3060_CTL));
 80044aa:	2201      	movs	r2, #1
 80044ac:	2100      	movs	r1, #0
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f002 f943 	bl	800673a <memset>
	
	// 
	this->status = PCM3060_ST_INITIALIZED;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	701a      	strb	r2, [r3, #0]
	
	return;
 80044ba:	bf00      	nop
}
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	2007edb0 	.word	0x2007edb0

080044c8 <pcm3060_open>:

int32_t pcm3060_open(uint32_t fs, uint8_t data_width)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	460b      	mov	r3, r1
 80044d2:	70fb      	strb	r3, [r7, #3]
	PCM3060_CTL *this = &pcm3060_ctl;
 80044d4:	4b2d      	ldr	r3, [pc, #180]	; (800458c <pcm3060_open+0xc4>)
 80044d6:	61bb      	str	r3, [r7, #24]
	SAI_OPEN open_par;
	uint8_t i;
	int32_t ret;
	
	// I2C
	ret = i2c_wrapper_open(PCM3060_USE_I2C_CH);
 80044d8:	2001      	movs	r0, #1
 80044da:	f000 f8f9 	bl	80046d0 <i2c_wrapper_open>
 80044de:	6178      	str	r0, [r7, #20]
	if (ret != 0) {
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d002      	beq.n	80044ec <pcm3060_open+0x24>
		return -1;
 80044e6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ea:	e04a      	b.n	8004582 <pcm3060_open+0xba>
	}
	
	// SAI
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 80044ec:	4a28      	ldr	r2, [pc, #160]	; (8004590 <pcm3060_open+0xc8>)
 80044ee:	f107 0308 	add.w	r3, r7, #8
 80044f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80044f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	// SAI
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 80044f8:	2300      	movs	r3, #0
 80044fa:	77fb      	strb	r3, [r7, #31]
 80044fc:	e009      	b.n	8004512 <pcm3060_open+0x4a>
		if (data_width == fs_conv_tbl[i]) {
 80044fe:	78fa      	ldrb	r2, [r7, #3]
 8004500:	7ffb      	ldrb	r3, [r7, #31]
 8004502:	4924      	ldr	r1, [pc, #144]	; (8004594 <pcm3060_open+0xcc>)
 8004504:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004508:	429a      	cmp	r2, r3
 800450a:	d006      	beq.n	800451a <pcm3060_open+0x52>
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 800450c:	7ffb      	ldrb	r3, [r7, #31]
 800450e:	3301      	adds	r3, #1
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	7ffb      	ldrb	r3, [r7, #31]
 8004514:	2b05      	cmp	r3, #5
 8004516:	d9f2      	bls.n	80044fe <pcm3060_open+0x36>
 8004518:	e000      	b.n	800451c <pcm3060_open+0x54>
			break;
 800451a:	bf00      	nop
		}
	}
	
	// 
	if (i >= SAI_DATA_WIDTH_MAX) {
 800451c:	7ffb      	ldrb	r3, [r7, #31]
 800451e:	2b05      	cmp	r3, #5
 8004520:	d902      	bls.n	8004528 <pcm3060_open+0x60>
		return -1;
 8004522:	f04f 33ff 	mov.w	r3, #4294967295
 8004526:	e02c      	b.n	8004582 <pcm3060_open+0xba>
	}
	// 
	open_par.width = i;
 8004528:	7ffb      	ldrb	r3, [r7, #31]
 800452a:	72fb      	strb	r3, [r7, #11]
	open_par.fs = fs;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	60fb      	str	r3, [r7, #12]
	// SAI
	ret = sai_open(PCM3060_USE_SAI_CH, &open_par);
 8004530:	f107 0308 	add.w	r3, r7, #8
 8004534:	4619      	mov	r1, r3
 8004536:	2000      	movs	r0, #0
 8004538:	f000 fbb6 	bl	8004ca8 <sai_open>
 800453c:	6178      	str	r0, [r7, #20]
	if (ret != 0) {
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <pcm3060_open+0x82>
		return -1;
 8004544:	f04f 33ff 	mov.w	r3, #4294967295
 8004548:	e01b      	b.n	8004582 <pcm3060_open+0xba>
	}
	
	// RST
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800454a:	2200      	movs	r2, #0
 800454c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004550:	4811      	ldr	r0, [pc, #68]	; (8004598 <pcm3060_open+0xd0>)
 8004552:	f7fc f91d 	bl	8000790 <HAL_GPIO_WritePin>
	
	// PCM3060
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 8004556:	2300      	movs	r3, #0
 8004558:	77fb      	strb	r3, [r7, #31]
 800455a:	e00b      	b.n	8004574 <pcm3060_open+0xac>
		i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, &pcm3060_setting[i], 2);
 800455c:	7ffb      	ldrb	r3, [r7, #31]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	4a0e      	ldr	r2, [pc, #56]	; (800459c <pcm3060_open+0xd4>)
 8004562:	441a      	add	r2, r3
 8004564:	2302      	movs	r3, #2
 8004566:	2146      	movs	r1, #70	; 0x46
 8004568:	2001      	movs	r0, #1
 800456a:	f000 f943 	bl	80047f4 <i2c_wrapper_send>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 800456e:	7ffb      	ldrb	r3, [r7, #31]
 8004570:	3301      	adds	r3, #1
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	7ffb      	ldrb	r3, [r7, #31]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f0      	beq.n	800455c <pcm3060_open+0x94>
	}
	
	// 
 	this->status = PCM3060_ST_OPEND;
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2202      	movs	r2, #2
 800457e:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3720      	adds	r7, #32
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	2007edb0 	.word	0x2007edb0
 8004590:	08006980 	.word	0x08006980
 8004594:	08006968 	.word	0x08006968
 8004598:	48000800 	.word	0x48000800
 800459c:	0800698c 	.word	0x0800698c

080045a0 <Error_Handler>:
#define get_err_vec_no(ch)		(i2c_cfg_tbl[ch].err_irq.vec_no)		// 

// 
// I2C
static void Error_Handler(void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
	while(1) {} ;
 80045a4:	e7fe      	b.n	80045a4 <Error_Handler+0x4>
	...

080045a8 <I2C1_EV_IRQHandler>:
}

// 
static void I2C1_EV_IRQHandler(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 80045ae:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <I2C1_EV_IRQHandler+0x20>)
 80045b0:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <I2C1_EV_IRQHandler+0x18>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fc fa08 	bl	80009d0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 80045c0:	bf00      	nop
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	2007edb4 	.word	0x2007edb4

080045cc <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 80045d2:	4b06      	ldr	r3, [pc, #24]	; (80045ec <I2C1_ER_IRQHandler+0x20>)
 80045d4:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <I2C1_ER_IRQHandler+0x18>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fc fa10 	bl	8000a04 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 80045e4:	bf00      	nop
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	2007edb4 	.word	0x2007edb4

080045f0 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 80045f6:	4b06      	ldr	r3, [pc, #24]	; (8004610 <I2C2_EV_IRQHandler+0x20>)
 80045f8:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <I2C2_EV_IRQHandler+0x18>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fc f9e4 	bl	80009d0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004608:	bf00      	nop
 800460a:	3708      	adds	r7, #8
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	2007ee08 	.word	0x2007ee08

08004614 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 800461a:	4b06      	ldr	r3, [pc, #24]	; (8004634 <I2C2_ER_IRQHandler+0x20>)
 800461c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <I2C2_ER_IRQHandler+0x18>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4618      	mov	r0, r3
 8004628:	f7fc f9ec 	bl	8000a04 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	2007ee08 	.word	0x2007ee08

08004638 <i2c_wrapper_init>:

// 
// I2C
void i2c_wrapper_init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	e03a      	b.n	80046ba <i2c_wrapper_init+0x82>
		// 
		this = get_myself(ch);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2254      	movs	r2, #84	; 0x54
 8004648:	fb02 f303 	mul.w	r3, r2, r3
 800464c:	4a1e      	ldr	r2, [pc, #120]	; (80046c8 <i2c_wrapper_init+0x90>)
 800464e:	4413      	add	r3, r2
 8004650:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8004652:	2254      	movs	r2, #84	; 0x54
 8004654:	2100      	movs	r1, #0
 8004656:	6838      	ldr	r0, [r7, #0]
 8004658:	f002 f86f 	bl	800673a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800465c:	491b      	ldr	r1, [pc, #108]	; (80046cc <i2c_wrapper_init+0x94>)
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	4613      	mov	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	1a9b      	subs	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	330c      	adds	r3, #12
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	b218      	sxth	r0, r3
 8004670:	4916      	ldr	r1, [pc, #88]	; (80046cc <i2c_wrapper_init+0x94>)
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	4613      	mov	r3, r2
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	1a9b      	subs	r3, r3, r2
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	3308      	adds	r3, #8
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4619      	mov	r1, r3
 8004684:	f001 ff4f 	bl	8006526 <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8004688:	4910      	ldr	r1, [pc, #64]	; (80046cc <i2c_wrapper_init+0x94>)
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	4613      	mov	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	1a9b      	subs	r3, r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	3318      	adds	r3, #24
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	b218      	sxth	r0, r3
 800469c:	490b      	ldr	r1, [pc, #44]	; (80046cc <i2c_wrapper_init+0x94>)
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3314      	adds	r3, #20
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4619      	mov	r1, r3
 80046b0:	f001 ff39 	bl	8006526 <kz_setintr>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3301      	adds	r3, #1
 80046b8:	607b      	str	r3, [r7, #4]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d9c1      	bls.n	8004644 <i2c_wrapper_init+0xc>
	}
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	2007edb4 	.word	0x2007edb4
 80046cc:	08006990 	.word	0x08006990

080046d0 <i2c_wrapper_open>:

// I2C
int32_t i2c_wrapper_open(I2C_CH ch)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	71fb      	strb	r3, [r7, #7]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d902      	bls.n	80046e6 <i2c_wrapper_open+0x16>
		return -1;
 80046e0:	f04f 33ff 	mov.w	r3, #4294967295
 80046e4:	e07e      	b.n	80047e4 <i2c_wrapper_open+0x114>
	}
	
	// 
	this = get_myself(ch);
 80046e6:	79fb      	ldrb	r3, [r7, #7]
 80046e8:	2254      	movs	r2, #84	; 0x54
 80046ea:	fb02 f303 	mul.w	r3, r2, r3
 80046ee:	4a3f      	ldr	r2, [pc, #252]	; (80047ec <i2c_wrapper_open+0x11c>)
 80046f0:	4413      	add	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
	
	// 
	this->hi2c1.Instance = get_instance(ch);
 80046f4:	79fa      	ldrb	r2, [r7, #7]
 80046f6:	493e      	ldr	r1, [pc, #248]	; (80047f0 <i2c_wrapper_open+0x120>)
 80046f8:	4613      	mov	r3, r2
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	601a      	str	r2, [r3, #0]
	this->hi2c1.Init.Timing = 0x00000004;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2204      	movs	r2, #4
 800470c:	605a      	str	r2, [r3, #4]
	this->hi2c1.Init.OwnAddress1 = 0;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	609a      	str	r2, [r3, #8]
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2201      	movs	r2, #1
 8004718:	60da      	str	r2, [r3, #12]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	611a      	str	r2, [r3, #16]
	this->hi2c1.Init.OwnAddress2 = 0;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	615a      	str	r2, [r3, #20]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	619a      	str	r2, [r3, #24]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	61da      	str	r2, [r3, #28]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	621a      	str	r2, [r3, #32]
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fc f840 	bl	80007c0 <HAL_I2C_Init>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <i2c_wrapper_open+0x7a>
	{
		Error_Handler();
 8004746:	f7ff ff2b 	bl	80045a0 <Error_Handler>
	}
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2100      	movs	r1, #0
 800474e:	4618      	mov	r0, r3
 8004750:	f7fd fb6e 	bl	8001e30 <HAL_I2CEx_ConfigAnalogFilter>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <i2c_wrapper_open+0x8e>
	{
		Error_Handler();
 800475a:	f7ff ff21 	bl	80045a0 <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2100      	movs	r1, #0
 8004762:	4618      	mov	r0, r3
 8004764:	f7fd fbaf 	bl	8001ec6 <HAL_I2CEx_ConfigDigitalFilter>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <i2c_wrapper_open+0xa2>
	{
		Error_Handler();
 800476e:	f7ff ff17 	bl	80045a0 <Error_Handler>
	}
	
	// 
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8004772:	79fa      	ldrb	r2, [r7, #7]
 8004774:	491e      	ldr	r1, [pc, #120]	; (80047f0 <i2c_wrapper_open+0x120>)
 8004776:	4613      	mov	r3, r2
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	3304      	adds	r3, #4
 8004782:	f993 3000 	ldrsb.w	r3, [r3]
 8004786:	2200      	movs	r2, #0
 8004788:	2105      	movs	r1, #5
 800478a:	4618      	mov	r0, r3
 800478c:	f7fb fdd7 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_irq_type(ch));
 8004790:	79fa      	ldrb	r2, [r7, #7]
 8004792:	4917      	ldr	r1, [pc, #92]	; (80047f0 <i2c_wrapper_open+0x120>)
 8004794:	4613      	mov	r3, r2
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	1a9b      	subs	r3, r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	3304      	adds	r3, #4
 80047a0:	f993 3000 	ldrsb.w	r3, [r3]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7fb fde6 	bl	8000376 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(get_err_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 80047aa:	79fa      	ldrb	r2, [r7, #7]
 80047ac:	4910      	ldr	r1, [pc, #64]	; (80047f0 <i2c_wrapper_open+0x120>)
 80047ae:	4613      	mov	r3, r2
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	1a9b      	subs	r3, r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	440b      	add	r3, r1
 80047b8:	3310      	adds	r3, #16
 80047ba:	f993 3000 	ldrsb.w	r3, [r3]
 80047be:	2200      	movs	r2, #0
 80047c0:	2105      	movs	r1, #5
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fb fdbb 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_err_irq_type(ch));
 80047c8:	79fa      	ldrb	r2, [r7, #7]
 80047ca:	4909      	ldr	r1, [pc, #36]	; (80047f0 <i2c_wrapper_open+0x120>)
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	3310      	adds	r3, #16
 80047d8:	f993 3000 	ldrsb.w	r3, [r3]
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fb fdca 	bl	8000376 <HAL_NVIC_EnableIRQ>

	return 0;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	2007edb4 	.word	0x2007edb4
 80047f0:	08006990 	.word	0x08006990

080047f4 <i2c_wrapper_send>:

// I2C
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60ba      	str	r2, [r7, #8]
 80047fc:	607b      	str	r3, [r7, #4]
 80047fe:	4603      	mov	r3, r0
 8004800:	73fb      	strb	r3, [r7, #15]
 8004802:	460b      	mov	r3, r1
 8004804:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004806:	7bfb      	ldrb	r3, [r7, #15]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d902      	bls.n	8004812 <i2c_wrapper_send+0x1e>
		return -1;
 800480c:	f04f 33ff 	mov.w	r3, #4294967295
 8004810:	e024      	b.n	800485c <i2c_wrapper_send+0x68>
	}
	
	// NULL
	if (data == NULL) {
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d102      	bne.n	800481e <i2c_wrapper_send+0x2a>
		return -1;
 8004818:	f04f 33ff 	mov.w	r3, #4294967295
 800481c:	e01e      	b.n	800485c <i2c_wrapper_send+0x68>
	}
	
	// 
	this = get_myself(ch);
 800481e:	7bfb      	ldrb	r3, [r7, #15]
 8004820:	2254      	movs	r2, #84	; 0x54
 8004822:	fb02 f303 	mul.w	r3, r2, r3
 8004826:	4a0f      	ldr	r2, [pc, #60]	; (8004864 <i2c_wrapper_send+0x70>)
 8004828:	4413      	add	r3, r2
 800482a:	617b      	str	r3, [r7, #20]
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 800482c:	e008      	b.n	8004840 <i2c_wrapper_send+0x4c>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	4618      	mov	r0, r3
 8004832:	f7fc f9aa 	bl	8000b8a <HAL_I2C_GetError>
 8004836:	4603      	mov	r3, r0
 8004838:	2b04      	cmp	r3, #4
 800483a:	d001      	beq.n	8004840 <i2c_wrapper_send+0x4c>
			Error_Handler();
 800483c:	f7ff feb0 	bl	80045a0 <Error_Handler>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8004840:	6978      	ldr	r0, [r7, #20]
 8004842:	7bbb      	ldrb	r3, [r7, #14]
 8004844:	b29b      	uxth	r3, r3
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	b299      	uxth	r1, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	b29b      	uxth	r3, r3
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	f7fc f84e 	bl	80008f0 <HAL_I2C_Master_Transmit_IT>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e9      	bne.n	800482e <i2c_wrapper_send+0x3a>
		}
	}
	
	return 0;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	2007edb4 	.word	0x2007edb4

08004868 <sai_common_handler>:
static SAI_CTL sai_ctl[SAI_CH_MAX];
#define get_myself(n) (&sai_ctl[(n)])

// 
static void sai_common_handler(SAI_CH ch)
{
 8004868:	b480      	push	{r7}
 800486a:	b089      	sub	sp, #36	; 0x24
 800486c:	af00      	add	r7, sp, #0
 800486e:	4603      	mov	r3, r0
 8004870:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 8004872:	79fa      	ldrb	r2, [r7, #7]
 8004874:	492e      	ldr	r1, [pc, #184]	; (8004930 <sai_common_handler+0xc8>)
 8004876:	4613      	mov	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	440b      	add	r3, r1
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	69db      	ldr	r3, [r3, #28]
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d042      	beq.n	8004922 <sai_common_handler+0xba>
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d03c      	beq.n	8004922 <sai_common_handler+0xba>
		// 
		this = get_myself(ch);
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	f640 0218 	movw	r2, #2072	; 0x818
 80048ae:	fb02 f303 	mul.w	r3, r2, r3
 80048b2:	4a20      	ldr	r2, [pc, #128]	; (8004934 <sai_common_handler+0xcc>)
 80048b4:	4413      	add	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	3304      	adds	r3, #4
 80048bc:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	3304      	adds	r3, #4
 80048c2:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80048c4:	2300      	movs	r3, #0
 80048c6:	77fb      	strb	r3, [r7, #31]
 80048c8:	e026      	b.n	8004918 <sai_common_handler+0xb0>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d010      	beq.n	80048fc <sai_common_handler+0x94>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80048f0:	3301      	adds	r3, #1
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
 80048fa:	e00a      	b.n	8004912 <sai_common_handler+0xaa>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	f023 0208 	bic.w	r2, r3, #8
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	615a      	str	r2, [r3, #20]
				// 
				this->status = ST_OPENED;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2202      	movs	r2, #2
 800490c:	701a      	strb	r2, [r3, #0]
				break;
 800490e:	bf00      	nop
			}
		}
	}
}
 8004910:	e007      	b.n	8004922 <sai_common_handler+0xba>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8004912:	7ffb      	ldrb	r3, [r7, #31]
 8004914:	3301      	adds	r3, #1
 8004916:	77fb      	strb	r3, [r7, #31]
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	789b      	ldrb	r3, [r3, #2]
 800491c:	7ffa      	ldrb	r2, [r7, #31]
 800491e:	429a      	cmp	r2, r3
 8004920:	d3d3      	bcc.n	80048ca <sai_common_handler+0x62>
}
 8004922:	bf00      	nop
 8004924:	3724      	adds	r7, #36	; 0x24
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	080069c8 	.word	0x080069c8
 8004934:	2007ee5c 	.word	0x2007ee5c

08004938 <sai1_handler>:

// 
void sai1_handler(void){
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 800493c:	2000      	movs	r0, #0
 800493e:	f7ff ff93 	bl	8004868 <sai_common_handler>
}
 8004942:	bf00      	nop
 8004944:	bd80      	pop	{r7, pc}
	...

08004948 <set_config>:
// 
// 
// SAI1chSAI_ASAI_B2BlockSAI_A
// I2SLSB-JustifiedMSB-Justified(SPIDFPDM)
static int32_t set_config(SAI_CH ch, SAI_OPEN *par)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b090      	sub	sp, #64	; 0x40
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	6039      	str	r1, [r7, #0]
 8004952:	71fb      	strb	r3, [r7, #7]
	uint32_t sai_clock;
	uint32_t mckdiv;
	uint32_t tmp_flame_sync_active_length;
	uint32_t flame_sync_active_length;
	uint32_t flame_length;
	uint32_t fboff = 0UL;
 8004954:	2300      	movs	r3, #0
 8004956:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t tmp_acr1 = 0UL;
 8004958:	2300      	movs	r3, #0
 800495a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t tmp_acr2 = 0UL;
 800495c:	2300      	movs	r3, #0
 800495e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmp_afrcr = 0UL;
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t tmp_aslotr = 0UL;
 8004964:	2300      	movs	r3, #0
 8004966:	623b      	str	r3, [r7, #32]
	uint8_t i;
	
	// 
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d80b      	bhi.n	8004988 <set_config+0x40>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	785b      	ldrb	r3, [r3, #1]
 8004974:	2b02      	cmp	r3, #2
 8004976:	d807      	bhi.n	8004988 <set_config+0x40>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX)) {
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	789b      	ldrb	r3, [r3, #2]
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 800497c:	2b01      	cmp	r3, #1
 800497e:	d803      	bhi.n	8004988 <set_config+0x40>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX)) {
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	78db      	ldrb	r3, [r3, #3]
 8004984:	2b05      	cmp	r3, #5
 8004986:	d902      	bls.n	800498e <set_config+0x46>
		return -1;
 8004988:	f04f 33ff 	mov.w	r3, #4294967295
 800498c:	e126      	b.n	8004bdc <set_config+0x294>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 800498e:	79fa      	ldrb	r2, [r7, #7]
 8004990:	4994      	ldr	r1, [pc, #592]	; (8004be4 <set_config+0x29c>)
 8004992:	4613      	mov	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	f640 0218 	movw	r2, #2072	; 0x818
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	4a8f      	ldr	r2, [pc, #572]	; (8004be8 <set_config+0x2a0>)
 80049ac:	4413      	add	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
	tx_info = &(this->tx_info);
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	3304      	adds	r3, #4
 80049b4:	617b      	str	r3, [r7, #20]
	
	// 
	// SAI
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 80049b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fd feca 	bl	8002754 <HAL_RCCEx_GetPeriphCLKFreq>
 80049c0:	6138      	str	r0, [r7, #16]
       - If NOMCK = 1 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
	// Master Clock
	if (par->is_mclk_used) {
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	7a1b      	ldrb	r3, [r3, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d06e      	beq.n	8004aa8 <set_config+0x160>
		// SCK() = MCLK * (FRL + 1) / 256
		// MCKDIV = SAI / (FS * 256)
		// (*)SAI12MHzFS15.625kHz23.4375kHz2
		// (*)1624kHz
		// MCLK
		tmp_acr1 &= ~ACR1_NOMCK;
 80049ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049cc:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80049d0:	633b      	str	r3, [r7, #48]	; 0x30
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	fbb2 f3f3 	udiv	r3, r2, r3
 80049de:	3301      	adds	r3, #1
 80049e0:	f003 031f 	and.w	r3, r3, #31
 80049e4:	60fb      	str	r3, [r7, #12]
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	051b      	lsls	r3, r3, #20
 80049ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ec:	4313      	orrs	r3, r2
 80049ee:	633b      	str	r3, [r7, #48]	; 0x30
		
		// Flame Length
		// Master CLockFlame Length2
		// 2
		// 8 < Flame Length < 256
		for (i = 3; i < 8; i++) {
 80049f0:	2303      	movs	r3, #3
 80049f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80049f6:	e013      	b.n	8004a20 <set_config+0xd8>
			tmp_flame_sync_active_length = 1UL << i;
 80049f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80049fc:	2201      	movs	r2, #1
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	63fb      	str	r3, [r7, #60]	; 0x3c
			// 2
			if (tmp_flame_sync_active_length >= sai_conv_data_width[par->width]) {
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	78db      	ldrb	r3, [r3, #3]
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4b78      	ldr	r3, [pc, #480]	; (8004bec <set_config+0x2a4>)
 8004a0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d909      	bls.n	8004a2a <set_config+0xe2>
		for (i = 3; i < 8; i++) {
 8004a16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004a20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a24:	2b07      	cmp	r3, #7
 8004a26:	d9e7      	bls.n	80049f8 <set_config+0xb0>
 8004a28:	e000      	b.n	8004a2c <set_config+0xe4>
				break;
 8004a2a:	bf00      	nop
			}
		}
		// 1ch
		flame_sync_active_length = tmp_flame_sync_active_length;
 8004a2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a2e:	63bb      	str	r3, [r7, #56]	; 0x38
		
		// 1ch
		if (flame_sync_active_length != sai_conv_data_width[par->width]) {
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	78db      	ldrb	r3, [r3, #3]
 8004a34:	461a      	mov	r2, r3
 8004a36:	4b6d      	ldr	r3, [pc, #436]	; (8004bec <set_config+0x2a4>)
 8004a38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d04a      	beq.n	8004ad8 <set_config+0x190>
			// MSB First
			if (par->packing == SAI_PACK_MSB_FIRST) {
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	789b      	ldrb	r3, [r3, #2]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d146      	bne.n	8004ad8 <set_config+0x190>
				// 1SLOT
				for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004a50:	e00c      	b.n	8004a6c <set_config+0x124>
					if (flame_sync_active_length == sai_conv_data_width[i]) {
 8004a52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a56:	4a65      	ldr	r2, [pc, #404]	; (8004bec <set_config+0x2a4>)
 8004a58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d009      	beq.n	8004a76 <set_config+0x12e>
				for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004a62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a66:	3301      	adds	r3, #1
 8004a68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004a6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a70:	2b05      	cmp	r3, #5
 8004a72:	d9ee      	bls.n	8004a52 <set_config+0x10a>
 8004a74:	e000      	b.n	8004a78 <set_config+0x130>
						break;
 8004a76:	bf00      	nop
					}
				}
				if (i == SAI_DATA_WIDTH_MAX) {
 8004a78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a7c:	2b06      	cmp	r3, #6
 8004a7e:	d100      	bne.n	8004a82 <set_config+0x13a>
					// 
					while(1) {};
 8004a80:	e7fe      	b.n	8004a80 <set_config+0x138>
				}
				tmp_acr1 |= (sai_conv_ds_reg[i] << ACR1_DS_POS);
 8004a82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004a86:	4a5a      	ldr	r2, [pc, #360]	; (8004bf0 <set_config+0x2a8>)
 8004a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a8c:	015b      	lsls	r3, r3, #5
 8004a8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a90:	4313      	orrs	r3, r2
 8004a92:	633b      	str	r3, [r7, #48]	; 0x30
				
				// 1SLOTbit
				fboff = flame_sync_active_length - sai_conv_data_width[par->width];
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	78db      	ldrb	r3, [r3, #3]
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4b54      	ldr	r3, [pc, #336]	; (8004bec <set_config+0x2a4>)
 8004a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	637b      	str	r3, [r7, #52]	; 0x34
 8004aa6:	e017      	b.n	8004ad8 <set_config+0x190>
		// SCK() = SAI / MCKDIV
		//   = SAI / (FRL + 1) * MCKDIV
		// MCKDIV = SAI / (FRL + 1) * 
		// 8 < Flame Length < 256 (*)Flame length = FRL + 1
		// MCLK
		tmp_acr1 |= ACR1_NOMCK;
 8004aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004aae:	633b      	str	r3, [r7, #48]	; 0x30
		// 1ch
		flame_sync_active_length = sai_conv_data_width[par->width];
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	78db      	ldrb	r3, [r3, #3]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	4b4d      	ldr	r3, [pc, #308]	; (8004bec <set_config+0x2a4>)
 8004ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004abc:	63bb      	str	r3, [r7, #56]	; 0x38
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * (flame_sync_active_length * 2))) + 1U) & 0x1F;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	693a      	ldr	r2, [r7, #16]
 8004acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	f003 031f 	and.w	r3, r3, #31
 8004ad6:	60fb      	str	r3, [r7, #12]
	}
	
	// 
	if (par->mode == SAI_MODE_STEREO) {
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d107      	bne.n	8004af0 <set_config+0x1a8>
		// 
		tmp_acr1 &= ~ACR1_MONO;
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ae6:	633b      	str	r3, [r7, #48]	; 0x30
		tx_info->mode = SAI_MODE_STEREO;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2200      	movs	r2, #0
 8004aec:	701a      	strb	r2, [r3, #0]
 8004aee:	e006      	b.n	8004afe <set_config+0x1b6>
	// 
	} else {
		// 
		tmp_acr1 |= ACR1_MONO;
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004af6:	633b      	str	r3, [r7, #48]	; 0x30
		tx_info->mode = SAI_MODE_MONAURAL;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2201      	movs	r2, #1
 8004afc:	701a      	strb	r2, [r3, #0]
	}
	
	// 
	// LSB First
	if (par->packing == SAI_PACK_LSB_FIRST) {
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	789b      	ldrb	r3, [r3, #2]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d104      	bne.n	8004b10 <set_config+0x1c8>
		tmp_acr1 |= ACR1_LSBFIRST;
 8004b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b0e:	e003      	b.n	8004b18 <set_config+0x1d0>
	// MSB First
	} else {
		tmp_acr1 &= ~ACR1_LSBFIRST;
 8004b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b16:	633b      	str	r3, [r7, #48]	; 0x30
	}
	
	// FIFO(4)DMA
	tmp_acr2 |= 2UL;
 8004b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b1a:	f043 0302 	orr.w	r3, r3, #2
 8004b1e:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	2204      	movs	r2, #4
 8004b24:	709a      	strb	r2, [r3, #2]
	
	// Free Protocol
	// Master Transmit
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	785b      	ldrb	r3, [r3, #1]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	4b31      	ldr	r3, [pc, #196]	; (8004bf4 <set_config+0x2ac>)
 8004b2e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	785b      	ldrb	r3, [r3, #1]
 8004b36:	492f      	ldr	r1, [pc, #188]	; (8004bf4 <set_config+0x2ac>)
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	440b      	add	r3, r1
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b42:	4313      	orrs	r3, r2
 8004b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
	
	// Flame Length
	flame_length = flame_sync_active_length * 2;
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	60bb      	str	r3, [r7, #8]
	
	// 
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 8004b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b52:	3b01      	subs	r3, #1
 8004b54:	021a      	lsls	r2, r3, #8
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
	
	// 
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	78db      	ldrb	r3, [r3, #3]
 8004b66:	461a      	mov	r2, r3
 8004b68:	4b21      	ldr	r3, [pc, #132]	; (8004bf0 <set_config+0x2a8>)
 8004b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b6e:	015b      	lsls	r3, r3, #5
 8004b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b72:	4313      	orrs	r3, r2
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
	
	// 1bit
	if (par->fmt == SAI_FMT_MSB_JUSTIFIED) {
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	785b      	ldrb	r3, [r3, #1]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d111      	bne.n	8004ba2 <set_config+0x25a>
		if (flame_sync_active_length != sai_conv_data_width[par->width]) {
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	78db      	ldrb	r3, [r3, #3]
 8004b82:	461a      	mov	r2, r3
 8004b84:	4b19      	ldr	r3, [pc, #100]	; (8004bec <set_config+0x2a4>)
 8004b86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d008      	beq.n	8004ba2 <set_config+0x25a>
			// 1SLOTbit
			fboff = flame_sync_active_length - sai_conv_data_width[par->width];
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	78db      	ldrb	r3, [r3, #3]
 8004b94:	461a      	mov	r2, r3
 8004b96:	4b15      	ldr	r3, [pc, #84]	; (8004bec <set_config+0x2a4>)
 8004b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
		;
	}
	
	// 2 (*)Rch1Lch1 (*)SLOT
	// (*)MONAURAL12
	tmp_aslotr |= (3UL << ASLOTR_SLOTEN_POS) | (1UL << ASLOTR_NBSLOT_POS) | (fboff << ASLOTR_FBOFF_POS);
 8004ba2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8004bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bb0:	623b      	str	r3, [r7, #32]
	
	// 
	sai_base_addr->acr1 = tmp_acr1;
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bb6:	605a      	str	r2, [r3, #4]
	sai_base_addr->acr2 = tmp_acr2;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bbc:	609a      	str	r2, [r3, #8]
	sai_base_addr->afrcr = tmp_afrcr;
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bc2:	60da      	str	r2, [r3, #12]
	sai_base_addr->aslotr = tmp_aslotr;
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	6a3a      	ldr	r2, [r7, #32]
 8004bc8:	611a      	str	r2, [r3, #16]
	
	// 
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2105      	movs	r1, #5
 8004bce:	204a      	movs	r0, #74	; 0x4a
 8004bd0:	f7fb fbb5 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8004bd4:	204a      	movs	r0, #74	; 0x4a
 8004bd6:	f7fb fbce 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	return 0;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3740      	adds	r7, #64	; 0x40
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	080069c8 	.word	0x080069c8
 8004be8:	2007ee5c 	.word	0x2007ee5c
 8004bec:	080069f4 	.word	0x080069f4
 8004bf0:	08006a0c 	.word	0x08006a0c
 8004bf4:	080069dc 	.word	0x080069dc

08004bf8 <start_sai>:

// SAI
static void start_sai(SAI_CH ch)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_sai *sai_base_addr;
	
	// 
	sai_base_addr = get_reg(ch);
 8004c02:	79fa      	ldrb	r2, [r7, #7]
 8004c04:	4909      	ldr	r1, [pc, #36]	; (8004c2c <start_sai+0x34>)
 8004c06:	4613      	mov	r3, r2
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	4413      	add	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	440b      	add	r3, r1
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	60fb      	str	r3, [r7, #12]
	
	// SAI
	sai_base_addr->acr1 |= ACR1_SAIEN;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	605a      	str	r2, [r3, #4]
}
 8004c20:	bf00      	nop
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	080069c8 	.word	0x080069c8

08004c30 <sai_init>:

// 
// SAI
void sai_init(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8004c36:	2300      	movs	r3, #0
 8004c38:	607b      	str	r3, [r7, #4]
 8004c3a:	e029      	b.n	8004c90 <sai_init+0x60>
		// 
		this = get_myself(ch);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f640 0218 	movw	r2, #2072	; 0x818
 8004c42:	fb02 f303 	mul.w	r3, r2, r3
 8004c46:	4a16      	ldr	r2, [pc, #88]	; (8004ca0 <sai_init+0x70>)
 8004c48:	4413      	add	r3, r2
 8004c4a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8004c4c:	f640 0218 	movw	r2, #2072	; 0x818
 8004c50:	2100      	movs	r1, #0
 8004c52:	6838      	ldr	r0, [r7, #0]
 8004c54:	f001 fd71 	bl	800673a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004c58:	4912      	ldr	r1, [pc, #72]	; (8004ca4 <sai_init+0x74>)
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	330c      	adds	r3, #12
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	b218      	sxth	r0, r3
 8004c6c:	490d      	ldr	r1, [pc, #52]	; (8004ca4 <sai_init+0x74>)
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	4613      	mov	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4413      	add	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	440b      	add	r3, r1
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4619      	mov	r1, r3
 8004c80:	f001 fc51 	bl	8006526 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	2201      	movs	r2, #1
 8004c88:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	607b      	str	r3, [r7, #4]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d0d2      	beq.n	8004c3c <sai_init+0xc>
	}
	
	return;
 8004c96:	bf00      	nop
}
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2007ee5c 	.word	0x2007ee5c
 8004ca4:	080069c8 	.word	0x080069c8

08004ca8 <sai_open>:

// SAI
int32_t sai_open(SAI_CH ch, SAI_OPEN *par)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	6039      	str	r1, [r7, #0]
 8004cb2:	71fb      	strb	r3, [r7, #7]
	SAI_CTL *this;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8004cb4:	79fb      	ldrb	r3, [r7, #7]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d002      	beq.n	8004cc0 <sai_open+0x18>
		return -1;
 8004cba:	f04f 33ff 	mov.w	r3, #4294967295
 8004cbe:	e027      	b.n	8004d10 <sai_open+0x68>
	}
	
	// parNULL
	if (par == NULL) {
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d102      	bne.n	8004ccc <sai_open+0x24>
		return -1;
 8004cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cca:	e021      	b.n	8004d10 <sai_open+0x68>
	}
	
	// 
	this = get_myself(ch);
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	f640 0218 	movw	r2, #2072	; 0x818
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	4a10      	ldr	r2, [pc, #64]	; (8004d18 <sai_open+0x70>)
 8004cd8:	4413      	add	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d002      	beq.n	8004cea <sai_open+0x42>
		return -1;
 8004ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce8:	e012      	b.n	8004d10 <sai_open+0x68>
	}
	
	// 
	if (set_config(ch, par) != 0) {
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	6839      	ldr	r1, [r7, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7ff fe2a 	bl	8004948 <set_config>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <sai_open+0x58>
		return -1;
 8004cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8004cfe:	e007      	b.n	8004d10 <sai_open+0x68>
	}
	
	// SAI
	start_sai(ch);
 8004d00:	79fb      	ldrb	r3, [r7, #7]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff ff78 	bl	8004bf8 <start_sai>
	
	// 
	this->status = ST_OPENED;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	2007ee5c 	.word	0x2007ee5c

08004d1c <tim_common_handler>:
#define get_vec_no(ch)		(tim_cfg[ch].vec_no)				// 
#define get_pin_info(ch)	&(tim_cfg[ch].input_capture_pin)	// 

// 
static void tim_common_handler(TIM_CH ch)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	4603      	mov	r3, r0
 8004d24:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_tim *tim_base_addr = get_reg(ch);
 8004d26:	79fa      	ldrb	r2, [r7, #7]
 8004d28:	4918      	ldr	r1, [pc, #96]	; (8004d8c <tim_common_handler+0x70>)
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4413      	add	r3, r2
 8004d30:	00db      	lsls	r3, r3, #3
 8004d32:	440b      	add	r3, r1
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60fb      	str	r3, [r7, #12]
	TIM_CTL *this = get_myself(ch);
 8004d38:	79fa      	ldrb	r2, [r7, #7]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4a13      	ldr	r2, [pc, #76]	; (8004d90 <tim_common_handler+0x74>)
 8004d44:	4413      	add	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]
	
	// 
	if (this->mode == TIM_MODE_INPUT_CAPTURE) {
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	791b      	ldrb	r3, [r3, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d110      	bne.n	8004d72 <tim_common_handler+0x56>
		//  (*)
		this->input_capture_ctl.captured_cnt = tim_base_addr->ccr1;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	609a      	str	r2, [r3, #8]
		// 
		if (this->input_capture_ctl.callback) {
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d011      	beq.n	8004d84 <tim_common_handler+0x68>
			this->input_capture_ctl.callback(ch, this->input_capture_ctl.callback_vp, this->input_capture_ctl.captured_cnt);
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	6911      	ldr	r1, [r2, #16]
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	6892      	ldr	r2, [r2, #8]
 8004d6c:	79f8      	ldrb	r0, [r7, #7]
 8004d6e:	4798      	blx	r3
		// 
	} else {
		;
	}
	
	return;
 8004d70:	e008      	b.n	8004d84 <tim_common_handler+0x68>
	} else if (this->mode == TIM_MODE_OUTPUT_COMPARE) {
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	791b      	ldrb	r3, [r3, #4]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d004      	beq.n	8004d84 <tim_common_handler+0x68>
	} else if (this->mode == TIM_MODE_PWM_GENERATE) {
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	791b      	ldrb	r3, [r3, #4]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d000      	beq.n	8004d84 <tim_common_handler+0x68>
	return;
 8004d82:	bf00      	nop
 8004d84:	bf00      	nop
}
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	08006a24 	.word	0x08006a24
 8004d90:	2007f674 	.word	0x2007f674

08004d94 <tim2_handler>:

// 
static void tim2_handler(void){
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH2);
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f7ff ffbf 	bl	8004d1c <tim_common_handler>
}
 8004d9e:	bf00      	nop
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <tim3_handler>:

static void tim3_handler(void){
 8004da2:	b580      	push	{r7, lr}
 8004da4:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH3);
 8004da6:	2001      	movs	r0, #1
 8004da8:	f7ff ffb8 	bl	8004d1c <tim_common_handler>
}
 8004dac:	bf00      	nop
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <tim4_handler>:

static void tim4_handler(void){
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH4);
 8004db4:	2002      	movs	r0, #2
 8004db6:	f7ff ffb1 	bl	8004d1c <tim_common_handler>
}
 8004dba:	bf00      	nop
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <tim5_handler>:

static void tim5_handler(void){
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH5);
 8004dc2:	2003      	movs	r0, #3
 8004dc4:	f7ff ffaa 	bl	8004d1c <tim_common_handler>
}
 8004dc8:	bf00      	nop
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <tim15_handler>:

static void tim15_handler(void){
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH15);
 8004dd0:	2004      	movs	r0, #4
 8004dd2:	f7ff ffa3 	bl	8004d1c <tim_common_handler>
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <tim16_handler>:

static void tim16_handler(void){
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH16);
 8004dde:	2005      	movs	r0, #5
 8004de0:	f7ff ff9c 	bl	8004d1c <tim_common_handler>
}
 8004de4:	bf00      	nop
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <tim17_handler>:

static void tim17_handler(void){
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH17);
 8004dec:	2006      	movs	r0, #6
 8004dee:	f7ff ff95 	bl	8004d1c <tim_common_handler>
}
 8004df2:	bf00      	nop
 8004df4:	bd80      	pop	{r7, pc}
	...

08004df8 <set_config>:

// TIM
static int32_t set_config(TIM_CH ch, TIM_OPEN *open_par)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	4603      	mov	r3, r0
 8004e00:	6039      	str	r1, [r7, #0]
 8004e02:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_tim *tim_base_addr = get_reg(ch);
 8004e04:	79fa      	ldrb	r2, [r7, #7]
 8004e06:	4929      	ldr	r1, [pc, #164]	; (8004eac <set_config+0xb4>)
 8004e08:	4613      	mov	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	00db      	lsls	r3, r3, #3
 8004e10:	440b      	add	r3, r1
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	617b      	str	r3, [r7, #20]
	TIM_CTL *this;
	PIN_FUNC_INFO *pin;
	
	// 
	// (*) 
	if (open_par->mode >= TIM_MODE_OUTPUT_COMPARE) {
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <set_config+0x2c>
		return -1;
 8004e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e22:	e03e      	b.n	8004ea2 <set_config+0xaa>
	}
	
	// 
	this = get_myself(ch);
 8004e24:	79fa      	ldrb	r2, [r7, #7]
 8004e26:	4613      	mov	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4a20      	ldr	r2, [pc, #128]	; (8004eb0 <set_config+0xb8>)
 8004e30:	4413      	add	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
		CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual 
		control bits and can be changed only by software (except UG which remains cleared 
		automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal 
		clock CK_INT.
	*/
	tim_base_addr->cr1 = CR1_CEN;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	2201      	movs	r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
	
	// 
	if (open_par->mode == TIM_MODE_INPUT_CAPTURE) {
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d127      	bne.n	8004e92 <set_config+0x9a>
		// 
		pin = get_pin_info(ch);
 8004e42:	79fa      	ldrb	r2, [r7, #7]
 8004e44:	4613      	mov	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	4413      	add	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	3310      	adds	r3, #16
 8004e4e:	4a17      	ldr	r2, [pc, #92]	; (8004eac <set_config+0xb4>)
 8004e50:	4413      	add	r3, r2
 8004e52:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_Init(pin->pin_group, &(pin->pin_cfg));
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	3304      	adds	r3, #4
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	4610      	mov	r0, r2
 8004e60:	f7fb fb04 	bl	800046c <HAL_GPIO_Init>
		// 
		this->mode = TIM_MODE_INPUT_CAPTURE;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	2200      	movs	r2, #0
 8004e68:	711a      	strb	r2, [r3, #4]
					
			6.	If needed, enable the related interrupt request by setting the CC1IE bit in the 
				TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the TIMx_DIER register.
		*/
		// 
		tim_base_addr->ccmr1 = CCMR1_CCIS(0x01);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	619a      	str	r2, [r3, #24]
		tim_base_addr->ccmr1 |= CCMR1_IC1F(0x03);
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	f043 0230 	orr.w	r2, r3, #48	; 0x30
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	619a      	str	r2, [r3, #24]
		tim_base_addr->ccer &= ~(CCER_CC1NP | CCER_CC1NE | CCER_CC1P);
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f023 020e 	bic.w	r2, r3, #14
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	621a      	str	r2, [r3, #32]
		tim_base_addr->ccmr1 |= CCMR1_IC1PSC(0x00);
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	699a      	ldr	r2, [r3, #24]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	619a      	str	r2, [r3, #24]
 8004e90:	e006      	b.n	8004ea0 <set_config+0xa8>
	} else if (open_par->mode == TIM_MODE_OUTPUT_COMPARE) {
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d002      	beq.n	8004ea0 <set_config+0xa8>
		;	// 
	} else if (open_par->mode == TIM_MODE_PWM_GENERATE) {
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b02      	cmp	r3, #2
		;	// 
	} else {
		;
	}
	
	return 0;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	08006a24 	.word	0x08006a24
 8004eb0:	2007f674 	.word	0x2007f674

08004eb4 <tim_init>:

// 
// TIM
void tim_init(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
	uint32_t ch;
	TIM_CTL *this;
	
	for (ch = 0; ch < TIM_CH_MAX; ch++) {
 8004eba:	2300      	movs	r3, #0
 8004ebc:	607b      	str	r3, [r7, #4]
 8004ebe:	e02b      	b.n	8004f18 <tim_init+0x64>
		// 
		this = get_myself(ch);
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	4a17      	ldr	r2, [pc, #92]	; (8004f28 <tim_init+0x74>)
 8004ecc:	4413      	add	r3, r2
 8004ece:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(TIM_CTL));
 8004ed0:	2214      	movs	r2, #20
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	6838      	ldr	r0, [r7, #0]
 8004ed6:	f001 fc30 	bl	800673a <memset>
		// 
		this->mode = TIM_MODE_MAX;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2204      	movs	r2, #4
 8004ede:	711a      	strb	r2, [r3, #4]
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004ee0:	4912      	ldr	r1, [pc, #72]	; (8004f2c <tim_init+0x78>)
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4413      	add	r3, r2
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	440b      	add	r3, r1
 8004eee:	330c      	adds	r3, #12
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	b218      	sxth	r0, r3
 8004ef4:	490d      	ldr	r1, [pc, #52]	; (8004f2c <tim_init+0x78>)
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4413      	add	r3, r2
 8004efe:	00db      	lsls	r3, r3, #3
 8004f00:	440b      	add	r3, r1
 8004f02:	3308      	adds	r3, #8
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4619      	mov	r1, r3
 8004f08:	f001 fb0d 	bl	8006526 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < TIM_CH_MAX; ch++) {
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	3301      	adds	r3, #1
 8004f16:	607b      	str	r3, [r7, #4]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b06      	cmp	r3, #6
 8004f1c:	d9d0      	bls.n	8004ec0 <tim_init+0xc>
	}
	
	return;
 8004f1e:	bf00      	nop
}
 8004f20:	3708      	adds	r7, #8
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	bf00      	nop
 8004f28:	2007f674 	.word	0x2007f674
 8004f2c:	08006a24 	.word	0x08006a24

08004f30 <tim_open>:

// TIM
int32_t tim_open(TIM_CH ch, TIM_OPEN *open_par, TIM_INPUT_CAPTURE_CALLBACK callback, void * callback_vp)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60b9      	str	r1, [r7, #8]
 8004f38:	607a      	str	r2, [r7, #4]
 8004f3a:	603b      	str	r3, [r7, #0]
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	73fb      	strb	r3, [r7, #15]
	TIM_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= TIM_CH_MAX) {
 8004f40:	7bfb      	ldrb	r3, [r7, #15]
 8004f42:	2b06      	cmp	r3, #6
 8004f44:	d902      	bls.n	8004f4c <tim_open+0x1c>
		return -1;
 8004f46:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4a:	e04c      	b.n	8004fe6 <tim_open+0xb6>
	}
	
	// 
	this = get_myself(ch);
 8004f4c:	7bfa      	ldrb	r2, [r7, #15]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4a26      	ldr	r2, [pc, #152]	; (8004ff0 <tim_open+0xc0>)
 8004f58:	4413      	add	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d002      	beq.n	8004f6a <tim_open+0x3a>
		return -1;
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295
 8004f68:	e03d      	b.n	8004fe6 <tim_open+0xb6>
	}
	
	// 
	if (open_par->mode == TIM_MODE_INPUT_CAPTURE) {
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <tim_open+0x50>
		this->input_capture_ctl.callback = callback;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	60da      	str	r2, [r3, #12]
		this->input_capture_ctl.callback_vp = callback_vp;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	611a      	str	r2, [r3, #16]
 8004f7e:	e006      	b.n	8004f8e <tim_open+0x5e>
	} else if (open_par->mode == TIM_MODE_OUTPUT_COMPARE) {
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d002      	beq.n	8004f8e <tim_open+0x5e>
		;	// 
	} else if (open_par->mode == TIM_MODE_PWM_GENERATE) {
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	2b02      	cmp	r3, #2
	} else {
		;
	}
	
	// 
	ret = set_config(ch, open_par);
 8004f8e:	7bfb      	ldrb	r3, [r7, #15]
 8004f90:	68b9      	ldr	r1, [r7, #8]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7ff ff30 	bl	8004df8 <set_config>
 8004f98:	6138      	str	r0, [r7, #16]
	if (ret != 0) {
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <tim_open+0x76>
		return -1;
 8004fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8004fa4:	e01f      	b.n	8004fe6 <tim_open+0xb6>
	}
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8004fa6:	7bfa      	ldrb	r2, [r7, #15]
 8004fa8:	4912      	ldr	r1, [pc, #72]	; (8004ff4 <tim_open+0xc4>)
 8004faa:	4613      	mov	r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	4413      	add	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	440b      	add	r3, r1
 8004fb4:	3304      	adds	r3, #4
 8004fb6:	f993 3000 	ldrsb.w	r3, [r3]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	2105      	movs	r1, #5
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fb f9bd 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8004fc4:	7bfa      	ldrb	r2, [r7, #15]
 8004fc6:	490b      	ldr	r1, [pc, #44]	; (8004ff4 <tim_open+0xc4>)
 8004fc8:	4613      	mov	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	440b      	add	r3, r1
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	f993 3000 	ldrsb.w	r3, [r3]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7fb f9cc 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	601a      	str	r2, [r3, #0]
	
	return 0;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3718      	adds	r7, #24
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	2007f674 	.word	0x2007f674
 8004ff4:	08006a24 	.word	0x08006a24

08004ff8 <tim_start_input_capture>:

// 
int32_t tim_start_input_capture(TIM_CH ch)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	4603      	mov	r3, r0
 8005000:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_tim *tim_base_addr;
	TIM_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= TIM_CH_MAX) {
 8005002:	79fb      	ldrb	r3, [r7, #7]
 8005004:	2b06      	cmp	r3, #6
 8005006:	d902      	bls.n	800500e <tim_start_input_capture+0x16>
		return -1;
 8005008:	f04f 33ff 	mov.w	r3, #4294967295
 800500c:	e02e      	b.n	800506c <tim_start_input_capture+0x74>
	}
	
	// 
	this = get_myself(ch);
 800500e:	79fa      	ldrb	r2, [r7, #7]
 8005010:	4613      	mov	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4a17      	ldr	r2, [pc, #92]	; (8005078 <tim_start_input_capture+0x80>)
 800501a:	4413      	add	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_OPENED) {
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b02      	cmp	r3, #2
 8005024:	d002      	beq.n	800502c <tim_start_input_capture+0x34>
		return -1;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295
 800502a:	e01f      	b.n	800506c <tim_start_input_capture+0x74>
	}
	
	// 
	if (this->mode != TIM_MODE_INPUT_CAPTURE) {
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	791b      	ldrb	r3, [r3, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d002      	beq.n	800503a <tim_start_input_capture+0x42>
		return -1;
 8005034:	f04f 33ff 	mov.w	r3, #4294967295
 8005038:	e018      	b.n	800506c <tim_start_input_capture+0x74>
	}
	
	// 
	tim_base_addr = get_reg(ch);
 800503a:	79fa      	ldrb	r2, [r7, #7]
 800503c:	490f      	ldr	r1, [pc, #60]	; (800507c <tim_start_input_capture+0x84>)
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	440b      	add	r3, r1
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60bb      	str	r3, [r7, #8]
	
	// 
	tim_base_addr->ccer |= CCER_CC1E;
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	f043 0201 	orr.w	r2, r3, #1
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	621a      	str	r2, [r3, #32]
	
	// 
	tim_base_addr->dier |= DIER_CCIE;
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	f043 0202 	orr.w	r2, r3, #2
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	60da      	str	r2, [r3, #12]
	
	// 
	this->status = ST_RUN;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2203      	movs	r2, #3
 8005068:	601a      	str	r2, [r3, #0]
	
	return 0;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	2007f674 	.word	0x2007f674
 800507c:	08006a24 	.word	0x08006a24

08005080 <get_fifo_empty_num>:
#define get_vec_no(ch)		(usart_cfg[ch].vec_no)				// 


// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	4603      	mov	r3, r0
 8005088:	460a      	mov	r2, r1
 800508a:	80fb      	strh	r3, [r7, #6]
 800508c:	4613      	mov	r3, r2
 800508e:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8005090:	88fa      	ldrh	r2, [r7, #6]
 8005092:	88bb      	ldrh	r3, [r7, #4]
 8005094:	429a      	cmp	r2, r3
 8005096:	d904      	bls.n	80050a2 <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8005098:	88fa      	ldrh	r2, [r7, #6]
 800509a:	88bb      	ldrh	r3, [r7, #4]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	81fb      	strh	r3, [r7, #14]
 80050a0:	e006      	b.n	80050b0 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80050a2:	88fa      	ldrh	r2, [r7, #6]
 80050a4:	88bb      	ldrh	r3, [r7, #4]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ae:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 80050b0:	89fb      	ldrh	r3, [r7, #14]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
	...

080050c0 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
	USART_CTL *this;
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	usart_base_addr = get_reg(ch);
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	4a53      	ldr	r2, [pc, #332]	; (800521c <usart_common_handler+0x15c>)
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	4413      	add	r3, r2
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 80050d6:	79fb      	ldrb	r3, [r7, #7]
 80050d8:	f640 022c 	movw	r2, #2092	; 0x82c
 80050dc:	fb02 f303 	mul.w	r3, r2, r3
 80050e0:	4a4f      	ldr	r2, [pc, #316]	; (8005220 <usart_common_handler+0x160>)
 80050e2:	4413      	add	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	f003 030b 	and.w	r3, r3, #11
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d000      	beq.n	80050f4 <usart_common_handler+0x34>
		// 
		while(1){};
 80050f2:	e7fe      	b.n	80050f2 <usart_common_handler+0x32>
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f003 0320 	and.w	r3, r3, #32
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d03a      	beq.n	8005176 <usart_common_handler+0xb6>
		buf_info = &(this->r_buf);
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	3314      	adds	r3, #20
 8005104:	60fb      	str	r3, [r7, #12]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800510c:	3301      	adds	r3, #1
 800510e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8005118:	4293      	cmp	r3, r2
 800511a:	d02c      	beq.n	8005176 <usart_common_handler+0xb6>
			// 
			buf_info->buf[buf_info->w_idx] = usart_base_addr->rdr;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005122:	461a      	mov	r2, r3
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	b2d9      	uxtb	r1, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	5499      	strb	r1, [r3, r2]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005134:	3301      	adds	r3, #1
 8005136:	b29b      	uxth	r3, r3
 8005138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800513c:	b29a      	uxth	r2, r3
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d014      	beq.n	8005176 <usart_common_handler+0xb6>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005152:	461a      	mov	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	461a      	mov	r2, r3
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	429a      	cmp	r2, r3
 8005164:	d307      	bcc.n	8005176 <usart_common_handler+0xb6>
					// 
					this->read_size = 0;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2200      	movs	r2, #0
 800516a:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	4618      	mov	r0, r3
 8005172:	f001 f9ed 	bl	8006550 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d048      	beq.n	8005214 <usart_common_handler+0x154>
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800518a:	2b00      	cmp	r3, #0
 800518c:	d042      	beq.n	8005214 <usart_common_handler+0x154>
		// 
		buf_info = &(this->s_buf);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005194:	60fb      	str	r3, [r7, #12]
		if (buf_info->w_idx != buf_info->r_idx) {
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d030      	beq.n	8005208 <usart_common_handler+0x148>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80051ac:	461a      	mov	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	5c9b      	ldrb	r3, [r3, r2]
 80051b2:	461a      	mov	r2, r3
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80051be:	3301      	adds	r3, #1
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d01e      	beq.n	8005214 <usart_common_handler+0x154>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80051e2:	4619      	mov	r1, r3
 80051e4:	4610      	mov	r0, r2
 80051e6:	f7ff ff4b 	bl	8005080 <get_fifo_empty_num>
 80051ea:	4603      	mov	r3, r0
 80051ec:	461a      	mov	r2, r3
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d30e      	bcc.n	8005214 <usart_common_handler+0x154>
					// 
					this->send_size = 0;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	2200      	movs	r2, #0
 80051fa:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	4618      	mov	r0, r3
 8005202:	f001 f9a5 	bl	8006550 <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8005206:	e005      	b.n	8005214 <usart_common_handler+0x154>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	609a      	str	r2, [r3, #8]
}
 8005214:	bf00      	nop
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	08006b3c 	.word	0x08006b3c
 8005220:	2007f700 	.word	0x2007f700

08005224 <usart1_handler>:

/*  */
void usart1_handler(void){
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8005228:	2000      	movs	r0, #0
 800522a:	f7ff ff49 	bl	80050c0 <usart_common_handler>
}
 800522e:	bf00      	nop
 8005230:	bd80      	pop	{r7, pc}

08005232 <usart2_handler>:

void usart2_handler(void){
 8005232:	b580      	push	{r7, lr}
 8005234:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 8005236:	2001      	movs	r0, #1
 8005238:	f7ff ff42 	bl	80050c0 <usart_common_handler>
}
 800523c:	bf00      	nop
 800523e:	bd80      	pop	{r7, pc}

08005240 <calc_brr>:

// 
static uint32_t calc_brr(uint32_t baudrate)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	return (USART_CLOCK/baudrate);
 8005248:	4a04      	ldr	r2, [pc, #16]	; (800525c <calc_brr+0x1c>)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005250:	4618      	mov	r0, r3
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	003d0900 	.word	0x003d0900

08005260 <usart_init>:

// 
// USART
void usart_init(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8005266:	2300      	movs	r3, #0
 8005268:	607b      	str	r3, [r7, #4]
 800526a:	e023      	b.n	80052b4 <usart_init+0x54>
		// 
		this = get_myself(ch);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f640 022c 	movw	r2, #2092	; 0x82c
 8005272:	fb02 f303 	mul.w	r3, r2, r3
 8005276:	4a13      	ldr	r2, [pc, #76]	; (80052c4 <usart_init+0x64>)
 8005278:	4413      	add	r3, r2
 800527a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 800527c:	f640 022c 	movw	r2, #2092	; 0x82c
 8005280:	2100      	movs	r1, #0
 8005282:	6838      	ldr	r0, [r7, #0]
 8005284:	f001 fa59 	bl	800673a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005288:	4a0f      	ldr	r2, [pc, #60]	; (80052c8 <usart_init+0x68>)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	4413      	add	r3, r2
 8005290:	330c      	adds	r3, #12
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	b218      	sxth	r0, r3
 8005296:	4a0c      	ldr	r2, [pc, #48]	; (80052c8 <usart_init+0x68>)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	4413      	add	r3, r2
 800529e:	3308      	adds	r3, #8
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4619      	mov	r1, r3
 80052a4:	f001 f93f 	bl	8006526 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2201      	movs	r2, #1
 80052ac:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	3301      	adds	r3, #1
 80052b2:	607b      	str	r3, [r7, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d9d8      	bls.n	800526c <usart_init+0xc>
	}
	
	return;
 80052ba:	bf00      	nop
}
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	2007f700 	.word	0x2007f700
 80052c8:	08006b3c 	.word	0x08006b3c

080052cc <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	4603      	mov	r3, r0
 80052d4:	6039      	str	r1, [r7, #0]
 80052d6:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	f640 022c 	movw	r2, #2092	; 0x82c
 80052de:	fb02 f303 	mul.w	r3, r2, r3
 80052e2:	4a2e      	ldr	r2, [pc, #184]	; (800539c <usart_open+0xd0>)
 80052e4:	4413      	add	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 80052e8:	79fb      	ldrb	r3, [r7, #7]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d902      	bls.n	80052f4 <usart_open+0x28>
		return -1;
 80052ee:	f04f 33ff 	mov.w	r3, #4294967295
 80052f2:	e04e      	b.n	8005392 <usart_open+0xc6>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d002      	beq.n	8005302 <usart_open+0x36>
		return -1;
 80052fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005300:	e047      	b.n	8005392 <usart_open+0xc6>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8005302:	79fb      	ldrb	r3, [r7, #7]
 8005304:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <usart_open+0xd4>)
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	4413      	add	r3, r2
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(baudrate);
 800530e:	6838      	ldr	r0, [r7, #0]
 8005310:	f7ff ff96 	bl	8005240 <calc_brr>
 8005314:	4602      	mov	r2, r0
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005322:	f043 030c 	orr.w	r3, r3, #12
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f043 0201 	orr.w	r2, r3, #1
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	689a      	ldr	r2, [r3, #8]
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	4a0f      	ldr	r2, [pc, #60]	; (80053a0 <usart_open+0xd4>)
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	4413      	add	r3, r2
 8005366:	3304      	adds	r3, #4
 8005368:	f993 3000 	ldrsb.w	r3, [r3]
 800536c:	2200      	movs	r2, #0
 800536e:	2105      	movs	r1, #5
 8005370:	4618      	mov	r0, r3
 8005372:	f7fa ffe4 	bl	800033e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8005376:	79fb      	ldrb	r3, [r7, #7]
 8005378:	4a09      	ldr	r2, [pc, #36]	; (80053a0 <usart_open+0xd4>)
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	4413      	add	r3, r2
 800537e:	3304      	adds	r3, #4
 8005380:	f993 3000 	ldrsb.w	r3, [r3]
 8005384:	4618      	mov	r0, r3
 8005386:	f7fa fff6 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2202      	movs	r2, #2
 800538e:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	2007f700 	.word	0x2007f700
 80053a0:	08006b3c 	.word	0x08006b3c

080053a4 <usart_send>:

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d902      	bls.n	80053be <usart_send+0x1a>
		return -1;
 80053b8:	f04f 33ff 	mov.w	r3, #4294967295
 80053bc:	e05f      	b.n	800547e <usart_send+0xda>
	}
	
	// NULL
	if (data == NULL) {
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d102      	bne.n	80053ca <usart_send+0x26>
		return -1;
 80053c4:	f04f 33ff 	mov.w	r3, #4294967295
 80053c8:	e059      	b.n	800547e <usart_send+0xda>
	}
	
	// 
	this = get_myself(ch);
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	f640 022c 	movw	r2, #2092	; 0x82c
 80053d0:	fb02 f303 	mul.w	r3, r2, r3
 80053d4:	4a2c      	ldr	r2, [pc, #176]	; (8005488 <usart_send+0xe4>)
 80053d6:	4413      	add	r3, r2
 80053d8:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d002      	beq.n	80053e8 <usart_send+0x44>
		return -1;
 80053e2:	f04f 33ff 	mov.w	r3, #4294967295
 80053e6:	e04a      	b.n	800547e <usart_send+0xda>
	}
	
	// 
	buf_info = &(this->s_buf);
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80053ee:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80053fc:	4619      	mov	r1, r3
 80053fe:	4610      	mov	r0, r2
 8005400:	f7ff fe3e 	bl	8005080 <get_fifo_empty_num>
 8005404:	4603      	mov	r3, r0
 8005406:	461a      	mov	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	429a      	cmp	r2, r3
 800540c:	d209      	bcs.n	8005422 <usart_send+0x7e>
		// 
		this->send_size = size;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 8005414:	f001 f817 	bl	8006446 <kz_getid>
 8005418:	4602      	mov	r2, r0
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 800541e:	f001 f805 	bl	800642c <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8005422:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 8005424:	2300      	movs	r3, #0
 8005426:	61fb      	str	r3, [r7, #28]
 8005428:	e017      	b.n	800545a <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005430:	4619      	mov	r1, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	60ba      	str	r2, [r7, #8]
 8005438:	781a      	ldrb	r2, [r3, #0]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005444:	3301      	adds	r3, #1
 8005446:	b29b      	uxth	r3, r3
 8005448:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800544c:	b29a      	uxth	r2, r3
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	3301      	adds	r3, #1
 8005458:	61fb      	str	r3, [r7, #28]
 800545a:	69fa      	ldr	r2, [r7, #28]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	429a      	cmp	r2, r3
 8005460:	d3e3      	bcc.n	800542a <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 8005462:	b661      	cpsie	f
	
	// USART
	usart_base_addr = get_reg(ch);
 8005464:	7bfb      	ldrb	r3, [r7, #15]
 8005466:	4a09      	ldr	r2, [pc, #36]	; (800548c <usart_send+0xe8>)
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	4413      	add	r3, r2
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	609a      	str	r2, [r3, #8]
	
	return 0;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3720      	adds	r7, #32
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	2007f700 	.word	0x2007f700
 800548c:	08006b3c 	.word	0x08006b3c

08005490 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b088      	sub	sp, #32
 8005494:	af00      	add	r7, sp, #0
 8005496:	4603      	mov	r3, r0
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
 800549c:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d902      	bls.n	80054aa <usart_recv+0x1a>
		return -1;
 80054a4:	f04f 33ff 	mov.w	r3, #4294967295
 80054a8:	e056      	b.n	8005558 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <usart_recv+0x26>
		return -1;
 80054b0:	f04f 33ff 	mov.w	r3, #4294967295
 80054b4:	e050      	b.n	8005558 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	f640 022c 	movw	r2, #2092	; 0x82c
 80054bc:	fb02 f303 	mul.w	r3, r2, r3
 80054c0:	4a27      	ldr	r2, [pc, #156]	; (8005560 <usart_recv+0xd0>)
 80054c2:	4413      	add	r3, r2
 80054c4:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d002      	beq.n	80054d4 <usart_recv+0x44>
		return -1;
 80054ce:	f04f 33ff 	mov.w	r3, #4294967295
 80054d2:	e041      	b.n	8005558 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	3314      	adds	r3, #20
 80054d8:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80054e0:	461a      	mov	r2, r3
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	2200      	movs	r2, #0
 80054f0:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d20b      	bcs.n	8005512 <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	1ad2      	subs	r2, r2, r3
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 8005504:	f000 ff9f 	bl	8006446 <kz_getid>
 8005508:	4602      	mov	r2, r0
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 800550e:	f000 ff8d 	bl	800642c <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8005512:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 8005514:	2300      	movs	r3, #0
 8005516:	61fb      	str	r3, [r7, #28]
 8005518:	e018      	b.n	800554c <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005520:	461a      	mov	r2, r3
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	5c9a      	ldrb	r2, [r3, r2]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005530:	3301      	adds	r3, #1
 8005532:	b29b      	uxth	r3, r3
 8005534:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005538:	b29a      	uxth	r2, r3
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	3301      	adds	r3, #1
 8005544:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	3301      	adds	r3, #1
 800554a:	61fb      	str	r3, [r7, #28]
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	429a      	cmp	r2, r3
 8005552:	d3e2      	bcc.n	800551a <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8005554:	b661      	cpsie	f
	
	return cnt;
 8005556:	693b      	ldr	r3, [r7, #16]
}
 8005558:	4618      	mov	r0, r3
 800555a:	3720      	adds	r7, #32
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	2007f700 	.word	0x2007f700

08005564 <start_threads>:
	
	return 0;
}
/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 800556e:	f7ff fe77 	bl	8005260 <usart_init>
	i2c_wrapper_init();
 8005572:	f7ff f861 	bl	8004638 <i2c_wrapper_init>
	sai_init();
 8005576:	f7ff fb5b 	bl	8004c30 <sai_init>
	tim_init();
 800557a:	f7ff fc9b 	bl	8004eb4 <tim_init>
	
	// foCX
	bt_dev_init();
 800557e:	f7fe feb3 	bl	80042e8 <bt_dev_init>
	pcm3060_init();
 8005582:	f7fe ff8d 	bl	80044a0 <pcm3060_init>
	
	// }l[W
	sai_mng_init();
 8005586:	f000 f825 	bl	80055d4 <sai_mng_init>
	
	// Av
	console_init();
 800558a:	f7fe fa7f 	bl	8003a8c <console_init>
	sound_app_init();
 800558e:	f7fe fb61 	bl	8003c54 <sound_app_init>
	
	// R}h
	bt_dev_set_cmd();
 8005592:	f7fe ff59 	bl	8004448 <bt_dev_set_cmd>
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk, "test_tsk",  3, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 8005596:	200f      	movs	r0, #15
 8005598:	f000 ff62 	bl	8006460 <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 800559c:	e7fe      	b.n	800559c <start_threads+0x38>
	...

080055a0 <main>:
	
	return 0;
}

int main(void)
{	
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 80055a6:	f7fe fb89 	bl	8003cbc <periferal_clock_init>
	// st@NV
	pin_function_init();
 80055aa:	f000 ffe3 	bl	8006574 <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x100, 0, NULL);
 80055ae:	2300      	movs	r3, #0
 80055b0:	9301      	str	r3, [sp, #4]
 80055b2:	2300      	movs	r3, #0
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055ba:	2200      	movs	r2, #0
 80055bc:	4903      	ldr	r1, [pc, #12]	; (80055cc <main+0x2c>)
 80055be:	4804      	ldr	r0, [pc, #16]	; (80055d0 <main+0x30>)
 80055c0:	f000 fd18 	bl	8005ff4 <kz_start>
	
	/*  */
	
	return 0;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	08006880 	.word	0x08006880
 80055d0:	08005565 	.word	0x08005565

080055d4 <sai_mng_init>:
};

// 
// sai_mng
void sai_mng_init(void)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_MNG_CTL *this;
	
	// 
	this = &sai_mng_ctl;
 80055da:	4b07      	ldr	r3, [pc, #28]	; (80055f8 <sai_mng_init+0x24>)
 80055dc:	607b      	str	r3, [r7, #4]
	// 
	memset(this, 0, sizeof(SAI_MNG_CTL));
 80055de:	2201      	movs	r2, #1
 80055e0:	2100      	movs	r1, #0
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f001 f8a9 	bl	800673a <memset>
	// 
	this->status = ST_INTIALIZED;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	701a      	strb	r2, [r3, #0]
	
	return;
 80055ee:	bf00      	nop
}
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	20080758 	.word	0x20080758

080055fc <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 80055fc:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 80055fe:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8005600:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8005602:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8005604:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8005606:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8005608:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 800560a:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 800560c:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 800560e:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8005612:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8005616:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 800561a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 800561e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8005622:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8005624:	bd00      	pop	{pc}

08005626 <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8005626:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8005628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800562c <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 800562c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8005630:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8005634:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8005638:	f000 fcb6 	bl	8005fa8 <thread_intr>
  pop  {r4-r11,PC}
 800563c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005640 <NVIC_SetPriority>:
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	4603      	mov	r3, r0
 8005648:	6039      	str	r1, [r7, #0]
 800564a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800564c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005650:	2b00      	cmp	r3, #0
 8005652:	da0b      	bge.n	800566c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005654:	490d      	ldr	r1, [pc, #52]	; (800568c <NVIC_SetPriority+0x4c>)
 8005656:	79fb      	ldrb	r3, [r7, #7]
 8005658:	f003 030f 	and.w	r3, r3, #15
 800565c:	3b04      	subs	r3, #4
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	b2d2      	uxtb	r2, r2
 8005662:	0112      	lsls	r2, r2, #4
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	440b      	add	r3, r1
 8005668:	761a      	strb	r2, [r3, #24]
}
 800566a:	e009      	b.n	8005680 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800566c:	4908      	ldr	r1, [pc, #32]	; (8005690 <NVIC_SetPriority+0x50>)
 800566e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	0112      	lsls	r2, r2, #4
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	440b      	add	r3, r1
 800567c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	e000ed00 	.word	0xe000ed00
 8005690:	e000e100 	.word	0xe000e100

08005694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	3b01      	subs	r3, #1
 80056a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056a4:	d301      	bcc.n	80056aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056a6:	2301      	movs	r3, #1
 80056a8:	e00f      	b.n	80056ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056aa:	4a0a      	ldr	r2, [pc, #40]	; (80056d4 <SysTick_Config+0x40>)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 80056b2:	2105      	movs	r1, #5
 80056b4:	f04f 30ff 	mov.w	r0, #4294967295
 80056b8:	f7ff ffc2 	bl	8005640 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056bc:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <SysTick_Config+0x40>)
 80056be:	2200      	movs	r2, #0
 80056c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056c2:	4b04      	ldr	r3, [pc, #16]	; (80056d4 <SysTick_Config+0x40>)
 80056c4:	2207      	movs	r2, #7
 80056c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3708      	adds	r7, #8
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	e000e010 	.word	0xe000e010

080056d8 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
	if (current == NULL) {
 80056dc:	4b1d      	ldr	r3, [pc, #116]	; (8005754 <getcurrent+0x7c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d102      	bne.n	80056ea <getcurrent+0x12>
		return -1;
 80056e4:	f04f 33ff 	mov.w	r3, #4294967295
 80056e8:	e02e      	b.n	8005748 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 80056ea:	4b1a      	ldr	r3, [pc, #104]	; (8005754 <getcurrent+0x7c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <getcurrent+0x24>
		/*  */
		return 1;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e025      	b.n	8005748 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 80056fc:	4b15      	ldr	r3, [pc, #84]	; (8005754 <getcurrent+0x7c>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	69db      	ldr	r3, [r3, #28]
 8005702:	4a14      	ldr	r2, [pc, #80]	; (8005754 <getcurrent+0x7c>)
 8005704:	6812      	ldr	r2, [r2, #0]
 8005706:	6812      	ldr	r2, [r2, #0]
 8005708:	4913      	ldr	r1, [pc, #76]	; (8005758 <getcurrent+0x80>)
 800570a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 800570e:	4b11      	ldr	r3, [pc, #68]	; (8005754 <getcurrent+0x7c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	4a10      	ldr	r2, [pc, #64]	; (8005758 <getcurrent+0x80>)
 8005716:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d107      	bne.n	800572e <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 800571e:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <getcurrent+0x7c>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	4a0c      	ldr	r2, [pc, #48]	; (8005758 <getcurrent+0x80>)
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	4413      	add	r3, r2
 800572a:	2200      	movs	r2, #0
 800572c:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 800572e:	4b09      	ldr	r3, [pc, #36]	; (8005754 <getcurrent+0x7c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a08      	ldr	r2, [pc, #32]	; (8005754 <getcurrent+0x7c>)
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005738:	f022 0201 	bic.w	r2, r2, #1
 800573c:	625a      	str	r2, [r3, #36]	; 0x24
	current->next = NULL;
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <getcurrent+0x7c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	2008075c 	.word	0x2008075c
 8005758:	20080d50 	.word	0x20080d50

0800575c <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8005760:	4b21      	ldr	r3, [pc, #132]	; (80057e8 <putcurrent+0x8c>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d102      	bne.n	800576e <putcurrent+0x12>
		return -1;
 8005768:	f04f 33ff 	mov.w	r3, #4294967295
 800576c:	e036      	b.n	80057dc <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 800576e:	4b1e      	ldr	r3, [pc, #120]	; (80057e8 <putcurrent+0x8c>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <putcurrent+0x24>
		/* L */
		return 1;
 800577c:	2301      	movs	r3, #1
 800577e:	e02d      	b.n	80057dc <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8005780:	4b19      	ldr	r3, [pc, #100]	; (80057e8 <putcurrent+0x8c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	4a19      	ldr	r2, [pc, #100]	; (80057ec <putcurrent+0x90>)
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	4413      	add	r3, r2
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8005792:	4b15      	ldr	r3, [pc, #84]	; (80057e8 <putcurrent+0x8c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	4a14      	ldr	r2, [pc, #80]	; (80057ec <putcurrent+0x90>)
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	4413      	add	r3, r2
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	4a11      	ldr	r2, [pc, #68]	; (80057e8 <putcurrent+0x8c>)
 80057a2:	6812      	ldr	r2, [r2, #0]
 80057a4:	601a      	str	r2, [r3, #0]
 80057a6:	e007      	b.n	80057b8 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 80057a8:	4b0f      	ldr	r3, [pc, #60]	; (80057e8 <putcurrent+0x8c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	4a0e      	ldr	r2, [pc, #56]	; (80057e8 <putcurrent+0x8c>)
 80057b0:	6812      	ldr	r2, [r2, #0]
 80057b2:	490e      	ldr	r1, [pc, #56]	; (80057ec <putcurrent+0x90>)
 80057b4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 80057b8:	4b0b      	ldr	r3, [pc, #44]	; (80057e8 <putcurrent+0x8c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	4a0a      	ldr	r2, [pc, #40]	; (80057e8 <putcurrent+0x8c>)
 80057c0:	6812      	ldr	r2, [r2, #0]
 80057c2:	490a      	ldr	r1, [pc, #40]	; (80057ec <putcurrent+0x90>)
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	440b      	add	r3, r1
 80057c8:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 80057ca:	4b07      	ldr	r3, [pc, #28]	; (80057e8 <putcurrent+0x8c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a06      	ldr	r2, [pc, #24]	; (80057e8 <putcurrent+0x8c>)
 80057d0:	6812      	ldr	r2, [r2, #0]
 80057d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057d4:	f042 0201 	orr.w	r2, r2, #1
 80057d8:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	2008075c 	.word	0x2008075c
 80057ec:	20080d50 	.word	0x20080d50

080057f0 <thread_end>:

static void thread_end(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
	kz_exit();
 80057f4:	f000 fe12 	bl	800641c <kz_exit>
}
 80057f8:	bf00      	nop
 80057fa:	bd80      	pop	{r7, pc}

080057fc <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005810:	4611      	mov	r1, r2
 8005812:	4798      	blx	r3
	thread_end();
 8005814:	f7ff ffec 	bl	80057f0 <thread_end>
}
 8005818:	bf00      	nop
 800581a:	3708      	adds	r7, #8
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b088      	sub	sp, #32
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
	extern char _task_stack_start; /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 800582e:	2300      	movs	r3, #0
 8005830:	61fb      	str	r3, [r7, #28]
 8005832:	e00b      	b.n	800584c <thread_run+0x2c>
		thp = &threads[i];
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	019b      	lsls	r3, r3, #6
 8005838:	4a92      	ldr	r2, [pc, #584]	; (8005a84 <thread_run+0x264>)
 800583a:	4413      	add	r3, r2
 800583c:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005842:	2b00      	cmp	r3, #0
 8005844:	d006      	beq.n	8005854 <thread_run+0x34>
	for (i = 0; i < THREAD_NUM; i++) {
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	3301      	adds	r3, #1
 800584a:	61fb      	str	r3, [r7, #28]
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	2b0e      	cmp	r3, #14
 8005850:	ddf0      	ble.n	8005834 <thread_run+0x14>
 8005852:	e000      	b.n	8005856 <thread_run+0x36>
			break;
 8005854:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	2b0f      	cmp	r3, #15
 800585a:	d102      	bne.n	8005862 <thread_run+0x42>
	return -1;
 800585c:	f04f 33ff 	mov.w	r3, #4294967295
 8005860:	e10c      	b.n	8005a7c <thread_run+0x25c>
	
	memset(thp, 0, sizeof(*thp));
 8005862:	2240      	movs	r2, #64	; 0x40
 8005864:	2100      	movs	r1, #0
 8005866:	69b8      	ldr	r0, [r7, #24]
 8005868:	f000 ff67 	bl	800673a <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	330c      	adds	r3, #12
 8005870:	68b9      	ldr	r1, [r7, #8]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 ff69 	bl	800674a <strcpy>
	thp->next     = NULL;
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	2200      	movs	r2, #0
 8005888:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->init.func = func;
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	629a      	str	r2, [r3, #40]	; 0x28
	thp->init.argc = argc;
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005894:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argv = argv;
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800589a:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 800589c:	4b7a      	ldr	r3, [pc, #488]	; (8005a88 <thread_run+0x268>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	2100      	movs	r1, #0
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 ff48 	bl	800673a <memset>
	thread_stack += stacksize;
 80058aa:	4b77      	ldr	r3, [pc, #476]	; (8005a88 <thread_run+0x268>)
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	4413      	add	r3, r2
 80058b2:	4a75      	ldr	r2, [pc, #468]	; (8005a88 <thread_run+0x268>)
 80058b4:	6013      	str	r3, [r2, #0]
	
	thp->stack = thread_stack; /* X^bN */
 80058b6:	4b74      	ldr	r3, [pc, #464]	; (8005a88 <thread_run+0x268>)
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 80058c4:	4b71      	ldr	r3, [pc, #452]	; (8005a8c <thread_run+0x26c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d15d      	bne.n	8005988 <thread_run+0x168>
		*(--sp) = (uint32_t)thread_end;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	3b04      	subs	r3, #4
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	4a6f      	ldr	r2, [pc, #444]	; (8005a90 <thread_run+0x270>)
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	3b04      	subs	r3, #4
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	4a6d      	ldr	r2, [pc, #436]	; (8005a94 <thread_run+0x274>)
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	3b04      	subs	r3, #4
 80058e8:	617b      	str	r3, [r7, #20]
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2200      	movs	r2, #0
 80058ee:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	3b04      	subs	r3, #4
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	3b04      	subs	r3, #4
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2200      	movs	r2, #0
 8005906:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	3b04      	subs	r3, #4
 800590c:	617b      	str	r3, [r7, #20]
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3b04      	subs	r3, #4
 8005918:	617b      	str	r3, [r7, #20]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	3b04      	subs	r3, #4
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	3b04      	subs	r3, #4
 8005930:	617b      	str	r3, [r7, #20]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2200      	movs	r2, #0
 8005936:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	3b04      	subs	r3, #4
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2200      	movs	r2, #0
 8005942:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	3b04      	subs	r3, #4
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	3b04      	subs	r3, #4
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	3b04      	subs	r3, #4
 8005960:	617b      	str	r3, [r7, #20]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	3b04      	subs	r3, #4
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	3b04      	subs	r3, #4
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8005980:	4b42      	ldr	r3, [pc, #264]	; (8005a8c <thread_run+0x26c>)
 8005982:	2201      	movs	r2, #1
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	e06d      	b.n	8005a64 <thread_run+0x244>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	3b04      	subs	r3, #4
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	4a40      	ldr	r2, [pc, #256]	; (8005a90 <thread_run+0x270>)
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	3b04      	subs	r3, #4
 8005998:	617b      	str	r3, [r7, #20]
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80059a0:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	3b04      	subs	r3, #4
 80059a6:	617b      	str	r3, [r7, #20]
 80059a8:	4a3a      	ldr	r2, [pc, #232]	; (8005a94 <thread_run+0x274>)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	3b04      	subs	r3, #4
 80059b2:	617b      	str	r3, [r7, #20]
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	3b04      	subs	r3, #4
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	3b04      	subs	r3, #4
 80059ca:	617b      	str	r3, [r7, #20]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	3b04      	subs	r3, #4
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	3b04      	subs	r3, #4
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2200      	movs	r2, #0
 80059e8:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	3b04      	subs	r3, #4
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	3b04      	subs	r3, #4
 80059fa:	617b      	str	r3, [r7, #20]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f06f 0206 	mvn.w	r2, #6
 8005a02:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	3b04      	subs	r3, #4
 8005a08:	617b      	str	r3, [r7, #20]
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	3b04      	subs	r3, #4
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	3b04      	subs	r3, #4
 8005a20:	617b      	str	r3, [r7, #20]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	2200      	movs	r2, #0
 8005a26:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	3b04      	subs	r3, #4
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	3b04      	subs	r3, #4
 8005a38:	617b      	str	r3, [r7, #20]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	3b04      	subs	r3, #4
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	3b04      	subs	r3, #4
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	3b04      	subs	r3, #4
 8005a5c:	617b      	str	r3, [r7, #20]
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	2200      	movs	r2, #0
 8005a62:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	63da      	str	r2, [r3, #60]	; 0x3c
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 8005a6a:	f7ff fe77 	bl	800575c <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 8005a6e:	4a0a      	ldr	r2, [pc, #40]	; (8005a98 <thread_run+0x278>)
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	6013      	str	r3, [r2, #0]
	putcurrent();
 8005a74:	f7ff fe72 	bl	800575c <putcurrent>
	
	return (kz_thread_id_t)current;
 8005a78:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <thread_run+0x278>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3720      	adds	r7, #32
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	20080760 	.word	0x20080760
 8005a88:	20040018 	.word	0x20040018
 8005a8c:	20080dd8 	.word	0x20080dd8
 8005a90:	080057f1 	.word	0x080057f1
 8005a94:	080057fd 	.word	0x080057fd
 8005a98:	2008075c 	.word	0x2008075c

08005a9c <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8005aa0:	4b09      	ldr	r3, [pc, #36]	; (8005ac8 <thread_exit+0x2c>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	330c      	adds	r3, #12
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fdec 	bl	8006684 <puts>
	puts(" EXIT.\n");
 8005aac:	4807      	ldr	r0, [pc, #28]	; (8005acc <thread_exit+0x30>)
 8005aae:	f000 fde9 	bl	8006684 <puts>
	memset(current, 0, sizeof(*current));
 8005ab2:	4b05      	ldr	r3, [pc, #20]	; (8005ac8 <thread_exit+0x2c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2240      	movs	r2, #64	; 0x40
 8005ab8:	2100      	movs	r1, #0
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 fe3d 	bl	800673a <memset>
	return 0;
 8005ac0:	2300      	movs	r3, #0
	}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	2008075c 	.word	0x2008075c
 8005acc:	08006888 	.word	0x08006888

08005ad0 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
	putcurrent();
 8005ad4:	f7ff fe42 	bl	800575c <putcurrent>
	return 0;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	bd80      	pop	{r7, pc}

08005ade <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8005ade:	b480      	push	{r7}
 8005ae0:	af00      	add	r7, sp, #0
	return 0;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
	...

08005af0 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8005af8:	f7ff fe30 	bl	800575c <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a04      	ldr	r2, [pc, #16]	; (8005b10 <thread_wakeup+0x20>)
 8005b00:	6013      	str	r3, [r2, #0]
	putcurrent();
 8005b02:	f7ff fe2b 	bl	800575c <putcurrent>

	return 0;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	2008075c 	.word	0x2008075c

08005b14 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
	putcurrent();
 8005b18:	f7ff fe20 	bl	800575c <putcurrent>
	return (kz_thread_id_t)current;
 8005b1c:	4b01      	ldr	r3, [pc, #4]	; (8005b24 <thread_getid+0x10>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	2008075c 	.word	0x2008075c

08005b28 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8005b30:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <thread_chpri+0x2c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	db03      	blt.n	8005b46 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 8005b3e:	4b05      	ldr	r3, [pc, #20]	; (8005b54 <thread_chpri+0x2c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 8005b46:	f7ff fe09 	bl	800575c <putcurrent>
	return old;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	2008075c 	.word	0x2008075c

08005b58 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
	putcurrent();
 8005b60:	f7ff fdfc 	bl	800575c <putcurrent>
	return kzmem_alloc(size);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 fbd1 	bl	800630c <kzmem_alloc>
 8005b6a:	4603      	mov	r3, r0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 fc01 	bl	8006384 <kzmem_free>
	putcurrent();
 8005b82:	f7ff fdeb 	bl	800575c <putcurrent>
	return 0;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3708      	adds	r7, #8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
 8005b9c:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8005b9e:	2010      	movs	r0, #16
 8005ba0:	f000 fbb4 	bl	800630c <kzmem_alloc>
 8005ba4:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <sendmsg+0x20>
		kz_sysdown();
 8005bac:	f000 fa88 	bl	80060c0 <kz_sysdown>
	
	mp->next       = NULL;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d004      	beq.n	8005bda <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	601a      	str	r2, [r3, #0]
 8005bd8:	e002      	b.n	8005be0 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	609a      	str	r2, [r3, #8]
}
 8005be6:	bf00      	nop
 8005be8:	3718      	adds	r7, #24
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d102      	bne.n	8005c12 <recvmsg+0x24>
		mboxp->tail = NULL;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	461a      	mov	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d004      	beq.n	8005c3c <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	6892      	ldr	r2, [r2, #8]
 8005c3a:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d004      	beq.n	8005c4e <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	68d2      	ldr	r2, [r2, #12]
 8005c4c:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 fb95 	bl	8006384 <kzmem_free>
}
 8005c5a:	bf00      	nop
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
	...

08005c64 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	4a0f      	ldr	r2, [pc, #60]	; (8005cb4 <thread_send+0x50>)
 8005c78:	4413      	add	r3, r2
 8005c7a:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8005c7c:	f7ff fd6e 	bl	800575c <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8005c80:	4b0d      	ldr	r3, [pc, #52]	; (8005cb8 <thread_send+0x54>)
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	6978      	ldr	r0, [r7, #20]
 8005c8a:	f7ff ff81 	bl	8005b90 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d008      	beq.n	8005ca8 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a07      	ldr	r2, [pc, #28]	; (8005cb8 <thread_send+0x54>)
 8005c9c:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 8005c9e:	6978      	ldr	r0, [r7, #20]
 8005ca0:	f7ff ffa5 	bl	8005bee <recvmsg>
		putcurrent(); /* M\CubN */
 8005ca4:	f7ff fd5a 	bl	800575c <putcurrent>
	}
	
	return size;
 8005ca8:	68bb      	ldr	r3, [r7, #8]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3718      	adds	r7, #24
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20080cd8 	.word	0x20080cd8
 8005cb8:	2008075c 	.word	0x2008075c

08005cbc <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b086      	sub	sp, #24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	4a10      	ldr	r2, [pc, #64]	; (8005d10 <thread_recv+0x54>)
 8005cd0:	4413      	add	r3, r2
 8005cd2:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d001      	beq.n	8005ce0 <thread_recv+0x24>
		kz_sysdown();
 8005cdc:	f000 f9f0 	bl	80060c0 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8005ce0:	4b0c      	ldr	r3, [pc, #48]	; (8005d14 <thread_recv+0x58>)
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d102      	bne.n	8005cf6 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8005cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8005cf4:	e008      	b.n	8005d08 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 8005cf6:	6978      	ldr	r0, [r7, #20]
 8005cf8:	f7ff ff79 	bl	8005bee <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8005cfc:	f7ff fd2e 	bl	800575c <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8005d00:	4b04      	ldr	r3, [pc, #16]	; (8005d14 <thread_recv+0x58>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d06:	68db      	ldr	r3, [r3, #12]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	20080cd8 	.word	0x20080cd8
 8005d14:	2008075c 	.word	0x2008075c

08005d18 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	6039      	str	r1, [r7, #0]
 8005d22:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8005d24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d28:	4905      	ldr	r1, [pc, #20]	; (8005d40 <thread_setintr+0x28>)
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8005d30:	f7ff fd14 	bl	800575c <putcurrent>
	
	return 0;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	20080b20 	.word	0x20080b20

08005d44 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8005d4c:	4b0e      	ldr	r3, [pc, #56]	; (8005d88 <thread_tsleep+0x44>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8005d54:	4b0d      	ldr	r3, [pc, #52]	; (8005d8c <thread_tsleep+0x48>)
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8005d5c:	4b0b      	ldr	r3, [pc, #44]	; (8005d8c <thread_tsleep+0x48>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	4a09      	ldr	r2, [pc, #36]	; (8005d88 <thread_tsleep+0x44>)
 8005d62:	6812      	ldr	r2, [r2, #0]
 8005d64:	605a      	str	r2, [r3, #4]
 8005d66:	e003      	b.n	8005d70 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8005d68:	4b07      	ldr	r3, [pc, #28]	; (8005d88 <thread_tsleep+0x44>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a07      	ldr	r2, [pc, #28]	; (8005d8c <thread_tsleep+0x48>)
 8005d6e:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 8005d70:	4b05      	ldr	r3, [pc, #20]	; (8005d88 <thread_tsleep+0x44>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a05      	ldr	r2, [pc, #20]	; (8005d8c <thread_tsleep+0x48>)
 8005d76:	6053      	str	r3, [r2, #4]
	
	return 0;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	2008075c 	.word	0x2008075c
 8005d8c:	20080dd0 	.word	0x20080dd0

08005d90 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005d90:	b5b0      	push	{r4, r5, r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af02      	add	r7, sp, #8
 8005d96:	4603      	mov	r3, r0
 8005d98:	6039      	str	r1, [r7, #0]
 8005d9a:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	2b0c      	cmp	r3, #12
 8005da0:	f200 809d 	bhi.w	8005ede <call_functions+0x14e>
 8005da4:	a201      	add	r2, pc, #4	; (adr r2, 8005dac <call_functions+0x1c>)
 8005da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005daa:	bf00      	nop
 8005dac:	08005de1 	.word	0x08005de1
 8005db0:	08005e0d 	.word	0x08005e0d
 8005db4:	08005e13 	.word	0x08005e13
 8005db8:	08005e1f 	.word	0x08005e1f
 8005dbc:	08005e2b 	.word	0x08005e2b
 8005dc0:	08005e3d 	.word	0x08005e3d
 8005dc4:	08005e49 	.word	0x08005e49
 8005dc8:	08005e5b 	.word	0x08005e5b
 8005dcc:	08005e6d 	.word	0x08005e6d
 8005dd0:	08005e7f 	.word	0x08005e7f
 8005dd4:	08005e99 	.word	0x08005e99
 8005dd8:	08005eb3 	.word	0x08005eb3
 8005ddc:	08005ecd 	.word	0x08005ecd
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	6818      	ldr	r0, [r3, #0]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	6859      	ldr	r1, [r3, #4]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	689c      	ldr	r4, [r3, #8]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	68dd      	ldr	r5, [r3, #12]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	6952      	ldr	r2, [r2, #20]
 8005df8:	9201      	str	r2, [sp, #4]
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	462b      	mov	r3, r5
 8005dfe:	4622      	mov	r2, r4
 8005e00:	f7ff fd0e 	bl	8005820 <thread_run>
 8005e04:	4602      	mov	r2, r0
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 8005e0a:	e069      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8005e0c:	f7ff fe46 	bl	8005a9c <thread_exit>
			break;
 8005e10:	e066      	b.n	8005ee0 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8005e12:	f7ff fe5d 	bl	8005ad0 <thread_wait>
 8005e16:	4602      	mov	r2, r0
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	601a      	str	r2, [r3, #0]
			break;
 8005e1c:	e060      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8005e1e:	f7ff fe5e 	bl	8005ade <thread_sleep>
 8005e22:	4602      	mov	r2, r0
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	601a      	str	r2, [r3, #0]
			break;
 8005e28:	e05a      	b.n	8005ee0 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7ff fe5e 	bl	8005af0 <thread_wakeup>
 8005e34:	4602      	mov	r2, r0
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	605a      	str	r2, [r3, #4]
			break;
 8005e3a:	e051      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8005e3c:	f7ff fe6a 	bl	8005b14 <thread_getid>
 8005e40:	4602      	mov	r2, r0
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	601a      	str	r2, [r3, #0]
			break;
 8005e46:	e04b      	b.n	8005ee0 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff fe6b 	bl	8005b28 <thread_chpri>
 8005e52:	4602      	mov	r2, r0
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	605a      	str	r2, [r3, #4]
			break;
 8005e58:	e042      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7ff fe7a 	bl	8005b58 <thread_kmalloc>
 8005e64:	4602      	mov	r2, r0
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	605a      	str	r2, [r3, #4]
			break;
 8005e6a:	e039      	b.n	8005ee0 <call_functions+0x150>
			case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7ff fe7f 	bl	8005b74 <thread_kmfree>
 8005e76:	4602      	mov	r2, r0
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	605a      	str	r2, [r3, #4]
			break;
 8005e7c:	e030      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	7818      	ldrb	r0, [r3, #0]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	6859      	ldr	r1, [r3, #4]
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f7ff feea 	bl	8005c64 <thread_send>
 8005e90:	4602      	mov	r2, r0
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8005e96:	e023      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	7818      	ldrb	r0, [r3, #0]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	6859      	ldr	r1, [r3, #4]
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	f7ff ff09 	bl	8005cbc <thread_recv>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8005eb0:	e016      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	f7ff ff2a 	bl	8005d18 <thread_setintr>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
				break;
 8005eca:	e009      	b.n	8005ee0 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff ff37 	bl	8005d44 <thread_tsleep>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	605a      	str	r2, [r3, #4]
			break;
 8005edc:	e000      	b.n	8005ee0 <call_functions+0x150>
		default:
			break;
 8005ede:	bf00      	nop
	}
}
 8005ee0:	bf00      	nop
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bdb0      	pop	{r4, r5, r7, pc}

08005ee8 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	4603      	mov	r3, r0
 8005ef0:	6039      	str	r1, [r7, #0]
 8005ef2:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8005ef4:	f7ff fbf0 	bl	80056d8 <getcurrent>
	call_functions(type, p);
 8005ef8:	79fb      	ldrb	r3, [r7, #7]
 8005efa:	6839      	ldr	r1, [r7, #0]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7ff ff47 	bl	8005d90 <call_functions>
}
 8005f02:	bf00      	nop
 8005f04:	3708      	adds	r7, #8
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	4603      	mov	r3, r0
 8005f14:	6039      	str	r1, [r7, #0]
 8005f16:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8005f18:	4b05      	ldr	r3, [pc, #20]	; (8005f30 <srvcall_proc+0x24>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8005f1e:	79fb      	ldrb	r3, [r7, #7]
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7ff ff34 	bl	8005d90 <call_functions>
}
 8005f28:	bf00      	nop
 8005f2a:	3708      	adds	r7, #8
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	2008075c 	.word	0x2008075c

08005f34 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	607b      	str	r3, [r7, #4]
 8005f3e:	e008      	b.n	8005f52 <schedule+0x1e>
		if (readyque[i].head) /*  */
 8005f40:	4a0e      	ldr	r2, [pc, #56]	; (8005f7c <schedule+0x48>)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d106      	bne.n	8005f5a <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	607b      	str	r3, [r7, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b0f      	cmp	r3, #15
 8005f56:	ddf3      	ble.n	8005f40 <schedule+0xc>
 8005f58:	e000      	b.n	8005f5c <schedule+0x28>
			break;
 8005f5a:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2b10      	cmp	r3, #16
 8005f60:	d101      	bne.n	8005f66 <schedule+0x32>
	kz_sysdown();
 8005f62:	f000 f8ad 	bl	80060c0 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8005f66:	4a05      	ldr	r2, [pc, #20]	; (8005f7c <schedule+0x48>)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005f6e:	4a04      	ldr	r2, [pc, #16]	; (8005f80 <schedule+0x4c>)
 8005f70:	6013      	str	r3, [r2, #0]
}
 8005f72:	bf00      	nop
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20080d50 	.word	0x20080d50
 8005f80:	2008075c 	.word	0x2008075c

08005f84 <syscall_intr>:

static void syscall_intr(void)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8005f88:	4b06      	ldr	r3, [pc, #24]	; (8005fa4 <syscall_intr+0x20>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8005f90:	4b04      	ldr	r3, [pc, #16]	; (8005fa4 <syscall_intr+0x20>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f96:	4619      	mov	r1, r3
 8005f98:	4610      	mov	r0, r2
 8005f9a:	f7ff ffa5 	bl	8005ee8 <syscall_proc>
}
 8005f9e:	bf00      	nop
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	2008075c 	.word	0x2008075c

08005fa8 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	6039      	str	r1, [r7, #0]
 8005fb2:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8005fb4:	4b0d      	ldr	r3, [pc, #52]	; (8005fec <thread_intr+0x44>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	63da      	str	r2, [r3, #60]	; 0x3c
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type])
 8005fbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fc0:	4a0b      	ldr	r2, [pc, #44]	; (8005ff0 <thread_intr+0x48>)
 8005fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d005      	beq.n	8005fd6 <thread_intr+0x2e>
		handlers[type]();
 8005fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fce:	4a08      	ldr	r2, [pc, #32]	; (8005ff0 <thread_intr+0x48>)
 8005fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fd4:	4798      	blx	r3
	
	schedule(); /* XbhXPW[O */
 8005fd6:	f7ff ffad 	bl	8005f34 <schedule>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8005fda:	4b04      	ldr	r3, [pc, #16]	; (8005fec <thread_intr+0x44>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005fe0:	f7ff fb21 	bl	8005626 <_dispatch_int>
	/*  */
}
 8005fe4:	bf00      	nop
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	2008075c 	.word	0x2008075c
 8005ff0:	20080b20 	.word	0x20080b20

08005ff4 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
 8006000:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8006002:	f000 f965 	bl	80062d0 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8006006:	4b25      	ldr	r3, [pc, #148]	; (800609c <kz_start+0xa8>)
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 800600c:	2280      	movs	r2, #128	; 0x80
 800600e:	2100      	movs	r1, #0
 8006010:	4823      	ldr	r0, [pc, #140]	; (80060a0 <kz_start+0xac>)
 8006012:	f000 fb92 	bl	800673a <memset>
	memset(threads,  0, sizeof(threads));
 8006016:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 800601a:	2100      	movs	r1, #0
 800601c:	4821      	ldr	r0, [pc, #132]	; (80060a4 <kz_start+0xb0>)
 800601e:	f000 fb8c 	bl	800673a <memset>
	memset(handlers, 0, sizeof(handlers));
 8006022:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8006026:	2100      	movs	r1, #0
 8006028:	481f      	ldr	r0, [pc, #124]	; (80060a8 <kz_start+0xb4>)
 800602a:	f000 fb86 	bl	800673a <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 800602e:	2270      	movs	r2, #112	; 0x70
 8006030:	2100      	movs	r1, #0
 8006032:	481e      	ldr	r0, [pc, #120]	; (80060ac <kz_start+0xb8>)
 8006034:	f000 fb81 	bl	800673a <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8006038:	2208      	movs	r2, #8
 800603a:	2100      	movs	r1, #0
 800603c:	481c      	ldr	r0, [pc, #112]	; (80060b0 <kz_start+0xbc>)
 800603e:	f000 fb7c 	bl	800673a <memset>
	memset(timque, 0, sizeof(timque));
 8006042:	2208      	movs	r2, #8
 8006044:	2100      	movs	r1, #0
 8006046:	481b      	ldr	r0, [pc, #108]	; (80060b4 <kz_start+0xc0>)
 8006048:	f000 fb77 	bl	800673a <memset>
	
	/* nho^ */
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 800604c:	491a      	ldr	r1, [pc, #104]	; (80060b8 <kz_start+0xc4>)
 800604e:	200b      	movs	r0, #11
 8006050:	f7ff fe62 	bl	8005d18 <thread_setintr>
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8006054:	4919      	ldr	r1, [pc, #100]	; (80060bc <kz_start+0xc8>)
 8006056:	200f      	movs	r0, #15
 8006058:	f7ff fe5e 	bl	8005d18 <thread_setintr>
	
	// Dx
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_5, 0);
 800605c:	2200      	movs	r2, #0
 800605e:	2105      	movs	r1, #5
 8006060:	f06f 0004 	mvn.w	r0, #4
 8006064:	f7fa f96b 	bl	800033e <HAL_NVIC_SetPriority>
	
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	9301      	str	r3, [sp, #4]
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	68b9      	ldr	r1, [r7, #8]
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f7ff fbd2 	bl	8005820 <thread_run>
 800607c:	4603      	mov	r3, r0
 800607e:	461a      	mov	r2, r3
 8006080:	4b06      	ldr	r3, [pc, #24]	; (800609c <kz_start+0xa8>)
 8006082:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8006084:	f000 f84e 	bl	8006124 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8006088:	4b04      	ldr	r3, [pc, #16]	; (800609c <kz_start+0xa8>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800608e:	f7ff fab5 	bl	80055fc <_dispatch>
	
	/*  */
}
 8006092:	bf00      	nop
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	2008075c 	.word	0x2008075c
 80060a0:	20080d50 	.word	0x20080d50
 80060a4:	20080760 	.word	0x20080760
 80060a8:	20080b20 	.word	0x20080b20
 80060ac:	20080cd8 	.word	0x20080cd8
 80060b0:	20080d48 	.word	0x20080d48
 80060b4:	20080dd0 	.word	0x20080dd0
 80060b8:	08005f85 	.word	0x08005f85
 80060bc:	08006149 	.word	0x08006149

080060c0 <kz_sysdown>:

void kz_sysdown(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
	puts("system error!\n");
 80060c4:	4801      	ldr	r0, [pc, #4]	; (80060cc <kz_sysdown+0xc>)
 80060c6:	f000 fadd 	bl	8006684 <puts>
	while (1)
 80060ca:	e7fe      	b.n	80060ca <kz_sysdown+0xa>
 80060cc:	08006898 	.word	0x08006898

080060d0 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	4603      	mov	r3, r0
 80060d8:	6039      	str	r1, [r7, #0]
 80060da:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 80060dc:	4b08      	ldr	r3, [pc, #32]	; (8006100 <kz_syscall+0x30>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	79fa      	ldrb	r2, [r7, #7]
 80060e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	current->syscall.param = param;
 80060e6:	4b06      	ldr	r3, [pc, #24]	; (8006100 <kz_syscall+0x30>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	639a      	str	r2, [r3, #56]	; 0x38
	__asm volatile("    SVC %0 \n" : : "I" (0));
 80060ee:	df00      	svc	0
	__asm volatile("    NOP \n");
 80060f0:	bf00      	nop
}
 80060f2:	bf00      	nop
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	2008075c 	.word	0x2008075c

08006104 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	4603      	mov	r3, r0
 800610c:	6039      	str	r1, [r7, #0]
 800610e:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	6839      	ldr	r1, [r7, #0]
 8006114:	4618      	mov	r0, r3
 8006116:	f7ff fef9 	bl	8005f0c <srvcall_proc>
}
 800611a:	bf00      	nop
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
	...

08006124 <SysTick_init>:
	return mng_time.time_s;
}

/* Systick */
void static SysTick_init(void)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8006128:	4b05      	ldr	r3, [pc, #20]	; (8006140 <SysTick_init+0x1c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a05      	ldr	r2, [pc, #20]	; (8006144 <SysTick_init+0x20>)
 800612e:	fba2 2303 	umull	r2, r3, r2, r3
 8006132:	099b      	lsrs	r3, r3, #6
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff faad 	bl	8005694 <SysTick_Config>
}
 800613a:	bf00      	nop
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	2004005c 	.word	0x2004005c
 8006144:	10624dd3 	.word	0x10624dd3

08006148 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 800614c:	4b0a      	ldr	r3, [pc, #40]	; (8006178 <SysTick_Handler+0x30>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	3301      	adds	r3, #1
 8006152:	4a09      	ldr	r2, [pc, #36]	; (8006178 <SysTick_Handler+0x30>)
 8006154:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8006156:	4b08      	ldr	r3, [pc, #32]	; (8006178 <SysTick_Handler+0x30>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800615e:	d107      	bne.n	8006170 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8006160:	4b05      	ldr	r3, [pc, #20]	; (8006178 <SysTick_Handler+0x30>)
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	3301      	adds	r3, #1
 8006166:	4a04      	ldr	r2, [pc, #16]	; (8006178 <SysTick_Handler+0x30>)
 8006168:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 800616a:	4b03      	ldr	r3, [pc, #12]	; (8006178 <SysTick_Handler+0x30>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8006170:	f000 f804 	bl	800617c <mng_tsleep>
}
 8006174:	bf00      	nop
 8006176:	bd80      	pop	{r7, pc}
 8006178:	20080d48 	.word	0x20080d48

0800617c <mng_tsleep>:

static void mng_tsleep(void){
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
    int i;
    kz_thread *current_task;
    kz_thread *prev_task;

    current_task = timque[0].head;
 8006182:	4b35      	ldr	r3, [pc, #212]	; (8006258 <mng_tsleep+0xdc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	607b      	str	r3, [r7, #4]
    prev_task = timque[0].head;
 8006188:	4b33      	ldr	r3, [pc, #204]	; (8006258 <mng_tsleep+0xdc>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	603b      	str	r3, [r7, #0]

    while(NULL != current_task){
 800618e:	e059      	b.n	8006244 <mng_tsleep+0xc8>
        if(0 == current_task->time){
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d14b      	bne.n	8006230 <mng_tsleep+0xb4>
            /* fB[L[*/
            if(readyque[current_task->priority].tail) {
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	4a2f      	ldr	r2, [pc, #188]	; (800625c <mng_tsleep+0xe0>)
 800619e:	00db      	lsls	r3, r3, #3
 80061a0:	4413      	add	r3, r2
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d008      	beq.n	80061ba <mng_tsleep+0x3e>
            	readyque[current_task->priority].tail->next = current_task;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	4a2b      	ldr	r2, [pc, #172]	; (800625c <mng_tsleep+0xe0>)
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	4413      	add	r3, r2
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	e005      	b.n	80061c6 <mng_tsleep+0x4a>
            }else{
            	readyque[current_task->priority].head = current_task;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	4927      	ldr	r1, [pc, #156]	; (800625c <mng_tsleep+0xe0>)
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            }
            readyque[current_task->priority].tail = current_task;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	4a24      	ldr	r2, [pc, #144]	; (800625c <mng_tsleep+0xe0>)
 80061cc:	00db      	lsls	r3, r3, #3
 80061ce:	4413      	add	r3, r2
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	605a      	str	r2, [r3, #4]
            current_task->flags |= KZ_THREAD_FLAG_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	f043 0201 	orr.w	r2, r3, #1
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	625a      	str	r2, [r3, #36]	; 0x24
            /* timqueO */
            /*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
            prev_task->t_next = current_task->t_next;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	605a      	str	r2, [r3, #4]
            /*   timqueO^XNtimque */
            if(current_task == timque[0].head){
 80061e8:	4b1b      	ldr	r3, [pc, #108]	; (8006258 <mng_tsleep+0xdc>)
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d10f      	bne.n	8006212 <mng_tsleep+0x96>
            	/*   O^XNtimque */
            	if(NULL == current_task->t_next){
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d106      	bne.n	8006208 <mng_tsleep+0x8c>
            		/*    timqueNULL */
            		timque[0].head = NULL;
 80061fa:	4b17      	ldr	r3, [pc, #92]	; (8006258 <mng_tsleep+0xdc>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	601a      	str	r2, [r3, #0]
            		timque[0].tail = NULL;
 8006200:	4b15      	ldr	r3, [pc, #84]	; (8006258 <mng_tsleep+0xdc>)
 8006202:	2200      	movs	r2, #0
 8006204:	605a      	str	r2, [r3, #4]
 8006206:	e00c      	b.n	8006222 <mng_tsleep+0xa6>
            	/*   O^XNO^XN */
            	}else{
            		/*   timque^XNt_next */
            		timque[0].head = current_task->t_next;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	4a12      	ldr	r2, [pc, #72]	; (8006258 <mng_tsleep+0xdc>)
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	e007      	b.n	8006222 <mng_tsleep+0xa6>
            	}
            /*   O^XNtimque */
            }else if(current_task == timque[0].tail){
 8006212:	4b11      	ldr	r3, [pc, #68]	; (8006258 <mng_tsleep+0xdc>)
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	429a      	cmp	r2, r3
 800621a:	d102      	bne.n	8006222 <mng_tsleep+0xa6>
            	/*   timqueO^XN */
            	timque[0].tail = prev_task;
 800621c:	4a0e      	ldr	r2, [pc, #56]	; (8006258 <mng_tsleep+0xdc>)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	6053      	str	r3, [r2, #4]
            }
            /* timqueOAfBXpb`^XNnext|C^NA */
            current_task->t_next = NULL;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	605a      	str	r2, [r3, #4]
            /* ^XNXV */
            current_task = prev_task->t_next;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	607b      	str	r3, [r7, #4]
 800622e:	e009      	b.n	8006244 <mng_tsleep+0xc8>

        }else{
        	/* 1 */
        	current_task->time--;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	1e5a      	subs	r2, r3, #1
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	609a      	str	r2, [r3, #8]
            /* O^XNXV */
        	prev_task = current_task;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	603b      	str	r3, [r7, #0]
            /* ^XNXV */
            current_task = current_task->t_next;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	607b      	str	r3, [r7, #4]
    while(NULL != current_task){
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1a2      	bne.n	8006190 <mng_tsleep+0x14>
        }
    }
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	20080dd0 	.word	0x20080dd0
 800625c:	20080d50 	.word	0x20080d50

08006260 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8006268:	4b18      	ldr	r3, [pc, #96]	; (80062cc <kzmem_init_pool+0x6c>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	3308      	adds	r3, #8
 8006272:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8006274:	2300      	movs	r3, #0
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	e01d      	b.n	80062b6 <kzmem_init_pool+0x56>
    *mpp = mp;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	693a      	ldr	r2, [r7, #16]
 800627e:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8006280:	2208      	movs	r2, #8
 8006282:	2100      	movs	r1, #0
 8006284:	6938      	ldr	r0, [r7, #16]
 8006286:	f000 fa58 	bl	800673a <memset>
    mp->size = p->size;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	461a      	mov	r2, r3
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	4413      	add	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]
    area += p->size;
 80062a2:	4b0a      	ldr	r3, [pc, #40]	; (80062cc <kzmem_init_pool+0x6c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	6812      	ldr	r2, [r2, #0]
 80062aa:	4413      	add	r3, r2
 80062ac:	4a07      	ldr	r2, [pc, #28]	; (80062cc <kzmem_init_pool+0x6c>)
 80062ae:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	3301      	adds	r3, #1
 80062b4:	617b      	str	r3, [r7, #20]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	429a      	cmp	r2, r3
 80062be:	dcdc      	bgt.n	800627a <kzmem_init_pool+0x1a>
  }

  return 0;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	20040058 	.word	0x20040058

080062d0 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80062d6:	2300      	movs	r3, #0
 80062d8:	607b      	str	r3, [r7, #4]
 80062da:	e00c      	b.n	80062f6 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	4613      	mov	r3, r2
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	4413      	add	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4a08      	ldr	r2, [pc, #32]	; (8006308 <kzmem_init+0x38>)
 80062e8:	4413      	add	r3, r2
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7ff ffb8 	bl	8006260 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3301      	adds	r3, #1
 80062f4:	607b      	str	r3, [r7, #4]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d9ef      	bls.n	80062dc <kzmem_init+0xc>
  }
  return 0;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	2004001c 	.word	0x2004001c

0800630c <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006314:	2300      	movs	r3, #0
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	e027      	b.n	800636a <kzmem_alloc+0x5e>
    p = &pool[i];
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	4613      	mov	r3, r2
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4a16      	ldr	r2, [pc, #88]	; (8006380 <kzmem_alloc+0x74>)
 8006326:	4413      	add	r3, r2
 8006328:	613b      	str	r3, [r7, #16]
    if (size <= p->size - sizeof(kzmem_block)) {
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f1a3 0208 	sub.w	r2, r3, #8
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	429a      	cmp	r2, r3
 8006336:	d315      	bcc.n	8006364 <kzmem_alloc+0x58>
      if (p->free == NULL) { /* (EubNs) */
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d103      	bne.n	8006348 <kzmem_alloc+0x3c>
		kz_sysdown();
 8006340:	f7ff febe 	bl	80060c0 <kz_sysdown>
		return NULL;
 8006344:	2300      	movs	r3, #0
 8006346:	e016      	b.n	8006376 <kzmem_alloc+0x6a>
      }
      /* NXg */
      mp = p->free;
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	60fb      	str	r3, [r7, #12]
      p->free = p->free->next;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	609a      	str	r2, [r3, #8]
      mp->next = NULL;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	601a      	str	r2, [r3, #0]
      /*
       * p\CEubN\
       * CAhXD
       */
      return mp + 1;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	3308      	adds	r3, #8
 8006362:	e008      	b.n	8006376 <kzmem_alloc+0x6a>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	3301      	adds	r3, #1
 8006368:	617b      	str	r3, [r7, #20]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2b04      	cmp	r3, #4
 800636e:	d9d4      	bls.n	800631a <kzmem_alloc+0xe>
    }
  }

  /* wTCYi[Ev[ */
  kz_sysdown();
 8006370:	f7ff fea6 	bl	80060c0 <kz_sysdown>
  return NULL;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3718      	adds	r7, #24
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	2004001c 	.word	0x2004001c

08006384 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  /* O()EubN\ */
  mp = ((kzmem_block *)mem - 1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3b08      	subs	r3, #8
 8006390:	613b      	str	r3, [r7, #16]

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]
 8006396:	e018      	b.n	80063ca <kzmem_free+0x46>
    p = &pool[i];
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	4613      	mov	r3, r2
 800639c:	005b      	lsls	r3, r3, #1
 800639e:	4413      	add	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	4a0e      	ldr	r2, [pc, #56]	; (80063dc <kzmem_free+0x58>)
 80063a4:	4413      	add	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
    if (mp->size == p->size) {
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d107      	bne.n	80063c4 <kzmem_free+0x40>
      /* NXg */
      mp->next = p->free;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	601a      	str	r2, [r3, #0]
      p->free = mp;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	609a      	str	r2, [r3, #8]
      return;
 80063c2:	e007      	b.n	80063d4 <kzmem_free+0x50>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	3301      	adds	r3, #1
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	2b04      	cmp	r3, #4
 80063ce:	d9e3      	bls.n	8006398 <kzmem_free+0x14>
    }
  }

  kz_sysdown();
 80063d0:	f7ff fe76 	bl	80060c0 <kz_sysdown>
}
 80063d4:	3718      	adds	r7, #24
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	2004001c 	.word	0x2004001c

080063e0 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08c      	sub	sp, #48	; 0x30
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 80063fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006400:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8006402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006404:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8006406:	f107 0314 	add.w	r3, r7, #20
 800640a:	4619      	mov	r1, r3
 800640c:	2000      	movs	r0, #0
 800640e:	f7ff fe5f 	bl	80060d0 <kz_syscall>
  return param.un.run.ret;
 8006412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006414:	4618      	mov	r0, r3
 8006416:	3730      	adds	r7, #48	; 0x30
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <kz_exit>:

void kz_exit(void)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8006420:	2100      	movs	r1, #0
 8006422:	2001      	movs	r0, #1
 8006424:	f7ff fe54 	bl	80060d0 <kz_syscall>
}
 8006428:	bf00      	nop
 800642a:	bd80      	pop	{r7, pc}

0800642c <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b088      	sub	sp, #32
 8006430:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 8006432:	1d3b      	adds	r3, r7, #4
 8006434:	4619      	mov	r1, r3
 8006436:	2003      	movs	r0, #3
 8006438:	f7ff fe4a 	bl	80060d0 <kz_syscall>
  return param.un.sleep.ret;
 800643c:	687b      	ldr	r3, [r7, #4]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3720      	adds	r7, #32
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b088      	sub	sp, #32
 800644a:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 800644c:	1d3b      	adds	r3, r7, #4
 800644e:	4619      	mov	r1, r3
 8006450:	2005      	movs	r0, #5
 8006452:	f7ff fe3d 	bl	80060d0 <kz_syscall>
  return param.un.getid.ret;
 8006456:	687b      	ldr	r3, [r7, #4]
}
 8006458:	4618      	mov	r0, r3
 800645a:	3720      	adds	r7, #32
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <kz_chpri>:

int kz_chpri(int priority)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b08a      	sub	sp, #40	; 0x28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 800646c:	f107 030c 	add.w	r3, r7, #12
 8006470:	4619      	mov	r1, r3
 8006472:	2006      	movs	r0, #6
 8006474:	f7ff fe2c 	bl	80060d0 <kz_syscall>
  return param.un.chpri.ret;
 8006478:	693b      	ldr	r3, [r7, #16]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3728      	adds	r7, #40	; 0x28
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b08a      	sub	sp, #40	; 0x28
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 800648e:	f107 030c 	add.w	r3, r7, #12
 8006492:	4619      	mov	r1, r3
 8006494:	2007      	movs	r0, #7
 8006496:	f7ff fe1b 	bl	80060d0 <kz_syscall>
  //consdrv_send_write("malloc ");
  //consdrv_send_write_wrapper(param.un.kmalloc.ret);
  return param.un.kmalloc.ret;
 800649a:	693b      	ldr	r3, [r7, #16]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3728      	adds	r7, #40	; 0x28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <kz_kmfree>:

int kz_kmfree(void *p)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b08a      	sub	sp, #40	; 0x28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 80064b0:	f107 030c 	add.w	r3, r7, #12
 80064b4:	4619      	mov	r1, r3
 80064b6:	2008      	movs	r0, #8
 80064b8:	f7ff fe0a 	bl	80060d0 <kz_syscall>
  //consdrv_send_write("free ");
  //consdrv_send_write_wrapper(p);
  return param.un.kmfree.ret;
 80064bc:	693b      	ldr	r3, [r7, #16]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3728      	adds	r7, #40	; 0x28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b08c      	sub	sp, #48	; 0x30
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	4603      	mov	r3, r0
 80064ce:	60b9      	str	r1, [r7, #8]
 80064d0:	607a      	str	r2, [r7, #4]
 80064d2:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
 80064d6:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80064e0:	f107 0314 	add.w	r3, r7, #20
 80064e4:	4619      	mov	r1, r3
 80064e6:	2009      	movs	r0, #9
 80064e8:	f7ff fdf2 	bl	80060d0 <kz_syscall>
  return param.un.send.ret;
 80064ec:	6a3b      	ldr	r3, [r7, #32]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3730      	adds	r7, #48	; 0x30
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b08c      	sub	sp, #48	; 0x30
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	4603      	mov	r3, r0
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	607a      	str	r2, [r7, #4]
 8006502:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8006504:	7bfb      	ldrb	r3, [r7, #15]
 8006506:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8006510:	f107 0314 	add.w	r3, r7, #20
 8006514:	4619      	mov	r1, r3
 8006516:	200a      	movs	r0, #10
 8006518:	f7ff fdda 	bl	80060d0 <kz_syscall>
  return param.un.recv.ret;
 800651c:	6a3b      	ldr	r3, [r7, #32]
}
 800651e:	4618      	mov	r0, r3
 8006520:	3730      	adds	r7, #48	; 0x30
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b08a      	sub	sp, #40	; 0x28
 800652a:	af00      	add	r7, sp, #0
 800652c:	4603      	mov	r3, r0
 800652e:	6039      	str	r1, [r7, #0]
 8006530:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8006532:	88fb      	ldrh	r3, [r7, #6]
 8006534:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 800653a:	f107 030c 	add.w	r3, r7, #12
 800653e:	4619      	mov	r1, r3
 8006540:	200b      	movs	r0, #11
 8006542:	f7ff fdc5 	bl	80060d0 <kz_syscall>
  return param.un.setintr.ret;
 8006546:	697b      	ldr	r3, [r7, #20]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3728      	adds	r7, #40	; 0x28
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <kx_wakeup>:
}

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b08a      	sub	sp, #40	; 0x28
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 800655c:	f107 030c 	add.w	r3, r7, #12
 8006560:	4619      	mov	r1, r3
 8006562:	2004      	movs	r0, #4
 8006564:	f7ff fdce 	bl	8006104 <kz_srvcall>
  return param.un.wakeup.ret;
 8006568:	693b      	ldr	r3, [r7, #16]
}
 800656a:	4618      	mov	r0, r3
 800656c:	3728      	adds	r7, #40	; 0x28
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 800657a:	2312      	movs	r3, #18
 800657c:	603b      	str	r3, [r7, #0]
	
	for (i = 0; i < size; i++) {
 800657e:	2300      	movs	r3, #0
 8006580:	607b      	str	r3, [r7, #4]
 8006582:	e015      	b.n	80065b0 <pin_function_init+0x3c>
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8006584:	490e      	ldr	r1, [pc, #56]	; (80065c0 <pin_function_init+0x4c>)
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	4613      	mov	r3, r2
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	4413      	add	r3, r2
 800658e:	00db      	lsls	r3, r3, #3
 8006590:	440b      	add	r3, r1
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	4613      	mov	r3, r2
 8006598:	005b      	lsls	r3, r3, #1
 800659a:	4413      	add	r3, r2
 800659c:	00db      	lsls	r3, r3, #3
 800659e:	4a08      	ldr	r2, [pc, #32]	; (80065c0 <pin_function_init+0x4c>)
 80065a0:	4413      	add	r3, r2
 80065a2:	3304      	adds	r3, #4
 80065a4:	4619      	mov	r1, r3
 80065a6:	f7f9 ff61 	bl	800046c <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	3301      	adds	r3, #1
 80065ae:	607b      	str	r3, [r7, #4]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d3e5      	bcc.n	8006584 <pin_function_init+0x10>
	}
 80065b8:	bf00      	nop
 80065ba:	3708      	adds	r7, #8
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	08006b5c 	.word	0x08006b5c

080065c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80065c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80065fc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80065c8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80065ca:	e003      	b.n	80065d4 <LoopCopyDataInit>

080065cc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80065cc:	4b0c      	ldr	r3, [pc, #48]	; (8006600 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80065ce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80065d0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80065d2:	3104      	adds	r1, #4

080065d4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80065d4:	480b      	ldr	r0, [pc, #44]	; (8006604 <LoopForever+0xa>)
	ldr	r3, =_edata
 80065d6:	4b0c      	ldr	r3, [pc, #48]	; (8006608 <LoopForever+0xe>)
	adds	r2, r0, r1
 80065d8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80065da:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80065dc:	d3f6      	bcc.n	80065cc <CopyDataInit>
	ldr	r2, =_sbss
 80065de:	4a0b      	ldr	r2, [pc, #44]	; (800660c <LoopForever+0x12>)
	b	LoopFillZerobss
 80065e0:	e002      	b.n	80065e8 <LoopFillZerobss>

080065e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80065e2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80065e4:	f842 3b04 	str.w	r3, [r2], #4

080065e8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80065e8:	4b09      	ldr	r3, [pc, #36]	; (8006610 <LoopForever+0x16>)
	cmp	r2, r3
 80065ea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80065ec:	d3f9      	bcc.n	80065e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80065ee:	f000 f813 	bl	8006618 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80065f2:	f000 f873 	bl	80066dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80065f6:	f7fe ffd3 	bl	80055a0 <main>

080065fa <LoopForever>:

LoopForever:
    b LoopForever
 80065fa:	e7fe      	b.n	80065fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80065fc:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8006600:	08006d4c 	.word	0x08006d4c
	ldr	r0, =_sdata
 8006604:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8006608:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 800660c:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 8006610:	20080de4 	.word	0x20080de4

08006614 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006614:	e7fe      	b.n	8006614 <ADC1_IRQHandler>
	...

08006618 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800661c:	4a17      	ldr	r2, [pc, #92]	; (800667c <SystemInit+0x64>)
 800661e:	4b17      	ldr	r3, [pc, #92]	; (800667c <SystemInit+0x64>)
 8006620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006624:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006628:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800662c:	4a14      	ldr	r2, [pc, #80]	; (8006680 <SystemInit+0x68>)
 800662e:	4b14      	ldr	r3, [pc, #80]	; (8006680 <SystemInit+0x68>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f043 0301 	orr.w	r3, r3, #1
 8006636:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006638:	4b11      	ldr	r3, [pc, #68]	; (8006680 <SystemInit+0x68>)
 800663a:	2200      	movs	r2, #0
 800663c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800663e:	4a10      	ldr	r2, [pc, #64]	; (8006680 <SystemInit+0x68>)
 8006640:	4b0f      	ldr	r3, [pc, #60]	; (8006680 <SystemInit+0x68>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006648:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800664c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800664e:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <SystemInit+0x68>)
 8006650:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006654:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006656:	4a0a      	ldr	r2, [pc, #40]	; (8006680 <SystemInit+0x68>)
 8006658:	4b09      	ldr	r3, [pc, #36]	; (8006680 <SystemInit+0x68>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006660:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006662:	4b07      	ldr	r3, [pc, #28]	; (8006680 <SystemInit+0x68>)
 8006664:	2200      	movs	r2, #0
 8006666:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006668:	4b04      	ldr	r3, [pc, #16]	; (800667c <SystemInit+0x64>)
 800666a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800666e:	609a      	str	r2, [r3, #8]
#endif
}
 8006670:	bf00      	nop
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	e000ed00 	.word	0xe000ed00
 8006680:	40021000 	.word	0x40021000

08006684 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7f9 fdbf 	bl	8000210 <strlen>
 8006692:	4603      	mov	r3, r0
 8006694:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8006696:	2300      	movs	r3, #0
 8006698:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	6879      	ldr	r1, [r7, #4]
 800669e:	2001      	movs	r0, #1
 80066a0:	f000 f85c 	bl	800675c <_write>
 80066a4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80066a6:	2201      	movs	r2, #1
 80066a8:	490b      	ldr	r1, [pc, #44]	; (80066d8 <puts+0x54>)
 80066aa:	2001      	movs	r0, #1
 80066ac:	f000 f856 	bl	800675c <_write>
 80066b0:	4602      	mov	r2, r0
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4413      	add	r3, r2
 80066b6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	1c5a      	adds	r2, r3, #1
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d102      	bne.n	80066c8 <puts+0x44>
	{
		res = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
 80066c6:	e002      	b.n	80066ce <puts+0x4a>
	}
	else
	{
		res = EOF;
 80066c8:	f04f 33ff 	mov.w	r3, #4294967295
 80066cc:	617b      	str	r3, [r7, #20]
	}

	return res;
 80066ce:	697b      	ldr	r3, [r7, #20]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3718      	adds	r7, #24
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	080068a8 	.word	0x080068a8

080066dc <__libc_init_array>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	4e0d      	ldr	r6, [pc, #52]	; (8006714 <__libc_init_array+0x38>)
 80066e0:	4c0d      	ldr	r4, [pc, #52]	; (8006718 <__libc_init_array+0x3c>)
 80066e2:	1ba4      	subs	r4, r4, r6
 80066e4:	10a4      	asrs	r4, r4, #2
 80066e6:	2500      	movs	r5, #0
 80066e8:	42a5      	cmp	r5, r4
 80066ea:	d109      	bne.n	8006700 <__libc_init_array+0x24>
 80066ec:	4e0b      	ldr	r6, [pc, #44]	; (800671c <__libc_init_array+0x40>)
 80066ee:	4c0c      	ldr	r4, [pc, #48]	; (8006720 <__libc_init_array+0x44>)
 80066f0:	f000 f83c 	bl	800676c <_init>
 80066f4:	1ba4      	subs	r4, r4, r6
 80066f6:	10a4      	asrs	r4, r4, #2
 80066f8:	2500      	movs	r5, #0
 80066fa:	42a5      	cmp	r5, r4
 80066fc:	d105      	bne.n	800670a <__libc_init_array+0x2e>
 80066fe:	bd70      	pop	{r4, r5, r6, pc}
 8006700:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006704:	4798      	blx	r3
 8006706:	3501      	adds	r5, #1
 8006708:	e7ee      	b.n	80066e8 <__libc_init_array+0xc>
 800670a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800670e:	4798      	blx	r3
 8006710:	3501      	adds	r5, #1
 8006712:	e7f2      	b.n	80066fa <__libc_init_array+0x1e>
 8006714:	08006d44 	.word	0x08006d44
 8006718:	08006d44 	.word	0x08006d44
 800671c:	08006d44 	.word	0x08006d44
 8006720:	08006d48 	.word	0x08006d48

08006724 <memcpy>:
 8006724:	b510      	push	{r4, lr}
 8006726:	1e43      	subs	r3, r0, #1
 8006728:	440a      	add	r2, r1
 800672a:	4291      	cmp	r1, r2
 800672c:	d100      	bne.n	8006730 <memcpy+0xc>
 800672e:	bd10      	pop	{r4, pc}
 8006730:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006734:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006738:	e7f7      	b.n	800672a <memcpy+0x6>

0800673a <memset>:
 800673a:	4402      	add	r2, r0
 800673c:	4603      	mov	r3, r0
 800673e:	4293      	cmp	r3, r2
 8006740:	d100      	bne.n	8006744 <memset+0xa>
 8006742:	4770      	bx	lr
 8006744:	f803 1b01 	strb.w	r1, [r3], #1
 8006748:	e7f9      	b.n	800673e <memset+0x4>

0800674a <strcpy>:
 800674a:	4603      	mov	r3, r0
 800674c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006750:	f803 2b01 	strb.w	r2, [r3], #1
 8006754:	2a00      	cmp	r2, #0
 8006756:	d1f9      	bne.n	800674c <strcpy+0x2>
 8006758:	4770      	bx	lr
	...

0800675c <_write>:
 800675c:	4b02      	ldr	r3, [pc, #8]	; (8006768 <_write+0xc>)
 800675e:	2258      	movs	r2, #88	; 0x58
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	f04f 30ff 	mov.w	r0, #4294967295
 8006766:	4770      	bx	lr
 8006768:	20080de0 	.word	0x20080de0

0800676c <_init>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	bf00      	nop
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr

08006778 <_fini>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	bf00      	nop
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr
