{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543001786769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543001786772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 17:36:26 2018 " "Processing started: Fri Nov 23 17:36:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543001786772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001786772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001786772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543001787000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543001787000 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "fpga_urna.v(60) " "Verilog HDL Event Control warning at fpga_urna.v(60): event expression is a constant" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Analysis & Synthesis" 0 -1 1543001795422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga_urna.v(60) " "Verilog HDL information at fpga_urna.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543001795422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_urna.v 2 2 " "Using design file fpga_urna.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Urna_module " "Found entity 1: Urna_module" {  } { { "Urna_module.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/Urna_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543001795422 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_Urna " "Found entity 2: FPGA_Urna" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543001795422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543001795422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Urna " "Elaborating entity \"FPGA_Urna\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543001795424 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fpga_urna.v(63) " "Verilog HDL Case Statement warning at fpga_urna.v(63): incomplete case statement has no default case item" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543001795425 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_AUX fpga_urna.v(60) " "Verilog HDL Always Construct warning at fpga_urna.v(60): inferring latch(es) for variable \"REG_AUX\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543001795425 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] fpga_urna.v(29) " "Output port \"LEDG\[8\]\" at fpga_urna.v(29) has no driver" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..0\] fpga_urna.v(29) " "Output port \"LEDG\[6..0\]\" at fpga_urna.v(29) has no driver" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] fpga_urna.v(30) " "Output port \"LEDR\[9..1\]\" at fpga_urna.v(30) has no driver" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[0\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[0\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[1\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[1\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[2\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[2\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[3\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[3\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[4\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[4\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[5\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[5\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[6\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[6\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_AUX\[7\] fpga_urna.v(60) " "Inferred latch for \"REG_AUX\[7\]\" at fpga_urna.v(60)" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001795426 "|FPGA_Urna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Urna_module Urna_module:UrnaFPGA " "Elaborating entity \"Urna_module\" for hierarchy \"Urna_module:UrnaFPGA\"" {  } { { "fpga_urna.v" "UrnaFPGA" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543001795437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[0\] " "Latch REG_AUX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795924 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[1\] " "Latch REG_AUX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795924 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[2\] " "Latch REG_AUX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795924 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[3\] " "Latch REG_AUX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795924 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[4\] " "Latch REG_AUX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795924 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[5\] " "Latch REG_AUX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795925 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[6\] " "Latch REG_AUX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795925 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_AUX\[7\] " "Latch REG_AUX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543001795925 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543001795925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543001795967 "|FPGA_Urna|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543001795967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543001796048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543001796494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg " "Generated suppressed messages file D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001796519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543001796639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543001796639 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543001796698 "|FPGA_Urna|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543001796698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543001796698 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543001796698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543001796698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543001796698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543001796726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 17:36:36 2018 " "Processing ended: Fri Nov 23 17:36:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543001796726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543001796726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543001796726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543001796726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543001797793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543001797796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 17:36:37 2018 " "Processing started: Fri Nov 23 17:36:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543001797796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543001797796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Urna -c FPGA_Urna " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543001797796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543001797870 ""}
{ "Info" "0" "" "Project  = FPGA_Urna" {  } {  } 0 0 "Project  = FPGA_Urna" 0 0 "Fitter" 0 0 1543001797871 ""}
{ "Info" "0" "" "Revision = FPGA_Urna" {  } {  } 0 0 "Revision = FPGA_Urna" 0 0 "Fitter" 0 0 1543001797871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543001797957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543001797957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Urna EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FPGA_Urna\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543001797963 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1543001798037 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1543001798037 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543001798345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543001798349 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543001798405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543001798405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543001798407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543001798407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543001798407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543001798407 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543001798407 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543001798407 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543001798408 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543001799344 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_Urna.SDC " "Reading SDC File: 'FPGA_Urna.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543001799344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1543001799345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543001799345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543001799347 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543001799348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux8~0  " "Automatically promoted node Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543001799359 ""}  } { { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543001799359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543001799586 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543001799587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543001799587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543001799587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543001799588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543001799588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543001799588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543001799589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543001799589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543001799589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543001799589 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543001799648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543001799651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543001801554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543001801675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543001801709 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543001804199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543001804199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543001804397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543001807038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543001807038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543001807636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543001807636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543001807639 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543001807757 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543001807766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543001807990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543001807990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543001808196 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543001808751 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "22 Cyclone IV E " "22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "fpga_urna.v" "" { Text "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/fpga_urna.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543001809099 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543001809099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.fit.smsg " "Generated suppressed messages file D:/GitHub Clones/Urna-Maquina-Estados-TP3_ISL/Implementação em FPGA/CodeGenerated/DE2_115/FPGA_Urna/FPGA_Urna.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543001809147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1482 " "Peak virtual memory: 1482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543001809436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 17:36:49 2018 " "Processing ended: Fri Nov 23 17:36:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543001809436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543001809436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543001809436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543001809436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543001810381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543001810384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 17:36:50 2018 " "Processing started: Fri Nov 23 17:36:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543001810384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543001810384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Urna -c FPGA_Urna " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543001810384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543001810613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543001812877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543001812976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543001813233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 17:36:53 2018 " "Processing ended: Fri Nov 23 17:36:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543001813233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543001813233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543001813233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543001813233 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543001813875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543001814301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543001814304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 17:36:54 2018 " "Processing started: Fri Nov 23 17:36:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543001814304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Urna -c FPGA_Urna " "Command: quartus_sta FPGA_Urna -c FPGA_Urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814304 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1543001814381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814485 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814549 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814549 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814936 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_Urna.SDC " "Reading SDC File: 'FPGA_Urna.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543001814962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[1\] SW\[1\] " "create_clock -period 1.000 -name SW\[1\] SW\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543001814962 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814963 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543001814964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543001814973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543001814998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001814998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.280 " "Worst-case setup slack is -3.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280             -24.862 SW\[1\]  " "   -3.280             -24.862 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404             -74.893 KEY\[0\]  " "   -2.404             -74.893 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KEY\[0\]  " "    0.440               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 SW\[1\]  " "    1.697               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 KEY\[0\]  " "   -3.000             -68.535 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543001815249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543001815555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.035 " "Worst-case setup slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035             -22.865 SW\[1\]  " "   -3.035             -22.865 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -65.275 KEY\[0\]  " "   -2.136             -65.275 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 KEY\[0\]  " "    0.387               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 SW\[1\]  " "    1.488               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.535 KEY\[0\]  " "   -3.000             -68.535 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[1\]  " "   -3.000              -3.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815780 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543001815884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543001815953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.952 " "Worst-case setup slack is -1.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952             -14.769 SW\[1\]  " "   -1.952             -14.769 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648             -11.624 KEY\[0\]  " "   -0.648             -11.624 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 KEY\[0\]  " "    0.201               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 SW\[1\]  " "    0.588               0.000 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.588 KEY\[0\]  " "   -3.000             -79.588 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.904 SW\[1\]  " "   -3.000              -6.904 SW\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543001815984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001815984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001816397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001816398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543001816516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 17:36:56 2018 " "Processing ended: Fri Nov 23 17:36:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543001816516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543001816516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543001816516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001816516 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus Prime Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543001817194 ""}
