Analysis & Synthesis report for GRP-ReCOP
Sat May 06 20:42:19 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ControlUnit:b2v_inst|state
 11. State Machine - |top|ControlUnit:b2v_inst|next_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_b274:auto_generated
 20. Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated
 21. Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated
 22. Parameter Settings for User Entity Instance: regfile:b2v_inst4
 23. Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ALU:b2v_inst7
 25. Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_0
 26. Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_1
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "memory_interface:b2v_inst5|memory_block:memory_test"
 29. Port Connectivity Checks: "IR:b2v_inst3"
 30. Port Connectivity Checks: "PC:b2v_inst2"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 06 20:42:19 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; GRP-ReCOP                                       ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 115                                             ;
; Total pins                      ; 21                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 66,048                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; GRP-ReCOP          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                    ; Library ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; top.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd                       ;         ;
; MAX.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd                       ;         ;
; ALU.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd                       ;         ;
; RegFile.vhd                                     ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd                   ;         ;
; PC.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd                        ;         ;
; memory_interface.vhd                            ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd          ;         ;
; IR.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd                        ;         ;
; ControlUnit.vhd                                 ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd               ;         ;
; memory_block/memory_block.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd ;         ;
; zRegister.vhd                                   ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd                 ;         ;
; signalRegisters.vhd                             ; yes             ; User VHDL File                         ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd           ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;         ;
; aglobal181.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;         ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                    ;         ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                    ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;         ;
; db/altsyncram_b274.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_b274.tdf        ;         ;
; /users/epik990/documents/compsys701/testing.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/epik990/documents/compsys701/testing.mif                                                                                 ;         ;
; db/altsyncram_bio1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf        ;         ;
+-------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 244            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 369            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 106            ;
;     -- 5 input functions                    ; 83             ;
;     -- 4 input functions                    ; 58             ;
;     -- <=3 input functions                  ; 117            ;
;                                             ;                ;
; Dedicated logic registers                   ; 115            ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 66048          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 163            ;
; Total fan-out                               ; 2760           ;
; Average fan-out                             ; 4.81           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |top                                         ; 369 (1)             ; 115 (0)                   ; 66048             ; 0          ; 21   ; 0            ; |top                                                                                                                    ; top              ; work         ;
;    |ALU:b2v_inst7|                           ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ALU:b2v_inst7                                                                                                      ; ALU              ; work         ;
;    |ControlUnit:b2v_inst|                    ; 46 (46)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ControlUnit:b2v_inst                                                                                               ; ControlUnit      ; work         ;
;    |IR:b2v_inst3|                            ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|IR:b2v_inst3                                                                                                       ; IR               ; work         ;
;    |Max:b2v_inst9|                           ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|Max:b2v_inst9                                                                                                      ; Max              ; work         ;
;    |PC:b2v_inst2|                            ; 37 (37)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PC:b2v_inst2                                                                                                       ; PC               ; work         ;
;    |memory_interface:b2v_inst5|              ; 50 (50)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5                                                                                         ; memory_interface ; work         ;
;       |memory_block:memory_test|             ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|memory_block:memory_test                                                                ; memory_block     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_b274:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_b274:auto_generated ; altsyncram_b274  ; work         ;
;    |regfile:b2v_inst4|                       ; 150 (150)           ; 66 (66)                   ; 512               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4                                                                                                  ; regfile          ; work         ;
;       |altsyncram:regs_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_0                                                                            ; altsyncram       ; work         ;
;          |altsyncram_bio1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated                                             ; altsyncram_bio1  ; work         ;
;       |altsyncram:regs_rtl_1|                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_1                                                                            ; altsyncram       ; work         ;
;          |altsyncram_bio1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated                                             ; altsyncram_bio1  ; work         ;
;    |signalRegisters:signal_registers|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|signalRegisters:signal_registers                                                                                   ; signalRegisters  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_b274:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; C:\Users\epik990\Documents\compsys701\testing.mif ;
; regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                              ;
; regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|memory_interface:b2v_inst5|memory_block:memory_test ; memory_block/memory_block.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ControlUnit:b2v_inst|state                                                                                                  ;
+--------------+----------+-------------+----------+----------+-------------+------------+--------------+---------+----------+----------+----------+
; Name         ; state.E2 ; state.E1bis ; state.E1 ; state.E0 ; state.Test2 ; state.Test ; state.R_HOLD ; state.R ; state.T2 ; state.T1 ; state.T0 ;
+--------------+----------+-------------+----------+----------+-------------+------------+--------------+---------+----------+----------+----------+
; state.T0     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0            ; 0       ; 0        ; 0        ; 0        ;
; state.T1     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0            ; 0       ; 0        ; 1        ; 1        ;
; state.T2     ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0            ; 0       ; 1        ; 0        ; 1        ;
; state.R      ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0            ; 1       ; 0        ; 0        ; 1        ;
; state.R_HOLD ; 0        ; 0           ; 0        ; 0        ; 0           ; 0          ; 1            ; 0       ; 0        ; 0        ; 1        ;
; state.Test   ; 0        ; 0           ; 0        ; 0        ; 0           ; 1          ; 0            ; 0       ; 0        ; 0        ; 1        ;
; state.Test2  ; 0        ; 0           ; 0        ; 0        ; 1           ; 0          ; 0            ; 0       ; 0        ; 0        ; 1        ;
; state.E0     ; 0        ; 0           ; 0        ; 1        ; 0           ; 0          ; 0            ; 0       ; 0        ; 0        ; 1        ;
; state.E1     ; 0        ; 0           ; 1        ; 0        ; 0           ; 0          ; 0            ; 0       ; 0        ; 0        ; 1        ;
; state.E1bis  ; 0        ; 1           ; 0        ; 0        ; 0           ; 0          ; 0            ; 0       ; 0        ; 0        ; 1        ;
; state.E2     ; 1        ; 0           ; 0        ; 0        ; 0           ; 0          ; 0            ; 0       ; 0        ; 0        ; 1        ;
+--------------+----------+-------------+----------+----------+-------------+------------+--------------+---------+----------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ControlUnit:b2v_inst|next_state                                                                                                                                                         ;
+-------------------+---------------+------------------+---------------+---------------+------------------+-----------------+-------------------+--------------+---------------+---------------+---------------+
; Name              ; next_state.E2 ; next_state.E1bis ; next_state.E1 ; next_state.E0 ; next_state.Test2 ; next_state.Test ; next_state.R_HOLD ; next_state.R ; next_state.T2 ; next_state.T1 ; next_state.T0 ;
+-------------------+---------------+------------------+---------------+---------------+------------------+-----------------+-------------------+--------------+---------------+---------------+---------------+
; next_state.T0     ; 0             ; 0                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 0             ;
; next_state.T1     ; 0             ; 0                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 1             ; 1             ;
; next_state.T2     ; 0             ; 0                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 1             ; 0             ; 1             ;
; next_state.R      ; 0             ; 0                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 1            ; 0             ; 0             ; 1             ;
; next_state.R_HOLD ; 0             ; 0                ; 0             ; 0             ; 0                ; 0               ; 1                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.Test   ; 0             ; 0                ; 0             ; 0             ; 0                ; 1               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.Test2  ; 0             ; 0                ; 0             ; 0             ; 1                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.E0     ; 0             ; 0                ; 0             ; 1             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.E1     ; 0             ; 0                ; 1             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.E1bis  ; 0             ; 1                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
; next_state.E2     ; 1             ; 0                ; 0             ; 0             ; 0                ; 0               ; 0                 ; 0            ; 0             ; 0             ; 1             ;
+-------------------+---------------+------------------+---------------+---------------+------------------+-----------------+-------------------+--------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; memory_interface:b2v_inst5|address_a_temp[0]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[1]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[2]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[3]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[4]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[5]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[6]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[7]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[8]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[9]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[10]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_a_temp[11]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[0]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[1]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; ControlUnit:b2v_inst|pc_mux_select[0]               ; ControlUnit:b2v_inst|Selector1 ; yes                    ;
; ControlUnit:b2v_inst|pc_mux_select[1]               ; ControlUnit:b2v_inst|Selector1 ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[2]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[3]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[4]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[5]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[6]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[7]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[8]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[9]        ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[10]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; memory_interface:b2v_inst5|address_b_temp[11]       ; ControlUnit:b2v_inst|mem_sel   ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+----------------------------------------+-----------------------------------------------------------+
; Register name                          ; Reason for Removal                                        ;
+----------------------------------------+-----------------------------------------------------------+
; ControlUnit:b2v_inst|clear_pd          ; Merged with ControlUnit:b2v_inst|\resetprocessor:flipflop ;
; ControlUnit:b2v_inst|next_state.T0     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.T1     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.T2     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.R      ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.R_HOLD ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.Test   ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.Test2  ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.E0     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.E1     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.E1bis  ; Lost fanout                                               ;
; ControlUnit:b2v_inst|next_state.E2     ; Lost fanout                                               ;
; ControlUnit:b2v_inst|state.E1          ; Merged with ControlUnit:b2v_inst|state.E0                 ;
; ControlUnit:b2v_inst|state.E1bis       ; Merged with ControlUnit:b2v_inst|state.E0                 ;
; ControlUnit:b2v_inst|state.E2          ; Merged with ControlUnit:b2v_inst|state.E0                 ;
; ControlUnit:b2v_inst|state.R           ; Merged with ControlUnit:b2v_inst|state.E0                 ;
; ControlUnit:b2v_inst|state.E0          ; Stuck at GND due to stuck port data_in                    ;
; ControlUnit:b2v_inst|state.R_HOLD      ; Stuck at GND due to stuck port data_in                    ;
; PC:b2v_inst2|pc_reg[12..15]            ; Lost fanout                                               ;
; Total Number of Removed Registers = 22 ;                                                           ;
+----------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+-------------------------------+---------------------------+---------------------------------------------------------------------------+
; PC:b2v_inst2|pc_reg[15]       ; Lost Fanouts              ; PC:b2v_inst2|pc_reg[14], PC:b2v_inst2|pc_reg[13], PC:b2v_inst2|pc_reg[12] ;
; ControlUnit:b2v_inst|state.E0 ; Stuck at GND              ; ControlUnit:b2v_inst|state.R_HOLD                                         ;
;                               ; due to stuck port data_in ;                                                                           ;
+-------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 115   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 55    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                             ;
+-----------------------------------------+------------------------------+
; Register Name                           ; RAM Name                     ;
+-----------------------------------------+------------------------------+
; regfile:b2v_inst4|regs_rtl_0_bypass[0]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[1]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[2]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[3]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[4]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[5]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[6]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[7]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[8]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[9]  ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[10] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[11] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[12] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[13] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[14] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[15] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[16] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[17] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[18] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[19] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[20] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[21] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[22] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[23] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_0_bypass[24] ; regfile:b2v_inst4|regs_rtl_0 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[0]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[1]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[2]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[3]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[4]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[5]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[6]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[7]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[8]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[9]  ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[10] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[11] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[12] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[13] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[14] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[15] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[16] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[17] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[18] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[19] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[20] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[21] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[22] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[23] ; regfile:b2v_inst4|regs_rtl_1 ;
; regfile:b2v_inst4|regs_rtl_1_bypass[24] ; regfile:b2v_inst4|regs_rtl_1 ;
+-----------------------------------------+------------------------------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+--------------------------------------------+------------------------------+------+
; Register Name                              ; Megafunction                 ; Type ;
+--------------------------------------------+------------------------------+------+
; IR:b2v_inst3|temp_IR[0..3]                 ; regfile:b2v_inst4|regs_rtl_0 ; RAM  ;
; regfile:b2v_inst4|regs[0..9,11..15][0..15] ; regfile:b2v_inst4|regs_rtl_1 ; RAM  ;
+--------------------------------------------+------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PC:b2v_inst2|pc_reg[12]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|address_control[0]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|ControlUnit:b2v_inst|state                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|ControlUnit:b2v_inst|ALU_Opcode[0]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|memory_interface:b2v_inst5|temp_address[9] ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|PC:b2v_inst2|pc_temp                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|ALU:b2v_inst7|ALU_in1[9]                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |top|regfile:b2v_inst4|z[14]                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |top|regfile:b2v_inst4|z[5]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_b274:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:b2v_inst4|altsyncram:regs_rtl_1|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:b2v_inst4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                    ;
+------------------------------------+---------------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ; Untyped                                 ;
; WIDTH_A                            ; 16                                                ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                                                ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                                              ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                 ;
; WIDTH_B                            ; 16                                                ; Signed Integer                          ;
; WIDTHAD_B                          ; 12                                                ; Signed Integer                          ;
; NUMWORDS_B                         ; 4096                                              ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0                                            ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                            ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                            ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                                 ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                 ;
; INIT_FILE                          ; C:\Users\epik990\Documents\compsys701\testing.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                            ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                            ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b274                                   ; Untyped                                 ;
+------------------------------------+---------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:b2v_inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; add_opcode     ; 00    ; Unsigned Binary                   ;
; sub_opcode     ; 01    ; Unsigned Binary                   ;
; subv_opcode    ; 01    ; Unsigned Binary                   ;
; and_opcode     ; 10    ; Unsigned Binary                   ;
; or_opcode      ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Untyped                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Untyped                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:b2v_inst4|altsyncram:regs_rtl_1 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Untyped                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Untyped                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                   ;
; Entity Instance                           ; memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; regfile:b2v_inst4|altsyncram:regs_rtl_0                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; regfile:b2v_inst4|altsyncram:regs_rtl_1                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_interface:b2v_inst5|memory_block:memory_test" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "IR:b2v_inst3" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "PC:b2v_inst2" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 115                         ;
;     ENA               ; 55                          ;
;     plain             ; 60                          ;
; arriav_lcell_comb     ; 369                         ;
;     arith             ; 39                          ;
;         1 data inputs ; 22                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 325                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 106                         ;
; boundary_port         ; 21                          ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat May 06 20:42:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-bdf_type File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 31
    Info (12023): Found entity 1: top File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file max.vhd
    Info (12022): Found design unit 1: Max-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd Line: 14
    Info (12023): Found entity 1: Max File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd Line: 35
    Info (12023): Found entity 1: ALU File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clock/sys_clock/synthesis/sys_clock.vhd
    Info (12022): Found design unit 1: sys_clock-rtl File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd Line: 15
    Info (12023): Found entity 1: sys_clock File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file clock/sys_clock/synthesis/submodules/verbosity_pkg.sv
    Info (12022): Found design unit 1: verbosity_pkg (SystemVerilog) (sys_clock) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv
    Info (12023): Found entity 1: altera_avalon_clock_source File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 35
    Info (12023): Found entity 1: regfile File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc_tb.vhd
    Info (12022): Found design unit 1: PC_TB-behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd Line: 7
    Info (12023): Found entity 1: PC_TB File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd Line: 29
    Info (12023): Found entity 1: PC File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file opdec.vhd
Info (12021): Found 0 design units, including 0 entities, in source file mi.vhd
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 24
    Info (12023): Found entity 1: memory_interface File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 22
    Info (12023): Found entity 1: IR File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 38
    Info (12023): Found entity 1: ControlUnit File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd
    Info (12022): Found design unit 1: memory_block-SYN File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 58
    Info (12023): Found entity 1: memory_block File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file zregister.vhd
    Info (12022): Found design unit 1: zRegister-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd Line: 13
    Info (12023): Found entity 1: zRegister File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signalregisters.vhd
    Info (12022): Found design unit 1: signalRegisters-behaviour File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd Line: 17
    Info (12023): Found entity 1: signalRegisters File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at top.vhd(211): used explicit default value for signal "reset" because signal was never assigned a value File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 211
Info (12128): Elaborating entity "signalRegisters" for hierarchy "signalRegisters:signal_registers" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 236
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:b2v_inst" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 248
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal "cu_selx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal "cu_selz" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(29): used implicit default value for signal "CarryIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at ControlUnit.vhd(41): object "next_state" assigned a value but never read File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 41
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(86): inferring latch(es) for signal or variable "next_state_op", which holds its previous value in one or more paths through the process File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(86): inferring latch(es) for signal or variable "pc_mux_select", which holds its previous value in one or more paths through the process File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "pc_mux_select[0]" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "pc_mux_select[1]" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.E2" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.E1bis" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.E1" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.E0" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.Test2" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.Test" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.R_HOLD" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.R" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.T2" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.T1" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (10041): Inferred latch for "next_state_op.T0" at ControlUnit.vhd(86) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (12128): Elaborating entity "PC" for hierarchy "PC:b2v_inst2" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 275
Info (12128): Elaborating entity "IR" for hierarchy "IR:b2v_inst3" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 286
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:b2v_inst4" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 299
Warning (10540): VHDL Signal Declaration warning at RegFile.vhd(41): used explicit default value for signal "er_temp" because signal was never assigned a value File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at RegFile.vhd(42): used explicit default value for signal "mem_hp_low" because signal was never assigned a value File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd Line: 42
Info (12128): Elaborating entity "memory_interface" for hierarchy "memory_interface:b2v_inst5" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 322
Info (10041): Inferred latch for "address_b_temp[0]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[1]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[2]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[3]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[4]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[5]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[6]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[7]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[8]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[9]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[10]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_b_temp[11]" at memory_interface.vhd(57) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
Info (10041): Inferred latch for "address_a_temp[0]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[1]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[2]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[3]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[4]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[5]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[6]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[7]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[8]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[9]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[10]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[11]" at memory_interface.vhd(56) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "temp_address[0]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[1]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[2]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[3]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[4]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[5]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[6]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[7]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[8]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[9]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[10]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (10041): Inferred latch for "temp_address[11]" at memory_interface.vhd(51) File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Info (12128): Elaborating entity "memory_block" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 67
Info (12133): Instantiated megafunction "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "C:\Users\epik990\Documents\compsys701\testing.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b274.tdf
    Info (12023): Found entity 1: altsyncram_b274 File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_b274.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b274" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_b274:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst7" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 336
Info (12128): Elaborating entity "zRegister" for hierarchy "zRegister:b2v_inst8" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 354
Info (12128): Elaborating entity "Max" for hierarchy "Max:b2v_inst9" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 360
Warning (276020): Inferred RAM node "regfile:b2v_inst4|regs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "regfile:b2v_inst4|regs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[1]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[2]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[3]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[4]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[5]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[6]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[7]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[8]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[9]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[10]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[11]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|temp_address[0]" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 51
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T1_433" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T0_441" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.Test_409" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.Test2_401" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Warning (14026): LATCH primitive "ControlUnit:b2v_inst|next_state_op.T2_425" is permanently enabled File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:b2v_inst4|regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:b2v_inst4|regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "regfile:b2v_inst4|altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "regfile:b2v_inst4|altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf
    Info (12023): Found entity 1: altsyncram_bio1 File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[0] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[1] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[2] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[3] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[4] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[5] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[6] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[7] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[8] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[9] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[10] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_a_temp[11] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[0] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[1] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch ControlUnit:b2v_inst|pc_mux_select[0] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst|state.T2 File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 40
Warning (13012): Latch ControlUnit:b2v_inst|pc_mux_select[1] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst|state.T2 File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd Line: 40
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[2] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[3] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[4] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[5] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[6] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[7] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[8] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[9] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[10] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Warning (13012): Latch memory_interface:b2v_inst5|address_b_temp[11] has unsafe behavior File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3|temp_IR[14] File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 12 assignments for entity "altera_avalon_clock_source" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "sys_clock" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 28
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd Line: 28
Info (21057): Implemented 544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 475 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Sat May 06 20:42:19 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:18


