# WEEK 4
<!--
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—
â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•
â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•â•šâ•â•â•â•â•â• â•šâ•â•  â•šâ•â• â•šâ•â•â•â•â•â•
-->
<div align="center">
  
<img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&height=105&section=header&text=OVERVIEW-OF-CMOS-CIRCUIT-DESIGN&fontSize=38&fontAlign=50&fontColor=F7F7F7" width="100%">
## ğŸ¯ OBJECTIVE
Bridge transistor-level physics with STA timing analysis through hands-on SPICE 
simulation and CMOS design principles using sky130 technology.

## ğŸ“¥ WORKSHOP RESOURCES
- Repository: kunalg123/sky130CircuitDesignWorkshop
- Platform: VSDIAT
- Technology: sky130 PDK

## ğŸ”¬ TASK COMPONENTS

### 1. ğŸ“Š MOSFET I-V CHARACTERIZATION
- Simulate NMOS Id vs Vds curves for different Vgs values
- Identify linear and saturation regions
- Understand MOSFET operating regions

### 2. ğŸ” THRESHOLD VOLTAGE EXTRACTION  
- Extract Vt using linear extrapolation method
- Analyze short-channel effects and velocity saturation
- Study modern device limitations

### 3. âš¡ CMOS INVERTER ANALYSIS
- Build and simulate CMOS inverter
- Plot Voltage Transfer Characteristic (VTC)
- Extract switching threshold (Vm)

### 4. â° TRANSIENT TIMING ANALYSIS
- Measure rise/fall propagation delays
- Analyze timing at Vdd/2 crossing points
- Characterize dynamic behavior

### 5. ğŸ›¡ï¸ NOISE MARGIN CALCULATION
- Determine VIL, VIH, VOL, VOH from VTC
- Compute NML and NMH
- Evaluate circuit robustness

### 6. ğŸ“ˆ VARIATION STUDIES
- Analyze Vdd scaling effects
- Study W/L ratio impacts
- Evaluate process and environmental variations

## ğŸ“‹ DELIVERABLES

### âœ… Technical Documentation
- Introduction and background for each experiment
- Complete SPICE netlists
- Annotated plots and figures
- Summary tables of extracted parameters
- Physics-based observations and analysis
- STA correlations and timing implications

### âœ… Key Metrics to Extract
- Threshold voltage (Vt)
- Propagation delays (tphl, tplh)
- Noise margins (NML, NMH)
- Variation impacts on performance

## ğŸ“ LEARNING OUTCOMES
- âœ… MOSFET operation and characterization
- âœ… CMOS inverter static/dynamic behavior
- âœ… Noise margin analysis and calculation
- âœ… Variation impact assessment
- âœ… Device physics to STA timing correlations

## ğŸ’¼ PROFESSIONAL SKILLS DEVELOPED
- âœ… SPICE simulation and netlist development
- âœ… Device characterization methodologies
- âœ… Statistical analysis techniques
- âœ… Design trade-off evaluation
- âœ… Technical documentation and reporting
