[
  {
    "id" : "f4b7b5b3-2d36-4332-81dc-7fc14ab77a08",
    "prId" : 30578,
    "prUrl" : "https://github.com/tensorflow/tensorflow/pull/30578#pullrequestreview-260725233",
    "prSource" : "GitHub",
    "comments" : [
      {
        "id" : "13ad9901-d4fd-467d-bbdf-f39bfa7212aa",
        "parentId" : null,
        "authorId" : "1223b96d-efd5-4254-9e4f-f359308f8df2",
        "body" : "Would it make sense to implement this as a loop?",
        "createdAt" : "2019-07-11T09:19:16Z",
        "updatedAt" : "2019-07-11T09:19:16Z",
        "lastEditedBy" : "1223b96d-efd5-4254-9e4f-f359308f8df2",
        "tags" : [
        ]
      },
      {
        "id" : "4febe7cd-7a11-4ce0-b1d3-7b736cb4d547",
        "parentId" : "13ad9901-d4fd-467d-bbdf-f39bfa7212aa",
        "authorId" : "80b3505d-f76d-48ab-b8fe-fe7925204b98",
        "body" : "probably.  Can we make that change as a follow-up PR?\r\n\r\nWe are in the process of debugging why the CUDA version of the implementation does not work on ROCm, and the idea is to file a follow-up PR with an implementation that works both on ROCm and CUDA platforms (or atleast have a better understanding of why it does not work).\r\n",
        "createdAt" : "2019-07-11T14:11:37Z",
        "updatedAt" : "2019-07-11T14:11:37Z",
        "lastEditedBy" : "80b3505d-f76d-48ab-b8fe-fe7925204b98",
        "tags" : [
        ]
      }
    ],
    "commit" : "60e79a2689cb90ea83b56517faa90da5daa95eb5",
    "line" : 95,
    "diffHunk" : "@@ -1,1 +192,196 @@  }\n#elif TENSORFLOW_USE_ROCM\n  if (thread_index < 16) s_data[thread_index] += s_data[thread_index + 16];\n  if (thread_index < 8) s_data[thread_index] += s_data[thread_index + 8];\n  if (thread_index < 4) s_data[thread_index] += s_data[thread_index + 4];"
  }
]