{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607974959378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607974959386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 20:42:38 2020 " "Processing started: Mon Dec 14 20:42:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607974959386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607974959386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dev_fonctions_barreFranche -c DFBF " "Command: quartus_sta dev_fonctions_barreFranche -c DFBF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607974959386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607974959597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607974960061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607974960062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DFBF.sdc " "Synopsys Design Constraints File file not found: 'DFBF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607974960401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960401 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " "create_clock -period 1.000 -name UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607974960402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607974960402 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX:uart\|TX_data_valid UART_TX:uart\|TX_data_valid " "create_clock -period 1.000 -name UART_TX:uart\|TX_data_valid UART_TX:uart\|TX_data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607974960402 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607974960402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607974960404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607974960406 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607974960406 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607974960422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607974960453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607974960453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.531 " "Worst-case setup slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -21.580 clock  " "   -2.531             -21.580 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119             -10.939 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -1.119             -10.939 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.466 UART_TX:uart\|TX_data_valid  " "   -0.295              -0.466 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clock  " "    0.323               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 UART_TX:uart\|TX_data_valid  " "    0.357               0.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "    0.358               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974960488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974960499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 clock  " "   -3.000             -21.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 UART_TX:uart\|TX_data_valid  " "   -1.000              -3.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974960512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974960512 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607974960631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607974960659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607974961100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607974961158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607974961174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607974961174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.172 " "Worst-case setup slack is -2.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.172             -17.252 clock  " "   -2.172             -17.252 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -8.660 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -0.931              -8.660 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.196 UART_TX:uart\|TX_data_valid  " "   -0.158              -0.196 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clock  " "    0.278               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "    0.312               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 UART_TX:uart\|TX_data_valid  " "    0.312               0.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974961221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974961232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.000 clock  " "   -3.000             -21.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 UART_TX:uart\|TX_data_valid  " "   -1.000              -3.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961241 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607974961348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607974961439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607974961440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607974961440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.982 " "Worst-case setup slack is -0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982              -4.712 clock  " "   -0.982              -4.712 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -1.437 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -0.175              -1.437 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 UART_TX:uart\|TX_data_valid  " "    0.274               0.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clock  " "    0.138               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART_TX:uart\|TX_data_valid  " "    0.186               0.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "    0.187               0.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974961486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607974961503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.977 clock  " "   -3.000             -21.977 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK  " "   -1.000             -13.000 UART_TX:uart\|DIVIDER:data_Tx_freq\|subCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 UART_TX:uart\|TX_data_valid  " "   -1.000              -3.000 UART_TX:uart\|TX_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607974961542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607974961542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607974962282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607974962283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607974962479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 20:42:42 2020 " "Processing ended: Mon Dec 14 20:42:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607974962479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607974962479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607974962479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607974962479 ""}
