
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105111                       # Number of seconds simulated
sim_ticks                                105110972394                       # Number of ticks simulated
final_tick                               634748689704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 275247                       # Simulator instruction rate (inst/s)
host_op_rate                                   354209                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6696497                       # Simulator tick rate (ticks/s)
host_mem_usage                               16942392                       # Number of bytes of host memory used
host_seconds                                 15696.41                       # Real time elapsed on the host
sim_insts                                  4320387831                       # Number of instructions simulated
sim_ops                                    5559808110                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2412928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1594112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2646272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       703360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7363328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1741056                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1741056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        20674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5495                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 57526                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13602                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13602                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22956005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15165990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25175982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6691594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70052896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              63324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16563980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16563980                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16563980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22956005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15165990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25175982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6691594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86616875                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252064683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21417475                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17440965                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918995                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8817834                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8139685                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235727                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87177                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193741211                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120552876                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21417475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10375412                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25477030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5746087                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9240474                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11853072                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232254597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206777567     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725538      1.17%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140272      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311281      1.00%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951864      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107805      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758244      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931493      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550533      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232254597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084968                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.478262                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191399321                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11621330                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25335552                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109029                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3789361                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650263                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6521                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145481027                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51623                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3789361                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191656667                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7917711                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2544329                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25188219                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158298                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145264798                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2920                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424322                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569910                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        40960                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203268116                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677003737                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677003737                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34817410                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33639                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17559                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3615395                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296474                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1687485                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144752838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137435857                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83405                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20228864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41365337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1479                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232254597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174195046     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24509284     10.55%     85.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12392062      5.34%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988497      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570414      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582805      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186462      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777711      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52316      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232254597                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961338     75.47%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144217     11.32%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168251     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113946816     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016828      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651315      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804818      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137435857                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545240                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1273806                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009268                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508483522                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165016028                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133623362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138709663                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154018                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1830376                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140445                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3789361                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7161106                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       287008                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144786477                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981976                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850011                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17559                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12604                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066487                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215491                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134850262                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519183                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585595                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323275                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245371                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804092                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534983                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133625437                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133623362                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79404456                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213714037                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530115                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371545                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22330948                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943133                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228465236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178667385     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23337290     10.21%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838665      4.74%     93.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818962      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656734      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545853      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534943      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094234      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971170      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228465236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971170                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370291377                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293384022                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19810086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.520647                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.520647                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396724                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396724                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609729829                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184125079                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138195532                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252064683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18784904                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16674055                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1620073                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9841350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9600451                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1196932                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46866                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202252755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106322098                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18784904                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10797383                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21511626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4955061                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2234323                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12371501                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1614642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229325212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207813586     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          980048      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1819334      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1579212      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3177928      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3832002      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          922960      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          506007      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8694135      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229325212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.421805                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200731683                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3770624                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21478499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22246                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3322159                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1846107                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119792624                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3322159                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200975034                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1891859                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1139451                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21248062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       748639                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119690035                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77110                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       466192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158120782                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    541292026                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    541292026                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130746904                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27373878                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16532                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8273                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2313398                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20765047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3702996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66067                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       832019                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119239491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113246851                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71459                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17987067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37752800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229325212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180855284     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20333595      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10414942      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5995208      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6675689      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3338692      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1340923      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311038      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59841      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229325212                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209821     48.04%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159791     36.59%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67134     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88954151     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       900381      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8259      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19699836     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3684224      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113246851                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.449277                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436746                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    456327119                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137243355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110634128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113683597                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200145                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3446554                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99068                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3322159                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1350095                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58557                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119256024                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20765047                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3702996                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8273                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       731380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       975210                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1706590                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112245291                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19454169                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1001560                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23138353                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17337561                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3684184                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445304                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110663563                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110634128                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63288339                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146328514                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438912                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432509                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88993727                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100324526                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18934012                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1624000                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226003053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293783                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188384208     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14278143      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11124900      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2201898      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2786810      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       944117      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4024816      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891120      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1367041      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226003053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88993727                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100324526                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20922421                       # Number of memory references committed
system.switch_cpus1.commit.loads             17318493                       # Number of loads committed
system.switch_cpus1.commit.membars               8260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15818383                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87287369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1272067                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1367041                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343894550                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241839299                       # The number of ROB writes
system.switch_cpus1.timesIdled                5334800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22739471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88993727                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100324526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88993727                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.832387                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.832387                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       519662626                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144396389                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126589894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252064679                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22638565                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18349890                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2073574                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9008472                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8527388                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2541528                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93700                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191383882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125934859                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22638565                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11068916                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27589606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6382223                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4980686                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11976711                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2073362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    228216007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.678133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.050301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200626401     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2568541      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2027311      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4747524      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1023005      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1590803      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1221617      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          767053      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13643752      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    228216007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089813                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.499613                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189254609                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7172701                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27477828                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92096                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4218769                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3893101                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43658                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154458664                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76490                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4218769                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189776259                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1791790                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3899517                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27016963                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1512705                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154311395                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30490                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        287867                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       215427                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    217054660                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720135253                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720135253                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176074231                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40980429                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38775                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21709                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4883718                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15013885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7456599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       137522                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1654380                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153195191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143797822                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150114                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25746408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53780376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4635                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    228216007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.630095                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301340                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    166216673     72.83%     72.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26574160     11.64%     84.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12884272      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8616929      3.78%     93.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7957547      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2681618      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2760227      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       391957      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       132624      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    228216007                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         412843     59.03%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        143614     20.53%     79.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142958     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120764726     83.98%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2178248      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17056      0.01%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13441306      9.35%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7396486      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143797822                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.570480                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             699415                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004864                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    516661180                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178980834                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140101570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144497237                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       360084                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3426097                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1076                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          488                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209424                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4218769                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1126416                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100769                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153233940                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15013885                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7456599                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21691                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          488                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1125563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304102                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141177745                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12975715                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2620077                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20370818                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20006094                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7395103                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560085                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140102350                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140101570                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82982565                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229153061                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.555816                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362127                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103150258                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126678320                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26557398                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2077053                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223997238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.565535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.370286                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    170809082     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25030775     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10928431      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6208158      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4498161      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1763089      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1366973      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984270      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2408299      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223997238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103150258                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126678320                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18834963                       # Number of memory references committed
system.switch_cpus2.commit.loads             11587788                       # Number of loads committed
system.switch_cpus2.commit.membars              17056                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18201090                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114141874                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2578949                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2408299                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           374824657                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310690336                       # The number of ROB writes
system.switch_cpus2.timesIdled                3097586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23848672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103150258                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126678320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103150258                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.443665                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.443665                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.409221                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.409221                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635906963                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195105025                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142625751                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34112                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252064683                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22698457                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18403061                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2091789                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9295233                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8596961                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2463954                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98671                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    196668965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             126547104                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22698457                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11060915                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27860888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6382053                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3839778                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12154528                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2089851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    232632946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.668328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.028876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204772058     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1941230      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3524444      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3264391      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2072318      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1702417      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          975321      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1007516      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13373251      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    232632946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090050                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.502042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       194662493                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5864264                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27794234                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48858                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4263092                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3939965                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155373036                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4263092                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       195160236                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1282278                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3436483                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27315056                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1175796                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155240844                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        198498                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       504827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    220169762                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    723136852                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    723136852                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    181199243                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        38970507                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35682                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17840                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4331391                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14670067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7580877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        85925                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1680219                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         154229137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        145611155                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       122778                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23307080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49114521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232632946                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.625927                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.299135                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169851205     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26570514     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14291093      6.14%     90.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7248345      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8639549      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2800962      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2618441      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       462928      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       149909      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232632946                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         438910     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        153410     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       145499     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122453613     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2087718      1.43%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17842      0.01%     85.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13495526      9.27%     94.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7556456      5.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     145611155                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.577674                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             737819                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    524715852                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    177572121                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    142465037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     146348974                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       281997                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2857721                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        97808                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4263092                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         869121                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       120783                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    154264817                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         8942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14670067                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7580877                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17840                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        104648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1115677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1166524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2282201                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    143514293                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13020529                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2096861                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20576820                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20259482                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7556291                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.569355                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             142465073                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            142465037                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82209929                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        229038244                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.565192                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.358935                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105530097                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129938268                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24326855                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2118326                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    228369854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.568982                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.368728                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    173651696     76.04%     76.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25189105     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     13064905      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4196797      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5770009      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1933790      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1119466      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       989508      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2454578      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    228369854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105530097                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129938268                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19295407                       # Number of memory references committed
system.switch_cpus3.commit.loads             11812340                       # Number of loads committed
system.switch_cpus3.commit.membars              17840                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18755175                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117064359                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2679935                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2454578                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           380180399                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          312793381                       # The number of ROB writes
system.switch_cpus3.timesIdled                3050981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19431737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105530097                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129938268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105530097                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.388557                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.388557                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.418663                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.418663                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       645469843                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      199365390                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      143349555                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35680                       # number of misc regfile writes
system.l20.replacements                         18861                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          693097                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27053                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.619968                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.718977                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.481504                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5455.119924                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2725.679596                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000942                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000425                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665908                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.332725                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78397                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78397                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18928                       # number of Writeback hits
system.l20.Writeback_hits::total                18928                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78397                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78397                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78397                       # number of overall hits
system.l20.overall_hits::total                  78397                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18851                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18851                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18851                       # number of overall misses
system.l20.overall_misses::total                18861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5275405069                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5277732168                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5275405069                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5277732168                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5275405069                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5277732168                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97258                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18928                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18928                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97248                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97258                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97248                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97258                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193845                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193927                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193845                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193927                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193845                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193927                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279847.491857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279822.499761                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279847.491857                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279822.499761                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279847.491857                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279822.499761                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4302                       # number of writebacks
system.l20.writebacks::total                     4302                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18851                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18851                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18851                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4071394070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4073083169                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4071394070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4073083169                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4071394070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4073083169                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193845                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193927                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193845                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193927                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193845                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193927                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 215977.617633                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 215952.662584                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 215977.617633                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 215952.662584                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 215977.617633                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 215952.662584                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12469                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          181184                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20661                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.769372                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          226.770404                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.602214                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4864.567582                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3093.059801                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027682                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000928                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.593819                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.377571                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32849                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32849                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8127                       # number of Writeback hits
system.l21.Writeback_hits::total                 8127                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32849                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32849                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32849                       # number of overall hits
system.l21.overall_hits::total                  32849                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12454                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12469                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12454                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12469                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12454                       # number of overall misses
system.l21.overall_misses::total                12469                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3681850                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3325247253                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3328929103                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3681850                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3325247253                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3328929103                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3681850                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3325247253                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3328929103                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45303                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45318                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8127                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8127                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45303                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45318                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45303                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45318                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274905                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275145                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274905                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275145                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274905                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275145                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 245456.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 267002.348884                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 266976.429786                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 245456.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 267002.348884                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 266976.429786                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 245456.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 267002.348884                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 266976.429786                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1929                       # number of writebacks
system.l21.writebacks::total                     1929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12454                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12469                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12454                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12469                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12454                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12469                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2716402                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2527297110                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2530013512                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2716402                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2527297110                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2530013512                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2716402                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2527297110                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2530013512                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274905                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275145                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274905                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275145                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274905                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275145                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181093.466667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 202930.553236                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 202904.283583                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181093.466667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 202930.553236                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 202904.283583                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181093.466667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 202930.553236                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 202904.283583                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         20689                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          741588                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28881                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.677366                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          206.977230                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.901461                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3506.310090                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4471.811219                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000842                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.428016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.545875                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54988                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54988                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20489                       # number of Writeback hits
system.l22.Writeback_hits::total                20489                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54988                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54988                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54988                       # number of overall hits
system.l22.overall_hits::total                  54988                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        20674                       # number of ReadReq misses
system.l22.ReadReq_misses::total                20687                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        20674                       # number of demand (read+write) misses
system.l22.demand_misses::total                 20687                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        20674                       # number of overall misses
system.l22.overall_misses::total                20687                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4352468                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5919985971                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5924338439                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4352468                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5919985971                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5924338439                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4352468                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5919985971                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5924338439                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75662                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75675                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20489                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20489                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75662                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75675                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75662                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75675                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.273242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.273366                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.273242                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.273366                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.273242                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.273366                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 286349.326255                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 286379.776623                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 286349.326255                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 286379.776623                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 334805.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 286349.326255                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 286379.776623                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3707                       # number of writebacks
system.l22.writebacks::total                     3707                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        20674                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           20687                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        20674                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            20687                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        20674                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           20687                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4599251035                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4602772815                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4599251035                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4602772815                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3521780                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4599251035                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4602772815                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.273242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.273366                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.273242                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.273366                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.273242                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.273366                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222465.465561                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222495.906366                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222465.465561                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222495.906366                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 270906.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222465.465561                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222495.906366                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5510                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          360959                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13702                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.343526                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          260.342799                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.789335                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2630.358058                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5290.509807                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.031780                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001317                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.321089                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.645814                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35694                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35694                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10746                       # number of Writeback hits
system.l23.Writeback_hits::total                10746                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35694                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35694                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35694                       # number of overall hits
system.l23.overall_hits::total                  35694                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5495                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5509                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5495                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5509                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5495                       # number of overall misses
system.l23.overall_misses::total                 5509                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3536936                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1476396529                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1479933465                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3536936                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1476396529                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1479933465                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3536936                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1476396529                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1479933465                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        41189                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              41203                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10746                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10746                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        41189                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               41203                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        41189                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              41203                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.133409                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.133704                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.133409                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.133704                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.133409                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.133704                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 252638.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268679.987079                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268639.220367                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 252638.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268679.987079                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268639.220367                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 252638.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268679.987079                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268639.220367                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3664                       # number of writebacks
system.l23.writebacks::total                     3664                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5495                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5509                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5495                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5509                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5495                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5509                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2642082                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1125419592                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1128061674                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2642082                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1125419592                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1128061674                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2642082                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1125419592                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1128061674                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.133409                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.133704                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.133409                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.133704                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.133409                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.133704                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 188720.142857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204807.933030                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204767.049192                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 188720.142857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204807.933030                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204767.049192                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 188720.142857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204807.933030                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204767.049192                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960879                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860711                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.765996                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960879                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11853061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11853061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11853061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11853061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11853061                       # number of overall hits
system.cpu0.icache.overall_hits::total       11853061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11853072                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11853072                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11853072                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11853072                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11853072                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11853072                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97248                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995776                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97504                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1958.850673                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589130                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410870                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410827                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17144                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088059                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088059                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088059                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088059                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402032                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402112                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402112                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45507309042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45507309042                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11716021                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11716021                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45519025063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45519025063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45519025063                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45519025063                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10812859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10812859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037181                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021747                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021747                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021747                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021747                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113193.250890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113193.250890                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 146450.262500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 146450.262500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113199.867358                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113199.867358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113199.867358                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113199.867358                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18928                       # number of writebacks
system.cpu0.dcache.writebacks::total            18928                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304784                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304864                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304864                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304864                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304864                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97248                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97248                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10635709297                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10635709297                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10635709297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10635709297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10635709297                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10635709297                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008994                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005259                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005259                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005259                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005259                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109366.869211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109366.869211                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109366.869211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109366.869211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109366.869211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109366.869211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.720440                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926914617                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710174.570111                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.720440                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023590                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868142                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12371483                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12371483                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12371483                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12371483                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12371483                       # number of overall hits
system.cpu1.icache.overall_hits::total       12371483                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4671910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4671910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4671910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4671910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4671910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4671910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12371501                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12371501                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12371501                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12371501                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12371501                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12371501                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259550.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259550.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259550.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259550.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259550.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259550.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3806350                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3806350                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3806350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3806350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3806350                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3806350                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 253756.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 253756.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 253756.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 253756.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 253756.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 253756.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45303                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227680822                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45559                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4997.493843                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.995179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.004821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.820294                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.179706                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17748160                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17748160                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3587360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3587360                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8274                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21335520                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21335520                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21335520                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21335520                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167487                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167487                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167487                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167487                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167487                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24857025173                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24857025173                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24857025173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24857025173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24857025173                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24857025173                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17915647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17915647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3587360                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3587360                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21503007                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21503007                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21503007                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21503007                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009349                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148411.668804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148411.668804                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148411.668804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148411.668804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148411.668804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148411.668804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8127                       # number of writebacks
system.cpu1.dcache.writebacks::total             8127                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122184                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122184                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122184                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122184                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45303                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45303                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45303                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45303                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45303                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45303                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5568493454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5568493454                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5568493454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5568493454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5568493454                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5568493454                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122916.660133                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122916.660133                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122916.660133                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122916.660133                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122916.660133                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122916.660133                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.996992                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017146846                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2071582.171079                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996992                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11976697                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11976697                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11976697                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11976697                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11976697                       # number of overall hits
system.cpu2.icache.overall_hits::total       11976697                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5027410                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5027410                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5027410                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5027410                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5027410                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5027410                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11976711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11976711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11976711                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11976711                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11976711                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11976711                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 359100.714286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 359100.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 359100.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 359100.714286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4460368                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4460368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4460368                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4460368                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 343105.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 343105.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75662                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180794044                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 75918                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2381.438447                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.229538                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.770462                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903240                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096760                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9720565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9720565                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7213063                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7213063                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21491                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21491                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17056                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17056                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16933628                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16933628                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16933628                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16933628                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185485                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185485                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       185485                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        185485                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       185485                       # number of overall misses
system.cpu2.dcache.overall_misses::total       185485                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25572108895                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25572108895                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25572108895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25572108895                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25572108895                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25572108895                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9906050                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9906050                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7213063                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7213063                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17056                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17056                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17119113                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17119113                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17119113                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17119113                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018724                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018724                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010835                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010835                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010835                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 137866.182683                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 137866.182683                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 137866.182683                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137866.182683                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 137866.182683                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137866.182683                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20489                       # number of writebacks
system.cpu2.dcache.writebacks::total            20489                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       109823                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       109823                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       109823                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       109823                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       109823                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       109823                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75662                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75662                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75662                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75662                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75662                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75662                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9704466623                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9704466623                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9704466623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9704466623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9704466623                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9704466623                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128260.773215                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 128260.773215                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 128260.773215                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 128260.773215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 128260.773215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 128260.773215                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.996870                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015202365                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2192661.695464                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.996870                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022431                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12154513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12154513                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12154513                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12154513                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12154513                       # number of overall hits
system.cpu3.icache.overall_hits::total       12154513                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4200484                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4200484                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4200484                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4200484                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4200484                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4200484                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12154528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12154528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12154528                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12154528                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12154528                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12154528                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 280032.266667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 280032.266667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 280032.266667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 280032.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 280032.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 280032.266667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3664536                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3664536                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3664536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3664536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3664536                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3664536                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261752.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 261752.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 261752.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 261752.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 261752.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 261752.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 41189                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169457004                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 41445                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4088.720087                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.019295                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.980705                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910232                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089768                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9784160                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9784160                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7449174                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7449174                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17840                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17840                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17840                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17840                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17233334                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17233334                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17233334                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17233334                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123954                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123954                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       123954                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        123954                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       123954                       # number of overall misses
system.cpu3.dcache.overall_misses::total       123954                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14907224196                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14907224196                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14907224196                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14907224196                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14907224196                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14907224196                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9908114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9908114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7449174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7449174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17840                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17840                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17357288                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17357288                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17357288                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17357288                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012510                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007141                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007141                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120264.164093                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120264.164093                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120264.164093                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120264.164093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120264.164093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120264.164093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10746                       # number of writebacks
system.cpu3.dcache.writebacks::total            10746                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82765                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82765                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        82765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        82765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        82765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        82765                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        41189                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        41189                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41189                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        41189                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        41189                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3845096620                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3845096620                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3845096620                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3845096620                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3845096620                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3845096620                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002373                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002373                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93352.512078                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93352.512078                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93352.512078                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93352.512078                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93352.512078                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93352.512078                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
