{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621600646907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621600646909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 15:37:26 2021 " "Processing started: Fri May 21 15:37:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621600646909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600646909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600646909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621600647133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_1/synthesis/lab2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_1/synthesis/lab2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_1 " "Found entity 1: Lab2_1" {  } { { "Lab2_1/synthesis/Lab2_1.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/Lab2_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621600658120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600658120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621600658122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600658122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_1/synthesis/submodules/myst_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_1/synthesis/submodules/myst_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyST_source " "Found entity 1: MyST_source" {  } { { "Lab2_1/synthesis/submodules/MyST_source.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/submodules/MyST_source.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621600658123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600658123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_1/synthesis/submodules/myst_sink.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_1/synthesis/submodules/myst_sink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyST_sink " "Found entity 1: MyST_sink" {  } { { "Lab2_1/synthesis/submodules/MyST_sink.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/submodules/MyST_sink.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621600658124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600658124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_top " "Found entity 1: Lab2_top" {  } { { "Lab2_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621600658125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600658125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_top " "Elaborating entity \"Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621600658144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_1 Lab2_1:Lab2_1_inst " "Elaborating entity \"Lab2_1\" for hierarchy \"Lab2_1:Lab2_1_inst\"" {  } { { "Lab2_top.sv" "Lab2_1_inst" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621600658148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyST_sink Lab2_1:Lab2_1_inst\|MyST_sink:myst_sink_0 " "Elaborating entity \"MyST_sink\" for hierarchy \"Lab2_1:Lab2_1_inst\|MyST_sink:myst_sink_0\"" {  } { { "Lab2_1/synthesis/Lab2_1.v" "myst_sink_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/Lab2_1.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621600658158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyST_source Lab2_1:Lab2_1_inst\|MyST_source:myst_source_0 " "Elaborating entity \"MyST_source\" for hierarchy \"Lab2_1:Lab2_1_inst\|MyST_source:myst_source_0\"" {  } { { "Lab2_1/synthesis/Lab2_1.v" "myst_source_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/Lab2_1.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621600658162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab2_1:Lab2_1_inst\|altera_avalon_sc_fifo:sc_fifo_0 " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab2_1:Lab2_1_inst\|altera_avalon_sc_fifo:sc_fifo_0\"" {  } { { "Lab2_1/synthesis/Lab2_1.v" "sc_fifo_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/Lab2_1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621600658166 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Lab2_1:Lab2_1_inst\|altera_avalon_sc_fifo:sc_fifo_0\|mem " "RAM logic \"Lab2_1:Lab2_1_inst\|altera_avalon_sc_fifo:sc_fifo_0\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621600658412 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621600658412 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab2/Lab2_1/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621600658657 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621600658657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621600658770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621600659271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621600659271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621600659302 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621600659302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621600659302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621600659302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621600659310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 15:37:39 2021 " "Processing ended: Fri May 21 15:37:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621600659310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621600659310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621600659310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621600659310 ""}
