

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Tue Jul 19 17:08:43 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.50 ns|  6.912 ns|     2.84 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30289|    90097|  0.318 ms|  0.946 ms|  30289|  90097|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_332_1     |    30288|    90096|  1893 ~ 5631|          -|          -|    16|        no|
        | + VITIS_LOOP_334_2    |     1890|     5628|     45 ~ 134|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_340_4  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_345_5  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_350_6  |       48|       48|            6|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_354_7  |       40|       40|            5|          -|          -|     8|        no|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    907|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   8|    808|    340|    -|
|Memory           |        4|   -|     21|      6|    -|
|Multiplexer      |        -|   -|      -|    326|    -|
|Register         |        -|   -|    955|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   8|   1784|   1579|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|  10|      5|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_20s_36s_55_2_1_U91  |mul_20s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_20s_36s_55_2_1_U92  |mul_20s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_21s_36s_55_2_1_U94  |mul_21s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_21s_36s_55_2_1_U95  |mul_21s_36s_55_2_1  |        0|   2|  202|  85|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   8|  808| 340|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |secondBias_f_V_U      |convolution2_fix_secondBias_f_V      |        0|  21|   6|    0|    16|   21|     1|          336|
    |secondKernel_f_V_0_U  |convolution2_fix_secondKernel_f_V_0  |        1|   0|   0|    0|   128|   20|     1|         2560|
    |secondKernel_f_V_1_U  |convolution2_fix_secondKernel_f_V_1  |        1|   0|   0|    0|   128|   20|     1|         2560|
    |secondKernel_f_V_2_U  |convolution2_fix_secondKernel_f_V_2  |        1|   0|   0|    0|   128|   21|     1|         2688|
    |secondKernel_f_V_3_U  |convolution2_fix_secondKernel_f_V_3  |        1|   0|   0|    0|   128|   21|     1|         2688|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                     |        4|  21|   6|    0|   528|  103|     5|        10832|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_1_fu_474_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_2_fu_649_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_3_fu_897_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_4_fu_907_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_5_fu_772_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_fu_534_p2         |         +|   0|  0|  14|           6|           2|
    |add_ln1171_3_fu_639_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_4_fu_886_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_5_fu_762_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_fu_464_p2         |         +|   0|  0|  14|           7|           7|
    |add_ln332_fu_404_p2          |         +|   0|  0|  13|           5|           1|
    |add_ln339_fu_430_p2          |         +|   0|  0|  13|          10|          10|
    |add_ln340_fu_490_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln345_fu_665_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln350_fu_923_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln354_fu_788_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln415_2_fu_748_p2        |         +|   0|  0|  43|          36|          36|
    |add_ln415_3_fu_1030_p2       |         +|   0|  0|  43|          36|          36|
    |add_ln415_4_fu_872_p2        |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_625_p2          |         +|   0|  0|  43|          36|          36|
    |empty_59_fu_496_p2           |         +|   0|  0|  14|           6|           2|
    |indvars_iv_next20_fu_446_p2  |         +|   0|  0|  14|           6|           1|
    |ret_V_3_fu_696_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_4_fu_963_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_5_fu_985_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_6_fu_820_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_573_p2              |         +|   0|  0|  62|          55|          55|
    |sub_ln727_fu_967_p2          |         -|   0|  0|  25|           1|          18|
    |and_ln412_2_fu_738_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln412_3_fu_1020_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln412_4_fu_862_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_615_p2          |       and|   0|  0|   2|           1|           1|
    |cmp27_fu_523_p2              |      icmp|   0|  0|  10|           6|           1|
    |cmp50_fu_510_p2              |      icmp|   0|  0|  10|           6|           6|
    |cmp87_fu_529_p2              |      icmp|   0|  0|  10|           6|           6|
    |exitcond238_fu_440_p2        |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln332_fu_398_p2         |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln340_fu_484_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln345_fu_659_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln350_fu_917_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln354_fu_782_p2         |      icmp|   0|  0|   9|           4|           5|
    |r_2_fu_727_p2                |      icmp|   0|  0|  13|          18|           1|
    |r_3_fu_972_p2                |      icmp|   0|  0|  13|          18|          18|
    |r_4_fu_851_p2                |      icmp|   0|  0|  13|          18|           1|
    |r_fu_604_p2                  |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_2_fu_732_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln412_3_fu_1015_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln412_4_fu_856_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_609_p2           |        or|   0|  0|   2|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 907|         667|         604|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |V1_i_i_i_i_i67280_promoted_reg_288                   |    9|          2|   36|         72|
    |ap_NS_fsm                                            |  125|         28|    1|         28|
    |ap_phi_mux_V1_i_i_i_i_i67280_promoted_phi_fu_291_p4  |    9|          2|   36|         72|
    |d_fu_92                                              |    9|          2|    5|         10|
    |empty_63_reg_346                                     |   14|          3|   36|        108|
    |h_1_reg_265                                          |    9|          2|    4|          8|
    |h_2_reg_323                                          |    9|          2|    4|          8|
    |h_3_reg_300                                          |    9|          2|    4|          8|
    |h_reg_243                                            |    9|          2|    4|          8|
    |i_reg_231                                            |    9|          2|    6|         12|
    |lhs_10_reg_311                                       |    9|          2|   36|         72|
    |lhs_5_reg_276                                        |    9|          2|   36|         72|
    |lhs_8_reg_334                                        |    9|          2|   36|         72|
    |lhs_reg_254                                          |    9|          2|   36|         72|
    |m_0_0_0_0_address0                                   |   25|          5|    9|         45|
    |out_0_d0                                             |   31|          6|   36|        216|
    |reg_360                                              |    9|          2|   36|         72|
    |secondKernel_f_V_2_address0                          |   14|          3|    7|         21|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  326|         71|  368|        976|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |V1_i_i_i_i_i67280_promoted_reg_288  |  36|   0|   36|          0|
    |add_ln332_reg_1067                  |   5|   0|    5|          0|
    |add_ln340_reg_1115                  |   4|   0|    4|          0|
    |add_ln345_reg_1191                  |   4|   0|    4|          0|
    |add_ln350_reg_1292                  |   4|   0|    4|          0|
    |add_ln354_reg_1239                  |   4|   0|    4|          0|
    |ap_CS_fsm                           |  27|   0|   27|          0|
    |cmp27_reg_1135                      |   1|   0|    1|          0|
    |cmp50_reg_1125                      |   1|   0|    1|          0|
    |cmp87_reg_1139                      |   1|   0|    1|          0|
    |d_fu_92                             |   5|   0|    5|          0|
    |empty_63_reg_346                    |  36|   0|   36|          0|
    |h_1_reg_265                         |   4|   0|    4|          0|
    |h_2_reg_323                         |   4|   0|    4|          0|
    |h_3_reg_300                         |   4|   0|    4|          0|
    |h_reg_243                           |   4|   0|    4|          0|
    |i_reg_231                           |   6|   0|    6|          0|
    |indvars_iv_next20_reg_1095          |   6|   0|    6|          0|
    |lhs_10_reg_311                      |  36|   0|   36|          0|
    |lhs_5_reg_276                       |  36|   0|   36|          0|
    |lhs_8_reg_334                       |  36|   0|   36|          0|
    |lhs_reg_254                         |  36|   0|   36|          0|
    |out_0_addr_reg_1087                 |  10|   0|   10|          0|
    |r_3_reg_1353                        |   1|   0|    1|          0|
    |r_V_11_reg_1297                     |  36|   0|   36|          0|
    |r_V_15_reg_1163                     |  55|   0|   55|          0|
    |r_V_16_reg_1211                     |  55|   0|   55|          0|
    |r_V_17_reg_1327                     |  55|   0|   55|          0|
    |r_V_18_reg_1337                     |  55|   0|   55|          0|
    |r_V_19_reg_1254                     |  55|   0|   55|          0|
    |reg_360                             |  36|   0|   36|          0|
    |reg_365                             |  21|   0|   21|          0|
    |ret_V_4_reg_1347                    |  55|   0|   55|          0|
    |secondKernel_f_V_0_load_reg_1196    |  20|   0|   20|          0|
    |secondKernel_f_V_1_load_reg_1148    |  20|   0|   20|          0|
    |secondKernel_f_V_3_load_reg_1302    |  21|   0|   21|          0|
    |sext_ln334_reg_1077                 |  36|   0|   36|          0|
    |tmp_10_reg_1120                     |   6|   0|    9|          3|
    |tmp_11_reg_1129                     |   6|   0|    9|          3|
    |tmp_12_reg_1143                     |   6|   0|    9|          3|
    |tmp_cast_reg_1056                   |   4|   0|    7|          3|
    |tmp_reg_1363                        |   1|   0|    1|          0|
    |tmp_s_reg_1082                      |   6|   0|    9|          3|
    |trunc_ln1168_1_reg_1342             |  18|   0|   18|          0|
    |trunc_ln1168_reg_1332               |  18|   0|   18|          0|
    |trunc_ln727_2_reg_1216              |  18|   0|   18|          0|
    |trunc_ln727_3_reg_1259              |  18|   0|   18|          0|
    |trunc_ln727_reg_1168                |  18|   0|   18|          0|
    |zext_ln1171_reg_1051                |   5|   0|   10|          5|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 955|   0|  975|         20|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_din0   |  out|   21|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_din1   |  out|   36|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_dout0  |   in|   55|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_ce     |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|m_0_0_0_0_address0   |  out|    9|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_ce0        |  out|    1|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_q0         |   in|   36|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_address1   |  out|    9|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_ce1        |  out|    1|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_q1         |   in|   36|   ap_memory|         m_0_0_0_0|         array|
|out_0_address0       |  out|   10|   ap_memory|             out_0|         array|
|out_0_ce0            |  out|    1|   ap_memory|             out_0|         array|
|out_0_we0            |  out|    1|   ap_memory|             out_0|         array|
|out_0_d0             |  out|   36|   ap_memory|             out_0|         array|
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 26 15 20 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 26 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 26 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 20 
26 --> 27 
27 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 28 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln332 = store i5 0, i5 %d" [model_functions.cpp:332]   --->   Operation 29 'store' 'store_ln332' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln332 = br void" [model_functions.cpp:332]   --->   Operation 30 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%d_8 = load i5 %d"   --->   Operation 31 'load' 'd_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i5 %d_8" [model_functions.cpp:332]   --->   Operation 32 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %d_8"   --->   Operation 33 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_8"   --->   Operation 34 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1171, i3 0" [model_functions.cpp:332]   --->   Operation 35 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln332 = icmp_eq  i5 %d_8, i5 16" [model_functions.cpp:332]   --->   Operation 36 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln332 = add i5 %d_8, i5 1" [model_functions.cpp:332]   --->   Operation 38 'add' 'add_ln332' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %.split9, void" [model_functions.cpp:332]   --->   Operation 39 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%secondBias_f_V_addr = getelementptr i21 %secondBias_f_V, i64 0, i64 %zext_ln332" [model_functions.cpp:332]   --->   Operation 40 'getelementptr' 'secondBias_f_V_addr' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:332]   --->   Operation 41 'load' 'secondBias_f_V_load' <Predicate = (!icmp_ln332)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln363 = ret" [model_functions.cpp:363]   --->   Operation 42 'ret' 'ret_ln363' <Predicate = (icmp_ln332)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [model_functions.cpp:330]   --->   Operation 43 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:332]   --->   Operation 44 'load' 'secondBias_f_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln334 = sext i21 %secondBias_f_V_load" [model_functions.cpp:334]   --->   Operation 45 'sext' 'sext_ln334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln334 = br void" [model_functions.cpp:334]   --->   Operation 46 'br' 'br_ln334' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.01>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i = phi i6 %indvars_iv_next20, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, i6 0, void %.split9"   --->   Operation 47 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0"   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0" [model_functions.cpp:339]   --->   Operation 49 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln339 = add i10 %tmp_9, i10 %zext_ln1171" [model_functions.cpp:339]   --->   Operation 50 'add' 'add_ln339' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %add_ln339" [model_functions.cpp:339]   --->   Operation 51 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i36 %out_0, i64 0, i64 %zext_ln339" [model_functions.cpp:339]   --->   Operation 52 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.42ns)   --->   "%exitcond238 = icmp_eq  i6 %i, i6 42"   --->   Operation 53 'icmp' 'exitcond238' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 54 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%indvars_iv_next20 = add i6 %i, i6 1"   --->   Operation 55 'add' 'indvars_iv_next20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %exitcond238, void %.split, void" [model_functions.cpp:334]   --->   Operation 56 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [model_functions.cpp:330]   --->   Operation 57 'specloopname' 'specloopname_ln330' <Predicate = (!exitcond238)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln340 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213" [model_functions.cpp:340]   --->   Operation 58 'br' 'br_ln340' <Predicate = (!exitcond238)> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln332 = store i5 %add_ln332, i5 %d" [model_functions.cpp:332]   --->   Operation 59 'store' 'store_ln332' <Predicate = (exitcond238)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (exitcond238)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.12>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%h = phi i4 0, void %.split, i4 %add_ln340, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:340]   --->   Operation 61 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%lhs = phi i36 %sext_ln334, void %.split, i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:334]   --->   Operation 62 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i4 %h"   --->   Operation 63 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i4 %h"   --->   Operation 64 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln1171 = add i7 %tmp_cast, i7 %zext_ln1171_8"   --->   Operation 65 'add' 'add_ln1171' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i7 %add_ln1171"   --->   Operation 66 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%secondKernel_f_V_1_addr = getelementptr i20 %secondKernel_f_V_1, i64 0, i64 %zext_ln1171_9"   --->   Operation 67 'getelementptr' 'secondKernel_f_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln1169_1 = add i9 %tmp_s, i9 %zext_ln1171_7"   --->   Operation 68 'add' 'add_ln1169_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i9 %add_ln1169_1"   --->   Operation 69 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169"   --->   Operation 70 'getelementptr' 'm_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln340 = icmp_eq  i4 %h, i4 8" [model_functions.cpp:340]   --->   Operation 71 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 72 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln340 = add i4 %h, i4 1" [model_functions.cpp:340]   --->   Operation 73 'add' 'add_ln340' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split, void" [model_functions.cpp:340]   --->   Operation 74 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 75 'load' 'r_V' <Predicate = (!icmp_ln340)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 76 'load' 'secondKernel_f_V_1_load' <Predicate = (!icmp_ln340)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%empty_59 = add i6 %i, i6 2"   --->   Operation 77 'add' 'empty_59' <Predicate = (icmp_ln340)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_59, i3 0"   --->   Operation 78 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.42ns)   --->   "%cmp50 = icmp_ult  i6 %empty_59, i6 42"   --->   Operation 79 'icmp' 'cmp50' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next20, i3 0"   --->   Operation 80 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.42ns)   --->   "%cmp27 = icmp_eq  i6 %i, i6 0"   --->   Operation 81 'icmp' 'cmp27' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.42ns)   --->   "%cmp87 = icmp_ult  i6 %indvars_iv_next20, i6 42"   --->   Operation 82 'icmp' 'cmp87' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs, i10 %out_0_addr"   --->   Operation 83 'store' 'store_ln736' <Predicate = (icmp_ln340)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %cmp27, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader, void %._crit_edge" [model_functions.cpp:344]   --->   Operation 84 'br' 'br_ln344' <Predicate = (icmp_ln340)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (1.82ns)   --->   "%add_ln1169 = add i6 %i, i6 63"   --->   Operation 85 'add' 'add_ln1169' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln1169, i3 0"   --->   Operation 86 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln345 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153" [model_functions.cpp:345]   --->   Operation 87 'br' 'br_ln345' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 88 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_6 : Operation 89 [1/2] (3.25ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 89 'load' 'secondKernel_f_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i36 %r_V"   --->   Operation 90 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i20 %secondKernel_f_V_1_load"   --->   Operation 91 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (6.91ns)   --->   "%r_V_15 = mul i55 %sext_ln1171, i55 %sext_ln1168"   --->   Operation 92 'mul' 'r_V_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 93 [1/2] (6.91ns)   --->   "%r_V_15 = mul i55 %sext_ln1171, i55 %sext_ln1168"   --->   Operation 93 'mul' 'r_V_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i55 %r_V_15"   --->   Operation 94 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [model_functions.cpp:330]   --->   Operation 95 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs, i19 0"   --->   Operation 96 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_4, i55 %r_V_15"   --->   Operation 97 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_6 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 98 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19"   --->   Operation 99 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 100 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 101 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 102 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_19"   --->   Operation 103 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 104 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %p_Val2_6, i36 %zext_ln415"   --->   Operation 105 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.12>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln345, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader" [model_functions.cpp:345]   --->   Operation 107 'phi' 'h_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_5 = phi i36 %add_ln415_2, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i36 %lhs, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader"   --->   Operation 108 'phi' 'lhs_5' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i4 %h_1"   --->   Operation 109 'zext' 'zext_ln1171_10' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i4 %h_1"   --->   Operation 110 'zext' 'zext_ln1171_11' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.87ns)   --->   "%add_ln1171_3 = add i7 %tmp_cast, i7 %zext_ln1171_11"   --->   Operation 111 'add' 'add_ln1171_3' <Predicate = (!cmp27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i7 %add_ln1171_3"   --->   Operation 112 'zext' 'zext_ln1171_12' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%secondKernel_f_V_0_addr = getelementptr i20 %secondKernel_f_V_0, i64 0, i64 %zext_ln1171_12"   --->   Operation 113 'getelementptr' 'secondKernel_f_V_0_addr' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln1169_2 = add i9 %tmp_12, i9 %zext_ln1171_10"   --->   Operation 114 'add' 'add_ln1169_2' <Predicate = (!cmp27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i9 %add_ln1169_2"   --->   Operation 115 'zext' 'zext_ln1169_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_1 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_1"   --->   Operation 116 'getelementptr' 'm_0_0_0_0_addr_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln345 = icmp_eq  i4 %h_1, i4 8" [model_functions.cpp:345]   --->   Operation 117 'icmp' 'icmp_ln345' <Predicate = (!cmp27)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 118 'speclooptripcount' 'empty_60' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.73ns)   --->   "%add_ln345 = add i4 %h_1, i4 1" [model_functions.cpp:345]   --->   Operation 119 'add' 'add_ln345' <Predicate = (!cmp27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %icmp_ln345, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, void %.loopexit8" [model_functions.cpp:345]   --->   Operation 120 'br' 'br_ln345' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%r_V_7 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 121 'load' 'r_V_7' <Predicate = (!cmp27 & !icmp_ln345)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 122 'load' 'secondKernel_f_V_0_load' <Predicate = (!cmp27 & !icmp_ln345)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_5, i10 %out_0_addr"   --->   Operation 123 'store' 'store_ln736' <Predicate = (!cmp27 & icmp_ln345)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_10 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln349 = br void %._crit_edge" [model_functions.cpp:349]   --->   Operation 124 'br' 'br_ln349' <Predicate = (!cmp27 & icmp_ln345)> <Delay = 1.58>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i67280_promoted = phi i36 %lhs_5, void %.loopexit8, i36 %lhs, void"   --->   Operation 125 'phi' 'V1_i_i_i_i_i67280_promoted' <Predicate = (icmp_ln345) | (cmp27)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %cmp50, void, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:349]   --->   Operation 126 'br' 'br_ln349' <Predicate = (icmp_ln345) | (cmp27)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.70ns)   --->   "%br_ln353 = br i1 %cmp87, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:353]   --->   Operation 127 'br' 'br_ln353' <Predicate = (icmp_ln345 & !cmp50) | (cmp27 & !cmp50)> <Delay = 1.70>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 128 'br' 'br_ln1171' <Predicate = (icmp_ln345 & !cmp50 & cmp87) | (cmp27 & !cmp50 & cmp87)> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 129 'br' 'br_ln1171' <Predicate = (icmp_ln345 & cmp50) | (cmp27 & cmp50)> <Delay = 1.58>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%r_V_7 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 130 'load' 'r_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 131 'load' 'secondKernel_f_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>

State 12 <SV = 7> <Delay = 6.91>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i36 %r_V_7"   --->   Operation 132 'sext' 'sext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i20 %secondKernel_f_V_0_load"   --->   Operation 133 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (6.91ns)   --->   "%r_V_16 = mul i55 %sext_ln1171_2, i55 %sext_ln1168_1"   --->   Operation 134 'mul' 'r_V_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.91>
ST_13 : Operation 135 [1/2] (6.91ns)   --->   "%r_V_16 = mul i55 %sext_ln1171_2, i55 %sext_ln1168_1"   --->   Operation 135 'mul' 'r_V_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i55 %r_V_16"   --->   Operation 136 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [model_functions.cpp:330]   --->   Operation 137 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_5, i19 0"   --->   Operation 138 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.28ns)   --->   "%ret_V_3 = add i55 %lhs_6, i55 %r_V_16"   --->   Operation 139 'add' 'ret_V_3' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Val2_8 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_3, i32 19, i32 54"   --->   Operation 140 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_3, i32 19"   --->   Operation 141 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_3, i32 18"   --->   Operation 142 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (2.43ns)   --->   "%r_2 = icmp_ne  i18 %trunc_ln727_2, i18 0"   --->   Operation 143 'icmp' 'r_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %p_Result_14, i1 %r_2"   --->   Operation 144 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %p_Result_20"   --->   Operation 145 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 146 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_2 = add i36 %p_Val2_8, i36 %zext_ln415_2"   --->   Operation 147 'add' 'add_ln415_2' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 5.12>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%h_3 = phi i4 %add_ln354, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:354]   --->   Operation 149 'phi' 'h_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_10 = phi i36 %add_ln415_4, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i36 %V1_i_i_i_i_i67280_promoted, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 150 'phi' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i4 %h_3"   --->   Operation 151 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i4 %h_3"   --->   Operation 152 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.87ns)   --->   "%add_ln1171_5 = add i7 %tmp_cast, i7 %zext_ln1171_17"   --->   Operation 153 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i7 %add_ln1171_5"   --->   Operation 154 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr_1 = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_18"   --->   Operation 155 'getelementptr' 'secondKernel_f_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln1169_5 = add i9 %tmp_11, i9 %zext_ln1171_16"   --->   Operation 156 'add' 'add_ln1169_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1169_4 = zext i9 %add_ln1169_5"   --->   Operation 157 'zext' 'zext_ln1169_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_4 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_4"   --->   Operation 158 'getelementptr' 'm_0_0_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.30ns)   --->   "%icmp_ln354 = icmp_eq  i4 %h_3, i4 8" [model_functions.cpp:354]   --->   Operation 159 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 160 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.73ns)   --->   "%add_ln354 = add i4 %h_3, i4 1" [model_functions.cpp:354]   --->   Operation 161 'add' 'add_ln354' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit" [model_functions.cpp:354]   --->   Operation 162 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (3.25ns)   --->   "%r_V_13 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 163 'load' 'r_V_13' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_15 : Operation 164 [2/2] (3.25ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 164 'load' 'secondKernel_f_V_2_load_1' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_15 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_10, i10 %out_0_addr"   --->   Operation 165 'store' 'store_ln736' <Predicate = (icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_15 : Operation 166 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln354)> <Delay = 1.70>

State 16 <SV = 7> <Delay = 3.25>
ST_16 : Operation 167 [1/2] (3.25ns)   --->   "%r_V_13 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 167 'load' 'r_V_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 168 'load' 'secondKernel_f_V_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1168_4 = sext i36 %r_V_13"   --->   Operation 169 'sext' 'sext_ln1168_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i21 %secondKernel_f_V_2_load_1"   --->   Operation 170 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (6.91ns)   --->   "%r_V_19 = mul i55 %sext_ln1171_5, i55 %sext_ln1168_4"   --->   Operation 171 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 172 [1/2] (6.91ns)   --->   "%r_V_19 = mul i55 %sext_ln1171_5, i55 %sext_ln1168_4"   --->   Operation 172 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i55 %r_V_19"   --->   Operation 173 'trunc' 'trunc_ln727_3' <Predicate = true> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:330]   --->   Operation 174 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_10, i19 0"   --->   Operation 175 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (3.28ns)   --->   "%ret_V_6 = add i55 %lhs_11, i55 %r_V_19"   --->   Operation 176 'add' 'ret_V_6' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Val2_12 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_6, i32 19, i32 54"   --->   Operation 177 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_6, i32 19"   --->   Operation 178 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_6, i32 18"   --->   Operation 179 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.43ns)   --->   "%r_4 = icmp_ne  i18 %trunc_ln727_3, i18 0"   --->   Operation 180 'icmp' 'r_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %p_Result_18, i1 %r_4"   --->   Operation 181 'or' 'or_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_4, i1 %p_Result_22"   --->   Operation 182 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln412_4"   --->   Operation 183 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_4 = add i36 %p_Val2_12, i36 %zext_ln415_4"   --->   Operation 184 'add' 'add_ln415_4' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 6> <Delay = 5.12>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%h_2 = phi i4 %add_ln350, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:350]   --->   Operation 186 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_8 = phi i36 %add_ln415_3, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i36 %V1_i_i_i_i_i67280_promoted, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader"   --->   Operation 187 'phi' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i4 %h_2"   --->   Operation 188 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i4 %h_2"   --->   Operation 189 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (1.87ns)   --->   "%add_ln1171_4 = add i7 %tmp_cast, i7 %zext_ln1171_14"   --->   Operation 190 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i7 %add_ln1171_4"   --->   Operation 191 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_15"   --->   Operation 192 'getelementptr' 'secondKernel_f_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%secondKernel_f_V_3_addr = getelementptr i21 %secondKernel_f_V_3, i64 0, i64 %zext_ln1171_15"   --->   Operation 193 'getelementptr' 'secondKernel_f_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln1169_3 = add i9 %tmp_11, i9 %zext_ln1171_13"   --->   Operation 194 'add' 'add_ln1169_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i9 %add_ln1169_3"   --->   Operation 195 'zext' 'zext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_2 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_2"   --->   Operation 196 'getelementptr' 'm_0_0_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (1.82ns)   --->   "%add_ln1169_4 = add i9 %tmp_10, i9 %zext_ln1171_13"   --->   Operation 197 'add' 'add_ln1169_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1169_3 = zext i9 %add_ln1169_4"   --->   Operation 198 'zext' 'zext_ln1169_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_3 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_3"   --->   Operation 199 'getelementptr' 'm_0_0_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (1.30ns)   --->   "%icmp_ln350 = icmp_eq  i4 %h_2, i4 8" [model_functions.cpp:350]   --->   Operation 200 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 201 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln350 = add i4 %h_2, i4 1" [model_functions.cpp:350]   --->   Operation 202 'add' 'add_ln350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit" [model_functions.cpp:350]   --->   Operation 203 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [2/2] (3.25ns)   --->   "%r_V_9 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 204 'load' 'r_V_9' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_20 : Operation 205 [2/2] (3.25ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 205 'load' 'secondKernel_f_V_2_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_20 : Operation 206 [2/2] (3.25ns)   --->   "%r_V_11 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 206 'load' 'r_V_11' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_20 : Operation 207 [2/2] (3.25ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 207 'load' 'secondKernel_f_V_3_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_20 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_8, i10 %out_0_addr"   --->   Operation 208 'store' 'store_ln736' <Predicate = (icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_20 : Operation 209 [1/1] (1.70ns)   --->   "%br_ln359 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:359]   --->   Operation 209 'br' 'br_ln359' <Predicate = (icmp_ln350)> <Delay = 1.70>

State 21 <SV = 7> <Delay = 3.25>
ST_21 : Operation 210 [1/2] (3.25ns)   --->   "%r_V_9 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 210 'load' 'r_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_21 : Operation 211 [1/2] (3.25ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 211 'load' 'secondKernel_f_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_21 : Operation 212 [1/2] (3.25ns)   --->   "%r_V_11 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 212 'load' 'r_V_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_21 : Operation 213 [1/2] (3.25ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 213 'load' 'secondKernel_f_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>

State 22 <SV = 8> <Delay = 6.91>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1168_2 = sext i36 %r_V_9"   --->   Operation 214 'sext' 'sext_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i21 %secondKernel_f_V_2_load"   --->   Operation 215 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [2/2] (6.91ns)   --->   "%r_V_17 = mul i55 %sext_ln1171_3, i55 %sext_ln1168_2"   --->   Operation 216 'mul' 'r_V_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i36 %r_V_11"   --->   Operation 217 'sext' 'sext_ln1168_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i21 %secondKernel_f_V_3_load"   --->   Operation 218 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [2/2] (6.91ns)   --->   "%r_V_18 = mul i55 %sext_ln1171_4, i55 %sext_ln1168_3"   --->   Operation 219 'mul' 'r_V_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 6.91>
ST_23 : Operation 220 [1/2] (6.91ns)   --->   "%r_V_17 = mul i55 %sext_ln1171_3, i55 %sext_ln1168_2"   --->   Operation 220 'mul' 'r_V_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i55 %r_V_17"   --->   Operation 221 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/2] (6.91ns)   --->   "%r_V_18 = mul i55 %sext_ln1171_4, i55 %sext_ln1168_3"   --->   Operation 222 'mul' 'r_V_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1168_1 = trunc i55 %r_V_18"   --->   Operation 223 'trunc' 'trunc_ln1168_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.57>
ST_24 : Operation 224 [1/1] (3.28ns)   --->   "%ret_V_4 = add i55 %r_V_18, i55 %r_V_17"   --->   Operation 224 'add' 'ret_V_4' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (2.13ns)   --->   "%sub_ln727 = sub i18 0, i18 %trunc_ln1168"   --->   Operation 225 'sub' 'sub_ln727' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (2.43ns)   --->   "%r_3 = icmp_ne  i18 %trunc_ln1168_1, i18 %sub_ln727"   --->   Operation 226 'icmp' 'r_3' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [model_functions.cpp:330]   --->   Operation 227 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_8, i19 0"   --->   Operation 228 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (3.28ns)   --->   "%ret_V_5 = add i55 %lhs_9, i55 %ret_V_4"   --->   Operation 229 'add' 'ret_V_5' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Val2_10 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_5, i32 19, i32 54"   --->   Operation 230 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_5, i32 19"   --->   Operation 231 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_4, i32 18"   --->   Operation 232 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %p_Result_16, i1 %r_3"   --->   Operation 233 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_3, i1 %p_Result_21"   --->   Operation 234 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3"   --->   Operation 235 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_3 = add i36 %p_Val2_10, i36 %zext_ln415_3"   --->   Operation 236 'add' 'add_ln415_3' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%empty_63 = phi i36 %lhs_8, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit, i36 %lhs_10, void %.loopexit, i36 %V1_i_i_i_i_i67280_promoted, void"   --->   Operation 238 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %empty_63, i32 35"   --->   Operation 239 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %tmp, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit" [model_functions.cpp:359]   --->   Operation 240 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>

State 27 <SV = 8> <Delay = 3.25>
ST_27 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln359 = store i36 0, i10 %out_0_addr" [model_functions.cpp:359]   --->   Operation 241 'store' 'store_ln359' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln359 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [model_functions.cpp:359]   --->   Operation 242 'br' 'br_ln359' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ secondBias_f_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                          (alloca           ) [ 0111111111111111111111111111]
store_ln332                (store            ) [ 0000000000000000000000000000]
br_ln332                   (br               ) [ 0000000000000000000000000000]
d_8                        (load             ) [ 0000000000000000000000000000]
zext_ln332                 (zext             ) [ 0000000000000000000000000000]
zext_ln1171                (zext             ) [ 0001111111111111111111111111]
trunc_ln1171               (trunc            ) [ 0000000000000000000000000000]
tmp_cast                   (bitconcatenate   ) [ 0001111111111111111111111111]
icmp_ln332                 (icmp             ) [ 0011111111111111111111111111]
empty                      (speclooptripcount) [ 0000000000000000000000000000]
add_ln332                  (add              ) [ 0001111111111111111111111111]
br_ln332                   (br               ) [ 0000000000000000000000000000]
secondBias_f_V_addr        (getelementptr    ) [ 0001000000000000000000000000]
ret_ln363                  (ret              ) [ 0000000000000000000000000000]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
secondBias_f_V_load        (load             ) [ 0000000000000000000000000000]
sext_ln334                 (sext             ) [ 0000111111111111111111111111]
br_ln334                   (br               ) [ 0011111111111111111111111111]
i                          (phi              ) [ 0000111111000000000000000000]
tmp_s                      (bitconcatenate   ) [ 0000011111000000000000000000]
tmp_9                      (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln339                  (add              ) [ 0000000000000000000000000000]
zext_ln339                 (zext             ) [ 0000000000000000000000000000]
out_0_addr                 (getelementptr    ) [ 0000011111111111111111111111]
exitcond238                (icmp             ) [ 0011111111111111111111111111]
empty_57                   (speclooptripcount) [ 0000000000000000000000000000]
indvars_iv_next20          (add              ) [ 0011111111111111111111111111]
br_ln334                   (br               ) [ 0000000000000000000000000000]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
br_ln340                   (br               ) [ 0011111111111111111111111111]
store_ln332                (store            ) [ 0000000000000000000000000000]
br_ln0                     (br               ) [ 0000000000000000000000000000]
h                          (phi              ) [ 0000010000000000000000000000]
lhs                        (phi              ) [ 0000011111111110000000000000]
zext_ln1171_7              (zext             ) [ 0000000000000000000000000000]
zext_ln1171_8              (zext             ) [ 0000000000000000000000000000]
add_ln1171                 (add              ) [ 0000000000000000000000000000]
zext_ln1171_9              (zext             ) [ 0000000000000000000000000000]
secondKernel_f_V_1_addr    (getelementptr    ) [ 0000001000000000000000000000]
add_ln1169_1               (add              ) [ 0000000000000000000000000000]
zext_ln1169                (zext             ) [ 0000000000000000000000000000]
m_0_0_0_0_addr             (getelementptr    ) [ 0000001000000000000000000000]
icmp_ln340                 (icmp             ) [ 0011111111111111111111111111]
empty_58                   (speclooptripcount) [ 0000000000000000000000000000]
add_ln340                  (add              ) [ 0011111111111111111111111111]
br_ln340                   (br               ) [ 0000000000000000000000000000]
empty_59                   (add              ) [ 0000000000000000000000000000]
tmp_10                     (bitconcatenate   ) [ 0000000000111110000011111100]
cmp50                      (icmp             ) [ 0000000000111110000000000000]
tmp_11                     (bitconcatenate   ) [ 0000000000111111111111111100]
cmp27                      (icmp             ) [ 0011111111111111111111111111]
cmp87                      (icmp             ) [ 0000000000111110000000000000]
store_ln736                (store            ) [ 0000000000000000000000000000]
br_ln344                   (br               ) [ 0011111111111111111111111111]
add_ln1169                 (add              ) [ 0000000000000000000000000000]
tmp_12                     (bitconcatenate   ) [ 0000000000111110000000000000]
br_ln345                   (br               ) [ 0011111111111111111111111111]
r_V                        (load             ) [ 0000000100000000000000000000]
secondKernel_f_V_1_load    (load             ) [ 0000000100000000000000000000]
sext_ln1168                (sext             ) [ 0000000010000000000000000000]
sext_ln1171                (sext             ) [ 0000000010000000000000000000]
r_V_15                     (mul              ) [ 0000000001000000000000000000]
trunc_ln727                (trunc            ) [ 0000000001000000000000000000]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
lhs_4                      (bitconcatenate   ) [ 0000000000000000000000000000]
ret_V                      (add              ) [ 0000000000000000000000000000]
p_Val2_6                   (partselect       ) [ 0000000000000000000000000000]
p_Result_s                 (bitselect        ) [ 0000000000000000000000000000]
p_Result_19                (bitselect        ) [ 0000000000000000000000000000]
r                          (icmp             ) [ 0000000000000000000000000000]
or_ln412                   (or               ) [ 0000000000000000000000000000]
and_ln412                  (and              ) [ 0000000000000000000000000000]
zext_ln415                 (zext             ) [ 0000000000000000000000000000]
add_ln415                  (add              ) [ 0011111111111111111111111111]
br_ln0                     (br               ) [ 0011111111111111111111111111]
h_1                        (phi              ) [ 0000000000100000000000000000]
lhs_5                      (phi              ) [ 0000000000111110000000000000]
zext_ln1171_10             (zext             ) [ 0000000000000000000000000000]
zext_ln1171_11             (zext             ) [ 0000000000000000000000000000]
add_ln1171_3               (add              ) [ 0000000000000000000000000000]
zext_ln1171_12             (zext             ) [ 0000000000000000000000000000]
secondKernel_f_V_0_addr    (getelementptr    ) [ 0000000000010000000000000000]
add_ln1169_2               (add              ) [ 0000000000000000000000000000]
zext_ln1169_1              (zext             ) [ 0000000000000000000000000000]
m_0_0_0_0_addr_1           (getelementptr    ) [ 0000000000010000000000000000]
icmp_ln345                 (icmp             ) [ 0011111111111111111111111111]
empty_60                   (speclooptripcount) [ 0000000000000000000000000000]
add_ln345                  (add              ) [ 0011111111111111111111111111]
br_ln345                   (br               ) [ 0000000000000000000000000000]
store_ln736                (store            ) [ 0000000000000000000000000000]
br_ln349                   (br               ) [ 0000000000000000000000000000]
V1_i_i_i_i_i67280_promoted (phi              ) [ 0000000000111111111111111110]
br_ln349                   (br               ) [ 0000000000000000000000000000]
br_ln353                   (br               ) [ 0011111111111111111111111111]
br_ln1171                  (br               ) [ 0011111111111111111111111111]
br_ln1171                  (br               ) [ 0011111111111111111111111111]
r_V_7                      (load             ) [ 0000000000001000000000000000]
secondKernel_f_V_0_load    (load             ) [ 0000000000001000000000000000]
sext_ln1168_1              (sext             ) [ 0000000000000100000000000000]
sext_ln1171_2              (sext             ) [ 0000000000000100000000000000]
r_V_16                     (mul              ) [ 0000000000000010000000000000]
trunc_ln727_2              (trunc            ) [ 0000000000000010000000000000]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
lhs_6                      (bitconcatenate   ) [ 0000000000000000000000000000]
ret_V_3                    (add              ) [ 0000000000000000000000000000]
p_Val2_8                   (partselect       ) [ 0000000000000000000000000000]
p_Result_14                (bitselect        ) [ 0000000000000000000000000000]
p_Result_20                (bitselect        ) [ 0000000000000000000000000000]
r_2                        (icmp             ) [ 0000000000000000000000000000]
or_ln412_2                 (or               ) [ 0000000000000000000000000000]
and_ln412_2                (and              ) [ 0000000000000000000000000000]
zext_ln415_2               (zext             ) [ 0000000000000000000000000000]
add_ln415_2                (add              ) [ 0011111111111111111111111111]
br_ln0                     (br               ) [ 0011111111111111111111111111]
h_3                        (phi              ) [ 0000000000000001000000000000]
lhs_10                     (phi              ) [ 0011111111111111111111111111]
zext_ln1171_16             (zext             ) [ 0000000000000000000000000000]
zext_ln1171_17             (zext             ) [ 0000000000000000000000000000]
add_ln1171_5               (add              ) [ 0000000000000000000000000000]
zext_ln1171_18             (zext             ) [ 0000000000000000000000000000]
secondKernel_f_V_2_addr_1  (getelementptr    ) [ 0000000000000000100000000000]
add_ln1169_5               (add              ) [ 0000000000000000000000000000]
zext_ln1169_4              (zext             ) [ 0000000000000000000000000000]
m_0_0_0_0_addr_4           (getelementptr    ) [ 0000000000000000100000000000]
icmp_ln354                 (icmp             ) [ 0011111111111111111111111111]
empty_62                   (speclooptripcount) [ 0000000000000000000000000000]
add_ln354                  (add              ) [ 0011111111111111111111111111]
br_ln354                   (br               ) [ 0000000000000000000000000000]
store_ln736                (store            ) [ 0000000000000000000000000000]
br_ln0                     (br               ) [ 0011111111111111111111111111]
r_V_13                     (load             ) [ 0000000000000000010000000000]
secondKernel_f_V_2_load_1  (load             ) [ 0000000000000000010000000000]
sext_ln1168_4              (sext             ) [ 0000000000000000001000000000]
sext_ln1171_5              (sext             ) [ 0000000000000000001000000000]
r_V_19                     (mul              ) [ 0000000000000000000100000000]
trunc_ln727_3              (trunc            ) [ 0000000000000000000100000000]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
lhs_11                     (bitconcatenate   ) [ 0000000000000000000000000000]
ret_V_6                    (add              ) [ 0000000000000000000000000000]
p_Val2_12                  (partselect       ) [ 0000000000000000000000000000]
p_Result_18                (bitselect        ) [ 0000000000000000000000000000]
p_Result_22                (bitselect        ) [ 0000000000000000000000000000]
r_4                        (icmp             ) [ 0000000000000000000000000000]
or_ln412_4                 (or               ) [ 0000000000000000000000000000]
and_ln412_4                (and              ) [ 0000000000000000000000000000]
zext_ln415_4               (zext             ) [ 0000000000000000000000000000]
add_ln415_4                (add              ) [ 0011111111111111111111111111]
br_ln0                     (br               ) [ 0011111111111111111111111111]
h_2                        (phi              ) [ 0000000000000000000010000000]
lhs_8                      (phi              ) [ 0011111111111111111111111111]
zext_ln1171_13             (zext             ) [ 0000000000000000000000000000]
zext_ln1171_14             (zext             ) [ 0000000000000000000000000000]
add_ln1171_4               (add              ) [ 0000000000000000000000000000]
zext_ln1171_15             (zext             ) [ 0000000000000000000000000000]
secondKernel_f_V_2_addr    (getelementptr    ) [ 0000000000000000000001000000]
secondKernel_f_V_3_addr    (getelementptr    ) [ 0000000000000000000001000000]
add_ln1169_3               (add              ) [ 0000000000000000000000000000]
zext_ln1169_2              (zext             ) [ 0000000000000000000000000000]
m_0_0_0_0_addr_2           (getelementptr    ) [ 0000000000000000000001000000]
add_ln1169_4               (add              ) [ 0000000000000000000000000000]
zext_ln1169_3              (zext             ) [ 0000000000000000000000000000]
m_0_0_0_0_addr_3           (getelementptr    ) [ 0000000000000000000001000000]
icmp_ln350                 (icmp             ) [ 0011111111111111111111111111]
empty_61                   (speclooptripcount) [ 0000000000000000000000000000]
add_ln350                  (add              ) [ 0011111111111111111111111111]
br_ln350                   (br               ) [ 0000000000000000000000000000]
store_ln736                (store            ) [ 0000000000000000000000000000]
br_ln359                   (br               ) [ 0011111111111111111111111111]
r_V_9                      (load             ) [ 0000000000000000000000100000]
secondKernel_f_V_2_load    (load             ) [ 0000000000000000000000100000]
r_V_11                     (load             ) [ 0000000000000000000000100000]
secondKernel_f_V_3_load    (load             ) [ 0000000000000000000000100000]
sext_ln1168_2              (sext             ) [ 0000000000000000000000010000]
sext_ln1171_3              (sext             ) [ 0000000000000000000000010000]
sext_ln1168_3              (sext             ) [ 0000000000000000000000010000]
sext_ln1171_4              (sext             ) [ 0000000000000000000000010000]
r_V_17                     (mul              ) [ 0000000000000000000000001000]
trunc_ln1168               (trunc            ) [ 0000000000000000000000001000]
r_V_18                     (mul              ) [ 0000000000000000000000001000]
trunc_ln1168_1             (trunc            ) [ 0000000000000000000000001000]
ret_V_4                    (add              ) [ 0000000000000000000000000100]
sub_ln727                  (sub              ) [ 0000000000000000000000000000]
r_3                        (icmp             ) [ 0000000000000000000000000100]
specloopname_ln330         (specloopname     ) [ 0000000000000000000000000000]
lhs_9                      (bitconcatenate   ) [ 0000000000000000000000000000]
ret_V_5                    (add              ) [ 0000000000000000000000000000]
p_Val2_10                  (partselect       ) [ 0000000000000000000000000000]
p_Result_16                (bitselect        ) [ 0000000000000000000000000000]
p_Result_21                (bitselect        ) [ 0000000000000000000000000000]
or_ln412_3                 (or               ) [ 0000000000000000000000000000]
and_ln412_3                (and              ) [ 0000000000000000000000000000]
zext_ln415_3               (zext             ) [ 0000000000000000000000000000]
add_ln415_3                (add              ) [ 0011111111111111111111111111]
br_ln0                     (br               ) [ 0011111111111111111111111111]
empty_63                   (phi              ) [ 0000000000000000000000000010]
tmp                        (bitselect        ) [ 0000000000000000000000000001]
br_ln359                   (br               ) [ 0000000000000000000000000000]
store_ln359                (store            ) [ 0000000000000000000000000000]
br_ln359                   (br               ) [ 0000000000000000000000000000]
br_ln0                     (br               ) [ 0011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_0_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="secondBias_f_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="secondKernel_f_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="secondKernel_f_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="secondKernel_f_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="secondKernel_f_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i36.i19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="d_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="secondBias_f_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondBias_f_V_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondBias_f_V_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="out_0_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="36" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="secondKernel_f_V_1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="20" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondKernel_f_V_1_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="m_0_0_0_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="36" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_0_0_0_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="36" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="36" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="36" slack="1"/>
<pin id="220" dir="1" index="7" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/5 r_V_7/10 r_V_13/15 r_V_9/20 r_V_11/20 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondKernel_f_V_1_load/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="1"/>
<pin id="144" dir="0" index="1" bw="36" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln736/5 store_ln736/10 store_ln736/15 store_ln736/20 store_ln359/27 "/>
</bind>
</comp>

<comp id="147" class="1004" name="secondKernel_f_V_0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="20" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondKernel_f_V_0_addr/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="m_0_0_0_0_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="36" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_0_0_0_addr_1/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondKernel_f_V_0_load/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="secondKernel_f_V_2_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="21" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondKernel_f_V_2_addr_1/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="m_0_0_0_0_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="36" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_0_0_0_addr_4/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondKernel_f_V_2_load_1/15 secondKernel_f_V_2_load/20 "/>
</bind>
</comp>

<comp id="189" class="1004" name="secondKernel_f_V_2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="21" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondKernel_f_V_2_addr/20 "/>
</bind>
</comp>

<comp id="196" class="1004" name="secondKernel_f_V_3_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="21" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondKernel_f_V_3_addr/20 "/>
</bind>
</comp>

<comp id="203" class="1004" name="m_0_0_0_0_addr_2_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="36" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_0_0_0_addr_2/20 "/>
</bind>
</comp>

<comp id="210" class="1004" name="m_0_0_0_0_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="36" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_0_0_0_0_addr_3/20 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondKernel_f_V_3_load/20 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="h_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="h_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="lhs_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="36" slack="1"/>
<pin id="256" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="lhs_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="21" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="36" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="h_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="h_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="lhs_5_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="36" slack="4"/>
<pin id="278" dir="1" index="1" bw="36" slack="4"/>
</pin_list>
<bind>
<opset="lhs_5 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="lhs_5_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="36" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="36" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_5/10 "/>
</bind>
</comp>

<comp id="288" class="1005" name="V1_i_i_i_i_i67280_promoted_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="36" slack="1"/>
<pin id="290" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="V1_i_i_i_i_i67280_promoted (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="V1_i_i_i_i_i67280_promoted_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="36" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="36" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="V1_i_i_i_i_i67280_promoted/10 "/>
</bind>
</comp>

<comp id="300" class="1005" name="h_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_3 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="h_3_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_3/15 "/>
</bind>
</comp>

<comp id="311" class="1005" name="lhs_10_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="36" slack="1"/>
<pin id="313" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="lhs_10 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="lhs_10_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="36" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="36" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_10/15 "/>
</bind>
</comp>

<comp id="323" class="1005" name="h_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_2 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="h_2_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_2/20 "/>
</bind>
</comp>

<comp id="334" class="1005" name="lhs_8_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="36" slack="1"/>
<pin id="336" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="lhs_8 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="lhs_8_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="36" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="36" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_8/20 "/>
</bind>
</comp>

<comp id="346" class="1005" name="empty_63_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="348" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_63 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="empty_63_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="36" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="36" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="36" slack="2"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_63/26 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="36" slack="1"/>
<pin id="362" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_7 r_V_13 r_V_9 "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="21" slack="1"/>
<pin id="367" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_2_load_1 secondKernel_f_V_2_load "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln332_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="d_8_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_8/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln332_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1171_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln1171_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1171/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln332_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln332_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln334_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="21" slack="0"/>
<pin id="412" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln334/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln339_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="2"/>
<pin id="433" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln339_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond238_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond238/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="indvars_iv_next20_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next20/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln332_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="2"/>
<pin id="454" dir="0" index="1" bw="5" slack="3"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln1171_7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_7/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln1171_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_8/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln1171_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="3"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln1171_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_9/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln1169_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169_1/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln1169_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln340_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln340_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="empty_59_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_10_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="6" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="cmp50_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp50/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="cmp27_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="1"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp27/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="cmp87_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="0" index="1" bw="6" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp87/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln1169_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="1"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_12_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln1168_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="36" slack="1"/>
<pin id="550" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln1171_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="20" slack="1"/>
<pin id="554" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="20" slack="0"/>
<pin id="557" dir="0" index="1" bw="36" slack="0"/>
<pin id="558" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln727_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="55" slack="0"/>
<pin id="563" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lhs_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="55" slack="0"/>
<pin id="567" dir="0" index="1" bw="36" slack="4"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ret_V_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="55" slack="0"/>
<pin id="575" dir="0" index="1" bw="55" slack="1"/>
<pin id="576" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_Val2_6_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="36" slack="0"/>
<pin id="580" dir="0" index="1" bw="55" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="0" index="3" bw="7" slack="0"/>
<pin id="583" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Result_s_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="55" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_19_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="55" slack="0"/>
<pin id="599" dir="0" index="2" bw="6" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="r_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="18" slack="1"/>
<pin id="606" dir="0" index="1" bw="18" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln412_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln412_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln415_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln415_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="36" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln1171_10_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_10/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1171_11_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="0"/>
<pin id="637" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_11/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln1171_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="4"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171_3/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln1171_12_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_12/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln1169_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="1"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169_2/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln1169_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_1/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln345_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln345/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln345_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln1168_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="36" slack="1"/>
<pin id="673" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168_1/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln1171_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="20" slack="1"/>
<pin id="677" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="20" slack="0"/>
<pin id="680" dir="0" index="1" bw="36" slack="0"/>
<pin id="681" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln727_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="55" slack="0"/>
<pin id="686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_2/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="lhs_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="55" slack="0"/>
<pin id="690" dir="0" index="1" bw="36" slack="4"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/14 "/>
</bind>
</comp>

<comp id="696" class="1004" name="ret_V_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="55" slack="0"/>
<pin id="698" dir="0" index="1" bw="55" slack="1"/>
<pin id="699" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Val2_8_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="36" slack="0"/>
<pin id="703" dir="0" index="1" bw="55" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="0" index="3" bw="7" slack="0"/>
<pin id="706" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Result_14_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="55" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_Result_20_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="55" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="r_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="0" index="1" bw="18" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2/14 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln412_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_2/14 "/>
</bind>
</comp>

<comp id="738" class="1004" name="and_ln412_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_2/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln415_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln415_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="36" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_2/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln1171_16_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_16/15 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1171_17_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_17/15 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln1171_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="5"/>
<pin id="764" dir="0" index="1" bw="4" slack="0"/>
<pin id="765" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171_5/15 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln1171_18_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_18/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln1169_5_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="2"/>
<pin id="774" dir="0" index="1" bw="4" slack="0"/>
<pin id="775" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169_5/15 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln1169_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_4/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="icmp_ln354_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="4" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln354_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln354/15 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1168_4_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="36" slack="1"/>
<pin id="796" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168_4/17 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln1171_5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="21" slack="1"/>
<pin id="800" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/17 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="21" slack="0"/>
<pin id="804" dir="0" index="1" bw="36" slack="0"/>
<pin id="805" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/17 "/>
</bind>
</comp>

<comp id="808" class="1004" name="trunc_ln727_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="55" slack="0"/>
<pin id="810" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_3/18 "/>
</bind>
</comp>

<comp id="812" class="1004" name="lhs_11_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="55" slack="0"/>
<pin id="814" dir="0" index="1" bw="36" slack="4"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_11/19 "/>
</bind>
</comp>

<comp id="820" class="1004" name="ret_V_6_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="55" slack="0"/>
<pin id="822" dir="0" index="1" bw="55" slack="1"/>
<pin id="823" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/19 "/>
</bind>
</comp>

<comp id="825" class="1004" name="p_Val2_12_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="36" slack="0"/>
<pin id="827" dir="0" index="1" bw="55" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="7" slack="0"/>
<pin id="830" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/19 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_Result_18_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="55" slack="0"/>
<pin id="838" dir="0" index="2" bw="6" slack="0"/>
<pin id="839" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/19 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_Result_22_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="55" slack="0"/>
<pin id="846" dir="0" index="2" bw="6" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/19 "/>
</bind>
</comp>

<comp id="851" class="1004" name="r_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="18" slack="1"/>
<pin id="853" dir="0" index="1" bw="18" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_4/19 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln412_4_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_4/19 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln412_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_4/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln415_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_4/19 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln415_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="36" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_4/19 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln1171_13_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="0"/>
<pin id="880" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_13/20 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln1171_14_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="0"/>
<pin id="884" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_14/20 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln1171_4_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="5"/>
<pin id="888" dir="0" index="1" bw="4" slack="0"/>
<pin id="889" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1171_4/20 "/>
</bind>
</comp>

<comp id="891" class="1004" name="zext_ln1171_15_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="0"/>
<pin id="893" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_15/20 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln1169_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="2"/>
<pin id="899" dir="0" index="1" bw="4" slack="0"/>
<pin id="900" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169_3/20 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln1169_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="9" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_2/20 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln1169_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="2"/>
<pin id="909" dir="0" index="1" bw="4" slack="0"/>
<pin id="910" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1169_4/20 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln1169_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_3/20 "/>
</bind>
</comp>

<comp id="917" class="1004" name="icmp_ln350_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="0"/>
<pin id="919" dir="0" index="1" bw="4" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln350/20 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln350_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/20 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1168_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="36" slack="1"/>
<pin id="931" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168_2/22 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln1171_3_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="21" slack="1"/>
<pin id="935" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/22 "/>
</bind>
</comp>

<comp id="937" class="1004" name="grp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="21" slack="0"/>
<pin id="939" dir="0" index="1" bw="36" slack="0"/>
<pin id="940" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/22 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln1168_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="36" slack="1"/>
<pin id="945" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168_3/22 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln1171_4_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="21" slack="1"/>
<pin id="948" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/22 "/>
</bind>
</comp>

<comp id="949" class="1004" name="grp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="21" slack="0"/>
<pin id="951" dir="0" index="1" bw="36" slack="0"/>
<pin id="952" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/22 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln1168_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="55" slack="0"/>
<pin id="957" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1168/23 "/>
</bind>
</comp>

<comp id="959" class="1004" name="trunc_ln1168_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="55" slack="0"/>
<pin id="961" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1168_1/23 "/>
</bind>
</comp>

<comp id="963" class="1004" name="ret_V_4_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="55" slack="1"/>
<pin id="965" dir="0" index="1" bw="55" slack="1"/>
<pin id="966" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/24 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sub_ln727_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="18" slack="1"/>
<pin id="970" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln727/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="r_3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="18" slack="1"/>
<pin id="974" dir="0" index="1" bw="18" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_3/24 "/>
</bind>
</comp>

<comp id="977" class="1004" name="lhs_9_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="55" slack="0"/>
<pin id="979" dir="0" index="1" bw="36" slack="5"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_9/25 "/>
</bind>
</comp>

<comp id="985" class="1004" name="ret_V_5_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="55" slack="0"/>
<pin id="987" dir="0" index="1" bw="55" slack="1"/>
<pin id="988" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/25 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_Val2_10_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="36" slack="0"/>
<pin id="992" dir="0" index="1" bw="55" slack="0"/>
<pin id="993" dir="0" index="2" bw="6" slack="0"/>
<pin id="994" dir="0" index="3" bw="7" slack="0"/>
<pin id="995" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/25 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="p_Result_16_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="55" slack="0"/>
<pin id="1003" dir="0" index="2" bw="6" slack="0"/>
<pin id="1004" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/25 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_Result_21_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="55" slack="1"/>
<pin id="1011" dir="0" index="2" bw="6" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/25 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="or_ln412_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="1"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_3/25 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln412_3_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_3/25 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln415_3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/25 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln415_3_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="36" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_3/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="36" slack="0"/>
<pin id="1039" dir="0" index="2" bw="7" slack="0"/>
<pin id="1040" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="d_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="5" slack="0"/>
<pin id="1046" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1051" class="1005" name="zext_ln1171_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="2"/>
<pin id="1053" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_cast_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="3"/>
<pin id="1058" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1067" class="1005" name="add_ln332_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="5" slack="2"/>
<pin id="1069" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln332 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="secondBias_f_V_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="1"/>
<pin id="1074" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="secondBias_f_V_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="sext_ln334_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="36" slack="2"/>
<pin id="1079" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln334 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_s_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="9" slack="1"/>
<pin id="1084" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1087" class="1005" name="out_0_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="1"/>
<pin id="1089" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="1095" class="1005" name="indvars_iv_next20_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="6" slack="0"/>
<pin id="1097" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next20 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="secondKernel_f_V_1_addr_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="7" slack="1"/>
<pin id="1104" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_1_addr "/>
</bind>
</comp>

<comp id="1107" class="1005" name="m_0_0_0_0_addr_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="9" slack="1"/>
<pin id="1109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_0_0_0_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln340_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln340 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_10_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="2"/>
<pin id="1122" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="cmp50_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp50 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_11_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="9" slack="2"/>
<pin id="1131" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="cmp27_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp27 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="cmp87_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp87 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_12_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="9" slack="1"/>
<pin id="1145" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="secondKernel_f_V_1_load_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="20" slack="1"/>
<pin id="1150" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_1_load "/>
</bind>
</comp>

<comp id="1153" class="1005" name="sext_ln1168_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="55" slack="1"/>
<pin id="1155" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="sext_ln1171_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="55" slack="1"/>
<pin id="1160" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="r_V_15_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="55" slack="1"/>
<pin id="1165" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="trunc_ln727_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="18" slack="1"/>
<pin id="1170" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln727 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln415_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="36" slack="1"/>
<pin id="1175" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="secondKernel_f_V_0_addr_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="7" slack="1"/>
<pin id="1180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_0_addr "/>
</bind>
</comp>

<comp id="1183" class="1005" name="m_0_0_0_0_addr_1_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="9" slack="1"/>
<pin id="1185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_0_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="add_ln345_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="0"/>
<pin id="1193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln345 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="secondKernel_f_V_0_load_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="20" slack="1"/>
<pin id="1198" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_0_load "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sext_ln1168_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="55" slack="1"/>
<pin id="1203" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="sext_ln1171_2_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="55" slack="1"/>
<pin id="1208" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="r_V_16_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="55" slack="1"/>
<pin id="1213" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="trunc_ln727_2_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="18" slack="1"/>
<pin id="1218" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln727_2 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="add_ln415_2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="36" slack="1"/>
<pin id="1223" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_2 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="secondKernel_f_V_2_addr_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="7" slack="1"/>
<pin id="1228" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_2_addr_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="m_0_0_0_0_addr_4_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="9" slack="1"/>
<pin id="1233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_0_0_0_addr_4 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln354_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="4" slack="0"/>
<pin id="1241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln354 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="sext_ln1168_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="55" slack="1"/>
<pin id="1246" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168_4 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="sext_ln1171_5_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="55" slack="1"/>
<pin id="1251" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_5 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="r_V_19_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="55" slack="1"/>
<pin id="1256" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="trunc_ln727_3_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="18" slack="1"/>
<pin id="1261" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln727_3 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="add_ln415_4_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="36" slack="1"/>
<pin id="1266" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_4 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="secondKernel_f_V_2_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="7" slack="1"/>
<pin id="1271" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_2_addr "/>
</bind>
</comp>

<comp id="1274" class="1005" name="secondKernel_f_V_3_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="7" slack="1"/>
<pin id="1276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_3_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="m_0_0_0_0_addr_2_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_0_0_0_addr_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="m_0_0_0_0_addr_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="9" slack="1"/>
<pin id="1286" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_0_0_0_0_addr_3 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln350_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="4" slack="0"/>
<pin id="1294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="r_V_11_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="36" slack="1"/>
<pin id="1299" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="secondKernel_f_V_3_load_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="21" slack="1"/>
<pin id="1304" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="secondKernel_f_V_3_load "/>
</bind>
</comp>

<comp id="1307" class="1005" name="sext_ln1168_2_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="55" slack="1"/>
<pin id="1309" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168_2 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="sext_ln1171_3_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="55" slack="1"/>
<pin id="1314" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="sext_ln1168_3_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="55" slack="1"/>
<pin id="1319" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168_3 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="sext_ln1171_4_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="55" slack="1"/>
<pin id="1324" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_4 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="r_V_17_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="55" slack="1"/>
<pin id="1329" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="trunc_ln1168_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="18" slack="1"/>
<pin id="1334" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1168 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="r_V_18_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="55" slack="1"/>
<pin id="1339" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="trunc_ln1168_1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="18" slack="1"/>
<pin id="1344" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1168_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="ret_V_4_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="55" slack="1"/>
<pin id="1349" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="r_3_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="add_ln415_3_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="36" slack="1"/>
<pin id="1360" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_3 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="116" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="167"><net_src comp="147" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="188"><net_src comp="168" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="203" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="222"><net_src comp="189" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="229"><net_src comp="196" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="263"><net_src comp="257" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="285"><net_src comp="254" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="287"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="297"><net_src comp="279" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="254" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="320"><net_src comp="288" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="322"><net_src comp="314" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="343"><net_src comp="288" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="345"><net_src comp="337" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="357"><net_src comp="334" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="311" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="288" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="363"><net_src comp="130" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="130" pin="7"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="183" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="385"><net_src comp="374" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="374" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="374" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="103" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="235" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="20" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="235" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="444"><net_src comp="235" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="235" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="459"><net_src comp="247" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="247" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="478"><net_src comp="456" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="488"><net_src comp="247" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="247" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="231" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="496" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="20" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="231" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="231" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="20" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="360" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="548" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="254" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="68" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="70" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="593"><net_src comp="74" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="573" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="74" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="573" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="588" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="596" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="578" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="269" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="269" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="653"><net_src comp="631" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="663"><net_src comp="269" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="269" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="56" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="360" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="671" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="64" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="276" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="66" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="707"><net_src comp="68" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="70" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="72" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="74" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="696" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="70" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="74" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="696" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="76" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="78" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="711" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="719" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="701" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="304" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="304" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="776"><net_src comp="754" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="786"><net_src comp="304" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="52" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="304" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="56" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="360" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="365" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="794" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="64" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="311" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="66" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="812" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="831"><net_src comp="68" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="820" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="70" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="72" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="840"><net_src comp="74" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="820" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="70" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="848"><net_src comp="74" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="820" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="76" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="78" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="835" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="843" pin="3"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="825" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="327" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="327" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="901"><net_src comp="878" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="897" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="911"><net_src comp="878" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="921"><net_src comp="327" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="52" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="327" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="56" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="360" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="365" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="943" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="937" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="949" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="971"><net_src comp="78" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="967" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="64" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="334" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="66" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="989"><net_src comp="977" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="996"><net_src comp="68" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="985" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="70" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="72" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1005"><net_src comp="74" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="985" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="70" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1013"><net_src comp="74" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="76" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="1000" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1008" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="990" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1041"><net_src comp="86" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="349" pin="6"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="88" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="92" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1054"><net_src comp="382" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1059"><net_src comp="390" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1062"><net_src comp="1056" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1063"><net_src comp="1056" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1070"><net_src comp="404" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1075"><net_src comp="96" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="1080"><net_src comp="410" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1085"><net_src comp="414" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1090"><net_src comp="109" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1098"><net_src comp="446" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1105"><net_src comp="116" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1110"><net_src comp="123" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1118"><net_src comp="490" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1123"><net_src comp="502" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1128"><net_src comp="510" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="516" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1138"><net_src comp="523" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="529" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="540" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1151"><net_src comp="136" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1156"><net_src comp="548" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1161"><net_src comp="552" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1166"><net_src comp="555" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1171"><net_src comp="561" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1176"><net_src comp="625" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1181"><net_src comp="147" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1186"><net_src comp="154" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1194"><net_src comp="665" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1199"><net_src comp="162" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1204"><net_src comp="671" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1209"><net_src comp="675" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1214"><net_src comp="678" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1219"><net_src comp="684" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1224"><net_src comp="748" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1229"><net_src comp="168" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1234"><net_src comp="175" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1242"><net_src comp="788" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1247"><net_src comp="794" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1252"><net_src comp="798" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1257"><net_src comp="802" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1262"><net_src comp="808" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1267"><net_src comp="872" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1272"><net_src comp="189" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1277"><net_src comp="196" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1282"><net_src comp="203" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1287"><net_src comp="210" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1295"><net_src comp="923" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1300"><net_src comp="130" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1305"><net_src comp="224" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1310"><net_src comp="929" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1315"><net_src comp="933" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1320"><net_src comp="943" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1325"><net_src comp="946" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1330"><net_src comp="937" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1335"><net_src comp="955" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1340"><net_src comp="949" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1345"><net_src comp="959" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1350"><net_src comp="963" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1352"><net_src comp="1347" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1356"><net_src comp="972" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1361"><net_src comp="1030" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1366"><net_src comp="1036" pin="3"/><net_sink comp="1363" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {5 10 15 20 27 }
	Port: secondBias_f_V | {}
	Port: secondKernel_f_V_1 | {}
	Port: secondKernel_f_V_0 | {}
	Port: secondKernel_f_V_2 | {}
	Port: secondKernel_f_V_3 | {}
 - Input state : 
	Port: convolution2_fix : m_0_0_0_0 | {5 6 10 11 15 16 20 21 }
	Port: convolution2_fix : secondBias_f_V | {2 3 }
	Port: convolution2_fix : secondKernel_f_V_1 | {5 6 }
	Port: convolution2_fix : secondKernel_f_V_0 | {10 11 }
	Port: convolution2_fix : secondKernel_f_V_2 | {15 16 20 21 }
	Port: convolution2_fix : secondKernel_f_V_3 | {20 21 }
  - Chain level:
	State 1
		store_ln332 : 1
	State 2
		zext_ln332 : 1
		zext_ln1171 : 1
		trunc_ln1171 : 1
		tmp_cast : 2
		icmp_ln332 : 1
		add_ln332 : 1
		br_ln332 : 2
		secondBias_f_V_addr : 2
		secondBias_f_V_load : 3
	State 3
		sext_ln334 : 1
	State 4
		tmp_s : 1
		tmp_9 : 1
		add_ln339 : 2
		zext_ln339 : 3
		out_0_addr : 4
		exitcond238 : 1
		indvars_iv_next20 : 1
		br_ln334 : 2
	State 5
		zext_ln1171_7 : 1
		zext_ln1171_8 : 1
		add_ln1171 : 2
		zext_ln1171_9 : 3
		secondKernel_f_V_1_addr : 4
		add_ln1169_1 : 2
		zext_ln1169 : 3
		m_0_0_0_0_addr : 4
		icmp_ln340 : 1
		add_ln340 : 1
		br_ln340 : 2
		r_V : 5
		secondKernel_f_V_1_load : 5
		tmp_10 : 1
		cmp50 : 1
		store_ln736 : 1
		br_ln344 : 1
		tmp_12 : 1
	State 6
	State 7
		r_V_15 : 1
	State 8
		trunc_ln727 : 1
	State 9
		ret_V : 1
		p_Val2_6 : 2
		p_Result_s : 2
		p_Result_19 : 2
		or_ln412 : 3
		and_ln412 : 3
		zext_ln415 : 3
		add_ln415 : 4
	State 10
		zext_ln1171_10 : 1
		zext_ln1171_11 : 1
		add_ln1171_3 : 2
		zext_ln1171_12 : 3
		secondKernel_f_V_0_addr : 4
		add_ln1169_2 : 2
		zext_ln1169_1 : 3
		m_0_0_0_0_addr_1 : 4
		icmp_ln345 : 1
		add_ln345 : 1
		br_ln345 : 2
		r_V_7 : 5
		secondKernel_f_V_0_load : 5
		store_ln736 : 1
		V1_i_i_i_i_i67280_promoted : 1
	State 11
	State 12
		r_V_16 : 1
	State 13
		trunc_ln727_2 : 1
	State 14
		ret_V_3 : 1
		p_Val2_8 : 2
		p_Result_14 : 2
		p_Result_20 : 2
		or_ln412_2 : 3
		and_ln412_2 : 3
		zext_ln415_2 : 3
		add_ln415_2 : 4
	State 15
		zext_ln1171_16 : 1
		zext_ln1171_17 : 1
		add_ln1171_5 : 2
		zext_ln1171_18 : 3
		secondKernel_f_V_2_addr_1 : 4
		add_ln1169_5 : 2
		zext_ln1169_4 : 3
		m_0_0_0_0_addr_4 : 4
		icmp_ln354 : 1
		add_ln354 : 1
		br_ln354 : 2
		r_V_13 : 5
		secondKernel_f_V_2_load_1 : 5
		store_ln736 : 1
	State 16
	State 17
		r_V_19 : 1
	State 18
		trunc_ln727_3 : 1
	State 19
		ret_V_6 : 1
		p_Val2_12 : 2
		p_Result_18 : 2
		p_Result_22 : 2
		or_ln412_4 : 3
		and_ln412_4 : 3
		zext_ln415_4 : 3
		add_ln415_4 : 4
	State 20
		zext_ln1171_13 : 1
		zext_ln1171_14 : 1
		add_ln1171_4 : 2
		zext_ln1171_15 : 3
		secondKernel_f_V_2_addr : 4
		secondKernel_f_V_3_addr : 4
		add_ln1169_3 : 2
		zext_ln1169_2 : 3
		m_0_0_0_0_addr_2 : 4
		add_ln1169_4 : 2
		zext_ln1169_3 : 3
		m_0_0_0_0_addr_3 : 4
		icmp_ln350 : 1
		add_ln350 : 1
		br_ln350 : 2
		r_V_9 : 5
		secondKernel_f_V_2_load : 5
		r_V_11 : 5
		secondKernel_f_V_3_load : 5
		store_ln736 : 1
	State 21
	State 22
		r_V_17 : 1
		r_V_18 : 1
	State 23
		trunc_ln1168 : 1
		trunc_ln1168_1 : 1
	State 24
		r_3 : 1
	State 25
		ret_V_5 : 1
		p_Val2_10 : 2
		p_Result_16 : 2
		or_ln412_3 : 3
		and_ln412_3 : 3
		zext_ln415_3 : 3
		add_ln415_3 : 4
	State 26
		tmp : 1
		br_ln359 : 2
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_555        |    2    |   202   |    85   |
|          |        grp_fu_678        |    2    |   202   |    85   |
|    mul   |        grp_fu_802        |    2    |   202   |    85   |
|          |        grp_fu_937        |    2    |   202   |    85   |
|          |        grp_fu_949        |    2    |   202   |    85   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln332_fu_404     |    0    |    0    |    13   |
|          |     add_ln339_fu_430     |    0    |    0    |    13   |
|          | indvars_iv_next20_fu_446 |    0    |    0    |    14   |
|          |     add_ln1171_fu_464    |    0    |    0    |    14   |
|          |    add_ln1169_1_fu_474   |    0    |    0    |    14   |
|          |     add_ln340_fu_490     |    0    |    0    |    13   |
|          |      empty_59_fu_496     |    0    |    0    |    14   |
|          |     add_ln1169_fu_534    |    0    |    0    |    14   |
|          |       ret_V_fu_573       |    0    |    0    |    62   |
|          |     add_ln415_fu_625     |    0    |    0    |    43   |
|          |    add_ln1171_3_fu_639   |    0    |    0    |    14   |
|          |    add_ln1169_2_fu_649   |    0    |    0    |    14   |
|          |     add_ln345_fu_665     |    0    |    0    |    13   |
|    add   |      ret_V_3_fu_696      |    0    |    0    |    62   |
|          |    add_ln415_2_fu_748    |    0    |    0    |    43   |
|          |    add_ln1171_5_fu_762   |    0    |    0    |    14   |
|          |    add_ln1169_5_fu_772   |    0    |    0    |    14   |
|          |     add_ln354_fu_788     |    0    |    0    |    13   |
|          |      ret_V_6_fu_820      |    0    |    0    |    62   |
|          |    add_ln415_4_fu_872    |    0    |    0    |    43   |
|          |    add_ln1171_4_fu_886   |    0    |    0    |    14   |
|          |    add_ln1169_3_fu_897   |    0    |    0    |    14   |
|          |    add_ln1169_4_fu_907   |    0    |    0    |    14   |
|          |     add_ln350_fu_923     |    0    |    0    |    13   |
|          |      ret_V_4_fu_963      |    0    |    0    |    62   |
|          |      ret_V_5_fu_985      |    0    |    0    |    62   |
|          |    add_ln415_3_fu_1030   |    0    |    0    |    43   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln332_fu_398    |    0    |    0    |    9    |
|          |    exitcond238_fu_440    |    0    |    0    |    10   |
|          |     icmp_ln340_fu_484    |    0    |    0    |    9    |
|          |       cmp50_fu_510       |    0    |    0    |    10   |
|          |       cmp27_fu_523       |    0    |    0    |    10   |
|          |       cmp87_fu_529       |    0    |    0    |    10   |
|   icmp   |         r_fu_604         |    0    |    0    |    13   |
|          |     icmp_ln345_fu_659    |    0    |    0    |    9    |
|          |        r_2_fu_727        |    0    |    0    |    13   |
|          |     icmp_ln354_fu_782    |    0    |    0    |    9    |
|          |        r_4_fu_851        |    0    |    0    |    13   |
|          |     icmp_ln350_fu_917    |    0    |    0    |    9    |
|          |        r_3_fu_972        |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln727_fu_967     |    0    |    0    |    25   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln412_fu_609     |    0    |    0    |    2    |
|    or    |     or_ln412_2_fu_732    |    0    |    0    |    2    |
|          |     or_ln412_4_fu_856    |    0    |    0    |    2    |
|          |    or_ln412_3_fu_1015    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln412_fu_615     |    0    |    0    |    2    |
|    and   |    and_ln412_2_fu_738    |    0    |    0    |    2    |
|          |    and_ln412_4_fu_862    |    0    |    0    |    2    |
|          |    and_ln412_3_fu_1020   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln332_fu_377    |    0    |    0    |    0    |
|          |    zext_ln1171_fu_382    |    0    |    0    |    0    |
|          |     zext_ln339_fu_435    |    0    |    0    |    0    |
|          |   zext_ln1171_7_fu_456   |    0    |    0    |    0    |
|          |   zext_ln1171_8_fu_460   |    0    |    0    |    0    |
|          |   zext_ln1171_9_fu_469   |    0    |    0    |    0    |
|          |    zext_ln1169_fu_479    |    0    |    0    |    0    |
|          |     zext_ln415_fu_621    |    0    |    0    |    0    |
|          |   zext_ln1171_10_fu_631  |    0    |    0    |    0    |
|          |   zext_ln1171_11_fu_635  |    0    |    0    |    0    |
|          |   zext_ln1171_12_fu_644  |    0    |    0    |    0    |
|   zext   |   zext_ln1169_1_fu_654   |    0    |    0    |    0    |
|          |    zext_ln415_2_fu_744   |    0    |    0    |    0    |
|          |   zext_ln1171_16_fu_754  |    0    |    0    |    0    |
|          |   zext_ln1171_17_fu_758  |    0    |    0    |    0    |
|          |   zext_ln1171_18_fu_767  |    0    |    0    |    0    |
|          |   zext_ln1169_4_fu_777   |    0    |    0    |    0    |
|          |    zext_ln415_4_fu_868   |    0    |    0    |    0    |
|          |   zext_ln1171_13_fu_878  |    0    |    0    |    0    |
|          |   zext_ln1171_14_fu_882  |    0    |    0    |    0    |
|          |   zext_ln1171_15_fu_891  |    0    |    0    |    0    |
|          |   zext_ln1169_2_fu_902   |    0    |    0    |    0    |
|          |   zext_ln1169_3_fu_912   |    0    |    0    |    0    |
|          |   zext_ln415_3_fu_1026   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln1171_fu_386   |    0    |    0    |    0    |
|          |    trunc_ln727_fu_561    |    0    |    0    |    0    |
|   trunc  |   trunc_ln727_2_fu_684   |    0    |    0    |    0    |
|          |   trunc_ln727_3_fu_808   |    0    |    0    |    0    |
|          |    trunc_ln1168_fu_955   |    0    |    0    |    0    |
|          |   trunc_ln1168_1_fu_959  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_cast_fu_390     |    0    |    0    |    0    |
|          |       tmp_s_fu_414       |    0    |    0    |    0    |
|          |       tmp_9_fu_422       |    0    |    0    |    0    |
|          |       tmp_10_fu_502      |    0    |    0    |    0    |
|bitconcatenate|       tmp_11_fu_516      |    0    |    0    |    0    |
|          |       tmp_12_fu_540      |    0    |    0    |    0    |
|          |       lhs_4_fu_565       |    0    |    0    |    0    |
|          |       lhs_6_fu_688       |    0    |    0    |    0    |
|          |       lhs_11_fu_812      |    0    |    0    |    0    |
|          |       lhs_9_fu_977       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln334_fu_410    |    0    |    0    |    0    |
|          |    sext_ln1168_fu_548    |    0    |    0    |    0    |
|          |    sext_ln1171_fu_552    |    0    |    0    |    0    |
|          |   sext_ln1168_1_fu_671   |    0    |    0    |    0    |
|          |   sext_ln1171_2_fu_675   |    0    |    0    |    0    |
|   sext   |   sext_ln1168_4_fu_794   |    0    |    0    |    0    |
|          |   sext_ln1171_5_fu_798   |    0    |    0    |    0    |
|          |   sext_ln1168_2_fu_929   |    0    |    0    |    0    |
|          |   sext_ln1171_3_fu_933   |    0    |    0    |    0    |
|          |   sext_ln1168_3_fu_943   |    0    |    0    |    0    |
|          |   sext_ln1171_4_fu_946   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      p_Val2_6_fu_578     |    0    |    0    |    0    |
|partselect|      p_Val2_8_fu_701     |    0    |    0    |    0    |
|          |     p_Val2_12_fu_825     |    0    |    0    |    0    |
|          |     p_Val2_10_fu_990     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_588    |    0    |    0    |    0    |
|          |    p_Result_19_fu_596    |    0    |    0    |    0    |
|          |    p_Result_14_fu_711    |    0    |    0    |    0    |
|          |    p_Result_20_fu_719    |    0    |    0    |    0    |
| bitselect|    p_Result_18_fu_835    |    0    |    0    |    0    |
|          |    p_Result_22_fu_843    |    0    |    0    |    0    |
|          |    p_Result_16_fu_1000   |    0    |    0    |    0    |
|          |    p_Result_21_fu_1008   |    0    |    0    |    0    |
|          |        tmp_fu_1036       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    10   |   1010  |   1331  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|V1_i_i_i_i_i67280_promoted_reg_288|   36   |
|        add_ln332_reg_1067        |    5   |
|        add_ln340_reg_1115        |    4   |
|        add_ln345_reg_1191        |    4   |
|        add_ln350_reg_1292        |    4   |
|        add_ln354_reg_1239        |    4   |
|       add_ln415_2_reg_1221       |   36   |
|       add_ln415_3_reg_1358       |   36   |
|       add_ln415_4_reg_1264       |   36   |
|        add_ln415_reg_1173        |   36   |
|          cmp27_reg_1135          |    1   |
|          cmp50_reg_1125          |    1   |
|          cmp87_reg_1139          |    1   |
|            d_reg_1044            |    5   |
|         empty_63_reg_346         |   36   |
|            h_1_reg_265           |    4   |
|            h_2_reg_323           |    4   |
|            h_3_reg_300           |    4   |
|             h_reg_243            |    4   |
|             i_reg_231            |    6   |
|    indvars_iv_next20_reg_1095    |    6   |
|          lhs_10_reg_311          |   36   |
|           lhs_5_reg_276          |   36   |
|           lhs_8_reg_334          |   36   |
|            lhs_reg_254           |   36   |
|     m_0_0_0_0_addr_1_reg_1183    |    9   |
|     m_0_0_0_0_addr_2_reg_1279    |    9   |
|     m_0_0_0_0_addr_3_reg_1284    |    9   |
|     m_0_0_0_0_addr_4_reg_1231    |    9   |
|      m_0_0_0_0_addr_reg_1107     |    9   |
|        out_0_addr_reg_1087       |   10   |
|           r_3_reg_1353           |    1   |
|          r_V_11_reg_1297         |   36   |
|          r_V_15_reg_1163         |   55   |
|          r_V_16_reg_1211         |   55   |
|          r_V_17_reg_1327         |   55   |
|          r_V_18_reg_1337         |   55   |
|          r_V_19_reg_1254         |   55   |
|              reg_360             |   36   |
|              reg_365             |   21   |
|         ret_V_4_reg_1347         |   55   |
|   secondBias_f_V_addr_reg_1072   |    4   |
| secondKernel_f_V_0_addr_reg_1178 |    7   |
| secondKernel_f_V_0_load_reg_1196 |   20   |
| secondKernel_f_V_1_addr_reg_1102 |    7   |
| secondKernel_f_V_1_load_reg_1148 |   20   |
|secondKernel_f_V_2_addr_1_reg_1226|    7   |
| secondKernel_f_V_2_addr_reg_1269 |    7   |
| secondKernel_f_V_3_addr_reg_1274 |    7   |
| secondKernel_f_V_3_load_reg_1302 |   21   |
|      sext_ln1168_1_reg_1201      |   55   |
|      sext_ln1168_2_reg_1307      |   55   |
|      sext_ln1168_3_reg_1317      |   55   |
|      sext_ln1168_4_reg_1244      |   55   |
|       sext_ln1168_reg_1153       |   55   |
|      sext_ln1171_2_reg_1206      |   55   |
|      sext_ln1171_3_reg_1312      |   55   |
|      sext_ln1171_4_reg_1322      |   55   |
|      sext_ln1171_5_reg_1249      |   55   |
|       sext_ln1171_reg_1158       |   55   |
|        sext_ln334_reg_1077       |   36   |
|          tmp_10_reg_1120         |    9   |
|          tmp_11_reg_1129         |    9   |
|          tmp_12_reg_1143         |    9   |
|         tmp_cast_reg_1056        |    7   |
|           tmp_reg_1363           |    1   |
|          tmp_s_reg_1082          |    9   |
|      trunc_ln1168_1_reg_1342     |   18   |
|       trunc_ln1168_reg_1332      |   18   |
|      trunc_ln727_2_reg_1216      |   18   |
|      trunc_ln727_3_reg_1259      |   18   |
|       trunc_ln727_reg_1168       |   18   |
|       zext_ln1171_reg_1051       |   10   |
+----------------------------------+--------+
|               Total              |  1726  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_130 |  p0  |   8  |   9  |   72   ||    42   |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_142 |  p1  |   5  |  36  |   180  ||    25   |
| grp_access_fu_162 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_183 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_224 |  p0  |   2  |   7  |   14   ||    9    |
|     i_reg_231     |  p0  |   2  |   6  |   12   ||    9    |
|      reg_360      |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_555    |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_555    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_678    |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_678    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_802    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_802    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_937    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_937    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_949    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_949    |  p1  |   2  |  36  |   72   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   980  || 33.0723 ||   240   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |  1010  |  1331  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   240  |
|  Register |    -   |    -   |  1726  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   33   |  2736  |  1571  |
+-----------+--------+--------+--------+--------+
