// Seed: 1675396320
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2
    , id_7,
    output wire id_3,
    input supply0 id_4,
    output uwire id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd37,
    parameter id_4 = 32'd1,
    parameter id_5 = 32'd33,
    parameter id_8 = 32'd10
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  input wire id_7;
  output logic [7:0] id_6;
  inout wire _id_5;
  input wire _id_4;
  input wire _id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_6[id_3||id_3||id_8||1] = id_2[id_4+:id_5];
endmodule
