

================================================================
== Vitis HLS Report for 'init_1'
================================================================
* Date:           Sat Oct  4 15:12:59 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_1  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%store_ln45 = store i12 0, i12 %i" [sort.c:45]   --->   Operation 8 'store' 'store_ln45' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [sort.c:45]   --->   Operation 9 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [sort.c:46]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 11" [sort.c:45]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp, void %for.inc.split, void %for.end" [sort.c:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i12 %i_1" [sort.c:45]   --->   Operation 14 'trunc' 'trunc_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:8]   --->   Operation 15 'specpipeline' 'specpipeline_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort.c:44]   --->   Operation 16 'specloopname' 'specloopname_ln44' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 9" [sort.c:46]   --->   Operation 17 'bitselect' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_30, i5 0" [sort.c:46]   --->   Operation 18 'bitconcatenate' 'and_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %trunc_ln45" [sort.c:46]   --->   Operation 19 'zext' 'zext_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %i_1, i32 10" [sort.c:46]   --->   Operation 20 'bitselect' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_31, void %arrayidx1.case.0, void %arrayidx1.case.1" [sort.c:46]   --->   Operation 21 'br' 'br_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln46" [sort.c:46]   --->   Operation 22 'getelementptr' 'bucket_0_addr' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:46]   --->   Operation 23 'load' 'bucket_0_load' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln46" [sort.c:46]   --->   Operation 24 'getelementptr' 'bucket_1_addr' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:46]   --->   Operation 25 'load' 'bucket_1_load' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln46 = or i9 %trunc_ln45, i9 1" [sort.c:46]   --->   Operation 26 'or' 'or_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i9 %or_ln46" [sort.c:46]   --->   Operation 27 'zext' 'zext_ln46_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_31, void %arrayidx.12.case.0, void %arrayidx.12.case.1" [sort.c:46]   --->   Operation 28 'br' 'br_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bucket_0_addr_4 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln46_2" [sort.c:46]   --->   Operation 29 'getelementptr' 'bucket_0_addr_4' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%bucket_0_load_4 = load i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 30 'load' 'bucket_0_load_4' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_1_addr_4 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln46_2" [sort.c:46]   --->   Operation 31 'getelementptr' 'bucket_1_addr_4' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.26ns)   --->   "%bucket_1_load_4 = load i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 32 'load' 'bucket_1_load_4' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [sort.c:48]   --->   Operation 64 'ret' 'ret_ln48' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 33 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:46]   --->   Operation 33 'load' 'bucket_0_load' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%zext_ln46_3 = zext i6 %and_ln" [sort.c:46]   --->   Operation 34 'zext' 'zext_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%shl_ln46_1 = shl i64 4294967295, i64 %zext_ln46_3" [sort.c:46]   --->   Operation 35 'shl' 'shl_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%xor_ln46_1 = xor i64 %shl_ln46_1, i64 18446744073709551615" [sort.c:46]   --->   Operation 36 'xor' 'xor_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_1 = and i64 %bucket_0_load, i64 %xor_ln46_1" [sort.c:46]   --->   Operation 37 'and' 'and_ln46_1' <Predicate = (!tmp & !tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_1, i9 %bucket_0_addr" [sort.c:46]   --->   Operation 38 'store' 'store_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1.exit" [sort.c:46]   --->   Operation 39 'br' 'br_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:46]   --->   Operation 40 'load' 'bucket_1_load' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%zext_ln46_1 = zext i6 %and_ln" [sort.c:46]   --->   Operation 41 'zext' 'zext_ln46_1' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%shl_ln46 = shl i64 4294967295, i64 %zext_ln46_1" [sort.c:46]   --->   Operation 42 'shl' 'shl_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i64 %shl_ln46, i64 18446744073709551615" [sort.c:46]   --->   Operation 43 'xor' 'xor_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46 = and i64 %bucket_1_load, i64 %xor_ln46" [sort.c:46]   --->   Operation 44 'and' 'and_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46, i9 %bucket_1_addr" [sort.c:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1.exit" [sort.c:46]   --->   Operation 46 'br' 'br_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.26ns)   --->   "%bucket_0_load_4 = load i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 47 'load' 'bucket_0_load_4' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%zext_ln46_5 = zext i6 %and_ln" [sort.c:46]   --->   Operation 48 'zext' 'zext_ln46_5' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%shl_ln46_3 = shl i64 4294967295, i64 %zext_ln46_5" [sort.c:46]   --->   Operation 49 'shl' 'shl_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_3 = xor i64 %shl_ln46_3, i64 18446744073709551615" [sort.c:46]   --->   Operation 50 'xor' 'xor_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_3 = and i64 %bucket_0_load_4, i64 %xor_ln46_3" [sort.c:46]   --->   Operation 51 'and' 'and_ln46_3' <Predicate = (!tmp & !tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_3, i9 %bucket_0_addr_4" [sort.c:46]   --->   Operation 52 'store' 'store_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.12.exit" [sort.c:46]   --->   Operation 53 'br' 'br_ln46' <Predicate = (!tmp & !tmp_31)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (2.26ns)   --->   "%bucket_1_load_4 = load i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 54 'load' 'bucket_1_load_4' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%zext_ln46_4 = zext i6 %and_ln" [sort.c:46]   --->   Operation 55 'zext' 'zext_ln46_4' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%shl_ln46_2 = shl i64 4294967295, i64 %zext_ln46_4" [sort.c:46]   --->   Operation 56 'shl' 'shl_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%xor_ln46_2 = xor i64 %shl_ln46_2, i64 18446744073709551615" [sort.c:46]   --->   Operation 57 'xor' 'xor_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln46_2 = and i64 %bucket_1_load_4, i64 %xor_ln46_2" [sort.c:46]   --->   Operation 58 'and' 'and_ln46_2' <Predicate = (!tmp & tmp_31)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.26ns)   --->   "%store_ln46 = store i64 %and_ln46_2, i9 %bucket_1_addr_4" [sort.c:46]   --->   Operation 59 'store' 'store_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.12.exit" [sort.c:46]   --->   Operation 60 'br' 'br_ln46' <Predicate = (!tmp & tmp_31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.33ns)   --->   "%add_ln45 = add i12 %i_1, i12 2" [sort.c:45]   --->   Operation 61 'add' 'add_ln45' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln45 = store i12 %add_ln45, i12 %i" [sort.c:45]   --->   Operation 62 'store' 'store_ln45' <Predicate = (!tmp)> <Delay = 0.84>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc" [sort.c:45]   --->   Operation 63 'br' 'br_ln45' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', sort.c:46) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('bucket_0_addr', sort.c:46) [23]  (0 ns)
	'load' operation ('bucket_0_load', sort.c:46) on array 'bucket_0' [24]  (2.27 ns)

 <State 2>: 6.46ns
The critical path consists of the following:
	'load' operation ('bucket_1_load_4', sort.c:46) on array 'bucket_1' [55]  (2.27 ns)
	'and' operation ('and_ln46_2', sort.c:46) [59]  (1.93 ns)
	'store' operation ('store_ln46', sort.c:46) of variable 'and_ln46_2', sort.c:46 on array 'bucket_1' [60]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
