Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr  7 22:50:53 2024
| Host         : P1-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          212         
TIMING-18  Warning   Missing input or output delay  17          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (57)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (57)
----------------------
 There are 57 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.599    -1564.490                    390                 2375        0.141        0.000                      0                 2375        4.500        0.000                       0                  1326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.599    -1564.490                    390                 2370        0.141        0.000                      0                 2370        4.500        0.000                       0                  1326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.620        0.000                      0                    5        0.686        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          390  Failing Endpoints,  Worst Slack      -14.599ns,  Total Violation    -1564.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.599ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/seventeenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.556ns  (logic 4.784ns (19.482%)  route 19.772ns (80.518%))
  Logic Levels:           33  (LUT3=3 LUT4=2 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.869    32.371    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I2_O)        0.149    32.520 r  CPU/holdIns/twentyseven/q_i_2__45_comp/O
                         net (fo=2, routed)           1.206    33.727    CPU/holdIns/twentyseven/q_i_2__45_n_0_repN
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.332    34.059 r  CPU/holdIns/twentyseven/q_i_4__66_comp_1/O
                         net (fo=1, routed)           0.789    34.848    CPU/holdIns/twentyseven/q_i_4__66_n_0_repN_1
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    34.972 r  CPU/holdIns/twentyseven/q_i_1__157_comp_1/O
                         net (fo=1, routed)           0.000    34.972    CPU/resultreg/seventeenth/result[0]
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.684    20.106    CPU/resultreg/seventeenth/notClock
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)        0.034    20.372    CPU/resultreg/seventeenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -34.972    
  -------------------------------------------------------------------
                         slack                                -14.599    

Slack (VIOLATED) :        -13.850ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/fourteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.808ns  (logic 4.427ns (18.594%)  route 19.381ns (81.406%))
  Logic Levels:           32  (LUT3=2 LUT4=2 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 20.110 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.283    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.407 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          1.745    33.152    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    33.276 r  CPU/holdIns/twentyseven/q_i_3__86/O
                         net (fo=1, routed)           0.824    34.100    CPU/holdIns/twentyseven/q_i_3__86_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    34.224 r  CPU/holdIns/twentyseven/q_i_1__171_comp/O
                         net (fo=1, routed)           0.000    34.224    CPU/resultreg/fourteenth/result[0]
    SLICE_X13Y37         FDCE                                         r  CPU/resultreg/fourteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.688    20.110    CPU/resultreg/fourteenth/notClock
    SLICE_X13Y37         FDCE                                         r  CPU/resultreg/fourteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.378    
                         clock uncertainty           -0.035    20.342    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)        0.032    20.374    CPU/resultreg/fourteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -34.224    
  -------------------------------------------------------------------
                         slack                                -13.850    

Slack (VIOLATED) :        -13.813ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/sixteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.768ns  (logic 4.427ns (18.626%)  route 19.340ns (81.374%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=4 LUT6=23)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.283    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.407 r  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          1.960    33.367    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.124    33.491 r  CPU/holdIns/twentyseven/q_i_4__11_comp/O
                         net (fo=1, routed)           0.568    34.059    CPU/holdIns/twentyseven/q_i_4__11_n_0_repN
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.124    34.183 r  CPU/holdIns/twentyseven/q_i_1__156_comp_1/O
                         net (fo=1, routed)           0.000    34.183    CPU/resultreg/sixteenth/result[0]
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.684    20.106    CPU/resultreg/sixteenth/notClock
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)        0.032    20.370    CPU/resultreg/sixteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -34.183    
  -------------------------------------------------------------------
                         slack                                -13.813    

Slack (VIOLATED) :        -13.651ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/fifteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.605ns  (logic 4.427ns (18.754%)  route 19.178ns (81.246%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.928    32.430    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.554 r  CPU/holdIns/twentyseven/q_i_2__40_comp/O
                         net (fo=1, routed)           1.342    33.897    CPU/holdIns/twentyseven/q_i_2__40_n_0_repN
    SLICE_X19Y34         LUT6 (Prop_lut6_I1_O)        0.124    34.021 r  CPU/holdIns/twentyseven/q_i_1__172_comp_1/O
                         net (fo=1, routed)           0.000    34.021    CPU/resultreg/fifteenth/result[0]
    SLICE_X19Y34         FDCE                                         r  CPU/resultreg/fifteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.683    20.105    CPU/resultreg/fifteenth/notClock
    SLICE_X19Y34         FDCE                                         r  CPU/resultreg/fifteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X19Y34         FDCE (Setup_fdce_C_D)        0.032    20.369    CPU/resultreg/fifteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.369    
                         arrival time                         -34.021    
  -------------------------------------------------------------------
                         slack                                -13.651    

Slack (VIOLATED) :        -13.646ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.606ns  (logic 4.427ns (18.754%)  route 19.179ns (81.246%))
  Logic Levels:           32  (LUT3=2 LUT4=2 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.283    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.407 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          1.933    33.340    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    33.464 r  CPU/holdIns/twentyseven/q_i_3__79/O
                         net (fo=1, routed)           0.433    33.897    CPU/holdIns/twentyseven/q_i_3__79_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124    34.021 r  CPU/holdIns/twentyseven/q_i_1__155_comp/O
                         net (fo=1, routed)           0.000    34.021    CPU/resultreg/eleventh/result[0]
    SLICE_X13Y38         FDCE                                         r  CPU/resultreg/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.689    20.111    CPU/resultreg/eleventh/notClock
    SLICE_X13Y38         FDCE                                         r  CPU/resultreg/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.379    
                         clock uncertainty           -0.035    20.343    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)        0.032    20.375    CPU/resultreg/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -34.021    
  -------------------------------------------------------------------
                         slack                                -13.646    

Slack (VIOLATED) :        -13.617ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyone/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.574ns  (logic 4.551ns (19.305%)  route 19.023ns (80.695%))
  Logic Levels:           33  (LUT3=3 LUT4=2 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.888    32.390    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X16Y39         LUT3 (Prop_lut3_I2_O)        0.124    32.514 r  CPU/holdIns/twentyseven/q_i_2__106_comp/O
                         net (fo=1, routed)           0.817    33.332    CPU/holdIns/twentyseven/q_i_2__106_n_0_repN
    SLICE_X16Y38         LUT5 (Prop_lut5_I1_O)        0.124    33.456 r  CPU/holdIns/twentyseven/q_i_3__87_comp/O
                         net (fo=1, routed)           0.410    33.865    CPU/holdIns/twentyseven/q_i_3__87_n_0_repN
    SLICE_X18Y38         LUT6 (Prop_lut6_I5_O)        0.124    33.989 r  CPU/holdIns/twentyseven/q_i_1__174_comp/O
                         net (fo=1, routed)           0.000    33.989    CPU/resultreg/twentyone/result[0]
    SLICE_X18Y38         FDCE                                         r  CPU/resultreg/twentyone/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.686    20.108    CPU/resultreg/twentyone/notClock
    SLICE_X18Y38         FDCE                                         r  CPU/resultreg/twentyone/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)        0.032    20.372    CPU/resultreg/twentyone/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -33.989    
  -------------------------------------------------------------------
                         slack                                -13.617    

Slack (VIOLATED) :        -13.594ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.549ns  (logic 4.655ns (19.767%)  route 18.894ns (80.233%))
  Logic Levels:           32  (LUT3=3 LUT4=2 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.104 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.681    32.183    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X21Y35         LUT3 (Prop_lut3_I2_O)        0.150    32.333 r  CPU/holdIns/twentyseven/q_i_2__52_comp/O
                         net (fo=1, routed)           1.306    33.639    CPU/holdIns/twentyseven/q_i_2__52_n_0_repN
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.326    33.965 r  CPU/holdIns/twentyseven/q_i_1__178_comp/O
                         net (fo=1, routed)           0.000    33.965    CPU/resultreg/twentynine/result[0]
    SLICE_X24Y34         FDCE                                         r  CPU/resultreg/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.682    20.104    CPU/resultreg/twentynine/notClock
    SLICE_X24Y34         FDCE                                         r  CPU/resultreg/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.372    
                         clock uncertainty           -0.035    20.336    
    SLICE_X24Y34         FDCE (Setup_fdce_C_D)        0.034    20.370    CPU/resultreg/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -33.965    
  -------------------------------------------------------------------
                         slack                                -13.594    

Slack (VIOLATED) :        -13.582ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyseven/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.539ns  (logic 4.427ns (18.807%)  route 19.112ns (81.193%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          1.008    32.510    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I2_O)        0.124    32.634 r  CPU/holdIns/twentyseven/q_i_2__48_comp/O
                         net (fo=1, routed)           1.197    33.831    CPU/holdIns/twentyseven/q_i_2__48_n_0_repN
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    33.955 r  CPU/holdIns/twentyseven/q_i_1__163_comp/O
                         net (fo=1, routed)           0.000    33.955    CPU/resultreg/twentyseven/result[0]
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.683    20.105    CPU/resultreg/twentyseven/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X26Y35         FDCE (Setup_fdce_C_D)        0.035    20.372    CPU/resultreg/twentyseven/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -33.955    
  -------------------------------------------------------------------
                         slack                                -13.582    

Slack (VIOLATED) :        -13.389ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentytwo/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.363ns  (logic 4.427ns (18.948%)  route 18.936ns (81.052%))
  Logic Levels:           32  (LUT3=2 LUT4=2 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.784    32.286    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X21Y39         LUT5 (Prop_lut5_I4_O)        0.124    32.410 r  CPU/holdIns/twentyseven/q_i_2__107_comp/O
                         net (fo=1, routed)           1.245    33.655    CPU/holdIns/twentyseven/q_i_2__107_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I0_O)        0.124    33.779 r  CPU/holdIns/twentyseven/q_i_1__175_comp_1/O
                         net (fo=1, routed)           0.000    33.779    CPU/resultreg/twentytwo/result[0]
    SLICE_X21Y39         FDCE                                         r  CPU/resultreg/twentytwo/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.687    20.109    CPU/resultreg/twentytwo/notClock
    SLICE_X21Y39         FDCE                                         r  CPU/resultreg/twentytwo/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.284    20.394    
                         clock uncertainty           -0.035    20.358    
    SLICE_X21Y39         FDCE (Setup_fdce_C_D)        0.032    20.390    CPU/resultreg/twentytwo/q_reg
  -------------------------------------------------------------------
                         required time                         20.390    
                         arrival time                         -33.779    
  -------------------------------------------------------------------
                         slack                                -13.389    

Slack (VIOLATED) :        -13.377ns  (required time - arrival time)
  Source:                 CPU/rs2reg/fourth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twelfth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.331ns  (logic 4.427ns (18.975%)  route 18.904ns (81.025%))
  Logic Levels:           32  (LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/fourth/notClock
    SLICE_X21Y35         FDCE                                         r  CPU/rs2reg/fourth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/fourth/q_reg/Q
                         net (fo=10, routed)          1.312    12.187    CPU/rs2reg/eighth/q_i_4__57_1
    SLICE_X26Y30         LUT6 (Prop_lut6_I3_O)        0.124    12.311 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.482    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.126    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.250 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.675    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.799 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.428    14.227    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.351 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.664    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.788 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    14.950    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.074 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.948    16.023    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.147 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.692    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.816 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.403    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.527 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.090    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.214 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.894    19.108    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.176    19.408    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.532 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.295    19.826    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.950 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.099    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.635    20.858    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.982 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.303    21.285    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.409 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    21.741    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.865 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.447    22.312    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.436 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.232    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.356 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.779    24.135    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.259 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.729    24.988    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.112 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.463    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.587 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.202    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.326 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.496    26.822    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.946 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.515    27.461    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.585 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.568    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.692 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    29.974    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.532    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.656 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.378    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.502 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          1.189    32.691    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I4_O)        0.124    32.815 r  CPU/holdIns/twentyseven/q_i_2__104_comp_1/O
                         net (fo=1, routed)           0.807    33.622    CPU/holdIns/twentyseven/q_i_2__104_n_0_repN
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.746 r  CPU/holdIns/twentyseven/q_i_1__169_comp/O
                         net (fo=1, routed)           0.000    33.746    CPU/resultreg/twelfth/result[0]
    SLICE_X17Y34         FDCE                                         r  CPU/resultreg/twelfth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.683    20.105    CPU/resultreg/twelfth/notClock
    SLICE_X17Y34         FDCE                                         r  CPU/resultreg/twelfth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X17Y34         FDCE (Setup_fdce_C_D)        0.032    20.369    CPU/resultreg/twelfth/q_reg
  -------------------------------------------------------------------
                         required time                         20.369    
                         arrival time                         -33.746    
  -------------------------------------------------------------------
                         slack                                -13.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md1/M1/reg1/twelfth/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/M1/reg1/eleventh/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.194ns (69.014%)  route 0.087ns (30.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/md1/M1/reg1/twelfth/notClock
    SLICE_X13Y32         FDRE                                         r  CPU/md1/M1/reg1/twelfth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/md1/M1/reg1/twelfth/q_reg/Q
                         net (fo=1, routed)           0.087     6.788    CPU/md1/C1/T1/flip1/q_reg_77
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.048     6.836 r  CPU/md1/C1/T1/flip1/q_i_1__120/O
                         net (fo=2, routed)           0.000     6.836    CPU/md1/M1/reg1/eleventh/q_reg_1
    SLICE_X12Y32         FDRE                                         r  CPU/md1/M1/reg1/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.908     7.073    CPU/md1/M1/reg1/eleventh/notClock
    SLICE_X12Y32         FDRE                                         r  CPU/md1/M1/reg1/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.568    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.127     6.695    CPU/md1/M1/reg1/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.695    
                         arrival time                           6.836    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU/instruction1/twentynine/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instruction2/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.456%)  route 0.127ns (46.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.640     6.560    CPU/instruction1/twentynine/notClock
    SLICE_X20Y44         FDCE                                         r  CPU/instruction1/twentynine/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.146     6.706 r  CPU/instruction1/twentynine/q_reg/Q
                         net (fo=2, routed)           0.127     6.833    CPU/instruction2/twentynine/memInstruction[0]
    SLICE_X20Y44         FDCE                                         r  CPU/instruction2/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.916     7.081    CPU/instruction2/twentynine/notClock
    SLICE_X20Y44         FDCE                                         r  CPU/instruction2/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.521     6.560    
    SLICE_X20Y44         FDCE (Hold_fdce_C_D)         0.077     6.637    CPU/instruction2/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         -6.637    
                         arrival time                           6.833    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 CPU/instruction1/twentyfour/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instruction2/twentyfour/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.332%)  route 0.144ns (49.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 7.077 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.638     6.558    CPU/instruction1/twentyfour/notClock
    SLICE_X32Y43         FDCE                                         r  CPU/instruction1/twentyfour/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.146     6.704 r  CPU/instruction1/twentyfour/q_reg/Q
                         net (fo=3, routed)           0.144     6.848    CPU/instruction2/twentyfour/memInstruction[0]
    SLICE_X32Y43         FDCE                                         r  CPU/instruction2/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.912     7.077    CPU/instruction2/twentyfour/notClock
    SLICE_X32Y43         FDCE                                         r  CPU/instruction2/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.519     6.558    
    SLICE_X32Y43         FDCE (Hold_fdce_C_D)         0.073     6.631    CPU/instruction2/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CPU/md1/D1/reg3/twenty/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/D1/reg3/twentyone/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.155%)  route 0.149ns (43.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.636     6.556    CPU/md1/D1/reg3/twenty/notClock
    SLICE_X18Y35         FDRE                                         r  CPU/md1/D1/reg3/twenty/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.146     6.702 r  CPU/md1/D1/reg3/twenty/q_reg/Q
                         net (fo=4, routed)           0.149     6.851    CPU/md1/D1/reg3/twentyeight/q_reg_5[4]
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.045     6.896 r  CPU/md1/D1/reg3/twentyeight/q_i_1__72/O
                         net (fo=1, routed)           0.000     6.896    CPU/md1/D1/reg3/twentyone/q_reg_3[0]
    SLICE_X19Y35         FDRE                                         r  CPU/md1/D1/reg3/twentyone/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.911     7.076    CPU/md1/D1/reg3/twentyone/notClock
    SLICE_X19Y35         FDRE                                         r  CPU/md1/D1/reg3/twentyone/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.569    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.099     6.668    CPU/md1/D1/reg3/twentyone/q_reg
  -------------------------------------------------------------------
                         required time                         -6.668    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CPU/resultreg/seventh/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/seventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.046%)  route 0.201ns (57.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 7.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.636     6.556    CPU/resultreg/seventh/notClock
    SLICE_X17Y35         FDCE                                         r  CPU/resultreg/seventh/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/seventh/q_reg/Q
                         net (fo=2, routed)           0.201     6.903    CPU/saveResultreg/seventh/q_reg_0
    SLICE_X21Y38         FDCE                                         r  CPU/saveResultreg/seventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.914     7.079    CPU/saveResultreg/seventh/notClock
    SLICE_X21Y38         FDCE                                         r  CPU/saveResultreg/seventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.596    
    SLICE_X21Y38         FDCE (Hold_fdce_C_D)         0.077     6.673    CPU/saveResultreg/seventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.673    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CPU/pc/twelfth/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/thierteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.450%)  route 0.180ns (48.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 6.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.639     6.559    CPU/pc/twelfth/notClock
    SLICE_X24Y44         FDCE                                         r  CPU/pc/twelfth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.146     6.705 r  CPU/pc/twelfth/q_reg/Q
                         net (fo=5, routed)           0.180     6.885    CPU/pc/thierteenth/q_reg_2
    SLICE_X21Y44         LUT6 (Prop_lut6_I1_O)        0.045     6.930 r  CPU/pc/thierteenth/q_i_1__4/O
                         net (fo=1, routed)           0.000     6.930    CPU/pc/thierteenth/finish[13]
    SLICE_X21Y44         FDCE                                         r  CPU/pc/thierteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.916     7.081    CPU/pc/thierteenth/notClock
    SLICE_X21Y44         FDCE                                         r  CPU/pc/thierteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.598    
    SLICE_X21Y44         FDCE (Hold_fdce_C_D)         0.098     6.696    CPU/pc/thierteenth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.696    
                         arrival time                           6.930    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentyseven/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.072%)  route 0.201ns (57.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/resultreg/twentyseven/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  CPU/resultreg/twentyseven/q_reg/Q
                         net (fo=2, routed)           0.201     6.902    CPU/saveResultreg/twentyseven/q_reg_0
    SLICE_X29Y35         FDCE                                         r  CPU/saveResultreg/twentyseven/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.908     7.073    CPU/saveResultreg/twentyseven/notClock
    SLICE_X29Y35         FDCE                                         r  CPU/saveResultreg/twentyseven/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.590    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.077     6.667    CPU/saveResultreg/twentyseven/q_reg
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.902    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CPU/md1/M1/reg1/twentyfive/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/M1/reg1/twentyfour/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.212ns (61.077%)  route 0.135ns (38.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.636     6.556    CPU/md1/M1/reg1/twentyfive/notClock
    SLICE_X14Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfive/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.167     6.723 r  CPU/md1/M1/reg1/twentyfive/q_reg/Q
                         net (fo=1, routed)           0.135     6.858    CPU/md1/C1/T1/flip1/q_reg_88
    SLICE_X15Y33         LUT3 (Prop_lut3_I2_O)        0.045     6.903 r  CPU/md1/C1/T1/flip1/q_i_1__133/O
                         net (fo=2, routed)           0.000     6.903    CPU/md1/M1/reg1/twentyfour/q_reg_1
    SLICE_X15Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.909     7.074    CPU/md1/M1/reg1/twentyfour/notClock
    SLICE_X15Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.098     6.667    CPU/md1/M1/reg1/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/instruction/twentythree/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/holdIns/twentythree/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.876%)  route 0.145ns (43.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 6.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.637     6.557    CPU/instruction/twentythree/notClock
    SLICE_X33Y42         FDCE                                         r  CPU/instruction/twentythree/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.146     6.703 r  CPU/instruction/twentythree/q_reg/Q
                         net (fo=10, routed)          0.145     6.848    CPU/holdIns/twentythree/q_reg_5[0]
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.045     6.893 r  CPU/holdIns/twentythree/q_i_1__192/O
                         net (fo=1, routed)           0.000     6.893    CPU/holdIns/twentythree/interInstruct2[23]
    SLICE_X33Y42         FDCE                                         r  CPU/holdIns/twentythree/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.911     7.076    CPU/holdIns/twentythree/notClock
    SLICE_X33Y42         FDCE                                         r  CPU/holdIns/twentythree/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.519     6.557    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.099     6.656    CPU/holdIns/twentythree/q_reg
  -------------------------------------------------------------------
                         required time                         -6.656    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/pc/eleventh/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.270%)  route 0.155ns (44.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.640     6.560    CPU/pc/eleventh/notClock
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.146     6.706 r  CPU/pc/eleventh/q_reg/Q
                         net (fo=3, routed)           0.155     6.861    CPU/pc/eleventh/q_reg_0[0]
    SLICE_X23Y44         LUT6 (Prop_lut6_I0_O)        0.045     6.906 r  CPU/pc/eleventh/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.906    CPU/pc/eleventh/finish[11]
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.916     7.081    CPU/pc/eleventh/notClock
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.521     6.560    
    SLICE_X23Y44         FDCE (Hold_fdce_C_D)         0.099     6.659    CPU/pc/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.659    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43    CPU/holdIns/seventeenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y32    CPU/holdIns/third/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/twenty/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40    CPU/holdIns/twentyfive/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 CPU/holdIns/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.902ns  (logic 0.583ns (20.088%)  route 2.319ns (79.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.808    10.411    CPU/holdIns/twentyseven/notClock
    SLICE_X29Y34         FDCE                                         r  CPU/holdIns/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.459    10.870 r  CPU/holdIns/twentyseven/q_reg/Q
                         net (fo=210, routed)         1.759    12.629    CPU/holdIns/third/q_reg_9
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.753 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.313    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T1/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 CPU/holdIns/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.902ns  (logic 0.583ns (20.088%)  route 2.319ns (79.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.808    10.411    CPU/holdIns/twentyseven/notClock
    SLICE_X29Y34         FDCE                                         r  CPU/holdIns/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.459    10.870 r  CPU/holdIns/twentyseven/q_reg/Q
                         net (fo=210, routed)         1.759    12.629    CPU/holdIns/third/q_reg_9
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.753 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.313    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T2/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 CPU/holdIns/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.902ns  (logic 0.583ns (20.088%)  route 2.319ns (79.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.808    10.411    CPU/holdIns/twentyseven/notClock
    SLICE_X29Y34         FDCE                                         r  CPU/holdIns/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.459    10.870 r  CPU/holdIns/twentyseven/q_reg/Q
                         net (fo=210, routed)         1.759    12.629    CPU/holdIns/third/q_reg_9
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.753 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.313    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T3/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 CPU/holdIns/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.902ns  (logic 0.583ns (20.088%)  route 2.319ns (79.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.808    10.411    CPU/holdIns/twentyseven/notClock
    SLICE_X29Y34         FDCE                                         r  CPU/holdIns/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.459    10.870 r  CPU/holdIns/twentyseven/q_reg/Q
                         net (fo=210, routed)         1.759    12.629    CPU/holdIns/third/q_reg_9
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.753 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.313    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T5/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.313    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 CPU/holdIns/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.583ns (20.304%)  route 2.288ns (79.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.411ns = ( 10.411 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.808    10.411    CPU/holdIns/twentyseven/notClock
    SLICE_X29Y34         FDCE                                         r  CPU/holdIns/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.459    10.870 r  CPU/holdIns/twentyseven/q_reg/Q
                         net (fo=210, routed)         1.759    12.629    CPU/holdIns/third/q_reg_9
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.753 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.529    13.282    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X31Y36         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T4/flip1/notClock
    SLICE_X31Y36         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  6.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.191ns (31.056%)  route 0.424ns (68.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.175     7.170    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X31Y36         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T4/flip1/notClock
    SLICE_X31Y36         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.170    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T1/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T2/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T3/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T5/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    





