#           time             counts unit events
     0.050069371         68,313,895      mem_inst_retired.any                                          (35.44%)
     0.050069371         34,880,082      branch-instructions                                           (35.45%)
     0.050069371            266,669      branch-misses             #    0.76% of all branches          (35.46%)
     0.050069371        169,675,666      instructions              #    1.32  insn per cycle           (43.53%)
     0.050069371        128,171,139      cycles                                                        (43.53%)
     0.050069371          4,941,982      L1-icache-load-misses                                         (40.34%)
     0.050069371         50,902,225      L1-dcache-loads                                               (40.34%)
     0.050069371          1,498,796      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (40.34%)
     0.050069371            133,209      L2-loads                                                      (32.27%)
     0.050069371             17,735      L2-load-misses            #   15.33% of all LL-cache accesses  (32.26%)
     0.050069371             98,118      LLC-loads                                                     (32.26%)
     0.050069371             11,031      LLC-load-misses           #    9.54% of all LL-cache accesses  (32.26%)
     0.100595768         82,670,714      mem_inst_retired.any                                          (35.46%)
     0.100595768         42,029,307      branch-instructions                                           (36.46%)
     0.100595768            243,660      branch-misses             #    0.58% of all branches          (36.46%)
     0.100595768        211,196,017      instructions              #    1.62  insn per cycle           (44.41%)
     0.100595768        130,008,220      cycles                                                        (44.40%)
     0.100595768          5,082,709      L1-icache-load-misses                                         (40.70%)
     0.100595768         64,585,286      L1-dcache-loads                                               (39.77%)
     0.100595768          1,333,969      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.77%)
     0.100595768            104,065      L2-loads                                                      (31.82%)
     0.100595768              9,445      L2-load-misses            #    7.40% of all LL-cache accesses  (31.73%)
     0.100595768            151,150      LLC-loads                                                     (31.73%)
     0.100595768              7,547      LLC-load-misses           #    5.91% of all LL-cache accesses  (31.73%)
     0.150921648        126,022,905      mem_inst_retired.any                                          (31.79%)
     0.150921648         64,272,337      branch-instructions                                           (36.42%)
     0.150921648            354,686      branch-misses             #    0.55% of all branches          (36.41%)
     0.150921648        303,560,913      instructions              #    2.33  insn per cycle           (44.36%)
     0.150921648        130,315,185      cycles                                                        (44.36%)
     0.150921648          4,670,102      L1-icache-load-misses                                         (44.36%)
     0.150921648         84,337,237      L1-dcache-loads                                               (39.74%)
     0.150921648          1,453,912      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.74%)
     0.150921648             72,091      L2-loads                                                      (31.79%)
     0.150921648             13,606      L2-load-misses            #   19.43% of all LL-cache accesses  (31.79%)
     0.150921648             67,935      LLC-loads                                                     (31.79%)
     0.150921648             13,998      LLC-load-misses           #   19.99% of all LL-cache accesses  (31.80%)
     0.201236367        125,824,529      mem_inst_retired.any                                          (31.81%)
     0.201236367         64,114,114      branch-instructions                                           (34.06%)
     0.201236367            346,382      branch-misses             #    0.54% of all branches          (36.24%)
     0.201236367        304,261,953      instructions              #    2.34  insn per cycle           (44.21%)
     0.201236367        129,947,105      cycles                                                        (44.28%)
     0.201236367          4,738,490      L1-icache-load-misses                                         (44.28%)
     0.201236367         84,837,007      L1-dcache-loads                                               (42.06%)
     0.201236367          1,418,137      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.85%)
     0.201236367             67,016      L2-loads                                                      (31.88%)
     0.201236367             13,285      L2-load-misses            #   19.73% of all LL-cache accesses  (31.88%)
     0.201236367             67,683      LLC-loads                                                     (31.88%)
     0.201236367             13,652      LLC-load-misses           #   20.27% of all LL-cache accesses  (31.81%)
     0.251560423        126,968,553      mem_inst_retired.any                                          (31.79%)
     0.251560423         64,585,441      branch-instructions                                           (31.79%)
     0.251560423            347,292      branch-misses             #    0.54% of all branches          (36.41%)
     0.251560423        303,866,773      instructions              #    2.33  insn per cycle           (44.36%)
     0.251560423        130,347,269      cycles                                                        (44.36%)
     0.251560423          4,707,322      L1-icache-load-misses                                         (44.36%)
     0.251560423         85,027,598      L1-dcache-loads                                               (44.36%)
     0.251560423          1,429,595      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.74%)
     0.251560423             67,637      L2-loads                                                      (31.79%)
     0.251560423             14,338      L2-load-misses            #   21.41% of all LL-cache accesses  (31.80%)
     0.251560423             66,317      LLC-loads                                                     (31.80%)
     0.251560423             14,526      LLC-load-misses           #   21.69% of all LL-cache accesses  (31.80%)
     0.301870418        122,986,493      mem_inst_retired.any                                          (31.80%)
     0.301870418         63,604,872      branch-instructions                                           (31.81%)
     0.301870418            391,575      branch-misses             #    0.62% of all branches          (32.95%)
     0.301870418        303,092,420      instructions              #    2.33  insn per cycle           (44.21%)
     0.301870418        129,846,625      cycles                                                        (44.21%)
     0.301870418          4,285,299      L1-icache-load-misses                                         (44.28%)
     0.301870418         82,266,008      L1-dcache-loads                                               (44.28%)
     0.301870418          1,424,472      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (43.16%)
     0.301870418             67,563      L2-loads                                                      (31.88%)
     0.301870418             10,912      L2-load-misses            #   14.81% of all LL-cache accesses  (31.88%)
     0.301870418             79,831      LLC-loads                                                     (31.88%)
     0.301870418             10,769      LLC-load-misses           #   14.61% of all LL-cache accesses  (31.88%)
     0.352218638        125,030,168      mem_inst_retired.any                                          (31.79%)
     0.352218638         63,724,441      branch-instructions                                           (31.79%)
     0.352218638            354,510      branch-misses             #    0.56% of all branches          (31.79%)
     0.352218638        298,122,099      instructions              #    2.29  insn per cycle           (44.20%)
     0.352218638        130,167,703      cycles                                                        (44.36%)
     0.352218638          4,497,190      L1-icache-load-misses                                         (44.37%)
     0.352218638         80,531,893      L1-dcache-loads                                               (44.36%)
     0.352218638          1,462,860      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (44.37%)
     0.352218638             68,760      L2-loads                                                      (31.79%)
     0.352218638             12,751      L2-load-misses            #   18.86% of all LL-cache accesses  (31.79%)
     0.352218638             66,466      LLC-loads                                                     (31.79%)
     0.352218638             12,103      LLC-load-misses           #   17.90% of all LL-cache accesses  (31.79%)
     0.402551014        122,586,721      mem_inst_retired.any                                          (31.85%)
     0.402551014         62,906,052      branch-instructions                                           (31.85%)
     0.402551014            354,341      branch-misses             #    0.56% of all branches          (31.79%)
     0.402551014        301,331,184      instructions              #    2.32  insn per cycle           (39.61%)
     0.402551014        129,971,913      cycles                                                        (44.26%)
     0.402551014          4,723,829      L1-icache-load-misses                                         (44.26%)
     0.402551014         83,674,573      L1-dcache-loads                                               (44.26%)
     0.402551014          1,432,205      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.32%)
     0.402551014             69,551      L2-loads                                                      (31.85%)
     0.402551014             13,555      L2-load-misses            #   18.81% of all LL-cache accesses  (31.85%)
     0.402551014             74,546      LLC-loads                                                     (31.85%)
     0.402551014             13,172      LLC-load-misses           #   18.28% of all LL-cache accesses  (31.85%)
     0.452871975        126,950,775      mem_inst_retired.any                                          (31.80%)
     0.452871975         64,691,499      branch-instructions                                           (31.80%)
     0.452871975            357,486      branch-misses             #    0.55% of all branches          (31.80%)
     0.452871975        306,306,870      instructions              #    2.35  insn per cycle           (39.75%)
     0.452871975        130,301,875      cycles                                                        (42.89%)
     0.452871975          4,786,780      L1-icache-load-misses                                         (44.35%)
     0.452871975         85,035,954      L1-dcache-loads                                               (44.36%)
     0.452871975          1,434,416      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (44.35%)
     0.452871975             70,441      L2-loads                                                      (33.28%)
     0.452871975             11,790      L2-load-misses            #   17.21% of all LL-cache accesses  (31.80%)
     0.452871975             66,594      LLC-loads                                                     (31.80%)
     0.452871975             10,347      LLC-load-misses           #   15.10% of all LL-cache accesses  (31.80%)
     0.503185700        125,270,535      mem_inst_retired.any                                          (31.86%)
     0.503185700         63,974,201      branch-instructions                                           (31.86%)
     0.503185700            347,224      branch-misses             #    0.54% of all branches          (31.86%)
     0.503185700        301,885,642      instructions              #    2.32  insn per cycle           (39.75%)
     0.503185700        130,024,262      cycles                                                        (39.75%)
     0.503185700          4,802,322      L1-icache-load-misses                                         (44.25%)
     0.503185700         84,949,169      L1-dcache-loads                                               (44.25%)
     0.503185700          1,420,024      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (44.25%)
     0.503185700             64,124      L2-loads                                                      (36.36%)
     0.503185700             10,219      L2-load-misses            #   16.00% of all LL-cache accesses  (31.86%)
     0.503185700             63,640      LLC-loads                                                     (31.86%)
     0.503185700             10,470      LLC-load-misses           #   16.39% of all LL-cache accesses  (31.86%)
     0.553509773        126,960,416      mem_inst_retired.any                                          (31.78%)
     0.553509773         64,525,234      branch-instructions                                           (31.78%)
     0.553509773            347,284      branch-misses             #    0.54% of all branches          (31.78%)
     0.553509773        303,979,193      instructions              #    2.33  insn per cycle           (39.73%)
     0.553509773        130,311,572      cycles                                                        (39.75%)
     0.553509773          4,554,158      L1-icache-load-misses                                         (41.63%)
     0.553509773         83,649,289      L1-dcache-loads                                               (44.36%)
     0.553509773          1,447,583      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.37%)
     0.553509773             76,185      L2-loads                                                      (36.42%)
     0.553509773             11,698      L2-load-misses            #   16.71% of all LL-cache accesses  (34.55%)
     0.553509773             63,821      LLC-loads                                                     (31.80%)
     0.553509773             10,584      LLC-load-misses           #   15.12% of all LL-cache accesses  (31.78%)
     0.603823611        124,381,442      mem_inst_retired.any                                          (31.82%)
     0.603823611         63,342,710      branch-instructions                                           (31.82%)
     0.603823611            355,590      branch-misses             #    0.56% of all branches          (31.81%)
     0.603823611        301,225,132      instructions              #    2.31  insn per cycle           (39.77%)
     0.603823611        130,199,454      cycles                                                        (39.77%)
     0.603823611          4,774,762      L1-icache-load-misses                                         (39.71%)
     0.603823611         83,949,888      L1-dcache-loads                                               (44.32%)
     0.603823611          1,448,728      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.32%)
     0.603823611             80,265      L2-loads                                                      (36.36%)
     0.603823611             15,082      L2-load-misses            #   19.46% of all LL-cache accesses  (36.43%)
     0.603823611             74,767      LLC-loads                                                     (31.82%)
     0.603823611             12,687      LLC-load-misses           #   16.37% of all LL-cache accesses  (31.82%)
     0.654160237        126,455,463      mem_inst_retired.any                                          (31.78%)
     0.654160237         64,795,695      branch-instructions                                           (31.66%)
     0.654160237            363,848      branch-misses             #    0.56% of all branches          (31.80%)
     0.654160237        303,672,849      instructions              #    2.34  insn per cycle           (39.78%)
     0.654160237        129,768,484      cycles                                                        (39.78%)
     0.654160237          4,700,385      L1-icache-load-misses                                         (39.78%)
     0.654160237         83,935,669      L1-dcache-loads                                               (40.52%)
     0.654160237          1,418,803      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (44.56%)
     0.654160237             65,084      L2-loads                                                      (36.42%)
     0.654160237              9,528      L2-load-misses            #   14.63% of all LL-cache accesses  (36.42%)
     0.654160237             65,142      LLC-loads                                                     (35.68%)
     0.654160237              9,718      LLC-load-misses           #   14.92% of all LL-cache accesses  (31.62%)
     0.704480400        126,253,342      mem_inst_retired.any                                          (31.82%)
     0.704480400         64,258,209      branch-instructions                                           (31.82%)
     0.704480400            348,632      branch-misses             #    0.54% of all branches          (31.82%)
     0.704480400        304,396,305      instructions              #    2.34  insn per cycle           (39.76%)
     0.704480400        130,188,254      cycles                                                        (39.76%)
     0.704480400          4,776,857      L1-icache-load-misses                                         (39.76%)
     0.704480400         84,714,016      L1-dcache-loads                                               (39.76%)
     0.704480400          1,419,722      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (43.62%)
     0.704480400             66,433      L2-loads                                                      (36.37%)
     0.704480400             11,238      L2-load-misses            #   16.98% of all LL-cache accesses  (36.37%)
     0.704480400             65,936      LLC-loads                                                     (36.37%)
     0.704480400             10,767      LLC-load-misses           #   16.27% of all LL-cache accesses  (32.53%)
     0.754792483        125,304,043      mem_inst_retired.any                                          (31.65%)
     0.754792483         63,842,123      branch-instructions                                           (31.80%)
     0.754792483            357,396      branch-misses             #    0.56% of all branches          (31.63%)
     0.754792483        303,929,310      instructions              #    2.34  insn per cycle           (39.62%)
     0.754792483        129,610,843      cycles                                                        (39.64%)
     0.754792483          4,760,127      L1-icache-load-misses                                         (39.78%)
     0.754792483         84,542,903      L1-dcache-loads                                               (39.78%)
     0.754792483          1,412,658      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.93%)
     0.754792483             63,394      L2-loads                                                      (36.56%)
     0.754792483              8,261      L2-load-misses            #   12.98% of all LL-cache accesses  (36.41%)
     0.754792483             63,913      LLC-loads                                                     (36.41%)
     0.754792483              8,792      LLC-load-misses           #   13.81% of all LL-cache accesses  (36.41%)
     0.805132354        124,701,772      mem_inst_retired.any                                          (33.79%)
     0.805132354         64,559,106      branch-instructions                                           (31.80%)
     0.805132354            350,246      branch-misses             #    0.54% of all branches          (31.80%)
     0.805132354        303,215,656      instructions              #    2.33  insn per cycle           (39.75%)
     0.805132354        130,288,940      cycles                                                        (39.75%)
     0.805132354          4,771,395      L1-icache-load-misses                                         (39.75%)
     0.805132354         84,531,574      L1-dcache-loads                                               (39.75%)
     0.805132354          1,406,496      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.75%)
     0.805132354             74,289      L2-loads                                                      (34.39%)
     0.805132354             12,555      L2-load-misses            #   16.51% of all LL-cache accesses  (36.40%)
     0.805132354             77,835      LLC-loads                                                     (36.40%)
     0.805132354             12,496      LLC-load-misses           #   16.43% of all LL-cache accesses  (36.40%)
     0.855494837        112,156,920      mem_inst_retired.any                                          (36.24%)
     0.855494837         63,305,621      branch-instructions                                           (31.53%)
     0.855494837            368,424      branch-misses             #    0.58% of all branches          (31.54%)
     0.855494837        299,186,058      instructions              #    2.30  insn per cycle           (39.51%)
     0.855494837        129,804,078      cycles                                                        (39.71%)
     0.855494837          4,689,816      L1-icache-load-misses                                         (39.85%)
     0.855494837         83,777,821      L1-dcache-loads                                               (39.85%)
     0.855494837          1,398,003      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.85%)
     0.855494837             69,041      L2-loads                                                      (31.89%)
     0.855494837             13,096      L2-load-misses            #   14.91% of all LL-cache accesses  (36.58%)
     0.855494837            106,628      LLC-loads                                                     (36.58%)
     0.855494837             14,828      LLC-load-misses           #   16.88% of all LL-cache accesses  (36.37%)
     0.905806222        124,898,150      mem_inst_retired.any                                          (36.40%)
     0.905806222         62,892,439      branch-instructions                                           (35.13%)
     0.905806222            355,947      branch-misses             #    0.57% of all branches          (31.80%)
     0.905806222        299,276,125      instructions              #    2.30  insn per cycle           (39.75%)
     0.905806222        130,243,668      cycles                                                        (39.75%)
     0.905806222          4,748,166      L1-icache-load-misses                                         (39.75%)
     0.905806222         84,116,794      L1-dcache-loads                                               (39.75%)
     0.905806222          1,445,315      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.75%)
     0.905806222             64,534      L2-loads                                                      (31.80%)
     0.905806222             11,833      L2-load-misses            #   18.20% of all LL-cache accesses  (33.06%)
     0.905806222             65,510      LLC-loads                                                     (36.39%)
     0.905806222             10,449      LLC-load-misses           #   16.07% of all LL-cache accesses  (36.39%)
     0.956114742        123,812,577      mem_inst_retired.any                                          (36.24%)
     0.956114742         63,501,969      branch-instructions                                           (36.28%)
     0.956114742            351,220      branch-misses             #    0.55% of all branches          (39.68%)
     0.956114742        301,078,211      instructions              #    2.32  insn per cycle           (47.65%)
     0.956114742        129,944,214      cycles                                                        (47.65%)
     0.956114742          4,754,844      L1-icache-load-misses                                         (39.85%)
     0.956114742         84,360,119      L1-dcache-loads                                               (39.85%)
     0.956114742          1,415,902      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.85%)
     0.956114742             63,646      L2-loads                                                      (31.88%)
     0.956114742              9,637      L2-load-misses            #   14.87% of all LL-cache accesses  (31.86%)
     0.956114742             66,003      LLC-loads                                                     (28.44%)
     0.956114742             11,103      LLC-load-misses           #   17.13% of all LL-cache accesses  (28.44%)
     1.006474208        126,706,695      mem_inst_retired.any                                          (36.45%)
     1.006474208         64,199,424      branch-instructions                                           (36.41%)
     1.006474208            354,624      branch-misses             #    0.55% of all branches          (31.76%)
     1.006474208        300,508,580      instructions              #    2.31  insn per cycle           (39.71%)
     1.006474208        130,213,485      cycles                                                        (39.68%)
     1.006474208          4,793,999      L1-icache-load-misses                                         (39.71%)
     1.006474208         83,632,760      L1-dcache-loads                                               (39.71%)
     1.006474208          1,440,093      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.70%)
     1.006474208             66,954      L2-loads                                                      (31.79%)
     1.006474208              9,084      L2-load-misses            #   13.95% of all LL-cache accesses  (31.81%)
     1.006474208             63,245      LLC-loads                                                     (36.48%)
     1.006474208              9,694      LLC-load-misses           #   14.89% of all LL-cache accesses  (36.49%)
     1.056788647        124,702,510      mem_inst_retired.any                                          (36.40%)
     1.056788647         63,989,280      branch-instructions                                           (36.40%)
     1.056788647            363,409      branch-misses             #    0.57% of all branches          (33.10%)
     1.056788647        303,918,297      instructions              #    2.33  insn per cycle           (41.05%)
     1.056788647        130,276,084      cycles                                                        (39.74%)
     1.056788647          4,773,964      L1-icache-load-misses                                         (39.75%)
     1.056788647         85,631,709      L1-dcache-loads                                               (39.75%)
     1.056788647          1,380,698      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.75%)
     1.056788647             59,681      L2-loads                                                      (31.80%)
     1.056788647              8,282      L2-load-misses            #   13.68% of all LL-cache accesses  (31.80%)
     1.056788647             61,390      LLC-loads                                                     (35.09%)
     1.056788647             11,784      LLC-load-misses           #   19.47% of all LL-cache accesses  (36.40%)
     1.107102356        120,404,066      mem_inst_retired.any                                          (36.40%)
     1.107102356         66,532,809      branch-instructions                                           (36.40%)
     1.107102356            422,442      branch-misses             #    0.63% of all branches          (36.40%)
     1.107102356        310,367,937      instructions              #    2.38  insn per cycle           (44.35%)
     1.107102356        130,293,363      cycles                                                        (39.75%)
     1.107102356          4,603,217      L1-icache-load-misses                                         (39.75%)
     1.107102356         84,956,662      L1-dcache-loads                                               (39.75%)
     1.107102356          1,403,537      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.75%)
     1.107102356             61,924      L2-loads                                                      (31.80%)
     1.107102356             10,305      L2-load-misses            #   16.71% of all LL-cache accesses  (31.80%)
     1.107102356             61,399      LLC-loads                                                     (31.80%)
     1.107102356             12,955      LLC-load-misses           #   21.01% of all LL-cache accesses  (36.40%)
     1.157426388        126,464,196      mem_inst_retired.any                                          (36.41%)
     1.157426388         64,598,106      branch-instructions                                           (36.41%)
     1.157426388            351,065      branch-misses             #    0.54% of all branches          (36.41%)
     1.157426388        304,509,563      instructions              #    2.34  insn per cycle           (44.36%)
     1.157426388        130,283,823      cycles                                                        (42.32%)
     1.157426388          4,687,137      L1-icache-load-misses                                         (39.74%)
     1.157426388         84,791,801      L1-dcache-loads                                               (39.74%)
     1.157426388          1,433,949      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.74%)
     1.157426388             61,619      L2-loads                                                      (31.80%)
     1.157426388             10,249      L2-load-misses            #   16.77% of all LL-cache accesses  (31.80%)
     1.157426388             60,578      LLC-loads                                                     (31.80%)
     1.157426388             10,055      LLC-load-misses           #   16.46% of all LL-cache accesses  (33.82%)
     1.207761200        126,123,064      mem_inst_retired.any                                          (36.43%)
     1.207761200         64,647,230      branch-instructions                                           (36.43%)
     1.207761200            343,324      branch-misses             #    0.53% of all branches          (36.43%)
     1.207761200        305,504,378      instructions              #    2.34  insn per cycle           (44.37%)
     1.207761200        130,369,172      cycles                                                        (44.37%)
     1.207761200          4,667,319      L1-icache-load-misses                                         (39.73%)
     1.207761200         84,826,237      L1-dcache-loads                                               (39.73%)
     1.207761200          1,395,543      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.73%)
     1.207761200             61,181      L2-loads                                                      (31.79%)
     1.207761200              9,730      L2-load-misses            #   15.77% of all LL-cache accesses  (31.79%)
     1.207761200             62,244      LLC-loads                                                     (31.79%)
     1.207761200              8,377      LLC-load-misses           #   13.57% of all LL-cache accesses  (31.79%)
     1.258089735        126,814,838      mem_inst_retired.any                                          (32.54%)
     1.258089735         64,392,394      branch-instructions                                           (36.42%)
     1.258089735            342,059      branch-misses             #    0.53% of all branches          (36.42%)
     1.258089735        304,067,542      instructions              #    2.33  insn per cycle           (44.36%)
     1.258089735        130,316,451      cycles                                                        (44.36%)
     1.258089735          4,742,473      L1-icache-load-misses                                         (43.64%)
     1.258089735         85,492,845      L1-dcache-loads                                               (39.74%)
     1.258089735          1,417,422      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.74%)
     1.258089735             63,897      L2-loads                                                      (31.79%)
     1.258089735             10,140      L2-load-misses            #   15.98% of all LL-cache accesses  (31.79%)
     1.258089735             63,033      LLC-loads                                                     (31.79%)
     1.258089735              9,235      LLC-load-misses           #   14.55% of all LL-cache accesses  (31.79%)
#           time             counts unit events
     1.308410463        127,864,281      mem_inst_retired.any                                          (31.80%)
     1.308410463         65,680,822      branch-instructions                                           (35.86%)
     1.308410463            369,239      branch-misses             #    0.56% of all branches          (36.40%)
     1.308410463        290,045,389      instructions              #    2.23  insn per cycle           (44.35%)
     1.308410463        130,274,946      cycles                                                        (44.35%)
     1.308410463          4,155,566      L1-icache-load-misses                                         (44.35%)
     1.308410463         85,156,042      L1-dcache-loads                                               (40.31%)
     1.308410463          1,391,914      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.75%)
     1.308410463             60,982      L2-loads                                                      (31.80%)
     1.308410463              9,431      L2-load-misses            #   15.51% of all LL-cache accesses  (31.80%)
     1.308410463             60,653      LLC-loads                                                     (31.80%)
     1.308410463             12,984      LLC-load-misses           #   21.35% of all LL-cache accesses  (31.80%)
     1.358741353        118,307,211      mem_inst_retired.any                                          (31.77%)
     1.358741353         65,560,851      branch-instructions                                           (31.82%)
     1.358741353            300,758      branch-misses             #    0.46% of all branches          (36.45%)
     1.358741353        279,938,226      instructions              #    2.15  insn per cycle           (44.41%)
     1.358741353        130,112,775      cycles                                                        (44.41%)
     1.358741353          2,010,202      L1-icache-load-misses                                         (44.41%)
     1.358741353         81,674,714      L1-dcache-loads                                               (44.37%)
     1.358741353          1,152,402      L1-dcache-load-misses     #    1.41% of all L1-dcache accesses  (39.73%)
     1.358741353            140,831      L2-loads                                                      (31.77%)
     1.358741353              2,908      L2-load-misses            #    2.01% of all LL-cache accesses  (31.73%)
     1.358741353            147,905      LLC-loads                                                     (31.78%)
     1.358741353              8,482      LLC-load-misses           #    5.88% of all LL-cache accesses  (31.77%)
     1.409078397         90,311,365      mem_inst_retired.any                                          (31.79%)
     1.409078397         49,923,378      branch-instructions                                           (31.78%)
     1.409078397            272,843      branch-misses             #    0.55% of all branches          (34.53%)
     1.409078397        229,922,875      instructions              #    1.77  insn per cycle           (44.36%)
     1.409078397        129,979,531      cycles                                                        (44.35%)
     1.409078397          2,153,150      L1-icache-load-misses                                         (44.35%)
     1.409078397         82,048,990      L1-dcache-loads                                               (44.36%)
     1.409078397          1,145,020      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (41.65%)
     1.409078397            124,228      L2-loads                                                      (31.81%)
     1.409078397              2,593      L2-load-misses            #    1.86% of all LL-cache accesses  (31.81%)
     1.409078397            154,305      LLC-loads                                                     (31.78%)
     1.409078397              2,343      LLC-load-misses           #    1.68% of all LL-cache accesses  (31.79%)
     1.459544949         97,069,413      mem_inst_retired.any                                          (31.71%)
     1.459544949         42,722,969      branch-instructions                                           (31.71%)
     1.459544949            236,485      branch-misses             #    0.55% of all branches          (31.71%)
     1.459544949        191,127,582      instructions              #    1.46  insn per cycle           (44.53%)
     1.459544949        130,480,861      cycles                                                        (44.54%)
     1.459544949          2,715,698      L1-icache-load-misses                                         (44.54%)
     1.459544949         61,670,895      L1-dcache-loads                                               (44.51%)
     1.459544949          1,288,863      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (44.51%)
     1.459544949            191,494      L2-loads                                                      (31.68%)
     1.459544949              6,266      L2-load-misses            #    3.55% of all LL-cache accesses  (31.68%)
     1.459544949            161,489      LLC-loads                                                     (31.71%)
     1.459544949              6,257      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.71%)
     1.510033061        118,854,224      mem_inst_retired.any                                          (31.69%)
     1.510033061         58,519,966      branch-instructions                                           (31.69%)
     1.510033061            242,458      branch-misses             #    0.41% of all branches          (31.69%)
     1.510033061        207,229,736      instructions              #    1.59  insn per cycle           (40.78%)
     1.510033061        130,323,420      cycles                                                        (44.50%)
     1.510033061          2,530,886      L1-icache-load-misses                                         (44.52%)
     1.510033061         68,412,707      L1-dcache-loads                                               (44.52%)
     1.510033061          1,238,806      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.52%)
     1.510033061            130,440      L2-loads                                                      (31.71%)
     1.510033061              4,335      L2-load-misses            #    3.03% of all LL-cache accesses  (31.72%)
     1.510033061            155,899      LLC-loads                                                     (31.72%)
     1.510033061              5,590      LLC-load-misses           #    3.90% of all LL-cache accesses  (31.72%)
     1.560520610         93,660,944      mem_inst_retired.any                                          (31.65%)
     1.560520610         53,210,708      branch-instructions                                           (31.74%)
     1.560520610            270,596      branch-misses             #    0.51% of all branches          (31.74%)
     1.560520610        213,150,902      instructions              #    1.64  insn per cycle           (39.68%)
     1.560520610        130,351,088      cycles                                                        (43.84%)
     1.560520610          2,428,948      L1-icache-load-misses                                         (44.62%)
     1.560520610         66,506,939      L1-dcache-loads                                               (44.61%)
     1.560520610          1,527,061      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.53%)
     1.560520610            134,514      L2-loads                                                      (32.45%)
     1.560520610              6,711      L2-load-misses            #    4.88% of all LL-cache accesses  (31.57%)
     1.560520610            140,678      LLC-loads                                                     (31.58%)
     1.560520610              4,011      LLC-load-misses           #    2.92% of all LL-cache accesses  (31.66%)
     1.611010165         89,399,296      mem_inst_retired.any                                          (31.69%)
     1.611010165         41,142,860      branch-instructions                                           (31.69%)
     1.611010165            229,012      branch-misses             #    0.56% of all branches          (31.69%)
     1.611010165        175,322,024      instructions              #    1.34  insn per cycle           (39.61%)
     1.611010165        130,488,605      cycles                                                        (39.61%)
     1.611010165          2,827,556      L1-icache-load-misses                                         (44.54%)
     1.611010165         57,845,644      L1-dcache-loads                                               (44.55%)
     1.611010165          1,632,942      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (44.56%)
     1.611010165            197,508      L2-loads                                                      (36.63%)
     1.611010165              9,101      L2-load-misses            #    4.75% of all LL-cache accesses  (31.69%)
     1.611010165            185,961      LLC-loads                                                     (31.68%)
     1.611010165              8,800      LLC-load-misses           #    4.59% of all LL-cache accesses  (31.68%)
     1.661447237         82,292,900      mem_inst_retired.any                                          (31.72%)
     1.661447237         40,483,777      branch-instructions                                           (31.72%)
     1.661447237            236,255      branch-misses             #    0.58% of all branches          (31.72%)
     1.661447237        165,435,698      instructions              #    1.27  insn per cycle           (39.65%)
     1.661447237        130,374,239      cycles                                                        (39.65%)
     1.661447237          2,683,140      L1-icache-load-misses                                         (41.87%)
     1.661447237         54,197,756      L1-dcache-loads                                               (44.48%)
     1.661447237          1,470,811      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.48%)
     1.661447237            190,691      L2-loads                                                      (36.55%)
     1.661447237              4,570      L2-load-misses            #    2.23% of all LL-cache accesses  (34.35%)
     1.661447237            219,696      LLC-loads                                                     (31.73%)
     1.661447237              5,329      LLC-load-misses           #    2.60% of all LL-cache accesses  (31.73%)
     1.711888434         83,991,425      mem_inst_retired.any                                          (31.72%)
     1.711888434         46,746,731      branch-instructions                                           (31.72%)
     1.711888434            264,370      branch-misses             #    0.57% of all branches          (31.72%)
     1.711888434        217,204,404      instructions              #    1.67  insn per cycle           (39.65%)
     1.711888434        130,433,641      cycles                                                        (39.64%)
     1.711888434          2,075,889      L1-icache-load-misses                                         (39.65%)
     1.711888434         64,495,863      L1-dcache-loads                                               (44.50%)
     1.711888434          1,476,440      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (44.50%)
     1.711888434            207,082      L2-loads                                                      (36.57%)
     1.711888434              5,987      L2-load-misses            #    3.03% of all LL-cache accesses  (36.56%)
     1.711888434            187,744      LLC-loads                                                     (31.71%)
     1.711888434              3,474      LLC-load-misses           #    1.76% of all LL-cache accesses  (31.72%)
     1.762391300         93,377,465      mem_inst_retired.any                                          (31.69%)
     1.762391300         45,548,022      branch-instructions                                           (31.69%)
     1.762391300            245,406      branch-misses             #    0.54% of all branches          (31.67%)
     1.762391300        196,111,980      instructions              #    1.50  insn per cycle           (39.59%)
     1.762391300        130,446,964      cycles                                                        (39.59%)
     1.762391300          2,143,276      L1-icache-load-misses                                         (39.59%)
     1.762391300         59,824,825      L1-dcache-loads                                               (40.06%)
     1.762391300          1,471,009      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (44.56%)
     1.762391300            157,742      L2-loads                                                      (36.64%)
     1.762391300              7,481      L2-load-misses            #    5.01% of all LL-cache accesses  (36.64%)
     1.762391300            140,636      LLC-loads                                                     (36.19%)
     1.762391300              6,765      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.69%)
     1.812841247         80,137,938      mem_inst_retired.any                                          (31.72%)
     1.812841247         41,033,051      branch-instructions                                           (31.72%)
     1.812841247            279,842      branch-misses             #    0.68% of all branches          (31.72%)
     1.812841247        173,713,576      instructions              #    1.33  insn per cycle           (39.64%)
     1.812841247        130,424,478      cycles                                                        (39.64%)
     1.812841247          2,045,159      L1-icache-load-misses                                         (39.64%)
     1.812841247         75,627,618      L1-dcache-loads                                               (39.65%)
     1.812841247          1,377,604      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (43.09%)
     1.812841247            174,953      L2-loads                                                      (36.57%)
     1.812841247              5,269      L2-load-misses            #    2.90% of all LL-cache accesses  (36.57%)
     1.812841247            188,091      LLC-loads                                                     (36.57%)
     1.812841247              4,640      LLC-load-misses           #    2.56% of all LL-cache accesses  (33.14%)                                      
     1.963918210        107,468,546      mem_inst_retired.any                                          (34.74%)
     1.963918210         52,300,704      branch-instructions                                           (34.74%)
     1.963918210            232,788      branch-misses             #    0.45% of all branches          (32.62%)
     1.963918210        186,987,619      instructions              #    1.47  insn per cycle           (40.78%)
     1.963918210        126,805,550      cycles                                                        (40.77%)
     1.963918210          2,366,680      L1-icache-load-misses                                         (40.77%)
     1.963918210         54,931,022      L1-dcache-loads                                               (40.78%)
     1.963918210          1,171,683      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (40.78%)
     1.963918210            150,897      L2-loads                                                      (32.63%)
     1.963918210              2,840      L2-load-misses            #    1.73% of all LL-cache accesses  (32.63%)
     1.963918210            176,632      LLC-loads                                                     (34.76%)
     1.963918210              9,443      LLC-load-misses           #    5.77% of all LL-cache accesses  (34.77%)
     2.014244627        101,114,790      mem_inst_retired.any                                          (30.75%)
     2.014244627         57,233,385      branch-instructions                                           (30.75%)
     2.014244627            286,637      branch-misses             #    0.50% of all branches          (34.37%)
     2.014244627        252,280,939      instructions              #    2.11  insn per cycle           (43.02%)
     2.014244627        119,551,323      cycles                                                        (43.28%)
     2.014244627          1,774,360      L1-icache-load-misses                                         (43.28%)
     2.014244627         67,400,548      L1-dcache-loads                                               (43.28%)
     2.014244627          1,147,834      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (43.28%)
     2.014244627            196,952      L2-loads                                                      (34.62%)
     2.014244627              2,529      L2-load-misses            #    1.25% of all LL-cache accesses  (34.63%)
     2.014244627            208,517      LLC-loads                                                     (31.01%)
     2.014244627              4,146      LLC-load-misses           #    2.05% of all LL-cache accesses  (30.75%)
     2.064720404         98,919,449      mem_inst_retired.any                                          (36.61%)
     2.064720404         52,678,428      branch-instructions                                           (36.61%)
     2.064720404            265,312      branch-misses             #    0.50% of all branches          (32.86%)
     2.064720404        207,401,655      instructions              #    1.59  insn per cycle           (40.79%)
     2.064720404        130,534,371      cycles                                                        (39.62%)
     2.064720404          1,734,996      L1-icache-load-misses                                         (39.61%)
     2.064720404         63,719,835      L1-dcache-loads                                               (39.61%)
     2.064720404          1,639,511      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.62%)
     2.064720404            166,298      L2-loads                                                      (31.70%)
     2.064720404              6,126      L2-load-misses            #    3.99% of all LL-cache accesses  (31.70%)
     2.064720404            140,639      LLC-loads                                                     (35.42%)
     2.064720404              2,212      LLC-load-misses           #    1.44% of all LL-cache accesses  (36.61%)
     2.115194656         88,801,954      mem_inst_retired.any                                          (36.60%)
     2.115194656         48,209,395      branch-instructions                                           (36.60%)
     2.115194656            246,540      branch-misses             #    0.51% of all branches          (36.61%)
     2.115194656        198,687,112      instructions              #    1.52  insn per cycle           (44.53%)
     2.115194656        130,596,409      cycles                                                        (39.62%)
     2.115194656          2,315,146      L1-icache-load-misses                                         (39.62%)
     2.115194656         73,585,689      L1-dcache-loads                                               (39.62%)
     2.115194656          1,237,961      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.62%)
     2.115194656            139,265      L2-loads                                                      (31.70%)
     2.115194656              4,464      L2-load-misses            #    3.26% of all LL-cache accesses  (31.70%)
     2.115194656            134,736      LLC-loads                                                     (31.70%)
     2.115194656              2,794      LLC-load-misses           #    2.04% of all LL-cache accesses  (36.61%)
     2.216186792         75,794,963      mem_inst_retired.any                                          (15.97%)
     2.216186792         33,120,474      branch-instructions                                           (28.01%)
     2.216186792            170,347      branch-misses             #    0.51% of all branches          (39.63%)
     2.216186792        127,157,720      instructions              #    1.49  insn per cycle           (51.68%)
     2.216186792         85,472,298      cycles                                                        (59.71%)
     2.216186792          1,604,386      L1-icache-load-misses                                         (59.79%)
     2.216186792         40,777,751      L1-dcache-loads                                               (59.79%)
     2.216186792            968,058      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (60.20%)
     2.216186792             98,579      L2-loads                                                      (36.30%)
     2.216186792              1,289      L2-load-misses            #    1.23% of all LL-cache accesses  (24.26%)
     2.216186792            111,733      LLC-loads                                                     (12.23%)
     2.216186792             27,260      LLC-load-misses           #   25.92% of all LL-cache accesses  (4.20%)
     2.266652893        103,184,107      mem_inst_retired.any                                          (31.47%)
     2.266652893         58,061,633      branch-instructions                                           (31.48%)
     2.266652893            276,787      branch-misses             #    0.48% of all branches          (31.47%)
     2.266652893        235,829,499      instructions              #    2.05  insn per cycle           (40.46%)
     2.266652893        114,894,365      cycles                                                        (40.46%)
     2.266652893          1,741,509      L1-icache-load-misses                                         (44.98%)
     2.266652893         62,983,582      L1-dcache-loads                                               (44.98%)
     2.266652893            942,898      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (41.66%)
     2.266652893             98,553      L2-loads                                                      (32.55%)
     2.266652893              1,726      L2-load-misses            #    1.53% of all LL-cache accesses  (32.55%)
     2.266652893            126,925      LLC-loads                                                     (32.55%)
     2.266652893              2,982      LLC-load-misses           #    2.65% of all LL-cache accesses  (35.85%)
     2.317123042         85,559,239      mem_inst_retired.any                                          (31.71%)
     2.317123042         45,801,715      branch-instructions                                           (31.71%)
     2.317123042            248,756      branch-misses             #    0.54% of all branches          (31.71%)
     2.317123042        224,140,188      instructions              #    1.72  insn per cycle           (39.63%)
     2.317123042        130,576,417      cycles                                                        (39.63%)
     2.317123042          1,986,990      L1-icache-load-misses                                         (39.63%)
     2.317123042         86,805,168      L1-dcache-loads                                               (39.63%)
     2.317123042          1,176,906      L1-dcache-load-misses     #    1.36% of all L1-dcache accesses  (42.55%)
     2.317123042            132,405      L2-loads                                                      (36.59%)
     2.317123042              3,550      L2-load-misses            #    2.36% of all LL-cache accesses  (36.59%)
     2.317123042            168,279      LLC-loads                                                     (36.59%)
     2.317123042              1,220      LLC-load-misses           #    0.81% of all LL-cache accesses  (33.69%)
     2.367601354         86,842,196      mem_inst_retired.any                                          (31.70%)
     2.367601354         43,571,688      branch-instructions                                           (31.70%)
     2.367601354            213,415      branch-misses             #    0.49% of all branches          (31.70%)
     2.367601354        179,131,093      instructions              #    1.37  insn per cycle           (39.62%)
     2.367601354        130,623,560      cycles                                                        (39.62%)
     2.367601354          2,457,411      L1-icache-load-misses                                         (39.62%)
     2.367601354         68,902,340      L1-dcache-loads                                               (39.62%)
     2.367601354          1,528,673      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (39.62%)
     2.367601354            129,695      L2-loads                                                      (36.61%)
     2.367601354              5,217      L2-load-misses            #    3.71% of all LL-cache accesses  (36.61%)
     2.367601354            151,488      LLC-loads                                                     (36.61%)
     2.367601354              3,037      LLC-load-misses           #    2.16% of all LL-cache accesses  (36.61%)
     2.417946163         98,286,300      mem_inst_retired.any                                          (35.37%)
     2.417946163         44,590,274      branch-instructions                                           (31.78%)
     2.417946163            224,151      branch-misses             #    0.50% of all branches          (31.78%)
     2.417946163        179,572,077      instructions              #    1.38  insn per cycle           (39.73%)
     2.417946163        130,139,356      cycles                                                        (39.72%)
     2.417946163          2,584,690      L1-icache-load-misses                                         (39.72%)
     2.417946163         79,922,587      L1-dcache-loads                                               (39.72%)
     2.417946163          1,314,124      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.73%)
     2.417946163            142,882      L2-loads                                                      (32.84%)
     2.417946163              5,858      L2-load-misses            #    3.86% of all LL-cache accesses  (36.44%)
     2.417946163            160,310      LLC-loads                                                     (36.44%)
     2.417946163              5,524      LLC-load-misses           #    3.64% of all LL-cache accesses  (36.44%)
     2.468394209         88,557,642      mem_inst_retired.any                                          (36.57%)
     2.468394209         46,178,481      branch-instructions                                           (32.23%)
     2.468394209            280,163      branch-misses             #    0.61% of all branches          (31.72%)
     2.468394209        212,704,649      instructions              #    1.63  insn per cycle           (39.65%)
     2.468394209        130,481,267      cycles                                                        (39.64%)
     2.468394209          2,453,079      L1-icache-load-misses                                         (39.64%)
     2.468394209         62,994,757      L1-dcache-loads                                               (39.64%)
     2.468394209          1,239,932      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.64%)
     2.468394209            151,374      L2-loads                                                      (31.71%)
     2.468394209              6,221      L2-load-misses            #    4.34% of all LL-cache accesses  (36.04%)
     2.468394209            135,259      LLC-loads                                                     (36.57%)
     2.468394209              4,066      LLC-load-misses           #    2.84% of all LL-cache accesses  (36.57%)
     2.518863460         82,341,152      mem_inst_retired.any                                          (36.60%)
     2.518863460         41,490,644      branch-instructions                                           (36.60%)
     2.518863460            231,237      branch-misses             #    0.56% of all branches          (31.70%)
     2.518863460        175,116,093      instructions              #    1.34  insn per cycle           (39.63%)
     2.518863460        130,459,275      cycles                                                        (39.62%)
     2.518863460          2,894,010      L1-icache-load-misses                                         (39.62%)
     2.518863460         73,130,964      L1-dcache-loads                                               (39.62%)
     2.518863460          1,362,679      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.62%)
     2.518863460            146,653      L2-loads                                                      (31.70%)
     2.518863460              4,428      L2-load-misses            #    3.19% of all LL-cache accesses  (31.70%)
     2.518863460            130,765      LLC-loads                                                     (36.60%)
     2.518863460              4,144      LLC-load-misses           #    2.99% of all LL-cache accesses  (36.60%)
#           time             counts unit events
     2.569346893         89,392,667      mem_inst_retired.any                                          (36.62%)
     2.569346893         47,836,803      branch-instructions                                           (36.61%)
     2.569346893            288,355      branch-misses             #    0.60% of all branches          (34.09%)
     2.569346893        237,131,592      instructions              #    1.82  insn per cycle           (42.02%)
     2.569346893        130,557,765      cycles                                                        (39.61%)
     2.569346893          2,186,767      L1-icache-load-misses                                         (39.61%)
     2.569346893         76,988,500      L1-dcache-loads                                               (39.62%)
     2.569346893          1,209,325      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.62%)
     2.569346893            127,685      L2-loads                                                      (31.69%)
     2.569346893              2,180      L2-load-misses            #    1.54% of all LL-cache accesses  (31.69%)
     2.569346893            155,633      LLC-loads                                                     (34.19%)
     2.569346893              2,348      LLC-load-misses           #    1.66% of all LL-cache accesses  (36.61%)
     2.619672395         94,501,657      mem_inst_retired.any                                          (36.43%)
     2.619672395         51,000,094      branch-instructions                                           (36.43%)
     2.619672395            287,021      branch-misses             #    0.56% of all branches          (36.43%)
     2.619672395        202,211,882      instructions              #    1.56  insn per cycle           (44.38%)
     2.619672395        130,010,166      cycles                                                        (39.74%)
     2.619672395          2,332,105      L1-icache-load-misses                                         (39.74%)
     2.619672395         55,515,424      L1-dcache-loads                                               (39.74%)
     2.619672395          1,447,952      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.74%)
     2.619672395            158,926      L2-loads                                                      (31.77%)
     2.619672395              6,086      L2-load-misses            #    3.74% of all LL-cache accesses  (31.77%)
     2.619672395            166,839      LLC-loads                                                     (31.78%)
     2.619672395              5,285      LLC-load-misses           #    3.24% of all LL-cache accesses  (36.42%)
     2.670136636         79,557,761      mem_inst_retired.any                                          (36.62%)
     2.670136636         40,259,894      branch-instructions                                           (36.53%)
     2.670136636            266,088      branch-misses             #    0.66% of all branches          (36.53%)
     2.670136636        174,814,333      instructions              #    1.34  insn per cycle           (44.46%)
     2.670136636        130,263,345      cycles                                                        (43.57%)
     2.670136636          2,021,640      L1-icache-load-misses                                         (39.58%)
     2.670136636         76,706,639      L1-dcache-loads                                               (39.68%)
     2.670136636          1,316,138      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.67%)
     2.670136636            141,091      L2-loads                                                      (31.73%)
     2.670136636              7,188      L2-load-misses            #    4.82% of all LL-cache accesses  (31.73%)
     2.670136636            157,345      LLC-loads                                                     (31.73%)
     2.670136636              5,994      LLC-load-misses           #    4.02% of all LL-cache accesses  (32.61%)
     2.720622826        102,568,100      mem_inst_retired.any                                          (35.66%)
     2.720622826         51,559,902      branch-instructions                                           (36.61%)
     2.720622826            266,836      branch-misses             #    0.52% of all branches          (36.61%)
     2.720622826        208,427,325      instructions              #    1.60  insn per cycle           (44.54%)
     2.720622826        130,534,252      cycles                                                        (44.53%)
     2.720622826          2,127,080      L1-icache-load-misses                                         (40.60%)
     2.720622826         73,389,311      L1-dcache-loads                                               (39.62%)
     2.720622826          1,168,341      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.62%)
     2.720622826            148,730      L2-loads                                                      (31.70%)
     2.720622826              3,189      L2-load-misses            #    1.98% of all LL-cache accesses  (31.69%)
     2.720622826            173,234      LLC-loads                                                     (31.70%)
     2.720622826              5,304      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.69%)
     2.771082484         77,620,230      mem_inst_retired.any                                          (31.71%)
     2.771082484         38,968,370      branch-instructions                                           (36.59%)
     2.771082484            209,486      branch-misses             #    0.54% of all branches          (36.59%)
     2.771082484        162,514,546      instructions              #    1.25  insn per cycle           (44.52%)
     2.771082484        130,501,359      cycles                                                        (44.52%)
     2.771082484          3,092,875      L1-icache-load-misses                                         (44.52%)
     2.771082484         62,104,810      L1-dcache-loads                                               (39.63%)
     2.771082484          1,361,590      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.64%)
     2.771082484            161,758      L2-loads                                                      (31.71%)
     2.771082484              6,371      L2-load-misses            #    4.16% of all LL-cache accesses  (31.70%)
     2.771082484            144,705      LLC-loads                                                     (31.70%)
     2.771082484              4,530      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.70%)
     2.821589616         94,582,279      mem_inst_retired.any                                          (31.68%)
     2.821589616         41,207,389      branch-instructions                                           (33.76%)
     2.821589616            233,976      branch-misses             #    0.57% of all branches          (36.64%)
     2.821589616        181,084,181      instructions              #    1.39  insn per cycle           (44.55%)
     2.821589616        130,490,324      cycles                                                        (44.55%)
     2.821589616          1,926,575      L1-icache-load-misses                                         (44.55%)
     2.821589616         61,231,319      L1-dcache-loads                                               (42.50%)
     2.821589616          1,885,757      L1-dcache-load-misses     #    3.08% of all L1-dcache accesses  (39.60%)
     2.821589616            174,944      L2-loads                                                      (31.69%)
     2.821589616              7,050      L2-load-misses            #    4.25% of all LL-cache accesses  (31.69%)
     2.821589616            157,011      LLC-loads                                                     (31.68%)
     2.821589616              8,547      LLC-load-misses           #    5.15% of all LL-cache accesses  (31.68%)
     2.871907159         89,295,210      mem_inst_retired.any                                          (31.80%)
     2.871907159         41,362,309      branch-instructions                                           (31.80%)
     2.871907159            219,940      branch-misses             #    0.53% of all branches          (36.41%)
     2.871907159        186,437,661      instructions              #    1.43  insn per cycle           (44.37%)
     2.871907159        130,023,356      cycles                                                        (44.34%)
     2.871907159          2,007,574      L1-icache-load-misses                                         (44.34%)
     2.871907159         61,101,858      L1-dcache-loads                                               (44.34%)
     2.871907159          1,848,223      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.73%)
     2.871907159            168,089      L2-loads                                                      (31.81%)
     2.871907159              5,793      L2-load-misses            #    3.30% of all LL-cache accesses  (31.81%)
     2.871907159            182,871      LLC-loads                                                     (31.81%)
     2.871907159              6,622      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.80%)
     2.922357612         97,638,224      mem_inst_retired.any                                          (31.72%)
     2.922357612         46,470,999      branch-instructions                                           (31.72%)
     2.922357612            239,225      branch-misses             #    0.51% of all branches          (32.17%)
     2.922357612        201,054,718      instructions              #    1.54  insn per cycle           (44.50%)
     2.922357612        130,425,673      cycles                                                        (44.50%)
     2.922357612          2,461,797      L1-icache-load-misses                                         (44.50%)
     2.922357612         74,190,643      L1-dcache-loads                                               (44.50%)
     2.922357612          1,630,606      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (44.07%)
     2.922357612            188,279      L2-loads                                                      (31.71%)
     2.922357612              4,972      L2-load-misses            #    2.77% of all LL-cache accesses  (31.71%)
     2.922357612            171,233      LLC-loads                                                     (31.71%)
     2.922357612              5,022      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.72%)
     2.972766219         92,156,506      mem_inst_retired.any                                          (31.74%)
     2.972766219         44,929,797      branch-instructions                                           (31.74%)
     2.972766219            203,250      branch-misses             #    0.45% of all branches          (31.74%)
     2.972766219        189,179,504      instructions              #    1.45  insn per cycle           (43.20%)
     2.972766219        130,257,735      cycles                                                        (44.44%)
     2.972766219          1,623,135      L1-icache-load-misses                                         (44.44%)
     2.972766219         61,643,402      L1-dcache-loads                                               (44.44%)
     2.972766219          1,835,560      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (44.45%)
     2.972766219            204,771      L2-loads                                                      (31.75%)
     2.972766219              3,215      L2-load-misses            #    1.52% of all LL-cache accesses  (31.75%)
     2.972766219            219,383      LLC-loads                                                     (31.75%)
     2.972766219              5,193      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.75%)
     3.023092055         93,839,916      mem_inst_retired.any                                          (31.79%)
     3.023092055         40,341,930      branch-instructions                                           (31.79%)
     3.023092055            205,172      branch-misses             #    0.51% of all branches          (31.78%)
     3.023092055        171,091,272      instructions              #    1.31  insn per cycle           (39.73%)
     3.023092055        130,200,210      cycles                                                        (44.37%)
     3.023092055          2,480,852      L1-icache-load-misses                                         (44.37%)
     3.023092055         60,622,753      L1-dcache-loads                                               (44.37%)
     3.023092055          1,264,979      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (44.37%)
     3.023092055            155,325      L2-loads                                                      (31.79%)
     3.023092055              5,246      L2-load-misses            #    3.00% of all LL-cache accesses  (31.79%)
     3.023092055            194,301      LLC-loads                                                     (31.79%)
     3.023092055              6,338      LLC-load-misses           #    3.63% of all LL-cache accesses  (31.79%)
     3.073431729         88,086,663      mem_inst_retired.any                                          (31.79%)
     3.073431729         46,927,067      branch-instructions                                           (31.79%)
     3.073431729            246,369      branch-misses             #    0.53% of all branches          (31.78%)
     3.073431729        183,113,901      instructions              #    1.41  insn per cycle           (39.73%)
     3.073431729        130,109,750      cycles                                                        (41.79%)
     3.073431729          1,952,796      L1-icache-load-misses                                         (44.37%)
     3.073431729         66,549,262      L1-dcache-loads                                               (44.37%)
     3.073431729          1,550,978      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (44.37%)
     3.073431729            152,129      L2-loads                                                      (34.39%)
     3.073431729              4,608      L2-load-misses            #    3.27% of all LL-cache accesses  (31.79%)
     3.073431729            129,580      LLC-loads                                                     (31.79%)
     3.073431729              4,633      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.79%)
     3.123908177         91,991,322      mem_inst_retired.any                                          (31.70%)
     3.123908177         46,664,326      branch-instructions                                           (31.70%)
     3.123908177            220,834      branch-misses             #    0.47% of all branches          (31.69%)
     3.123908177        188,035,053      instructions              #    1.44  insn per cycle           (39.62%)
     3.123908177        130,500,450      cycles                                                        (39.62%)
     3.123908177          1,761,046      L1-icache-load-misses                                         (44.53%)
     3.123908177         67,894,695      L1-dcache-loads                                               (44.53%)
     3.123908177          1,438,192      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (44.53%)
     3.123908177            144,729      L2-loads                                                      (36.61%)
     3.123908177              4,703      L2-load-misses            #    3.17% of all LL-cache accesses  (31.70%)
     3.123908177            151,705      LLC-loads                                                     (31.70%)
     3.123908177              3,785      LLC-load-misses           #    2.55% of all LL-cache accesses  (31.70%)
     3.174362353        127,508,817      mem_inst_retired.any                                          (31.71%)
     3.174362353         68,383,138      branch-instructions                                           (31.71%)
     3.174362353            282,813      branch-misses             #    0.41% of all branches          (31.71%)
     3.174362353        247,177,959      instructions              #    1.89  insn per cycle           (39.64%)
     3.174362353        130,504,876      cycles                                                        (39.64%)
     3.174362353          2,466,375      L1-icache-load-misses                                         (40.08%)
     3.174362353         56,936,690      L1-dcache-loads                                               (44.50%)
     3.174362353          1,295,521      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (44.50%)
     3.174362353            165,779      L2-loads                                                      (36.57%)
     3.174362353              4,303      L2-load-misses            #    2.60% of all LL-cache accesses  (36.16%)
     3.174362353            165,053      LLC-loads                                                     (31.71%)
     3.174362353              5,638      LLC-load-misses           #    3.41% of all LL-cache accesses  (31.71%)
     3.224831698         99,775,206      mem_inst_retired.any                                          (31.70%)
     3.224831698         47,999,575      branch-instructions                                           (31.70%)
     3.224831698            224,252      branch-misses             #    0.47% of all branches          (31.71%)
     3.224831698        173,018,158      instructions              #    1.33  insn per cycle           (39.63%)
     3.224831698        130,473,406      cycles                                                        (39.63%)
     3.224831698          2,688,616      L1-icache-load-misses                                         (39.63%)
     3.224831698         60,196,802      L1-dcache-loads                                               (43.14%)
     3.224831698          1,537,740      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (44.52%)
     3.224831698            220,253      L2-loads                                                      (36.58%)
     3.224831698              5,354      L2-load-misses            #    2.47% of all LL-cache accesses  (36.58%)
     3.224831698            212,590      LLC-loads                                                     (33.10%)
     3.224831698              5,693      LLC-load-misses           #    2.63% of all LL-cache accesses  (31.70%)
     3.275281352         88,985,730      mem_inst_retired.any                                          (31.71%)
     3.275281352         44,420,779      branch-instructions                                           (31.71%)
     3.275281352            225,267      branch-misses             #    0.51% of all branches          (31.71%)
     3.275281352        181,032,331      instructions              #    1.39  insn per cycle           (39.64%)
     3.275281352        130,499,683      cycles                                                        (39.64%)
     3.275281352          2,843,432      L1-icache-load-misses                                         (39.64%)
     3.275281352         73,504,404      L1-dcache-loads                                               (39.64%)
     3.275281352          1,405,443      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (44.51%)
     3.275281352            171,600      L2-loads                                                      (36.58%)
     3.275281352              4,505      L2-load-misses            #    2.64% of all LL-cache accesses  (36.58%)
     3.275281352            169,693      LLC-loads                                                     (36.58%)
     3.275281352              4,374      LLC-load-misses           #    2.56% of all LL-cache accesses  (31.70%)
     3.325684614         94,380,225      mem_inst_retired.any                                          (31.74%)
     3.325684614         52,048,922      branch-instructions                                           (31.74%)
     3.325684614            274,866      branch-misses             #    0.53% of all branches          (31.75%)
     3.325684614        234,277,622      instructions              #    1.80  insn per cycle           (39.68%)
     3.325684614        130,328,174      cycles                                                        (39.68%)
     3.325684614          2,366,054      L1-icache-load-misses                                         (39.68%)
     3.325684614         78,281,720      L1-dcache-loads                                               (39.68%)
     3.325684614          1,266,840      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (41.36%)
     3.325684614            161,656      L2-loads                                                      (36.51%)
     3.325684614              5,423      L2-load-misses            #    3.38% of all LL-cache accesses  (36.51%)
     3.325684614            159,137      LLC-loads                                                     (36.51%)
     3.325684614              5,168      LLC-load-misses           #    3.22% of all LL-cache accesses  (34.85%)
     3.376158107        119,991,510      mem_inst_retired.any                                          (31.73%)
     3.376158107         65,837,272      branch-instructions                                           (31.70%)
     3.376158107            289,332      branch-misses             #    0.44% of all branches          (31.70%)
     3.376158107        244,103,673      instructions              #    1.87  insn per cycle           (39.62%)
     3.376158107        130,524,792      cycles                                                        (39.62%)
     3.376158107          2,684,460      L1-icache-load-misses                                         (39.63%)
     3.376158107         62,675,259      L1-dcache-loads                                               (39.63%)
     3.376158107          1,431,477      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.63%)
     3.376158107            195,683      L2-loads                                                      (36.55%)
     3.376158107              4,606      L2-load-misses            #    2.48% of all LL-cache accesses  (36.60%)
     3.376158107            175,398      LLC-loads                                                     (36.60%)
     3.376158107              5,651      LLC-load-misses           #    3.05% of all LL-cache accesses  (36.59%)
     3.426641502        118,383,156      mem_inst_retired.any                                          (36.62%)
     3.426641502         50,733,371      branch-instructions                                           (31.69%)
     3.426641502            246,484      branch-misses             #    0.49% of all branches          (31.68%)
     3.426641502        184,329,504      instructions              #    1.41  insn per cycle           (39.60%)
     3.426641502        130,542,187      cycles                                                        (39.61%)
     3.426641502          2,917,833      L1-icache-load-misses                                         (39.61%)
     3.426641502         55,842,577      L1-dcache-loads                                               (39.61%)
     3.426641502          1,570,891      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (39.62%)
     3.426641502            174,677      L2-loads                                                      (31.70%)
     3.426641502              3,738      L2-load-misses            #    2.27% of all LL-cache accesses  (36.62%)
     3.426641502            155,316      LLC-loads                                                     (36.63%)
     3.426641502              5,745      LLC-load-misses           #    3.48% of all LL-cache accesses  (36.62%)
     3.477120942        133,318,445      mem_inst_retired.any                                          (36.60%)
     3.477120942         60,247,145      branch-instructions                                           (33.65%)
     3.477120942            254,125      branch-misses             #    0.42% of all branches          (31.69%)
     3.477120942        208,133,112      instructions              #    1.59  insn per cycle           (39.62%)
     3.477120942        130,550,244      cycles                                                        (39.61%)
     3.477120942          3,009,269      L1-icache-load-misses                                         (39.62%)
     3.477120942         55,203,442      L1-dcache-loads                                               (39.62%)
     3.477120942          1,423,900      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (39.62%)
     3.477120942            138,491      L2-loads                                                      (31.70%)
     3.477120942              5,734      L2-load-misses            #    4.60% of all LL-cache accesses  (34.63%)
     3.477120942            111,012      LLC-loads                                                     (36.61%)
     3.477120942              6,105      LLC-load-misses           #    4.89% of all LL-cache accesses  (36.61%)
     3.527591431         87,086,509      mem_inst_retired.any                                          (36.60%)
     3.527591431         43,851,914      branch-instructions                                           (36.60%)
     3.527591431            218,388      branch-misses             #    0.50% of all branches          (31.70%)
     3.527591431        176,035,397      instructions              #    1.35  insn per cycle           (39.62%)
     3.527591431        130,512,175      cycles                                                        (39.62%)
     3.527591431          2,757,020      L1-icache-load-misses                                         (39.62%)
     3.527591431         68,501,157      L1-dcache-loads                                               (39.62%)
     3.527591431          1,607,337      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (39.62%)
     3.527591431            172,810      L2-loads                                                      (31.70%)
     3.527591431              3,842      L2-load-misses            #    2.12% of all LL-cache accesses  (31.70%)
     3.527591431            189,644      LLC-loads                                                     (36.60%)
     3.527591431              3,234      LLC-load-misses           #    1.78% of all LL-cache accesses  (36.61%)
     3.578130597        100,922,637      mem_inst_retired.any                                          (36.67%)
     3.578130597         56,350,644      branch-instructions                                           (36.68%)
     3.578130597            291,641      branch-misses             #    0.52% of all branches          (35.61%)
     3.578130597        258,560,533      instructions              #    1.98  insn per cycle           (43.53%)
     3.578130597        130,714,775      cycles                                                        (39.57%)
     3.578130597          2,230,958      L1-icache-load-misses                                         (39.58%)
     3.578130597         72,048,778      L1-dcache-loads                                               (39.58%)
     3.578130597          1,232,353      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.58%)
     3.578130597            155,653      L2-loads                                                      (31.67%)
     3.578130597              4,627      L2-load-misses            #    2.78% of all LL-cache accesses  (31.66%)
     3.578130597            177,084      LLC-loads                                                     (32.71%)
     3.578130597              7,490      LLC-load-misses           #    4.50% of all LL-cache accesses  (36.67%)
     3.628448320         84,143,447      mem_inst_retired.any                                          (36.40%)
     3.628448320         46,464,203      branch-instructions                                           (36.41%)
     3.628448320            241,860      branch-misses             #    0.52% of all branches          (36.41%)
     3.628448320        191,674,684      instructions              #    1.47  insn per cycle           (44.36%)
     3.628448320        130,017,003      cycles                                                        (40.37%)
     3.628448320          2,347,919      L1-icache-load-misses                                         (39.74%)
     3.628448320         60,710,755      L1-dcache-loads                                               (39.74%)
     3.628448320          1,623,889      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (39.74%)
     3.628448320            166,587      L2-loads                                                      (31.81%)
     3.628448320              7,612      L2-load-misses            #    4.68% of all LL-cache accesses  (31.80%)
     3.628448320            158,585      LLC-loads                                                     (31.80%)
     3.628448320              7,770      LLC-load-misses           #    4.78% of all LL-cache accesses  (35.75%)
     3.678901909        101,468,852      mem_inst_retired.any                                          (36.58%)
     3.678901909         51,113,286      branch-instructions                                           (36.58%)
     3.678901909            263,732      branch-misses             #    0.52% of all branches          (36.57%)
     3.678901909        196,461,920      instructions              #    1.51  insn per cycle           (44.50%)
     3.678901909        130,492,288      cycles                                                        (44.50%)
     3.678901909          2,134,474      L1-icache-load-misses                                         (39.63%)
     3.678901909         55,384,098      L1-dcache-loads                                               (39.64%)
     3.678901909          1,441,054      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (39.64%)
     3.678901909            166,397      L2-loads                                                      (31.71%)
     3.678901909              2,424      L2-load-misses            #    1.42% of all LL-cache accesses  (31.71%)
     3.678901909            174,258      LLC-loads                                                     (31.72%)
     3.678901909              3,376      LLC-load-misses           #    1.98% of all LL-cache accesses  (31.72%)
     3.729388964        114,858,372      mem_inst_retired.any                                          (34.14%)
     3.729388964         62,754,666      branch-instructions                                           (36.61%)
     3.729388964            277,690      branch-misses             #    0.44% of all branches          (36.61%)
     3.729388964        244,571,519      instructions              #    1.87  insn per cycle           (44.54%)
     3.729388964        130,509,552      cycles                                                        (44.53%)
     3.729388964          1,787,968      L1-icache-load-misses                                         (42.11%)
     3.729388964         65,674,551      L1-dcache-loads                                               (39.62%)
     3.729388964          1,182,261      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.61%)
     3.729388964            149,776      L2-loads                                                      (31.70%)
     3.729388964              4,230      L2-load-misses            #    2.60% of all LL-cache accesses  (31.70%)
     3.729388964            175,454      LLC-loads                                                     (31.70%)
     3.729388964              6,735      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.70%)
     3.779862075         88,930,366      mem_inst_retired.any                                          (31.70%)
     3.779862075         48,461,751      branch-instructions                                           (36.60%)
     3.779862075            244,798      branch-misses             #    0.51% of all branches          (36.60%)
     3.779862075        189,585,725      instructions              #    1.45  insn per cycle           (44.53%)
     3.779862075        130,568,503      cycles                                                        (44.53%)
     3.779862075          2,788,942      L1-icache-load-misses                                         (44.53%)
     3.779862075         58,223,794      L1-dcache-loads                                               (39.62%)
     3.779862075          1,582,320      L1-dcache-load-misses     #    2.72% of all L1-dcache accesses  (39.63%)
     3.779862075            172,990      L2-loads                                                      (31.70%)
     3.779862075              4,252      L2-load-misses            #    2.71% of all LL-cache accesses  (31.70%)
     3.779862075            140,486      LLC-loads                                                     (31.69%)
     3.779862075              3,511      LLC-load-misses           #    2.24% of all LL-cache accesses  (31.69%)
#           time             counts unit events
     3.830384692        130,517,860      mem_inst_retired.any                                          (31.67%)
     3.830384692         61,143,714      branch-instructions                                           (32.21%)
     3.830384692            274,763      branch-misses             #    0.45% of all branches          (36.65%)
     3.830384692        232,709,308      instructions              #    1.78  insn per cycle           (44.57%)
     3.830384692        130,590,064      cycles                                                        (44.57%)
     3.830384692          2,263,016      L1-icache-load-misses                                         (44.57%)
     3.830384692         62,301,826      L1-dcache-loads                                               (44.06%)
     3.830384692          1,377,176      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.59%)
     3.830384692            170,929      L2-loads                                                      (31.68%)
     3.830384692              7,808      L2-load-misses            #    4.87% of all LL-cache accesses  (31.67%)
     3.830384692            149,845      LLC-loads                                                     (31.67%)
     3.830384692              7,285      LLC-load-misses           #    4.54% of all LL-cache accesses  (31.67%)
     3.880719325         91,842,999      mem_inst_retired.any                                          (31.79%)
     3.880719325         42,958,801      branch-instructions                                           (31.79%)
     3.880719325            243,103      branch-misses             #    0.57% of all branches          (35.27%)
     3.880719325        190,750,900      instructions              #    1.47  insn per cycle           (44.37%)
     3.880719325        130,157,518      cycles                                                        (44.37%)
     3.880719325          2,817,528      L1-icache-load-misses                                         (44.37%)
     3.880719325         69,684,244      L1-dcache-loads                                               (44.36%)
     3.880719325          1,399,570      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (40.91%)
     3.880719325            168,101      L2-loads                                                      (31.79%)
     3.880719325              5,508      L2-load-misses            #    3.40% of all LL-cache accesses  (31.79%)
     3.880719325            155,792      LLC-loads                                                     (31.79%)
     3.880719325              3,862      LLC-load-misses           #    2.38% of all LL-cache accesses  (31.79%)
     3.931224420         94,984,790      mem_inst_retired.any                                          (31.68%)
     3.931224420         47,115,555      branch-instructions                                           (31.67%)
     3.931224420            221,458      branch-misses             #    0.47% of all branches          (31.66%)
     3.931224420        196,921,538      instructions              #    1.51  insn per cycle           (44.56%)
     3.931224420        130,672,928      cycles                                                        (44.56%)
     3.931224420          1,952,631      L1-icache-load-misses                                         (44.58%)
     3.931224420         76,867,738      L1-dcache-loads                                               (44.57%)
     3.931224420          1,354,645      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.57%)
     3.931224420            146,118      L2-loads                                                      (31.67%)
     3.931224420              2,926      L2-load-misses            #    2.04% of all LL-cache accesses  (31.67%)
     3.931224420            140,326      LLC-loads                                                     (31.68%)
     3.931224420              4,697      LLC-load-misses           #    3.28% of all LL-cache accesses  (31.68%)
     3.981571731        130,643,231      mem_inst_retired.any                                          (31.78%)
     3.981571731         65,718,098      branch-instructions                                           (31.78%)
     3.981571731            277,994      branch-misses             #    0.42% of all branches          (31.78%)
     3.981571731        227,255,804      instructions              #    1.75  insn per cycle           (41.53%)
     3.981571731        130,177,729      cycles                                                        (44.38%)
     3.981571731          2,193,281      L1-icache-load-misses                                         (44.37%)
     3.981571731         59,434,599      L1-dcache-loads                                               (44.37%)
     3.981571731          1,192,028      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.38%)
     3.981571731            138,663      L2-loads                                                      (31.79%)
     3.981571731              3,812      L2-load-misses            #    2.62% of all LL-cache accesses  (31.79%)
     3.981571731            152,210      LLC-loads                                                     (31.79%)
     3.981571731              4,143      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.79%)
     4.032041075        105,536,192      mem_inst_retired.any                                          (31.70%)
     4.032041075         45,100,887      branch-instructions                                           (31.70%)
     4.032041075            234,127      branch-misses             #    0.52% of all branches          (31.70%)
     4.032041075        183,195,058      instructions              #    1.40  insn per cycle           (39.63%)
     4.032041075        130,566,736      cycles                                                        (44.52%)
     4.032041075          2,933,919      L1-icache-load-misses                                         (44.52%)
     4.032041075         70,622,610      L1-dcache-loads                                               (44.52%)
     4.032041075          1,298,203      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (44.52%)
     4.032041075            134,556      L2-loads                                                      (31.70%)
     4.032041075              5,873      L2-load-misses            #    4.67% of all LL-cache accesses  (31.70%)
     4.032041075            116,821      LLC-loads                                                     (31.70%)
     4.032041075              4,456      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.71%)
     4.082371142        105,377,578      mem_inst_retired.any                                          (31.79%)
     4.082371142         57,573,047      branch-instructions                                           (31.79%)
     4.082371142            291,816      branch-misses             #    0.51% of all branches          (31.79%)
     4.082371142        254,720,926      instructions              #    1.96  insn per cycle           (39.74%)
     4.082371142        130,149,516      cycles                                                        (39.92%)
     4.082371142          2,022,343      L1-icache-load-misses                                         (44.37%)
     4.082371142         69,896,800      L1-dcache-loads                                               (44.37%)
     4.082371142          1,090,814      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (44.37%)
     4.082371142            122,531      L2-loads                                                      (36.26%)
     4.082371142              3,649      L2-load-misses            #    2.46% of all LL-cache accesses  (31.79%)
     4.082371142            173,863      LLC-loads                                                     (31.79%)
     4.082371142              5,401      LLC-load-misses           #    3.64% of all LL-cache accesses  (31.79%)
     4.132844483        112,270,966      mem_inst_retired.any                                          (31.70%)
     4.132844483         52,536,267      branch-instructions                                           (31.70%)
     4.132844483            247,646      branch-misses             #    0.47% of all branches          (31.69%)
     4.132844483        192,889,234      instructions              #    1.48  insn per cycle           (39.62%)
     4.132844483        130,553,507      cycles                                                        (39.62%)
     4.132844483          3,072,508      L1-icache-load-misses                                         (43.12%)
     4.132844483         60,552,434      L1-dcache-loads                                               (44.52%)
     4.132844483          1,462,891      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (44.53%)
     4.132844483            176,244      L2-loads                                                      (36.60%)
     4.132844483              5,645      L2-load-misses            #    3.54% of all LL-cache accesses  (33.12%)
     4.132844483            143,019      LLC-loads                                                     (31.71%)
     4.132844483              4,980      LLC-load-misses           #    3.12% of all LL-cache accesses  (31.70%)
     4.183169686         96,856,884      mem_inst_retired.any                                          (31.79%)
     4.183169686         42,071,788      branch-instructions                                           (31.79%)
     4.183169686            232,353      branch-misses             #    0.55% of all branches          (31.79%)
     4.183169686        194,871,512      instructions              #    1.50  insn per cycle           (39.75%)
     4.183169686        130,155,008      cycles                                                        (39.74%)
     4.183169686          2,436,037      L1-icache-load-misses                                         (39.74%)
     4.183169686         83,740,886      L1-dcache-loads                                               (44.37%)
     4.183169686          1,309,499      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (44.36%)
     4.183169686            123,644      L2-loads                                                      (36.41%)
     4.183169686              5,022      L2-load-misses            #    4.40% of all LL-cache accesses  (36.41%)
     4.183169686            104,741      LLC-loads                                                     (31.79%)
     4.183169686              4,189      LLC-load-misses           #    3.67% of all LL-cache accesses  (31.79%)
     4.233491865         80,254,485      mem_inst_retired.any                                          (31.79%)
     4.233491865         41,523,446      branch-instructions                                           (31.80%)
     4.233491865            237,715      branch-misses             #    0.57% of all branches          (31.80%)
     4.233491865        204,211,411      instructions              #    1.57  insn per cycle           (39.74%)
     4.233491865        130,180,897      cycles                                                        (39.74%)
     4.233491865          2,287,145      L1-icache-load-misses                                         (39.74%)
     4.233491865         85,483,651      L1-dcache-loads                                               (41.65%)
     4.233491865          1,146,075      L1-dcache-load-misses     #    1.34% of all L1-dcache accesses  (44.36%)
     4.233491865            102,850      L2-loads                                                      (36.42%)
     4.233491865              5,448      L2-load-misses            #    4.78% of all LL-cache accesses  (36.42%)
     4.233491865            125,269      LLC-loads                                                     (34.52%)
     4.233491865              2,746      LLC-load-misses           #    2.41% of all LL-cache accesses  (31.79%)
     4.283916497        122,486,618      mem_inst_retired.any                                          (31.73%)
     4.283916497         66,990,092      branch-instructions                                           (31.73%)
     4.283916497            300,633      branch-misses             #    0.45% of all branches          (31.72%)
     4.283916497        253,683,096      instructions              #    1.95  insn per cycle           (39.66%)
     4.283916497        130,423,706      cycles                                                        (39.65%)
     4.283916497          2,318,203      L1-icache-load-misses                                         (39.65%)
     4.283916497         59,343,343      L1-dcache-loads                                               (39.65%)
     4.283916497          1,167,428      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.48%)
     4.283916497            157,855      L2-loads                                                      (36.56%)
     4.283916497              4,414      L2-load-misses            #    2.91% of all LL-cache accesses  (36.56%)
     4.283916497            145,075      LLC-loads                                                     (36.56%)
     4.283916497              5,458      LLC-load-misses           #    3.60% of all LL-cache accesses  (31.73%)
     4.334281608         83,110,884      mem_inst_retired.any                                          (31.77%)
     4.334281608         39,540,400      branch-instructions                                           (31.77%)
     4.334281608            230,250      branch-misses             #    0.58% of all branches          (31.77%)
     4.334281608        181,686,643      instructions              #    1.40  insn per cycle           (39.71%)
     4.334281608        130,210,568      cycles                                                        (39.71%)
     4.334281608          2,529,215      L1-icache-load-misses                                         (39.71%)
     4.334281608         66,569,236      L1-dcache-loads                                               (39.72%)
     4.334281608          1,204,359      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (40.12%)
     4.334281608            123,750      L2-loads                                                      (36.45%)
     4.334281608              4,962      L2-load-misses            #    4.06% of all LL-cache accesses  (36.45%)
     4.334281608            120,683      LLC-loads                                                     (36.45%)
     4.334281608              5,550      LLC-load-misses           #    4.54% of all LL-cache accesses  (36.07%)
     4.384767936         95,485,184      mem_inst_retired.any                                          (32.93%)
     4.384767936         45,880,177      branch-instructions                                           (31.69%)
     4.384767936            208,287      branch-misses             #    0.45% of all branches          (31.69%)
     4.384767936        169,215,180      instructions              #    1.30  insn per cycle           (39.61%)
     4.384767936        130,558,908      cycles                                                        (39.61%)
     4.384767936          2,056,256      L1-icache-load-misses                                         (39.62%)
     4.384767936         69,657,708      L1-dcache-loads                                               (39.62%)
     4.384767936          1,300,559      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.61%)
     4.384767936            173,229      L2-loads                                                      (35.35%)
     4.384767936              3,833      L2-load-misses            #    2.15% of all LL-cache accesses  (36.62%)
     4.384767936            183,978      LLC-loads                                                     (36.62%)
     4.384767936              5,500      LLC-load-misses           #    3.08% of all LL-cache accesses  (36.62%)
     4.435253706        102,850,609      mem_inst_retired.any                                          (36.62%)
     4.435253706         52,922,694      branch-instructions                                           (31.69%)
     4.435253706            253,792      branch-misses             #    0.48% of all branches          (31.69%)
     4.435253706        200,284,155      instructions              #    1.53  insn per cycle           (39.60%)
     4.435253706        130,516,160      cycles                                                        (39.61%)
     4.435253706          2,766,958      L1-icache-load-misses                                         (39.61%)
     4.435253706         58,041,700      L1-dcache-loads                                               (39.61%)
     4.435253706          1,367,869      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.61%)
     4.435253706            144,030      L2-loads                                                      (31.70%)
     4.435253706              4,325      L2-load-misses            #    3.06% of all LL-cache accesses  (36.62%)
     4.435253706            138,290      LLC-loads                                                     (36.63%)
     4.435253706              7,676      LLC-load-misses           #    5.44% of all LL-cache accesses  (36.62%)
     4.485707690         98,557,048      mem_inst_retired.any                                          (36.57%)
     4.485707690         49,413,933      branch-instructions                                           (34.83%)
     4.485707690            255,591      branch-misses             #    0.52% of all branches          (31.71%)
     4.485707690        217,844,931      instructions              #    1.67  insn per cycle           (39.64%)
     4.485707690        130,471,125      cycles                                                        (39.64%)
     4.485707690          2,285,499      L1-icache-load-misses                                         (39.64%)
     4.485707690         62,683,665      L1-dcache-loads                                               (39.64%)
     4.485707690          1,257,882      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.64%)
     4.485707690            160,290      L2-loads                                                      (31.72%)
     4.485707690              3,636      L2-load-misses            #    2.39% of all LL-cache accesses  (33.44%)
     4.485707690            143,567      LLC-loads                                                     (36.58%)
     4.485707690              6,067      LLC-load-misses           #    3.99% of all LL-cache accesses  (36.57%)
     4.536086315         96,272,163      mem_inst_retired.any                                          (36.49%)
     4.536086315         47,339,410      branch-instructions                                           (36.49%)
     4.536086315            222,316      branch-misses             #    0.47% of all branches          (31.76%)
     4.536086315        205,991,702      instructions              #    1.58  insn per cycle           (39.70%)
     4.536086315        130,288,765      cycles                                                        (39.70%)
     4.536086315          2,370,897      L1-icache-load-misses                                         (39.69%)
     4.536086315         70,952,921      L1-dcache-loads                                               (39.69%)
     4.536086315          1,270,092      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.69%)
     4.536086315            193,682      L2-loads                                                      (31.76%)
     4.536086315              2,701      L2-load-misses            #    1.44% of all LL-cache accesses  (31.76%)
     4.536086315            182,098      LLC-loads                                                     (36.49%)
     4.536086315              3,253      LLC-load-misses           #    1.73% of all LL-cache accesses  (36.49%)
     4.586560593         99,528,617      mem_inst_retired.any                                          (36.60%)
     4.586560593         49,850,150      branch-instructions                                           (36.60%)
     4.586560593            250,194      branch-misses             #    0.50% of all branches          (36.51%)
     4.586560593        200,381,638      instructions              #    1.54  insn per cycle           (44.44%)
     4.586560593        130,538,127      cycles                                                        (39.62%)
     4.586560593          2,615,226      L1-icache-load-misses                                         (39.62%)
     4.586560593         67,603,584      L1-dcache-loads                                               (39.62%)
     4.586560593          1,243,753      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.62%)
     4.586560593            139,235      L2-loads                                                      (31.70%)
     4.586560593              4,690      L2-load-misses            #    3.21% of all LL-cache accesses  (31.70%)
     4.586560593            152,779      LLC-loads                                                     (31.77%)
     4.586560593              3,955      LLC-load-misses           #    2.71% of all LL-cache accesses  (36.60%)
     4.637026314        102,443,314      mem_inst_retired.any                                          (36.60%)
     4.637026314         49,892,657      branch-instructions                                           (36.59%)
     4.637026314            268,803      branch-misses             #    0.54% of all branches          (36.59%)
     4.637026314        208,075,578      instructions              #    1.60  insn per cycle           (44.52%)
     4.637026314        130,448,647      cycles                                                        (41.41%)
     4.637026314          2,342,100      L1-icache-load-misses                                         (39.64%)
     4.637026314         64,356,720      L1-dcache-loads                                               (39.64%)
     4.637026314          1,279,989      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.64%)
     4.637026314            175,822      L2-loads                                                      (31.69%)
     4.637026314              4,612      L2-load-misses            #    2.79% of all LL-cache accesses  (31.69%)
     4.637026314            155,206      LLC-loads                                                     (31.70%)
     4.637026314              4,918      LLC-load-misses           #    2.97% of all LL-cache accesses  (34.78%)
     4.687519370         79,779,509      mem_inst_retired.any                                          (36.63%)
     4.687519370         39,581,528      branch-instructions                                           (36.63%)
     4.687519370            215,866      branch-misses             #    0.55% of all branches          (36.63%)
     4.687519370        169,717,421      instructions              #    1.30  insn per cycle           (44.55%)
     4.687519370        130,653,423      cycles                                                        (44.55%)
     4.687519370          3,154,922      L1-icache-load-misses                                         (39.61%)
     4.687519370         68,111,597      L1-dcache-loads                                               (39.60%)
     4.687519370          1,345,286      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.61%)
     4.687519370            123,216      L2-loads                                                      (31.68%)
     4.687519370              4,040      L2-load-misses            #    3.39% of all LL-cache accesses  (31.68%)
     4.687519370            115,318      LLC-loads                                                     (31.69%)
     4.687519370              2,168      LLC-load-misses           #    1.82% of all LL-cache accesses  (31.69%)
     4.737846303        109,634,860      mem_inst_retired.any                                          (33.03%)
     4.737846303         56,624,629      branch-instructions                                           (36.42%)
     4.737846303            269,308      branch-misses             #    0.48% of all branches          (36.42%)
     4.737846303        230,505,846      instructions              #    1.77  insn per cycle           (44.37%)
     4.737846303        130,060,691      cycles                                                        (44.37%)
     4.737846303          2,399,745      L1-icache-load-misses                                         (43.17%)
     4.737846303         64,476,959      L1-dcache-loads                                               (39.76%)
     4.737846303          1,427,174      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.76%)
     4.737846303            203,256      L2-loads                                                      (31.77%)
     4.737846303              6,288      L2-load-misses            #    3.16% of all LL-cache accesses  (31.77%)
     4.737846303            194,696      LLC-loads                                                     (31.77%)
     4.737846303              6,351      LLC-load-misses           #    3.19% of all LL-cache accesses  (31.77%)
     4.788288927         86,478,557      mem_inst_retired.any                                          (31.72%)
     4.788288927         40,210,660      branch-instructions                                           (36.26%)
     4.788288927            216,810      branch-misses             #    0.54% of all branches          (36.56%)
     4.788288927        169,668,276      instructions              #    1.30  insn per cycle           (44.49%)
     4.788288927        130,415,911      cycles                                                        (44.49%)
     4.788288927          2,904,586      L1-icache-load-misses                                         (44.49%)
     4.788288927         58,788,800      L1-dcache-loads                                               (39.97%)
     4.788288927          1,562,457      L1-dcache-load-misses     #    2.66% of all L1-dcache accesses  (39.65%)
     4.788288927            172,643      L2-loads                                                      (31.72%)
     4.788288927              5,343      L2-load-misses            #    3.74% of all LL-cache accesses  (31.72%)
     4.788288927            113,167      LLC-loads                                                     (31.72%)
     4.788288927              4,984      LLC-load-misses           #    3.49% of all LL-cache accesses  (31.72%)
     4.838789324         93,691,136      mem_inst_retired.any                                          (31.68%)
     4.838789324         40,681,848      branch-instructions                                           (31.68%)
     4.838789324            256,678      branch-misses             #    0.63% of all branches          (36.63%)
     4.838789324        175,605,159      instructions              #    1.34  insn per cycle           (44.55%)
     4.838789324        130,677,702      cycles                                                        (44.56%)
     4.838789324          2,540,648      L1-icache-load-misses                                         (44.56%)
     4.838789324         63,548,415      L1-dcache-loads                                               (44.57%)
     4.838789324          1,395,411      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (39.61%)
     4.838789324            152,089      L2-loads                                                      (31.68%)
     4.838789324              6,325      L2-load-misses            #    4.24% of all LL-cache accesses  (31.68%)
     4.838789324            146,254      LLC-loads                                                     (31.68%)
     4.838789324              4,327      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.68%)
     4.889224993         81,861,071      mem_inst_retired.any                                          (31.72%)
     4.889224993         41,052,123      branch-instructions                                           (31.72%)
     4.889224993            236,130      branch-misses             #    0.58% of all branches          (34.38%)
     4.889224993        167,158,620      instructions              #    1.28  insn per cycle           (44.47%)
     4.889224993        130,383,987      cycles                                                        (44.47%)
     4.889224993          2,084,353      L1-icache-load-misses                                         (44.48%)
     4.889224993         69,759,520      L1-dcache-loads                                               (44.48%)
     4.889224993          1,145,531      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (41.84%)
     4.889224993             89,050      L2-loads                                                      (31.73%)
     4.889224993              4,617      L2-load-misses            #    4.34% of all LL-cache accesses  (31.73%)
     4.889224993            123,931      LLC-loads                                                     (31.73%)
     4.889224993              4,954      LLC-load-misses           #    4.65% of all LL-cache accesses  (31.73%)
     4.939679231         80,833,037      mem_inst_retired.any                                          (31.71%)
     4.939679231         39,837,433      branch-instructions                                           (31.71%)
     4.939679231            224,237      branch-misses             #    0.56% of all branches          (31.71%)
     4.939679231        200,840,499      instructions              #    1.54  insn per cycle           (44.50%)
     4.939679231        130,500,818      cycles                                                        (44.50%)
     4.939679231          2,562,831      L1-icache-load-misses                                         (44.51%)
     4.939679231         69,133,188      L1-dcache-loads                                               (44.51%)
     4.939679231          1,693,274      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (44.51%)
     4.939679231            210,396      L2-loads                                                      (31.72%)
     4.939679231              4,528      L2-load-misses            #    2.25% of all LL-cache accesses  (31.71%)
     4.939679231            192,658      LLC-loads                                                     (31.71%)
     4.939679231              4,099      LLC-load-misses           #    2.03% of all LL-cache accesses  (31.71%)
     4.990024362        108,651,955      mem_inst_retired.any                                          (31.78%)
     4.990024362         48,083,493      branch-instructions                                           (31.78%)
     4.990024362            216,810      branch-misses             #    0.45% of all branches          (31.78%)
     4.990024362        171,725,574      instructions              #    1.32  insn per cycle           (40.63%)
     4.990024362        130,175,631      cycles                                                        (44.38%)
     4.990024362          2,697,179      L1-icache-load-misses                                         (44.38%)
     4.990024362         57,510,193      L1-dcache-loads                                               (44.38%)
     4.990024362          1,238,354      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.38%)
     4.990024362            145,399      L2-loads                                                      (31.78%)
     4.990024362              5,002      L2-load-misses            #    3.47% of all LL-cache accesses  (31.78%)
     4.990024362            143,077      LLC-loads                                                     (31.78%)
     4.990024362              4,986      LLC-load-misses           #    3.46% of all LL-cache accesses  (31.78%)
     5.040503357         83,407,104      mem_inst_retired.any                                          (31.70%)
     5.040503357         41,738,917      branch-instructions                                           (31.70%)
     5.040503357            225,491      branch-misses             #    0.54% of all branches          (31.70%)
     5.040503357        168,060,364      instructions              #    1.29  insn per cycle           (39.63%)
     5.040503357        130,568,274      cycles                                                        (43.81%)
     5.040503357          2,806,479      L1-icache-load-misses                                         (44.54%)
     5.040503357         67,186,681      L1-dcache-loads                                               (44.52%)
     5.040503357          1,222,560      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (44.52%)
     5.040503357            126,654      L2-loads                                                      (32.43%)
     5.040503357              5,181      L2-load-misses            #    4.09% of all LL-cache accesses  (31.69%)
     5.040503357            126,514      LLC-loads                                                     (31.70%)
     5.040503357              3,299      LLC-load-misses           #    2.61% of all LL-cache accesses  (31.70%)
#           time             counts unit events
     5.090933501        101,831,792      mem_inst_retired.any                                          (31.72%)
     5.090933501         50,779,069      branch-instructions                                           (31.72%)
     5.090933501            271,116      branch-misses             #    0.53% of all branches          (31.72%)
     5.090933501        194,947,449      instructions              #    1.49  insn per cycle           (39.65%)
     5.090933501        130,426,103      cycles                                                        (39.66%)
     5.090933501          2,689,672      L1-icache-load-misses                                         (44.49%)
     5.090933501         64,896,869      L1-dcache-loads                                               (44.49%)
     5.090933501          1,600,875      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (44.48%)
     5.090933501            164,230      L2-loads                                                      (36.55%)
     5.090933501              4,176      L2-load-misses            #    2.27% of all LL-cache accesses  (31.73%)
     5.090933501            203,590      LLC-loads                                                     (31.73%)
     5.090933501              4,066      LLC-load-misses           #    2.21% of all LL-cache accesses  (31.72%)
     5.141315168         80,404,426      mem_inst_retired.any                                          (31.76%)
     5.141315168         40,389,285      branch-instructions                                           (31.76%)
     5.141315168            216,676      branch-misses             #    0.54% of all branches          (31.76%)
     5.141315168        183,967,217      instructions              #    1.41  insn per cycle           (39.70%)
     5.141315168        130,336,975      cycles                                                        (39.70%)
     5.141315168          2,510,078      L1-icache-load-misses                                         (42.08%)
     5.141315168         75,481,074      L1-dcache-loads                                               (44.42%)
     5.141315168          1,206,420      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (44.42%)
     5.141315168            101,764      L2-loads                                                      (36.48%)
     5.141315168              4,607      L2-load-misses            #    4.55% of all LL-cache accesses  (34.12%)
     5.141315168            100,684      LLC-loads                                                     (31.75%)
     5.141315168              2,645      LLC-load-misses           #    2.61% of all LL-cache accesses  (31.76%)
     5.191760000        108,020,190      mem_inst_retired.any                                          (31.71%)
     5.191760000         50,399,614      branch-instructions                                           (31.71%)
     5.191760000            210,679      branch-misses             #    0.42% of all branches          (31.71%)
     5.191760000        182,366,722      instructions              #    1.40  insn per cycle           (39.64%)
     5.191760000        130,469,305      cycles                                                        (39.64%)
     5.191760000          3,142,752      L1-icache-load-misses                                         (39.65%)
     5.191760000         57,201,895      L1-dcache-loads                                               (44.50%)
     5.191760000          1,453,070      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (44.50%)
     5.191760000            167,512      L2-loads                                                      (36.58%)
     5.191760000              2,578      L2-load-misses            #    1.61% of all LL-cache accesses  (36.58%)
     5.191760000            152,488      LLC-loads                                                     (31.72%)
     5.191760000              6,710      LLC-load-misses           #    4.19% of all LL-cache accesses  (31.71%)
     5.242268794         89,604,940      mem_inst_retired.any                                          (31.68%)
     5.242268794         44,868,417      branch-instructions                                           (31.68%)
     5.242268794            231,253      branch-misses             #    0.52% of all branches          (31.68%)
     5.242268794        188,145,826      instructions              #    1.44  insn per cycle           (39.60%)
     5.242268794        130,620,387      cycles                                                        (39.60%)
     5.242268794          2,358,394      L1-icache-load-misses                                         (39.60%)
     5.242268794         71,556,757      L1-dcache-loads                                               (40.33%)
     5.242268794          1,247,493      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (44.56%)
     5.242268794            114,713      L2-loads                                                      (36.64%)
     5.242268794              6,153      L2-load-misses            #    5.13% of all LL-cache accesses  (36.65%)
     5.242268794            125,033      LLC-loads                                                     (35.94%)
     5.242268794              5,543      LLC-load-misses           #    4.62% of all LL-cache accesses  (31.68%)
     5.292759720        112,217,298      mem_inst_retired.any                                          (31.69%)
     5.292759720         56,252,531      branch-instructions                                           (31.69%)
     5.292759720            255,837      branch-misses             #    0.45% of all branches          (31.68%)
     5.292759720        204,168,394      instructions              #    1.56  insn per cycle           (39.61%)
     5.292759720        130,564,938      cycles                                                        (39.61%)
     5.292759720          2,912,398      L1-icache-load-misses                                         (39.62%)
     5.292759720         62,436,499      L1-dcache-loads                                               (39.62%)
     5.292759720          1,419,880      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (43.30%)
     5.292759720            174,796      L2-loads                                                      (36.61%)
     5.292759720              5,027      L2-load-misses            #    2.81% of all LL-cache accesses  (36.62%)
     5.292759720            183,429      LLC-loads                                                     (36.62%)
     5.292759720              4,479      LLC-load-misses           #    2.50% of all LL-cache accesses  (32.95%)
     5.343177237         94,650,809      mem_inst_retired.any                                          (31.73%)
     5.343177237         54,973,098      branch-instructions                                           (31.73%)
     5.343177237            243,026      branch-misses             #    0.44% of all branches          (31.73%)
     5.343177237        215,696,082      instructions              #    1.65  insn per cycle           (39.66%)
     5.343177237        130,349,883      cycles                                                        (39.66%)
     5.343177237          2,416,333      L1-icache-load-misses                                         (39.67%)
     5.343177237         61,551,702      L1-dcache-loads                                               (39.67%)
     5.343177237          1,441,857      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.67%)
     5.343177237            170,612      L2-loads                                                      (36.53%)
     5.343177237              5,736      L2-load-misses            #    3.52% of all LL-cache accesses  (36.54%)
     5.343177237            155,070      LLC-loads                                                     (36.54%)
     5.343177237              3,653      LLC-load-misses           #    2.24% of all LL-cache accesses  (36.54%)
     5.393638237         91,758,587      mem_inst_retired.any                                          (34.68%)
     5.393638237         50,606,064      branch-instructions                                           (31.71%)
     5.393638237            261,956      branch-misses             #    0.52% of all branches          (31.70%)
     5.393638237        216,183,522      instructions              #    1.66  insn per cycle           (39.62%)
     5.393638237        130,520,784      cycles                                                        (39.63%)
     5.393638237          2,325,040      L1-icache-load-misses                                         (39.63%)
     5.393638237         62,045,293      L1-dcache-loads                                               (39.63%)
     5.393638237          1,288,062      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.63%)
     5.393638237            154,225      L2-loads                                                      (33.59%)
     5.393638237              2,686      L2-load-misses            #    1.66% of all LL-cache accesses  (36.59%)
     5.393638237            169,058      LLC-loads                                                     (36.59%)
     5.393638237              3,369      LLC-load-misses           #    2.08% of all LL-cache accesses  (36.59%)
     5.444013168        105,439,051      mem_inst_retired.any                                          (36.48%)
     5.444013168         48,113,251      branch-instructions                                           (31.76%)
     5.444013168            242,218      branch-misses             #    0.50% of all branches          (31.76%)
     5.444013168        205,214,974      instructions              #    1.58  insn per cycle           (39.70%)
     5.444013168        130,247,111      cycles                                                        (39.70%)
     5.444013168          2,360,892      L1-icache-load-misses                                         (39.70%)
     5.444013168         70,267,386      L1-dcache-loads                                               (39.70%)
     5.444013168          1,226,817      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.70%)
     5.444013168            138,589      L2-loads                                                      (31.76%)
     5.444013168              6,397      L2-load-misses            #    4.42% of all LL-cache accesses  (36.48%)
     5.444013168            151,074      LLC-loads                                                     (36.47%)
     5.444013168              8,953      LLC-load-misses           #    6.18% of all LL-cache accesses  (36.48%)
     5.494349053        101,800,077      mem_inst_retired.any                                          (36.43%)
     5.494349053         52,718,138      branch-instructions                                           (36.19%)
     5.494349053            239,906      branch-misses             #    0.46% of all branches          (31.78%)
     5.494349053        192,616,005      instructions              #    1.48  insn per cycle           (39.73%)
     5.494349053        130,206,272      cycles                                                        (39.73%)
     5.494349053          2,844,009      L1-icache-load-misses                                         (39.73%)
     5.494349053         69,092,245      L1-dcache-loads                                               (39.73%)
     5.494349053          1,217,408      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.73%)
     5.494349053            136,004      L2-loads                                                      (31.78%)
     5.494349053              4,995      L2-load-misses            #    3.43% of all LL-cache accesses  (32.01%)
     5.494349053            155,105      LLC-loads                                                     (36.43%)
     5.494349053              4,444      LLC-load-misses           #    3.05% of all LL-cache accesses  (36.43%)
     5.544823465        101,338,570      mem_inst_retired.any                                          (36.60%)
     5.544823465         55,047,908      branch-instructions                                           (36.59%)
     5.544823465            275,885      branch-misses             #    0.50% of all branches          (33.06%)
     5.544823465        227,195,830      instructions              #    1.74  insn per cycle           (40.99%)
     5.544823465        130,538,966      cycles                                                        (39.62%)
     5.544823465          2,461,424      L1-icache-load-misses                                         (39.62%)
     5.544823465         58,902,046      L1-dcache-loads                                               (39.63%)
     5.544823465          1,210,739      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.63%)
     5.544823465            128,169      L2-loads                                                      (31.70%)
     5.544823465              6,828      L2-load-misses            #    5.80% of all LL-cache accesses  (31.70%)
     5.544823465            107,443      LLC-loads                                                     (35.21%)
     5.544823465              4,617      LLC-load-misses           #    3.92% of all LL-cache accesses  (36.60%)
     5.595310214         91,565,468      mem_inst_retired.any                                          (36.62%)
     5.595310214         47,261,620      branch-instructions                                           (36.61%)
     5.595310214            247,355      branch-misses             #    0.52% of all branches          (36.61%)
     5.595310214        210,029,811      instructions              #    1.61  insn per cycle           (44.54%)
     5.595310214        130,530,389      cycles                                                        (39.61%)
     5.595310214          2,126,722      L1-icache-load-misses                                         (39.61%)
     5.595310214         68,515,674      L1-dcache-loads                                               (39.62%)
     5.595310214          1,494,243      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.62%)
     5.595310214            197,578      L2-loads                                                      (31.70%)
     5.595310214              6,136      L2-load-misses            #    3.26% of all LL-cache accesses  (31.69%)
     5.595310214            179,040      LLC-loads                                                     (31.69%)
     5.595310214              6,010      LLC-load-misses           #    3.19% of all LL-cache accesses  (36.62%)
     5.645778054         87,483,806      mem_inst_retired.any                                          (36.60%)
     5.645778054         44,150,408      branch-instructions                                           (36.60%)
     5.645778054            232,174      branch-misses             #    0.53% of all branches          (36.60%)
     5.645778054        183,373,703      instructions              #    1.41  insn per cycle           (44.53%)
     5.645778054        130,480,798      cycles                                                        (42.91%)
     5.645778054          2,598,128      L1-icache-load-misses                                         (39.61%)
     5.645778054         56,887,582      L1-dcache-loads                                               (39.62%)
     5.645778054          1,796,178      L1-dcache-load-misses     #    3.16% of all L1-dcache accesses  (39.62%)
     5.645778054            172,750      L2-loads                                                      (31.68%)
     5.645778054              3,718      L2-load-misses            #    2.28% of all LL-cache accesses  (31.71%)
     5.645778054            153,132      LLC-loads                                                     (31.71%)
     5.645778054              3,106      LLC-load-misses           #    1.91% of all LL-cache accesses  (33.32%)
     5.696126271         83,593,845      mem_inst_retired.any                                          (36.44%)
     5.696126271         42,133,897      branch-instructions                                           (36.44%)
     5.696126271            234,109      branch-misses             #    0.56% of all branches          (36.44%)
     5.696126271        175,859,348      instructions              #    1.35  insn per cycle           (44.39%)
     5.696126271        130,181,361      cycles                                                        (44.40%)
     5.696126271          2,516,450      L1-icache-load-misses                                         (39.73%)
     5.696126271         60,109,989      L1-dcache-loads                                               (39.72%)
     5.696126271          1,651,685      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (39.72%)
     5.696126271            222,387      L2-loads                                                      (31.78%)
     5.696126271              5,596      L2-load-misses            #    2.60% of all LL-cache accesses  (31.77%)
     5.696126271            208,555      LLC-loads                                                     (31.77%)
     5.696126271              5,751      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.76%)
     5.746651763         85,913,719      mem_inst_retired.any                                          (31.69%)
     5.746651763         43,479,142      branch-instructions                                           (36.66%)
     5.746651763            222,205      branch-misses             #    0.51% of all branches          (36.67%)
     5.746651763        206,393,510      instructions              #    1.58  insn per cycle           (44.58%)
     5.746651763        130,697,687      cycles                                                        (44.57%)
     5.746651763          2,426,697      L1-icache-load-misses                                         (44.56%)
     5.746651763         71,754,092      L1-dcache-loads                                               (39.59%)
     5.746651763          1,441,200      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.59%)
     5.746651763            193,647      L2-loads                                                      (31.68%)
     5.746651763              2,557      L2-load-misses            #    1.27% of all LL-cache accesses  (31.68%)
     5.746651763            209,698      LLC-loads                                                     (31.68%)
     5.746651763              2,162      LLC-load-misses           #    1.07% of all LL-cache accesses  (31.68%)
     5.797016478        109,395,085      mem_inst_retired.any                                          (31.77%)
     5.797016478         55,639,713      branch-instructions                                           (34.71%)
     5.797016478            250,025      branch-misses             #    0.45% of all branches          (36.46%)
     5.797016478        235,594,821      instructions              #    1.81  insn per cycle           (44.40%)
     5.797016478        130,230,408      cycles                                                        (44.40%)
     5.797016478          2,325,888      L1-icache-load-misses                                         (44.40%)
     5.797016478         67,826,046      L1-dcache-loads                                               (41.48%)
     5.797016478          1,281,901      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.71%)
     5.797016478            176,704      L2-loads                                                      (31.77%)
     5.797016478              2,347      L2-load-misses            #    1.39% of all LL-cache accesses  (31.77%)
     5.797016478            160,154      LLC-loads                                                     (31.77%)
     5.797016478              5,120      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.77%)
     5.847475451        103,999,031      mem_inst_retired.any                                          (31.71%)
     5.847475451         58,350,378      branch-instructions                                           (31.71%)
     5.847475451            252,331      branch-misses             #    0.43% of all branches          (36.59%)
     5.847475451        216,836,943      instructions              #    1.66  insn per cycle           (44.51%)
     5.847475451        130,502,569      cycles                                                        (44.51%)
     5.847475451          2,392,964      L1-icache-load-misses                                         (44.51%)
     5.847475451         66,586,141      L1-dcache-loads                                               (44.51%)
     5.847475451          1,361,220      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.63%)
     5.847475451            139,117      L2-loads                                                      (31.70%)
     5.847475451              4,292      L2-load-misses            #    2.73% of all LL-cache accesses  (31.71%)
     5.847475451            175,465      LLC-loads                                                     (31.71%)
     5.847475451              4,099      LLC-load-misses           #    2.61% of all LL-cache accesses  (31.71%)
     5.897934731         99,830,597      mem_inst_retired.any                                          (31.71%)
     5.897934731         49,760,690      branch-instructions                                           (31.70%)
     5.897934731            296,084      branch-misses             #    0.60% of all branches          (33.01%)
     5.897934731        193,211,354      instructions              #    1.48  insn per cycle           (44.51%)
     5.897934731        130,429,915      cycles                                                        (44.51%)
     5.897934731          2,891,215      L1-icache-load-misses                                         (44.51%)
     5.897934731         62,965,935      L1-dcache-loads                                               (44.51%)
     5.897934731          1,325,478      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (43.23%)
     5.897934731            122,196      L2-loads                                                      (31.71%)
     5.897934731              4,767      L2-load-misses            #    3.87% of all LL-cache accesses  (31.71%)
     5.897934731            124,285      LLC-loads                                                     (31.71%)
     5.897934731              5,638      LLC-load-misses           #    4.57% of all LL-cache accesses  (31.71%)
     5.948409854         81,789,237      mem_inst_retired.any                                          (31.70%)
     5.948409854         41,508,837      branch-instructions                                           (31.70%)
     5.948409854            239,327      branch-misses             #    0.58% of all branches          (31.70%)
     5.948409854        173,585,868      instructions              #    1.33  insn per cycle           (43.98%)
     5.948409854        130,462,506      cycles                                                        (44.52%)
     5.948409854          2,676,457      L1-icache-load-misses                                         (44.53%)
     5.948409854         55,841,960      L1-dcache-loads                                               (44.52%)
     5.948409854          1,826,434      L1-dcache-load-misses     #    3.27% of all L1-dcache accesses  (44.52%)
     5.948409854            199,706      L2-loads                                                      (31.70%)
     5.948409854              5,934      L2-load-misses            #    3.35% of all LL-cache accesses  (31.70%)
     5.948409854            154,235      LLC-loads                                                     (31.70%)
     5.948409854              4,226      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.70%)
     5.998855440         81,979,463      mem_inst_retired.any                                          (31.71%)
     5.998855440         41,870,385      branch-instructions                                           (31.71%)
     5.998855440            220,370      branch-misses             #    0.53% of all branches          (31.72%)
     5.998855440        175,802,792      instructions              #    1.35  insn per cycle           (39.65%)
     5.998855440        130,463,372      cycles                                                        (44.49%)
     5.998855440          2,668,810      L1-icache-load-misses                                         (44.50%)
     5.998855440         56,382,610      L1-dcache-loads                                               (44.50%)
     5.998855440          1,415,143      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (44.50%)
     5.998855440            189,660      L2-loads                                                      (31.72%)
     5.998855440              4,836      L2-load-misses            #    2.34% of all LL-cache accesses  (31.72%)
     5.998855440            223,835      LLC-loads                                                     (31.72%)
     5.998855440              4,776      LLC-load-misses           #    2.31% of all LL-cache accesses  (31.71%)
     6.049186937         80,282,790      mem_inst_retired.any                                          (31.79%)
     6.049186937         40,530,518      branch-instructions                                           (31.79%)
     6.049186937            213,009      branch-misses             #    0.53% of all branches          (31.79%)
     6.049186937        167,914,189      instructions              #    1.29  insn per cycle           (39.74%)
     6.049186937        130,092,687      cycles                                                        (42.28%)
     6.049186937          2,771,381      L1-icache-load-misses                                         (44.37%)
     6.049186937         54,655,785      L1-dcache-loads                                               (44.37%)
     6.049186937          1,754,532      L1-dcache-load-misses     #    3.21% of all L1-dcache accesses  (44.36%)
     6.049186937            232,824      L2-loads                                                      (33.90%)
     6.049186937              6,594      L2-load-misses            #    3.21% of all LL-cache accesses  (31.79%)
     6.049186937            178,298      LLC-loads                                                     (31.79%)
     6.049186937              5,133      LLC-load-misses           #    2.50% of all LL-cache accesses  (31.79%)
     6.099639546         82,621,841      mem_inst_retired.any                                          (31.71%)
     6.099639546         40,024,117      branch-instructions                                           (31.71%)
     6.099639546            196,808      branch-misses             #    0.49% of all branches          (31.71%)
     6.099639546        161,462,025      instructions              #    1.24  insn per cycle           (39.64%)
     6.099639546        130,482,353      cycles                                                        (39.64%)
     6.099639546          2,790,260      L1-icache-load-misses                                         (44.51%)
     6.099639546         67,511,278      L1-dcache-loads                                               (44.51%)
     6.099639546          1,473,980      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.51%)
     6.099639546            202,335      L2-loads                                                      (36.58%)
     6.099639546              6,874      L2-load-misses            #    3.31% of all LL-cache accesses  (31.71%)
     6.099639546            213,465      LLC-loads                                                     (31.71%)
     6.099639546              3,756      LLC-load-misses           #    1.81% of all LL-cache accesses  (31.71%)
     6.150014403         89,044,041      mem_inst_retired.any                                          (31.76%)
     6.150014403         49,237,376      branch-instructions                                           (31.76%)
     6.150014403            256,226      branch-misses             #    0.52% of all branches          (31.76%)
     6.150014403        203,800,572      instructions              #    1.56  insn per cycle           (39.70%)
     6.150014403        130,287,152      cycles                                                        (39.70%)
     6.150014403          1,721,305      L1-icache-load-misses                                         (40.67%)
     6.150014403         66,072,811      L1-dcache-loads                                               (44.41%)
     6.150014403          1,721,247      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (44.42%)
     6.150014403            147,143      L2-loads                                                      (36.48%)
     6.150014403              3,850      L2-load-misses            #    2.58% of all LL-cache accesses  (35.53%)
     6.150014403            151,457      LLC-loads                                                     (31.76%)
     6.150014403              2,679      LLC-load-misses           #    1.79% of all LL-cache accesses  (31.76%)
     6.200498424         86,827,714      mem_inst_retired.any                                          (31.69%)
     6.200498424         44,343,267      branch-instructions                                           (31.69%)
     6.200498424            225,715      branch-misses             #    0.51% of all branches          (31.69%)
     6.200498424        197,937,182      instructions              #    1.52  insn per cycle           (39.62%)
     6.200498424        130,587,179      cycles                                                        (39.62%)
     6.200498424          2,364,581      L1-icache-load-misses                                         (39.62%)
     6.200498424         64,577,931      L1-dcache-loads                                               (43.81%)
     6.200498424          1,628,049      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (44.53%)
     6.200498424            197,999      L2-loads                                                      (36.61%)
     6.200498424              5,356      L2-load-misses            #    2.65% of all LL-cache accesses  (36.61%)
     6.200498424            205,516      LLC-loads                                                     (32.43%)
     6.200498424              5,657      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.69%)
     6.250836186        116,567,701      mem_inst_retired.any                                          (31.78%)
     6.250836186         51,893,913      branch-instructions                                           (31.78%)
     6.250836186            223,157      branch-misses             #    0.43% of all branches          (31.78%)
     6.250836186        196,028,791      instructions              #    1.51  insn per cycle           (39.73%)
     6.250836186        130,201,949      cycles                                                        (39.73%)
     6.250836186          2,380,907      L1-icache-load-misses                                         (39.73%)
     6.250836186         78,659,488      L1-dcache-loads                                               (39.73%)
     6.250836186          1,344,964      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.38%)
     6.250836186            119,505      L2-loads                                                      (36.44%)
     6.250836186              5,713      L2-load-misses            #    4.96% of all LL-cache accesses  (36.44%)
     6.250836186            110,730      LLC-loads                                                     (36.44%)
     6.250836186              6,519      LLC-load-misses           #    5.66% of all LL-cache accesses  (31.78%)
     6.301373920         89,865,562      mem_inst_retired.any                                          (31.67%)
     6.301373920         43,477,936      branch-instructions                                           (31.67%)
     6.301373920            214,814      branch-misses             #    0.49% of all branches          (31.67%)
     6.301373920        179,082,886      instructions              #    1.37  insn per cycle           (39.58%)
     6.301373920        130,667,763      cycles                                                        (39.57%)
     6.301373920          2,449,369      L1-icache-load-misses                                         (39.57%)
     6.301373920         56,461,605      L1-dcache-loads                                               (39.57%)
     6.301373920          1,462,704      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (42.12%)
     6.301373920            123,795      L2-loads                                                      (36.67%)
     6.301373920              3,775      L2-load-misses            #    2.68% of all LL-cache accesses  (36.68%)
     6.301373920            157,903      LLC-loads                                                     (36.68%)
     6.301373920              3,839      LLC-load-misses           #    2.73% of all LL-cache accesses  (34.14%)
#           time             counts unit events
     6.351789711         81,969,100      mem_inst_retired.any                                          (31.73%)
     6.351789711         40,521,644      branch-instructions                                           (31.73%)
     6.351789711            207,997      branch-misses             #    0.51% of all branches          (31.74%)
     6.351789711        183,912,872      instructions              #    1.41  insn per cycle           (39.67%)
     6.351789711        130,379,563      cycles                                                        (39.67%)
     6.351789711          2,376,325      L1-icache-load-misses                                         (39.67%)
     6.351789711         69,670,274      L1-dcache-loads                                               (39.67%)
     6.351789711          1,130,606      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.67%)
     6.351789711            162,466      L2-loads                                                      (36.54%)
     6.351789711              5,049      L2-load-misses            #    2.72% of all LL-cache accesses  (36.54%)
     6.351789711            209,108      LLC-loads                                                     (36.53%)
     6.351789711              4,645      LLC-load-misses           #    2.50% of all LL-cache accesses  (36.53%)
     6.402283807        105,014,094      mem_inst_retired.any                                          (35.94%)
     6.402283807         55,212,747      branch-instructions                                           (31.69%)
     6.402283807            243,821      branch-misses             #    0.44% of all branches          (31.69%)
     6.402283807        198,069,169      instructions              #    1.52  insn per cycle           (39.61%)
     6.402283807        130,566,276      cycles                                                        (39.61%)
     6.402283807          2,915,375      L1-icache-load-misses                                         (39.62%)
     6.402283807         55,499,238      L1-dcache-loads                                               (39.61%)
     6.402283807          1,627,669      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (39.62%)
     6.402283807            203,095      L2-loads                                                      (32.34%)
     6.402283807              6,490      L2-load-misses            #    3.63% of all LL-cache accesses  (36.61%)
     6.402283807            154,739      LLC-loads                                                     (36.61%)
     6.402283807              8,390      LLC-load-misses           #    4.69% of all LL-cache accesses  (36.61%)
     6.452728449         84,710,280      mem_inst_retired.any                                          (36.56%)
     6.452728449         49,725,987      branch-instructions                                           (32.89%)
     6.452728449            273,252      branch-misses             #    0.55% of all branches          (31.71%)
     6.452728449        219,034,400      instructions              #    1.68  insn per cycle           (39.64%)
     6.452728449        130,386,967      cycles                                                        (39.64%)
     6.452728449          2,289,138      L1-icache-load-misses                                         (39.65%)
     6.452728449         59,758,396      L1-dcache-loads                                               (39.65%)
     6.452728449          1,233,165      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.65%)
     6.452728449            189,421      L2-loads                                                      (31.72%)
     6.452728449              4,223      L2-load-misses            #    2.15% of all LL-cache accesses  (35.37%)
     6.452728449            203,500      LLC-loads                                                     (36.56%)
     6.452728449              4,114      LLC-load-misses           #    2.09% of all LL-cache accesses  (36.56%)
     6.503060069         80,873,978      mem_inst_retired.any                                          (36.43%)
     6.503060069         40,780,269      branch-instructions                                           (36.43%)
     6.503060069            213,444      branch-misses             #    0.52% of all branches          (31.79%)
     6.503060069        172,897,455      instructions              #    1.33  insn per cycle           (39.73%)
     6.503060069        130,108,699      cycles                                                        (39.73%)
     6.503060069          3,064,259      L1-icache-load-misses                                         (39.73%)
     6.503060069         57,220,367      L1-dcache-loads                                               (39.73%)
     6.503060069          1,384,868      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.73%)
     6.503060069            146,106      L2-loads                                                      (31.78%)
     6.503060069              5,372      L2-load-misses            #    3.35% of all LL-cache accesses  (31.79%)
     6.503060069            174,250      LLC-loads                                                     (36.43%)
     6.503060069              3,318      LLC-load-misses           #    2.07% of all LL-cache accesses  (36.43%)
     6.553524107         91,776,689      mem_inst_retired.any                                          (36.58%)
     6.553524107         49,493,595      branch-instructions                                           (36.58%)
     6.553524107            264,959      branch-misses             #    0.54% of all branches          (34.47%)
     6.553524107        209,408,252      instructions              #    1.61  insn per cycle           (42.39%)
     6.553524107        130,465,439      cycles                                                        (39.63%)
     6.553524107          2,623,080      L1-icache-load-misses                                         (39.63%)
     6.553524107         59,301,140      L1-dcache-loads                                               (39.64%)
     6.553524107          1,341,085      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.63%)
     6.553524107            206,098      L2-loads                                                      (31.71%)
     6.553524107              9,789      L2-load-misses            #    4.63% of all LL-cache accesses  (31.71%)
     6.553524107            216,777      LLC-loads                                                     (33.81%)
     6.553524107              8,677      LLC-load-misses           #    4.10% of all LL-cache accesses  (36.59%)
     6.603979463         81,081,568      mem_inst_retired.any                                          (36.58%)
     6.603979463         40,636,431      branch-instructions                                           (36.58%)
     6.603979463            221,106      branch-misses             #    0.54% of all branches          (36.58%)
     6.603979463        167,584,197      instructions              #    1.29  insn per cycle           (44.51%)
     6.603979463        130,370,068      cycles                                                        (39.63%)
     6.603979463          1,803,663      L1-icache-load-misses                                         (39.64%)
     6.603979463         55,500,551      L1-dcache-loads                                               (39.64%)
     6.603979463          1,365,200      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (39.64%)
     6.603979463            155,468      L2-loads                                                      (31.71%)
     6.603979463              8,123      L2-load-misses            #    5.25% of all LL-cache accesses  (31.71%)
     6.603979463            153,875      LLC-loads                                                     (31.71%)
     6.603979463              5,936      LLC-load-misses           #    3.84% of all LL-cache accesses  (36.59%)
     6.654432598         80,548,985      mem_inst_retired.any                                          (36.56%)
     6.654432598         40,975,633      branch-instructions                                           (36.56%)
     6.654432598            204,869      branch-misses             #    0.50% of all branches          (36.56%)
     6.654432598        167,158,057      instructions              #    1.28  insn per cycle           (44.49%)
     6.654432598        130,310,294      cycles                                                        (44.20%)
     6.654432598          2,685,583      L1-icache-load-misses                                         (39.65%)
     6.654432598         62,313,149      L1-dcache-loads                                               (39.65%)
     6.654432598          1,438,584      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.65%)
     6.654432598            154,353      L2-loads                                                      (31.72%)
     6.654432598              5,863      L2-load-misses            #    4.20% of all LL-cache accesses  (31.72%)
     6.654432598            124,781      LLC-loads                                                     (31.72%)
     6.654432598              5,820      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.99%)
     6.704883593         95,354,178      mem_inst_retired.any                                          (35.10%)
     6.704883593         50,036,272      branch-instructions                                           (36.58%)
     6.704883593            257,242      branch-misses             #    0.51% of all branches          (36.57%)
     6.704883593        196,756,496      instructions              #    1.51  insn per cycle           (44.50%)
     6.704883593        130,262,285      cycles                                                        (44.50%)
     6.704883593          1,602,028      L1-icache-load-misses                                         (41.14%)
     6.704883593         58,949,588      L1-dcache-loads                                               (39.63%)
     6.704883593          1,250,444      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.64%)
     6.704883593            126,681      L2-loads                                                      (31.71%)
     6.704883593              3,985      L2-load-misses            #    2.71% of all LL-cache accesses  (31.71%)
     6.704883593            167,010      LLC-loads                                                     (31.72%)
     6.704883593              4,001      LLC-load-misses           #    2.72% of all LL-cache accesses  (31.72%)
     6.755338335         88,821,178      mem_inst_retired.any                                          (31.72%)
     6.755338335         50,821,071      branch-instructions                                           (36.58%)
     6.755338335            238,694      branch-misses             #    0.47% of all branches          (36.58%)
     6.755338335        196,548,148      instructions              #    1.51  insn per cycle           (44.51%)
     6.755338335        130,446,915      cycles                                                        (44.51%)
     6.755338335          2,512,630      L1-icache-load-misses                                         (44.51%)
     6.755338335         58,586,641      L1-dcache-loads                                               (39.65%)
     6.755338335          1,271,698      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.65%)
     6.755338335            123,256      L2-loads                                                      (31.70%)
     6.755338335              7,152      L2-load-misses            #    5.46% of all LL-cache accesses  (31.70%)
     6.755338335            138,800      LLC-loads                                                     (31.70%)
     6.755338335              3,290      LLC-load-misses           #    2.51% of all LL-cache accesses  (31.70%)
     6.805726472         84,872,346      mem_inst_retired.any                                          (31.76%)
     6.805726472         41,428,021      branch-instructions                                           (33.34%)
     6.805726472            235,305      branch-misses             #    0.57% of all branches          (36.49%)
     6.805726472        183,502,928      instructions              #    1.41  insn per cycle           (44.43%)
     6.805726472        130,176,785      cycles                                                        (44.43%)
     6.805726472          2,841,969      L1-icache-load-misses                                         (44.43%)
     6.805726472         58,472,305      L1-dcache-loads                                               (42.87%)
     6.805726472          1,336,750      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.69%)
     6.805726472            164,456      L2-loads                                                      (31.75%)
     6.805726472              6,059      L2-load-misses            #    4.20% of all LL-cache accesses  (31.75%)
     6.805726472            123,779      LLC-loads                                                     (31.75%)
     6.805726472              4,320      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.75%)
     6.856195668         80,394,997      mem_inst_retired.any                                          (31.71%)
     6.856195668         40,935,218      branch-instructions                                           (31.71%)
     6.856195668            236,475      branch-misses             #    0.58% of all branches          (36.48%)
     6.856195668        171,495,856      instructions              #    1.32  insn per cycle           (44.51%)
     6.856195668        130,413,459      cycles                                                        (44.51%)
     6.856195668          3,028,384      L1-icache-load-misses                                         (44.51%)
     6.856195668         55,939,124      L1-dcache-loads                                               (44.51%)
     6.856195668          1,587,501      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (39.76%)
     6.856195668            206,263      L2-loads                                                      (31.71%)
     6.856195668              4,948      L2-load-misses            #    2.80% of all LL-cache accesses  (31.70%)
     6.856195668            146,723      LLC-loads                                                     (31.71%)
     6.856195668              3,367      LLC-load-misses           #    1.91% of all LL-cache accesses  (31.71%)
     6.906511781         80,142,661      mem_inst_retired.any                                          (31.79%)
     6.906511781         40,156,720      branch-instructions                                           (31.80%)
     6.906511781            210,119      branch-misses             #    0.52% of all branches          (31.80%)
     6.906511781        170,471,897      instructions              #    1.31  insn per cycle           (44.36%)
     6.906511781        130,070,562      cycles                                                        (44.35%)
     6.906511781          2,596,185      L1-icache-load-misses                                         (44.36%)
     6.906511781         55,572,604      L1-dcache-loads                                               (44.36%)
     6.906511781          1,346,763      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (44.36%)
     6.906511781            182,145      L2-loads                                                      (31.81%)
     6.906511781              5,085      L2-load-misses            #    2.61% of all LL-cache accesses  (31.80%)
     6.906511781            207,685      LLC-loads                                                     (31.79%)
     6.906511781              6,130      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.79%)
     6.956996375         79,378,443      mem_inst_retired.any                                          (31.70%)
     6.956996375         40,480,719      branch-instructions                                           (31.70%)
     6.956996375            224,011      branch-misses             #    0.55% of all branches          (31.69%)
     6.956996375        168,063,798      instructions              #    1.29  insn per cycle           (42.83%)
     6.956996375        130,461,754      cycles                                                        (44.53%)
     6.956996375          2,742,132      L1-icache-load-misses                                         (44.53%)
     6.956996375         57,013,064      L1-dcache-loads                                               (44.53%)
     6.956996375          1,611,200      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (44.53%)
     6.956996375            170,670      L2-loads                                                      (31.69%)
     6.956996375              5,442      L2-load-misses            #    3.47% of all LL-cache accesses  (31.70%)
     6.956996375            143,036      LLC-loads                                                     (31.70%)
     6.956996375              6,495      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.70%)
     7.007446408        108,846,305      mem_inst_retired.any                                          (31.71%)
     7.007446408         49,444,284      branch-instructions                                           (31.71%)
     7.007446408            229,938      branch-misses             #    0.47% of all branches          (31.71%)
     7.007446408        179,565,267      instructions              #    1.38  insn per cycle           (39.65%)
     7.007446408        130,470,508      cycles                                                        (44.50%)
     7.007446408          2,848,716      L1-icache-load-misses                                         (44.50%)
     7.007446408         60,826,888      L1-dcache-loads                                               (44.49%)
     7.007446408          1,375,894      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (44.50%)
     7.007446408            181,598      L2-loads                                                      (31.71%)
     7.007446408              3,710      L2-load-misses            #    2.18% of all LL-cache accesses  (31.72%)
     7.007446408            159,215      LLC-loads                                                     (31.72%)
     7.007446408              4,873      LLC-load-misses           #    2.86% of all LL-cache accesses  (31.72%)
     7.057763191        103,067,103      mem_inst_retired.any                                          (31.80%)
     7.057763191         52,223,809      branch-instructions                                           (31.79%)
     7.057763191            237,692      branch-misses             #    0.46% of all branches          (31.80%)
     7.057763191        191,622,383      instructions              #    1.47  insn per cycle           (39.75%)
     7.057763191        130,101,048      cycles                                                        (41.12%)
     7.057763191          2,714,027      L1-icache-load-misses                                         (44.35%)
     7.057763191         59,310,754      L1-dcache-loads                                               (44.36%)
     7.057763191          1,266,696      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.35%)
     7.057763191            154,160      L2-loads                                                      (35.05%)
     7.057763191              3,418      L2-load-misses            #    2.04% of all LL-cache accesses  (31.80%)
     7.057763191            180,421      LLC-loads                                                     (31.80%)
     7.057763191              6,434      LLC-load-misses           #    3.85% of all LL-cache accesses  (31.80%)
     7.108106126         82,000,129      mem_inst_retired.any                                          (31.79%)
     7.108106126         41,107,164      branch-instructions                                           (31.78%)
     7.108106126            237,640      branch-misses             #    0.58% of all branches          (31.78%)
     7.108106126        170,058,385      instructions              #    1.31  insn per cycle           (39.73%)
     7.108106126        130,079,803      cycles                                                        (39.72%)
     7.108106126          2,737,683      L1-icache-load-misses                                         (44.39%)
     7.108106126         61,225,362      L1-dcache-loads                                               (44.38%)
     7.108106126          1,235,703      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (44.38%)
     7.108106126            182,299      L2-loads                                                      (36.44%)
     7.108106126              4,686      L2-load-misses            #    2.66% of all LL-cache accesses  (31.77%)
     7.108106126            169,775      LLC-loads                                                     (31.78%)
     7.108106126              3,872      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.79%)
     7.158535836         81,238,203      mem_inst_retired.any                                          (31.72%)
     7.158535836         41,020,782      branch-instructions                                           (31.72%)
     7.158535836            235,382      branch-misses             #    0.57% of all branches          (31.73%)
     7.158535836        205,827,762      instructions              #    1.58  insn per cycle           (39.66%)
     7.158535836        130,398,465      cycles                                                        (39.66%)
     7.158535836          2,326,102      L1-icache-load-misses                                         (39.71%)
     7.158535836         70,611,332      L1-dcache-loads                                               (44.48%)
     7.158535836          1,337,960      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (44.49%)
     7.158535836            193,502      L2-loads                                                      (36.55%)
     7.158535836              5,284      L2-load-misses            #    2.88% of all LL-cache accesses  (36.52%)
     7.158535836            173,007      LLC-loads                                                     (31.72%)
     7.158535836              5,088      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.72%)
     7.209024080        103,140,911      mem_inst_retired.any                                          (31.69%)
     7.209024080         47,327,235      branch-instructions                                           (31.69%)
     7.209024080            228,183      branch-misses             #    0.48% of all branches          (31.69%)
     7.209024080        171,004,815      instructions              #    1.31  insn per cycle           (39.61%)
     7.209024080        130,553,993      cycles                                                        (39.61%)
     7.209024080          2,701,272      L1-icache-load-misses                                         (39.62%)
     7.209024080         69,312,989      L1-dcache-loads                                               (42.78%)
     7.209024080          1,305,009      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.53%)
     7.209024080            174,294      L2-loads                                                      (36.61%)
     7.209024080              4,766      L2-load-misses            #    2.57% of all LL-cache accesses  (36.61%)
     7.209024080            196,068      LLC-loads                                                     (33.47%)
     7.209024080              5,722      LLC-load-misses           #    3.09% of all LL-cache accesses  (31.70%)
     7.259496342         98,422,622      mem_inst_retired.any                                          (31.70%)
     7.259496342         55,494,129      branch-instructions                                           (31.70%)
     7.259496342            255,026      branch-misses             #    0.46% of all branches          (31.70%)
     7.259496342        225,781,336      instructions              #    1.73  insn per cycle           (39.62%)
     7.259496342        130,511,462      cycles                                                        (39.62%)
     7.259496342          2,613,677      L1-icache-load-misses                                         (39.62%)
     7.259496342         61,242,546      L1-dcache-loads                                               (39.62%)
     7.259496342          1,284,336      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.53%)
     7.259496342            140,274      L2-loads                                                      (36.60%)
     7.259496342              6,581      L2-load-misses            #    4.51% of all LL-cache accesses  (36.60%)
     7.259496342            151,740      LLC-loads                                                     (36.60%)
     7.259496342              4,835      LLC-load-misses           #    3.31% of all LL-cache accesses  (31.70%)
     7.309822158         84,391,846      mem_inst_retired.any                                          (31.80%)
     7.309822158         43,841,054      branch-instructions                                           (31.80%)
     7.309822158            241,344      branch-misses             #    0.55% of all branches          (31.80%)
     7.309822158        202,174,981      instructions              #    1.55  insn per cycle           (39.75%)
     7.309822158        130,117,850      cycles                                                        (39.74%)
     7.309822158          2,509,699      L1-icache-load-misses                                         (39.74%)
     7.309822158         73,671,778      L1-dcache-loads                                               (39.75%)
     7.309822158          1,395,670      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (41.01%)
     7.309822158            192,357      L2-loads                                                      (36.41%)
     7.309822158              3,669      L2-load-misses            #    2.05% of all LL-cache accesses  (36.41%)
     7.309822158            166,091      LLC-loads                                                     (36.41%)
     7.309822158              4,311      LLC-load-misses           #    2.41% of all LL-cache accesses  (35.16%)
     7.360274469        106,332,074      mem_inst_retired.any                                          (31.97%)
     7.360274469         50,426,159      branch-instructions                                           (31.71%)
     7.360274469            257,833      branch-misses             #    0.51% of all branches          (31.71%)
     7.360274469        190,237,931      instructions              #    1.46  insn per cycle           (39.64%)
     7.360274469        130,390,431      cycles                                                        (39.64%)
     7.360274469          2,244,035      L1-icache-load-misses                                         (39.64%)
     7.360274469         52,689,240      L1-dcache-loads                                               (39.64%)
     7.360274469          1,355,854      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.65%)
     7.360274469            204,025      L2-loads                                                      (36.29%)
     7.360274469              6,871      L2-load-misses            #    3.54% of all LL-cache accesses  (36.57%)
     7.360274469            184,296      LLC-loads                                                     (36.57%)
     7.360274469              9,063      LLC-load-misses           #    4.67% of all LL-cache accesses  (36.56%)
     7.410738301        110,512,717      mem_inst_retired.any                                          (36.58%)
     7.410738301         53,999,287      branch-instructions                                           (31.70%)
     7.410738301            260,213      branch-misses             #    0.48% of all branches          (31.70%)
     7.410738301        207,170,736      instructions              #    1.59  insn per cycle           (39.62%)
     7.410738301        130,426,443      cycles                                                        (39.63%)
     7.410738301          2,408,877      L1-icache-load-misses                                         (39.63%)
     7.410738301         74,248,344      L1-dcache-loads                                               (39.64%)
     7.410738301          1,331,242      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.63%)
     7.410738301            149,825      L2-loads                                                      (31.71%)
     7.410738301              6,270      L2-load-misses            #    4.30% of all LL-cache accesses  (36.60%)
     7.410738301            141,961      LLC-loads                                                     (36.59%)
     7.410738301              6,851      LLC-load-misses           #    4.70% of all LL-cache accesses  (36.59%)
     7.461185533         80,962,094      mem_inst_retired.any                                          (36.56%)
     7.461185533         40,574,118      branch-instructions                                           (33.79%)
     7.461185533            220,132      branch-misses             #    0.54% of all branches          (31.72%)
     7.461185533        177,663,889      instructions              #    1.36  insn per cycle           (39.65%)
     7.461185533        130,461,499      cycles                                                        (39.65%)
     7.461185533          2,404,238      L1-icache-load-misses                                         (39.65%)
     7.461185533         75,654,613      L1-dcache-loads                                               (39.65%)
     7.461185533          1,369,598      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.65%)
     7.461185533            157,527      L2-loads                                                      (31.72%)
     7.461185533              4,055      L2-load-misses            #    2.48% of all LL-cache accesses  (34.47%)
     7.461185533            169,547      LLC-loads                                                     (36.56%)
     7.461185533              3,028      LLC-load-misses           #    1.85% of all LL-cache accesses  (36.56%)
     7.511636612        106,691,877      mem_inst_retired.any                                          (36.58%)
     7.511636612         51,954,773      branch-instructions                                           (36.57%)
     7.511636612            240,974      branch-misses             #    0.46% of all branches          (31.71%)
     7.511636612        200,765,258      instructions              #    1.54  insn per cycle           (39.64%)
     7.511636612        130,445,532      cycles                                                        (39.64%)
     7.511636612          2,705,033      L1-icache-load-misses                                         (39.64%)
     7.511636612         57,068,999      L1-dcache-loads                                               (39.65%)
     7.511636612          1,676,112      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (39.64%)
     7.511636612            211,203      L2-loads                                                      (31.71%)
     7.511636612              6,404      L2-load-misses            #    3.36% of all LL-cache accesses  (31.71%)
     7.511636612            170,081      LLC-loads                                                     (36.57%)
     7.511636612              5,905      LLC-load-misses           #    3.10% of all LL-cache accesses  (36.57%)
     7.562129582         85,775,502      mem_inst_retired.any                                          (36.61%)
     7.562129582         42,835,564      branch-instructions                                           (36.61%)
     7.562129582            241,366      branch-misses             #    0.56% of all branches          (35.63%)
     7.562129582        193,548,649      instructions              #    1.48  insn per cycle           (43.56%)
     7.562129582        130,566,767      cycles                                                        (39.61%)
     7.562129582          2,341,370      L1-icache-load-misses                                         (39.61%)
     7.562129582         71,489,036      L1-dcache-loads                                               (39.61%)
     7.562129582          1,188,854      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.61%)
     7.562129582            131,136      L2-loads                                                      (31.69%)
     7.562129582              3,473      L2-load-misses            #    2.18% of all LL-cache accesses  (31.69%)
     7.562129582            187,030      LLC-loads                                                     (32.66%)
     7.562129582              4,830      LLC-load-misses           #    3.04% of all LL-cache accesses  (36.62%)
#           time             counts unit events
     7.612606575        100,028,025      mem_inst_retired.any                                          (36.59%)
     7.612606575         51,863,934      branch-instructions                                           (36.62%)
     7.612606575            263,453      branch-misses             #    0.51% of all branches          (36.61%)
     7.612606575        201,801,770      instructions              #    1.55  insn per cycle           (44.53%)
     7.612606575        130,415,064      cycles                                                        (40.57%)
     7.612606575          2,864,674      L1-icache-load-misses                                         (39.63%)
     7.612606575         53,463,507      L1-dcache-loads                                               (39.63%)
     7.612606575          1,395,733      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.63%)
     7.612606575            150,953      L2-loads                                                      (31.71%)
     7.612606575              5,949      L2-load-misses            #    4.09% of all LL-cache accesses  (31.68%)
     7.612606575            139,967      LLC-loads                                                     (31.69%)
     7.612606575              5,691      LLC-load-misses           #    3.91% of all LL-cache accesses  (35.63%)
     7.663090058        111,059,826      mem_inst_retired.any                                          (36.61%)
     7.663090058         53,655,078      branch-instructions                                           (36.61%)
     7.663090058            263,553      branch-misses             #    0.49% of all branches          (36.61%)
     7.663090058        223,527,352      instructions              #    1.71  insn per cycle           (44.53%)
     7.663090058        130,567,308      cycles                                                        (44.53%)
     7.663090058          2,454,665      L1-icache-load-misses                                         (39.62%)
     7.663090058         68,018,226      L1-dcache-loads                                               (39.62%)
     7.663090058          1,305,644      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.62%)
     7.663090058            173,801      L2-loads                                                      (31.70%)
     7.663090058              5,502      L2-load-misses            #    3.48% of all LL-cache accesses  (31.70%)
     7.663090058            142,215      LLC-loads                                                     (31.70%)
     7.663090058             10,473      LLC-load-misses           #    6.63% of all LL-cache accesses  (31.70%)
     7.713586794        105,198,585      mem_inst_retired.any                                          (33.76%)
     7.713586794         51,410,660      branch-instructions                                           (36.63%)
     7.713586794            243,467      branch-misses             #    0.47% of all branches          (36.63%)
     7.713586794        209,545,075      instructions              #    1.60  insn per cycle           (44.55%)
     7.713586794        130,580,401      cycles                                                        (44.55%)
     7.713586794          2,501,470      L1-icache-load-misses                                         (42.50%)
     7.713586794         71,913,294      L1-dcache-loads                                               (39.60%)
     7.713586794          1,158,706      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.60%)
     7.713586794            122,689      L2-loads                                                      (31.68%)
     7.713586794              5,589      L2-load-misses            #    4.45% of all LL-cache accesses  (31.69%)
     7.713586794            128,648      LLC-loads                                                     (31.69%)
     7.713586794              6,588      LLC-load-misses           #    5.24% of all LL-cache accesses  (31.69%)
     7.764075309         76,528,288      mem_inst_retired.any                                          (31.70%)
     7.764075309         40,480,578      branch-instructions                                           (36.62%)
     7.764075309            218,690      branch-misses             #    0.54% of all branches          (36.62%)
     7.764075309        166,203,373      instructions              #    1.27  insn per cycle           (44.54%)
     7.764075309        130,567,180      cycles                                                        (44.55%)
     7.764075309          2,752,969      L1-icache-load-misses                                         (44.54%)
     7.764075309         69,733,778      L1-dcache-loads                                               (39.61%)
     7.764075309          1,290,275      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.61%)
     7.764075309            148,531      L2-loads                                                      (31.68%)
     7.764075309              4,859      L2-load-misses            #    3.25% of all LL-cache accesses  (31.69%)
     7.764075309            150,534      LLC-loads                                                     (31.69%)
     7.764075309              3,028      LLC-load-misses           #    2.02% of all LL-cache accesses  (31.69%)
     7.814560849         96,778,643      mem_inst_retired.any                                          (31.70%)
     7.814560849         53,205,722      branch-instructions                                           (31.82%)
     7.814560849            277,023      branch-misses             #    0.52% of all branches          (36.61%)
     7.814560849        235,431,996      instructions              #    1.80  insn per cycle           (44.54%)
     7.814560849        130,498,360      cycles                                                        (44.53%)
     7.814560849          2,307,503      L1-icache-load-misses                                         (44.53%)
     7.814560849         65,323,056      L1-dcache-loads                                               (44.44%)
     7.814560849          1,225,928      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.61%)
     7.814560849            164,194      L2-loads                                                      (31.69%)
     7.814560849              2,807      L2-load-misses            #    1.56% of all LL-cache accesses  (31.70%)
     7.814560849            194,577      LLC-loads                                                     (31.70%)
     7.814560849              2,448      LLC-load-misses           #    1.36% of all LL-cache accesses  (31.70%)
     7.865042920        108,650,587      mem_inst_retired.any                                          (31.70%)
     7.865042920         50,659,551      branch-instructions                                           (31.70%)
     7.865042920            239,801      branch-misses             #    0.47% of all branches          (34.81%)
     7.865042920        178,820,235      instructions              #    1.37  insn per cycle           (44.52%)
     7.865042920        130,457,968      cycles                                                        (44.52%)
     7.865042920          3,249,057      L1-icache-load-misses                                         (44.53%)
     7.865042920         56,042,444      L1-dcache-loads                                               (44.52%)
     7.865042920          1,538,747      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (41.44%)
     7.865042920            209,850      L2-loads                                                      (31.70%)
     7.865042920              4,728      L2-load-misses            #    2.46% of all LL-cache accesses  (31.70%)
     7.865042920            174,782      LLC-loads                                                     (31.70%)
     7.865042920              5,646      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.70%)
     7.915519686        107,445,852      mem_inst_retired.any                                          (31.70%)
     7.915519686         53,540,051      branch-instructions                                           (31.69%)
     7.915519686            251,854      branch-misses             #    0.47% of all branches          (31.69%)
     7.915519686        209,237,250      instructions              #    1.60  insn per cycle           (44.53%)
     7.915519686        130,509,907      cycles                                                        (44.53%)
     7.915519686          2,552,916      L1-icache-load-misses                                         (44.53%)
     7.915519686         68,118,884      L1-dcache-loads                                               (44.53%)
     7.915519686          1,389,648      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.53%)
     7.915519686            157,142      L2-loads                                                      (31.70%)
     7.915519686              2,798      L2-load-misses            #    1.66% of all LL-cache accesses  (31.70%)
     7.915519686            180,886      LLC-loads                                                     (31.70%)
     7.915519686              4,366      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.70%)
     7.966013715         92,119,704      mem_inst_retired.any                                          (31.69%)
     7.966013715         51,853,537      branch-instructions                                           (31.69%)
     7.966013715            246,653      branch-misses             #    0.48% of all branches          (31.69%)
     7.966013715        205,528,152      instructions              #    1.57  insn per cycle           (40.82%)
     7.966013715        130,533,626      cycles                                                        (44.54%)
     7.966013715          2,722,013      L1-icache-load-misses                                         (44.55%)
     7.966013715         63,177,600      L1-dcache-loads                                               (44.54%)
     7.966013715          1,291,947      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.55%)
     7.966013715            138,638      L2-loads                                                      (31.69%)
     7.966013715              5,447      L2-load-misses            #    3.78% of all LL-cache accesses  (31.69%)
     7.966013715            149,258      LLC-loads                                                     (31.69%)
     7.966013715              2,682      LLC-load-misses           #    1.86% of all LL-cache accesses  (31.69%)
     8.016504968         93,454,798      mem_inst_retired.any                                          (31.69%)
     8.016504968         39,602,991      branch-instructions                                           (31.69%)
     8.016504968            222,316      branch-misses             #    0.56% of all branches          (31.69%)
     8.016504968        179,576,196      instructions              #    1.38  insn per cycle           (39.61%)
     8.016504968        130,535,132      cycles                                                        (43.80%)
     8.016504968          2,572,868      L1-icache-load-misses                                         (44.53%)
     8.016504968         59,732,662      L1-dcache-loads                                               (44.54%)
     8.016504968          1,574,501      L1-dcache-load-misses     #    2.64% of all L1-dcache accesses  (44.54%)
     8.016504968            159,287      L2-loads                                                      (32.45%)
     8.016504968              6,369      L2-load-misses            #    4.61% of all LL-cache accesses  (31.70%)
     8.016504968            117,292      LLC-loads                                                     (31.69%)
     8.016504968              6,307      LLC-load-misses           #    4.56% of all LL-cache accesses  (31.69%)
     8.066962841         88,219,931      mem_inst_retired.any                                          (31.70%)
     8.066962841         42,643,458      branch-instructions                                           (31.70%)
     8.066962841            201,735      branch-misses             #    0.47% of all branches          (31.71%)
     8.066962841        167,715,887      instructions              #    1.29  insn per cycle           (39.63%)
     8.066962841        130,475,918      cycles                                                        (39.63%)
     8.066962841          2,540,748      L1-icache-load-misses                                         (44.51%)
     8.066962841         54,076,811      L1-dcache-loads                                               (44.51%)
     8.066962841          1,655,767      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (44.51%)
     8.066962841            198,420      L2-loads                                                      (36.59%)
     8.066962841              4,076      L2-load-misses            #    1.93% of all LL-cache accesses  (31.71%)
     8.066962841            224,852      LLC-loads                                                     (31.71%)
     8.066962841              5,907      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.70%)
     8.117452580         82,009,415      mem_inst_retired.any                                          (31.69%)
     8.117452580         47,071,991      branch-instructions                                           (31.69%)
     8.117452580            264,905      branch-misses             #    0.56% of all branches          (31.69%)
     8.117452580        210,707,049      instructions              #    1.61  insn per cycle           (39.61%)
     8.117452580        130,538,762      cycles                                                        (39.61%)
     8.117452580          2,306,627      L1-icache-load-misses                                         (41.92%)
     8.117452580         63,756,880      L1-dcache-loads                                               (44.54%)
     8.117452580          1,255,911      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.54%)
     8.117452580            162,583      L2-loads                                                      (36.62%)
     8.117452580              6,597      L2-load-misses            #    4.35% of all LL-cache accesses  (34.33%)
     8.117452580            140,510      LLC-loads                                                     (31.69%)
     8.117452580              4,679      LLC-load-misses           #    3.09% of all LL-cache accesses  (31.69%)
     8.167909850         89,028,498      mem_inst_retired.any                                          (31.71%)
     8.167909850         41,516,975      branch-instructions                                           (31.71%)
     8.167909850            251,336      branch-misses             #    0.61% of all branches          (31.71%)
     8.167909850        188,253,509      instructions              #    1.44  insn per cycle           (39.64%)
     8.167909850        130,487,002      cycles                                                        (39.64%)
     8.167909850          2,335,574      L1-icache-load-misses                                         (39.64%)
     8.167909850         67,208,507      L1-dcache-loads                                               (44.51%)
     8.167909850          1,299,438      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (44.51%)
     8.167909850            140,208      L2-loads                                                      (36.58%)
     8.167909850              8,094      L2-load-misses            #    5.68% of all LL-cache accesses  (36.58%)
     8.167909850            144,607      LLC-loads                                                     (31.71%)
     8.167909850              5,502      LLC-load-misses           #    3.86% of all LL-cache accesses  (31.71%)
     8.218378506        108,832,164      mem_inst_retired.any                                          (31.70%)
     8.218378506         51,828,716      branch-instructions                                           (31.70%)
     8.218378506            222,851      branch-misses             #    0.43% of all branches          (31.70%)
     8.218378506        181,905,700      instructions              #    1.39  insn per cycle           (39.62%)
     8.218378506        130,482,468      cycles                                                        (39.62%)
     8.218378506          2,807,682      L1-icache-load-misses                                         (39.63%)
     8.218378506         70,265,357      L1-dcache-loads                                               (40.06%)
     8.218378506          1,246,683      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.52%)
     8.218378506            150,132      L2-loads                                                      (36.60%)
     8.218378506              7,382      L2-load-misses            #    4.47% of all LL-cache accesses  (36.60%)
     8.218378506            180,311      LLC-loads                                                     (36.18%)
     8.218378506              7,771      LLC-load-misses           #    4.70% of all LL-cache accesses  (31.70%)
     8.268825340        100,618,031      mem_inst_retired.any                                          (31.72%)
     8.268825340         55,839,688      branch-instructions                                           (31.72%)
     8.268825340            268,503      branch-misses             #    0.48% of all branches          (31.72%)
     8.268825340        208,989,098      instructions              #    1.60  insn per cycle           (39.65%)
     8.268825340        130,426,052      cycles                                                        (39.65%)
     8.268825340          2,484,394      L1-icache-load-misses                                         (39.65%)
     8.268825340         55,178,626      L1-dcache-loads                                               (39.65%)
     8.268825340          1,587,560      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (43.12%)
     8.268825340            195,774      L2-loads                                                      (36.56%)
     8.268825340              5,563      L2-load-misses            #    3.08% of all LL-cache accesses  (36.56%)
     8.268825340            165,881      LLC-loads                                                     (36.56%)
     8.268825340              5,338      LLC-load-misses           #    2.95% of all LL-cache accesses  (33.12%)
     8.319320695         88,239,486      mem_inst_retired.any                                          (31.69%)
     8.319320695         49,830,457      branch-instructions                                           (31.68%)
     8.319320695            285,614      branch-misses             #    0.57% of all branches          (31.68%)
     8.319320695        209,569,680      instructions              #    1.61  insn per cycle           (39.60%)
     8.319320695        130,572,085      cycles                                                        (39.60%)
     8.319320695          2,361,275      L1-icache-load-misses                                         (39.60%)
     8.319320695         61,189,011      L1-dcache-loads                                               (39.60%)
     8.319320695          1,231,884      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.60%)
     8.319320695            145,280      L2-loads                                                      (36.63%)
     8.319320695              4,168      L2-load-misses            #    2.92% of all LL-cache accesses  (36.63%)
     8.319320695            140,539      LLC-loads                                                     (36.63%)
     8.319320695              4,247      LLC-load-misses           #    2.97% of all LL-cache accesses  (36.63%)
     8.369642738         93,897,278      mem_inst_retired.any                                          (34.79%)
     8.369642738         39,944,630      branch-instructions                                           (31.80%)
     8.369642738            220,854      branch-misses             #    0.55% of all branches          (31.80%)
     8.369642738        165,021,347      instructions              #    1.27  insn per cycle           (39.75%)
     8.369642738        130,084,172      cycles                                                        (39.74%)
     8.369642738          2,871,447      L1-icache-load-misses                                         (39.74%)
     8.369642738         55,030,791      L1-dcache-loads                                               (39.74%)
     8.369642738          1,554,246      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.73%)
     8.369642738            156,868      L2-loads                                                      (33.39%)
     8.369642738              4,734      L2-load-misses            #    3.25% of all LL-cache accesses  (36.41%)
     8.369642738            134,761      LLC-loads                                                     (36.41%)
     8.369642738              4,374      LLC-load-misses           #    3.00% of all LL-cache accesses  (36.42%)
     8.420097129        107,777,402      mem_inst_retired.any                                          (36.58%)
     8.420097129         54,864,522      branch-instructions                                           (31.71%)
     8.420097129            244,039      branch-misses             #    0.44% of all branches          (31.71%)
     8.420097129        199,436,264      instructions              #    1.53  insn per cycle           (39.63%)
     8.420097129        130,426,872      cycles                                                        (39.63%)
     8.420097129          2,551,026      L1-icache-load-misses                                         (39.63%)
     8.420097129         70,301,829      L1-dcache-loads                                               (39.64%)
     8.420097129          1,154,651      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.63%)
     8.420097129            123,287      L2-loads                                                      (31.71%)
     8.420097129              4,316      L2-load-misses            #    3.10% of all LL-cache accesses  (36.58%)
     8.420097129            155,441      LLC-loads                                                     (36.59%)
     8.420097129              4,345      LLC-load-misses           #    3.12% of all LL-cache accesses  (36.59%)
     8.470522414        104,013,716      mem_inst_retired.any                                          (36.54%)
     8.470522414         51,893,412      branch-instructions                                           (36.47%)
     8.470522414            227,226      branch-misses             #    0.44% of all branches          (31.73%)
     8.470522414        193,998,734      instructions              #    1.49  insn per cycle           (39.66%)
     8.470522414        130,397,990      cycles                                                        (39.66%)
     8.470522414          1,637,388      L1-icache-load-misses                                         (39.66%)
     8.470522414         60,038,398      L1-dcache-loads                                               (39.66%)
     8.470522414          1,893,599      L1-dcache-load-misses     #    3.15% of all L1-dcache accesses  (39.66%)
     8.470522414            205,048      L2-loads                                                      (31.73%)
     8.470522414              3,269      L2-load-misses            #    1.67% of all LL-cache accesses  (31.78%)
     8.470522414            186,126      LLC-loads                                                     (36.54%)
     8.470522414              4,989      LLC-load-misses           #    2.55% of all LL-cache accesses  (36.54%)
     8.520855622        103,604,146      mem_inst_retired.any                                          (36.42%)
     8.520855622         52,084,859      branch-instructions                                           (36.42%)
     8.520855622            243,178      branch-misses             #    0.47% of all branches          (33.22%)
     8.520855622        199,781,144      instructions              #    1.54  insn per cycle           (41.17%)
     8.520855622        130,131,464      cycles                                                        (39.74%)
     8.520855622          1,692,332      L1-icache-load-misses                                         (39.74%)
     8.520855622         57,538,521      L1-dcache-loads                                               (39.73%)
     8.520855622          1,903,730      L1-dcache-load-misses     #    3.31% of all L1-dcache accesses  (39.73%)
     8.520855622            219,338      L2-loads                                                      (31.79%)
     8.520855622              4,247      L2-load-misses            #    2.13% of all LL-cache accesses  (31.79%)
     8.520855622            180,027      LLC-loads                                                     (34.98%)
     8.520855622              5,496      LLC-load-misses           #    2.75% of all LL-cache accesses  (36.43%)
     8.571225745         84,600,018      mem_inst_retired.any                                          (36.47%)
     8.571225745         42,455,393      branch-instructions                                           (36.47%)
     8.571225745            270,321      branch-misses             #    0.64% of all branches          (36.47%)
     8.571225745        173,672,575      instructions              #    1.33  insn per cycle           (44.41%)
     8.571225745        130,134,038      cycles                                                        (39.69%)
     8.571225745          2,137,500      L1-icache-load-misses                                         (39.70%)
     8.571225745         54,256,072      L1-dcache-loads                                               (39.71%)
     8.571225745          1,372,420      L1-dcache-load-misses     #    2.53% of all L1-dcache accesses  (39.71%)
     8.571225745            177,707      L2-loads                                                      (31.77%)
     8.571225745              6,843      L2-load-misses            #    3.81% of all LL-cache accesses  (31.77%)
     8.571225745            181,407      LLC-loads                                                     (31.76%)
     8.571225745              8,036      LLC-load-misses           #    4.48% of all LL-cache accesses  (36.48%)
     8.621669412        108,677,122      mem_inst_retired.any                                          (36.56%)
     8.621669412         60,948,630      branch-instructions                                           (36.56%)
     8.621669412            303,044      branch-misses             #    0.50% of all branches          (36.56%)
     8.621669412        268,955,862      instructions              #    2.06  insn per cycle           (44.49%)
     8.621669412        130,403,253      cycles                                                        (42.70%)
     8.621669412          1,814,726      L1-icache-load-misses                                         (39.65%)
     8.621669412         74,049,220      L1-dcache-loads                                               (39.65%)
     8.621669412          1,212,568      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.65%)
     8.621669412            144,038      L2-loads                                                      (31.72%)
     8.621669412              2,925      L2-load-misses            #    1.82% of all LL-cache accesses  (31.72%)
     8.621669412            176,573      LLC-loads                                                     (31.73%)
     8.621669412              3,618      LLC-load-misses           #    2.26% of all LL-cache accesses  (33.50%)
     8.672125219         99,663,914      mem_inst_retired.any                                          (36.59%)
     8.672125219         49,470,058      branch-instructions                                           (36.57%)
     8.672125219            244,661      branch-misses             #    0.49% of all branches          (36.57%)
     8.672125219        204,890,360      instructions              #    1.57  insn per cycle           (44.50%)
     8.672125219        130,409,358      cycles                                                        (44.52%)
     8.672125219          2,347,491      L1-icache-load-misses                                         (39.65%)
     8.672125219         68,649,637      L1-dcache-loads                                               (39.64%)
     8.672125219          1,522,258      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (39.63%)
     8.672125219            136,884      L2-loads                                                      (31.70%)
     8.672125219              5,025      L2-load-misses            #    3.59% of all LL-cache accesses  (31.70%)
     8.672125219            143,058      LLC-loads                                                     (31.70%)
     8.672125219              4,462      LLC-load-misses           #    3.19% of all LL-cache accesses  (31.71%)
     8.722591654         86,971,805      mem_inst_retired.any                                          (31.71%)
     8.722591654         41,236,788      branch-instructions                                           (36.57%)
     8.722591654            212,158      branch-misses             #    0.51% of all branches          (36.57%)
     8.722591654        167,316,425      instructions              #    1.28  insn per cycle           (44.50%)
     8.722591654        130,443,821      cycles                                                        (44.48%)
     8.722591654          2,061,516      L1-icache-load-misses                                         (44.51%)
     8.722591654         57,842,725      L1-dcache-loads                                               (39.65%)
     8.722591654          1,559,149      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.66%)
     8.722591654            157,748      L2-loads                                                      (31.72%)
     8.722591654              8,117      L2-load-misses            #    6.20% of all LL-cache accesses  (31.72%)
     8.722591654            104,244      LLC-loads                                                     (31.72%)
     8.722591654              4,369      LLC-load-misses           #    3.34% of all LL-cache accesses  (31.72%)
     8.773064579         85,243,585      mem_inst_retired.any                                          (31.70%)
     8.773064579         48,358,924      branch-instructions                                           (34.76%)
     8.773064579            252,105      branch-misses             #    0.52% of all branches          (36.60%)
     8.773064579        208,209,495      instructions              #    1.59  insn per cycle           (44.53%)
     8.773064579        130,541,267      cycles                                                        (44.52%)
     8.773064579          2,634,363      L1-icache-load-misses                                         (44.52%)
     8.773064579         69,714,969      L1-dcache-loads                                               (41.48%)
     8.773064579          1,403,859      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.62%)
     8.773064579            167,309      L2-loads                                                      (31.70%)
     8.773064579              2,700      L2-load-misses            #    1.44% of all LL-cache accesses  (31.70%)
     8.773064579            206,724      LLC-loads                                                     (31.70%)
     8.773064579              2,261      LLC-load-misses           #    1.21% of all LL-cache accesses  (31.70%)
     8.823419678         81,681,982      mem_inst_retired.any                                          (31.77%)
     8.823419678         37,754,206      branch-instructions                                           (31.77%)
     8.823419678            239,022      branch-misses             #    0.63% of all branches          (36.45%)
     8.823419678        188,899,374      instructions              #    1.45  insn per cycle           (44.40%)
     8.823419678        130,263,955      cycles                                                        (44.40%)
     8.823419678          2,703,940      L1-icache-load-misses                                         (44.41%)
     8.823419678         62,753,329      L1-dcache-loads                                               (44.41%)
     8.823419678          1,312,530      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.71%)
     8.823419678            161,170      L2-loads                                                      (31.77%)
     8.823419678              5,128      L2-load-misses            #    3.89% of all LL-cache accesses  (31.77%)
     8.823419678            102,767      LLC-loads                                                     (31.77%)
     8.823419678              6,283      LLC-load-misses           #    4.76% of all LL-cache accesses  (31.77%)
#           time             counts unit events
     8.873781681        107,721,284      mem_inst_retired.any                                          (31.77%)
     8.873781681         46,324,250      branch-instructions                                           (31.77%)
     8.873781681            240,755      branch-misses             #    0.52% of all branches          (33.18%)
     8.873781681        221,101,810      instructions              #    1.70  insn per cycle           (44.39%)
     8.873781681        130,194,831      cycles                                                        (44.39%)
     8.873781681          2,243,107      L1-icache-load-misses                                         (44.38%)
     8.873781681         71,584,564      L1-dcache-loads                                               (44.39%)
     8.873781681          1,206,558      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (43.01%)
     8.873781681            144,406      L2-loads                                                      (31.78%)
     8.873781681              7,957      L2-load-misses            #    6.33% of all LL-cache accesses  (31.78%)
     8.873781681            106,993      LLC-loads                                                     (31.78%)
     8.873781681              9,131      LLC-load-misses           #    7.26% of all LL-cache accesses  (31.78%)
     8.924104789         98,039,575      mem_inst_retired.any                                          (31.79%)
     8.924104789         43,659,873      branch-instructions                                           (31.79%)
     8.924104789            241,737      branch-misses             #    0.55% of all branches          (31.79%)
     8.924104789        200,513,967      instructions              #    1.54  insn per cycle           (44.36%)
     8.924104789        130,182,223      cycles                                                        (44.36%)
     8.924104789          2,276,336      L1-icache-load-misses                                         (44.36%)
     8.924104789         65,675,542      L1-dcache-loads                                               (44.36%)
     8.924104789          1,402,871      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.37%)
     8.924104789            198,430      L2-loads                                                      (31.79%)
     8.924104789              5,545      L2-load-misses            #    3.07% of all LL-cache accesses  (31.79%)
     8.924104789            162,733      LLC-loads                                                     (31.79%)
     8.924104789              5,851      LLC-load-misses           #    3.24% of all LL-cache accesses  (31.79%)
     8.974585511        117,433,772      mem_inst_retired.any                                          (31.69%)
     8.974585511         54,050,751      branch-instructions                                           (31.69%)
     8.974585511            228,739      branch-misses             #    0.42% of all branches          (31.69%)
     8.974585511        190,933,428      instructions              #    1.46  insn per cycle           (39.67%)
     8.974585511        130,540,950      cycles                                                        (44.53%)
     8.974585511          2,343,336      L1-icache-load-misses                                         (44.54%)
     8.974585511         57,960,703      L1-dcache-loads                                               (44.54%)
     8.974585511          1,769,803      L1-dcache-load-misses     #    3.05% of all L1-dcache accesses  (44.54%)
     8.974585511            199,379      L2-loads                                                      (31.70%)
     8.974585511              4,523      L2-load-misses            #    2.41% of all LL-cache accesses  (31.70%)
     8.974585511            175,360      LLC-loads                                                     (31.69%)
     8.974585511              4,843      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.69%)
     9.024937816         92,360,961      mem_inst_retired.any                                          (31.77%)
     9.024937816         46,357,457      branch-instructions                                           (31.77%)
     9.024937816            224,252      branch-misses             #    0.48% of all branches          (31.78%)
     9.024937816        186,513,914      instructions              #    1.43  insn per cycle           (39.73%)
     9.024937816        130,173,465      cycles                                                        (42.79%)
     9.024937816          2,050,137      L1-icache-load-misses                                         (44.38%)
     9.024937816         64,701,211      L1-dcache-loads                                               (44.39%)
     9.024937816          1,428,099      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (44.39%)
     9.024937816            157,245      L2-loads                                                      (33.40%)
     9.024937816              3,812      L2-load-misses            #    2.38% of all LL-cache accesses  (31.79%)
     9.024937816            163,753      LLC-loads                                                     (31.78%)
     9.024937816              4,836      LLC-load-misses           #    3.01% of all LL-cache accesses  (31.78%)
     9.075413704         79,677,553      mem_inst_retired.any                                          (31.70%)
     9.075413704         41,627,800      branch-instructions                                           (31.70%)
     9.075413704            247,172      branch-misses             #    0.59% of all branches          (31.69%)
     9.075413704        168,912,184      instructions              #    1.29  insn per cycle           (39.62%)
     9.075413704        130,471,310      cycles                                                        (39.61%)
     9.075413704          2,648,126      L1-icache-load-misses                                         (44.52%)
     9.075413704         58,310,064      L1-dcache-loads                                               (44.53%)
     9.075413704          1,412,950      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (44.53%)
     9.075413704            141,830      L2-loads                                                      (36.62%)
     9.075413704              5,703      L2-load-misses            #    4.01% of all LL-cache accesses  (31.70%)
     9.075413704            142,716      LLC-loads                                                     (31.70%)
     9.075413704              3,665      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.70%)
     9.125918207        102,152,262      mem_inst_retired.any                                          (31.68%)
     9.125918207         47,372,040      branch-instructions                                           (31.68%)
     9.125918207            212,841      branch-misses             #    0.45% of all branches          (31.68%)
     9.125918207        187,794,338      instructions              #    1.44  insn per cycle           (39.60%)
     9.125918207        130,585,102      cycles                                                        (39.60%)
     9.125918207          2,188,562      L1-icache-load-misses                                         (41.02%)
     9.125918207         67,440,169      L1-dcache-loads                                               (44.56%)
     9.125918207          1,362,749      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (44.55%)
     9.125918207            171,834      L2-loads                                                      (36.64%)
     9.125918207              4,032      L2-load-misses            #    2.36% of all LL-cache accesses  (35.24%)
     9.125918207            169,211      LLC-loads                                                     (31.68%)
     9.125918207              4,977      LLC-load-misses           #    2.92% of all LL-cache accesses  (31.68%)
     9.176373384        103,228,736      mem_inst_retired.any                                          (31.70%)
     9.176373384         48,716,818      branch-instructions                                           (31.71%)
     9.176373384            228,349      branch-misses             #    0.47% of all branches          (31.71%)
     9.176373384        178,840,162      instructions              #    1.37  insn per cycle           (39.64%)
     9.176373384        130,471,477      cycles                                                        (39.64%)
     9.176373384          2,665,922      L1-icache-load-misses                                         (39.65%)
     9.176373384         69,216,160      L1-dcache-loads                                               (44.03%)
     9.176373384          1,578,627      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (44.50%)
     9.176373384            182,452      L2-loads                                                      (36.58%)
     9.176373384              4,878      L2-load-misses            #    2.57% of all LL-cache accesses  (36.57%)
     9.176373384            197,049      LLC-loads                                                     (32.21%)
     9.176373384              5,508      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.71%)
     9.226827003        108,796,625      mem_inst_retired.any                                          (31.71%)
     9.226827003         53,741,752      branch-instructions                                           (31.71%)
     9.226827003            238,954      branch-misses             #    0.44% of all branches          (31.71%)
     9.226827003        198,186,708      instructions              #    1.52  insn per cycle           (39.64%)
     9.226827003        130,482,083      cycles                                                        (39.64%)
     9.226827003          2,854,521      L1-icache-load-misses                                         (39.64%)
     9.226827003         65,337,105      L1-dcache-loads                                               (39.64%)
     9.226827003          1,292,673      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.50%)
     9.226827003            156,435      L2-loads                                                      (36.58%)
     9.226827003              4,882      L2-load-misses            #    3.25% of all LL-cache accesses  (36.58%)
     9.226827003            144,082      LLC-loads                                                     (36.58%)
     9.226827003              6,096      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.71%)
     9.277330424         81,920,854      mem_inst_retired.any                                          (31.68%)
     9.277330424         42,020,419      branch-instructions                                           (31.67%)
     9.277330424            238,878      branch-misses             #    0.57% of all branches          (31.67%)
     9.277330424        170,130,615      instructions              #    1.30  insn per cycle           (39.60%)
     9.277330424        130,533,016      cycles                                                        (39.60%)
     9.277330424          2,304,064      L1-icache-load-misses                                         (39.61%)
     9.277330424         57,667,822      L1-dcache-loads                                               (39.61%)
     9.277330424          1,724,668      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (42.19%)
     9.277330424            208,276      L2-loads                                                      (36.63%)
     9.277330424              5,104      L2-load-misses            #    2.40% of all LL-cache accesses  (36.63%)
     9.277330424            216,852      LLC-loads                                                     (36.64%)
     9.277330424              5,264      LLC-load-misses           #    2.48% of all LL-cache accesses  (34.07%)
     9.327696634         88,540,133      mem_inst_retired.any                                          (31.76%)
     9.327696634         44,362,132      branch-instructions                                           (31.76%)
     9.327696634            243,995      branch-misses             #    0.55% of all branches          (31.76%)
     9.327696634        174,340,017      instructions              #    1.34  insn per cycle           (39.70%)
     9.327696634        130,236,301      cycles                                                        (39.70%)
     9.327696634          2,736,832      L1-icache-load-misses                                         (39.70%)
     9.327696634         54,110,610      L1-dcache-loads                                               (39.70%)
     9.327696634          1,395,903      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (39.71%)
     9.327696634            156,083      L2-loads                                                      (36.48%)
     9.327696634              4,758      L2-load-misses            #    3.05% of all LL-cache accesses  (36.48%)
     9.327696634            155,603      LLC-loads                                                     (36.47%)
     9.327696634              5,148      LLC-load-misses           #    3.30% of all LL-cache accesses  (36.47%)
     9.378076241         97,031,161      mem_inst_retired.any                                          (35.61%)
     9.378076241         40,816,546      branch-instructions                                           (31.75%)
     9.378076241            239,221      branch-misses             #    0.59% of all branches          (31.76%)
     9.378076241        188,174,002      instructions              #    1.44  insn per cycle           (39.70%)
     9.378076241        130,269,585      cycles                                                        (39.70%)
     9.378076241          2,344,281      L1-icache-load-misses                                         (39.70%)
     9.378076241         67,969,025      L1-dcache-loads                                               (39.70%)
     9.378076241          1,146,693      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.70%)
     9.378076241            143,846      L2-loads                                                      (32.61%)
     9.378076241              4,583      L2-load-misses            #    3.16% of all LL-cache accesses  (36.48%)
     9.378076241            146,655      LLC-loads                                                     (36.48%)
     9.378076241              3,983      LLC-load-misses           #    2.74% of all LL-cache accesses  (36.47%)
     9.428463989        100,338,239      mem_inst_retired.any                                          (36.49%)
     9.428463989         48,241,526      branch-instructions                                           (32.41%)
     9.428463989            221,642      branch-misses             #    0.46% of all branches          (31.75%)
     9.428463989        171,314,957      instructions              #    1.31  insn per cycle           (39.68%)
     9.428463989        130,319,711      cycles                                                        (39.69%)
     9.428463989          3,014,196      L1-icache-load-misses                                         (39.69%)
     9.428463989         67,179,495      L1-dcache-loads                                               (39.69%)
     9.428463989          1,246,583      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.69%)
     9.428463989            137,740      L2-loads                                                      (31.75%)
     9.428463989              5,161      L2-load-misses            #    3.95% of all LL-cache accesses  (35.83%)
     9.428463989            123,545      LLC-loads                                                     (36.50%)
     9.428463989              5,650      LLC-load-misses           #    4.32% of all LL-cache accesses  (36.49%)
     9.478943286         98,303,139      mem_inst_retired.any                                          (36.62%)
     9.478943286         53,701,094      branch-instructions                                           (36.61%)
     9.478943286            295,133      branch-misses             #    0.55% of all branches          (31.69%)
     9.478943286        230,775,973      instructions              #    1.77  insn per cycle           (39.62%)
     9.478943286        130,563,568      cycles                                                        (39.62%)
     9.478943286          2,778,476      L1-icache-load-misses                                         (39.62%)
     9.478943286         64,782,045      L1-dcache-loads                                               (39.62%)
     9.478943286          1,305,679      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.62%)
     9.478943286            142,720      L2-loads                                                      (31.69%)
     9.478943286              4,653      L2-load-misses            #    3.42% of all LL-cache accesses  (31.69%)
     9.478943286            129,498      LLC-loads                                                     (36.61%)
     9.478943286              4,326      LLC-load-misses           #    3.18% of all LL-cache accesses  (36.61%)
     9.529329414         99,673,407      mem_inst_retired.any                                          (36.49%)
     9.529329414         50,706,679      branch-instructions                                           (36.49%)
     9.529329414            252,561      branch-misses             #    0.50% of all branches          (34.13%)
     9.529329414        205,740,592      instructions              #    1.58  insn per cycle           (42.07%)
     9.529329414        130,300,117      cycles                                                        (39.69%)
     9.529329414          2,679,123      L1-icache-load-misses                                         (39.69%)
     9.529329414         58,173,505      L1-dcache-loads                                               (39.69%)
     9.529329414          1,372,393      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.69%)
     9.529329414            176,668      L2-loads                                                      (31.76%)
     9.529329414              4,795      L2-load-misses            #    2.99% of all LL-cache accesses  (31.76%)
     9.529329414            144,451      LLC-loads                                                     (34.10%)
     9.529329414              5,075      LLC-load-misses           #    3.16% of all LL-cache accesses  (36.49%)
     9.579795229         85,125,879      mem_inst_retired.any                                          (36.59%)
     9.579795229         43,407,667      branch-instructions                                           (36.59%)
     9.579795229            239,381      branch-misses             #    0.55% of all branches          (36.59%)
     9.579795229        205,225,677      instructions              #    1.57  insn per cycle           (44.52%)
     9.579795229        130,539,482      cycles                                                        (39.63%)
     9.579795229          2,206,580      L1-icache-load-misses                                         (39.63%)
     9.579795229         70,913,922      L1-dcache-loads                                               (39.63%)
     9.579795229          1,191,144      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.63%)
     9.579795229            161,811      L2-loads                                                      (31.71%)
     9.579795229              4,799      L2-load-misses            #    2.56% of all LL-cache accesses  (31.71%)
     9.579795229            213,690      LLC-loads                                                     (31.70%)
     9.579795229              5,036      LLC-load-misses           #    2.68% of all LL-cache accesses  (36.59%)
     9.630248929         98,923,132      mem_inst_retired.any                                          (36.56%)
     9.630248929         48,963,457      branch-instructions                                           (36.58%)
     9.630248929            232,211      branch-misses             #    0.47% of all branches          (36.58%)
     9.630248929        190,348,799      instructions              #    1.46  insn per cycle           (44.51%)
     9.630248929        130,410,232      cycles                                                        (43.86%)
     9.630248929          2,705,555      L1-icache-load-misses                                         (39.65%)
     9.630248929         72,116,876      L1-dcache-loads                                               (39.65%)
     9.630248929          1,234,340      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.65%)
     9.630248929            143,729      L2-loads                                                      (31.72%)
     9.630248929              5,214      L2-load-misses            #    3.04% of all LL-cache accesses  (31.70%)
     9.630248929            199,070      LLC-loads                                                     (31.70%)
     9.630248929              6,088      LLC-load-misses           #    3.55% of all LL-cache accesses  (32.34%)
     9.680713423         87,389,611      mem_inst_retired.any                                          (35.45%)
     9.680713423         42,979,550      branch-instructions                                           (36.58%)
     9.680713423            245,744      branch-misses             #    0.57% of all branches          (36.58%)
     9.680713423        177,142,267      instructions              #    1.36  insn per cycle           (44.51%)
     9.680713423        130,425,791      cycles                                                        (44.51%)
     9.680713423          2,701,587      L1-icache-load-misses                                         (40.79%)
     9.680713423         71,814,792      L1-dcache-loads                                               (39.64%)
     9.680713423          1,240,677      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.64%)
     9.680713423            135,503      L2-loads                                                      (31.71%)
     9.680713423              3,680      L2-load-misses            #    2.30% of all LL-cache accesses  (31.71%)
     9.680713423            184,986      LLC-loads                                                     (31.71%)
     9.680713423              3,919      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.71%)
     9.731175643         83,179,953      mem_inst_retired.any                                          (31.71%)
     9.731175643         43,676,491      branch-instructions                                           (36.59%)
     9.731175643            270,465      branch-misses             #    0.62% of all branches          (36.59%)
     9.731175643        177,029,961      instructions              #    1.36  insn per cycle           (44.52%)
     9.731175643        130,517,942      cycles                                                        (44.51%)
     9.731175643          2,102,657      L1-icache-load-misses                                         (44.51%)
     9.731175643         53,971,811      L1-dcache-loads                                               (39.63%)
     9.731175643          1,264,620      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.63%)
     9.731175643            146,389      L2-loads                                                      (31.71%)
     9.731175643              4,503      L2-load-misses            #    2.91% of all LL-cache accesses  (31.71%)
     9.731175643            162,703      LLC-loads                                                     (31.71%)
     9.731175643              4,500      LLC-load-misses           #    2.91% of all LL-cache accesses  (31.71%)
     9.781627545        134,538,090      mem_inst_retired.any                                          (31.72%)
     9.781627545         65,696,098      branch-instructions                                           (33.62%)
     9.781627545            287,602      branch-misses             #    0.44% of all branches          (36.56%)
     9.781627545        262,260,544      instructions              #    2.01  insn per cycle           (44.49%)
     9.781627545        130,372,893      cycles                                                        (44.49%)
     9.781627545          1,987,372      L1-icache-load-misses                                         (44.49%)
     9.781627545         67,683,401      L1-dcache-loads                                               (42.62%)
     9.781627545          1,193,756      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.65%)
     9.781627545            141,132      L2-loads                                                      (31.72%)
     9.781627545              4,703      L2-load-misses            #    3.54% of all LL-cache accesses  (31.72%)
     9.781627545            124,891      LLC-loads                                                     (31.72%)
     9.781627545              6,027      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.72%)
     9.832082251         89,464,764      mem_inst_retired.any                                          (31.71%)
     9.832082251         48,037,502      branch-instructions                                           (31.71%)
     9.832082251            267,410      branch-misses             #    0.56% of all branches          (36.58%)
     9.832082251        200,354,997      instructions              #    1.54  insn per cycle           (44.51%)
     9.832082251        130,522,380      cycles                                                        (44.50%)
     9.832082251          2,777,485      L1-icache-load-misses                                         (44.51%)
     9.832082251         63,744,341      L1-dcache-loads                                               (44.51%)
     9.832082251          1,366,718      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.64%)
     9.832082251            151,618      L2-loads                                                      (31.72%)
     9.832082251              7,530      L2-load-misses            #    5.22% of all LL-cache accesses  (31.71%)
     9.832082251            136,982      LLC-loads                                                     (31.71%)
     9.832082251              6,007      LLC-load-misses           #    4.16% of all LL-cache accesses  (31.71%)
     9.882545856         84,263,401      mem_inst_retired.any                                          (31.70%)
     9.882545856         48,164,042      branch-instructions                                           (31.71%)
     9.882545856            255,415      branch-misses             #    0.53% of all branches          (31.81%)
     9.882545856        224,299,693      instructions              #    1.72  insn per cycle           (44.51%)
     9.882545856        130,474,320      cycles                                                        (44.51%)
     9.882545856          2,190,432      L1-icache-load-misses                                         (44.51%)
     9.882545856         66,888,315      L1-dcache-loads                                               (44.51%)
     9.882545856          1,347,752      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.44%)
     9.882545856            189,021      L2-loads                                                      (31.71%)
     9.882545856              6,056      L2-load-misses            #    3.22% of all LL-cache accesses  (31.70%)
     9.882545856            187,593      LLC-loads                                                     (31.70%)
     9.882545856              3,580      LLC-load-misses           #    1.90% of all LL-cache accesses  (31.70%)
     9.933011927         99,440,557      mem_inst_retired.any                                          (31.70%)
     9.933011927         43,451,356      branch-instructions                                           (31.70%)
     9.933011927            223,050      branch-misses             #    0.51% of all branches          (31.70%)
     9.933011927        178,711,012      instructions              #    1.37  insn per cycle           (42.77%)
     9.933011927        130,529,671      cycles                                                        (44.52%)
     9.933011927          2,857,102      L1-icache-load-misses                                         (44.52%)
     9.933011927         58,635,064      L1-dcache-loads                                               (44.53%)
     9.933011927          1,292,823      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (44.53%)
     9.933011927            173,146      L2-loads                                                      (31.71%)
     9.933011927              6,005      L2-load-misses            #    3.79% of all LL-cache accesses  (31.70%)
     9.933011927            143,538      LLC-loads                                                     (31.70%)
     9.933011927              5,098      LLC-load-misses           #    3.22% of all LL-cache accesses  (31.70%)
     9.983480777        103,088,704      mem_inst_retired.any                                          (31.70%)
     9.983480777         51,222,383      branch-instructions                                           (31.70%)
     9.983480777            246,161      branch-misses             #    0.48% of all branches          (31.69%)
     9.983480777        191,001,813      instructions              #    1.46  insn per cycle           (39.62%)
     9.983480777        130,538,271      cycles                                                        (44.52%)
     9.983480777          2,960,000      L1-icache-load-misses                                         (44.52%)
     9.983480777         62,374,145      L1-dcache-loads                                               (44.51%)
     9.983480777          1,362,503      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.51%)
     9.983480777            157,677      L2-loads                                                      (31.71%)
     9.983480777              2,481      L2-load-misses            #    1.53% of all LL-cache accesses  (31.71%)
     9.983480777            166,164      LLC-loads                                                     (31.72%)
     9.983480777              4,863      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.71%)
    10.033932423         97,696,188      mem_inst_retired.any                                          (31.72%)
    10.033932423         54,577,351      branch-instructions                                           (31.71%)
    10.033932423            267,888      branch-misses             #    0.49% of all branches          (31.72%)
    10.033932423        215,550,112      instructions              #    1.65  insn per cycle           (39.64%)
    10.033932423        130,456,134      cycles                                                        (40.93%)
    10.033932423          2,697,559      L1-icache-load-misses                                         (44.50%)
    10.033932423         66,952,446      L1-dcache-loads                                               (44.50%)
    10.033932423          1,216,421      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (44.49%)
    10.033932423            102,203      L2-loads                                                      (35.30%)
    10.033932423              5,912      L2-load-misses            #    5.03% of all LL-cache accesses  (31.71%)
    10.033932423            132,906      LLC-loads                                                     (31.72%)
    10.033932423              3,017      LLC-load-misses           #    2.57% of all LL-cache accesses  (31.72%)
    10.084378914        114,718,121      mem_inst_retired.any                                          (31.72%)
    10.084378914         51,545,209      branch-instructions                                           (31.72%)
    10.084378914            235,608      branch-misses             #    0.46% of all branches          (31.72%)
    10.084378914        191,552,632      instructions              #    1.47  insn per cycle           (39.65%)
    10.084378914        130,432,200      cycles                                                        (39.64%)
    10.084378914          2,517,806      L1-icache-load-misses                                         (44.01%)
    10.084378914         65,287,284      L1-dcache-loads                                               (44.49%)
    10.084378914          1,403,925      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.49%)
    10.084378914            171,993      L2-loads                                                      (36.56%)
    10.084378914              3,801      L2-load-misses            #    2.28% of all LL-cache accesses  (32.22%)
    10.084378914            161,523      LLC-loads                                                     (31.72%)
    10.084378914              4,949      LLC-load-misses           #    2.97% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    10.134839413        109,549,527      mem_inst_retired.any                                          (31.71%)
    10.134839413         54,507,041      branch-instructions                                           (31.70%)
    10.134839413            257,514      branch-misses             #    0.47% of all branches          (31.70%)
    10.134839413        211,867,564      instructions              #    1.62  insn per cycle           (39.63%)
    10.134839413        130,474,127      cycles                                                        (39.63%)
    10.134839413          2,851,972      L1-icache-load-misses                                         (39.63%)
    10.134839413         57,617,368      L1-dcache-loads                                               (44.51%)
    10.134839413          1,320,744      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (44.51%)
    10.134839413            159,277      L2-loads                                                      (36.59%)
    10.134839413              3,342      L2-load-misses            #    1.98% of all LL-cache accesses  (36.59%)
    10.134839413            178,089      LLC-loads                                                     (31.71%)
    10.134839413              5,121      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.71%)
    10.185324331         90,184,126      mem_inst_retired.any                                          (31.69%)
    10.185324331         44,003,277      branch-instructions                                           (31.69%)
    10.185324331            222,549      branch-misses             #    0.51% of all branches          (31.69%)
    10.185324331        181,221,645      instructions              #    1.39  insn per cycle           (39.62%)
    10.185324331        130,582,123      cycles                                                        (39.62%)
    10.185324331          2,589,079      L1-icache-load-misses                                         (39.62%)
    10.185324331         71,155,807      L1-dcache-loads                                               (42.18%)
    10.185324331          1,144,827      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (44.54%)
    10.185324331            132,799      L2-loads                                                      (36.61%)
    10.185324331              5,593      L2-load-misses            #    4.10% of all LL-cache accesses  (36.61%)
    10.185324331            140,301      LLC-loads                                                     (34.07%)
    10.185324331              3,793      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.69%)
    10.235813632        115,337,605      mem_inst_retired.any                                          (31.69%)
    10.235813632         59,519,645      branch-instructions                                           (31.69%)
    10.235813632            258,710      branch-misses             #    0.43% of all branches          (31.68%)
    10.235813632        207,824,948      instructions              #    1.59  insn per cycle           (39.60%)
    10.235813632        130,569,947      cycles                                                        (39.61%)
    10.235813632          2,714,113      L1-icache-load-misses                                         (39.61%)
    10.235813632         70,184,432      L1-dcache-loads                                               (39.61%)
    10.235813632          1,201,329      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.54%)
    10.235813632            137,055      L2-loads                                                      (36.63%)
    10.235813632              4,267      L2-load-misses            #    3.01% of all LL-cache accesses  (36.63%)
    10.235813632            146,393      LLC-loads                                                     (36.63%)
    10.235813632              7,607      LLC-load-misses           #    5.37% of all LL-cache accesses  (31.69%)
    10.286266589        105,634,712      mem_inst_retired.any                                          (31.72%)
    10.286266589         54,032,427      branch-instructions                                           (31.72%)
    10.286266589            266,761      branch-misses             #    0.49% of all branches          (31.71%)
    10.286266589        198,556,064      instructions              #    1.52  insn per cycle           (39.64%)
    10.286266589        130,458,693      cycles                                                        (39.64%)
    10.286266589          2,729,265      L1-icache-load-misses                                         (39.64%)
    10.286266589         64,281,489      L1-dcache-loads                                               (39.64%)
    10.286266589          1,277,039      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (40.26%)
    10.286266589            134,393      L2-loads                                                      (36.57%)
    10.286266589              4,626      L2-load-misses            #    3.28% of all LL-cache accesses  (36.57%)
    10.286266589            147,310      LLC-loads                                                     (36.58%)
    10.286266589              4,361      LLC-load-misses           #    3.10% of all LL-cache accesses  (35.98%)
    10.336724717         90,124,514      mem_inst_retired.any                                          (32.87%)
    10.336724717         52,606,978      branch-instructions                                           (31.71%)
    10.336724717            262,915      branch-misses             #    0.50% of all branches          (31.71%)
    10.336724717        214,298,727      instructions              #    1.64  insn per cycle           (39.63%)
    10.336724717        130,500,548      cycles                                                        (39.64%)
    10.336724717          2,546,690      L1-icache-load-misses                                         (39.63%)
    10.336724717         57,360,102      L1-dcache-loads                                               (39.64%)
    10.336724717          1,390,792      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.64%)
    10.336724717            181,054      L2-loads                                                      (35.40%)
    10.336724717              4,746      L2-load-misses            #    2.74% of all LL-cache accesses  (36.58%)
    10.336724717            165,245      LLC-loads                                                     (36.58%)
    10.336724717              3,803      LLC-load-misses           #    2.20% of all LL-cache accesses  (36.57%)
    10.387162353         95,750,410      mem_inst_retired.any                                          (36.56%)
    10.387162353         47,523,026      branch-instructions                                           (31.72%)
    10.387162353            293,908      branch-misses             #    0.62% of all branches          (31.72%)
    10.387162353        198,670,311      instructions              #    1.52  insn per cycle           (39.65%)
    10.387162353        130,443,994      cycles                                                        (39.65%)
    10.387162353          2,693,216      L1-icache-load-misses                                         (39.65%)
    10.387162353         60,998,346      L1-dcache-loads                                               (39.65%)
    10.387162353          1,345,890      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.65%)
    10.387162353            189,552      L2-loads                                                      (31.72%)
    10.387162353              4,575      L2-load-misses            #    2.65% of all LL-cache accesses  (36.56%)
    10.387162353            156,133      LLC-loads                                                     (36.57%)
    10.387162353              4,422      LLC-load-misses           #    2.56% of all LL-cache accesses  (36.56%)
    10.437499406         91,883,708      mem_inst_retired.any                                          (36.42%)
    10.437499406         43,236,654      branch-instructions                                           (34.50%)
    10.437499406            267,398      branch-misses             #    0.62% of all branches          (31.78%)
    10.437499406        209,432,727      instructions              #    1.61  insn per cycle           (39.73%)
    10.437499406        130,093,741      cycles                                                        (39.72%)
    10.437499406          2,246,905      L1-icache-load-misses                                         (39.73%)
    10.437499406         65,054,368      L1-dcache-loads                                               (39.73%)
    10.437499406          1,231,796      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.74%)
    10.437499406            195,382      L2-loads                                                      (31.79%)
    10.437499406              5,818      L2-load-misses            #    3.25% of all LL-cache accesses  (33.70%)
    10.437499406            162,394      LLC-loads                                                     (36.43%)
    10.437499406              6,440      LLC-load-misses           #    3.60% of all LL-cache accesses  (36.43%)
    10.487963135        100,493,508      mem_inst_retired.any                                          (36.59%)
    10.487963135         50,190,291      branch-instructions                                           (36.59%)
    10.487963135            250,250      branch-misses             #    0.50% of all branches          (31.70%)
    10.487963135        192,966,538      instructions              #    1.48  insn per cycle           (39.63%)
    10.487963135        130,497,429      cycles                                                        (39.62%)
    10.487963135          1,681,079      L1-icache-load-misses                                         (39.62%)
    10.487963135         60,766,347      L1-dcache-loads                                               (39.63%)
    10.487963135          1,808,915      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.62%)
    10.487963135            194,555      L2-loads                                                      (31.71%)
    10.487963135              4,283      L2-load-misses            #    2.52% of all LL-cache accesses  (31.71%)
    10.487963135            145,388      LLC-loads                                                     (36.60%)
    10.487963135              4,472      LLC-load-misses           #    2.63% of all LL-cache accesses  (36.60%)
    10.538304623        102,298,074      mem_inst_retired.any                                          (36.43%)
    10.538304623         48,802,790      branch-instructions                                           (36.43%)
    10.538304623            226,617      branch-misses             #    0.46% of all branches          (36.11%)
    10.538304623        193,587,924      instructions              #    1.49  insn per cycle           (44.05%)
    10.538304623        130,120,277      cycles                                                        (39.72%)
    10.538304623          2,534,524      L1-icache-load-misses                                         (39.72%)
    10.538304623         64,729,894      L1-dcache-loads                                               (39.72%)
    10.538304623          1,244,542      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.72%)
    10.538304623            141,961      L2-loads                                                      (31.79%)
    10.538304623              3,434      L2-load-misses            #    2.39% of all LL-cache accesses  (31.79%)
    10.538304623            145,138      LLC-loads                                                     (32.09%)
    10.538304623              5,790      LLC-load-misses           #    4.03% of all LL-cache accesses  (36.44%)
    10.588746039        107,979,407      mem_inst_retired.any                                          (36.56%)
    10.588746039         52,582,820      branch-instructions                                           (36.56%)
    10.588746039            240,804      branch-misses             #    0.46% of all branches          (36.56%)
    10.588746039        195,065,872      instructions              #    1.50  insn per cycle           (44.49%)
    10.588746039        130,409,281      cycles                                                        (40.88%)
    10.588746039          2,524,753      L1-icache-load-misses                                         (39.65%)
    10.588746039         72,014,198      L1-dcache-loads                                               (39.65%)
    10.588746039          1,212,522      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.65%)
    10.588746039            106,289      L2-loads                                                      (31.72%)
    10.588746039              3,798      L2-load-misses            #    3.16% of all LL-cache accesses  (31.72%)
    10.588746039            134,168      LLC-loads                                                     (31.72%)
    10.588746039              6,186      LLC-load-misses           #    5.15% of all LL-cache accesses  (35.32%)
    10.639228513        104,709,157      mem_inst_retired.any                                          (36.62%)
    10.639228513         54,092,501      branch-instructions                                           (36.62%)
    10.639228513            234,490      branch-misses             #    0.43% of all branches          (36.62%)
    10.639228513        190,997,463      instructions              #    1.46  insn per cycle           (44.55%)
    10.639228513        130,445,904      cycles                                                        (44.51%)
    10.639228513          2,702,195      L1-icache-load-misses                                         (39.59%)
    10.639228513         69,693,068      L1-dcache-loads                                               (39.60%)
    10.639228513          1,195,643      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.60%)
    10.639228513            142,170      L2-loads                                                      (31.71%)
    10.639228513              4,484      L2-load-misses            #    3.07% of all LL-cache accesses  (31.71%)
    10.639228513            150,237      LLC-loads                                                     (31.71%)
    10.639228513              8,232      LLC-load-misses           #    5.63% of all LL-cache accesses  (31.71%)
    10.689693663        107,854,933      mem_inst_retired.any                                          (33.51%)
    10.689693663         51,918,022      branch-instructions                                           (36.59%)
    10.689693663            245,358      branch-misses             #    0.47% of all branches          (36.59%)
    10.689693663        188,289,001      instructions              #    1.44  insn per cycle           (44.52%)
    10.689693663        130,468,201      cycles                                                        (44.52%)
    10.689693663          2,745,078      L1-icache-load-misses                                         (42.76%)
    10.689693663         67,323,499      L1-dcache-loads                                               (39.63%)
    10.689693663          1,205,891      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.63%)
    10.689693663            136,480      L2-loads                                                      (31.69%)
    10.689693663              3,657      L2-load-misses            #    2.46% of all LL-cache accesses  (31.69%)
    10.689693663            160,909      LLC-loads                                                     (31.69%)
    10.689693663              5,604      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.69%)
    10.740159709        104,883,031      mem_inst_retired.any                                          (31.70%)
    10.740159709         46,770,947      branch-instructions                                           (36.54%)
    10.740159709            230,796      branch-misses             #    0.49% of all branches          (36.59%)
    10.740159709        182,442,406      instructions              #    1.40  insn per cycle           (44.51%)
    10.740159709        130,474,285      cycles                                                        (44.51%)
    10.740159709          2,650,557      L1-icache-load-misses                                         (44.51%)
    10.740159709         67,143,380      L1-dcache-loads                                               (39.70%)
    10.740159709          1,710,229      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.64%)
    10.740159709            220,221      L2-loads                                                      (31.71%)
    10.740159709              4,461      L2-load-misses            #    2.22% of all LL-cache accesses  (31.71%)
    10.740159709            182,459      LLC-loads                                                     (31.71%)
    10.740159709              6,779      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.71%)
    10.790634381         77,958,056      mem_inst_retired.any                                          (31.70%)
    10.790634381         46,779,953      branch-instructions                                           (31.70%)
    10.790634381            250,903      branch-misses             #    0.54% of all branches          (36.60%)
    10.790634381        198,881,239      instructions              #    1.52  insn per cycle           (44.53%)
    10.790634381        130,591,738      cycles                                                        (44.53%)
    10.790634381          2,604,122      L1-icache-load-misses                                         (44.53%)
    10.790634381         71,346,474      L1-dcache-loads                                               (44.53%)
    10.790634381          1,351,587      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.62%)
    10.790634381            116,295      L2-loads                                                      (31.70%)
    10.790634381              4,953      L2-load-misses            #    3.75% of all LL-cache accesses  (31.70%)
    10.790634381            148,080      LLC-loads                                                     (31.70%)
    10.790634381              3,754      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.70%)
    10.840989352         82,226,365      mem_inst_retired.any                                          (31.95%)
    10.840989352         39,217,994      branch-instructions                                           (31.95%)
    10.840989352            235,258      branch-misses             #    0.60% of all branches          (34.95%)
    10.840989352        181,731,008      instructions              #    1.40  insn per cycle           (44.63%)
    10.840989352        129,439,905      cycles                                                        (44.63%)
    10.840989352          2,566,685      L1-icache-load-misses                                         (44.64%)
    10.840989352         59,766,114      L1-dcache-loads                                               (44.08%)
    10.840989352          1,241,215      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (41.11%)
    10.840989352            156,190      L2-loads                                                      (31.40%)
    10.840989352              7,701      L2-load-misses            #    4.93% of all LL-cache accesses  (31.40%)
    10.840989352            155,961      LLC-loads                                                     (31.95%)
    10.840989352              4,923      LLC-load-misses           #    3.15% of all LL-cache accesses  (31.95%)
    10.891315027        107,976,589      mem_inst_retired.any                                          (31.79%)
    10.891315027         47,207,132      branch-instructions                                           (31.79%)
    10.891315027            220,878      branch-misses             #    0.47% of all branches          (31.79%)
    10.891315027        180,415,735      instructions              #    1.39  insn per cycle           (44.36%)
    10.891315027        130,175,794      cycles                                                        (44.36%)
    10.891315027          2,755,161      L1-icache-load-misses                                         (44.36%)
    10.891315027         63,153,398      L1-dcache-loads                                               (44.36%)
    10.891315027          1,360,656      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.37%)
    10.891315027            161,414      L2-loads                                                      (31.79%)
    10.891315027              6,189      L2-load-misses            #    4.09% of all LL-cache accesses  (31.80%)
    10.891315027            141,406      LLC-loads                                                     (31.79%)
    10.891315027              7,788      LLC-load-misses           #    5.14% of all LL-cache accesses  (31.79%)
    10.941789251        105,825,179      mem_inst_retired.any                                          (31.69%)
    10.941789251         53,739,772      branch-instructions                                           (31.69%)
    10.941789251            249,096      branch-misses             #    0.46% of all branches          (31.70%)
    10.941789251        197,762,782      instructions              #    1.52  insn per cycle           (41.24%)
    10.941789251        130,507,388      cycles                                                        (44.52%)
    10.941789251          2,617,480      L1-icache-load-misses                                         (44.53%)
    10.941789251         66,427,418      L1-dcache-loads                                               (44.53%)
    10.941789251          1,314,381      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.53%)
    10.941789251            142,070      L2-loads                                                      (31.70%)
    10.941789251              5,277      L2-load-misses            #    3.48% of all LL-cache accesses  (31.70%)
    10.941789251            160,872      LLC-loads                                                     (31.70%)
    10.941789251              7,308      LLC-load-misses           #    4.82% of all LL-cache accesses  (31.70%)
    10.992224740         88,615,807      mem_inst_retired.any                                          (31.73%)
    10.992224740         49,341,081      branch-instructions                                           (31.73%)
    10.992224740            269,311      branch-misses             #    0.55% of all branches          (31.73%)
    10.992224740        208,797,134      instructions              #    1.60  insn per cycle           (39.65%)
    10.992224740        130,404,858      cycles                                                        (44.30%)
    10.992224740          2,569,101      L1-icache-load-misses                                         (44.48%)
    10.992224740         61,208,183      L1-dcache-loads                                               (44.48%)
    10.992224740          1,316,909      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.48%)
    10.992224740            150,804      L2-loads                                                      (31.92%)
    10.992224740             10,276      L2-load-misses            #    7.57% of all LL-cache accesses  (31.72%)
    10.992224740            120,734      LLC-loads                                                     (31.72%)
    10.992224740              6,067      LLC-load-misses           #    4.47% of all LL-cache accesses  (31.73%)
    11.042708452         79,662,984      mem_inst_retired.any                                          (31.69%)
    11.042708452         41,093,543      branch-instructions                                           (31.69%)
    11.042708452            238,244      branch-misses             #    0.58% of all branches          (31.69%)
    11.042708452        200,515,615      instructions              #    1.54  insn per cycle           (39.61%)
    11.042708452        130,526,263      cycles                                                        (39.61%)
    11.042708452          2,260,157      L1-icache-load-misses                                         (44.54%)
    11.042708452         74,442,542      L1-dcache-loads                                               (44.54%)
    11.042708452          1,225,715      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (44.53%)
    11.042708452            106,660      L2-loads                                                      (36.62%)
    11.042708452              8,286      L2-load-misses            #    7.45% of all LL-cache accesses  (31.69%)
    11.042708452            115,789      LLC-loads                                                     (31.70%)
    11.042708452              4,991      LLC-load-misses           #    4.49% of all LL-cache accesses  (31.70%)
    11.093172691        112,650,573      mem_inst_retired.any                                          (31.70%)
    11.093172691         50,940,353      branch-instructions                                           (31.70%)
    11.093172691            238,671      branch-misses             #    0.47% of all branches          (31.71%)
    11.093172691        184,565,124      instructions              #    1.41  insn per cycle           (39.63%)
    11.093172691        130,507,978      cycles                                                        (39.64%)
    11.093172691          2,736,875      L1-icache-load-misses                                         (42.46%)
    11.093172691         65,422,395      L1-dcache-loads                                               (44.52%)
    11.093172691          1,480,749      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (44.51%)
    11.093172691            195,670      L2-loads                                                      (36.58%)
    11.093172691              7,675      L2-load-misses            #    4.03% of all LL-cache accesses  (33.78%)
    11.093172691            185,355      LLC-loads                                                     (31.71%)
    11.093172691              6,686      LLC-load-misses           #    3.51% of all LL-cache accesses  (31.70%)
    11.143496316        100,398,316      mem_inst_retired.any                                          (31.78%)
    11.143496316         55,003,078      branch-instructions                                           (31.78%)
    11.143496316            260,719      branch-misses             #    0.47% of all branches          (31.77%)
    11.143496316        210,528,075      instructions              #    1.62  insn per cycle           (39.72%)
    11.143496316        130,076,068      cycles                                                        (39.72%)
    11.143496316          2,638,458      L1-icache-load-misses                                         (39.74%)
    11.143496316         59,528,293      L1-dcache-loads                                               (44.38%)
    11.143496316          1,287,048      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (44.39%)
    11.143496316            126,319      L2-loads                                                      (36.44%)
    11.143496316              5,842      L2-load-misses            #    4.01% of all LL-cache accesses  (36.44%)
    11.143496316            165,121      LLC-loads                                                     (31.79%)
    11.143496316              4,900      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.80%)
    11.193966041         82,232,155      mem_inst_retired.any                                          (31.71%)
    11.193966041         46,134,910      branch-instructions                                           (31.71%)
    11.193966041            266,565      branch-misses             #    0.58% of all branches          (31.71%)
    11.193966041        197,918,329      instructions              #    1.52  insn per cycle           (39.63%)
    11.193966041        130,476,586      cycles                                                        (39.63%)
    11.193966041          2,907,843      L1-icache-load-misses                                         (39.64%)
    11.193966041         66,686,825      L1-dcache-loads                                               (40.88%)
    11.193966041          1,369,709      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (44.51%)
    11.193966041            167,489      L2-loads                                                      (36.58%)
    11.193966041              7,166      L2-load-misses            #    4.46% of all LL-cache accesses  (36.57%)
    11.193966041            153,768      LLC-loads                                                     (35.35%)
    11.193966041              3,645      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.71%)
    11.244296307         78,160,041      mem_inst_retired.any                                          (31.79%)
    11.244296307         39,768,246      branch-instructions                                           (31.79%)
    11.244296307            218,007      branch-misses             #    0.55% of all branches          (31.79%)
    11.244296307        167,501,458      instructions              #    1.29  insn per cycle           (39.73%)
    11.244296307        130,172,747      cycles                                                        (39.74%)
    11.244296307          2,628,428      L1-icache-load-misses                                         (39.74%)
    11.244296307         69,315,811      L1-dcache-loads                                               (39.74%)
    11.244296307          1,199,155      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.04%)
    11.244296307            128,696      L2-loads                                                      (36.42%)
    11.244296307              2,808      L2-load-misses            #    2.13% of all LL-cache accesses  (36.42%)
    11.244296307            135,532      LLC-loads                                                     (36.42%)
    11.244296307              3,476      LLC-load-misses           #    2.63% of all LL-cache accesses  (32.13%)
    11.294718868        113,202,708      mem_inst_retired.any                                          (31.73%)
    11.294718868         59,466,513      branch-instructions                                           (31.73%)
    11.294718868            268,060      branch-misses             #    0.45% of all branches          (31.73%)
    11.294718868        231,562,209      instructions              #    1.78  insn per cycle           (39.66%)
    11.294718868        130,419,896      cycles                                                        (39.66%)
    11.294718868          2,784,738      L1-icache-load-misses                                         (39.66%)
    11.294718868         61,907,099      L1-dcache-loads                                               (39.66%)
    11.294718868          1,504,452      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.66%)
    11.294718868            177,831      L2-loads                                                      (36.54%)
    11.294718868              5,520      L2-load-misses            #    3.22% of all LL-cache accesses  (36.54%)
    11.294718868            165,257      LLC-loads                                                     (36.54%)
    11.294718868              5,018      LLC-load-misses           #    2.93% of all LL-cache accesses  (36.55%)
    11.345236055         79,698,748      mem_inst_retired.any                                          (33.86%)
    11.345236055         39,895,976      branch-instructions                                           (31.68%)
    11.345236055            243,761      branch-misses             #    0.61% of all branches          (31.68%)
    11.345236055        166,213,932      instructions              #    1.27  insn per cycle           (39.60%)
    11.345236055        130,553,092      cycles                                                        (39.60%)
    11.345236055          2,138,371      L1-icache-load-misses                                         (39.60%)
    11.345236055         58,998,197      L1-dcache-loads                                               (39.60%)
    11.345236055          1,414,998      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (39.60%)
    11.345236055            142,761      L2-loads                                                      (34.44%)
    11.345236055              7,560      L2-load-misses            #    5.34% of all LL-cache accesses  (36.64%)
    11.345236055            140,253      LLC-loads                                                     (36.64%)
    11.345236055              7,501      LLC-load-misses           #    5.30% of all LL-cache accesses  (36.63%)
#           time             counts unit events
    11.395703126         90,852,832      mem_inst_retired.any                                          (36.61%)
    11.395703126         47,438,927      branch-instructions                                           (31.71%)
    11.395703126            256,436      branch-misses             #    0.54% of all branches          (31.71%)
    11.395703126        232,434,183      instructions              #    1.78  insn per cycle           (39.64%)
    11.395703126        130,480,970      cycles                                                        (39.60%)
    11.395703126          2,125,721      L1-icache-load-misses                                         (39.61%)
    11.395703126         71,539,767      L1-dcache-loads                                               (39.60%)
    11.395703126          1,526,907      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.60%)
    11.395703126            202,883      L2-loads                                                      (31.71%)
    11.395703126              2,174      L2-load-misses            #    1.08% of all LL-cache accesses  (36.61%)
    11.395703126            199,489      LLC-loads                                                     (36.61%)
    11.395703126              2,520      LLC-load-misses           #    1.25% of all LL-cache accesses  (36.62%)
    11.446224010        106,207,398      mem_inst_retired.any                                          (36.66%)
    11.446224010         56,317,484      branch-instructions                                           (35.81%)
    11.446224010            307,872      branch-misses             #    0.55% of all branches          (31.67%)
    11.446224010        239,194,067      instructions              #    1.83  insn per cycle           (39.58%)
    11.446224010        130,626,147      cycles                                                        (39.58%)
    11.446224010          2,407,690      L1-icache-load-misses                                         (39.58%)
    11.446224010         64,066,200      L1-dcache-loads                                               (39.59%)
    11.446224010          1,399,865      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.59%)
    11.446224010            160,342      L2-loads                                                      (31.67%)
    11.446224010              3,132      L2-load-misses            #    1.91% of all LL-cache accesses  (32.50%)
    11.446224010            168,015      LLC-loads                                                     (36.66%)
    11.446224010              5,785      LLC-load-misses           #    3.52% of all LL-cache accesses  (36.66%)
    11.496670901        106,995,984      mem_inst_retired.any                                          (36.56%)
    11.496670901         53,483,819      branch-instructions                                           (36.56%)
    11.496670901            240,019      branch-misses             #    0.45% of all branches          (32.78%)
    11.496670901        203,175,227      instructions              #    1.56  insn per cycle           (40.71%)
    11.496670901        130,423,783      cycles                                                        (39.65%)
    11.496670901          2,877,693      L1-icache-load-misses                                         (39.65%)
    11.496670901         59,510,071      L1-dcache-loads                                               (39.65%)
    11.496670901          1,345,178      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.65%)
    11.496670901            129,050      L2-loads                                                      (31.72%)
    11.496670901              7,077      L2-load-misses            #    5.98% of all LL-cache accesses  (31.72%)
    11.496670901            107,672      LLC-loads                                                     (35.48%)
    11.496670901              5,531      LLC-load-misses           #    4.67% of all LL-cache accesses  (36.56%)
    11.547128121         92,694,918      mem_inst_retired.any                                          (36.59%)
    11.547128121         46,103,467      branch-instructions                                           (36.59%)
    11.547128121            228,524      branch-misses             #    0.50% of all branches          (36.59%)
    11.547128121        201,747,817      instructions              #    1.55  insn per cycle           (44.51%)
    11.547128121        130,462,204      cycles                                                        (39.63%)
    11.547128121          2,234,120      L1-icache-load-misses                                         (39.63%)
    11.547128121         70,171,600      L1-dcache-loads                                               (39.63%)
    11.547128121          1,232,853      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.63%)
    11.547128121            154,101      L2-loads                                                      (31.71%)
    11.547128121              3,860      L2-load-misses            #    2.36% of all LL-cache accesses  (31.71%)
    11.547128121            173,531      LLC-loads                                                     (31.71%)
    11.547128121              5,605      LLC-load-misses           #    3.42% of all LL-cache accesses  (36.59%)
    11.597578738         87,711,367      mem_inst_retired.any                                          (36.57%)
    11.597578738         43,586,980      branch-instructions                                           (36.57%)
    11.597578738            209,484      branch-misses             #    0.48% of all branches          (36.57%)
    11.597578738        177,674,357      instructions              #    1.36  insn per cycle           (44.50%)
    11.597578738        130,410,984      cycles                                                        (42.51%)
    11.597578738          2,937,022      L1-icache-load-misses                                         (39.64%)
    11.597578738         63,869,784      L1-dcache-loads                                               (39.65%)
    11.597578738          1,353,534      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.64%)
    11.597578738            148,155      L2-loads                                                      (31.72%)
    11.597578738              5,811      L2-load-misses            #    3.87% of all LL-cache accesses  (31.72%)
    11.597578738            152,417      LLC-loads                                                     (31.71%)
    11.597578738              3,449      LLC-load-misses           #    2.29% of all LL-cache accesses  (33.69%)
    11.648057276        105,832,728      mem_inst_retired.any                                          (36.61%)
    11.648057276         53,574,966      branch-instructions                                           (36.61%)
    11.648057276            261,623      branch-misses             #    0.49% of all branches          (36.61%)
    11.648057276        221,017,642      instructions              #    1.69  insn per cycle           (44.53%)
    11.648057276        130,563,207      cycles                                                        (44.53%)
    11.648057276          2,320,476      L1-icache-load-misses                                         (39.62%)
    11.648057276         70,509,623      L1-dcache-loads                                               (39.62%)
    11.648057276          1,456,833      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.62%)
    11.648057276            179,320      L2-loads                                                      (31.70%)
    11.648057276              4,644      L2-load-misses            #    2.73% of all LL-cache accesses  (31.70%)
    11.648057276            160,954      LLC-loads                                                     (31.70%)
    11.648057276              5,719      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.70%)
    11.698544516        113,140,750      mem_inst_retired.any                                          (31.86%)
    11.698544516         54,123,239      branch-instructions                                           (36.61%)
    11.698544516            239,567      branch-misses             #    0.44% of all branches          (36.61%)
    11.698544516        204,938,793      instructions              #    1.57  insn per cycle           (44.53%)
    11.698544516        130,492,435      cycles                                                        (44.53%)
    11.698544516          2,579,383      L1-icache-load-misses                                         (44.39%)
    11.698544516         70,219,675      L1-dcache-loads                                               (39.61%)
    11.698544516          1,124,681      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.61%)
    11.698544516            108,468      L2-loads                                                      (31.69%)
    11.698544516              3,988      L2-load-misses            #    3.26% of all LL-cache accesses  (31.69%)
    11.698544516            136,345      LLC-loads                                                     (31.70%)
    11.698544516              6,044      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.70%)
    11.749013000         87,404,498      mem_inst_retired.any                                          (31.71%)
    11.749013000         40,364,481      branch-instructions                                           (34.84%)
    11.749013000            209,289      branch-misses             #    0.52% of all branches          (36.58%)
    11.749013000        160,156,824      instructions              #    1.23  insn per cycle           (44.51%)
    11.749013000        130,407,054      cycles                                                        (44.51%)
    11.749013000          3,042,658      L1-icache-load-misses                                         (44.51%)
    11.749013000         56,145,321      L1-dcache-loads                                               (41.40%)
    11.749013000          1,561,051      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.65%)
    11.749013000            193,144      L2-loads                                                      (31.71%)
    11.749013000              3,809      L2-load-misses            #    2.15% of all LL-cache accesses  (31.71%)
    11.749013000            161,969      LLC-loads                                                     (31.71%)
    11.749013000              3,899      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.70%)
    11.799812023         86,072,058      mem_inst_retired.any                                          (31.49%)
    11.799812023         40,844,797      branch-instructions                                           (31.49%)
    11.799812023            238,194      branch-misses             #    0.58% of all branches          (37.02%)
    11.799812023        191,957,445      instructions              #    1.46  insn per cycle           (44.88%)
    11.799812023        131,340,894      cycles                                                        (44.89%)
    11.799812023          2,340,053      L1-icache-load-misses                                         (44.89%)
    11.799812023         66,475,135      L1-dcache-loads                                               (44.89%)
    11.799812023          1,274,115      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.36%)
    11.799812023            163,705      L2-loads                                                      (31.49%)
    11.799812023              4,305      L2-load-misses            #    2.34% of all LL-cache accesses  (31.49%)
    11.799812023            203,748      LLC-loads                                                     (31.50%)
    11.799812023              4,877      LLC-load-misses           #    2.65% of all LL-cache accesses  (31.49%)
    11.850324355         83,138,389      mem_inst_retired.any                                          (31.68%)
    11.850324355         41,704,516      branch-instructions                                           (31.68%)
    11.850324355            232,560      branch-misses             #    0.56% of all branches          (32.30%)
    11.850324355        171,912,567      instructions              #    1.32  insn per cycle           (44.55%)
    11.850324355        130,506,709      cycles                                                        (44.55%)
    11.850324355          2,913,957      L1-icache-load-misses                                         (44.56%)
    11.850324355         55,495,044      L1-dcache-loads                                               (44.56%)
    11.850324355          1,584,940      L1-dcache-load-misses     #    2.86% of all L1-dcache accesses  (43.96%)
    11.850324355            198,542      L2-loads                                                      (31.68%)
    11.850324355              5,892      L2-load-misses            #    3.22% of all LL-cache accesses  (31.68%)
    11.850324355            167,347      LLC-loads                                                     (31.68%)
    11.850324355              4,033      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.68%)
    11.900645581        100,953,181      mem_inst_retired.any                                          (31.80%)
    11.900645581         44,378,033      branch-instructions                                           (31.79%)
    11.900645581            205,085      branch-misses             #    0.46% of all branches          (31.79%)
    11.900645581        163,975,136      instructions              #    1.26  insn per cycle           (43.34%)
    11.900645581        130,082,041      cycles                                                        (44.35%)
    11.900645581          2,859,112      L1-icache-load-misses                                         (44.35%)
    11.900645581         56,776,042      L1-dcache-loads                                               (44.35%)
    11.900645581          1,353,336      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (44.35%)
    11.900645581            134,409      L2-loads                                                      (31.80%)
    11.900645581              6,012      L2-load-misses            #    4.14% of all LL-cache accesses  (31.80%)
    11.900645581            155,907      LLC-loads                                                     (31.80%)
    11.900645581              7,358      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.80%)
    11.950964190         82,518,671      mem_inst_retired.any                                          (31.80%)
    11.950964190         41,251,385      branch-instructions                                           (31.79%)
    11.950964190            235,287      branch-misses             #    0.57% of all branches          (31.79%)
    11.950964190        166,902,449      instructions              #    1.28  insn per cycle           (39.74%)
    11.950964190        130,076,815      cycles                                                        (44.35%)
    11.950964190          2,255,124      L1-icache-load-misses                                         (44.35%)
    11.950964190         66,442,963      L1-dcache-loads                                               (44.36%)
    11.950964190          1,326,351      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.36%)
    11.950964190            142,215      L2-loads                                                      (31.80%)
    11.950964190              4,264      L2-load-misses            #    2.49% of all LL-cache accesses  (31.80%)
    11.950964190            200,436      LLC-loads                                                     (31.80%)
    11.950964190              6,182      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.80%)
    12.001441075         82,330,661      mem_inst_retired.any                                          (31.70%)
    12.001441075         41,679,391      branch-instructions                                           (31.70%)
    12.001441075            235,296      branch-misses             #    0.56% of all branches          (31.70%)
    12.001441075        203,194,789      instructions              #    1.56  insn per cycle           (39.62%)
    12.001441075        130,507,214      cycles                                                        (41.93%)
    12.001441075          2,347,962      L1-icache-load-misses                                         (44.53%)
    12.001441075         74,167,867      L1-dcache-loads                                               (44.53%)
    12.001441075          1,323,939      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (44.53%)
    12.001441075            148,683      L2-loads                                                      (34.31%)
    12.001441075              7,082      L2-load-misses            #    4.78% of all LL-cache accesses  (31.70%)
    12.001441075            147,750      LLC-loads                                                     (31.70%)
    12.001441075              4,895      LLC-load-misses           #    3.30% of all LL-cache accesses  (31.70%)
    12.051910488         90,237,599      mem_inst_retired.any                                          (31.70%)
    12.051910488         40,930,741      branch-instructions                                           (31.69%)
    12.051910488            223,951      branch-misses             #    0.55% of all branches          (31.69%)
    12.051910488        164,961,163      instructions              #    1.26  insn per cycle           (39.62%)
    12.051910488        130,492,871      cycles                                                        (39.62%)
    12.051910488          2,729,291      L1-icache-load-misses                                         (44.52%)
    12.051910488         55,753,982      L1-dcache-loads                                               (44.53%)
    12.051910488          1,397,114      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (44.53%)
    12.051910488            179,121      L2-loads                                                      (36.61%)
    12.051910488              5,711      L2-load-misses            #    2.99% of all LL-cache accesses  (31.71%)
    12.051910488            202,794      LLC-loads                                                     (31.70%)
    12.051910488              5,581      LLC-load-misses           #    2.92% of all LL-cache accesses  (31.70%)
    12.102357665         81,555,300      mem_inst_retired.any                                          (31.72%)
    12.102357665         47,162,424      branch-instructions                                           (31.72%)
    12.102357665            265,465      branch-misses             #    0.56% of all branches          (31.71%)
    12.102357665        216,554,429      instructions              #    1.66  insn per cycle           (39.64%)
    12.102357665        130,414,221      cycles                                                        (39.64%)
    12.102357665          1,741,387      L1-icache-load-misses                                         (40.07%)
    12.102357665         66,076,047      L1-dcache-loads                                               (44.50%)
    12.102357665          1,770,555      L1-dcache-load-misses     #    2.68% of all L1-dcache accesses  (44.50%)
    12.102357665            191,196      L2-loads                                                      (36.57%)
    12.102357665              4,647      L2-load-misses            #    2.68% of all LL-cache accesses  (36.15%)
    12.102357665            155,415      LLC-loads                                                     (31.72%)
    12.102357665              4,896      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.72%)
    12.152846968        103,315,011      mem_inst_retired.any                                          (31.69%)
    12.152846968         45,336,464      branch-instructions                                           (31.69%)
    12.152846968            245,796      branch-misses             #    0.54% of all branches          (31.69%)
    12.152846968        214,577,330      instructions              #    1.64  insn per cycle           (39.61%)
    12.152846968        130,559,883      cycles                                                        (39.61%)
    12.152846968          2,161,468      L1-icache-load-misses                                         (39.61%)
    12.152846968         72,369,168      L1-dcache-loads                                               (43.12%)
    12.152846968          1,355,302      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (44.54%)
    12.152846968            170,764      L2-loads                                                      (36.62%)
    12.152846968              5,024      L2-load-misses            #    3.07% of all LL-cache accesses  (36.62%)
    12.152846968            156,034      LLC-loads                                                     (33.13%)
    12.152846968              6,520      LLC-load-misses           #    3.99% of all LL-cache accesses  (31.69%)
    12.203324597         91,730,205      mem_inst_retired.any                                          (31.69%)
    12.203324597         42,461,397      branch-instructions                                           (31.69%)
    12.203324597            218,228      branch-misses             #    0.51% of all branches          (31.69%)
    12.203324597        191,155,223      instructions              #    1.46  insn per cycle           (39.61%)
    12.203324597        130,533,824      cycles                                                        (39.62%)
    12.203324597          2,362,243      L1-icache-load-misses                                         (39.62%)
    12.203324597         62,466,869      L1-dcache-loads                                               (39.62%)
    12.203324597          1,334,921      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.54%)
    12.203324597            196,914      L2-loads                                                      (36.61%)
    12.203324597              5,134      L2-load-misses            #    2.56% of all LL-cache accesses  (36.61%)
    12.203324597            204,739      LLC-loads                                                     (36.61%)
    12.203324597              5,943      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.70%)
    12.253729707         97,826,542      mem_inst_retired.any                                          (31.74%)
    12.253729707         48,907,797      branch-instructions                                           (31.74%)
    12.253729707            224,983      branch-misses             #    0.46% of all branches          (31.74%)
    12.253729707        172,185,499      instructions              #    1.32  insn per cycle           (39.67%)
    12.253729707        130,310,829      cycles                                                        (39.68%)
    12.253729707          2,550,401      L1-icache-load-misses                                         (39.68%)
    12.253729707         68,394,464      L1-dcache-loads                                               (39.68%)
    12.253729707          1,333,162      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (41.27%)
    12.253729707            154,300      L2-loads                                                      (36.52%)
    12.253729707              5,074      L2-load-misses            #    2.89% of all LL-cache accesses  (36.51%)
    12.253729707            196,376      LLC-loads                                                     (36.51%)
    12.253729707              5,099      LLC-load-misses           #    2.91% of all LL-cache accesses  (34.94%)
    12.304106624         95,189,400      mem_inst_retired.any                                          (31.76%)
    12.304106624         42,666,992      branch-instructions                                           (31.76%)
    12.304106624            243,247      branch-misses             #    0.57% of all branches          (31.76%)
    12.304106624        217,918,810      instructions              #    1.67  insn per cycle           (39.70%)
    12.304106624        130,318,147      cycles                                                        (39.70%)
    12.304106624          2,205,420      L1-icache-load-misses                                         (39.70%)
    12.304106624         90,502,100      L1-dcache-loads                                               (39.70%)
    12.304106624          1,162,772      L1-dcache-load-misses     #    1.28% of all L1-dcache accesses  (39.70%)
    12.304106624            119,756      L2-loads                                                      (36.48%)
    12.304106624              6,434      L2-load-misses            #    5.49% of all LL-cache accesses  (36.48%)
    12.304106624            114,711      LLC-loads                                                     (36.47%)
    12.304106624              5,225      LLC-load-misses           #    4.46% of all LL-cache accesses  (36.48%)
    12.354588505         91,252,970      mem_inst_retired.any                                          (36.56%)
    12.354588505         52,191,010      branch-instructions                                           (31.69%)
    12.354588505            287,465      branch-misses             #    0.55% of all branches          (31.69%)
    12.354588505        236,204,898      instructions              #    1.81  insn per cycle           (39.61%)
    12.354588505        130,576,328      cycles                                                        (39.61%)
    12.354588505          2,188,381      L1-icache-load-misses                                         (39.61%)
    12.354588505         77,313,388      L1-dcache-loads                                               (39.61%)
    12.354588505          1,281,604      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.61%)
    12.354588505            174,344      L2-loads                                                      (31.73%)
    12.354588505              4,246      L2-load-misses            #    2.25% of all LL-cache accesses  (36.62%)
    12.354588505            203,840      LLC-loads                                                     (36.62%)
    12.354588505              3,216      LLC-load-misses           #    1.70% of all LL-cache accesses  (36.63%)
    12.405071121        105,651,796      mem_inst_retired.any                                          (36.61%)
    12.405071121         47,282,469      branch-instructions                                           (33.55%)
    12.405071121            263,900      branch-misses             #    0.56% of all branches          (31.69%)
    12.405071121        184,824,842      instructions              #    1.42  insn per cycle           (39.61%)
    12.405071121        130,425,344      cycles                                                        (39.62%)
    12.405071121          2,663,755      L1-icache-load-misses                                         (39.62%)
    12.405071121         60,335,825      L1-dcache-loads                                               (39.63%)
    12.405071121          1,283,953      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.63%)
    12.405071121            143,010      L2-loads                                                      (31.70%)
    12.405071121              8,035      L2-load-misses            #    5.37% of all LL-cache accesses  (34.73%)
    12.405071121            156,435      LLC-loads                                                     (36.60%)
    12.405071121              6,789      LLC-load-misses           #    4.53% of all LL-cache accesses  (36.60%)
    12.455418664         88,331,488      mem_inst_retired.any                                          (36.44%)
    12.455418664         44,334,724      branch-instructions                                           (36.44%)
    12.455418664            214,724      branch-misses             #    0.48% of all branches          (31.78%)
    12.455418664        166,136,386      instructions              #    1.28  insn per cycle           (39.72%)
    12.455418664        130,205,197      cycles                                                        (39.73%)
    12.455418664          2,723,491      L1-icache-load-misses                                         (39.73%)
    12.455418664         63,159,717      L1-dcache-loads                                               (39.73%)
    12.455418664          1,441,841      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.72%)
    12.455418664            181,068      L2-loads                                                      (31.77%)
    12.455418664              8,158      L2-load-misses            #    4.96% of all LL-cache accesses  (31.77%)
    12.455418664            147,786      LLC-loads                                                     (36.45%)
    12.455418664              7,573      LLC-load-misses           #    4.61% of all LL-cache accesses  (36.44%)
    12.505875360         96,947,710      mem_inst_retired.any                                          (36.58%)
    12.505875360         43,524,357      branch-instructions                                           (36.57%)
    12.505875360            241,279      branch-misses             #    0.55% of all branches          (35.17%)
    12.505875360        167,671,725      instructions              #    1.29  insn per cycle           (43.10%)
    12.505875360        130,419,486      cycles                                                        (39.63%)
    12.505875360          2,105,967      L1-icache-load-misses                                         (39.64%)
    12.505875360         59,885,084      L1-dcache-loads                                               (39.64%)
    12.505875360          1,380,481      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.63%)
    12.505875360            135,209      L2-loads                                                      (31.72%)
    12.505875360              9,507      L2-load-misses            #    7.46% of all LL-cache accesses  (31.71%)
    12.505875360            119,742      LLC-loads                                                     (33.10%)
    12.505875360              7,908      LLC-load-misses           #    6.20% of all LL-cache accesses  (36.58%)
    12.556338862         95,707,421      mem_inst_retired.any                                          (36.58%)
    12.556338862         41,547,527      branch-instructions                                           (36.58%)
    12.556338862            257,152      branch-misses             #    0.62% of all branches          (36.58%)
    12.556338862        162,083,889      instructions              #    1.24  insn per cycle           (44.50%)
    12.556338862        130,410,668      cycles                                                        (40.04%)
    12.556338862          3,290,206      L1-icache-load-misses                                         (39.63%)
    12.556338862         51,253,747      L1-dcache-loads                                               (39.63%)
    12.556338862          1,468,468      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (39.64%)
    12.556338862            167,279      L2-loads                                                      (31.71%)
    12.556338862              4,940      L2-load-misses            #    3.30% of all LL-cache accesses  (31.71%)
    12.556338862            132,175      LLC-loads                                                     (31.71%)
    12.556338862              6,562      LLC-load-misses           #    4.38% of all LL-cache accesses  (36.16%)
    12.606830581         91,229,178      mem_inst_retired.any                                          (36.63%)
    12.606830581         41,012,996      branch-instructions                                           (36.62%)
    12.606830581            237,660      branch-misses             #    0.58% of all branches          (36.63%)
    12.606830581        177,097,318      instructions              #    1.36  insn per cycle           (44.55%)
    12.606830581        130,558,254      cycles                                                        (44.55%)
    12.606830581          2,664,930      L1-icache-load-misses                                         (39.61%)
    12.606830581         64,067,720      L1-dcache-loads                                               (39.61%)
    12.606830581          1,386,021      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.61%)
    12.606830581            202,975      L2-loads                                                      (31.69%)
    12.606830581              6,692      L2-load-misses            #    3.19% of all LL-cache accesses  (31.69%)
    12.606830581            216,387      LLC-loads                                                     (31.69%)
    12.606830581              7,063      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.69%)
#           time             counts unit events
    12.657335575         93,029,124      mem_inst_retired.any                                          (34.26%)
    12.657335575         43,901,142      branch-instructions                                           (36.63%)
    12.657335575            220,990      branch-misses             #    0.50% of all branches          (36.64%)
    12.657335575        194,208,525      instructions              #    1.49  insn per cycle           (44.55%)
    12.657335575        130,533,315      cycles                                                        (44.56%)
    12.657335575          1,863,464      L1-icache-load-misses                                         (41.99%)
    12.657335575         66,684,327      L1-dcache-loads                                               (39.60%)
    12.657335575          1,817,998      L1-dcache-load-misses     #    2.73% of all L1-dcache accesses  (39.60%)
    12.657335575            205,036      L2-loads                                                      (31.68%)
    12.657335575              4,099      L2-load-misses            #    2.03% of all LL-cache accesses  (31.69%)
    12.657335575            198,955      LLC-loads                                                     (31.69%)
    12.657335575              7,667      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.68%)
    12.707676699         86,863,457      mem_inst_retired.any                                          (31.79%)
    12.707676699         47,213,620      branch-instructions                                           (36.45%)
    12.707676699            239,500      branch-misses             #    0.51% of all branches          (36.45%)
    12.707676699        212,053,379      instructions              #    1.63  insn per cycle           (44.39%)
    12.707676699        130,202,661      cycles                                                        (44.39%)
    12.707676699          1,999,560      L1-icache-load-misses                                         (44.39%)
    12.707676699         62,761,789      L1-dcache-loads                                               (39.73%)
    12.707676699          1,202,831      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.73%)
    12.707676699            191,548      L2-loads                                                      (31.77%)
    12.707676699              6,400      L2-load-misses            #    3.18% of all LL-cache accesses  (31.77%)
    12.707676699            211,573      LLC-loads                                                     (31.76%)
    12.707676699              5,182      LLC-load-misses           #    2.57% of all LL-cache accesses  (31.76%)
    12.758199962        131,564,568      mem_inst_retired.any                                          (31.69%)
    12.758199962         60,672,066      branch-instructions                                           (32.60%)
    12.758199962            258,225      branch-misses             #    0.43% of all branches          (36.68%)
    12.758199962        204,277,743      instructions              #    1.57  insn per cycle           (44.61%)
    12.758199962        130,495,881      cycles                                                        (44.60%)
    12.758199962          2,735,724      L1-icache-load-misses                                         (44.57%)
    12.758199962         54,700,256      L1-dcache-loads                                               (43.69%)
    12.758199962          1,426,404      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.55%)
    12.758199962            191,198      L2-loads                                                      (31.62%)
    12.758199962              4,586      L2-load-misses            #    2.50% of all LL-cache accesses  (31.66%)
    12.758199962            175,145      LLC-loads                                                     (31.66%)
    12.758199962              5,738      LLC-load-misses           #    3.13% of all LL-cache accesses  (31.70%)
    12.808653075         85,991,370      mem_inst_retired.any                                          (31.71%)
    12.808653075         40,385,654      branch-instructions                                           (31.71%)
    12.808653075            243,457      branch-misses             #    0.60% of all branches          (35.55%)
    12.808653075        180,665,225      instructions              #    1.39  insn per cycle           (44.50%)
    12.808653075        130,433,196      cycles                                                        (44.50%)
    12.808653075          2,684,772      L1-icache-load-misses                                         (44.50%)
    12.808653075         75,785,010      L1-dcache-loads                                               (44.50%)
    12.808653075          1,270,978      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (40.69%)
    12.808653075            125,811      L2-loads                                                      (31.71%)
    12.808653075              4,710      L2-load-misses            #    3.95% of all LL-cache accesses  (31.72%)
    12.808653075            112,693      LLC-loads                                                     (31.72%)
    12.808653075              4,877      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.72%)
    12.859089149         99,544,356      mem_inst_retired.any                                          (31.72%)
    12.859089149         51,880,226      branch-instructions                                           (31.72%)
    12.859089149            234,915      branch-misses             #    0.45% of all branches          (31.72%)
    12.859089149        200,996,657      instructions              #    1.54  insn per cycle           (44.48%)
    12.859089149        130,407,365      cycles                                                        (44.48%)
    12.859089149          2,440,626      L1-icache-load-misses                                         (44.48%)
    12.859089149         64,826,171      L1-dcache-loads                                               (44.49%)
    12.859089149          1,206,558      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (44.48%)
    12.859089149            131,525      L2-loads                                                      (31.72%)
    12.859089149              3,996      L2-load-misses            #    2.68% of all LL-cache accesses  (31.73%)
    12.859089149            166,146      LLC-loads                                                     (31.72%)
    12.859089149              6,892      LLC-load-misses           #    4.63% of all LL-cache accesses  (31.73%)
    12.909565159        112,045,364      mem_inst_retired.any                                          (31.70%)
    12.909565159         50,313,992      branch-instructions                                           (31.69%)
    12.909565159            225,681      branch-misses             #    0.45% of all branches          (31.70%)
    12.909565159        180,964,418      instructions              #    1.39  insn per cycle           (41.69%)
    12.909565159        130,555,013      cycles                                                        (44.53%)
    12.909565159          2,737,817      L1-icache-load-misses                                         (44.52%)
    12.909565159         64,527,797      L1-dcache-loads                                               (44.53%)
    12.909565159          1,501,357      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (44.53%)
    12.909565159            171,992      L2-loads                                                      (31.70%)
    12.909565159              7,446      L2-load-misses            #    4.77% of all LL-cache accesses  (31.70%)
    12.909565159            139,885      LLC-loads                                                     (31.70%)
    12.909565159              6,829      LLC-load-misses           #    4.38% of all LL-cache accesses  (31.70%)
    12.959909855         80,920,868      mem_inst_retired.any                                          (31.78%)
    12.959909855         39,525,969      branch-instructions                                           (31.78%)
    12.959909855            224,234      branch-misses             #    0.57% of all branches          (31.78%)
    12.959909855        167,135,060      instructions              #    1.28  insn per cycle           (39.73%)
    12.959909855        130,195,261      cycles                                                        (44.38%)
    12.959909855          2,690,377      L1-icache-load-misses                                         (44.38%)
    12.959909855         71,184,664      L1-dcache-loads                                               (44.38%)
    12.959909855          1,544,563      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (44.38%)
    12.959909855            133,679      L2-loads                                                      (31.79%)
    12.959909855              6,062      L2-load-misses            #    4.42% of all LL-cache accesses  (31.78%)
    12.959909855            140,888      LLC-loads                                                     (31.78%)
    12.959909855              5,273      LLC-load-misses           #    3.84% of all LL-cache accesses  (31.78%)
    13.010351132         80,653,570      mem_inst_retired.any                                          (31.73%)
    13.010351132         42,967,820      branch-instructions                                           (31.73%)
    13.010351132            252,234      branch-misses             #    0.59% of all branches          (31.71%)
    13.010351132        221,310,482      instructions              #    1.70  insn per cycle           (39.64%)
    13.010351132        130,380,627      cycles                                                        (40.08%)
    13.010351132          2,140,391      L1-icache-load-misses                                         (44.48%)
    13.010351132         86,334,209      L1-dcache-loads                                               (44.48%)
    13.010351132          1,424,655      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (44.50%)
    13.010351132            156,545      L2-loads                                                      (36.14%)
    13.010351132              4,867      L2-load-misses            #    3.09% of all LL-cache accesses  (31.72%)
    13.010351132            158,442      LLC-loads                                                     (31.72%)
    13.010351132              3,839      LLC-load-misses           #    2.44% of all LL-cache accesses  (31.72%)
    13.060675738         90,483,666      mem_inst_retired.any                                          (31.80%)
    13.060675738         49,801,106      branch-instructions                                           (31.79%)
    13.060675738            273,191      branch-misses             #    0.55% of all branches          (31.79%)
    13.060675738        229,253,937      instructions              #    1.76  insn per cycle           (39.74%)
    13.060675738        130,142,384      cycles                                                        (39.74%)
    13.060675738          2,432,448      L1-icache-load-misses                                         (43.28%)
    13.060675738         72,617,268      L1-dcache-loads                                               (44.36%)
    13.060675738          1,208,274      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (44.36%)
    13.060675738            142,162      L2-loads                                                      (36.41%)
    13.060675738              3,511      L2-load-misses            #    2.33% of all LL-cache accesses  (32.89%)
    13.060675738            159,394      LLC-loads                                                     (31.79%)
    13.060675738              2,861      LLC-load-misses           #    1.90% of all LL-cache accesses  (31.80%)
    13.111123696        123,178,550      mem_inst_retired.any                                          (31.72%)
    13.111123696         57,576,809      branch-instructions                                           (31.71%)
    13.111123696            260,952      branch-misses             #    0.45% of all branches          (31.71%)
    13.111123696        209,975,586      instructions              #    1.61  insn per cycle           (39.64%)
    13.111123696        130,443,376      cycles                                                        (39.64%)
    13.111123696          2,810,351      L1-icache-load-misses                                         (39.64%)
    13.111123696         62,655,694      L1-dcache-loads                                               (44.50%)
    13.111123696          1,530,654      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (44.50%)
    13.111123696            195,532      L2-loads                                                      (36.58%)
    13.111123696              6,567      L2-load-misses            #    3.33% of all LL-cache accesses  (36.57%)
    13.111123696            198,722      LLC-loads                                                     (31.72%)
    13.111123696              5,464      LLC-load-misses           #    2.77% of all LL-cache accesses  (31.72%)
    13.161453036        102,427,040      mem_inst_retired.any                                          (31.79%)
    13.161453036         44,528,813      branch-instructions                                           (31.79%)
    13.161453036            223,765      branch-misses             #    0.50% of all branches          (31.79%)
    13.161453036        199,665,532      instructions              #    1.53  insn per cycle           (39.74%)
    13.161453036        130,159,898      cycles                                                        (39.74%)
    13.161453036          2,250,445      L1-icache-load-misses                                         (39.74%)
    13.161453036         89,590,100      L1-dcache-loads                                               (41.74%)
    13.161453036          1,229,355      L1-dcache-load-misses     #    1.37% of all L1-dcache accesses  (44.36%)
    13.161453036            132,086      L2-loads                                                      (36.42%)
    13.161453036              7,584      L2-load-misses            #    5.31% of all LL-cache accesses  (36.42%)
    13.161453036            153,425      LLC-loads                                                     (34.43%)
    13.161453036              5,438      LLC-load-misses           #    3.81% of all LL-cache accesses  (31.79%)
    13.211910852         87,953,841      mem_inst_retired.any                                          (31.71%)
    13.211910852         42,921,111      branch-instructions                                           (31.70%)
    13.211910852            280,401      branch-misses             #    0.65% of all branches          (31.70%)
    13.211910852        207,279,839      instructions              #    1.59  insn per cycle           (39.63%)
    13.211910852        130,367,432      cycles                                                        (39.62%)
    13.211910852          2,520,939      L1-icache-load-misses                                         (39.63%)
    13.211910852         66,349,433      L1-dcache-loads                                               (39.63%)
    13.211910852          1,245,731      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.51%)
    13.211910852            167,150      L2-loads                                                      (36.59%)
    13.211910852              4,430      L2-load-misses            #    2.52% of all LL-cache accesses  (36.59%)
    13.211910852            183,973      LLC-loads                                                     (36.59%)
    13.211910852              4,319      LLC-load-misses           #    2.46% of all LL-cache accesses  (31.72%)
    13.262246017        124,968,770      mem_inst_retired.any                                          (31.79%)
    13.262246017         55,329,618      branch-instructions                                           (31.79%)
    13.262246017            241,569      branch-misses             #    0.44% of all branches          (31.78%)
    13.262246017        197,142,441      instructions              #    1.51  insn per cycle           (39.73%)
    13.262246017        130,154,187      cycles                                                        (39.73%)
    13.262246017          2,494,594      L1-icache-load-misses                                         (39.73%)
    13.262246017         78,158,951      L1-dcache-loads                                               (39.74%)
    13.262246017          1,256,362      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (40.17%)
    13.262246017            129,853      L2-loads                                                      (36.42%)
    13.262246017              8,003      L2-load-misses            #    6.04% of all LL-cache accesses  (36.42%)
    13.262246017            135,139      LLC-loads                                                     (36.42%)
    13.262246017              8,756      LLC-load-misses           #    6.61% of all LL-cache accesses  (36.01%)
    13.312617736         86,087,236      mem_inst_retired.any                                          (32.72%)
    13.312617736         41,547,146      branch-instructions                                           (31.77%)
    13.312617736            257,029      branch-misses             #    0.62% of all branches          (31.76%)
    13.312617736        212,146,916      instructions              #    1.63  insn per cycle           (39.70%)
    13.312617736        130,272,927      cycles                                                        (39.70%)
    13.312617736          2,205,416      L1-icache-load-misses                                         (39.70%)
    13.312617736         89,585,920      L1-dcache-loads                                               (39.70%)
    13.312617736          1,195,978      L1-dcache-load-misses     #    1.34% of all L1-dcache accesses  (39.70%)
    13.312617736            142,946      L2-loads                                                      (35.51%)
    13.312617736              5,530      L2-load-misses            #    3.61% of all LL-cache accesses  (36.47%)
    13.312617736            163,198      LLC-loads                                                     (36.47%)
    13.312617736              4,356      LLC-load-misses           #    2.85% of all LL-cache accesses  (36.48%)
    13.363088627        121,176,857      mem_inst_retired.any                                          (36.60%)
    13.363088627         65,769,057      branch-instructions                                           (31.70%)
    13.363088627            307,170      branch-misses             #    0.47% of all branches          (31.70%)
    13.363088627        250,350,785      instructions              #    1.92  insn per cycle           (39.62%)
    13.363088627        130,551,315      cycles                                                        (39.62%)
    13.363088627          2,342,839      L1-icache-load-misses                                         (39.62%)
    13.363088627         63,363,881      L1-dcache-loads                                               (39.62%)
    13.363088627          1,493,622      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.62%)
    13.363088627            164,568      L2-loads                                                      (31.70%)
    13.363088627              5,563      L2-load-misses            #    3.62% of all LL-cache accesses  (36.61%)
    13.363088627            142,766      LLC-loads                                                     (36.61%)
    13.363088627              8,874      LLC-load-misses           #    5.77% of all LL-cache accesses  (36.61%)
    13.413583623        133,001,306      mem_inst_retired.any                                          (36.63%)
    13.413583623         62,296,065      branch-instructions                                           (34.57%)
    13.413583623            275,469      branch-misses             #    0.44% of all branches          (31.69%)
    13.413583623        216,126,945      instructions              #    1.66  insn per cycle           (39.61%)
    13.413583623        130,558,570      cycles                                                        (39.60%)
    13.413583623          2,860,124      L1-icache-load-misses                                         (39.61%)
    13.413583623         65,907,655      L1-dcache-loads                                               (39.60%)
    13.413583623          1,384,456      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.60%)
    13.413583623            156,628      L2-loads                                                      (31.68%)
    13.413583623              8,999      L2-load-misses            #    6.24% of all LL-cache accesses  (33.72%)
    13.413583623            131,881      LLC-loads                                                     (36.63%)
    13.413583623              6,226      LLC-load-misses           #    4.32% of all LL-cache accesses  (36.63%)
    13.464109102         86,383,016      mem_inst_retired.any                                          (36.67%)
    13.464109102         43,663,615      branch-instructions                                           (36.67%)
    13.464109102            252,925      branch-misses             #    0.58% of all branches          (31.67%)
    13.464109102        207,921,689      instructions              #    1.59  insn per cycle           (39.59%)
    13.464109102        130,658,107      cycles                                                        (39.59%)
    13.464109102          2,575,596      L1-icache-load-misses                                         (39.59%)
    13.464109102         71,027,261      L1-dcache-loads                                               (39.58%)
    13.464109102          1,489,166      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.58%)
    13.464109102            227,400      L2-loads                                                      (31.66%)
    13.464109102              7,280      L2-load-misses            #    3.64% of all LL-cache accesses  (31.66%)
    13.464109102            172,415      LLC-loads                                                     (36.66%)
    13.464109102              4,494      LLC-load-misses           #    2.25% of all LL-cache accesses  (36.66%)
    13.514558975         92,226,386      mem_inst_retired.any                                          (36.57%)
    13.514558975         44,346,341      branch-instructions                                           (36.57%)
    13.514558975            226,026      branch-misses             #    0.51% of all branches          (36.53%)
    13.514558975        172,622,230      instructions              #    1.32  insn per cycle           (44.46%)
    13.514558975        130,399,010      cycles                                                        (39.64%)
    13.514558975          3,067,031      L1-icache-load-misses                                         (39.64%)
    13.514558975         54,503,155      L1-dcache-loads                                               (39.64%)
    13.514558975          1,787,190      L1-dcache-load-misses     #    3.28% of all L1-dcache accesses  (39.64%)
    13.514558975            228,663      L2-loads                                                      (31.71%)
    13.514558975              5,564      L2-load-misses            #    2.46% of all LL-cache accesses  (31.72%)
    13.514558975            224,242      LLC-loads                                                     (31.74%)
    13.514558975              5,825      LLC-load-misses           #    2.57% of all LL-cache accesses  (36.57%)
    13.564897227         84,351,447      mem_inst_retired.any                                          (36.43%)
    13.564897227         42,100,590      branch-instructions                                           (36.43%)
    13.564897227            209,940      branch-misses             #    0.50% of all branches          (36.43%)
    13.564897227        166,591,677      instructions              #    1.28  insn per cycle           (44.38%)
    13.564897227        130,138,641      cycles                                                        (41.26%)
    13.564897227          3,152,278      L1-icache-load-misses                                         (39.74%)
    13.564897227         54,866,016      L1-dcache-loads                                               (39.73%)
    13.564897227          1,634,711      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.73%)
    13.564897227            210,775      L2-loads                                                      (31.78%)
    13.564897227              5,384      L2-load-misses            #    2.90% of all LL-cache accesses  (31.78%)
    13.564897227            161,115      LLC-loads                                                     (31.78%)
    13.564897227              4,720      LLC-load-misses           #    2.54% of all LL-cache accesses  (34.89%)
    13.615388277         96,319,768      mem_inst_retired.any                                          (36.62%)
    13.615388277         48,110,269      branch-instructions                                           (36.63%)
    13.615388277            253,485      branch-misses             #    0.53% of all branches          (36.62%)
    13.615388277        192,267,743      instructions              #    1.47  insn per cycle           (44.54%)
    13.615388277        130,557,447      cycles                                                        (44.54%)
    13.615388277          2,555,114      L1-icache-load-misses                                         (39.60%)
    13.615388277         56,674,623      L1-dcache-loads                                               (39.60%)
    13.615388277          1,394,803      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (39.61%)
    13.615388277            166,829      L2-loads                                                      (31.70%)
    13.615388277              4,120      L2-load-misses            #    2.13% of all LL-cache accesses  (31.70%)
    13.615388277            220,531      LLC-loads                                                     (31.69%)
    13.615388277              4,506      LLC-load-misses           #    2.33% of all LL-cache accesses  (31.69%)
    13.665714899         94,880,320      mem_inst_retired.any                                          (33.27%)
    13.665714899         50,991,094      branch-instructions                                           (36.41%)
    13.665714899            278,309      branch-misses             #    0.55% of all branches          (36.40%)
    13.665714899        205,986,520      instructions              #    1.58  insn per cycle           (44.35%)
    13.665714899        130,054,261      cycles                                                        (44.35%)
    13.665714899          2,522,661      L1-icache-load-misses                                         (42.91%)
    13.665714899         57,882,447      L1-dcache-loads                                               (39.75%)
    13.665714899          1,375,720      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.75%)
    13.665714899            182,030      L2-loads                                                      (31.80%)
    13.665714899              6,381      L2-load-misses            #    3.87% of all LL-cache accesses  (31.79%)
    13.665714899            147,385      LLC-loads                                                     (31.79%)
    13.665714899              4,188      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.80%)
    13.716071678         92,986,083      mem_inst_retired.any                                          (31.77%)
    13.716071678         50,419,279      branch-instructions                                           (36.46%)
    13.716071678            262,087      branch-misses             #    0.52% of all branches          (36.45%)
    13.716071678        200,055,175      instructions              #    1.54  insn per cycle           (44.40%)
    13.716071678        130,286,459      cycles                                                        (44.40%)
    13.716071678          2,646,747      L1-icache-load-misses                                         (44.40%)
    13.716071678         57,739,267      L1-dcache-loads                                               (39.71%)
    13.716071678          1,256,977      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.71%)
    13.716071678            114,215      L2-loads                                                      (31.77%)
    13.716071678              8,030      L2-load-misses            #    6.51% of all LL-cache accesses  (31.77%)
    13.716071678            132,569      LLC-loads                                                     (31.77%)
    13.716071678              5,206      LLC-load-misses           #    4.22% of all LL-cache accesses  (31.77%)
    13.766535032         78,653,217      mem_inst_retired.any                                          (31.71%)
    13.766535032         39,350,796      branch-instructions                                           (31.83%)
    13.766535032            238,054      branch-misses             #    0.60% of all branches          (36.59%)
    13.766535032        195,114,157      instructions              #    1.50  insn per cycle           (44.51%)
    13.766535032        130,487,057      cycles                                                        (44.51%)
    13.766535032          2,636,215      L1-icache-load-misses                                         (44.52%)
    13.766535032         68,147,297      L1-dcache-loads                                               (44.42%)
    13.766535032          1,319,220      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.63%)
    13.766535032            198,842      L2-loads                                                      (31.71%)
    13.766535032              4,715      L2-load-misses            #    2.56% of all LL-cache accesses  (31.70%)
    13.766535032            169,192      LLC-loads                                                     (31.70%)
    13.766535032              2,841      LLC-load-misses           #    1.54% of all LL-cache accesses  (31.71%)
    13.816919898        116,218,654      mem_inst_retired.any                                          (31.76%)
    13.816919898         56,816,528      branch-instructions                                           (31.76%)
    13.816919898            247,086      branch-misses             #    0.43% of all branches          (34.94%)
    13.816919898        225,534,038      instructions              #    1.73  insn per cycle           (44.43%)
    13.816919898        130,169,447      cycles                                                        (44.41%)
    13.816919898          2,340,886      L1-icache-load-misses                                         (44.41%)
    13.816919898         66,187,228      L1-dcache-loads                                               (44.41%)
    13.816919898          1,253,765      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (41.26%)
    13.816919898            171,669      L2-loads                                                      (31.77%)
    13.816919898              3,434      L2-load-misses            #    2.09% of all LL-cache accesses  (31.77%)
    13.816919898            156,622      LLC-loads                                                     (31.77%)
    13.816919898              4,574      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.76%)
    13.867411895        109,354,579      mem_inst_retired.any                                          (31.69%)
    13.867411895         59,841,337      branch-instructions                                           (31.69%)
    13.867411895            295,646      branch-misses             #    0.49% of all branches          (31.68%)
    13.867411895        231,339,329      instructions              #    1.77  insn per cycle           (44.54%)
    13.867411895        130,605,474      cycles                                                        (44.54%)
    13.867411895          2,263,142      L1-icache-load-misses                                         (44.55%)
    13.867411895         76,298,621      L1-dcache-loads                                               (44.54%)
    13.867411895          1,143,051      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (44.55%)
    13.867411895            127,090      L2-loads                                                      (31.69%)
    13.867411895              5,146      L2-load-misses            #    3.59% of all LL-cache accesses  (31.69%)
    13.867411895            159,565      LLC-loads                                                     (31.69%)
    13.867411895              6,181      LLC-load-misses           #    4.31% of all LL-cache accesses  (31.69%)
#           time             counts unit events
    13.917901309        106,131,880      mem_inst_retired.any                                          (31.69%)
    13.917901309         47,496,521      branch-instructions                                           (31.68%)
    13.917901309            212,915      branch-misses             #    0.45% of all branches          (31.69%)
    13.917901309        173,890,167      instructions              #    1.33  insn per cycle           (41.04%)
    13.917901309        130,570,458      cycles                                                        (44.54%)
    13.917901309          3,058,700      L1-icache-load-misses                                         (44.54%)
    13.917901309         59,388,367      L1-dcache-loads                                               (44.55%)
    13.917901309          1,263,246      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (44.54%)
    13.917901309            119,933      L2-loads                                                      (31.69%)
    13.917901309              6,533      L2-load-misses            #    5.61% of all LL-cache accesses  (31.70%)
    13.917901309            112,897      LLC-loads                                                     (31.69%)
    13.917901309              5,424      LLC-load-misses           #    4.66% of all LL-cache accesses  (31.69%)
    13.968374824         88,797,652      mem_inst_retired.any                                          (31.70%)
    13.968374824         44,395,217      branch-instructions                                           (31.70%)
    13.968374824            252,293      branch-misses             #    0.57% of all branches          (31.70%)
    13.968374824        210,228,545      instructions              #    1.61  insn per cycle           (39.63%)
    13.968374824        130,546,247      cycles                                                        (44.04%)
    13.968374824          2,264,438      L1-icache-load-misses                                         (44.52%)
    13.968374824         75,526,601      L1-dcache-loads                                               (44.52%)
    13.968374824          1,266,976      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (44.52%)
    13.968374824            170,505      L2-loads                                                      (32.20%)
    13.968374824              5,693      L2-load-misses            #    3.56% of all LL-cache accesses  (31.70%)
    13.968374824            149,147      LLC-loads                                                     (31.70%)
    13.968374824              4,273      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.70%)
    14.018842485        121,662,716      mem_inst_retired.any                                          (31.70%)
    14.018842485         56,490,221      branch-instructions                                           (31.70%)
    14.018842485            256,003      branch-misses             #    0.45% of all branches          (31.70%)
    14.018842485        209,450,641      instructions              #    1.60  insn per cycle           (39.63%)
    14.018842485        130,552,528      cycles                                                        (39.63%)
    14.018842485          2,419,382      L1-icache-load-misses                                         (44.53%)
    14.018842485         59,592,478      L1-dcache-loads                                               (44.53%)
    14.018842485          1,609,037      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (44.52%)
    14.018842485            175,407      L2-loads                                                      (36.60%)
    14.018842485              5,767      L2-load-misses            #    3.46% of all LL-cache accesses  (31.70%)
    14.018842485            158,264      LLC-loads                                                     (31.70%)
    14.018842485              6,021      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.70%)
    14.069164727         82,789,111      mem_inst_retired.any                                          (31.80%)
    14.069164727         38,748,344      branch-instructions                                           (31.80%)
    14.069164727            220,832      branch-misses             #    0.57% of all branches          (31.80%)
    14.069164727        199,881,410      instructions              #    1.54  insn per cycle           (39.74%)
    14.069164727        130,134,588      cycles                                                        (39.74%)
    14.069164727          2,242,675      L1-icache-load-misses                                         (42.31%)
    14.069164727         81,714,435      L1-dcache-loads                                               (44.36%)
    14.069164727          1,408,805      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (44.35%)
    14.069164727            185,678      L2-loads                                                      (36.40%)
    14.069164727              6,630      L2-load-misses            #    3.60% of all LL-cache accesses  (33.86%)
    14.069164727            182,361      LLC-loads                                                     (31.79%)
    14.069164727              5,434      LLC-load-misses           #    2.95% of all LL-cache accesses  (31.80%)
    14.119488560         98,422,799      mem_inst_retired.any                                          (31.79%)
    14.119488560         56,307,763      branch-instructions                                           (31.79%)
    14.119488560            279,642      branch-misses             #    0.50% of all branches          (31.79%)
    14.119488560        266,705,782      instructions              #    2.05  insn per cycle           (39.74%)
    14.119488560        130,193,866      cycles                                                        (39.74%)
    14.119488560          2,046,381      L1-icache-load-misses                                         (39.74%)
    14.119488560         75,709,917      L1-dcache-loads                                               (44.37%)
    14.119488560          1,123,384      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (44.37%)
    14.119488560            118,860      L2-loads                                                      (36.42%)
    14.119488560              3,709      L2-load-misses            #    3.05% of all LL-cache accesses  (36.42%)
    14.119488560            123,962      LLC-loads                                                     (31.79%)
    14.119488560              2,723      LLC-load-misses           #    2.24% of all LL-cache accesses  (31.79%)
    14.169979655        131,810,520      mem_inst_retired.any                                          (31.67%)
    14.169979655         59,509,884      branch-instructions                                           (31.69%)
    14.169979655            242,708      branch-misses             #    0.41% of all branches          (31.69%)
    14.169979655        207,003,109      instructions              #    1.59  insn per cycle           (39.62%)
    14.169979655        130,520,207      cycles                                                        (39.61%)
    14.169979655          2,938,857      L1-icache-load-misses                                         (39.62%)
    14.169979655         62,260,734      L1-dcache-loads                                               (40.89%)
    14.169979655          1,346,884      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (44.56%)
    14.169979655            154,711      L2-loads                                                      (36.64%)
    14.169979655              8,411      L2-load-misses            #    5.74% of all LL-cache accesses  (36.61%)
    14.169979655            138,123      LLC-loads                                                     (35.36%)
    14.169979655              6,841      LLC-load-misses           #    4.67% of all LL-cache accesses  (31.68%)
    14.220415893         88,175,442      mem_inst_retired.any                                          (31.71%)
    14.220415893         51,632,625      branch-instructions                                           (31.71%)
    14.220415893            288,874      branch-misses             #    0.56% of all branches          (31.71%)
    14.220415893        245,794,428      instructions              #    1.89  insn per cycle           (39.64%)
    14.220415893        130,373,738      cycles                                                        (39.64%)
    14.220415893          2,148,150      L1-icache-load-misses                                         (39.67%)
    14.220415893         69,425,477      L1-dcache-loads                                               (39.67%)
    14.220415893          1,227,391      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (43.93%)
    14.220415893            125,714      L2-loads                                                      (36.55%)
    14.220415893              3,665      L2-load-misses            #    2.85% of all LL-cache accesses  (36.55%)
    14.220415893            131,700      LLC-loads                                                     (36.55%)
    14.220415893              4,376      LLC-load-misses           #    3.40% of all LL-cache accesses  (32.31%)
    14.270737180        130,654,506      mem_inst_retired.any                                          (31.80%)
    14.270737180         59,310,633      branch-instructions                                           (31.79%)
    14.270737180            240,125      branch-misses             #    0.40% of all branches          (31.80%)
    14.270737180        208,282,529      instructions              #    1.60  insn per cycle           (39.74%)
    14.270737180        130,172,260      cycles                                                        (39.74%)
    14.270737180          2,550,422      L1-icache-load-misses                                         (39.74%)
    14.270737180         75,164,017      L1-dcache-loads                                               (39.74%)
    14.270737180          1,286,289      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.74%)
    14.270737180            134,061      L2-loads                                                      (36.41%)
    14.270737180              6,173      L2-load-misses            #    4.92% of all LL-cache accesses  (36.41%)
    14.270737180            117,073      LLC-loads                                                     (36.41%)
    14.270737180              6,508      LLC-load-misses           #    5.18% of all LL-cache accesses  (36.41%)
    14.321067373         86,352,133      mem_inst_retired.any                                          (33.64%)
    14.321067373         46,681,033      branch-instructions                                           (31.79%)
    14.321067373            256,343      branch-misses             #    0.55% of all branches          (31.79%)
    14.321067373        219,254,083      instructions              #    1.68  insn per cycle           (39.73%)
    14.321067373        130,193,651      cycles                                                        (39.73%)
    14.321067373          2,315,617      L1-icache-load-misses                                         (39.74%)
    14.321067373         86,700,880      L1-dcache-loads                                               (39.73%)
    14.321067373          1,256,644      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (39.73%)
    14.321067373            151,954      L2-loads                                                      (34.56%)
    14.321067373              4,080      L2-load-misses            #    2.80% of all LL-cache accesses  (36.42%)
    14.321067373            139,314      LLC-loads                                                     (36.42%)
    14.321067373              3,091      LLC-load-misses           #    2.12% of all LL-cache accesses  (36.42%)
    14.371501471        110,704,975      mem_inst_retired.any                                          (36.55%)
    14.371501471         64,473,000      branch-instructions                                           (31.72%)
    14.371501471            305,954      branch-misses             #    0.47% of all branches          (31.72%)
    14.371501471        264,198,491      instructions              #    2.03  insn per cycle           (39.65%)
    14.371501471        130,453,657      cycles                                                        (39.66%)
    14.371501471          2,421,421      L1-icache-load-misses                                         (39.66%)
    14.371501471         64,920,965      L1-dcache-loads                                               (39.66%)
    14.371501471          1,324,867      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.66%)
    14.371501471            207,418      L2-loads                                                      (31.72%)
    14.371501471              4,875      L2-load-misses            #    2.45% of all LL-cache accesses  (36.55%)
    14.371501471            191,323      LLC-loads                                                     (36.55%)
    14.371501471              4,624      LLC-load-misses           #    2.32% of all LL-cache accesses  (36.55%)
    14.421821309         94,844,223      mem_inst_retired.any                                          (36.41%)
    14.421821309         47,648,320      branch-instructions                                           (35.15%)
    14.421821309            225,203      branch-misses             #    0.47% of all branches          (31.80%)
    14.421821309        187,536,793      instructions              #    1.44  insn per cycle           (39.75%)
    14.421821309        130,110,785      cycles                                                        (39.74%)
    14.421821309          2,537,678      L1-icache-load-misses                                         (39.75%)
    14.421821309         54,808,488      L1-dcache-loads                                               (39.75%)
    14.421821309          1,677,565      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (39.74%)
    14.421821309            238,080      L2-loads                                                      (31.79%)
    14.421821309              5,967      L2-load-misses            #    2.67% of all LL-cache accesses  (33.03%)
    14.421821309            208,571      LLC-loads                                                     (36.40%)
    14.421821309              4,630      LLC-load-misses           #    2.07% of all LL-cache accesses  (36.41%)
    14.472280735         80,228,720      mem_inst_retired.any                                          (36.58%)
    14.472280735         42,836,359      branch-instructions                                           (36.58%)
    14.472280735            244,033      branch-misses             #    0.57% of all branches          (32.00%)
    14.472280735        205,112,456      instructions              #    1.57  insn per cycle           (39.92%)
    14.472280735        130,398,887      cycles                                                        (39.63%)
    14.472280735          2,520,175      L1-icache-load-misses                                         (39.63%)
    14.472280735         62,629,925      L1-dcache-loads                                               (39.63%)
    14.472280735          1,348,147      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.64%)
    14.472280735            190,811      L2-loads                                                      (31.72%)
    14.472280735              6,018      L2-load-misses            #    3.07% of all LL-cache accesses  (31.72%)
    14.472280735            200,801      LLC-loads                                                     (36.27%)
    14.472280735              7,510      LLC-load-misses           #    3.84% of all LL-cache accesses  (36.58%)
    14.522604509         88,247,443      mem_inst_retired.any                                          (36.41%)
    14.522604509         42,381,554      branch-instructions                                           (36.41%)
    14.522604509            237,243      branch-misses             #    0.56% of all branches          (36.41%)
    14.522604509        175,668,220      instructions              #    1.35  insn per cycle           (44.36%)
    14.522604509        130,113,588      cycles                                                        (39.73%)
    14.522604509          2,595,233      L1-icache-load-misses                                         (39.74%)
    14.522604509         56,980,607      L1-dcache-loads                                               (39.75%)
    14.522604509          1,608,296      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.74%)
    14.522604509            230,278      L2-loads                                                      (31.79%)
    14.522604509              6,256      L2-load-misses            #    2.84% of all LL-cache accesses  (31.79%)
    14.522604509            210,533      LLC-loads                                                     (31.79%)
    14.522604509              4,645      LLC-load-misses           #    2.11% of all LL-cache accesses  (36.42%)
    14.573061609         89,268,159      mem_inst_retired.any                                          (36.58%)
    14.573061609         44,114,087      branch-instructions                                           (36.58%)
    14.573061609            225,297      branch-misses             #    0.51% of all branches          (36.58%)
    14.573061609        178,018,340      instructions              #    1.36  insn per cycle           (44.51%)
    14.573061609        130,492,046      cycles                                                        (41.49%)
    14.573061609          2,944,050      L1-icache-load-misses                                         (39.65%)
    14.573061609         58,059,008      L1-dcache-loads                                               (39.64%)
    14.573061609          1,637,268      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.64%)
    14.573061609            222,901      L2-loads                                                      (31.71%)
    14.573061609              5,011      L2-load-misses            #    2.43% of all LL-cache accesses  (31.70%)
    14.573061609            190,237      LLC-loads                                                     (31.71%)
    14.573061609              4,626      LLC-load-misses           #    2.24% of all LL-cache accesses  (34.71%)
    14.624494158        100,954,819      mem_inst_retired.any                                          (37.09%)
    14.624494158         47,278,392      branch-instructions                                           (37.78%)
    14.624494158            224,350      branch-misses             #    0.47% of all branches          (37.78%)
    14.624494158        182,273,305      instructions              #    1.37  insn per cycle           (45.56%)
    14.624494158        133,019,523      cycles                                                        (45.57%)
    14.624494158          2,801,582      L1-icache-load-misses                                         (39.61%)
    14.624494158         65,070,470      L1-dcache-loads                                               (38.89%)
    14.624494158          1,723,011      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (38.88%)
    14.624494158            208,024      L2-loads                                                      (31.10%)
    14.624494158              5,906      L2-load-misses            #    2.88% of all LL-cache accesses  (31.10%)
    14.624494158            201,817      LLC-loads                                                     (31.11%)
    14.624494158              6,477      LLC-load-misses           #    3.16% of all LL-cache accesses  (31.11%)
    14.674960824         85,067,604      mem_inst_retired.any                                          (31.68%)
    14.674960824         45,181,085      branch-instructions                                           (36.58%)
    14.674960824            220,651      branch-misses             #    0.49% of all branches          (36.58%)
    14.674960824        178,381,004      instructions              #    1.37  insn per cycle           (44.51%)
    14.674960824        130,440,959      cycles                                                        (44.51%)
    14.674960824          3,428,077      L1-icache-load-misses                                         (44.53%)
    14.674960824         51,317,523      L1-dcache-loads                                               (39.64%)
    14.674960824          1,463,011      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (39.65%)
    14.674960824            166,711      L2-loads                                                      (31.71%)
    14.674960824              7,259      L2-load-misses            #    4.09% of all LL-cache accesses  (31.71%)
    14.674960824            188,284      LLC-loads                                                     (31.71%)
    14.674960824              6,154      LLC-load-misses           #    3.47% of all LL-cache accesses  (31.70%)
    14.725292890        137,767,827      mem_inst_retired.any                                          (31.79%)
    14.725292890         60,994,366      branch-instructions                                           (34.12%)
    14.725292890            266,084      branch-misses             #    0.44% of all branches          (36.42%)
    14.725292890        234,755,647      instructions              #    1.80  insn per cycle           (44.36%)
    14.725292890        130,141,175      cycles                                                        (44.36%)
    14.725292890          2,127,015      L1-icache-load-misses                                         (44.36%)
    14.725292890         62,495,455      L1-dcache-loads                                               (42.06%)
    14.725292890          1,154,519      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.73%)
    14.725292890            138,394      L2-loads                                                      (31.79%)
    14.725292890              6,486      L2-load-misses            #    5.20% of all LL-cache accesses  (31.79%)
    14.725292890            111,175      LLC-loads                                                     (31.79%)
    14.725292890              7,963      LLC-load-misses           #    6.38% of all LL-cache accesses  (31.79%)
    14.775783105         90,931,712      mem_inst_retired.any                                          (31.69%)
    14.775783105         43,101,647      branch-instructions                                           (31.69%)
    14.775783105            247,236      branch-misses             #    0.57% of all branches          (36.62%)
    14.775783105        170,318,291      instructions              #    1.30  insn per cycle           (44.54%)
    14.775783105        130,632,550      cycles                                                        (44.55%)
    14.775783105          2,428,384      L1-icache-load-misses                                         (44.54%)
    14.775783105         66,914,696      L1-dcache-loads                                               (44.54%)
    14.775783105          1,453,192      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.61%)
    14.775783105            123,643      L2-loads                                                      (31.69%)
    14.775783105              5,919      L2-load-misses            #    5.12% of all LL-cache accesses  (31.69%)
    14.775783105            107,595      LLC-loads                                                     (31.69%)
    14.775783105              5,642      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.69%)
    14.826233603         80,715,163      mem_inst_retired.any                                          (39.32%)
    14.826233603         40,602,271      branch-instructions                                           (39.32%)
    14.826233603            275,036      branch-misses             #    0.68% of all branches          (28.79%)
    14.826233603        167,492,892      instructions              #    1.29  insn per cycle           (36.77%)
    14.826233603        129,662,796      cycles                                                        (36.77%)
    14.826233603          1,858,199      L1-icache-load-misses                                         (36.77%)
    14.826233603         55,243,524      L1-dcache-loads                                               (36.77%)
    14.826233603          1,384,054      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.86%)
    14.826233603            162,663      L2-loads                                                      (31.88%)
    14.826233603              8,493      L2-load-misses            #    5.24% of all LL-cache accesses  (31.88%)
    14.826233603            161,308      LLC-loads                                                     (39.32%)
    14.826233603              5,930      LLC-load-misses           #    3.66% of all LL-cache accesses  (39.32%)
    14.876711980         82,238,113      mem_inst_retired.any                                          (31.70%)
    14.876711980         41,240,738      branch-instructions                                           (31.70%)
    14.876711980            272,725      branch-misses             #    0.66% of all branches          (35.46%)
    14.876711980        176,637,779      instructions              #    1.35  insn per cycle           (44.53%)
    14.876711980        130,411,541      cycles                                                        (44.53%)
    14.876711980          2,103,469      L1-icache-load-misses                                         (44.53%)
    14.876711980         59,221,890      L1-dcache-loads                                               (44.53%)
    14.876711980          1,600,589      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (40.78%)
    14.876711980            210,605      L2-loads                                                      (31.70%)
    14.876711980              5,833      L2-load-misses            #    3.09% of all LL-cache accesses  (31.70%)
    14.876711980            167,231      LLC-loads                                                     (31.70%)
    14.876711980              4,094      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.70%)
    14.927196523         81,831,891      mem_inst_retired.any                                          (31.69%)
    14.927196523         41,207,270      branch-instructions                                           (31.69%)
    14.927196523            244,453      branch-misses             #    0.59% of all branches          (31.69%)
    14.927196523        174,672,482      instructions              #    1.34  insn per cycle           (44.54%)
    14.927196523        130,575,314      cycles                                                        (44.54%)
    14.927196523          2,198,068      L1-icache-load-misses                                         (44.54%)
    14.927196523         60,777,481      L1-dcache-loads                                               (44.54%)
    14.927196523          1,292,900      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (44.54%)
    14.927196523            156,239      L2-loads                                                      (31.69%)
    14.927196523              6,806      L2-load-misses            #    4.47% of all LL-cache accesses  (31.69%)
    14.927196523            148,455      LLC-loads                                                     (31.69%)
    14.927196523              6,004      LLC-load-misses           #    3.94% of all LL-cache accesses  (31.69%)
    14.977519478         80,890,216      mem_inst_retired.any                                          (31.80%)
    14.977519478         39,790,933      branch-instructions                                           (31.79%)
    14.977519478            254,375      branch-misses             #    0.64% of all branches          (31.80%)
    14.977519478        171,989,855      instructions              #    1.32  insn per cycle           (41.61%)
    14.977519478        130,167,687      cycles                                                        (44.36%)
    14.977519478          2,795,715      L1-icache-load-misses                                         (44.36%)
    14.977519478         75,254,099      L1-dcache-loads                                               (44.36%)
    14.977519478          1,287,713      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.36%)
    14.977519478            126,262      L2-loads                                                      (31.79%)
    14.977519478              8,133      L2-load-misses            #    6.12% of all LL-cache accesses  (31.79%)
    14.977519478            139,467      LLC-loads                                                     (31.79%)
    14.977519478              5,646      LLC-load-misses           #    4.25% of all LL-cache accesses  (31.79%)
    15.028014822         81,448,839      mem_inst_retired.any                                          (31.68%)
    15.028014822         44,910,599      branch-instructions                                           (31.68%)
    15.028014822            247,186      branch-misses             #    0.55% of all branches          (31.68%)
    15.028014822        209,003,690      instructions              #    1.60  insn per cycle           (39.61%)
    15.028014822        130,622,821      cycles                                                        (44.55%)
    15.028014822          2,028,892      L1-icache-load-misses                                         (44.55%)
    15.028014822         80,085,890      L1-dcache-loads                                               (44.54%)
    15.028014822          1,213,898      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (44.55%)
    15.028014822            108,310      L2-loads                                                      (31.68%)
    15.028014822              5,856      L2-load-misses            #    5.63% of all LL-cache accesses  (31.69%)
    15.028014822             99,784      LLC-loads                                                     (31.69%)
    15.028014822              4,881      LLC-load-misses           #    4.69% of all LL-cache accesses  (31.69%)
    15.078504378         79,379,422      mem_inst_retired.any                                          (31.69%)
    15.078504378         40,805,303      branch-instructions                                           (31.70%)
    15.078504378            242,413      branch-misses             #    0.59% of all branches          (31.70%)
    15.078504378        202,041,704      instructions              #    1.55  insn per cycle           (39.62%)
    15.078504378        130,576,006      cycles                                                        (39.85%)
    15.078504378          2,489,546      L1-icache-load-misses                                         (44.54%)
    15.078504378         68,711,284      L1-dcache-loads                                               (44.54%)
    15.078504378          1,442,953      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.54%)
    15.078504378            206,719      L2-loads                                                      (36.41%)
    15.078504378              5,573      L2-load-misses            #    2.91% of all LL-cache accesses  (31.68%)
    15.078504378            175,731      LLC-loads                                                     (31.68%)
    15.078504378              3,638      LLC-load-misses           #    1.90% of all LL-cache accesses  (31.69%)
    15.128953273         86,400,549      mem_inst_retired.any                                          (31.71%)
    15.128953273         42,161,392      branch-instructions                                           (31.71%)
    15.128953273            225,410      branch-misses             #    0.53% of all branches          (31.71%)
    15.128953273        169,154,017      instructions              #    1.30  insn per cycle           (39.63%)
    15.128953273        130,420,925      cycles                                                        (39.64%)
    15.128953273          2,711,623      L1-icache-load-misses                                         (42.87%)
    15.128953273         57,596,260      L1-dcache-loads                                               (44.49%)
    15.128953273          1,399,268      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (44.49%)
    15.128953273            171,684      L2-loads                                                      (36.57%)
    15.128953273              3,018      L2-load-misses            #    1.67% of all LL-cache accesses  (33.36%)
    15.128953273            189,110      LLC-loads                                                     (31.73%)
    15.128953273              4,810      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    15.179270323         92,068,245      mem_inst_retired.any                                          (31.80%)
    15.179270323         46,168,424      branch-instructions                                           (31.80%)
    15.179270323            247,794      branch-misses             #    0.54% of all branches          (31.80%)
    15.179270323        176,598,787      instructions              #    1.36  insn per cycle           (39.74%)
    15.179270323        130,079,087      cycles                                                        (39.74%)
    15.179270323          2,620,397      L1-icache-load-misses                                         (39.74%)
    15.179270323         57,698,880      L1-dcache-loads                                               (44.35%)
    15.179270323          1,515,804      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (44.36%)
    15.179270323            197,190      L2-loads                                                      (36.41%)
    15.179270323              4,352      L2-load-misses            #    2.32% of all LL-cache accesses  (36.42%)
    15.179270323            177,752      LLC-loads                                                     (31.80%)
    15.179270323              4,654      LLC-load-misses           #    2.48% of all LL-cache accesses  (31.79%)
    15.229722247        106,951,244      mem_inst_retired.any                                          (31.72%)
    15.229722247         46,881,120      branch-instructions                                           (31.72%)
    15.229722247            198,367      branch-misses             #    0.42% of all branches          (31.72%)
    15.229722247        172,864,714      instructions              #    1.33  insn per cycle           (39.63%)
    15.229722247        130,429,731      cycles                                                        (39.63%)
    15.229722247          2,598,477      L1-icache-load-misses                                         (39.63%)
    15.229722247         70,651,210      L1-dcache-loads                                               (41.33%)
    15.229722247          1,185,493      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (44.49%)
    15.229722247            143,133      L2-loads                                                      (36.58%)
    15.229722247              3,340      L2-load-misses            #    2.31% of all LL-cache accesses  (36.58%)
    15.229722247            146,560      LLC-loads                                                     (34.90%)
    15.229722247              5,403      LLC-load-misses           #    3.73% of all LL-cache accesses  (31.72%)
    15.280196318        100,332,573      mem_inst_retired.any                                          (31.70%)
    15.280196318         50,768,226      branch-instructions                                           (31.70%)
    15.280196318            257,554      branch-misses             #    0.51% of all branches          (31.70%)
    15.280196318        194,158,203      instructions              #    1.49  insn per cycle           (39.63%)
    15.280196318        130,536,671      cycles                                                        (39.63%)
    15.280196318          2,930,804      L1-icache-load-misses                                         (39.63%)
    15.280196318         58,066,952      L1-dcache-loads                                               (39.63%)
    15.280196318          1,685,984      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (44.40%)
    15.280196318            235,952      L2-loads                                                      (36.59%)
    15.280196318              4,703      L2-load-misses            #    2.10% of all LL-cache accesses  (36.59%)
    15.280196318            211,219      LLC-loads                                                     (36.59%)
    15.280196318              4,299      LLC-load-misses           #    1.92% of all LL-cache accesses  (31.84%)
    15.330513060         85,475,086      mem_inst_retired.any                                          (31.80%)
    15.330513060         46,463,327      branch-instructions                                           (31.79%)
    15.330513060            273,816      branch-misses             #    0.59% of all branches          (31.80%)
    15.330513060        212,535,376      instructions              #    1.63  insn per cycle           (39.74%)
    15.330513060        130,105,218      cycles                                                        (39.74%)
    15.330513060          2,377,994      L1-icache-load-misses                                         (39.74%)
    15.330513060         66,304,135      L1-dcache-loads                                               (39.75%)
    15.330513060          1,538,304      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.75%)
    15.330513060            234,066      L2-loads                                                      (36.41%)
    15.330513060              4,718      L2-load-misses            #    2.18% of all LL-cache accesses  (36.41%)
    15.330513060            198,924      LLC-loads                                                     (36.41%)
    15.330513060              4,320      LLC-load-misses           #    2.00% of all LL-cache accesses  (36.41%)
    15.380847918         79,454,296      mem_inst_retired.any                                          (33.20%)
    15.380847918         41,367,458      branch-instructions                                           (31.79%)
    15.380847918            232,125      branch-misses             #    0.56% of all branches          (31.79%)
    15.380847918        170,810,977      instructions              #    1.31  insn per cycle           (39.74%)
    15.380847918        130,148,072      cycles                                                        (39.74%)
    15.380847918          2,936,072      L1-icache-load-misses                                         (39.75%)
    15.380847918         71,899,483      L1-dcache-loads                                               (39.75%)
    15.380847918          1,216,667      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.71%)
    15.380847918            135,583      L2-loads                                                      (34.98%)
    15.380847918              6,846      L2-load-misses            #    4.10% of all LL-cache accesses  (36.41%)
    15.380847918            198,040      LLC-loads                                                     (36.41%)
    15.380847918              5,430      LLC-load-misses           #    3.26% of all LL-cache accesses  (36.45%)
    15.431339814         94,067,898      mem_inst_retired.any                                          (36.63%)
    15.431339814         41,816,807      branch-instructions                                           (31.69%)
    15.431339814            239,808      branch-misses             #    0.57% of all branches          (31.69%)
    15.431339814        172,702,742      instructions              #    1.32  insn per cycle           (39.61%)
    15.431339814        130,496,695      cycles                                                        (39.60%)
    15.431339814          2,776,131      L1-icache-load-misses                                         (39.60%)
    15.431339814         55,207,640      L1-dcache-loads                                               (39.61%)
    15.431339814          1,194,516      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.61%)
    15.431339814            142,770      L2-loads                                                      (31.69%)
    15.431339814              6,746      L2-load-misses            #    4.50% of all LL-cache accesses  (36.63%)
    15.431339814            157,214      LLC-loads                                                     (36.63%)
    15.431339814              6,230      LLC-load-misses           #    4.15% of all LL-cache accesses  (36.62%)
    15.481790917         89,401,561      mem_inst_retired.any                                          (36.57%)
    15.481790917         42,870,570      branch-instructions                                           (34.99%)
    15.481790917            245,729      branch-misses             #    0.57% of all branches          (31.72%)
    15.481790917        195,417,909      instructions              #    1.50  insn per cycle           (39.65%)
    15.481790917        130,460,735      cycles                                                        (39.64%)
    15.481790917          2,293,356      L1-icache-load-misses                                         (39.64%)
    15.481790917         74,926,142      L1-dcache-loads                                               (39.65%)
    15.481790917          1,322,281      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.65%)
    15.481790917            166,729      L2-loads                                                      (31.72%)
    15.481790917              4,147      L2-load-misses            #    2.45% of all LL-cache accesses  (33.28%)
    15.481790917            171,430      LLC-loads                                                     (36.57%)
    15.481790917              6,041      LLC-load-misses           #    3.57% of all LL-cache accesses  (36.57%)
    15.532123401        105,658,854      mem_inst_retired.any                                          (36.42%)
    15.532123401         51,607,352      branch-instructions                                           (36.42%)
    15.532123401            213,670      branch-misses             #    0.41% of all branches          (31.78%)
    15.532123401        175,260,229      instructions              #    1.35  insn per cycle           (39.73%)
    15.532123401        130,172,920      cycles                                                        (39.73%)
    15.532123401          2,718,229      L1-icache-load-misses                                         (39.73%)
    15.532123401         68,293,671      L1-dcache-loads                                               (39.74%)
    15.532123401          1,179,179      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.74%)
    15.532123401            128,033      L2-loads                                                      (31.79%)
    15.532123401              4,243      L2-load-misses            #    2.95% of all LL-cache accesses  (31.79%)
    15.532123401            159,223      LLC-loads                                                     (36.42%)
    15.532123401              6,641      LLC-load-misses           #    4.62% of all LL-cache accesses  (36.44%)
    15.582603048         93,720,009      mem_inst_retired.any                                          (36.62%)
    15.582603048         47,007,472      branch-instructions                                           (36.62%)
    15.582603048            259,021      branch-misses             #    0.55% of all branches          (36.61%)
    15.582603048        188,605,540      instructions              #    1.45  insn per cycle           (44.54%)
    15.582603048        130,444,324      cycles                                                        (39.63%)
    15.582603048          1,973,115      L1-icache-load-misses                                         (39.63%)
    15.582603048         55,379,064      L1-dcache-loads                                               (39.63%)
    15.582603048          1,398,721      L1-dcache-load-misses     #    2.53% of all L1-dcache accesses  (39.59%)
    15.582603048            170,684      L2-loads                                                      (31.67%)
    15.582603048             10,747      L2-load-misses            #    6.19% of all LL-cache accesses  (31.67%)
    15.582603048            176,693      LLC-loads                                                     (31.68%)
    15.582603048              9,859      LLC-load-misses           #    5.68% of all LL-cache accesses  (36.61%)
    15.635904433         84,076,917      mem_inst_retired.any                                          (39.97%)
    15.635904433         42,987,801      branch-instructions                                           (39.97%)
    15.635904433            272,182      branch-misses             #    0.63% of all branches          (39.97%)
    15.635904433        174,652,340      instructions              #    1.27  insn per cycle           (47.48%)
    15.635904433        137,746,791      cycles                                                        (44.61%)
    15.635904433          1,958,336      L1-icache-load-misses                                         (37.52%)
    15.635904433         56,986,654      L1-dcache-loads                                               (37.53%)
    15.635904433          1,458,535      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (37.51%)
    15.635904433            213,938      L2-loads                                                      (30.01%)
    15.635904433              6,957      L2-load-misses            #    3.33% of all LL-cache accesses  (30.01%)
    15.635904433            203,678      LLC-loads                                                     (30.01%)
    15.635904433             10,046      LLC-load-misses           #    4.81% of all LL-cache accesses  (32.87%)
    15.686388078         77,956,416      mem_inst_retired.any                                          (32.16%)
    15.686388078         40,666,934      branch-instructions                                           (36.61%)
    15.686388078            258,209      branch-misses             #    0.63% of all branches          (36.61%)
    15.686388078        170,738,808      instructions              #    1.31  insn per cycle           (44.53%)
    15.686388078        130,493,637      cycles                                                        (44.53%)
    15.686388078          2,092,206      L1-icache-load-misses                                         (44.10%)
    15.686388078         63,877,135      L1-dcache-loads                                               (39.62%)
    15.686388078          1,472,101      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.62%)
    15.686388078            173,172      L2-loads                                                      (31.69%)
    15.686388078              7,844      L2-load-misses            #    4.24% of all LL-cache accesses  (31.69%)
    15.686388078            196,948      LLC-loads                                                     (31.69%)
    15.686388078              5,729      LLC-load-misses           #    3.10% of all LL-cache accesses  (31.70%)
    15.736717732         96,150,159      mem_inst_retired.any                                          (31.80%)
    15.736717732         44,827,106      branch-instructions                                           (35.28%)
    15.736717732            220,699      branch-misses             #    0.49% of all branches          (36.42%)
    15.736717732        175,293,870      instructions              #    1.35  insn per cycle           (44.35%)
    15.736717732        130,114,252      cycles                                                        (44.35%)
    15.736717732          1,763,348      L1-icache-load-misses                                         (44.35%)
    15.736717732         59,863,147      L1-dcache-loads                                               (40.90%)
    15.736717732          1,162,196      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.72%)
    15.736717732            174,498      L2-loads                                                      (31.79%)
    15.736717732              3,324      L2-load-misses            #    1.85% of all LL-cache accesses  (31.80%)
    15.736717732            185,608      LLC-loads                                                     (31.80%)
    15.736717732                789      LLC-load-misses           #    0.44% of all LL-cache accesses  (31.80%)
    15.787185786         75,272,160      mem_inst_retired.any                                          (36.75%)
    15.787185786         39,245,358      branch-instructions                                           (34.57%)
    15.787185786            205,130      branch-misses             #    0.52% of all branches          (33.24%)
    15.787185786        177,330,663      instructions              #    1.58  insn per cycle           (42.43%)
    15.787185786        112,549,810      cycles                                                        (35.71%)
    15.787185786          1,865,950      L1-icache-load-misses                                         (35.71%)
    15.787185786         62,738,047      L1-dcache-loads                                               (37.85%)
    15.787185786          1,284,563      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.21%)
    15.787185786            149,374      L2-loads                                                      (36.74%)
    15.787185786              4,654      L2-load-misses            #    3.37% of all LL-cache accesses  (36.74%)
    15.787185786            126,751      LLC-loads                                                     (36.74%)
    15.787185786              2,084      LLC-load-misses           #    1.51% of all LL-cache accesses  (36.74%)
    15.837680932         83,046,215      mem_inst_retired.any                                          (33.76%)
    15.837680932         43,002,140      branch-instructions                                           (30.57%)
    15.837680932            238,332      branch-misses             #    0.55% of all branches          (30.58%)
    15.837680932        191,761,119      instructions              #    1.56  insn per cycle           (39.02%)
    15.837680932        122,610,365      cycles                                                        (39.02%)
    15.837680932          2,101,927      L1-icache-load-misses                                         (40.93%)
    15.837680932         77,132,002      L1-dcache-loads                                               (44.11%)
    15.837680932          1,122,936      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (44.11%)
    15.837680932            138,494      L2-loads                                                      (35.67%)
    15.837680932              5,136      L2-load-misses            #    3.95% of all LL-cache accesses  (33.76%)
    15.837680932            121,861      LLC-loads                                                     (33.75%)
    15.837680932              2,743      LLC-load-misses           #    2.11% of all LL-cache accesses  (33.75%)
    15.888165101         63,129,748      mem_inst_retired.any                                          (21.53%)
    15.888165101         37,383,645      branch-instructions                                           (17.39%)
    15.888165101            195,272      branch-misses             #    0.52% of all branches          (17.40%)
    15.888165101        153,948,931      instructions              #    1.60  insn per cycle           (28.12%)
    15.888165101         96,422,736      cycles                                                        (35.52%)
    15.888165101          1,705,389      L1-icache-load-misses                                         (46.25%)
    15.888165101         56,666,960      L1-dcache-loads                                               (50.42%)
    15.888165101            917,329      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (50.42%)
    15.888165101            108,293      L2-loads                                                      (42.92%)
    15.888165101              4,268      L2-load-misses            #    3.89% of all LL-cache accesses  (42.92%)
    15.888165101            111,032      LLC-loads                                                     (42.92%)
    15.888165101              2,463      LLC-load-misses           #    2.25% of all LL-cache accesses  (32.31%)
    15.938656406         68,431,421      mem_inst_retired.any                                          (25.63%)
    15.938656406         35,826,677      branch-instructions                                           (29.24%)
    15.938656406            186,892      branch-misses             #    0.52% of all branches          (39.01%)
    15.938656406        142,963,707      instructions              #    1.35  insn per cycle           (48.78%)
    15.938656406        105,908,512      cycles                                                        (48.87%)
    15.938656406          2,108,483      L1-icache-load-misses                                         (48.87%)
    15.938656406         49,370,382      L1-dcache-loads                                               (45.06%)
    15.938656406          1,085,756      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (45.06%)
    15.938656406            183,197      L2-loads                                                      (35.28%)
    15.938656406             15,093      L2-load-misses            #    8.05% of all LL-cache accesses  (31.69%)
    15.938656406            191,634      LLC-loads                                                     (25.73%)
    15.938656406              9,097      LLC-load-misses           #    4.85% of all LL-cache accesses  (25.63%)
    15.989143409         79,799,897      mem_inst_retired.any                                          (36.62%)
    15.989143409         40,215,731      branch-instructions                                           (33.70%)
    15.989143409            244,174      branch-misses             #    0.61% of all branches          (31.70%)
    15.989143409        161,966,589      instructions              #    1.24  insn per cycle           (39.62%)
    15.989143409        130,520,971      cycles                                                        (39.62%)
    15.989143409          2,628,379      L1-icache-load-misses                                         (39.60%)
    15.989143409         53,476,347      L1-dcache-loads                                               (39.60%)
    15.989143409          1,309,936      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (39.60%)
    15.989143409            153,262      L2-loads                                                      (31.68%)
    15.989143409              1,840      L2-load-misses            #    1.20% of all LL-cache accesses  (34.62%)
    15.989143409            153,911      LLC-loads                                                     (36.63%)
    15.989143409              3,992      LLC-load-misses           #    2.60% of all LL-cache accesses  (36.62%)
    16.039453540         87,354,225      mem_inst_retired.any                                          (26.31%)
    16.039453540         45,394,974      branch-instructions                                           (37.09%)
    16.039453540            238,093      branch-misses             #    0.52% of all branches          (39.81%)
    16.039453540        194,181,660      instructions              #    2.03  insn per cycle           (50.60%)
    16.039453540         95,864,511      cycles                                                        (53.95%)
    16.039453540          1,605,395      L1-icache-load-misses                                         (53.95%)
    16.039453540         49,468,281      L1-dcache-loads                                               (53.96%)
    16.039453540            845,402      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.14%)
    16.039453540            104,753      L2-loads                                                      (30.57%)
    16.039453540              2,447      L2-load-misses            #    2.07% of all LL-cache accesses  (19.78%)
    16.039453540            131,411      LLC-loads                                                     (17.04%)
    16.039453540              7,540      LLC-load-misses           #    6.39% of all LL-cache accesses  (15.48%)
    16.089878846         97,865,399      mem_inst_retired.any                                          (31.73%)
    16.089878846         46,139,094      branch-instructions                                           (31.73%)
    16.089878846            252,913      branch-misses             #    0.55% of all branches          (31.73%)
    16.089878846        206,851,632      instructions              #    1.59  insn per cycle           (39.67%)
    16.089878846        130,475,479      cycles                                                        (39.67%)
    16.089878846          2,376,779      L1-icache-load-misses                                         (39.66%)
    16.089878846         84,792,230      L1-dcache-loads                                               (39.66%)
    16.089878846          1,256,232      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (41.00%)
    16.089878846            134,247      L2-loads                                                      (36.53%)
    16.089878846              3,418      L2-load-misses            #    2.50% of all LL-cache accesses  (36.54%)
    16.089878846            139,008      LLC-loads                                                     (36.53%)
    16.089878846              2,058      LLC-load-misses           #    1.51% of all LL-cache accesses  (35.21%)
    16.140228692        112,220,291      mem_inst_retired.any                                          (31.96%)
    16.140228692         48,952,667      branch-instructions                                           (31.78%)
    16.140228692            219,441      branch-misses             #    0.45% of all branches          (31.78%)
    16.140228692        180,740,982      instructions              #    1.39  insn per cycle           (39.72%)
    16.140228692        130,277,692      cycles                                                        (39.72%)
    16.140228692          2,495,441      L1-icache-load-misses                                         (39.72%)
    16.140228692         61,586,529      L1-dcache-loads                                               (39.72%)
    16.140228692          1,142,894      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.73%)
    16.140228692            117,005      L2-loads                                                      (36.25%)
    16.140228692              5,455      L2-load-misses            #    4.79% of all LL-cache accesses  (36.44%)
    16.140228692            110,735      LLC-loads                                                     (36.44%)
    16.140228692              4,750      LLC-load-misses           #    4.17% of all LL-cache accesses  (36.44%)
    16.190561504         88,524,484      mem_inst_retired.any                                          (36.43%)
    16.190561504         41,307,238      branch-instructions                                           (31.78%)
    16.190561504            214,005      branch-misses             #    0.52% of all branches          (31.78%)
    16.190561504        177,571,266      instructions              #    1.36  insn per cycle           (39.73%)
    16.190561504        130,180,526      cycles                                                        (39.73%)
    16.190561504          2,640,759      L1-icache-load-misses                                         (39.73%)
    16.190561504         65,883,926      L1-dcache-loads                                               (39.73%)
    16.190561504          1,640,050      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.73%)
    16.190561504            205,473      L2-loads                                                      (31.79%)
    16.190561504              4,619      L2-load-misses            #    2.28% of all LL-cache accesses  (36.43%)
    16.190561504            199,613      LLC-loads                                                     (36.43%)
    16.190561504              4,820      LLC-load-misses           #    2.38% of all LL-cache accesses  (36.43%)
    16.240904021        101,905,226      mem_inst_retired.any                                          (36.43%)
    16.240904021         49,039,757      branch-instructions                                           (33.31%)
    16.240904021            228,856      branch-misses             #    0.47% of all branches          (31.78%)
    16.240904021        188,049,331      instructions              #    1.44  insn per cycle           (39.73%)
    16.240904021        130,199,045      cycles                                                        (39.73%)
    16.240904021          2,333,704      L1-icache-load-misses                                         (39.73%)
    16.240904021         60,811,909      L1-dcache-loads                                               (39.73%)
    16.240904021          1,817,073      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (39.73%)
    16.240904021            183,935      L2-loads                                                      (31.78%)
    16.240904021              4,760      L2-load-misses            #    2.81% of all LL-cache accesses  (34.89%)
    16.240904021            154,884      LLC-loads                                                     (36.43%)
    16.240904021              6,442      LLC-load-misses           #    3.80% of all LL-cache accesses  (36.43%)
    16.291313838         83,051,962      mem_inst_retired.any                                          (36.53%)
    16.291313838         44,777,680      branch-instructions                                           (36.53%)
    16.291313838            232,627      branch-misses             #    0.52% of all branches          (31.74%)
    16.291313838        183,070,345      instructions              #    1.40  insn per cycle           (39.67%)
    16.291313838        130,371,906      cycles                                                        (39.67%)
    16.291313838          1,657,411      L1-icache-load-misses                                         (39.67%)
    16.291313838         62,782,478      L1-dcache-loads                                               (39.67%)
    16.291313838          1,629,103      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (39.67%)
    16.291313838            158,247      L2-loads                                                      (31.74%)
    16.291313838              4,868      L2-load-misses            #    3.16% of all LL-cache accesses  (31.74%)
    16.291313838            149,507      LLC-loads                                                     (36.53%)
    16.291313838              3,441      LLC-load-misses           #    2.24% of all LL-cache accesses  (36.53%)
    16.341782574        101,489,387      mem_inst_retired.any                                          (36.60%)
    16.341782574         49,008,865      branch-instructions                                           (36.59%)
    16.341782574            231,953      branch-misses             #    0.47% of all branches          (34.98%)
    16.341782574        196,936,008      instructions              #    1.51  insn per cycle           (42.91%)
    16.341782574        130,546,237      cycles                                                        (39.61%)
    16.341782574          1,688,400      L1-icache-load-misses                                         (39.62%)
    16.341782574         63,484,183      L1-dcache-loads                                               (39.62%)
    16.341782574          1,356,661      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.62%)
    16.341782574            131,879      L2-loads                                                      (31.70%)
    16.341782574              2,416      L2-load-misses            #    1.47% of all LL-cache accesses  (31.70%)
    16.341782574            196,858      LLC-loads                                                     (33.30%)
    16.341782574              3,998      LLC-load-misses           #    2.43% of all LL-cache accesses  (36.61%)
    16.392252736        123,004,643      mem_inst_retired.any                                          (36.59%)
    16.392252736         62,713,384      branch-instructions                                           (36.59%)
    16.392252736            276,961      branch-misses             #    0.44% of all branches          (36.58%)
    16.392252736        227,354,449      instructions              #    1.74  insn per cycle           (44.51%)
    16.392252736        130,462,841      cycles                                                        (39.88%)
    16.392252736          2,478,964      L1-icache-load-misses                                         (39.64%)
    16.392252736         58,630,109      L1-dcache-loads                                               (39.64%)
    16.392252736          1,315,387      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.64%)
    16.392252736            125,435      L2-loads                                                      (31.71%)
    16.392252736              6,994      L2-load-misses            #    6.29% of all LL-cache accesses  (31.71%)
    16.392252736             96,823      LLC-loads                                                     (31.71%)
    16.392252736              7,469      LLC-load-misses           #    6.72% of all LL-cache accesses  (36.32%)
#           time             counts unit events
    16.442721132         88,506,399      mem_inst_retired.any                                          (36.60%)
    16.442721132         39,102,476      branch-instructions                                           (36.60%)
    16.442721132            210,117      branch-misses             #    0.54% of all branches          (36.60%)
    16.442721132        163,205,748      instructions              #    1.25  insn per cycle           (44.52%)
    16.442721132        130,554,043      cycles                                                        (44.52%)
    16.442721132          3,061,565      L1-icache-load-misses                                         (39.63%)
    16.442721132         62,243,247      L1-dcache-loads                                               (39.63%)
    16.442721132          1,332,194      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.62%)
    16.442721132            153,965      L2-loads                                                      (31.70%)
    16.442721132              5,450      L2-load-misses            #    3.96% of all LL-cache accesses  (31.70%)
    16.442721132            121,542      LLC-loads                                                     (31.70%)
    16.442721132              5,444      LLC-load-misses           #    3.95% of all LL-cache accesses  (31.70%)
    16.493202514         80,596,320      mem_inst_retired.any                                          (34.49%)
    16.493202514         39,821,286      branch-instructions                                           (36.60%)
    16.493202514            234,217      branch-misses             #    0.59% of all branches          (36.61%)
    16.493202514        189,611,232      instructions              #    1.45  insn per cycle           (44.53%)
    16.493202514        130,482,463      cycles                                                        (44.53%)
    16.493202514          2,260,430      L1-icache-load-misses                                         (41.76%)
    16.493202514         68,419,070      L1-dcache-loads                                               (39.62%)
    16.493202514          1,285,250      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.62%)
    16.493202514            172,799      L2-loads                                                      (31.70%)
    16.493202514              4,905      L2-load-misses            #    2.47% of all LL-cache accesses  (31.70%)
    16.493202514            224,738      LLC-loads                                                     (31.70%)
    16.493202514              6,928      LLC-load-misses           #    3.49% of all LL-cache accesses  (31.69%)
    16.543669504         81,359,325      mem_inst_retired.any                                          (31.70%)
    16.543669504         43,176,763      branch-instructions                                           (36.60%)
    16.543669504            227,063      branch-misses             #    0.53% of all branches          (36.60%)
    16.543669504        180,928,770      instructions              #    1.39  insn per cycle           (44.53%)
    16.543669504        130,514,713      cycles                                                        (44.52%)
    16.543669504          2,847,702      L1-icache-load-misses                                         (44.52%)
    16.543669504         56,687,547      L1-dcache-loads                                               (39.63%)
    16.543669504          1,710,709      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.63%)
    16.543669504            237,845      L2-loads                                                      (31.70%)
    16.543669504              5,378      L2-load-misses            #    2.65% of all LL-cache accesses  (31.70%)
    16.543669504            168,083      LLC-loads                                                     (31.70%)
    16.543669504              4,561      LLC-load-misses           #    2.25% of all LL-cache accesses  (31.70%)
    16.594082821        137,130,632      mem_inst_retired.any                                          (31.74%)
    16.594082821         64,313,180      branch-instructions                                           (32.66%)
    16.594082821            263,502      branch-misses             #    0.41% of all branches          (36.53%)
    16.594082821        222,665,234      instructions              #    1.71  insn per cycle           (44.46%)
    16.594082821        130,338,415      cycles                                                        (44.46%)
    16.594082821          1,743,744      L1-icache-load-misses                                         (44.46%)
    16.594082821         57,619,757      L1-dcache-loads                                               (43.56%)
    16.594082821          1,787,493      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (39.67%)
    16.594082821            194,264      L2-loads                                                      (31.74%)
    16.594082821              6,906      L2-load-misses            #    4.23% of all LL-cache accesses  (31.74%)
    16.594082821            131,983      LLC-loads                                                     (31.74%)
    16.594082821              7,086      LLC-load-misses           #    4.34% of all LL-cache accesses  (31.73%)
    16.644542320        111,318,986      mem_inst_retired.any                                          (31.71%)
    16.644542320         50,203,370      branch-instructions                                           (31.71%)
    16.644542320            248,060      branch-misses             #    0.49% of all branches          (35.77%)
    16.644542320        178,067,380      instructions              #    1.37  insn per cycle           (44.50%)
    16.644542320        130,417,377      cycles                                                        (44.50%)
    16.644542320          2,973,997      L1-icache-load-misses                                         (44.50%)
    16.644542320         52,997,575      L1-dcache-loads                                               (44.51%)
    16.644542320          1,542,168      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (40.46%)
    16.644542320            211,821      L2-loads                                                      (31.72%)
    16.644542320              4,666      L2-load-misses            #    2.36% of all LL-cache accesses  (31.72%)
    16.644542320            183,048      LLC-loads                                                     (31.72%)
    16.644542320              5,537      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.71%)
    16.695021806         95,077,166      mem_inst_retired.any                                          (31.70%)
    16.695021806         50,477,800      branch-instructions                                           (31.70%)
    16.695021806            266,959      branch-misses             #    0.53% of all branches          (31.67%)
    16.695021806        221,738,254      instructions              #    1.70  insn per cycle           (44.52%)
    16.695021806        130,503,758      cycles                                                        (44.52%)
    16.695021806          2,252,253      L1-icache-load-misses                                         (44.52%)
    16.695021806         83,794,602      L1-dcache-loads                                               (44.52%)
    16.695021806          1,226,828      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (44.55%)
    16.695021806            114,040      L2-loads                                                      (31.70%)
    16.695021806              6,589      L2-load-misses            #    5.38% of all LL-cache accesses  (31.70%)
    16.695021806            131,084      LLC-loads                                                     (31.70%)
    16.695021806              5,914      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.70%)
    16.745420971        122,498,215      mem_inst_retired.any                                          (31.76%)
    16.745420971         63,926,210      branch-instructions                                           (31.76%)
    16.745420971            298,574      branch-misses             #    0.47% of all branches          (31.75%)
    16.745420971        240,107,459      instructions              #    1.84  insn per cycle           (41.90%)
    16.745420971        130,207,393      cycles                                                        (44.42%)
    16.745420971          2,014,467      L1-icache-load-misses                                         (44.42%)
    16.745420971         72,872,568      L1-dcache-loads                                               (44.41%)
    16.745420971          1,048,452      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (44.42%)
    16.745420971            138,600      L2-loads                                                      (31.76%)
    16.745420971              4,363      L2-load-misses            #    2.66% of all LL-cache accesses  (31.76%)
    16.745420971            189,618      LLC-loads                                                     (31.76%)
    16.745420971              5,535      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.76%)
    16.795908315        127,938,052      mem_inst_retired.any                                          (31.69%)
    16.795908315         58,382,411      branch-instructions                                           (31.69%)
    16.795908315            260,914      branch-misses             #    0.45% of all branches          (31.69%)
    16.795908315        208,160,071      instructions              #    1.59  insn per cycle           (39.61%)
    16.795908315        130,611,154      cycles                                                        (44.54%)
    16.795908315          3,003,289      L1-icache-load-misses                                         (44.55%)
    16.795908315         58,287,119      L1-dcache-loads                                               (44.55%)
    16.795908315          1,391,907      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (44.55%)
    16.795908315            177,679      L2-loads                                                      (31.69%)
    16.795908315              5,740      L2-load-misses            #    3.49% of all LL-cache accesses  (31.69%)
    16.795908315            151,074      LLC-loads                                                     (31.69%)
    16.795908315              5,500      LLC-load-misses           #    3.35% of all LL-cache accesses  (31.69%)
    16.846238094         92,507,950      mem_inst_retired.any                                          (31.80%)
    16.846238094         44,571,591      branch-instructions                                           (31.80%)
    16.846238094            260,463      branch-misses             #    0.58% of all branches          (31.79%)
    16.846238094        222,418,931      instructions              #    1.71  insn per cycle           (39.74%)
    16.846238094        130,080,076      cycles                                                        (40.18%)
    16.846238094          2,124,242      L1-icache-load-misses                                         (44.35%)
    16.846238094         87,490,982      L1-dcache-loads                                               (44.35%)
    16.846238094          1,242,542      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (44.35%)
    16.846238094            153,277      L2-loads                                                      (35.99%)
    16.846238094              7,141      L2-load-misses            #    4.65% of all LL-cache accesses  (31.80%)
    16.846238094            153,861      LLC-loads                                                     (31.80%)
    16.846238094              7,261      LLC-load-misses           #    4.73% of all LL-cache accesses  (31.80%)
    16.896562317         89,705,076      mem_inst_retired.any                                          (31.80%)
    16.896562317         49,606,640      branch-instructions                                           (31.79%)
    16.896562317            284,360      branch-misses             #    0.57% of all branches          (31.79%)
    16.896562317        225,547,696      instructions              #    1.73  insn per cycle           (39.74%)
    16.896562317        130,121,439      cycles                                                        (39.73%)
    16.896562317          2,452,474      L1-icache-load-misses                                         (43.50%)
    16.896562317         63,367,158      L1-dcache-loads                                               (44.36%)
    16.896562317          1,209,596      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (44.36%)
    16.896562317            170,352      L2-loads                                                      (36.42%)
    16.896562317              3,410      L2-load-misses            #    1.84% of all LL-cache accesses  (32.66%)
    16.896562317            199,356      LLC-loads                                                     (31.79%)
    16.896562317              2,723      LLC-load-misses           #    1.47% of all LL-cache accesses  (31.80%)
    16.947041850        119,295,079      mem_inst_retired.any                                          (31.70%)
    16.947041850         53,342,691      branch-instructions                                           (31.70%)
    16.947041850            235,006      branch-misses             #    0.44% of all branches          (31.69%)
    16.947041850        183,290,457      instructions              #    1.40  insn per cycle           (39.62%)
    16.947041850        130,511,136      cycles                                                        (39.62%)
    16.947041850          2,661,241      L1-icache-load-misses                                         (39.61%)
    16.947041850         65,261,320      L1-dcache-loads                                               (44.53%)
    16.947041850          1,279,798      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (44.53%)
    16.947041850            153,219      L2-loads                                                      (36.61%)
    16.947041850              9,253      L2-load-misses            #    6.04% of all LL-cache accesses  (36.61%)
    16.947041850            152,932      LLC-loads                                                     (31.70%)
    16.947041850              7,731      LLC-load-misses           #    5.05% of all LL-cache accesses  (31.70%)
    16.997366966         85,076,725      mem_inst_retired.any                                          (31.80%)
    16.997366966         46,387,590      branch-instructions                                           (31.80%)
    16.997366966            260,355      branch-misses             #    0.56% of all branches          (31.80%)
    16.997366966        190,042,117      instructions              #    1.46  insn per cycle           (39.75%)
    16.997366966        130,029,710      cycles                                                        (39.74%)
    16.997366966          2,284,429      L1-icache-load-misses                                         (39.72%)
    16.997366966         57,966,681      L1-dcache-loads                                               (41.88%)
    16.997366966          1,386,656      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (44.34%)
    16.997366966            144,257      L2-loads                                                      (36.40%)
    16.997366966              6,070      L2-load-misses            #    4.71% of all LL-cache accesses  (36.42%)
    16.997366966            113,481      LLC-loads                                                     (34.28%)
    16.997366966              5,373      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.80%)
    17.047776627         82,622,247      mem_inst_retired.any                                          (31.74%)
    17.047776627         41,361,591      branch-instructions                                           (31.74%)
    17.047776627            241,344      branch-misses             #    0.58% of all branches          (31.74%)
    17.047776627        162,378,386      instructions              #    1.25  insn per cycle           (39.67%)
    17.047776627        130,340,015      cycles                                                        (39.67%)
    17.047776627          3,166,045      L1-icache-load-misses                                         (39.67%)
    17.047776627         53,684,385      L1-dcache-loads                                               (39.68%)
    17.047776627          1,436,366      L1-dcache-load-misses     #    2.68% of all L1-dcache accesses  (44.46%)
    17.047776627            170,774      L2-loads                                                      (36.52%)
    17.047776627              4,791      L2-load-misses            #    2.81% of all LL-cache accesses  (36.52%)
    17.047776627            169,859      LLC-loads                                                     (36.52%)
    17.047776627              4,357      LLC-load-misses           #    2.56% of all LL-cache accesses  (31.74%)
    17.098135817        103,861,893      mem_inst_retired.any                                          (31.77%)
    17.098135817         47,338,293      branch-instructions                                           (31.77%)
    17.098135817            258,129      branch-misses             #    0.55% of all branches          (31.77%)
    17.098135817        168,080,621      instructions              #    1.29  insn per cycle           (39.71%)
    17.098135817        130,167,384      cycles                                                        (39.71%)
    17.098135817          1,695,058      L1-icache-load-misses                                         (39.71%)
    17.098135817         56,959,565      L1-dcache-loads                                               (39.72%)
    17.098135817          1,338,271      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (40.42%)
    17.098135817            162,207      L2-loads                                                      (36.46%)
    17.098135817              8,898      L2-load-misses            #    5.80% of all LL-cache accesses  (36.46%)
    17.098135817            144,590      LLC-loads                                                     (36.46%)
    17.098135817              9,354      LLC-load-misses           #    6.10% of all LL-cache accesses  (35.77%)
    17.148473900         83,193,897      mem_inst_retired.any                                          (32.46%)
    17.148473900         45,012,405      branch-instructions                                           (31.79%)
    17.148473900            256,366      branch-misses             #    0.57% of all branches          (31.78%)
    17.148473900        202,267,307      instructions              #    1.55  insn per cycle           (39.73%)
    17.148473900        130,156,287      cycles                                                        (39.73%)
    17.148473900          2,393,325      L1-icache-load-misses                                         (39.72%)
    17.148473900         62,803,683      L1-dcache-loads                                               (39.73%)
    17.148473900          1,231,143      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.73%)
    17.148473900            139,758      L2-loads                                                      (35.75%)
    17.148473900             11,026      L2-load-misses            #    8.54% of all LL-cache accesses  (36.43%)
    17.148473900            118,319      LLC-loads                                                     (36.43%)
    17.148473900              6,411      LLC-load-misses           #    4.97% of all LL-cache accesses  (36.43%)
    17.198874411         85,928,041      mem_inst_retired.any                                          (36.51%)
    17.198874411         43,314,198      branch-instructions                                           (31.75%)
    17.198874411            232,607      branch-misses             #    0.54% of all branches          (31.74%)
    17.198874411        166,772,202      instructions              #    1.28  insn per cycle           (39.68%)
    17.198874411        130,275,928      cycles                                                        (39.68%)
    17.198874411          2,589,369      L1-icache-load-misses                                         (39.67%)
    17.198874411         53,802,946      L1-dcache-loads                                               (39.68%)
    17.198874411          1,467,538      L1-dcache-load-misses     #    2.73% of all L1-dcache accesses  (39.68%)
    17.198874411            158,202      L2-loads                                                      (31.75%)
    17.198874411              4,373      L2-load-misses            #    2.82% of all LL-cache accesses  (36.52%)
    17.198874411            152,330      LLC-loads                                                     (36.52%)
    17.198874411              4,313      LLC-load-misses           #    2.78% of all LL-cache accesses  (36.51%)
    17.249321939        128,222,666      mem_inst_retired.any                                          (36.56%)
    17.249321939         57,860,196      branch-instructions                                           (34.09%)
    17.249321939            277,222      branch-misses             #    0.48% of all branches          (31.72%)
    17.249321939        217,969,429      instructions              #    1.67  insn per cycle           (39.65%)
    17.249321939        130,415,408      cycles                                                        (39.65%)
    17.249321939          2,816,379      L1-icache-load-misses                                         (39.65%)
    17.249321939         63,729,220      L1-dcache-loads                                               (39.65%)
    17.249321939          1,330,130      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.65%)
    17.249321939            126,528      L2-loads                                                      (31.72%)
    17.249321939              7,088      L2-load-misses            #    5.86% of all LL-cache accesses  (34.18%)
    17.249321939            115,378      LLC-loads                                                     (36.56%)
    17.249321939              6,577      LLC-load-misses           #    5.44% of all LL-cache accesses  (36.56%)
    17.299698192         87,061,254      mem_inst_retired.any                                          (36.48%)
    17.299698192         43,521,936      branch-instructions                                           (36.48%)
    17.299698192            217,087      branch-misses             #    0.50% of all branches          (31.76%)
    17.299698192        179,777,140      instructions              #    1.38  insn per cycle           (39.70%)
    17.299698192        130,242,558      cycles                                                        (39.70%)
    17.299698192          2,629,500      L1-icache-load-misses                                         (39.70%)
    17.299698192         78,564,023      L1-dcache-loads                                               (39.71%)
    17.299698192          1,288,249      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.70%)
    17.299698192            128,820      L2-loads                                                      (31.76%)
    17.299698192              6,920      L2-load-misses            #    5.12% of all LL-cache accesses  (31.76%)
    17.299698192            141,347      LLC-loads                                                     (36.48%)
    17.299698192              5,694      LLC-load-misses           #    4.22% of all LL-cache accesses  (36.48%)
    17.350181675        106,447,262      mem_inst_retired.any                                          (36.61%)
    17.350181675         54,429,149      branch-instructions                                           (36.61%)
    17.350181675            240,343      branch-misses             #    0.44% of all branches          (35.75%)
    17.350181675        196,978,070      instructions              #    1.51  insn per cycle           (43.68%)
    17.350181675        130,542,697      cycles                                                        (39.62%)
    17.350181675          1,718,949      L1-icache-load-misses                                         (39.62%)
    17.350181675         62,774,874      L1-dcache-loads                                               (39.62%)
    17.350181675          1,459,393      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.62%)
    17.350181675            143,983      L2-loads                                                      (31.69%)
    17.350181675              4,786      L2-load-misses            #    3.23% of all LL-cache accesses  (31.70%)
    17.350181675            152,735      LLC-loads                                                     (32.53%)
    17.350181675              6,399      LLC-load-misses           #    4.31% of all LL-cache accesses  (36.61%)
    17.400510900         98,450,815      mem_inst_retired.any                                          (36.41%)
    17.400510900         55,419,757      branch-instructions                                           (36.42%)
    17.400510900            278,120      branch-misses             #    0.50% of all branches          (36.42%)
    17.400510900        230,366,866      instructions              #    1.77  insn per cycle           (44.36%)
    17.400510900        129,993,418      cycles                                                        (40.49%)
    17.400510900          2,327,322      L1-icache-load-misses                                         (39.73%)
    17.400510900         59,385,190      L1-dcache-loads                                               (39.76%)
    17.400510900          1,224,056      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.76%)
    17.400510900            185,493      L2-loads                                                      (31.81%)
    17.400510900              7,166      L2-load-misses            #    3.88% of all LL-cache accesses  (31.77%)
    17.400510900            184,168      LLC-loads                                                     (31.77%)
    17.400510900              5,994      LLC-load-misses           #    3.24% of all LL-cache accesses  (35.63%)
    17.450997508         81,745,497      mem_inst_retired.any                                          (36.62%)
    17.450997508         41,566,385      branch-instructions                                           (36.62%)
    17.450997508            244,975      branch-misses             #    0.59% of all branches          (36.62%)
    17.450997508        179,347,175      instructions              #    1.37  insn per cycle           (44.54%)
    17.450997508        130,558,023      cycles                                                        (44.54%)
    17.450997508          2,892,087      L1-icache-load-misses                                         (39.60%)
    17.450997508         74,285,962      L1-dcache-loads                                               (39.61%)
    17.450997508          1,370,801      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.61%)
    17.450997508            164,087      L2-loads                                                      (31.69%)
    17.450997508              5,007      L2-load-misses            #    3.10% of all LL-cache accesses  (31.69%)
    17.450997508            158,485      LLC-loads                                                     (31.69%)
    17.450997508              3,748      LLC-load-misses           #    2.32% of all LL-cache accesses  (31.69%)
    17.501482060        109,281,643      mem_inst_retired.any                                          (33.95%)
    17.501482060         59,798,185      branch-instructions                                           (36.61%)
    17.501482060            297,343      branch-misses             #    0.50% of all branches          (36.61%)
    17.501482060        250,926,388      instructions              #    1.92  insn per cycle           (44.53%)
    17.501482060        130,511,733      cycles                                                        (44.53%)
    17.501482060          2,483,547      L1-icache-load-misses                                         (42.30%)
    17.501482060         76,394,382      L1-dcache-loads                                               (39.61%)
    17.501482060          1,260,444      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.62%)
    17.501482060            151,640      L2-loads                                                      (31.70%)
    17.501482060              2,101      L2-load-misses            #    1.33% of all LL-cache accesses  (31.70%)
    17.501482060            164,313      LLC-loads                                                     (31.70%)
    17.501482060              5,322      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.70%)
    17.551854934        126,146,473      mem_inst_retired.any                                          (31.76%)
    17.551854934         56,710,117      branch-instructions                                           (36.47%)
    17.551854934            271,723      branch-misses             #    0.48% of all branches          (36.47%)
    17.551854934        210,747,485      instructions              #    1.62  insn per cycle           (44.41%)
    17.551854934        130,270,740      cycles                                                        (44.41%)
    17.551854934          2,599,482      L1-icache-load-misses                                         (44.42%)
    17.551854934         58,017,801      L1-dcache-loads                                               (39.70%)
    17.551854934          1,289,304      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (39.70%)
    17.551854934            158,718      L2-loads                                                      (31.76%)
    17.551854934              3,629      L2-load-misses            #    2.48% of all LL-cache accesses  (31.77%)
    17.551854934            133,714      LLC-loads                                                     (31.77%)
    17.551854934              6,139      LLC-load-misses           #    4.20% of all LL-cache accesses  (31.76%)
    17.602351581         93,661,473      mem_inst_retired.any                                          (31.68%)
    17.602351581         44,712,894      branch-instructions                                           (32.24%)
    17.602351581            232,395      branch-misses             #    0.52% of all branches          (36.63%)
    17.602351581        188,313,759      instructions              #    1.44  insn per cycle           (44.55%)
    17.602351581        130,561,647      cycles                                                        (44.55%)
    17.602351581          2,685,243      L1-icache-load-misses                                         (44.55%)
    17.602351581         70,414,004      L1-dcache-loads                                               (44.03%)
    17.602351581          1,234,055      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.60%)
    17.602351581            127,247      L2-loads                                                      (31.68%)
    17.602351581              7,445      L2-load-misses            #    5.88% of all LL-cache accesses  (31.68%)
    17.602351581            125,957      LLC-loads                                                     (31.68%)
    17.602351581              6,921      LLC-load-misses           #    5.47% of all LL-cache accesses  (31.68%)
    17.652715506         99,864,271      mem_inst_retired.any                                          (31.77%)
    17.652715506         55,793,888      branch-instructions                                           (31.77%)
    17.652715506            281,386      branch-misses             #    0.50% of all branches          (35.30%)
    17.652715506        235,266,301      instructions              #    1.81  insn per cycle           (44.39%)
    17.652715506        130,171,121      cycles                                                        (44.39%)
    17.652715506          1,716,858      L1-icache-load-misses                                         (44.40%)
    17.652715506         67,424,189      L1-dcache-loads                                               (44.40%)
    17.652715506          1,639,983      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (40.90%)
    17.652715506            153,636      L2-loads                                                      (31.77%)
    17.652715506              5,130      L2-load-misses            #    3.35% of all LL-cache accesses  (31.77%)
    17.652715506            153,029      LLC-loads                                                     (31.77%)
    17.652715506              3,439      LLC-load-misses           #    2.24% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    17.703175792        138,048,166      mem_inst_retired.any                                          (31.70%)
    17.703175792         64,509,130      branch-instructions                                           (31.72%)
    17.703175792            264,727      branch-misses             #    0.41% of all branches          (31.72%)
    17.703175792        229,511,398      instructions              #    1.76  insn per cycle           (44.52%)
    17.703175792        130,492,412      cycles                                                        (44.52%)
    17.703175792          2,371,916      L1-icache-load-misses                                         (44.51%)
    17.703175792         62,120,525      L1-dcache-loads                                               (44.51%)
    17.703175792          1,261,091      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.52%)
    17.703175792            149,155      L2-loads                                                      (31.71%)
    17.703175792              6,938      L2-load-misses            #    5.14% of all LL-cache accesses  (31.69%)
    17.703175792            121,045      LLC-loads                                                     (31.70%)
    17.703175792              7,031      LLC-load-misses           #    5.20% of all LL-cache accesses  (31.70%)
    17.753667134        115,932,855      mem_inst_retired.any                                          (31.69%)
    17.753667134         55,443,756      branch-instructions                                           (31.69%)
    17.753667134            243,535      branch-misses             #    0.44% of all branches          (31.69%)
    17.753667134        205,950,226      instructions              #    1.58  insn per cycle           (41.50%)
    17.753667134        130,548,305      cycles                                                        (44.54%)
    17.753667134          3,107,906      L1-icache-load-misses                                         (44.54%)
    17.753667134         55,761,000      L1-dcache-loads                                               (44.54%)
    17.753667134          1,497,986      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (44.54%)
    17.753667134            201,038      L2-loads                                                      (31.69%)
    17.753667134              6,247      L2-load-misses            #    3.03% of all LL-cache accesses  (31.69%)
    17.753667134            211,863      LLC-loads                                                     (31.69%)
    17.753667134              6,632      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.69%)
    17.804158372         81,842,674      mem_inst_retired.any                                          (31.69%)
    17.804158372         41,648,871      branch-instructions                                           (31.69%)
    17.804158372            232,650      branch-misses             #    0.56% of all branches          (31.69%)
    17.804158372        213,462,193      instructions              #    1.63  insn per cycle           (39.61%)
    17.804158372        130,595,893      cycles                                                        (44.50%)
    17.804158372          2,042,905      L1-icache-load-misses                                         (44.54%)
    17.804158372         88,268,321      L1-dcache-loads                                               (44.54%)
    17.804158372          1,213,533      L1-dcache-load-misses     #    1.37% of all L1-dcache accesses  (44.54%)
    17.804158372            127,616      L2-loads                                                      (31.75%)
    17.804158372              5,953      L2-load-misses            #    4.65% of all LL-cache accesses  (31.70%)
    17.804158372            128,411      LLC-loads                                                     (31.70%)
    17.804158372              5,212      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.69%)
    17.854527924        117,299,961      mem_inst_retired.any                                          (31.77%)
    17.854527924         58,399,717      branch-instructions                                           (31.74%)
    17.854527924            236,569      branch-misses             #    0.41% of all branches          (31.74%)
    17.854527924        203,237,408      instructions              #    1.56  insn per cycle           (39.69%)
    17.854527924        130,160,830      cycles                                                        (39.68%)
    17.854527924          2,574,666      L1-icache-load-misses                                         (44.40%)
    17.854527924         66,380,611      L1-dcache-loads                                               (44.43%)
    17.854527924          1,218,522      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (44.43%)
    17.854527924            149,935      L2-loads                                                      (36.49%)
    17.854527924              6,194      L2-load-misses            #    3.97% of all LL-cache accesses  (31.77%)
    17.854527924            162,489      LLC-loads                                                     (31.77%)
    17.854527924              9,504      LLC-load-misses           #    6.08% of all LL-cache accesses  (31.77%)
    17.904848697         95,684,610      mem_inst_retired.any                                          (31.80%)
    17.904848697         43,348,268      branch-instructions                                           (31.80%)
    17.904848697            226,623      branch-misses             #    0.52% of all branches          (31.80%)
    17.904848697        175,118,344      instructions              #    1.35  insn per cycle           (39.75%)
    17.904848697        130,100,593      cycles                                                        (39.75%)
    17.904848697          2,676,336      L1-icache-load-misses                                         (42.93%)
    17.904848697         70,444,431      L1-dcache-loads                                               (44.35%)
    17.904848697          1,451,395      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (44.35%)
    17.904848697            144,684      L2-loads                                                      (36.40%)
    17.904848697              7,357      L2-load-misses            #    5.41% of all LL-cache accesses  (33.23%)
    17.904848697            127,139      LLC-loads                                                     (31.80%)
    17.904848697              6,568      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.80%)
    17.955205879         80,736,038      mem_inst_retired.any                                          (29.21%)
    17.955205879         42,427,020      branch-instructions                                           (31.78%)
    17.955205879            243,300      branch-misses             #    0.57% of all branches          (31.77%)
    17.955205879        192,430,440      instructions              #    1.48  insn per cycle           (39.71%)
    17.955205879        130,196,043      cycles                                                        (39.71%)
    17.955205879          2,358,881      L1-icache-load-misses                                         (39.71%)
    17.955205879         73,870,993      L1-dcache-loads                                               (44.40%)
    17.955205879          1,259,559      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.40%)
    17.955205879            132,829      L2-loads                                                      (39.02%)
    17.955205879              6,155      L2-load-misses            #    4.32% of all LL-cache accesses  (36.45%)
    17.955205879            152,257      LLC-loads                                                     (31.77%)
    17.955205879              4,308      LLC-load-misses           #    3.02% of all LL-cache accesses  (31.77%)
    18.005574138        106,780,095      mem_inst_retired.any                                          (31.77%)
    18.005574138         50,723,146      branch-instructions                                           (31.76%)
    18.005574138            234,574      branch-misses             #    0.46% of all branches          (31.77%)
    18.005574138        182,894,560      instructions              #    1.40  insn per cycle           (39.71%)
    18.005574138        130,220,260      cycles                                                        (39.71%)
    18.005574138          3,030,248      L1-icache-load-misses                                         (39.70%)
    18.005574138         62,127,234      L1-dcache-loads                                               (41.55%)
    18.005574138          1,389,381      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (44.41%)
    18.005574138            177,462      L2-loads                                                      (36.47%)
    18.005574138              6,437      L2-load-misses            #    3.59% of all LL-cache accesses  (36.47%)
    18.005574138            181,195      LLC-loads                                                     (34.64%)
    18.005574138              6,088      LLC-load-misses           #    3.39% of all LL-cache accesses  (31.77%)
    18.055910502        112,999,222      mem_inst_retired.any                                          (31.79%)
    18.055910502         48,596,403      branch-instructions                                           (31.78%)
    18.055910502            211,482      branch-misses             #    0.44% of all branches          (31.78%)
    18.055910502        179,512,080      instructions              #    1.38  insn per cycle           (39.73%)
    18.055910502        130,161,185      cycles                                                        (39.73%)
    18.055910502          2,895,788      L1-icache-load-misses                                         (39.73%)
    18.055910502         66,955,455      L1-dcache-loads                                               (39.73%)
    18.055910502          1,369,270      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (44.38%)
    18.055910502            160,421      L2-loads                                                      (36.43%)
    18.055910502              4,185      L2-load-misses            #    2.99% of all LL-cache accesses  (36.44%)
    18.055910502            119,628      LLC-loads                                                     (36.44%)
    18.055910502              3,989      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.78%)
    18.106367479        104,479,178      mem_inst_retired.any                                          (31.70%)
    18.106367479         59,437,666      branch-instructions                                           (31.71%)
    18.106367479            302,347      branch-misses             #    0.51% of all branches          (31.71%)
    18.106367479        269,954,799      instructions              #    2.07  insn per cycle           (39.64%)
    18.106367479        130,504,026      cycles                                                        (39.64%)
    18.106367479          1,914,028      L1-icache-load-misses                                         (39.64%)
    18.106367479         72,757,364      L1-dcache-loads                                               (39.64%)
    18.106367479          1,227,025      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (40.07%)
    18.106367479            142,063      L2-loads                                                      (36.58%)
    18.106367479              5,385      L2-load-misses            #    3.27% of all LL-cache accesses  (36.58%)
    18.106367479            187,452      LLC-loads                                                     (36.58%)
    18.106367479              7,622      LLC-load-misses           #    4.63% of all LL-cache accesses  (36.17%)
    18.156845279        130,784,410      mem_inst_retired.any                                          (33.09%)
    18.156845279         62,215,629      branch-instructions                                           (31.70%)
    18.156845279            263,780      branch-misses             #    0.42% of all branches          (31.70%)
    18.156845279        212,393,098      instructions              #    1.63  insn per cycle           (39.62%)
    18.156845279        130,513,020      cycles                                                        (39.62%)
    18.156845279          2,702,706      L1-icache-load-misses                                         (39.62%)
    18.156845279         60,749,110      L1-dcache-loads                                               (39.62%)
    18.156845279          1,297,552      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.63%)
    18.156845279            148,947      L2-loads                                                      (35.19%)
    18.156845279             10,708      L2-load-misses            #    7.35% of all LL-cache accesses  (36.60%)
    18.156845279            142,578      LLC-loads                                                     (36.59%)
    18.156845279              8,656      LLC-load-misses           #    5.94% of all LL-cache accesses  (36.60%)
    18.207160577         98,624,405      mem_inst_retired.any                                          (36.41%)
    18.207160577         45,963,157      branch-instructions                                           (31.80%)
    18.207160577            252,336      branch-misses             #    0.55% of all branches          (31.80%)
    18.207160577        204,771,067      instructions              #    1.57  insn per cycle           (39.74%)
    18.207160577        130,156,349      cycles                                                        (39.75%)
    18.207160577          2,154,898      L1-icache-load-misses                                         (39.75%)
    18.207160577         89,588,457      L1-dcache-loads                                               (39.74%)
    18.207160577          1,107,832      L1-dcache-load-misses     #    1.24% of all L1-dcache accesses  (39.74%)
    18.207160577            122,666      L2-loads                                                      (31.80%)
    18.207160577              7,215      L2-load-misses            #    5.33% of all LL-cache accesses  (36.41%)
    18.207160577            148,159      LLC-loads                                                     (36.41%)
    18.207160577              5,982      LLC-load-misses           #    4.42% of all LL-cache accesses  (36.41%)
    18.257640008        100,926,313      mem_inst_retired.any                                          (36.65%)
    18.257640008         52,846,334      branch-instructions                                           (34.63%)
    18.257640008            282,706      branch-misses             #    0.53% of all branches          (31.65%)
    18.257640008        245,749,391      instructions              #    1.88  insn per cycle           (39.58%)
    18.257640008        130,379,769      cycles                                                        (39.58%)
    18.257640008          1,948,721      L1-icache-load-misses                                         (39.58%)
    18.257640008         73,364,912      L1-dcache-loads                                               (39.66%)
    18.257640008          1,183,164      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.64%)
    18.257640008            137,907      L2-loads                                                      (31.71%)
    18.257640008              4,457      L2-load-misses            #    2.75% of all LL-cache accesses  (33.63%)
    18.257640008            185,881      LLC-loads                                                     (36.62%)
    18.257640008              4,401      LLC-load-misses           #    2.72% of all LL-cache accesses  (36.64%)
    18.307964759        119,705,699      mem_inst_retired.any                                          (36.42%)
    18.307964759         61,511,480      branch-instructions                                           (36.42%)
    18.307964759            286,206      branch-misses             #    0.47% of all branches          (31.79%)
    18.307964759        238,613,164      instructions              #    1.83  insn per cycle           (39.74%)
    18.307964759        130,139,573      cycles                                                        (39.74%)
    18.307964759          2,657,507      L1-icache-load-misses                                         (39.74%)
    18.307964759         58,153,079      L1-dcache-loads                                               (39.74%)
    18.307964759          1,510,311      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (39.74%)
    18.307964759            219,154      L2-loads                                                      (31.79%)
    18.307964759              7,898      L2-load-misses            #    3.83% of all LL-cache accesses  (31.79%)
    18.307964759            192,807      LLC-loads                                                     (36.41%)
    18.307964759              7,818      LLC-load-misses           #    3.80% of all LL-cache accesses  (36.41%)
    18.358286600         94,448,053      mem_inst_retired.any                                          (36.41%)
    18.358286600         40,941,330      branch-instructions                                           (36.41%)
    18.358286600            223,333      branch-misses             #    0.55% of all branches          (36.07%)
    18.358286600        169,285,245      instructions              #    1.30  insn per cycle           (44.03%)
    18.358286600        130,136,465      cycles                                                        (39.74%)
    18.358286600          2,916,553      L1-icache-load-misses                                         (39.75%)
    18.358286600         57,354,038      L1-dcache-loads                                               (39.75%)
    18.358286600          1,508,278      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (39.75%)
    18.358286600            171,184      L2-loads                                                      (31.80%)
    18.358286600              7,577      L2-load-misses            #    4.92% of all LL-cache accesses  (31.79%)
    18.358286600            136,793      LLC-loads                                                     (32.11%)
    18.358286600              7,702      LLC-load-misses           #    5.00% of all LL-cache accesses  (36.40%)
    18.408768909        100,543,073      mem_inst_retired.any                                          (36.61%)
    18.408768909         48,198,597      branch-instructions                                           (36.61%)
    18.408768909            265,180      branch-misses             #    0.55% of all branches          (36.61%)
    18.408768909        193,573,863      instructions              #    1.48  insn per cycle           (44.54%)
    18.408768909        130,487,584      cycles                                                        (40.89%)
    18.408768909          2,773,655      L1-icache-load-misses                                         (39.62%)
    18.408768909         66,966,596      L1-dcache-loads                                               (39.62%)
    18.408768909          1,451,349      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.62%)
    18.408768909            204,726      L2-loads                                                      (31.69%)
    18.408768909              7,889      L2-load-misses            #    3.74% of all LL-cache accesses  (31.69%)
    18.408768909            217,690      LLC-loads                                                     (31.69%)
    18.408768909              7,813      LLC-load-misses           #    3.70% of all LL-cache accesses  (35.32%)
    18.459249620        105,942,069      mem_inst_retired.any                                          (36.61%)
    18.459249620         48,918,729      branch-instructions                                           (36.61%)
    18.459249620            229,232      branch-misses             #    0.47% of all branches          (36.61%)
    18.459249620        185,288,705      instructions              #    1.42  insn per cycle           (44.53%)
    18.459249620        130,548,616      cycles                                                        (44.53%)
    18.459249620          2,530,891      L1-icache-load-misses                                         (39.62%)
    18.459249620         64,095,089      L1-dcache-loads                                               (39.62%)
    18.459249620          1,556,214      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.62%)
    18.459249620            171,124      L2-loads                                                      (31.70%)
    18.459249620              8,148      L2-load-misses            #    4.82% of all LL-cache accesses  (31.70%)
    18.459249620            166,766      LLC-loads                                                     (31.70%)
    18.459249620              5,529      LLC-load-misses           #    3.27% of all LL-cache accesses  (31.70%)
    18.509703774         94,424,501      mem_inst_retired.any                                          (33.47%)
    18.509703774         48,602,316      branch-instructions                                           (36.57%)
    18.509703774            232,147      branch-misses             #    0.48% of all branches          (36.57%)
    18.509703774        189,091,099      instructions              #    1.45  insn per cycle           (44.50%)
    18.509703774        130,463,393      cycles                                                        (44.50%)
    18.509703774          3,101,538      L1-icache-load-misses                                         (42.77%)
    18.509703774         61,207,325      L1-dcache-loads                                               (39.65%)
    18.509703774          1,560,667      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.64%)
    18.509703774            176,143      L2-loads                                                      (31.71%)
    18.509703774              6,780      L2-load-misses            #    3.56% of all LL-cache accesses  (31.71%)
    18.509703774            204,521      LLC-loads                                                     (31.71%)
    18.509703774              4,951      LLC-load-misses           #    2.60% of all LL-cache accesses  (31.71%)
    18.560172565        114,767,946      mem_inst_retired.any                                          (31.70%)
    18.560172565         61,142,833      branch-instructions                                           (36.52%)
    18.560172565            276,509      branch-misses             #    0.45% of all branches          (36.59%)
    18.560172565        237,799,961      instructions              #    1.82  insn per cycle           (44.52%)
    18.560172565        130,519,835      cycles                                                        (44.52%)
    18.560172565          2,618,748      L1-icache-load-misses                                         (44.52%)
    18.560172565         68,739,214      L1-dcache-loads                                               (39.72%)
    18.560172565          1,238,574      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.63%)
    18.560172565            158,419      L2-loads                                                      (31.70%)
    18.560172565              3,343      L2-load-misses            #    2.00% of all LL-cache accesses  (31.70%)
    18.560172565            175,153      LLC-loads                                                     (31.71%)
    18.560172565              6,233      LLC-load-misses           #    3.74% of all LL-cache accesses  (31.70%)
    18.610500673        138,508,006      mem_inst_retired.any                                          (31.79%)
    18.610500673         68,593,382      branch-instructions                                           (31.79%)
    18.610500673            274,768      branch-misses             #    0.40% of all branches          (36.42%)
    18.610500673        253,997,336      instructions              #    1.95  insn per cycle           (44.37%)
    18.610500673        130,185,344      cycles                                                        (44.36%)
    18.610500673          2,101,437      L1-icache-load-misses                                         (44.36%)
    18.610500673         65,896,502      L1-dcache-loads                                               (44.37%)
    18.610500673          1,239,052      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.74%)
    18.610500673            165,817      L2-loads                                                      (31.80%)
    18.610500673              5,319      L2-load-misses            #    3.72% of all LL-cache accesses  (31.79%)
    18.610500673            120,017      LLC-loads                                                     (31.79%)
    18.610500673              5,074      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.79%)
    18.660955250        121,542,957      mem_inst_retired.any                                          (31.71%)
    18.660955250         55,734,315      branch-instructions                                           (31.71%)
    18.660955250            237,815      branch-misses             #    0.43% of all branches          (34.95%)
    18.660955250        189,301,430      instructions              #    1.45  insn per cycle           (44.50%)
    18.660955250        130,502,877      cycles                                                        (44.50%)
    18.660955250          2,998,494      L1-icache-load-misses                                         (44.51%)
    18.660955250         54,441,811      L1-dcache-loads                                               (44.51%)
    18.660955250          1,301,920      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (41.29%)
    18.660955250            141,686      L2-loads                                                      (31.72%)
    18.660955250              4,918      L2-load-misses            #    3.99% of all LL-cache accesses  (31.71%)
    18.660955250            104,708      LLC-loads                                                     (31.71%)
    18.660955250              7,133      LLC-load-misses           #    5.79% of all LL-cache accesses  (31.71%)
    18.711431619         89,265,649      mem_inst_retired.any                                          (31.71%)
    18.711431619         45,670,603      branch-instructions                                           (31.71%)
    18.711431619            244,449      branch-misses             #    0.54% of all branches          (31.70%)
    18.711431619        183,306,853      instructions              #    1.40  insn per cycle           (44.53%)
    18.711431619        130,482,584      cycles                                                        (44.54%)
    18.711431619          2,123,949      L1-icache-load-misses                                         (44.51%)
    18.711431619         60,447,017      L1-dcache-loads                                               (44.51%)
    18.711431619          1,813,035      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (44.52%)
    18.711431619            214,442      L2-loads                                                      (31.68%)
    18.711431619              3,361      L2-load-misses            #    1.58% of all LL-cache accesses  (31.71%)
    18.711431619            210,532      LLC-loads                                                     (31.71%)
    18.711431619              2,995      LLC-load-misses           #    1.41% of all LL-cache accesses  (31.71%)
    18.761909147         93,500,765      mem_inst_retired.any                                          (31.70%)
    18.761909147         53,469,139      branch-instructions                                           (31.70%)
    18.761909147            279,623      branch-misses             #    0.52% of all branches          (31.70%)
    18.761909147        224,038,068      instructions              #    1.72  insn per cycle           (41.01%)
    18.761909147        130,524,264      cycles                                                        (44.53%)
    18.761909147          2,041,707      L1-icache-load-misses                                         (44.53%)
    18.761909147         64,896,218      L1-dcache-loads                                               (44.53%)
    18.761909147          1,460,544      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (44.53%)
    18.761909147            164,139      L2-loads                                                      (31.70%)
    18.761909147              6,420      L2-load-misses            #    3.97% of all LL-cache accesses  (31.70%)
    18.761909147            159,626      LLC-loads                                                     (31.69%)
    18.761909147              4,678      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.70%)
    18.812368899         81,456,190      mem_inst_retired.any                                          (31.71%)
    18.812368899         41,010,617      branch-instructions                                           (31.71%)
    18.812368899            261,189      branch-misses             #    0.64% of all branches          (31.70%)
    18.812368899        171,199,321      instructions              #    1.31  insn per cycle           (39.63%)
    18.812368899        130,474,815      cycles                                                        (44.03%)
    18.812368899          2,756,909      L1-icache-load-misses                                         (44.50%)
    18.812368899         57,151,284      L1-dcache-loads                                               (44.50%)
    18.812368899          1,670,499      L1-dcache-load-misses     #    2.92% of all L1-dcache accesses  (44.51%)
    18.812368899            212,952      L2-loads                                                      (32.20%)
    18.812368899              2,743      L2-load-misses            #    1.24% of all LL-cache accesses  (31.72%)
    18.812368899            230,232      LLC-loads                                                     (31.72%)
    18.812368899              3,363      LLC-load-misses           #    1.52% of all LL-cache accesses  (31.72%)
    18.862837704         79,368,094      mem_inst_retired.any                                          (31.70%)
    18.862837704         46,511,730      branch-instructions                                           (31.70%)
    18.862837704            288,256      branch-misses             #    0.62% of all branches          (31.70%)
    18.862837704        202,223,372      instructions              #    1.55  insn per cycle           (39.62%)
    18.862837704        130,504,965      cycles                                                        (39.62%)
    18.862837704          1,991,625      L1-icache-load-misses                                         (44.52%)
    18.862837704         63,765,764      L1-dcache-loads                                               (44.52%)
    18.862837704          1,586,603      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (44.52%)
    18.862837704            133,204      L2-loads                                                      (36.60%)
    18.862837704              4,866      L2-load-misses            #    3.91% of all LL-cache accesses  (31.70%)
    18.862837704            116,007      LLC-loads                                                     (31.70%)
    18.862837704              2,769      LLC-load-misses           #    2.22% of all LL-cache accesses  (31.70%)
    18.913316375         82,868,506      mem_inst_retired.any                                          (31.70%)
    18.913316375         45,798,803      branch-instructions                                           (31.70%)
    18.913316375            255,603      branch-misses             #    0.56% of all branches          (31.69%)
    18.913316375        183,350,567      instructions              #    1.40  insn per cycle           (39.62%)
    18.913316375        130,508,848      cycles                                                        (39.61%)
    18.913316375          2,459,074      L1-icache-load-misses                                         (42.18%)
    18.913316375         55,272,732      L1-dcache-loads                                               (44.53%)
    18.913316375          1,434,325      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (44.53%)
    18.913316375            151,698      L2-loads                                                      (36.61%)
    18.913316375              6,041      L2-load-misses            #    3.76% of all LL-cache accesses  (34.07%)
    18.913316375            169,538      LLC-loads                                                     (31.69%)
    18.913316375              3,940      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    18.963794671         81,870,198      mem_inst_retired.any                                          (31.70%)
    18.963794671         40,677,388      branch-instructions                                           (31.69%)
    18.963794671            226,733      branch-misses             #    0.56% of all branches          (31.69%)
    18.963794671        163,040,046      instructions              #    1.25  insn per cycle           (39.62%)
    18.963794671        130,493,697      cycles                                                        (39.62%)
    18.963794671          2,873,213      L1-icache-load-misses                                         (39.62%)
    18.963794671         53,902,323      L1-dcache-loads                                               (44.53%)
    18.963794671          1,599,243      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (44.53%)
    18.963794671            188,160      L2-loads                                                      (36.60%)
    18.963794671              2,685      L2-load-misses            #    1.42% of all LL-cache accesses  (36.61%)
    18.963794671            191,229      LLC-loads                                                     (31.70%)
    18.963794671              6,368      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.70%)
    19.014133026         78,939,613      mem_inst_retired.any                                          (31.78%)
    19.014133026         40,652,250      branch-instructions                                           (31.78%)
    19.014133026            235,563      branch-misses             #    0.58% of all branches          (31.77%)
    19.014133026        160,034,349      instructions              #    1.23  insn per cycle           (39.72%)
    19.014133026        130,172,438      cycles                                                        (39.73%)
    19.014133026          2,886,046      L1-icache-load-misses                                         (39.73%)
    19.014133026         52,948,298      L1-dcache-loads                                               (40.41%)
    19.014133026          1,297,579      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (44.38%)
    19.014133026            137,802      L2-loads                                                      (36.44%)
    19.014133026              4,525      L2-load-misses            #    2.97% of all LL-cache accesses  (36.44%)
    19.014133026            166,686      LLC-loads                                                     (35.79%)
    19.014133026              6,648      LLC-load-misses           #    4.37% of all LL-cache accesses  (31.78%)
    19.064586201         87,167,955      mem_inst_retired.any                                          (31.71%)
    19.064586201         44,709,582      branch-instructions                                           (31.71%)
    19.064586201            237,816      branch-misses             #    0.53% of all branches          (31.71%)
    19.064586201        215,686,133      instructions              #    1.65  insn per cycle           (39.64%)
    19.064586201        130,476,447      cycles                                                        (39.64%)
    19.064586201          2,207,355      L1-icache-load-misses                                         (39.64%)
    19.064586201         65,880,089      L1-dcache-loads                                               (39.65%)
    19.064586201          1,239,972      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (43.61%)
    19.064586201            163,831      L2-loads                                                      (36.57%)
    19.064586201              7,230      L2-load-misses            #    4.91% of all LL-cache accesses  (36.57%)
    19.064586201            130,868      LLC-loads                                                     (36.56%)
    19.064586201              4,603      LLC-load-misses           #    3.12% of all LL-cache accesses  (32.63%)
    19.115045066         82,703,992      mem_inst_retired.any                                          (39.61%)
    19.115045066         41,467,813      branch-instructions                                           (31.73%)
    19.115045066            251,069      branch-misses             #    0.61% of all branches          (31.72%)
    19.115045066        175,432,917      instructions              #    1.35  insn per cycle           (39.65%)
    19.115045066        130,405,210      cycles                                                        (39.65%)
    19.115045066          2,726,991      L1-icache-load-misses                                         (39.65%)
    19.115045066         56,993,964      L1-dcache-loads                                               (39.65%)
    19.115045066          1,283,146      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (37.50%)
    19.115045066            173,816      L2-loads                                                      (28.68%)
    19.115045066              5,810      L2-load-misses            #    3.27% of all LL-cache accesses  (36.56%)
    19.115045066            181,756      LLC-loads                                                     (36.56%)
    19.115045066              5,651      LLC-load-misses           #    3.18% of all LL-cache accesses  (38.70%)
    19.165479061        105,484,546      mem_inst_retired.any                                          (31.73%)
    19.165479061         54,548,960      branch-instructions                                           (31.72%)
    19.165479061            250,262      branch-misses             #    0.46% of all branches          (31.72%)
    19.165479061        201,379,392      instructions              #    1.54  insn per cycle           (39.65%)
    19.165479061        130,409,048      cycles                                                        (39.64%)
    19.165479061          2,761,836      L1-icache-load-misses                                         (39.65%)
    19.165479061         54,256,373      L1-dcache-loads                                               (39.66%)
    19.165479061          1,505,086      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (41.81%)
    19.165479061            196,463      L2-loads                                                      (36.55%)
    19.165479061              4,086      L2-load-misses            #    2.10% of all LL-cache accesses  (36.56%)
    19.165479061            193,155      LLC-loads                                                     (36.56%)
    19.165479061              2,963      LLC-load-misses           #    1.52% of all LL-cache accesses  (34.42%)
    19.215908505         84,816,579      mem_inst_retired.any                                          (31.71%)
    19.215908505         40,814,998      branch-instructions                                           (31.71%)
    19.215908505            210,854      branch-misses             #    0.52% of all branches          (31.72%)
    19.215908505        164,145,778      instructions              #    1.26  insn per cycle           (39.65%)
    19.215908505        130,330,836      cycles                                                        (39.64%)
    19.215908505          2,649,584      L1-icache-load-misses                                         (39.66%)
    19.215908505         56,387,125      L1-dcache-loads                                               (39.66%)
    19.215908505          1,405,912      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.66%)
    19.215908505            140,767      L2-loads                                                      (36.56%)
    19.215908505              2,984      L2-load-misses            #    2.09% of all LL-cache accesses  (36.56%)
    19.215908505            144,260      LLC-loads                                                     (36.56%)
    19.215908505              3,974      LLC-load-misses           #    2.79% of all LL-cache accesses  (36.56%)
    19.266354360         82,659,124      mem_inst_retired.any                                          (36.11%)
    19.266354360         43,329,927      branch-instructions                                           (31.71%)
    19.266354360            248,701      branch-misses             #    0.57% of all branches          (31.71%)
    19.266354360        166,374,491      instructions              #    1.28  insn per cycle           (39.64%)
    19.266354360        130,420,026      cycles                                                        (39.64%)
    19.266354360          2,669,564      L1-icache-load-misses                                         (39.64%)
    19.266354360         61,255,109      L1-dcache-loads                                               (39.65%)
    19.266354360          1,291,713      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.65%)
    19.266354360            136,810      L2-loads                                                      (32.15%)
    19.266354360              3,888      L2-load-misses            #    2.90% of all LL-cache accesses  (36.57%)
    19.266354360            131,767      LLC-loads                                                     (36.57%)
    19.266354360              4,708      LLC-load-misses           #    3.51% of all LL-cache accesses  (36.57%)
    19.316852495         98,390,375      mem_inst_retired.any                                          (36.61%)
    19.316852495         43,010,238      branch-instructions                                           (33.09%)
    19.316852495            233,992      branch-misses             #    0.54% of all branches          (31.67%)
    19.316852495        177,591,648      instructions              #    1.36  insn per cycle           (39.59%)
    19.316852495        130,489,099      cycles                                                        (39.58%)
    19.316852495          2,763,271      L1-icache-load-misses                                         (39.61%)
    19.316852495         58,324,996      L1-dcache-loads                                               (39.61%)
    19.316852495          1,323,739      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.62%)
    19.316852495            132,279      L2-loads                                                      (31.70%)
    19.316852495              6,389      L2-load-misses            #    4.79% of all LL-cache accesses  (35.20%)
    19.316852495            134,576      LLC-loads                                                     (36.64%)
    19.316852495              7,586      LLC-load-misses           #    5.69% of all LL-cache accesses  (36.64%)
    19.367321575         84,490,672      mem_inst_retired.any                                          (36.60%)
    19.367321575         42,347,836      branch-instructions                                           (36.59%)
    19.367321575            236,464      branch-misses             #    0.56% of all branches          (31.70%)
    19.367321575        215,834,407      instructions              #    1.65  insn per cycle           (39.62%)
    19.367321575        130,532,734      cycles                                                        (39.62%)
    19.367321575          2,022,936      L1-icache-load-misses                                         (39.62%)
    19.367321575         74,901,063      L1-dcache-loads                                               (39.63%)
    19.367321575          1,167,592      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.63%)
    19.367321575            160,997      L2-loads                                                      (31.70%)
    19.367321575              4,014      L2-load-misses            #    2.44% of all LL-cache accesses  (31.71%)
    19.367321575            168,544      LLC-loads                                                     (36.60%)
    19.367321575              2,623      LLC-load-misses           #    1.59% of all LL-cache accesses  (36.60%)
    19.417794191        123,988,074      mem_inst_retired.any                                          (36.58%)
    19.417794191         61,135,549      branch-instructions                                           (36.58%)
    19.417794191            254,192      branch-misses             #    0.42% of all branches          (34.98%)
    19.417794191        217,325,447      instructions              #    1.67  insn per cycle           (42.91%)
    19.417794191        130,470,186      cycles                                                        (39.61%)
    19.417794191          2,490,443      L1-icache-load-misses                                         (39.64%)
    19.417794191         57,204,588      L1-dcache-loads                                               (39.64%)
    19.417794191          1,553,979      L1-dcache-load-misses     #    2.72% of all L1-dcache accesses  (39.64%)
    19.417794191            202,781      L2-loads                                                      (31.71%)
    19.417794191              3,938      L2-load-misses            #    2.22% of all LL-cache accesses  (31.71%)
    19.417794191            151,598      LLC-loads                                                     (33.30%)
    19.417794191              6,697      LLC-load-misses           #    3.78% of all LL-cache accesses  (36.61%)
    19.468111365         86,302,331      mem_inst_retired.any                                          (36.41%)
    19.468111365         41,971,247      branch-instructions                                           (36.41%)
    19.468111365            223,993      branch-misses             #    0.53% of all branches          (36.41%)
    19.468111365        169,514,340      instructions              #    1.30  insn per cycle           (44.36%)
    19.468111365        130,139,080      cycles                                                        (39.75%)
    19.468111365          3,127,887      L1-icache-load-misses                                         (39.75%)
    19.468111365         54,775,431      L1-dcache-loads                                               (39.74%)
    19.468111365          1,678,233      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (39.74%)
    19.468111365            181,336      L2-loads                                                      (31.79%)
    19.468111365              4,545      L2-load-misses            #    2.79% of all LL-cache accesses  (31.79%)
    19.468111365            144,006      LLC-loads                                                     (31.79%)
    19.468111365              3,611      LLC-load-misses           #    2.22% of all LL-cache accesses  (36.41%)
    19.518583820         85,483,394      mem_inst_retired.any                                          (36.60%)
    19.518583820         42,397,752      branch-instructions                                           (36.60%)
    19.518583820            228,850      branch-misses             #    0.54% of all branches          (36.60%)
    19.518583820        197,878,660      instructions              #    1.52  insn per cycle           (44.53%)
    19.518583820        130,556,877      cycles                                                        (44.50%)
    19.518583820          2,410,742      L1-icache-load-misses                                         (39.62%)
    19.518583820         66,706,116      L1-dcache-loads                                               (39.62%)
    19.518583820          1,188,580      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.63%)
    19.518583820            152,724      L2-loads                                                      (31.70%)
    19.518583820              2,309      L2-load-misses            #    1.41% of all LL-cache accesses  (31.70%)
    19.518583820            175,858      LLC-loads                                                     (31.70%)
    19.518583820              2,670      LLC-load-misses           #    1.63% of all LL-cache accesses  (31.71%)
    19.569017403        109,477,580      mem_inst_retired.any                                          (34.81%)
    19.569017403         54,162,233      branch-instructions                                           (36.54%)
    19.569017403            244,840      branch-misses             #    0.45% of all branches          (36.54%)
    19.569017403        218,731,548      instructions              #    1.68  insn per cycle           (44.47%)
    19.569017403        130,396,834      cycles                                                        (44.47%)
    19.569017403          2,296,676      L1-icache-load-misses                                         (41.42%)
    19.569017403         65,070,422      L1-dcache-loads                                               (39.66%)
    19.569017403          1,276,061      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.66%)
    19.569017403            185,131      L2-loads                                                      (31.73%)
    19.569017403              5,524      L2-load-misses            #    3.31% of all LL-cache accesses  (31.73%)
    19.569017403            148,237      LLC-loads                                                     (31.73%)
    19.569017403              6,089      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.73%)
    19.619508943         82,557,112      mem_inst_retired.any                                          (31.69%)
    19.619508943         45,998,287      branch-instructions                                           (36.63%)
    19.619508943            239,951      branch-misses             #    0.52% of all branches          (36.63%)
    19.619508943        185,873,646      instructions              #    1.42  insn per cycle           (44.55%)
    19.619508943        130,670,847      cycles                                                        (44.55%)
    19.619508943          2,564,795      L1-icache-load-misses                                         (44.55%)
    19.619508943         77,353,536      L1-dcache-loads                                               (39.61%)
    19.619508943          1,148,983      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.60%)
    19.619508943            113,164      L2-loads                                                      (31.68%)
    19.619508943              3,191      L2-load-misses            #    2.50% of all LL-cache accesses  (31.68%)
    19.619508943            141,686      LLC-loads                                                     (31.68%)
    19.619508943              2,654      LLC-load-misses           #    2.08% of all LL-cache accesses  (31.69%)
    19.669991206         92,909,683      mem_inst_retired.any                                          (31.69%)
    19.669991206         44,710,488      branch-instructions                                           (32.93%)
    19.669991206            242,744      branch-misses             #    0.54% of all branches          (36.61%)
    19.669991206        205,526,787      instructions              #    1.57  insn per cycle           (44.53%)
    19.669991206        130,535,743      cycles                                                        (44.53%)
    19.669991206          2,540,845      L1-icache-load-misses                                         (44.53%)
    19.669991206         65,682,549      L1-dcache-loads                                               (43.32%)
    19.669991206          1,268,142      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.62%)
    19.669991206            158,433      L2-loads                                                      (31.70%)
    19.669991206              5,524      L2-load-misses            #    3.95% of all LL-cache accesses  (31.70%)
    19.669991206            121,312      LLC-loads                                                     (31.69%)
    19.669991206              4,944      LLC-load-misses           #    3.53% of all LL-cache accesses  (31.69%)
    19.720482910         88,738,144      mem_inst_retired.any                                          (31.70%)
    19.720482910         42,118,272      branch-instructions                                           (31.69%)
    19.720482910            259,730      branch-misses             #    0.62% of all branches          (35.93%)
    19.720482910        187,912,816      instructions              #    1.44  insn per cycle           (44.54%)
    19.720482910        130,449,808      cycles                                                        (44.54%)
    19.720482910          2,111,285      L1-icache-load-misses                                         (44.54%)
    19.720482910         67,186,400      L1-dcache-loads                                               (44.55%)
    19.720482910          1,252,847      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (40.33%)
    19.720482910            141,592      L2-loads                                                      (31.68%)
    19.720482910              3,597      L2-load-misses            #    2.31% of all LL-cache accesses  (31.69%)
    19.720482910            169,865      LLC-loads                                                     (31.69%)
    19.720482910              6,647      LLC-load-misses           #    4.27% of all LL-cache accesses  (31.68%)
    19.770897591        105,079,541      mem_inst_retired.any                                          (31.74%)
    19.770897591         54,985,725      branch-instructions                                           (31.74%)
    19.770897591            263,866      branch-misses             #    0.48% of all branches          (31.73%)
    19.770897591        209,974,137      instructions              #    1.61  insn per cycle           (44.46%)
    19.770897591        130,382,394      cycles                                                        (44.46%)
    19.770897591          2,184,188      L1-icache-load-misses                                         (44.46%)
    19.770897591         54,936,883      L1-dcache-loads                                               (44.46%)
    19.770897591          1,282,148      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (44.46%)
    19.770897591            167,837      L2-loads                                                      (31.74%)
    19.770897591              5,047      L2-load-misses            #    3.04% of all LL-cache accesses  (31.74%)
    19.770897591            163,766      LLC-loads                                                     (31.74%)
    19.770897591              5,520      LLC-load-misses           #    3.33% of all LL-cache accesses  (31.73%)
    19.821385452         80,599,799      mem_inst_retired.any                                          (31.69%)
    19.821385452         40,519,190      branch-instructions                                           (31.69%)
    19.821385452            260,195      branch-misses             #    0.64% of all branches          (31.69%)
    19.821385452        188,967,767      instructions              #    1.45  insn per cycle           (42.06%)
    19.821385452        130,543,150      cycles                                                        (44.54%)
    19.821385452          2,285,633      L1-icache-load-misses                                         (44.54%)
    19.821385452         76,732,793      L1-dcache-loads                                               (44.54%)
    19.821385452          1,308,423      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.54%)
    19.821385452            125,081      L2-loads                                                      (31.69%)
    19.821385452              5,244      L2-load-misses            #    4.17% of all LL-cache accesses  (31.69%)
    19.821385452            126,711      LLC-loads                                                     (31.69%)
    19.821385452              5,818      LLC-load-misses           #    4.62% of all LL-cache accesses  (31.69%)
    19.871730419        109,106,746      mem_inst_retired.any                                          (31.77%)
    19.871730419         50,482,013      branch-instructions                                           (31.77%)
    19.871730419            220,022      branch-misses             #    0.44% of all branches          (31.78%)
    19.871730419        181,327,008      instructions              #    1.39  insn per cycle           (39.72%)
    19.871730419        130,219,109      cycles                                                        (44.39%)
    19.871730419          2,966,765      L1-icache-load-misses                                         (44.39%)
    19.871730419         64,839,104      L1-dcache-loads                                               (44.39%)
    19.871730419          1,276,265      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.39%)
    19.871730419            129,177      L2-loads                                                      (31.78%)
    19.871730419              4,804      L2-load-misses            #    3.47% of all LL-cache accesses  (31.78%)
    19.871730419            148,092      LLC-loads                                                     (31.77%)
    19.871730419              6,278      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.77%)
    19.922210543         83,043,320      mem_inst_retired.any                                          (31.70%)
    19.922210543         45,981,094      branch-instructions                                           (31.70%)
    19.922210543            271,254      branch-misses             #    0.59% of all branches          (31.70%)
    19.922210543        208,287,359      instructions              #    1.60  insn per cycle           (39.62%)
    19.922210543        130,502,245      cycles                                                        (40.41%)
    19.922210543          2,296,296      L1-icache-load-misses                                         (44.53%)
    19.922210543         69,827,954      L1-dcache-loads                                               (44.53%)
    19.922210543          1,279,211      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.53%)
    19.922210543            129,620      L2-loads                                                      (35.83%)
    19.922210543              5,524      L2-load-misses            #    4.05% of all LL-cache accesses  (31.70%)
    19.922210543            143,235      LLC-loads                                                     (31.70%)
    19.922210543              4,650      LLC-load-misses           #    3.41% of all LL-cache accesses  (31.70%)
    19.972662611        114,092,354      mem_inst_retired.any                                          (31.71%)
    19.972662611         52,068,181      branch-instructions                                           (31.71%)
    19.972662611            241,252      branch-misses             #    0.46% of all branches          (31.71%)
    19.972662611        204,092,998      instructions              #    1.56  insn per cycle           (39.64%)
    19.972662611        130,467,949      cycles                                                        (39.64%)
    19.972662611          2,473,660      L1-icache-load-misses                                         (43.45%)
    19.972662611         67,117,138      L1-dcache-loads                                               (44.49%)
    19.972662611          1,216,842      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.50%)
    19.972662611            132,562      L2-loads                                                      (36.57%)
    19.972662611              5,996      L2-load-misses            #    4.51% of all LL-cache accesses  (32.79%)
    19.972662611            133,136      LLC-loads                                                     (31.72%)
    19.972662611              7,266      LLC-load-misses           #    5.47% of all LL-cache accesses  (31.72%)
    20.023115680        106,678,454      mem_inst_retired.any                                          (31.71%)
    20.023115680         46,816,937      branch-instructions                                           (31.71%)
    20.023115680            214,337      branch-misses             #    0.46% of all branches          (31.71%)
    20.023115680        172,641,634      instructions              #    1.32  insn per cycle           (39.64%)
    20.023115680        130,519,909      cycles                                                        (39.64%)
    20.023115680          2,947,775      L1-icache-load-misses                                         (39.64%)
    20.023115680         69,441,616      L1-dcache-loads                                               (44.51%)
    20.023115680          1,374,779      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.51%)
    20.023115680            145,713      L2-loads                                                      (36.58%)
    20.023115680              6,716      L2-load-misses            #    4.65% of all LL-cache accesses  (36.58%)
    20.023115680            143,004      LLC-loads                                                     (31.71%)
    20.023115680              6,916      LLC-load-misses           #    4.79% of all LL-cache accesses  (31.71%)
    20.073562077         94,328,724      mem_inst_retired.any                                          (31.72%)
    20.073562077         54,295,210      branch-instructions                                           (31.72%)
    20.073562077            259,471      branch-misses             #    0.48% of all branches          (31.71%)
    20.073562077        222,162,636      instructions              #    1.70  insn per cycle           (39.64%)
    20.073562077        130,449,454      cycles                                                        (39.64%)
    20.073562077          2,350,755      L1-icache-load-misses                                         (39.64%)
    20.073562077         60,240,430      L1-dcache-loads                                               (41.65%)
    20.073562077          1,408,346      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (44.50%)
    20.073562077            156,263      L2-loads                                                      (36.57%)
    20.073562077              3,729      L2-load-misses            #    2.34% of all LL-cache accesses  (36.57%)
    20.073562077            162,739      LLC-loads                                                     (34.59%)
    20.073562077              2,544      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.72%)
    20.124050717         83,342,509      mem_inst_retired.any                                          (31.69%)
    20.124050717         40,035,014      branch-instructions                                           (31.69%)
    20.124050717            229,473      branch-misses             #    0.57% of all branches          (31.69%)
    20.124050717        185,125,456      instructions              #    1.42  insn per cycle           (39.61%)
    20.124050717        130,553,909      cycles                                                        (39.61%)
    20.124050717          2,404,889      L1-icache-load-misses                                         (39.61%)
    20.124050717         68,395,851      L1-dcache-loads                                               (39.62%)
    20.124050717          1,209,744      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.54%)
    20.124050717            136,111      L2-loads                                                      (36.62%)
    20.124050717              6,196      L2-load-misses            #    4.62% of all LL-cache accesses  (36.62%)
    20.124050717            132,105      LLC-loads                                                     (36.62%)
    20.124050717              6,878      LLC-load-misses           #    5.13% of all LL-cache accesses  (31.69%)
    20.174497774        119,275,982      mem_inst_retired.any                                          (31.72%)
    20.174497774         62,069,576      branch-instructions                                           (31.71%)
    20.174497774            273,491      branch-misses             #    0.44% of all branches          (31.71%)
    20.174497774        219,960,583      instructions              #    1.69  insn per cycle           (39.64%)
    20.174497774        130,463,295      cycles                                                        (39.64%)
    20.174497774          2,669,867      L1-icache-load-misses                                         (39.64%)
    20.174497774         53,987,777      L1-dcache-loads                                               (39.65%)
    20.174497774          1,415,537      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.81%)
    20.174497774            199,703      L2-loads                                                      (36.57%)
    20.174497774              8,329      L2-load-misses            #    4.11% of all LL-cache accesses  (36.57%)
    20.174497774            205,938      LLC-loads                                                     (36.56%)
    20.174497774              8,888      LLC-load-misses           #    4.38% of all LL-cache accesses  (36.43%)
#           time             counts unit events
    20.224912288        106,079,073      mem_inst_retired.any                                          (33.27%)
    20.224912288         48,168,814      branch-instructions                                           (31.73%)
    20.224912288            227,306      branch-misses             #    0.47% of all branches          (31.74%)
    20.224912288        172,004,741      instructions              #    1.32  insn per cycle           (39.67%)
    20.224912288        130,390,633      cycles                                                        (39.67%)
    20.224912288          2,714,564      L1-icache-load-misses                                         (39.68%)
    20.224912288         60,130,066      L1-dcache-loads                                               (39.68%)
    20.224912288          1,527,084      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.67%)
    20.224912288            213,964      L2-loads                                                      (34.97%)
    20.224912288              6,134      L2-load-misses            #    3.09% of all LL-cache accesses  (36.51%)
    20.224912288            183,206      LLC-loads                                                     (36.51%)
    20.224912288              3,554      LLC-load-misses           #    1.79% of all LL-cache accesses  (36.52%)
    20.275252272         83,161,448      mem_inst_retired.any                                          (36.43%)
    20.275252272         40,607,746      branch-instructions                                           (31.78%)
    20.275252272            205,787      branch-misses             #    0.51% of all branches          (31.78%)
    20.275252272        174,878,230      instructions              #    1.34  insn per cycle           (39.73%)
    20.275252272        130,196,677      cycles                                                        (39.73%)
    20.275252272          2,921,141      L1-icache-load-misses                                         (39.73%)
    20.275252272         71,067,600      L1-dcache-loads                                               (39.73%)
    20.275252272          1,507,420      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.73%)
    20.275252272            166,984      L2-loads                                                      (31.78%)
    20.275252272              5,982      L2-load-misses            #    3.56% of all LL-cache accesses  (36.44%)
    20.275252272            169,284      LLC-loads                                                     (36.44%)
    20.275252272              4,314      LLC-load-misses           #    2.57% of all LL-cache accesses  (36.44%)
    20.325736917         91,145,309      mem_inst_retired.any                                          (36.62%)
    20.325736917         51,578,460      branch-instructions                                           (34.87%)
    20.325736917            272,029      branch-misses             #    0.53% of all branches          (31.69%)
    20.325736917        257,194,229      instructions              #    1.97  insn per cycle           (39.62%)
    20.325736917        130,638,020      cycles                                                        (39.62%)
    20.325736917          2,235,336      L1-icache-load-misses                                         (39.61%)
    20.325736917         72,912,090      L1-dcache-loads                                               (39.61%)
    20.325736917          1,310,766      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.61%)
    20.325736917            128,042      L2-loads                                                      (31.69%)
    20.325736917              2,085      L2-load-misses            #    1.51% of all LL-cache accesses  (33.42%)
    20.325736917            148,884      LLC-loads                                                     (36.62%)
    20.325736917              2,550      LLC-load-misses           #    1.84% of all LL-cache accesses  (36.62%)
    20.376223692        101,484,303      mem_inst_retired.any                                          (36.61%)
    20.376223692         56,365,382      branch-instructions                                           (36.61%)
    20.376223692            290,418      branch-misses             #    0.52% of all branches          (31.87%)
    20.376223692        270,980,851      instructions              #    2.08  insn per cycle           (39.80%)
    20.376223692        130,520,578      cycles                                                        (39.61%)
    20.376223692          2,277,752      L1-icache-load-misses                                         (39.62%)
    20.376223692         71,548,993      L1-dcache-loads                                               (39.62%)
    20.376223692          1,210,155      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.62%)
    20.376223692            153,190      L2-loads                                                      (31.70%)
    20.376223692              5,834      L2-load-misses            #    3.68% of all LL-cache accesses  (31.69%)
    20.376223692            164,098      LLC-loads                                                     (36.42%)
    20.376223692              5,460      LLC-load-misses           #    3.44% of all LL-cache accesses  (36.61%)
    20.426550627        116,217,238      mem_inst_retired.any                                          (36.43%)
    20.426550627         58,136,013      branch-instructions                                           (36.43%)
    20.426550627            234,247      branch-misses             #    0.40% of all branches          (36.43%)
    20.426550627        206,022,991      instructions              #    1.58  insn per cycle           (44.38%)
    20.426550627        130,207,514      cycles                                                        (39.73%)
    20.426550627          2,588,888      L1-icache-load-misses                                         (39.73%)
    20.426550627         53,335,496      L1-dcache-loads                                               (39.73%)
    20.426550627          1,383,023      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (39.73%)
    20.426550627            187,393      L2-loads                                                      (31.79%)
    20.426550627              5,243      L2-load-misses            #    2.97% of all LL-cache accesses  (31.79%)
    20.426550627            165,664      LLC-loads                                                     (31.79%)
    20.426550627              4,421      LLC-load-misses           #    2.50% of all LL-cache accesses  (36.43%)
    20.476879260        105,969,932      mem_inst_retired.any                                          (36.40%)
    20.476879260         53,988,974      branch-instructions                                           (36.40%)
    20.476879260            271,612      branch-misses             #    0.50% of all branches          (36.40%)
    20.476879260        216,260,437      instructions              #    1.66  insn per cycle           (44.35%)
    20.476879260        130,125,307      cycles                                                        (41.23%)
    20.476879260          2,467,296      L1-icache-load-misses                                         (39.74%)
    20.476879260         60,089,287      L1-dcache-loads                                               (39.75%)
    20.476879260          1,819,447      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (39.75%)
    20.476879260            202,225      L2-loads                                                      (31.81%)
    20.476879260              4,349      L2-load-misses            #    2.00% of all LL-cache accesses  (31.80%)
    20.476879260            233,433      LLC-loads                                                     (31.80%)
    20.476879260              5,054      LLC-load-misses           #    2.32% of all LL-cache accesses  (34.90%)
    20.527208247         98,564,363      mem_inst_retired.any                                          (36.42%)
    20.527208247         44,150,611      branch-instructions                                           (36.42%)
    20.527208247            223,575      branch-misses             #    0.51% of all branches          (36.42%)
    20.527208247        173,435,553      instructions              #    1.33  insn per cycle           (44.36%)
    20.527208247        130,200,104      cycles                                                        (44.37%)
    20.527208247          2,642,422      L1-icache-load-misses                                         (39.73%)
    20.527208247         63,111,246      L1-dcache-loads                                               (39.74%)
    20.527208247          1,309,482      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.74%)
    20.527208247            145,252      L2-loads                                                      (31.79%)
    20.527208247              7,196      L2-load-misses            #    5.26% of all LL-cache accesses  (31.79%)
    20.527208247            128,223      LLC-loads                                                     (31.79%)
    20.527208247              4,391      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.79%)
    20.577689962        111,744,845      mem_inst_retired.any                                          (33.54%)
    20.577689962         58,161,418      branch-instructions                                           (36.61%)
    20.577689962            285,257      branch-misses             #    0.49% of all branches          (36.61%)
    20.577689962        247,623,123      instructions              #    1.90  insn per cycle           (44.53%)
    20.577689962        130,522,140      cycles                                                        (44.52%)
    20.577689962          2,524,330      L1-icache-load-misses                                         (42.72%)
    20.577689962         79,875,054      L1-dcache-loads                                               (39.62%)
    20.577689962          1,257,387      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.61%)
    20.577689962            146,840      L2-loads                                                      (31.70%)
    20.577689962              4,694      L2-load-misses            #    3.23% of all LL-cache accesses  (31.70%)
    20.577689962            143,390      LLC-loads                                                     (31.70%)
    20.577689962              7,841      LLC-load-misses           #    5.40% of all LL-cache accesses  (31.70%)
    20.628003324        121,749,259      mem_inst_retired.any                                          (31.80%)
    20.628003324         56,242,024      branch-instructions                                           (36.40%)
    20.628003324            260,381      branch-misses             #    0.46% of all branches          (36.40%)
    20.628003324        218,168,246      instructions              #    1.68  insn per cycle           (44.35%)
    20.628003324        130,166,641      cycles                                                        (44.35%)
    20.628003324          2,564,689      L1-icache-load-misses                                         (44.35%)
    20.628003324         66,145,178      L1-dcache-loads                                               (39.75%)
    20.628003324          1,199,081      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.75%)
    20.628003324            130,647      L2-loads                                                      (31.80%)
    20.628003324              7,500      L2-load-misses            #    6.19% of all LL-cache accesses  (31.80%)
    20.628003324            111,813      LLC-loads                                                     (31.80%)
    20.628003324              6,525      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.80%)
    20.678446854         93,164,349      mem_inst_retired.any                                          (31.72%)
    20.678446854         40,859,944      branch-instructions                                           (31.98%)
    20.678446854            226,291      branch-misses             #    0.55% of all branches          (36.56%)
    20.678446854        166,477,214      instructions              #    1.28  insn per cycle           (44.49%)
    20.678446854        130,479,139      cycles                                                        (44.49%)
    20.678446854          2,880,626      L1-icache-load-misses                                         (44.49%)
    20.678446854         66,190,166      L1-dcache-loads                                               (44.25%)
    20.678446854          1,311,749      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.65%)
    20.678446854            106,873      L2-loads                                                      (31.72%)
    20.678446854              9,580      L2-load-misses            #    9.56% of all LL-cache accesses  (31.72%)
    20.678446854             93,538      LLC-loads                                                     (31.72%)
    20.678446854              8,460      LLC-load-misses           #    8.44% of all LL-cache accesses  (31.72%)
    20.728896011         89,514,513      mem_inst_retired.any                                          (31.72%)
    20.728896011         42,578,022      branch-instructions                                           (31.72%)
    20.728896011            239,680      branch-misses             #    0.56% of all branches          (35.07%)
    20.728896011        199,831,965      instructions              #    1.53  insn per cycle           (44.50%)
    20.728896011        130,424,733      cycles                                                        (44.48%)
    20.728896011          2,331,030      L1-icache-load-misses                                         (44.49%)
    20.728896011         76,958,922      L1-dcache-loads                                               (44.49%)
    20.728896011          1,511,726      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (41.16%)
    20.728896011            118,247      L2-loads                                                      (31.73%)
    20.728896011              5,800      L2-load-misses            #    5.26% of all LL-cache accesses  (31.72%)
    20.728896011            102,372      LLC-loads                                                     (31.72%)
    20.728896011              4,741      LLC-load-misses           #    4.30% of all LL-cache accesses  (31.72%)
    20.779213534        106,595,485      mem_inst_retired.any                                          (31.79%)
    20.779213534         59,052,208      branch-instructions                                           (31.79%)
    20.779213534            296,296      branch-misses             #    0.50% of all branches          (31.79%)
    20.779213534        273,184,064      instructions              #    2.10  insn per cycle           (44.35%)
    20.779213534        130,208,027      cycles                                                        (44.35%)
    20.779213534          1,901,885      L1-icache-load-misses                                         (44.36%)
    20.779213534         89,209,422      L1-dcache-loads                                               (44.36%)
    20.779213534          1,087,049      L1-dcache-load-misses     #    1.22% of all L1-dcache accesses  (44.36%)
    20.779213534             99,007      L2-loads                                                      (31.80%)
    20.779213534              3,689      L2-load-misses            #    3.18% of all LL-cache accesses  (31.80%)
    20.779213534            133,300      LLC-loads                                                     (31.80%)
    20.779213534              4,521      LLC-load-misses           #    3.89% of all LL-cache accesses  (31.80%)
    20.829559748        117,478,148      mem_inst_retired.any                                          (31.77%)
    20.829559748         62,993,603      branch-instructions                                           (31.77%)
    20.829559748            298,265      branch-misses             #    0.47% of all branches          (31.78%)
    20.829559748        256,115,080      instructions              #    1.97  insn per cycle           (41.55%)
    20.829559748        130,211,519      cycles                                                        (44.39%)
    20.829559748          2,100,896      L1-icache-load-misses                                         (44.39%)
    20.829559748         69,352,799      L1-dcache-loads                                               (44.39%)
    20.829559748          1,218,043      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.39%)
    20.829559748            183,474      L2-loads                                                      (31.78%)
    20.829559748              2,107      L2-load-misses            #    1.13% of all LL-cache accesses  (31.79%)
    20.829559748            189,508      LLC-loads                                                     (31.78%)
    20.829559748              5,328      LLC-load-misses           #    2.86% of all LL-cache accesses  (31.77%)
    20.880061551         84,485,887      mem_inst_retired.any                                          (31.68%)
    20.880061551         40,899,770      branch-instructions                                           (31.67%)
    20.880061551            258,445      branch-misses             #    0.63% of all branches          (31.67%)
    20.880061551        168,343,993      instructions              #    1.29  insn per cycle           (39.59%)
    20.880061551        130,590,591      cycles                                                        (44.56%)
    20.880061551          2,351,418      L1-icache-load-misses                                         (44.56%)
    20.880061551         56,530,874      L1-dcache-loads                                               (44.56%)
    20.880061551          1,662,855      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (44.57%)
    20.880061551            192,676      L2-loads                                                      (31.69%)
    20.880061551              5,708      L2-load-misses            #    3.04% of all LL-cache accesses  (31.69%)
    20.880061551            182,461      LLC-loads                                                     (31.68%)
    20.880061551              9,514      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.68%)
    20.930519505        115,731,167      mem_inst_retired.any                                          (31.71%)
    20.930519505         64,701,872      branch-instructions                                           (31.71%)
    20.930519505            305,001      branch-misses             #    0.47% of all branches          (31.71%)
    20.930519505        257,939,048      instructions              #    1.98  insn per cycle           (39.64%)
    20.930519505        130,441,094      cycles                                                        (39.77%)
    20.930519505          1,835,776      L1-icache-load-misses                                         (44.50%)
    20.930519505         61,049,998      L1-dcache-loads                                               (44.50%)
    20.930519505          1,271,302      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.50%)
    20.930519505            153,902      L2-loads                                                      (36.46%)
    20.930519505              6,485      L2-load-misses            #    3.85% of all LL-cache accesses  (31.72%)
    20.930519505            182,804      LLC-loads                                                     (31.72%)
    20.930519505              7,592      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.71%)
    20.980966546         93,485,597      mem_inst_retired.any                                          (31.73%)
    20.980966546         44,171,992      branch-instructions                                           (31.73%)
    20.980966546            208,882      branch-misses             #    0.47% of all branches          (31.68%)
    20.980966546        166,450,353      instructions              #    1.28  insn per cycle           (39.62%)
    20.980966546        130,326,938      cycles                                                        (39.62%)
    20.980966546          3,003,472      L1-icache-load-misses                                         (42.82%)
    20.980966546         60,759,311      L1-dcache-loads                                               (44.47%)
    20.980966546          1,238,771      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.51%)
    20.980966546            144,671      L2-loads                                                      (36.58%)
    20.980966546              4,592      L2-load-misses            #    3.33% of all LL-cache accesses  (33.40%)
    20.980966546            130,937      LLC-loads                                                     (31.74%)
    20.980966546              6,673      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.74%)
    21.031326141         96,438,298      mem_inst_retired.any                                          (31.77%)
    21.031326141         54,650,658      branch-instructions                                           (31.77%)
    21.031326141            278,265      branch-misses             #    0.51% of all branches          (31.77%)
    21.031326141        264,564,753      instructions              #    2.03  insn per cycle           (39.72%)
    21.031326141        130,305,498      cycles                                                        (39.72%)
    21.031326141          1,880,028      L1-icache-load-misses                                         (39.72%)
    21.031326141         82,066,610      L1-dcache-loads                                               (44.41%)
    21.031326141          1,206,608      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (44.41%)
    21.031326141            128,239      L2-loads                                                      (36.45%)
    21.031326141              2,611      L2-load-misses            #    1.81% of all LL-cache accesses  (36.45%)
    21.031326141            160,247      LLC-loads                                                     (31.76%)
    21.031326141              2,263      LLC-load-misses           #    1.57% of all LL-cache accesses  (31.76%)
    21.081806954         93,350,772      mem_inst_retired.any                                          (31.69%)
    21.081806954         46,983,780      branch-instructions                                           (31.69%)
    21.081806954            209,646      branch-misses             #    0.45% of all branches          (31.69%)
    21.081806954        191,327,746      instructions              #    1.47  insn per cycle           (39.61%)
    21.081806954        130,543,134      cycles                                                        (39.61%)
    21.081806954          1,787,158      L1-icache-load-misses                                         (39.62%)
    21.081806954         62,899,262      L1-dcache-loads                                               (41.21%)
    21.081806954          1,300,563      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (44.53%)
    21.081806954            159,887      L2-loads                                                      (36.61%)
    21.081806954              2,848      L2-load-misses            #    1.65% of all LL-cache accesses  (36.61%)
    21.081806954            185,322      LLC-loads                                                     (35.04%)
    21.081806954              3,747      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.70%)
    21.132243497        107,480,647      mem_inst_retired.any                                          (31.73%)
    21.132243497         53,292,737      branch-instructions                                           (31.72%)
    21.132243497            254,237      branch-misses             #    0.48% of all branches          (31.72%)
    21.132243497        196,260,261      instructions              #    1.51  insn per cycle           (39.65%)
    21.132243497        130,400,084      cycles                                                        (39.65%)
    21.132243497          2,896,744      L1-icache-load-misses                                         (39.65%)
    21.132243497         64,266,263      L1-dcache-loads                                               (39.66%)
    21.132243497          1,312,664      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.26%)
    21.132243497            143,620      L2-loads                                                      (36.55%)
    21.132243497              3,463      L2-load-misses            #    2.42% of all LL-cache accesses  (36.55%)
    21.132243497            143,060      LLC-loads                                                     (36.55%)
    21.132243497              4,492      LLC-load-misses           #    3.13% of all LL-cache accesses  (31.96%)
    21.182690862        101,973,808      mem_inst_retired.any                                          (31.72%)
    21.182690862         43,341,929      branch-instructions                                           (31.71%)
    21.182690862            213,182      branch-misses             #    0.49% of all branches          (31.72%)
    21.182690862        187,857,418      instructions              #    1.44  insn per cycle           (39.65%)
    21.182690862        130,491,876      cycles                                                        (39.64%)
    21.182690862          2,637,049      L1-icache-load-misses                                         (39.64%)
    21.182690862         81,140,180      L1-dcache-loads                                               (39.64%)
    21.182690862          1,266,814      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.64%)
    21.182690862            130,258      L2-loads                                                      (36.57%)
    21.182690862              7,070      L2-load-misses            #    6.05% of all LL-cache accesses  (36.58%)
    21.182690862            103,293      LLC-loads                                                     (36.57%)
    21.182690862              5,498      LLC-load-misses           #    4.71% of all LL-cache accesses  (36.57%)
    21.233150147         80,778,074      mem_inst_retired.any                                          (33.70%)
    21.233150147         40,591,962      branch-instructions                                           (31.69%)
    21.233150147            232,832      branch-misses             #    0.57% of all branches          (31.69%)
    21.233150147        189,309,842      instructions              #    1.45  insn per cycle           (39.62%)
    21.233150147        130,436,911      cycles                                                        (39.62%)
    21.233150147          2,162,060      L1-icache-load-misses                                         (39.64%)
    21.233150147         62,474,144      L1-dcache-loads                                               (39.64%)
    21.233150147          1,853,351      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (39.64%)
    21.233150147            173,766      L2-loads                                                      (34.56%)
    21.233150147              4,287      L2-load-misses            #    2.51% of all LL-cache accesses  (36.60%)
    21.233150147            167,761      LLC-loads                                                     (36.59%)
    21.233150147              3,519      LLC-load-misses           #    2.06% of all LL-cache accesses  (36.59%)
    21.283622616         81,678,708      mem_inst_retired.any                                          (36.61%)
    21.283622616         45,821,279      branch-instructions                                           (31.70%)
    21.283622616            232,637      branch-misses             #    0.51% of all branches          (31.69%)
    21.283622616        188,556,337      instructions              #    1.44  insn per cycle           (39.62%)
    21.283622616        130,511,759      cycles                                                        (39.62%)
    21.283622616          1,696,211      L1-icache-load-misses                                         (39.62%)
    21.283622616         62,780,703      L1-dcache-loads                                               (39.63%)
    21.283622616          1,498,795      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (39.63%)
    21.283622616            147,573      L2-loads                                                      (31.70%)
    21.283622616              3,937      L2-load-misses            #    2.58% of all LL-cache accesses  (36.60%)
    21.283622616            157,334      LLC-loads                                                     (36.60%)
    21.283622616              3,199      LLC-load-misses           #    2.10% of all LL-cache accesses  (36.60%)
    21.334117882        106,633,626      mem_inst_retired.any                                          (36.64%)
    21.334117882         54,113,762      branch-instructions                                           (35.62%)
    21.334117882            229,059      branch-misses             #    0.42% of all branches          (31.68%)
    21.334117882        198,445,316      instructions              #    1.52  insn per cycle           (39.60%)
    21.334117882        130,598,918      cycles                                                        (39.60%)
    21.334117882          2,622,018      L1-icache-load-misses                                         (39.60%)
    21.334117882         70,066,095      L1-dcache-loads                                               (39.60%)
    21.334117882          1,131,816      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.60%)
    21.334117882            107,038      L2-loads                                                      (31.68%)
    21.334117882              4,459      L2-load-misses            #    3.70% of all LL-cache accesses  (32.67%)
    21.334117882            134,247      LLC-loads                                                     (36.64%)
    21.334117882              5,806      LLC-load-misses           #    4.81% of all LL-cache accesses  (36.65%)
    21.384596396        110,418,912      mem_inst_retired.any                                          (36.61%)
    21.384596396         55,066,548      branch-instructions                                           (36.61%)
    21.384596396            245,553      branch-misses             #    0.45% of all branches          (32.63%)
    21.384596396        210,122,158      instructions              #    1.61  insn per cycle           (40.56%)
    21.384596396        130,446,382      cycles                                                        (39.61%)
    21.384596396          2,638,396      L1-icache-load-misses                                         (39.61%)
    21.384596396         59,525,366      L1-dcache-loads                                               (39.61%)
    21.384596396          1,636,283      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (39.61%)
    21.384596396            191,818      L2-loads                                                      (31.71%)
    21.384596396              4,178      L2-load-misses            #    2.27% of all LL-cache accesses  (31.71%)
    21.384596396            176,721      LLC-loads                                                     (35.67%)
    21.384596396              4,450      LLC-load-misses           #    2.41% of all LL-cache accesses  (36.61%)
    21.435045221        115,475,158      mem_inst_retired.any                                          (36.56%)
    21.435045221         59,599,017      branch-instructions                                           (36.56%)
    21.435045221            279,699      branch-misses             #    0.47% of all branches          (36.56%)
    21.435045221        228,197,140      instructions              #    1.75  insn per cycle           (44.49%)
    21.435045221        130,407,241      cycles                                                        (39.63%)
    21.435045221          2,621,306      L1-icache-load-misses                                         (39.65%)
    21.435045221         62,373,028      L1-dcache-loads                                               (39.64%)
    21.435045221          1,293,235      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.65%)
    21.435045221            176,548      L2-loads                                                      (31.72%)
    21.435045221              3,489      L2-load-misses            #    2.14% of all LL-cache accesses  (31.72%)
    21.435045221            149,354      LLC-loads                                                     (31.72%)
    21.435045221              4,996      LLC-load-misses           #    3.07% of all LL-cache accesses  (36.58%)
#           time             counts unit events
    21.485500394         94,312,285      mem_inst_retired.any                                          (36.58%)
    21.485500394         46,873,633      branch-instructions                                           (36.57%)
    21.485500394            224,172      branch-misses             #    0.48% of all branches          (36.57%)
    21.485500394        186,448,904      instructions              #    1.43  insn per cycle           (44.50%)
    21.485500394        130,425,870      cycles                                                        (42.36%)
    21.485500394          2,720,127      L1-icache-load-misses                                         (39.64%)
    21.485500394         67,443,911      L1-dcache-loads                                               (39.64%)
    21.485500394          1,102,816      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.64%)
    21.485500394            110,994      L2-loads                                                      (31.71%)
    21.485500394              3,130      L2-load-misses            #    2.39% of all LL-cache accesses  (31.72%)
    21.485500394            150,802      LLC-loads                                                     (31.71%)
    21.485500394              5,992      LLC-load-misses           #    4.58% of all LL-cache accesses  (33.84%)
    21.535960470         89,156,923      mem_inst_retired.any                                          (36.59%)
    21.535960470         48,762,842      branch-instructions                                           (36.59%)
    21.535960470            240,118      branch-misses             #    0.49% of all branches          (36.59%)
    21.535960470        195,891,418      instructions              #    1.50  insn per cycle           (44.52%)
    21.535960470        130,525,795      cycles                                                        (44.52%)
    21.535960470          2,661,106      L1-icache-load-misses                                         (39.63%)
    21.535960470         60,704,164      L1-dcache-loads                                               (39.63%)
    21.535960470          1,297,458      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.63%)
    21.535960470            116,335      L2-loads                                                      (31.70%)
    21.535960470              7,463      L2-load-misses            #    6.80% of all LL-cache accesses  (31.70%)
    21.535960470            103,241      LLC-loads                                                     (31.70%)
    21.535960470              3,823      LLC-load-misses           #    3.48% of all LL-cache accesses  (31.70%)
    21.586428006        103,860,232      mem_inst_retired.any                                          (32.05%)
    21.586428006         52,470,379      branch-instructions                                           (36.58%)
    21.586428006            262,563      branch-misses             #    0.50% of all branches          (36.58%)
    21.586428006        209,703,472      instructions              #    1.61  insn per cycle           (44.51%)
    21.586428006        130,434,941      cycles                                                        (44.51%)
    21.586428006          2,670,785      L1-icache-load-misses                                         (44.20%)
    21.586428006         61,980,162      L1-dcache-loads                                               (39.64%)
    21.586428006          1,416,263      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.64%)
    21.586428006            182,110      L2-loads                                                      (31.71%)
    21.586428006              5,808      L2-load-misses            #    3.36% of all LL-cache accesses  (31.71%)
    21.586428006            163,624      LLC-loads                                                     (31.71%)
    21.586428006              6,663      LLC-load-misses           #    3.85% of all LL-cache accesses  (31.71%)
    21.636890395         91,308,361      mem_inst_retired.any                                          (31.71%)
    21.636890395         50,443,658      branch-instructions                                           (35.09%)
    21.636890395            251,902      branch-misses             #    0.50% of all branches          (36.58%)
    21.636890395        201,503,699      instructions              #    1.54  insn per cycle           (44.51%)
    21.636890395        130,474,754      cycles                                                        (44.51%)
    21.636890395          2,682,304      L1-icache-load-misses                                         (44.51%)
    21.636890395         71,312,626      L1-dcache-loads                                               (41.15%)
    21.636890395          1,175,605      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.64%)
    21.636890395            122,019      L2-loads                                                      (31.71%)
    21.636890395              6,153      L2-load-misses            #    4.37% of all LL-cache accesses  (31.71%)
    21.636890395            159,608      LLC-loads                                                     (31.70%)
    21.636890395              4,266      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.71%)
    21.687340082         89,139,346      mem_inst_retired.any                                          (31.70%)
    21.687340082         50,202,565      branch-instructions                                           (31.70%)
    21.687340082            270,049      branch-misses             #    0.54% of all branches          (36.56%)
    21.687340082        204,663,607      instructions              #    1.57  insn per cycle           (44.49%)
    21.687340082        130,418,437      cycles                                                        (44.49%)
    21.687340082          2,524,861      L1-icache-load-misses                                         (44.52%)
    21.687340082         61,223,155      L1-dcache-loads                                               (44.51%)
    21.687340082          1,276,039      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.65%)
    21.687340082            170,192      L2-loads                                                      (31.72%)
    21.687340082              8,471      L2-load-misses            #    5.21% of all LL-cache accesses  (31.72%)
    21.687340082            154,988      LLC-loads                                                     (31.72%)
    21.687340082              6,235      LLC-load-misses           #    3.83% of all LL-cache accesses  (31.72%)
    21.737798458         87,473,397      mem_inst_retired.any                                          (31.71%)
    21.737798458         48,912,733      branch-instructions                                           (31.71%)
    21.737798458            261,336      branch-misses             #    0.53% of all branches          (33.28%)
    21.737798458        201,967,650      instructions              #    1.55  insn per cycle           (44.50%)
    21.737798458        130,420,903      cycles                                                        (44.50%)
    21.737798458          2,386,303      L1-icache-load-misses                                         (44.50%)
    21.737798458         59,922,331      L1-dcache-loads                                               (44.50%)
    21.737798458          1,220,306      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (42.96%)
    21.737798458            146,071      L2-loads                                                      (31.71%)
    21.737798458             10,522      L2-load-misses            #    7.30% of all LL-cache accesses  (31.71%)
    21.737798458            142,300      LLC-loads                                                     (31.71%)
    21.737798458              5,799      LLC-load-misses           #    4.02% of all LL-cache accesses  (31.71%)
    21.788263849         83,705,756      mem_inst_retired.any                                          (31.71%)
    21.788263849         44,530,562      branch-instructions                                           (31.71%)
    21.788263849            224,003      branch-misses             #    0.50% of all branches          (31.70%)
    21.788263849        178,583,421      instructions              #    1.37  insn per cycle           (44.27%)
    21.788263849        130,431,700      cycles                                                        (44.51%)
    21.788263849          2,395,109      L1-icache-load-misses                                         (44.51%)
    21.788263849         53,694,112      L1-dcache-loads                                               (44.51%)
    21.788263849          1,472,255      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (44.52%)
    21.788263849            174,178      L2-loads                                                      (31.71%)
    21.788263849              9,060      L2-load-misses            #    5.12% of all LL-cache accesses  (31.71%)
    21.788263849            179,836      LLC-loads                                                     (31.70%)
    21.788263849              5,825      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.71%)
    21.838755945         94,582,589      mem_inst_retired.any                                          (31.69%)
    21.838755945         42,651,427      branch-instructions                                           (31.69%)
    21.838755945            248,387      branch-misses             #    0.58% of all branches          (31.69%)
    21.838755945        207,338,487      instructions              #    1.59  insn per cycle           (39.61%)
    21.838755945        130,582,410      cycles                                                        (44.54%)
    21.838755945          2,005,727      L1-icache-load-misses                                         (44.55%)
    21.838755945         66,344,781      L1-dcache-loads                                               (44.55%)
    21.838755945          1,531,410      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (44.55%)
    21.838755945            200,273      L2-loads                                                      (31.69%)
    21.838755945              9,297      L2-load-misses            #    5.38% of all LL-cache accesses  (31.69%)
    21.838755945            145,285      LLC-loads                                                     (31.69%)
    21.838755945              8,571      LLC-load-misses           #    4.96% of all LL-cache accesses  (31.69%)
    21.889214502         99,434,389      mem_inst_retired.any                                          (31.71%)
    21.889214502         44,383,039      branch-instructions                                           (31.71%)
    21.889214502            232,687      branch-misses             #    0.52% of all branches          (31.71%)
    21.889214502        205,500,706      instructions              #    1.57  insn per cycle           (39.64%)
    21.889214502        130,481,918      cycles                                                        (42.37%)
    21.889214502          2,148,610      L1-icache-load-misses                                         (44.50%)
    21.889214502         65,951,941      L1-dcache-loads                                               (44.50%)
    21.889214502          1,165,792      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.50%)
    21.889214502            132,900      L2-loads                                                      (33.87%)
    21.889214502              8,154      L2-load-misses            #    6.64% of all LL-cache accesses  (31.71%)
    21.889214502            112,746      LLC-loads                                                     (31.71%)
    21.889214502              9,422      LLC-load-misses           #    7.67% of all LL-cache accesses  (31.71%)
    21.939677682         95,429,928      mem_inst_retired.any                                          (31.70%)
    21.939677682         42,781,237      branch-instructions                                           (31.70%)
    21.939677682            239,286      branch-misses             #    0.56% of all branches          (31.71%)
    21.939677682        187,718,725      instructions              #    1.44  insn per cycle           (39.63%)
    21.939677682        130,485,955      cycles                                                        (39.64%)
    21.939677682          2,460,253      L1-icache-load-misses                                         (44.52%)
    21.939677682         65,277,550      L1-dcache-loads                                               (44.52%)
    21.939677682          1,208,444      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (44.51%)
    21.939677682            150,149      L2-loads                                                      (36.59%)
    21.939677682              6,219      L2-load-misses            #    3.72% of all LL-cache accesses  (31.71%)
    21.939677682            184,009      LLC-loads                                                     (31.71%)
    21.939677682              6,033      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.70%)
    21.990188922        110,624,512      mem_inst_retired.any                                          (31.67%)
    21.990188922         54,466,724      branch-instructions                                           (31.68%)
    21.990188922            246,743      branch-misses             #    0.45% of all branches          (31.68%)
    21.990188922        200,241,020      instructions              #    1.53  insn per cycle           (39.59%)
    21.990188922        130,585,472      cycles                                                        (39.59%)
    21.990188922          2,447,502      L1-icache-load-misses                                         (40.49%)
    21.990188922         64,830,166      L1-dcache-loads                                               (44.56%)
    21.990188922          1,351,618      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.56%)
    21.990188922            168,868      L2-loads                                                      (36.65%)
    21.990188922              4,154      L2-load-misses            #    2.33% of all LL-cache accesses  (35.77%)
    21.990188922            187,129      LLC-loads                                                     (31.68%)
    21.990188922              7,244      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.68%)
    22.040512230        103,702,873      mem_inst_retired.any                                          (31.80%)
    22.040512230         51,703,389      branch-instructions                                           (31.79%)
    22.040512230            260,590      branch-misses             #    0.50% of all branches          (31.79%)
    22.040512230        195,691,586      instructions              #    1.50  insn per cycle           (39.74%)
    22.040512230        130,125,719      cycles                                                        (39.74%)
    22.040512230          2,798,836      L1-icache-load-misses                                         (39.74%)
    22.040512230         59,441,588      L1-dcache-loads                                               (43.60%)
    22.040512230          1,312,925      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (44.36%)
    22.040512230            142,809      L2-loads                                                      (36.41%)
    22.040512230              5,582      L2-load-misses            #    4.01% of all LL-cache accesses  (36.41%)
    22.040512230            135,567      LLC-loads                                                     (32.57%)
    22.040512230              6,554      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.79%)
    22.090968527         80,036,243      mem_inst_retired.any                                          (31.71%)
    22.090968527         39,606,734      branch-instructions                                           (31.71%)
    22.090968527            253,699      branch-misses             #    0.64% of all branches          (31.71%)
    22.090968527        165,250,923      instructions              #    1.27  insn per cycle           (39.64%)
    22.090968527        130,385,199      cycles                                                        (39.63%)
    22.090968527          2,194,174      L1-icache-load-misses                                         (39.64%)
    22.090968527         58,093,085      L1-dcache-loads                                               (39.63%)
    22.090968527          1,347,879      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.50%)
    22.090968527            151,966      L2-loads                                                      (36.58%)
    22.090968527              7,492      L2-load-misses            #    5.06% of all LL-cache accesses  (36.58%)
    22.090968527            144,015      LLC-loads                                                     (36.58%)
    22.090968527              6,004      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.71%)
    22.141443513         96,543,283      mem_inst_retired.any                                          (31.70%)
    22.141443513         53,313,854      branch-instructions                                           (31.70%)
    22.141443513            281,753      branch-misses             #    0.53% of all branches          (31.69%)
    22.141443513        205,959,809      instructions              #    1.58  insn per cycle           (39.62%)
    22.141443513        130,471,535      cycles                                                        (39.62%)
    22.141443513          2,689,007      L1-icache-load-misses                                         (39.62%)
    22.141443513         61,344,302      L1-dcache-loads                                               (39.62%)
    22.141443513          1,316,543      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (41.93%)
    22.141443513            133,782      L2-loads                                                      (36.60%)
    22.141443513              6,125      L2-load-misses            #    4.31% of all LL-cache accesses  (36.60%)
    22.141443513            150,321      LLC-loads                                                     (36.61%)
    22.141443513              5,832      LLC-load-misses           #    4.11% of all LL-cache accesses  (34.32%)
    22.191887644         95,413,792      mem_inst_retired.any                                          (31.71%)
    22.191887644         42,572,168      branch-instructions                                           (31.71%)
    22.191887644            243,108      branch-misses             #    0.57% of all branches          (31.71%)
    22.191887644        171,815,300      instructions              #    1.32  insn per cycle           (39.64%)
    22.191887644        130,438,714      cycles                                                        (39.65%)
    22.191887644          2,708,726      L1-icache-load-misses                                         (39.65%)
    22.191887644         70,480,245      L1-dcache-loads                                               (39.65%)
    22.191887644          1,470,925      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.65%)
    22.191887644            132,435      L2-loads                                                      (36.57%)
    22.191887644              7,024      L2-load-misses            #    5.20% of all LL-cache accesses  (36.57%)
    22.191887644            137,865      LLC-loads                                                     (36.56%)
    22.191887644              7,322      LLC-load-misses           #    5.42% of all LL-cache accesses  (36.56%)
    22.242355213        110,557,274      mem_inst_retired.any                                          (36.10%)
    22.242355213         57,805,570      branch-instructions                                           (31.71%)
    22.242355213            281,784      branch-misses             #    0.49% of all branches          (31.70%)
    22.242355213        225,156,193      instructions              #    1.73  insn per cycle           (39.63%)
    22.242355213        130,468,380      cycles                                                        (39.63%)
    22.242355213          2,779,313      L1-icache-load-misses                                         (39.63%)
    22.242355213         54,448,979      L1-dcache-loads                                               (39.63%)
    22.242355213          1,407,858      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (39.64%)
    22.242355213            153,851      L2-loads                                                      (32.17%)
    22.242355213              6,344      L2-load-misses            #    3.93% of all LL-cache accesses  (36.58%)
    22.242355213            169,001      LLC-loads                                                     (36.58%)
    22.242355213              8,008      LLC-load-misses           #    4.96% of all LL-cache accesses  (36.58%)
    22.292683514         99,177,708      mem_inst_retired.any                                          (36.41%)
    22.292683514         46,835,059      branch-instructions                                           (32.88%)
    22.292683514            201,257      branch-misses             #    0.43% of all branches          (31.79%)
    22.292683514        182,194,725      instructions              #    1.40  insn per cycle           (39.74%)
    22.292683514        130,124,154      cycles                                                        (39.74%)
    22.292683514          2,491,054      L1-icache-load-misses                                         (39.74%)
    22.292683514         70,273,142      L1-dcache-loads                                               (39.74%)
    22.292683514          1,171,578      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.74%)
    22.292683514            141,707      L2-loads                                                      (31.79%)
    22.292683514              6,611      L2-load-misses            #    4.04% of all LL-cache accesses  (35.32%)
    22.292683514            185,424      LLC-loads                                                     (36.41%)
    22.292683514              7,892      LLC-load-misses           #    4.82% of all LL-cache accesses  (36.41%)
    22.343022981         87,365,283      mem_inst_retired.any                                          (36.44%)
    22.343022981         42,243,907      branch-instructions                                           (36.44%)
    22.343022981            205,841      branch-misses             #    0.49% of all branches          (31.78%)
    22.343022981        168,173,723      instructions              #    1.29  insn per cycle           (39.73%)
    22.343022981        130,147,999      cycles                                                        (39.73%)
    22.343022981          2,344,849      L1-icache-load-misses                                         (39.72%)
    22.343022981         55,242,407      L1-dcache-loads                                               (39.72%)
    22.343022981          1,630,993      L1-dcache-load-misses     #    2.95% of all L1-dcache accesses  (39.72%)
    22.343022981            186,224      L2-loads                                                      (31.78%)
    22.343022981              3,854      L2-load-misses            #    1.94% of all LL-cache accesses  (31.78%)
    22.343022981            210,267      LLC-loads                                                     (36.44%)
    22.343022981              4,360      LLC-load-misses           #    2.20% of all LL-cache accesses  (36.44%)
    22.393385760         78,759,582      mem_inst_retired.any                                          (36.46%)
    22.393385760         39,285,808      branch-instructions                                           (36.45%)
    22.393385760            238,197      branch-misses             #    0.61% of all branches          (34.25%)
    22.393385760        170,410,080      instructions              #    1.31  insn per cycle           (42.20%)
    22.393385760        130,161,862      cycles                                                        (39.71%)
    22.393385760          2,884,273      L1-icache-load-misses                                         (39.72%)
    22.393385760         58,286,988      L1-dcache-loads                                               (39.72%)
    22.393385760          1,620,658      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.71%)
    22.393385760            221,154      L2-loads                                                      (31.77%)
    22.393385760              6,254      L2-load-misses            #    3.03% of all LL-cache accesses  (31.77%)
    22.393385760            191,497      LLC-loads                                                     (33.95%)
    22.393385760              6,621      LLC-load-misses           #    3.21% of all LL-cache accesses  (36.46%)
    22.443876295        100,391,050      mem_inst_retired.any                                          (36.63%)
    22.443876295         47,567,885      branch-instructions                                           (36.62%)
    22.443876295            272,270      branch-misses             #    0.57% of all branches          (36.63%)
    22.443876295        179,546,393      instructions              #    1.37  insn per cycle           (44.55%)
    22.443876295        130,596,358      cycles                                                        (39.60%)
    22.443876295          2,856,925      L1-icache-load-misses                                         (39.60%)
    22.443876295         55,336,400      L1-dcache-loads                                               (39.60%)
    22.443876295          1,495,342      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.60%)
    22.443876295            152,025      L2-loads                                                      (31.68%)
    22.443876295              3,970      L2-load-misses            #    2.36% of all LL-cache accesses  (31.69%)
    22.443876295            184,586      LLC-loads                                                     (31.69%)
    22.443876295              4,723      LLC-load-misses           #    2.81% of all LL-cache accesses  (36.64%)
    22.494363047        105,293,126      mem_inst_retired.any                                          (36.62%)
    22.494363047         51,250,025      branch-instructions                                           (36.62%)
    22.494363047            246,793      branch-misses             #    0.48% of all branches          (36.62%)
    22.494363047        191,126,906      instructions              #    1.46  insn per cycle           (44.54%)
    22.494363047        130,467,606      cycles                                                        (44.05%)
    22.494363047          2,847,522      L1-icache-load-misses                                         (39.62%)
    22.494363047         54,759,977      L1-dcache-loads                                               (39.62%)
    22.494363047          1,643,003      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (39.62%)
    22.494363047            182,286      L2-loads                                                      (31.69%)
    22.494363047              4,691      L2-load-misses            #    2.62% of all LL-cache accesses  (31.69%)
    22.494363047            175,161      LLC-loads                                                     (31.70%)
    22.494363047              5,670      LLC-load-misses           #    3.17% of all LL-cache accesses  (32.16%)
    22.544849156        101,751,987      mem_inst_retired.any                                          (35.19%)
    22.544849156         50,418,360      branch-instructions                                           (36.59%)
    22.544849156            238,300      branch-misses             #    0.47% of all branches          (36.59%)
    22.544849156        197,783,551      instructions              #    1.52  insn per cycle           (44.52%)
    22.544849156        130,422,650      cycles                                                        (44.52%)
    22.544849156          2,798,945      L1-icache-load-misses                                         (41.06%)
    22.544849156         64,794,874      L1-dcache-loads                                               (39.63%)
    22.544849156          1,333,395      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.63%)
    22.544849156            181,960      L2-loads                                                      (31.70%)
    22.544849156              5,229      L2-load-misses            #    2.80% of all LL-cache accesses  (31.70%)
    22.544849156            191,277      LLC-loads                                                     (31.70%)
    22.544849156              9,109      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.70%)
    22.595337201         84,706,442      mem_inst_retired.any                                          (31.69%)
    22.595337201         46,015,529      branch-instructions                                           (36.62%)
    22.595337201            243,271      branch-misses             #    0.53% of all branches          (36.63%)
    22.595337201        185,252,387      instructions              #    1.42  insn per cycle           (44.55%)
    22.595337201        130,612,071      cycles                                                        (44.55%)
    22.595337201          2,731,928      L1-icache-load-misses                                         (44.55%)
    22.595337201         68,607,412      L1-dcache-loads                                               (39.61%)
    22.595337201          1,300,506      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.61%)
    22.595337201            147,826      L2-loads                                                      (31.69%)
    22.595337201              6,059      L2-load-misses            #    3.87% of all LL-cache accesses  (31.69%)
    22.595337201            165,165      LLC-loads                                                     (31.69%)
    22.595337201              4,096      LLC-load-misses           #    2.62% of all LL-cache accesses  (31.69%)
    22.645819389         82,242,069      mem_inst_retired.any                                          (31.70%)
    22.645819389         47,315,618      branch-instructions                                           (33.28%)
    22.645819389            262,699      branch-misses             #    0.56% of all branches          (36.60%)
    22.645819389        217,852,570      instructions              #    1.67  insn per cycle           (44.53%)
    22.645819389        130,452,209      cycles                                                        (44.53%)
    22.645819389          2,428,346      L1-icache-load-misses                                         (44.53%)
    22.645819389         70,494,322      L1-dcache-loads                                               (42.98%)
    22.645819389          1,371,669      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.62%)
    22.645819389            177,076      L2-loads                                                      (31.70%)
    22.645819389              6,089      L2-load-misses            #    3.97% of all LL-cache accesses  (31.69%)
    22.645819389            129,884      LLC-loads                                                     (31.69%)
    22.645819389              6,233      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.70%)
    22.696293679         79,155,124      mem_inst_retired.any                                          (31.71%)
    22.696293679         40,532,506      branch-instructions                                           (31.71%)
    22.696293679            239,485      branch-misses             #    0.59% of all branches          (36.30%)
    22.696293679        182,220,870      instructions              #    1.40  insn per cycle           (44.53%)
    22.696293679        130,487,047      cycles                                                        (44.53%)
    22.696293679          2,713,905      L1-icache-load-misses                                         (44.53%)
    22.696293679         61,831,528      L1-dcache-loads                                               (44.53%)
    22.696293679          1,287,630      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.96%)
    22.696293679            155,435      L2-loads                                                      (31.69%)
    22.696293679              7,844      L2-load-misses            #    5.61% of all LL-cache accesses  (31.69%)
    22.696293679            124,423      LLC-loads                                                     (31.69%)
    22.696293679              6,411      LLC-load-misses           #    4.58% of all LL-cache accesses  (31.69%)
#           time             counts unit events
    22.746789222        109,991,864      mem_inst_retired.any                                          (31.68%)
    22.746789222         47,740,006      branch-instructions                                           (31.68%)
    22.746789222            207,867      branch-misses             #    0.44% of all branches          (31.68%)
    22.746789222        195,331,300      instructions              #    1.50  insn per cycle           (44.55%)
    22.746789222        130,604,639      cycles                                                        (44.55%)
    22.746789222          2,670,992      L1-icache-load-misses                                         (44.55%)
    22.746789222         66,837,483      L1-dcache-loads                                               (44.55%)
    22.746789222          1,242,552      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (44.55%)
    22.746789222            157,086      L2-loads                                                      (31.69%)
    22.746789222              6,627      L2-load-misses            #    4.38% of all LL-cache accesses  (31.69%)
    22.746789222            145,637      LLC-loads                                                     (31.69%)
    22.746789222              9,994      LLC-load-misses           #    6.60% of all LL-cache accesses  (31.69%)
    22.797275226        113,419,992      mem_inst_retired.any                                          (31.70%)
    22.797275226         53,122,656      branch-instructions                                           (31.69%)
    22.797275226            236,284      branch-misses             #    0.44% of all branches          (31.69%)
    22.797275226        190,745,445      instructions              #    1.46  insn per cycle           (42.28%)
    22.797275226        130,518,470      cycles                                                        (44.53%)
    22.797275226          2,596,057      L1-icache-load-misses                                         (44.53%)
    22.797275226         61,539,424      L1-dcache-loads                                               (44.54%)
    22.797275226          1,268,281      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (44.54%)
    22.797275226            176,175      L2-loads                                                      (31.69%)
    22.797275226              4,732      L2-load-misses            #    2.46% of all LL-cache accesses  (31.70%)
    22.797275226            209,236      LLC-loads                                                     (31.70%)
    22.797275226              6,439      LLC-load-misses           #    3.34% of all LL-cache accesses  (31.70%)
    22.847739503         96,630,007      mem_inst_retired.any                                          (31.70%)
    22.847739503         42,476,893      branch-instructions                                           (31.70%)
    22.847739503            239,290      branch-misses             #    0.56% of all branches          (31.70%)
    22.847739503        186,094,586      instructions              #    1.43  insn per cycle           (39.63%)
    22.847739503        130,540,157      cycles                                                        (44.52%)
    22.847739503          2,848,374      L1-icache-load-misses                                         (44.52%)
    22.847739503         71,914,971      L1-dcache-loads                                               (44.52%)
    22.847739503          1,431,747      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.52%)
    22.847739503            169,588      L2-loads                                                      (31.70%)
    22.847739503             11,270      L2-load-misses            #    7.15% of all LL-cache accesses  (31.70%)
    22.847739503            145,650      LLC-loads                                                     (31.70%)
    22.847739503              7,970      LLC-load-misses           #    5.06% of all LL-cache accesses  (31.70%)
    22.898098210         93,184,679      mem_inst_retired.any                                          (31.77%)
    22.898098210         52,826,627      branch-instructions                                           (31.77%)
    22.898098210            287,879      branch-misses             #    0.54% of all branches          (31.77%)
    22.898098210        250,689,850      instructions              #    1.93  insn per cycle           (39.72%)
    22.898098210        130,204,694      cycles                                                        (40.49%)
    22.898098210          2,103,122      L1-icache-load-misses                                         (44.39%)
    22.898098210         82,480,747      L1-dcache-loads                                               (44.40%)
    22.898098210          1,301,447      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (44.40%)
    22.898098210            171,947      L2-loads                                                      (35.69%)
    22.898098210              5,891      L2-load-misses            #    3.53% of all LL-cache accesses  (31.78%)
    22.898098210            161,903      LLC-loads                                                     (31.77%)
    22.898098210              5,784      LLC-load-misses           #    3.47% of all LL-cache accesses  (31.78%)
    22.948545733        134,975,462      mem_inst_retired.any                                          (31.71%)
    22.948545733         60,527,846      branch-instructions                                           (31.71%)
    22.948545733            272,599      branch-misses             #    0.45% of all branches          (31.71%)
    22.948545733        222,420,450      instructions              #    1.71  insn per cycle           (39.64%)
    22.948545733        130,424,077      cycles                                                        (39.64%)
    22.948545733          2,684,274      L1-icache-load-misses                                         (43.68%)
    22.948545733         67,860,739      L1-dcache-loads                                               (44.50%)
    22.948545733          1,394,139      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (44.50%)
    22.948545733            178,277      L2-loads                                                      (36.57%)
    22.948545733              8,819      L2-load-misses            #    5.34% of all LL-cache accesses  (32.55%)
    22.948545733            151,994      LLC-loads                                                     (31.72%)
    22.948545733              9,622      LLC-load-misses           #    5.83% of all LL-cache accesses  (31.72%)
    22.998865019         92,572,546      mem_inst_retired.any                                          (31.80%)
    22.998865019         43,383,677      branch-instructions                                           (31.80%)
    22.998865019            262,150      branch-misses             #    0.60% of all branches          (31.80%)
    22.998865019        172,396,369      instructions              #    1.33  insn per cycle           (39.74%)
    22.998865019        130,068,538      cycles                                                        (39.74%)
    22.998865019          2,376,571      L1-icache-load-misses                                         (39.74%)
    22.998865019         57,081,995      L1-dcache-loads                                               (44.35%)
    22.998865019          1,376,155      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (44.36%)
    22.998865019            175,613      L2-loads                                                      (36.41%)
    22.998865019              5,035      L2-load-misses            #    3.02% of all LL-cache accesses  (36.42%)
    22.998865019            157,875      LLC-loads                                                     (31.80%)
    22.998865019              5,409      LLC-load-misses           #    3.24% of all LL-cache accesses  (31.80%)
    23.049355128         80,385,369      mem_inst_retired.any                                          (31.69%)
    23.049355128         40,921,598      branch-instructions                                           (31.69%)
    23.049355128            220,786      branch-misses             #    0.54% of all branches          (31.69%)
    23.049355128        167,915,013      instructions              #    1.29  insn per cycle           (39.61%)
    23.049355128        130,483,960      cycles                                                        (39.61%)
    23.049355128          2,854,145      L1-icache-load-misses                                         (39.61%)
    23.049355128         55,231,559      L1-dcache-loads                                               (42.12%)
    23.049355128          1,447,099      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (44.54%)
    23.049355128            191,112      L2-loads                                                      (36.63%)
    23.049355128              6,891      L2-load-misses            #    3.40% of all LL-cache accesses  (36.62%)
    23.049355128            213,654      LLC-loads                                                     (34.14%)
    23.049355128              7,336      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.69%)
    23.099847780        108,696,400      mem_inst_retired.any                                          (31.69%)
    23.099847780         54,549,432      branch-instructions                                           (31.69%)
    23.099847780            279,345      branch-misses             #    0.51% of all branches          (31.69%)
    23.099847780        205,613,754      instructions              #    1.57  insn per cycle           (39.61%)
    23.099847780        130,573,940      cycles                                                        (39.61%)
    23.099847780          2,759,291      L1-icache-load-misses                                         (39.61%)
    23.099847780         70,879,326      L1-dcache-loads                                               (39.61%)
    23.099847780          1,247,536      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.55%)
    23.099847780            165,134      L2-loads                                                      (36.63%)
    23.099847780              6,784      L2-load-misses            #    3.99% of all LL-cache accesses  (36.63%)
    23.099847780            174,603      LLC-loads                                                     (36.63%)
    23.099847780              4,629      LLC-load-misses           #    2.73% of all LL-cache accesses  (31.69%)
    23.150327521         93,857,715      mem_inst_retired.any                                          (31.70%)
    23.150327521         50,129,802      branch-instructions                                           (31.70%)
    23.150327521            261,811      branch-misses             #    0.52% of all branches          (31.69%)
    23.150327521        197,166,470      instructions              #    1.51  insn per cycle           (39.62%)
    23.150327521        130,451,619      cycles                                                        (39.62%)
    23.150327521          2,861,570      L1-icache-load-misses                                         (39.62%)
    23.150327521         55,592,523      L1-dcache-loads                                               (39.63%)
    23.150327521          1,565,232      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (40.18%)
    23.150327521            216,006      L2-loads                                                      (36.60%)
    23.150327521              6,828      L2-load-misses            #    3.18% of all LL-cache accesses  (36.60%)
    23.150327521            213,300      LLC-loads                                                     (36.60%)
    23.150327521              6,226      LLC-load-misses           #    2.90% of all LL-cache accesses  (36.07%)
    23.200654024         84,812,816      mem_inst_retired.any                                          (32.81%)
    23.200654024         43,952,573      branch-instructions                                           (31.79%)
    23.200654024            273,334      branch-misses             #    0.62% of all branches          (31.79%)
    23.200654024        207,479,658      instructions              #    1.59  insn per cycle           (39.74%)
    23.200654024        130,131,026      cycles                                                        (39.74%)
    23.200654024          1,998,048      L1-icache-load-misses                                         (39.74%)
    23.200654024         64,384,967      L1-dcache-loads                                               (39.74%)
    23.200654024          1,933,735      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (39.74%)
    23.200654024            184,995      L2-loads                                                      (35.38%)
    23.200654024              7,916      L2-load-misses            #    4.62% of all LL-cache accesses  (36.42%)
    23.200654024            157,360      LLC-loads                                                     (36.41%)
    23.200654024              8,799      LLC-load-misses           #    5.14% of all LL-cache accesses  (36.41%)
    23.250973352         99,512,059      mem_inst_retired.any                                          (36.40%)
    23.250973352         47,413,774      branch-instructions                                           (31.78%)
    23.250973352            234,575      branch-misses             #    0.49% of all branches          (31.78%)
    23.250973352        186,951,653      instructions              #    1.44  insn per cycle           (39.73%)
    23.250973352        130,042,784      cycles                                                        (39.73%)
    23.250973352          2,400,243      L1-icache-load-misses                                         (39.75%)
    23.250973352         67,541,334      L1-dcache-loads                                               (39.75%)
    23.250973352          1,343,644      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.75%)
    23.250973352            169,942      L2-loads                                                      (31.80%)
    23.250973352              5,971      L2-load-misses            #    3.58% of all LL-cache accesses  (36.42%)
    23.250973352            163,454      LLC-loads                                                     (36.42%)
    23.250973352              6,982      LLC-load-misses           #    4.19% of all LL-cache accesses  (36.42%)
    23.301429922        105,774,613      mem_inst_retired.any                                          (36.58%)
    23.301429922         53,526,123      branch-instructions                                           (34.28%)
    23.301429922            260,998      branch-misses             #    0.49% of all branches          (31.71%)
    23.301429922        203,131,401      instructions              #    1.56  insn per cycle           (39.63%)
    23.301429922        130,484,403      cycles                                                        (39.64%)
    23.301429922          2,682,774      L1-icache-load-misses                                         (39.63%)
    23.301429922         66,574,617      L1-dcache-loads                                               (39.64%)
    23.301429922          1,260,300      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.64%)
    23.301429922            102,981      L2-loads                                                      (31.71%)
    23.301429922              7,704      L2-load-misses            #    5.78% of all LL-cache accesses  (33.99%)
    23.301429922            163,715      LLC-loads                                                     (36.58%)
    23.301429922              6,014      LLC-load-misses           #    4.51% of all LL-cache accesses  (36.58%)
    23.351908907         96,865,692      mem_inst_retired.any                                          (36.61%)
    23.351908907         50,632,734      branch-instructions                                           (36.61%)
    23.351908907            267,365      branch-misses             #    0.53% of all branches          (31.69%)
    23.351908907        208,529,474      instructions              #    1.60  insn per cycle           (39.61%)
    23.351908907        130,505,838      cycles                                                        (39.61%)
    23.351908907          2,937,092      L1-icache-load-misses                                         (39.62%)
    23.351908907         62,613,237      L1-dcache-loads                                               (39.62%)
    23.351908907          1,368,715      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.62%)
    23.351908907            126,581      L2-loads                                                      (31.69%)
    23.351908907              7,872      L2-load-misses            #    5.71% of all LL-cache accesses  (31.69%)
    23.351908907            148,928      LLC-loads                                                     (36.62%)
    23.351908907              5,871      LLC-load-misses           #    4.26% of all LL-cache accesses  (36.62%)
    23.402370577         79,396,282      mem_inst_retired.any                                          (36.59%)
    23.402370577         42,541,830      branch-instructions                                           (36.59%)
    23.402370577            250,737      branch-misses             #    0.59% of all branches          (36.16%)
    23.402370577        208,237,857      instructions              #    1.60  insn per cycle           (44.10%)
    23.402370577        130,406,062      cycles                                                        (39.61%)
    23.402370577          2,324,158      L1-icache-load-misses                                         (39.61%)
    23.402370577         65,971,364      L1-dcache-loads                                               (39.61%)
    23.402370577          1,206,581      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.62%)
    23.402370577            152,324      L2-loads                                                      (31.72%)
    23.402370577             12,434      L2-load-misses            #    8.18% of all LL-cache accesses  (31.72%)
    23.402370577            151,599      LLC-loads                                                     (32.13%)
    23.402370577              8,132      LLC-load-misses           #    5.35% of all LL-cache accesses  (36.59%)
    23.452820522        100,045,122      mem_inst_retired.any                                          (36.56%)
    23.452820522         48,575,623      branch-instructions                                           (36.56%)
    23.452820522            248,203      branch-misses             #    0.51% of all branches          (36.56%)
    23.452820522        208,682,042      instructions              #    1.60  insn per cycle           (44.49%)
    23.452820522        130,398,671      cycles                                                        (41.01%)
    23.452820522          2,372,426      L1-icache-load-misses                                         (39.65%)
    23.452820522         72,641,768      L1-dcache-loads                                               (39.65%)
    23.452820522          1,271,281      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.65%)
    23.452820522            168,665      L2-loads                                                      (31.72%)
    23.452820522              5,081      L2-load-misses            #    2.98% of all LL-cache accesses  (31.72%)
    23.452820522            172,162      LLC-loads                                                     (31.72%)
    23.452820522              7,077      LLC-load-misses           #    4.15% of all LL-cache accesses  (35.18%)
    23.503301601         93,545,683      mem_inst_retired.any                                          (36.61%)
    23.503301601         49,116,142      branch-instructions                                           (36.62%)
    23.503301601            234,160      branch-misses             #    0.48% of all branches          (36.62%)
    23.503301601        191,320,835      instructions              #    1.47  insn per cycle           (44.54%)
    23.503301601        130,526,478      cycles                                                        (44.54%)
    23.503301601          2,627,559      L1-icache-load-misses                                         (39.62%)
    23.503301601         63,574,381      L1-dcache-loads                                               (39.61%)
    23.503301601          1,471,021      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.61%)
    23.503301601            190,751      L2-loads                                                      (31.69%)
    23.503301601              9,949      L2-load-misses            #    5.37% of all LL-cache accesses  (31.69%)
    23.503301601            179,804      LLC-loads                                                     (31.69%)
    23.503301601              8,034      LLC-load-misses           #    4.34% of all LL-cache accesses  (31.69%)
    23.553793701        118,059,519      mem_inst_retired.any                                          (33.35%)
    23.553793701         50,692,885      branch-instructions                                           (36.62%)
    23.553793701            260,410      branch-misses             #    0.51% of all branches          (36.62%)
    23.553793701        191,087,849      instructions              #    1.46  insn per cycle           (44.54%)
    23.553793701        130,555,170      cycles                                                        (44.54%)
    23.553793701          2,153,158      L1-icache-load-misses                                         (42.91%)
    23.553793701         60,613,173      L1-dcache-loads                                               (39.61%)
    23.553793701          1,367,560      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.61%)
    23.553793701            147,390      L2-loads                                                      (31.69%)
    23.553793701              7,185      L2-load-misses            #    5.02% of all LL-cache accesses  (31.69%)
    23.553793701            139,032      LLC-loads                                                     (31.69%)
    23.553793701              7,847      LLC-load-misses           #    5.48% of all LL-cache accesses  (31.69%)
    23.604221897        114,382,184      mem_inst_retired.any                                          (31.73%)
    23.604221897         48,221,681      branch-instructions                                           (36.37%)
    23.604221897            209,891      branch-misses             #    0.44% of all branches          (36.54%)
    23.604221897        170,870,956      instructions              #    1.31  insn per cycle           (44.47%)
    23.604221897        130,413,245      cycles                                                        (44.47%)
    23.604221897          3,272,974      L1-icache-load-misses                                         (44.47%)
    23.604221897         55,334,694      L1-dcache-loads                                               (39.85%)
    23.604221897          1,407,576      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.66%)
    23.604221897            168,833      L2-loads                                                      (31.73%)
    23.604221897              5,542      L2-load-misses            #    3.50% of all LL-cache accesses  (31.74%)
    23.604221897            147,617      LLC-loads                                                     (31.73%)
    23.604221897              9,042      LLC-load-misses           #    5.71% of all LL-cache accesses  (31.73%)
    23.654711472        119,860,834      mem_inst_retired.any                                          (31.69%)
    23.654711472         53,511,613      branch-instructions                                           (31.69%)
    23.654711472            227,650      branch-misses             #    0.43% of all branches          (36.62%)
    23.654711472        198,531,722      instructions              #    1.52  insn per cycle           (44.54%)
    23.654711472        130,616,046      cycles                                                        (44.54%)
    23.654711472          2,513,851      L1-icache-load-misses                                         (44.55%)
    23.654711472         67,790,233      L1-dcache-loads                                               (44.54%)
    23.654711472          1,182,240      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.61%)
    23.654711472            126,779      L2-loads                                                      (31.69%)
    23.654711472              5,588      L2-load-misses            #    4.27% of all LL-cache accesses  (31.69%)
    23.654711472            134,717      LLC-loads                                                     (31.69%)
    23.654711472              8,015      LLC-load-misses           #    6.13% of all LL-cache accesses  (31.69%)
    23.705177772        106,844,061      mem_inst_retired.any                                          (31.69%)
    23.705177772         53,553,312      branch-instructions                                           (31.69%)
    23.705177772            253,818      branch-misses             #    0.47% of all branches          (34.51%)
    23.705177772        192,483,609      instructions              #    1.48  insn per cycle           (44.50%)
    23.705177772        130,451,040      cycles                                                        (44.50%)
    23.705177772          2,695,453      L1-icache-load-misses                                         (44.52%)
    23.705177772         68,776,546      L1-dcache-loads                                               (44.52%)
    23.705177772          1,184,313      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (41.73%)
    23.705177772            135,113      L2-loads                                                      (31.71%)
    23.705177772              4,843      L2-load-misses            #    3.30% of all LL-cache accesses  (31.71%)
    23.705177772            158,229      LLC-loads                                                     (31.71%)
    23.705177772              6,010      LLC-load-misses           #    4.10% of all LL-cache accesses  (31.71%)
    23.755624803         88,776,750      mem_inst_retired.any                                          (31.71%)
    23.755624803         45,628,421      branch-instructions                                           (31.71%)
    23.755624803            250,191      branch-misses             #    0.55% of all branches          (31.71%)
    23.755624803        189,810,986      instructions              #    1.45  insn per cycle           (44.51%)
    23.755624803        130,530,330      cycles                                                        (44.51%)
    23.755624803          2,972,048      L1-icache-load-misses                                         (44.51%)
    23.755624803         59,967,053      L1-dcache-loads                                               (44.51%)
    23.755624803          1,627,550      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.52%)
    23.755624803            225,362      L2-loads                                                      (31.71%)
    23.755624803              4,014      L2-load-misses            #    1.83% of all LL-cache accesses  (31.71%)
    23.755624803            214,490      LLC-loads                                                     (31.70%)
    23.755624803              4,245      LLC-load-misses           #    1.93% of all LL-cache accesses  (31.70%)
    23.806120650         82,289,796      mem_inst_retired.any                                          (31.69%)
    23.806120650         41,436,341      branch-instructions                                           (31.69%)
    23.806120650            253,991      branch-misses             #    0.61% of all branches          (31.68%)
    23.806120650        174,970,689      instructions              #    1.34  insn per cycle           (40.60%)
    23.806120650        130,524,619      cycles                                                        (44.53%)
    23.806120650          2,273,255      L1-icache-load-misses                                         (44.54%)
    23.806120650         67,075,100      L1-dcache-loads                                               (44.54%)
    23.806120650          1,132,099      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (44.54%)
    23.806120650            147,045      L2-loads                                                      (31.70%)
    23.806120650              2,079      L2-load-misses            #    1.28% of all LL-cache accesses  (31.70%)
    23.806120650            178,540      LLC-loads                                                     (31.70%)
    23.806120650              2,243      LLC-load-misses           #    1.38% of all LL-cache accesses  (31.70%)
    23.856608745         86,649,213      mem_inst_retired.any                                          (31.69%)
    23.856608745         44,323,581      branch-instructions                                           (31.69%)
    23.856608745            254,116      branch-misses             #    0.57% of all branches          (31.69%)
    23.856608745        217,474,793      instructions              #    1.67  insn per cycle           (39.62%)
    23.856608745        130,589,165      cycles                                                        (43.60%)
    23.856608745          2,574,883      L1-icache-load-misses                                         (44.54%)
    23.856608745         69,825,563      L1-dcache-loads                                               (44.54%)
    23.856608745          1,296,410      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (44.54%)
    23.856608745            197,725      L2-loads                                                      (32.65%)
    23.856608745              6,850      L2-load-misses            #    3.32% of all LL-cache accesses  (31.69%)
    23.856608745            215,490      LLC-loads                                                     (31.69%)
    23.856608745              5,983      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.69%)
    23.907067225         82,205,427      mem_inst_retired.any                                          (31.70%)
    23.907067225         42,981,864      branch-instructions                                           (31.71%)
    23.907067225            243,591      branch-misses             #    0.57% of all branches          (31.71%)
    23.907067225        191,172,686      instructions              #    1.46  insn per cycle           (39.64%)
    23.907067225        130,495,256      cycles                                                        (39.64%)
    23.907067225          2,412,250      L1-icache-load-misses                                         (44.51%)
    23.907067225         70,467,651      L1-dcache-loads                                               (44.51%)
    23.907067225          1,353,348      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (44.51%)
    23.907067225            192,090      L2-loads                                                      (36.59%)
    23.907067225              4,436      L2-load-misses            #    2.14% of all LL-cache accesses  (31.71%)
    23.907067225            223,145      LLC-loads                                                     (31.71%)
    23.907067225              4,551      LLC-load-misses           #    2.19% of all LL-cache accesses  (31.71%)
    23.957533160        114,723,792      mem_inst_retired.any                                          (31.70%)
    23.957533160         54,972,966      branch-instructions                                           (31.70%)
    23.957533160            237,557      branch-misses             #    0.43% of all branches          (31.71%)
    23.957533160        193,795,942      instructions              #    1.48  insn per cycle           (39.63%)
    23.957533160        130,504,758      cycles                                                        (39.63%)
    23.957533160          2,630,523      L1-icache-load-misses                                         (41.74%)
    23.957533160         67,330,415      L1-dcache-loads                                               (44.52%)
    23.957533160          1,266,573      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.52%)
    23.957533160            162,868      L2-loads                                                      (36.59%)
    23.957533160              6,300      L2-load-misses            #    3.84% of all LL-cache accesses  (34.50%)
    23.957533160            165,506      LLC-loads                                                     (31.71%)
    23.957533160              8,093      LLC-load-misses           #    4.93% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    24.007972906        101,177,885      mem_inst_retired.any                                          (31.71%)
    24.007972906         54,082,146      branch-instructions                                           (31.72%)
    24.007972906            256,972      branch-misses             #    0.48% of all branches          (31.72%)
    24.007972906        209,251,296      instructions              #    1.60  insn per cycle           (39.65%)
    24.007972906        130,425,634      cycles                                                        (39.65%)
    24.007972906          2,034,549      L1-icache-load-misses                                         (39.65%)
    24.007972906         54,555,387      L1-dcache-loads                                               (44.49%)
    24.007972906          1,311,573      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (44.49%)
    24.007972906            189,863      L2-loads                                                      (36.56%)
    24.007972906              4,787      L2-load-misses            #    2.48% of all LL-cache accesses  (36.55%)
    24.007972906            195,991      LLC-loads                                                     (31.72%)
    24.007972906              7,310      LLC-load-misses           #    3.79% of all LL-cache accesses  (31.72%)
    24.058301670         81,445,745      mem_inst_retired.any                                          (31.79%)
    24.058301670         43,880,858      branch-instructions                                           (31.79%)
    24.058301670            262,287      branch-misses             #    0.60% of all branches          (31.79%)
    24.058301670        206,598,911      instructions              #    1.59  insn per cycle           (39.74%)
    24.058301670        130,122,604      cycles                                                        (39.74%)
    24.058301670          2,611,324      L1-icache-load-misses                                         (39.74%)
    24.058301670         66,937,237      L1-dcache-loads                                               (40.05%)
    24.058301670          1,335,508      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.37%)
    24.058301670            193,517      L2-loads                                                      (36.42%)
    24.058301670              6,296      L2-load-misses            #    2.87% of all LL-cache accesses  (36.42%)
    24.058301670            244,941      LLC-loads                                                     (36.12%)
    24.058301670              4,684      LLC-load-misses           #    2.14% of all LL-cache accesses  (31.78%)
    24.108761070        100,489,166      mem_inst_retired.any                                          (31.69%)
    24.108761070         44,198,694      branch-instructions                                           (31.68%)
    24.108761070            209,620      branch-misses             #    0.47% of all branches          (31.72%)
    24.108761070        177,673,129      instructions              #    1.36  insn per cycle           (39.65%)
    24.108761070        130,466,469      cycles                                                        (39.65%)
    24.108761070          2,595,462      L1-icache-load-misses                                         (39.65%)
    24.108761070         68,127,800      L1-dcache-loads                                               (39.65%)
    24.108761070          1,453,898      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (43.27%)
    24.108761070            180,358      L2-loads                                                      (36.59%)
    24.108761070              8,514      L2-load-misses            #    4.61% of all LL-cache accesses  (36.60%)
    24.108761070            188,862      LLC-loads                                                     (36.56%)
    24.108761070              7,309      LLC-load-misses           #    3.96% of all LL-cache accesses  (32.96%)
    24.159205966         96,920,641      mem_inst_retired.any                                          (31.72%)
    24.159205966         45,493,528      branch-instructions                                           (31.72%)
    24.159205966            251,874      branch-misses             #    0.55% of all branches          (31.72%)
    24.159205966        189,892,849      instructions              #    1.46  insn per cycle           (39.65%)
    24.159205966        130,383,656      cycles                                                        (39.63%)
    24.159205966          1,791,913      L1-icache-load-misses                                         (39.63%)
    24.159205966         62,867,743      L1-dcache-loads                                               (39.63%)
    24.159205966          1,810,261      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (39.63%)
    24.159205966            158,415      L2-loads                                                      (36.58%)
    24.159205966              6,172      L2-load-misses            #    4.04% of all LL-cache accesses  (36.58%)
    24.159205966            147,121      LLC-loads                                                     (36.58%)
    24.159205966              5,325      LLC-load-misses           #    3.49% of all LL-cache accesses  (36.58%)
    24.209677078         82,982,426      mem_inst_retired.any                                          (34.75%)
    24.209677078         46,025,322      branch-instructions                                           (31.70%)
    24.209677078            259,125      branch-misses             #    0.56% of all branches          (31.70%)
    24.209677078        214,883,472      instructions              #    1.65  insn per cycle           (39.62%)
    24.209677078        130,556,668      cycles                                                        (39.62%)
    24.209677078          2,519,782      L1-icache-load-misses                                         (39.62%)
    24.209677078         74,052,244      L1-dcache-loads                                               (39.62%)
    24.209677078          1,225,912      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.63%)
    24.209677078            132,236      L2-loads                                                      (33.52%)
    24.209677078              2,677      L2-load-misses            #    1.82% of all LL-cache accesses  (36.60%)
    24.209677078            161,760      LLC-loads                                                     (36.60%)
    24.209677078              2,027      LLC-load-misses           #    1.38% of all LL-cache accesses  (36.60%)
    24.260165749         94,056,015      mem_inst_retired.any                                          (36.62%)
    24.260165749         47,451,127      branch-instructions                                           (31.75%)
    24.260165749            215,712      branch-misses             #    0.45% of all branches          (31.68%)
    24.260165749        191,555,807      instructions              #    1.47  insn per cycle           (39.61%)
    24.260165749        130,573,852      cycles                                                        (39.60%)
    24.260165749          1,706,015      L1-icache-load-misses                                         (39.61%)
    24.260165749         63,656,666      L1-dcache-loads                                               (39.61%)
    24.260165749          1,304,211      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.61%)
    24.260165749            170,166      L2-loads                                                      (31.69%)
    24.260165749              3,108      L2-load-misses            #    1.70% of all LL-cache accesses  (36.54%)
    24.260165749            195,510      LLC-loads                                                     (36.62%)
    24.260165749              4,756      LLC-load-misses           #    2.60% of all LL-cache accesses  (36.63%)
    24.310651671        129,176,317      mem_inst_retired.any                                          (36.62%)
    24.310651671         60,284,778      branch-instructions                                           (36.61%)
    24.310651671            243,535      branch-misses             #    0.40% of all branches          (31.68%)
    24.310651671        209,748,045      instructions              #    1.61  insn per cycle           (39.60%)
    24.310651671        130,488,970      cycles                                                        (39.60%)
    24.310651671          2,895,594      L1-icache-load-misses                                         (39.62%)
    24.310651671         60,445,763      L1-dcache-loads                                               (39.62%)
    24.310651671          1,357,471      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.61%)
    24.310651671            137,213      L2-loads                                                      (31.69%)
    24.310651671              8,124      L2-load-misses            #    6.15% of all LL-cache accesses  (31.70%)
    24.310651671            127,191      LLC-loads                                                     (36.62%)
    24.310651671              6,079      LLC-load-misses           #    4.60% of all LL-cache accesses  (36.63%)
    24.361094616         79,423,736      mem_inst_retired.any                                          (36.56%)
    24.361094616         40,474,384      branch-instructions                                           (36.56%)
    24.361094616            215,469      branch-misses             #    0.53% of all branches          (33.63%)
    24.361094616        180,601,469      instructions              #    1.38  insn per cycle           (41.56%)
    24.361094616        130,477,405      cycles                                                        (39.65%)
    24.361094616          2,833,214      L1-icache-load-misses                                         (39.65%)
    24.361094616         75,487,662      L1-dcache-loads                                               (39.65%)
    24.361094616          1,422,439      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.65%)
    24.361094616            165,499      L2-loads                                                      (31.72%)
    24.361094616              5,208      L2-load-misses            #    3.36% of all LL-cache accesses  (31.72%)
    24.361094616            144,663      LLC-loads                                                     (34.63%)
    24.361094616              3,189      LLC-load-misses           #    2.06% of all LL-cache accesses  (36.56%)
    24.411584035         97,863,243      mem_inst_retired.any                                          (36.65%)
    24.411584035         52,860,494      branch-instructions                                           (36.62%)
    24.411584035            294,696      branch-misses             #    0.56% of all branches          (36.62%)
    24.411584035        247,220,157      instructions              #    1.89  insn per cycle           (44.55%)
    24.411584035        130,526,041      cycles                                                        (39.60%)
    24.411584035          2,120,609      L1-icache-load-misses                                         (39.58%)
    24.411584035         75,180,802      L1-dcache-loads                                               (39.61%)
    24.411584035          1,258,938      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.61%)
    24.411584035            185,558      L2-loads                                                      (31.69%)
    24.411584035              5,661      L2-load-misses            #    2.75% of all LL-cache accesses  (31.69%)
    24.411584035            226,468      LLC-loads                                                     (31.69%)
    24.411584035              4,020      LLC-load-misses           #    1.95% of all LL-cache accesses  (36.64%)
    24.461967650        130,457,592      mem_inst_retired.any                                          (36.48%)
    24.461967650         64,385,068      branch-instructions                                           (36.48%)
    24.461967650            306,154      branch-misses             #    0.48% of all branches          (36.48%)
    24.461967650        269,257,458      instructions              #    2.07  insn per cycle           (44.42%)
    24.461967650        130,254,529      cycles                                                        (43.35%)
    24.461967650          2,118,042      L1-icache-load-misses                                         (39.70%)
    24.461967650         68,203,400      L1-dcache-loads                                               (39.70%)
    24.461967650          1,287,586      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.70%)
    24.461967650            182,396      L2-loads                                                      (31.76%)
    24.461967650              6,529      L2-load-misses            #    3.96% of all LL-cache accesses  (31.76%)
    24.461967650            147,595      LLC-loads                                                     (31.76%)
    24.461967650              9,211      LLC-load-misses           #    5.58% of all LL-cache accesses  (32.82%)
    24.512300496         88,042,762      mem_inst_retired.any                                          (36.11%)
    24.512300496         43,993,066      branch-instructions                                           (36.42%)
    24.512300496            236,030      branch-misses             #    0.54% of all branches          (36.42%)
    24.512300496        184,690,073      instructions              #    1.42  insn per cycle           (44.36%)
    24.512300496        130,123,461      cycles                                                        (44.37%)
    24.512300496          2,424,491      L1-icache-load-misses                                         (40.07%)
    24.512300496         73,543,404      L1-dcache-loads                                               (39.73%)
    24.512300496          1,237,748      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.74%)
    24.512300496            151,298      L2-loads                                                      (31.79%)
    24.512300496              5,812      L2-load-misses            #    3.94% of all LL-cache accesses  (31.79%)
    24.512300496            143,800      LLC-loads                                                     (31.79%)
    24.512300496              3,680      LLC-load-misses           #    2.49% of all LL-cache accesses  (31.79%)
    24.562649172        115,013,639      mem_inst_retired.any                                          (31.78%)
    24.562649172         61,907,583      branch-instructions                                           (36.44%)
    24.562649172            299,068      branch-misses             #    0.48% of all branches          (36.45%)
    24.562649172        263,535,137      instructions              #    2.02  insn per cycle           (44.39%)
    24.562649172        130,265,345      cycles                                                        (44.39%)
    24.562649172          2,267,713      L1-icache-load-misses                                         (44.39%)
    24.562649172         74,137,893      L1-dcache-loads                                               (39.72%)
    24.562649172          1,302,574      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.72%)
    24.562649172            176,029      L2-loads                                                      (31.78%)
    24.562649172              2,595      L2-load-misses            #    1.46% of all LL-cache accesses  (31.79%)
    24.562649172            178,495      LLC-loads                                                     (31.78%)
    24.562649172              5,202      LLC-load-misses           #    2.93% of all LL-cache accesses  (31.78%)
    24.612970262        116,033,995      mem_inst_retired.any                                          (31.80%)
    24.612970262         51,988,211      branch-instructions                                           (34.76%)
    24.612970262            242,354      branch-misses             #    0.47% of all branches          (36.41%)
    24.612970262        188,728,648      instructions              #    1.45  insn per cycle           (44.35%)
    24.612970262        130,073,119      cycles                                                        (44.35%)
    24.612970262          2,942,490      L1-icache-load-misses                                         (44.35%)
    24.612970262         55,239,545      L1-dcache-loads                                               (41.42%)
    24.612970262          1,305,806      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.74%)
    24.612970262            138,984      L2-loads                                                      (31.79%)
    24.612970262              5,897      L2-load-misses            #    4.68% of all LL-cache accesses  (31.79%)
    24.612970262            112,917      LLC-loads                                                     (31.79%)
    24.612970262              7,827      LLC-load-misses           #    6.21% of all LL-cache accesses  (31.80%)
    24.663472277         92,756,268      mem_inst_retired.any                                          (31.68%)
    24.663472277         41,951,887      branch-instructions                                           (31.68%)
    24.663472277            242,853      branch-misses             #    0.58% of all branches          (36.64%)
    24.663472277        183,573,022      instructions              #    1.40  insn per cycle           (44.56%)
    24.663472277        130,661,368      cycles                                                        (44.56%)
    24.663472277          2,390,219      L1-icache-load-misses                                         (44.55%)
    24.663472277         62,099,487      L1-dcache-loads                                               (44.55%)
    24.663472277          1,798,590      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.61%)
    24.663472277            198,062      L2-loads                                                      (31.68%)
    24.663472277              7,280      L2-load-misses            #    4.14% of all LL-cache accesses  (31.69%)
    24.663472277            153,274      LLC-loads                                                     (31.68%)
    24.663472277              6,059      LLC-load-misses           #    3.45% of all LL-cache accesses  (31.68%)
    24.713947372         94,823,284      mem_inst_retired.any                                          (31.71%)
    24.713947372         52,765,494      branch-instructions                                           (31.70%)
    24.713947372            296,962      branch-misses             #    0.56% of all branches          (33.02%)
    24.713947372        243,847,481      instructions              #    1.87  insn per cycle           (44.53%)
    24.713947372        130,489,235      cycles                                                        (44.52%)
    24.713947372          2,343,933      L1-icache-load-misses                                         (44.53%)
    24.713947372         83,076,676      L1-dcache-loads                                               (44.53%)
    24.713947372          1,179,352      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (43.24%)
    24.713947372            140,378      L2-loads                                                      (31.69%)
    24.713947372              4,638      L2-load-misses            #    3.02% of all LL-cache accesses  (31.69%)
    24.713947372            166,649      LLC-loads                                                     (31.69%)
    24.713947372              4,698      LLC-load-misses           #    3.06% of all LL-cache accesses  (31.69%)
    24.764266861         93,722,180      mem_inst_retired.any                                          (31.79%)
    24.764266861         46,997,620      branch-instructions                                           (31.79%)
    24.764266861            254,708      branch-misses             #    0.54% of all branches          (31.79%)
    24.764266861        197,353,560      instructions              #    1.52  insn per cycle           (44.09%)
    24.764266861        130,124,922      cycles                                                        (44.35%)
    24.764266861          2,495,639      L1-icache-load-misses                                         (44.35%)
    24.764266861         57,849,140      L1-dcache-loads                                               (44.36%)
    24.764266861          1,517,498      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (44.36%)
    24.764266861            210,703      L2-loads                                                      (31.80%)
    24.764266861              6,150      L2-load-misses            #    2.69% of all LL-cache accesses  (31.80%)
    24.764266861            247,236      LLC-loads                                                     (31.80%)
    24.764266861              5,890      LLC-load-misses           #    2.57% of all LL-cache accesses  (31.79%)
    24.814734353        111,006,128      mem_inst_retired.any                                          (31.70%)
    24.814734353         50,082,037      branch-instructions                                           (31.70%)
    24.814734353            227,411      branch-misses             #    0.45% of all branches          (31.71%)
    24.814734353        178,674,767      instructions              #    1.37  insn per cycle           (39.63%)
    24.814734353        130,545,981      cycles                                                        (44.53%)
    24.814734353          2,888,994      L1-icache-load-misses                                         (44.52%)
    24.814734353         60,376,812      L1-dcache-loads                                               (44.52%)
    24.814734353          1,524,025      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (44.52%)
    24.814734353            162,788      L2-loads                                                      (31.70%)
    24.814734353              7,410      L2-load-misses            #    5.01% of all LL-cache accesses  (31.71%)
    24.814734353            132,861      LLC-loads                                                     (31.70%)
    24.814734353              6,298      LLC-load-misses           #    4.26% of all LL-cache accesses  (31.71%)
    24.865070360         83,181,931      mem_inst_retired.any                                          (31.79%)
    24.865070360         48,297,603      branch-instructions                                           (31.79%)
    24.865070360            258,275      branch-misses             #    0.53% of all branches          (31.78%)
    24.865070360        236,105,662      instructions              #    1.81  insn per cycle           (39.73%)
    24.865070360        130,224,566      cycles                                                        (42.51%)
    24.865070360          2,001,628      L1-icache-load-misses                                         (44.37%)
    24.865070360         90,668,950      L1-dcache-loads                                               (44.37%)
    24.865070360          1,225,796      L1-dcache-load-misses     #    1.35% of all L1-dcache accesses  (44.38%)
    24.865070360            117,142      L2-loads                                                      (33.67%)
    24.865070360              8,085      L2-load-misses            #    6.95% of all LL-cache accesses  (31.79%)
    24.865070360            115,660      LLC-loads                                                     (31.79%)
    24.865070360              4,826      LLC-load-misses           #    4.15% of all LL-cache accesses  (31.79%)
    24.915509893        117,747,169      mem_inst_retired.any                                          (31.72%)
    24.915509893         66,208,496      branch-instructions                                           (31.72%)
    24.915509893            301,550      branch-misses             #    0.46% of all branches          (31.72%)
    24.915509893        260,425,581      instructions              #    2.00  insn per cycle           (39.65%)
    24.915509893        130,476,455      cycles                                                        (39.65%)
    24.915509893          2,282,437      L1-icache-load-misses                                         (44.50%)
    24.915509893         64,563,977      L1-dcache-loads                                               (44.48%)
    24.915509893          1,207,273      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (44.49%)
    24.915509893            164,091      L2-loads                                                      (36.56%)
    24.915509893              2,283      L2-load-misses            #    1.35% of all LL-cache accesses  (31.71%)
    24.915509893            174,465      LLC-loads                                                     (31.72%)
    24.915509893              5,317      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.72%)
    24.965989993        131,209,055      mem_inst_retired.any                                          (31.70%)
    24.965989993         59,957,466      branch-instructions                                           (31.69%)
    24.965989993            254,417      branch-misses             #    0.42% of all branches          (31.70%)
    24.965989993        207,844,350      instructions              #    1.59  insn per cycle           (39.62%)
    24.965989993        130,579,778      cycles                                                        (39.62%)
    24.965989993          2,675,109      L1-icache-load-misses                                         (40.85%)
    24.965989993         63,838,566      L1-dcache-loads                                               (44.53%)
    24.965989993          1,325,000      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.53%)
    24.965989993            158,235      L2-loads                                                      (36.60%)
    24.965989993              4,286      L2-load-misses            #    2.93% of all LL-cache accesses  (35.39%)
    24.965989993            134,361      LLC-loads                                                     (31.70%)
    24.965989993              6,482      LLC-load-misses           #    4.43% of all LL-cache accesses  (31.70%)
    25.016314137         80,200,545      mem_inst_retired.any                                          (31.78%)
    25.016314137         39,197,974      branch-instructions                                           (31.78%)
    25.016314137            220,648      branch-misses             #    0.56% of all branches          (31.79%)
    25.016314137        185,725,796      instructions              #    1.43  insn per cycle           (39.73%)
    25.016314137        130,104,520      cycles                                                        (39.73%)
    25.016314137          2,718,210      L1-icache-load-misses                                         (39.75%)
    25.016314137         80,017,832      L1-dcache-loads                                               (44.01%)
    25.016314137          1,363,089      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.36%)
    25.016314137            153,784      L2-loads                                                      (36.42%)
    25.016314137              5,830      L2-load-misses            #    3.84% of all LL-cache accesses  (36.42%)
    25.016314137            150,123      LLC-loads                                                     (32.17%)
    25.016314137              5,040      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.80%)
    25.066640628         85,977,760      mem_inst_retired.any                                          (31.80%)
    25.066640628         49,121,704      branch-instructions                                           (31.80%)
    25.066640628            260,420      branch-misses             #    0.53% of all branches          (31.79%)
    25.066640628        197,009,680      instructions              #    1.51  insn per cycle           (39.74%)
    25.066640628        130,125,140      cycles                                                        (39.73%)
    25.066640628          2,110,728      L1-icache-load-misses                                         (39.73%)
    25.066640628         55,403,691      L1-dcache-loads                                               (39.73%)
    25.066640628          1,337,484      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (44.36%)
    25.066640628            139,214      L2-loads                                                      (36.43%)
    25.066640628              4,891      L2-load-misses            #    3.45% of all LL-cache accesses  (36.43%)
    25.066640628            144,284      LLC-loads                                                     (36.43%)
    25.066640628              2,016      LLC-load-misses           #    1.42% of all LL-cache accesses  (31.79%)
    25.117093051         75,982,105      mem_inst_retired.any                                          (31.72%)
    25.117093051         37,803,121      branch-instructions                                           (31.72%)
    25.117093051            214,549      branch-misses             #    0.57% of all branches          (31.72%)
    25.117093051        156,206,473      instructions              #    1.20  insn per cycle           (39.65%)
    25.117093051        130,447,502      cycles                                                        (39.65%)
    25.117093051          3,252,478      L1-icache-load-misses                                         (39.65%)
    25.117093051         62,609,954      L1-dcache-loads                                               (39.65%)
    25.117093051          1,519,752      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (42.59%)
    25.117093051            170,742      L2-loads                                                      (36.56%)
    25.117093051              5,602      L2-load-misses            #    3.56% of all LL-cache accesses  (36.55%)
    25.117093051            144,222      LLC-loads                                                     (36.56%)
    25.117093051              3,511      LLC-load-misses           #    2.23% of all LL-cache accesses  (33.64%)
    25.167421905        108,295,267      mem_inst_retired.any                                          (31.79%)
    25.167421905         53,584,043      branch-instructions                                           (31.79%)
    25.167421905            239,021      branch-misses             #    0.45% of all branches          (31.79%)
    25.167421905        196,987,347      instructions              #    1.51  insn per cycle           (39.73%)
    25.167421905        130,159,470      cycles                                                        (39.73%)
    25.167421905          2,669,884      L1-icache-load-misses                                         (39.74%)
    25.167421905         68,929,838      L1-dcache-loads                                               (39.74%)
    25.167421905          1,339,692      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.74%)
    25.167421905            141,063      L2-loads                                                      (36.43%)
    25.167421905              4,521      L2-load-misses            #    3.03% of all LL-cache accesses  (36.42%)
    25.167421905            157,418      LLC-loads                                                     (36.42%)
    25.167421905              6,097      LLC-load-misses           #    4.09% of all LL-cache accesses  (36.42%)
    25.217754149         86,779,529      mem_inst_retired.any                                          (35.01%)
    25.217754149         39,522,180      branch-instructions                                           (31.80%)
    25.217754149            229,166      branch-misses             #    0.58% of all branches          (31.80%)
    25.217754149        170,850,871      instructions              #    1.31  insn per cycle           (39.74%)
    25.217754149        130,098,456      cycles                                                        (39.72%)
    25.217754149          2,598,570      L1-icache-load-misses                                         (39.73%)
    25.217754149         69,375,861      L1-dcache-loads                                               (39.73%)
    25.217754149          1,581,146      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.72%)
    25.217754149            140,783      L2-loads                                                      (33.20%)
    25.217754149              4,203      L2-load-misses            #    3.36% of all LL-cache accesses  (36.43%)
    25.217754149            109,253      LLC-loads                                                     (36.42%)
    25.217754149              2,714      LLC-load-misses           #    2.17% of all LL-cache accesses  (36.43%)
#           time             counts unit events
    25.268178706         85,779,915      mem_inst_retired.any                                          (36.54%)
    25.268178706         45,299,241      branch-instructions                                           (31.81%)
    25.268178706            266,535      branch-misses             #    0.59% of all branches          (31.73%)
    25.268178706        204,653,188      instructions              #    1.57  insn per cycle           (39.66%)
    25.268178706        130,390,446      cycles                                                        (39.65%)
    25.268178706          2,428,320      L1-icache-load-misses                                         (39.65%)
    25.268178706         62,446,945      L1-dcache-loads                                               (39.66%)
    25.268178706          1,430,280      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.66%)
    25.268178706            149,509      L2-loads                                                      (31.73%)
    25.268178706              2,576      L2-load-misses            #    1.63% of all LL-cache accesses  (36.44%)
    25.268178706            166,600      LLC-loads                                                     (36.54%)
    25.268178706              2,742      LLC-load-misses           #    1.73% of all LL-cache accesses  (36.54%)
    25.318514631        127,842,904      mem_inst_retired.any                                          (36.43%)
    25.318514631         62,499,245      branch-instructions                                           (36.43%)
    25.318514631            280,604      branch-misses             #    0.45% of all branches          (31.78%)
    25.318514631        224,869,357      instructions              #    1.73  insn per cycle           (39.73%)
    25.318514631        130,206,342      cycles                                                        (39.73%)
    25.318514631          2,638,538      L1-icache-load-misses                                         (39.73%)
    25.318514631         62,118,917      L1-dcache-loads                                               (39.73%)
    25.318514631          1,321,175      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.73%)
    25.318514631            139,230      L2-loads                                                      (31.79%)
    25.318514631              4,520      L2-load-misses            #    3.39% of all LL-cache accesses  (31.79%)
    25.318514631            127,467      LLC-loads                                                     (36.43%)
    25.318514631              4,630      LLC-load-misses           #    3.47% of all LL-cache accesses  (36.43%)
    25.368857903        104,717,058      mem_inst_retired.any                                          (36.43%)
    25.368857903         47,376,430      branch-instructions                                           (36.43%)
    25.368857903            206,962      branch-misses             #    0.44% of all branches          (33.22%)
    25.368857903        167,600,879      instructions              #    1.29  insn per cycle           (41.17%)
    25.368857903        130,258,267      cycles                                                        (39.73%)
    25.368857903          3,033,008      L1-icache-load-misses                                         (39.73%)
    25.368857903         64,051,951      L1-dcache-loads                                               (39.73%)
    25.368857903          1,360,209      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.73%)
    25.368857903            169,421      L2-loads                                                      (31.78%)
    25.368857903              5,175      L2-load-misses            #    3.14% of all LL-cache accesses  (31.78%)
    25.368857903            160,497      LLC-loads                                                     (34.98%)
    25.368857903              4,111      LLC-load-misses           #    2.49% of all LL-cache accesses  (36.44%)
    25.419314233         95,133,171      mem_inst_retired.any                                          (36.59%)
    25.419314233         43,083,362      branch-instructions                                           (36.59%)
    25.419314233            231,043      branch-misses             #    0.54% of all branches          (36.60%)
    25.419314233        175,738,034      instructions              #    1.35  insn per cycle           (44.53%)
    25.419314233        130,423,236      cycles                                                        (39.61%)
    25.419314233          2,980,367      L1-icache-load-misses                                         (39.61%)
    25.419314233         67,321,784      L1-dcache-loads                                               (39.62%)
    25.419314233          1,255,239      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.61%)
    25.419314233            125,550      L2-loads                                                      (31.73%)
    25.419314233              5,797      L2-load-misses            #    4.62% of all LL-cache accesses  (31.72%)
    25.419314233            125,334      LLC-loads                                                     (31.72%)
    25.419314233              4,804      LLC-load-misses           #    3.83% of all LL-cache accesses  (36.59%)
    25.469791516         82,282,411      mem_inst_retired.any                                          (36.61%)
    25.469791516         41,815,168      branch-instructions                                           (36.61%)
    25.469791516            223,568      branch-misses             #    0.53% of all branches          (36.61%)
    25.469791516        187,198,102      instructions              #    1.43  insn per cycle           (44.53%)
    25.469791516        130,544,577      cycles                                                        (42.91%)
    25.469791516          2,464,118      L1-icache-load-misses                                         (39.62%)
    25.469791516         83,118,847      L1-dcache-loads                                               (39.62%)
    25.469791516          1,197,221      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (39.62%)
    25.469791516            129,764      L2-loads                                                      (31.70%)
    25.469791516              5,183      L2-load-misses            #    3.97% of all LL-cache accesses  (31.70%)
    25.469791516            131,342      LLC-loads                                                     (31.70%)
    25.469791516              2,492      LLC-load-misses           #    1.91% of all LL-cache accesses  (33.29%)
    25.520256082         98,743,355      mem_inst_retired.any                                          (36.36%)
    25.520256082         54,752,145      branch-instructions                                           (36.58%)
    25.520256082            281,689      branch-misses             #    0.51% of all branches          (36.58%)
    25.520256082        255,851,623      instructions              #    1.96  insn per cycle           (44.50%)
    25.520256082        130,479,687      cycles                                                        (44.50%)
    25.520256082          1,885,197      L1-icache-load-misses                                         (39.88%)
    25.520256082         85,361,947      L1-dcache-loads                                               (39.63%)
    25.520256082          1,239,254      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (39.64%)
    25.520256082            161,941      L2-loads                                                      (31.71%)
    25.520256082              2,781      L2-load-misses            #    1.45% of all LL-cache accesses  (31.71%)
    25.520256082            222,956      LLC-loads                                                     (31.71%)
    25.520256082              2,837      LLC-load-misses           #    1.47% of all LL-cache accesses  (31.71%)
    25.570574219        138,807,145      mem_inst_retired.any                                          (31.80%)
    25.570574219         66,037,981      branch-instructions                                           (36.41%)
    25.570574219            281,207      branch-misses             #    0.43% of all branches          (36.41%)
    25.570574219        272,296,799      instructions              #    2.09  insn per cycle           (44.36%)
    25.570574219        130,205,585      cycles                                                        (44.36%)
    25.570574219          1,942,612      L1-icache-load-misses                                         (44.36%)
    25.570574219         75,603,395      L1-dcache-loads                                               (39.74%)
    25.570574219          1,290,671      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.74%)
    25.570574219            164,554      L2-loads                                                      (31.80%)
    25.570574219              5,356      L2-load-misses            #    3.48% of all LL-cache accesses  (31.80%)
    25.570574219            143,243      LLC-loads                                                     (31.79%)
    25.570574219              5,758      LLC-load-misses           #    3.74% of all LL-cache accesses  (31.80%)
    25.621039314        111,511,212      mem_inst_retired.any                                          (31.71%)
    25.621039314         47,579,488      branch-instructions                                           (34.80%)
    25.621039314            211,124      branch-misses             #    0.44% of all branches          (36.59%)
    25.621039314        167,940,695      instructions              #    1.29  insn per cycle           (44.51%)
    25.621039314        130,527,864      cycles                                                        (44.51%)
    25.621039314          3,088,421      L1-icache-load-misses                                         (44.51%)
    25.621039314         60,418,822      L1-dcache-loads                                               (41.44%)
    25.621039314          1,358,848      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.63%)
    25.621039314            143,163      L2-loads                                                      (31.70%)
    25.621039314              5,711      L2-load-misses            #    4.41% of all LL-cache accesses  (31.71%)
    25.621039314            116,069      LLC-loads                                                     (31.71%)
    25.621039314              5,819      LLC-load-misses           #    4.49% of all LL-cache accesses  (31.71%)
    25.671512497         80,505,939      mem_inst_retired.any                                          (31.70%)
    25.671512497         44,333,390      branch-instructions                                           (31.70%)
    25.671512497            249,897      branch-misses             #    0.56% of all branches          (36.60%)
    25.671512497        203,974,862      instructions              #    1.56  insn per cycle           (44.53%)
    25.671512497        130,546,292      cycles                                                        (44.52%)
    25.671512497          2,198,834      L1-icache-load-misses                                         (44.52%)
    25.671512497         83,944,654      L1-dcache-loads                                               (44.52%)
    25.671512497          1,257,576      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.62%)
    25.671512497            107,426      L2-loads                                                      (31.70%)
    25.671512497              7,239      L2-load-misses            #    5.75% of all LL-cache accesses  (31.70%)
    25.671512497            144,372      LLC-loads                                                     (31.70%)
    25.671512497              3,188      LLC-load-misses           #    2.53% of all LL-cache accesses  (31.70%)
    25.721952084        121,517,062      mem_inst_retired.any                                          (31.73%)
    25.721952084         63,553,149      branch-instructions                                           (31.73%)
    25.721952084            285,303      branch-misses             #    0.45% of all branches          (32.96%)
    25.721952084        239,994,296      instructions              #    1.84  insn per cycle           (44.49%)
    25.721952084        130,372,421      cycles                                                        (44.47%)
    25.721952084          2,163,770      L1-icache-load-misses                                         (44.47%)
    25.721952084         73,909,291      L1-dcache-loads                                               (44.47%)
    25.721952084          1,144,385      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (43.26%)
    25.721952084            127,999      L2-loads                                                      (31.73%)
    25.721952084              4,062      L2-load-misses            #    2.87% of all LL-cache accesses  (31.73%)
    25.721952084            155,100      LLC-loads                                                     (31.73%)
    25.721952084              4,230      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.73%)
    25.772451434        108,780,674      mem_inst_retired.any                                          (31.68%)
    25.772451434         50,093,904      branch-instructions                                           (31.68%)
    25.772451434            237,012      branch-misses             #    0.47% of all branches          (31.68%)
    25.772451434        195,449,431      instructions              #    1.50  insn per cycle           (43.92%)
    25.772451434        130,611,156      cycles                                                        (44.55%)
    25.772451434          2,685,437      L1-icache-load-misses                                         (44.56%)
    25.772451434         62,115,837      L1-dcache-loads                                               (44.56%)
    25.772451434          1,548,795      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (44.56%)
    25.772451434            207,647      L2-loads                                                      (31.68%)
    25.772451434              3,642      L2-load-misses            #    1.79% of all LL-cache accesses  (31.68%)
    25.772451434            198,879      LLC-loads                                                     (31.68%)
    25.772451434              4,094      LLC-load-misses           #    2.01% of all LL-cache accesses  (31.68%)
    25.822771681         83,972,575      mem_inst_retired.any                                          (31.80%)
    25.822771681         44,415,502      branch-instructions                                           (31.80%)
    25.822771681            241,627      branch-misses             #    0.54% of all branches          (31.80%)
    25.822771681        187,821,125      instructions              #    1.44  insn per cycle           (39.74%)
    25.822771681        130,143,469      cycles                                                        (44.35%)
    25.822771681          1,791,617      L1-icache-load-misses                                         (44.35%)
    25.822771681         78,001,034      L1-dcache-loads                                               (44.35%)
    25.822771681          1,429,440      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.35%)
    25.822771681            107,655      L2-loads                                                      (31.80%)
    25.822771681              5,059      L2-load-misses            #    4.20% of all LL-cache accesses  (31.80%)
    25.822771681            132,986      LLC-loads                                                     (31.80%)
    25.822771681              3,833      LLC-load-misses           #    3.19% of all LL-cache accesses  (31.80%)
    25.873082294         92,543,090      mem_inst_retired.any                                          (31.81%)
    25.873082294         52,253,007      branch-instructions                                           (31.80%)
    25.873082294            289,713      branch-misses             #    0.55% of all branches          (31.80%)
    25.873082294        248,437,249      instructions              #    1.91  insn per cycle           (39.75%)
    25.873082294        130,168,795      cycles                                                        (42.46%)
    25.873082294          2,021,561      L1-icache-load-misses                                         (44.34%)
    25.873082294         75,869,418      L1-dcache-loads                                               (44.35%)
    25.873082294          1,397,149      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (44.35%)
    25.873082294            157,350      L2-loads                                                      (33.70%)
    25.873082294              4,314      L2-load-misses            #    2.78% of all LL-cache accesses  (31.80%)
    25.873082294            153,034      LLC-loads                                                     (31.80%)
    25.873082294              2,377      LLC-load-misses           #    1.53% of all LL-cache accesses  (31.80%)
    25.923541255        124,224,302      mem_inst_retired.any                                          (32.11%)
    25.923541255         66,354,449      branch-instructions                                           (32.11%)
    25.923541255            282,944      branch-misses             #    0.43% of all branches          (32.11%)
    25.923541255        243,387,919      instructions              #    1.89  insn per cycle           (40.14%)
    25.923541255        128,859,813      cycles                                                        (40.14%)
    25.923541255          2,448,161      L1-icache-load-misses                                         (43.81%)
    25.923541255         57,110,380      L1-dcache-loads                                               (43.80%)
    25.923541255          1,343,132      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (43.80%)
    25.923541255            175,687      L2-loads                                                      (35.78%)
    25.923541255              3,686      L2-load-misses            #    2.19% of all LL-cache accesses  (32.12%)
    25.923541255            160,562      LLC-loads                                                     (32.11%)
    25.923541255              6,154      LLC-load-misses           #    3.66% of all LL-cache accesses  (32.11%)
    25.974036531        113,394,086      mem_inst_retired.any                                          (31.69%)
    25.974036531         53,397,745      branch-instructions                                           (31.69%)
    25.974036531            217,045      branch-misses             #    0.41% of all branches          (31.68%)
    25.974036531        187,315,505      instructions              #    1.43  insn per cycle           (39.61%)
    25.974036531        130,574,305      cycles                                                        (39.61%)
    25.974036531          2,768,694      L1-icache-load-misses                                         (40.77%)
    25.974036531         67,836,225      L1-dcache-loads                                               (44.54%)
    25.974036531          1,366,429      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.54%)
    25.974036531            168,954      L2-loads                                                      (36.62%)
    25.974036531              3,139      L2-load-misses            #    1.90% of all LL-cache accesses  (35.49%)
    25.974036531            161,504      LLC-loads                                                     (31.69%)
    25.974036531              7,922      LLC-load-misses           #    4.79% of all LL-cache accesses  (31.69%)
    26.024479267         84,664,710      mem_inst_retired.any                                          (31.72%)
    26.024479267         43,445,048      branch-instructions                                           (31.72%)
    26.024479267            243,648      branch-misses             #    0.56% of all branches          (31.72%)
    26.024479267        223,373,590      instructions              #    1.71  insn per cycle           (39.64%)
    26.024479267        130,473,104      cycles                                                        (39.65%)
    26.024479267          1,923,163      L1-icache-load-misses                                         (39.65%)
    26.024479267         84,081,458      L1-dcache-loads                                               (43.80%)
    26.024479267          1,133,867      L1-dcache-load-misses     #    1.35% of all L1-dcache accesses  (44.49%)
    26.024479267            102,137      L2-loads                                                      (36.56%)
    26.024479267              6,427      L2-load-misses            #    6.51% of all LL-cache accesses  (36.56%)
    26.024479267             95,344      LLC-loads                                                     (32.43%)
    26.024479267              6,660      LLC-load-misses           #    6.74% of all LL-cache accesses  (31.72%)
    26.074854203        130,714,599      mem_inst_retired.any                                          (31.77%)
    26.074854203         65,804,901      branch-instructions                                           (31.76%)
    26.074854203            274,117      branch-misses             #    0.42% of all branches          (31.76%)
    26.074854203        224,912,392      instructions              #    1.73  insn per cycle           (39.70%)
    26.074854203        130,245,903      cycles                                                        (39.71%)
    26.074854203          2,336,408      L1-icache-load-misses                                         (39.70%)
    26.074854203         66,969,318      L1-dcache-loads                                               (39.71%)
    26.074854203          1,213,032      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.41%)
    26.074854203            148,365      L2-loads                                                      (36.47%)
    26.074854203              7,476      L2-load-misses            #    4.99% of all LL-cache accesses  (36.47%)
    26.074854203            151,259      LLC-loads                                                     (36.47%)
    26.074854203              7,690      LLC-load-misses           #    5.13% of all LL-cache accesses  (31.77%)
    26.125289521        102,646,845      mem_inst_retired.any                                          (31.72%)
    26.125289521         59,147,711      branch-instructions                                           (31.72%)
    26.125289521            306,032      branch-misses             #    0.52% of all branches          (31.72%)
    26.125289521        277,924,096      instructions              #    2.13  insn per cycle           (39.65%)
    26.125289521        130,461,142      cycles                                                        (39.66%)
    26.125289521          2,073,440      L1-icache-load-misses                                         (39.66%)
    26.125289521         71,816,236      L1-dcache-loads                                               (39.66%)
    26.125289521          1,251,581      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (42.19%)
    26.125289521            158,316      L2-loads                                                      (36.54%)
    26.125289521              4,429      L2-load-misses            #    2.80% of all LL-cache accesses  (36.55%)
    26.125289521            158,252      LLC-loads                                                     (36.55%)
    26.125289521              9,465      LLC-load-misses           #    5.98% of all LL-cache accesses  (34.04%)
    26.175615194        133,162,571      mem_inst_retired.any                                          (31.80%)
    26.175615194         59,281,539      branch-instructions                                           (31.80%)
    26.175615194            236,089      branch-misses             #    0.40% of all branches          (31.79%)
    26.175615194        206,409,874      instructions              #    1.59  insn per cycle           (39.74%)
    26.175615194        130,155,760      cycles                                                        (39.74%)
    26.175615194          2,571,205      L1-icache-load-misses                                         (39.74%)
    26.175615194         61,604,762      L1-dcache-loads                                               (39.74%)
    26.175615194          1,565,392      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.73%)
    26.175615194            197,282      L2-loads                                                      (36.41%)
    26.175615194              9,702      L2-load-misses            #    5.55% of all LL-cache accesses  (36.41%)
    26.175615194            152,584      LLC-loads                                                     (36.42%)
    26.175615194              9,193      LLC-load-misses           #    5.26% of all LL-cache accesses  (36.43%)
    26.226068826         80,888,857      mem_inst_retired.any                                          (35.53%)
    26.226068826         40,680,833      branch-instructions                                           (31.70%)
    26.226068826            268,171      branch-misses             #    0.66% of all branches          (31.71%)
    26.226068826        168,832,001      instructions              #    1.29  insn per cycle           (39.64%)
    26.226068826        130,442,357      cycles                                                        (39.64%)
    26.226068826          2,710,931      L1-icache-load-misses                                         (39.64%)
    26.226068826         56,395,845      L1-dcache-loads                                               (39.65%)
    26.226068826          1,464,560      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (39.65%)
    26.226068826            199,777      L2-loads                                                      (32.73%)
    26.226068826              8,120      L2-load-misses            #    3.95% of all LL-cache accesses  (36.57%)
    26.226068826            211,554      LLC-loads                                                     (36.57%)
    26.226068826             10,316      LLC-load-misses           #    5.02% of all LL-cache accesses  (36.56%)
    26.276396389         93,701,541      mem_inst_retired.any                                          (36.42%)
    26.276396389         52,413,228      branch-instructions                                           (32.31%)
    26.276396389            253,968      branch-misses             #    0.48% of all branches          (31.79%)
    26.276396389        204,100,584      instructions              #    1.57  insn per cycle           (39.74%)
    26.276396389        130,125,318      cycles                                                        (39.73%)
    26.276396389          2,560,921      L1-icache-load-misses                                         (39.74%)
    26.276396389         58,663,912      L1-dcache-loads                                               (39.74%)
    26.276396389          1,634,202      L1-dcache-load-misses     #    2.79% of all L1-dcache accesses  (39.74%)
    26.276396389            195,667      L2-loads                                                      (31.79%)
    26.276396389              3,834      L2-load-misses            #    1.99% of all LL-cache accesses  (35.88%)
    26.276396389            190,090      LLC-loads                                                     (36.42%)
    26.276396389              6,078      LLC-load-misses           #    3.15% of all LL-cache accesses  (36.42%)
    26.326774073         90,193,255      mem_inst_retired.any                                          (36.48%)
    26.326774073         45,381,199      branch-instructions                                           (36.48%)
    26.326774073            204,233      branch-misses             #    0.45% of all branches          (31.75%)
    26.326774073        178,063,593      instructions              #    1.37  insn per cycle           (39.70%)
    26.326774073        130,329,139      cycles                                                        (39.70%)
    26.326774073          2,419,204      L1-icache-load-misses                                         (39.70%)
    26.326774073         79,184,657      L1-dcache-loads                                               (39.70%)
    26.326774073          1,316,270      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.70%)
    26.326774073            134,349      L2-loads                                                      (31.76%)
    26.326774073              5,576      L2-load-misses            #    4.03% of all LL-cache accesses  (31.76%)
    26.326774073            142,425      LLC-loads                                                     (36.49%)
    26.326774073              4,780      LLC-load-misses           #    3.45% of all LL-cache accesses  (36.48%)
    26.377221502         98,602,215      mem_inst_retired.any                                          (36.57%)
    26.377221502         51,634,129      branch-instructions                                           (36.56%)
    26.377221502            257,611      branch-misses             #    0.50% of all branches          (33.87%)
    26.377221502        233,849,690      instructions              #    1.79  insn per cycle           (41.81%)
    26.377221502        130,506,162      cycles                                                        (39.65%)
    26.377221502          1,910,483      L1-icache-load-misses                                         (39.64%)
    26.377221502         84,326,184      L1-dcache-loads                                               (39.64%)
    26.377221502          1,230,312      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (39.64%)
    26.377221502            156,410      L2-loads                                                      (31.71%)
    26.377221502              3,552      L2-load-misses            #    2.07% of all LL-cache accesses  (31.72%)
    26.377221502            187,503      LLC-loads                                                     (34.39%)
    26.377221502              5,204      LLC-load-misses           #    3.03% of all LL-cache accesses  (36.57%)
    26.427671765         94,009,424      mem_inst_retired.any                                          (36.58%)
    26.427671765         46,810,676      branch-instructions                                           (36.58%)
    26.427671765            237,695      branch-misses             #    0.51% of all branches          (36.58%)
    26.427671765        188,513,312      instructions              #    1.45  insn per cycle           (44.50%)
    26.427671765        130,424,004      cycles                                                        (39.64%)
    26.427671765          2,777,689      L1-icache-load-misses                                         (39.64%)
    26.427671765         65,456,878      L1-dcache-loads                                               (39.64%)
    26.427671765          1,418,765      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.64%)
    26.427671765            141,568      L2-loads                                                      (31.71%)
    26.427671765              5,225      L2-load-misses            #    3.69% of all LL-cache accesses  (31.71%)
    26.427671765            141,310      LLC-loads                                                     (31.72%)
    26.427671765              4,615      LLC-load-misses           #    3.26% of all LL-cache accesses  (36.58%)
    26.478010489         88,093,965      mem_inst_retired.any                                          (36.43%)
    26.478010489         47,562,798      branch-instructions                                           (36.43%)
    26.478010489            251,638      branch-misses             #    0.53% of all branches          (36.43%)
    26.478010489        192,239,225      instructions              #    1.48  insn per cycle           (44.37%)
    26.478010489        130,155,211      cycles                                                        (43.47%)
    26.478010489          2,673,130      L1-icache-load-misses                                         (39.73%)
    26.478010489         56,542,849      L1-dcache-loads                                               (39.73%)
    26.478010489          1,339,068      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.73%)
    26.478010489            163,806      L2-loads                                                      (31.79%)
    26.478010489              7,449      L2-load-misses            #    5.07% of all LL-cache accesses  (31.79%)
    26.478010489            129,880      LLC-loads                                                     (31.79%)
    26.478010489              4,648      LLC-load-misses           #    3.17% of all LL-cache accesses  (32.68%)
#           time             counts unit events
    26.528361587         93,329,195      mem_inst_retired.any                                          (36.01%)
    26.528361587         46,494,002      branch-instructions                                           (36.45%)
    26.528361587            244,932      branch-misses             #    0.53% of all branches          (36.44%)
    26.528361587        200,699,768      instructions              #    1.54  insn per cycle           (44.39%)
    26.528361587        130,112,453      cycles                                                        (44.39%)
    26.528361587          2,433,120      L1-icache-load-misses                                         (40.18%)
    26.528361587         59,660,589      L1-dcache-loads                                               (39.72%)
    26.528361587          1,274,233      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.73%)
    26.528361587            183,662      L2-loads                                                      (31.77%)
    26.528361587              6,901      L2-load-misses            #    4.25% of all LL-cache accesses  (31.77%)
    26.528361587            141,148      LLC-loads                                                     (31.78%)
    26.528361587              5,860      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.77%)
    26.578820300        103,350,460      mem_inst_retired.any                                          (31.71%)
    26.578820300         51,987,181      branch-instructions                                           (36.58%)
    26.578820300            244,826      branch-misses             #    0.47% of all branches          (36.58%)
    26.578820300        226,000,204      instructions              #    1.73  insn per cycle           (44.51%)
    26.578820300        130,511,628      cycles                                                        (44.51%)
    26.578820300          2,336,584      L1-icache-load-misses                                         (44.51%)
    26.578820300         70,248,081      L1-dcache-loads                                               (39.63%)
    26.578820300          1,183,677      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.63%)
    26.578820300            147,070      L2-loads                                                      (31.71%)
    26.578820300              2,825      L2-load-misses            #    1.75% of all LL-cache accesses  (31.71%)
    26.578820300            176,673      LLC-loads                                                     (31.71%)
    26.578820300              5,178      LLC-load-misses           #    3.20% of all LL-cache accesses  (31.71%)
    26.629276812         87,567,799      mem_inst_retired.any                                          (31.72%)
    26.629276812         49,100,501      branch-instructions                                           (34.32%)
    26.629276812            248,290      branch-misses             #    0.51% of all branches          (36.58%)
    26.629276812        198,109,046      instructions              #    1.52  insn per cycle           (44.51%)
    26.629276812        130,366,023      cycles                                                        (44.51%)
    26.629276812          2,632,346      L1-icache-load-misses                                         (44.52%)
    26.629276812         60,202,880      L1-dcache-loads                                               (41.94%)
    26.629276812          1,296,224      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.65%)
    26.629276812            155,968      L2-loads                                                      (31.69%)
    26.629276812              8,581      L2-load-misses            #    5.69% of all LL-cache accesses  (31.70%)
    26.629276812            145,831      LLC-loads                                                     (31.69%)
    26.629276812              5,655      LLC-load-misses           #    3.75% of all LL-cache accesses  (31.70%)
    26.679716212         78,047,648      mem_inst_retired.any                                          (31.72%)
    26.679716212         44,045,197      branch-instructions                                           (31.72%)
    26.679716212            245,557      branch-misses             #    0.56% of all branches          (36.56%)
    26.679716212        181,325,682      instructions              #    1.39  insn per cycle           (44.49%)
    26.679716212        130,418,066      cycles                                                        (44.49%)
    26.679716212          2,669,835      L1-icache-load-misses                                         (44.49%)
    26.679716212         58,066,433      L1-dcache-loads                                               (44.50%)
    26.679716212          1,254,036      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.65%)
    26.679716212            131,612      L2-loads                                                      (31.72%)
    26.679716212              9,074      L2-load-misses            #    7.21% of all LL-cache accesses  (31.72%)
    26.679716212            120,019      LLC-loads                                                     (31.71%)
    26.679716212              3,660      LLC-load-misses           #    2.91% of all LL-cache accesses  (31.72%)
    26.730186217         96,520,084      mem_inst_retired.any                                          (31.71%)
    26.730186217         44,428,933      branch-instructions                                           (31.70%)
    26.730186217            243,876      branch-misses             #    0.55% of all branches          (32.53%)
    26.730186217        178,024,819      instructions              #    1.37  insn per cycle           (44.51%)
    26.730186217        130,399,915      cycles                                                        (44.51%)
    26.730186217          2,727,038      L1-icache-load-misses                                         (44.51%)
    26.730186217         53,941,693      L1-dcache-loads                                               (44.52%)
    26.730186217          1,291,823      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (43.72%)
    26.730186217            199,957      L2-loads                                                      (31.71%)
    26.730186217              6,755      L2-load-misses            #    3.60% of all LL-cache accesses  (31.71%)
    26.730186217            175,549      LLC-loads                                                     (31.71%)
    26.730186217              6,367      LLC-load-misses           #    3.39% of all LL-cache accesses  (31.71%)
    26.780509037        111,928,041      mem_inst_retired.any                                          (31.79%)
    26.780509037         56,405,868      branch-instructions                                           (31.80%)
    26.780509037            276,985      branch-misses             #    0.49% of all branches          (31.80%)
    26.780509037        222,227,282      instructions              #    1.71  insn per cycle           (43.62%)
    26.780509037        130,066,344      cycles                                                        (44.35%)
    26.780509037          2,415,061      L1-icache-load-misses                                         (44.35%)
    26.780509037         67,213,441      L1-dcache-loads                                               (44.35%)
    26.780509037          1,274,841      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.36%)
    26.780509037            156,544      L2-loads                                                      (31.80%)
    26.780509037              4,557      L2-load-misses            #    2.67% of all LL-cache accesses  (31.80%)
    26.780509037            184,204      LLC-loads                                                     (31.80%)
    26.780509037              7,249      LLC-load-misses           #    4.25% of all LL-cache accesses  (31.80%)
    26.830983166         81,402,628      mem_inst_retired.any                                          (31.46%)
    26.830983166         45,181,008      branch-instructions                                           (31.46%)
    26.830983166            271,436      branch-misses             #    0.60% of all branches          (31.81%)
    26.830983166        203,551,936      instructions              #    1.56  insn per cycle           (39.76%)
    26.830983166        130,081,125      cycles                                                        (44.68%)
    26.830983166          2,623,222      L1-icache-load-misses                                         (44.69%)
    26.830983166         61,575,500      L1-dcache-loads                                               (44.69%)
    26.830983166          1,193,753      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.69%)
    26.830983166            136,558      L2-loads                                                      (31.81%)
    26.830983166              8,362      L2-load-misses            #    6.20% of all LL-cache accesses  (31.81%)
    26.830983166            133,198      LLC-loads                                                     (31.46%)
    26.830983166              8,233      LLC-load-misses           #    6.10% of all LL-cache accesses  (31.46%)
    26.881480684         86,813,632      mem_inst_retired.any                                          (31.69%)
    26.881480684         40,846,632      branch-instructions                                           (31.69%)
    26.881480684            260,060      branch-misses             #    0.64% of all branches          (31.68%)
    26.881480684        197,931,850      instructions              #    1.52  insn per cycle           (39.61%)
    26.881480684        130,560,451      cycles                                                        (41.88%)
    26.881480684          2,526,407      L1-icache-load-misses                                         (44.54%)
    26.881480684         71,432,596      L1-dcache-loads                                               (44.55%)
    26.881480684          1,214,560      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.55%)
    26.881480684            130,915      L2-loads                                                      (34.38%)
    26.881480684              8,782      L2-load-misses            #    6.27% of all LL-cache accesses  (31.69%)
    26.881480684            149,429      LLC-loads                                                     (31.69%)
    26.881480684              4,383      LLC-load-misses           #    3.13% of all LL-cache accesses  (31.69%)
    26.931907092         99,245,608      mem_inst_retired.any                                          (31.73%)
    26.931907092         45,220,956      branch-instructions                                           (31.73%)
    26.931907092            244,595      branch-misses             #    0.54% of all branches          (31.73%)
    26.931907092        206,302,069      instructions              #    1.58  insn per cycle           (39.66%)
    26.931907092        130,370,366      cycles                                                        (39.66%)
    26.931907092          2,223,638      L1-icache-load-misses                                         (44.47%)
    26.931907092         69,392,621      L1-dcache-loads                                               (44.48%)
    26.931907092          1,190,925      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (44.48%)
    26.931907092            154,062      L2-loads                                                      (36.55%)
    26.931907092              5,984      L2-load-misses            #    3.58% of all LL-cache accesses  (31.73%)
    26.931907092            180,379      LLC-loads                                                     (31.73%)
    26.931907092              6,203      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.73%)
    26.982363790        104,597,043      mem_inst_retired.any                                          (31.69%)
    26.982363790         52,356,088      branch-instructions                                           (31.69%)
    26.982363790            248,359      branch-misses             #    0.47% of all branches          (31.69%)
    26.982363790        189,986,243      instructions              #    1.46  insn per cycle           (39.62%)
    26.982363790        130,381,695      cycles                                                        (39.62%)
    26.982363790          1,853,209      L1-icache-load-misses                                         (40.09%)
    26.982363790         68,229,277      L1-dcache-loads                                               (44.52%)
    26.982363790          1,449,318      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (44.52%)
    26.982363790            195,828      L2-loads                                                      (36.59%)
    26.982363790              5,927      L2-load-misses            #    2.94% of all LL-cache accesses  (36.17%)
    26.982363790            207,964      LLC-loads                                                     (31.72%)
    26.982363790              7,484      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.72%)
    27.032841048        102,042,465      mem_inst_retired.any                                          (31.70%)
    27.032841048         54,833,404      branch-instructions                                           (31.70%)
    27.032841048            261,047      branch-misses             #    0.48% of all branches          (31.69%)
    27.032841048        219,657,102      instructions              #    1.68  insn per cycle           (39.62%)
    27.032841048        130,509,265      cycles                                                        (39.62%)
    27.032841048          2,444,190      L1-icache-load-misses                                         (39.63%)
    27.032841048         67,808,269      L1-dcache-loads                                               (43.13%)
    27.032841048          1,481,299      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.53%)
    27.032841048            189,186      L2-loads                                                      (36.60%)
    27.032841048              6,213      L2-load-misses            #    3.18% of all LL-cache accesses  (36.60%)
    27.032841048            201,062      LLC-loads                                                     (33.12%)
    27.032841048              6,141      LLC-load-misses           #    3.15% of all LL-cache accesses  (31.70%)
    27.083177661         79,806,878      mem_inst_retired.any                                          (31.78%)
    27.083177661         44,017,309      branch-instructions                                           (31.78%)
    27.083177661            247,783      branch-misses             #    0.56% of all branches          (31.78%)
    27.083177661        219,818,397      instructions              #    1.69  insn per cycle           (39.72%)
    27.083177661        130,157,343      cycles                                                        (39.72%)
    27.083177661          2,130,030      L1-icache-load-misses                                         (39.73%)
    27.083177661         67,628,037      L1-dcache-loads                                               (39.72%)
    27.083177661          1,224,759      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.39%)
    27.083177661            150,538      L2-loads                                                      (36.45%)
    27.083177661              7,416      L2-load-misses            #    5.04% of all LL-cache accesses  (36.45%)
    27.083177661            144,035      LLC-loads                                                     (36.45%)
    27.083177661              4,953      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.78%)
    27.133682641         99,943,391      mem_inst_retired.any                                          (31.69%)
    27.133682641         44,817,174      branch-instructions                                           (31.68%)
    27.133682641            290,341      branch-misses             #    0.65% of all branches          (31.68%)
    27.133682641        218,775,451      instructions              #    1.68  insn per cycle           (39.60%)
    27.133682641        130,544,857      cycles                                                        (39.60%)
    27.133682641          2,456,435      L1-icache-load-misses                                         (39.60%)
    27.133682641         68,550,480      L1-dcache-loads                                               (39.60%)
    27.133682641          1,328,408      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (41.48%)
    27.133682641            185,401      L2-loads                                                      (36.63%)
    27.133682641              8,069      L2-load-misses            #    4.85% of all LL-cache accesses  (36.63%)
    27.133682641            147,571      LLC-loads                                                     (36.63%)
    27.133682641              7,630      LLC-load-misses           #    4.58% of all LL-cache accesses  (34.78%)
    27.184190776         88,456,378      mem_inst_retired.any                                          (31.77%)
    27.184190776         41,104,069      branch-instructions                                           (31.67%)
    27.184190776            207,643      branch-misses             #    0.51% of all branches          (31.67%)
    27.184190776        172,997,177      instructions              #    1.32  insn per cycle           (39.59%)
    27.184190776        130,631,457      cycles                                                        (39.60%)
    27.184190776          2,514,981      L1-icache-load-misses                                         (39.60%)
    27.184190776         71,217,122      L1-dcache-loads                                               (39.60%)
    27.184190776          1,195,272      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.60%)
    27.184190776            122,820      L2-loads                                                      (36.52%)
    27.184190776              8,617      L2-load-misses            #    5.73% of all LL-cache accesses  (36.65%)
    27.184190776            178,130      LLC-loads                                                     (36.64%)
    27.184190776              8,289      LLC-load-misses           #    5.51% of all LL-cache accesses  (36.64%)
    27.234661235        103,960,500      mem_inst_retired.any                                          (36.61%)
    27.234661235         54,219,478      branch-instructions                                           (31.70%)
    27.234661235            261,718      branch-misses             #    0.48% of all branches          (31.69%)
    27.234661235        210,566,811      instructions              #    1.61  insn per cycle           (39.62%)
    27.234661235        130,466,249      cycles                                                        (39.62%)
    27.234661235          2,442,166      L1-icache-load-misses                                         (39.62%)
    27.234661235         66,069,367      L1-dcache-loads                                               (39.62%)
    27.234661235          1,600,244      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.63%)
    27.234661235            124,794      L2-loads                                                      (31.70%)
    27.234661235              5,458      L2-load-misses            #    4.01% of all LL-cache accesses  (36.60%)
    27.234661235            147,220      LLC-loads                                                     (36.61%)
    27.234661235              5,408      LLC-load-misses           #    3.98% of all LL-cache accesses  (36.61%)
    27.285151268         84,729,766      mem_inst_retired.any                                          (36.62%)
    27.285151268         44,424,135      branch-instructions                                           (33.70%)
    27.285151268            249,608      branch-misses             #    0.56% of all branches          (31.69%)
    27.285151268        202,691,727      instructions              #    1.55  insn per cycle           (39.61%)
    27.285151268        130,552,959      cycles                                                        (39.61%)
    27.285151268          2,409,112      L1-icache-load-misses                                         (39.61%)
    27.285151268         60,151,228      L1-dcache-loads                                               (39.61%)
    27.285151268          1,318,322      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.61%)
    27.285151268            165,846      L2-loads                                                      (31.69%)
    27.285151268              7,710      L2-load-misses            #    5.01% of all LL-cache accesses  (34.59%)
    27.285151268            141,752      LLC-loads                                                     (36.61%)
    27.285151268              6,117      LLC-load-misses           #    3.98% of all LL-cache accesses  (36.62%)
    27.335615156         85,386,815      mem_inst_retired.any                                          (36.60%)
    27.335615156         41,553,945      branch-instructions                                           (36.60%)
    27.335615156            201,246      branch-misses             #    0.48% of all branches          (31.71%)
    27.335615156        171,431,977      instructions              #    1.31  insn per cycle           (39.63%)
    27.335615156        130,498,733      cycles                                                        (39.63%)
    27.335615156          2,829,017      L1-icache-load-misses                                         (39.63%)
    27.335615156         62,213,257      L1-dcache-loads                                               (39.63%)
    27.335615156          1,494,599      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (39.62%)
    27.335615156            171,071      L2-loads                                                      (31.70%)
    27.335615156              4,201      L2-load-misses            #    2.65% of all LL-cache accesses  (31.70%)
    27.335615156            145,459      LLC-loads                                                     (36.59%)
    27.335615156              5,631      LLC-load-misses           #    3.56% of all LL-cache accesses  (36.60%)
    27.386052749         88,923,541      mem_inst_retired.any                                          (36.55%)
    27.386052749         44,560,511      branch-instructions                                           (36.55%)
    27.386052749            263,075      branch-misses             #    0.59% of all branches          (35.53%)
    27.386052749        179,392,550      instructions              #    1.38  insn per cycle           (43.46%)
    27.386052749        130,334,917      cycles                                                        (39.65%)
    27.386052749          2,146,398      L1-icache-load-misses                                         (39.65%)
    27.386052749         55,845,295      L1-dcache-loads                                               (39.65%)
    27.386052749          1,444,816      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (39.65%)
    27.386052749            163,638      L2-loads                                                      (31.72%)
    27.386052749              4,075      L2-load-misses            #    2.34% of all LL-cache accesses  (31.72%)
    27.386052749            184,389      LLC-loads                                                     (32.73%)
    27.386052749              6,856      LLC-load-misses           #    3.94% of all LL-cache accesses  (36.56%)
    27.436500592        113,998,071      mem_inst_retired.any                                          (36.57%)
    27.436500592         56,974,778      branch-instructions                                           (36.56%)
    27.436500592            267,706      branch-misses             #    0.47% of all branches          (36.56%)
    27.436500592        206,334,090      instructions              #    1.58  insn per cycle           (44.50%)
    27.436500592        130,362,205      cycles                                                        (40.38%)
    27.436500592          2,405,507      L1-icache-load-misses                                         (39.64%)
    27.436500592         57,344,382      L1-dcache-loads                                               (39.65%)
    27.436500592          1,543,102      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (39.65%)
    27.436500592            202,183      L2-loads                                                      (31.72%)
    27.436500592              6,863      L2-load-misses            #    3.78% of all LL-cache accesses  (31.72%)
    27.436500592            160,505      LLC-loads                                                     (31.72%)
    27.436500592              7,417      LLC-load-misses           #    4.09% of all LL-cache accesses  (35.81%)
    27.486978636         96,006,073      mem_inst_retired.any                                          (36.61%)
    27.486978636         46,165,186      branch-instructions                                           (36.60%)
    27.486978636            230,012      branch-misses             #    0.50% of all branches          (36.61%)
    27.486978636        189,082,183      instructions              #    1.45  insn per cycle           (44.53%)
    27.486978636        130,541,256      cycles                                                        (44.53%)
    27.486978636          2,411,896      L1-icache-load-misses                                         (39.62%)
    27.486978636         63,014,350      L1-dcache-loads                                               (39.62%)
    27.486978636          1,534,735      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (39.62%)
    27.486978636            167,925      L2-loads                                                      (31.70%)
    27.486978636              7,679      L2-load-misses            #    4.85% of all LL-cache accesses  (31.70%)
    27.486978636            148,657      LLC-loads                                                     (31.70%)
    27.486978636              4,738      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.70%)
    27.537326243         92,072,071      mem_inst_retired.any                                          (34.08%)
    27.537326243         46,164,891      branch-instructions                                           (36.44%)
    27.537326243            238,272      branch-misses             #    0.52% of all branches          (36.43%)
    27.537326243        189,330,527      instructions              #    1.46  insn per cycle           (44.38%)
    27.537326243        130,096,870      cycles                                                        (44.38%)
    27.537326243          2,524,425      L1-icache-load-misses                                         (42.10%)
    27.537326243         57,290,095      L1-dcache-loads                                               (39.72%)
    27.537326243          1,387,821      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.73%)
    27.537326243            183,931      L2-loads                                                      (31.78%)
    27.537326243              5,398      L2-load-misses            #    3.53% of all LL-cache accesses  (31.78%)
    27.537326243            121,856      LLC-loads                                                     (31.78%)
    27.537326243              6,321      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.78%)
    27.587796119        110,114,154      mem_inst_retired.any                                          (31.70%)
    27.587796119         53,544,900      branch-instructions                                           (36.60%)
    27.587796119            268,615      branch-misses             #    0.50% of all branches          (36.60%)
    27.587796119        239,357,473      instructions              #    1.83  insn per cycle           (44.52%)
    27.587796119        130,530,842      cycles                                                        (44.52%)
    27.587796119          1,808,622      L1-icache-load-misses                                         (44.52%)
    27.587796119         68,776,925      L1-dcache-loads                                               (39.62%)
    27.587796119          1,890,567      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (39.62%)
    27.587796119            208,687      L2-loads                                                      (31.70%)
    27.587796119              5,914      L2-load-misses            #    2.81% of all LL-cache accesses  (31.70%)
    27.587796119            212,067      LLC-loads                                                     (31.70%)
    27.587796119              7,889      LLC-load-misses           #    3.75% of all LL-cache accesses  (31.70%)
    27.638310974         87,328,356      mem_inst_retired.any                                          (31.68%)
    27.638310974         50,733,248      branch-instructions                                           (32.35%)
    27.638310974            240,462      branch-misses             #    0.47% of all branches          (36.65%)
    27.638310974        205,613,655      instructions              #    1.58  insn per cycle           (44.57%)
    27.638310974        130,517,906      cycles                                                        (44.55%)
    27.638310974          2,805,809      L1-icache-load-misses                                         (44.56%)
    27.638310974         62,486,523      L1-dcache-loads                                               (43.92%)
    27.638310974          1,383,393      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.59%)
    27.638310974            150,033      L2-loads                                                      (31.68%)
    27.638310974             10,429      L2-load-misses            #    7.35% of all LL-cache accesses  (31.68%)
    27.638310974            133,867      LLC-loads                                                     (31.68%)
    27.638310974              3,642      LLC-load-misses           #    2.57% of all LL-cache accesses  (31.68%)
    27.688629822         79,525,543      mem_inst_retired.any                                          (31.80%)
    27.688629822         46,134,579      branch-instructions                                           (31.80%)
    27.688629822            264,208      branch-misses             #    0.57% of all branches          (35.42%)
    27.688629822        214,239,074      instructions              #    1.65  insn per cycle           (44.35%)
    27.688629822        130,083,570      cycles                                                        (44.35%)
    27.688629822          2,312,209      L1-icache-load-misses                                         (44.35%)
    27.688629822         63,192,106      L1-dcache-loads                                               (44.35%)
    27.688629822          1,212,556      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (40.75%)
    27.688629822            143,316      L2-loads                                                      (31.80%)
    27.688629822              9,820      L2-load-misses            #    7.05% of all LL-cache accesses  (31.80%)
    27.688629822            135,380      LLC-loads                                                     (31.80%)
    27.688629822              7,830      LLC-load-misses           #    5.62% of all LL-cache accesses  (31.80%)
    27.738950876         93,328,250      mem_inst_retired.any                                          (31.79%)
    27.738950876         46,353,742      branch-instructions                                           (31.79%)
    27.738950876            215,207      branch-misses             #    0.46% of all branches          (31.79%)
    27.738950876        187,223,989      instructions              #    1.44  insn per cycle           (44.36%)
    27.738950876        130,138,177      cycles                                                        (44.36%)
    27.738950876          2,054,792      L1-icache-load-misses                                         (44.37%)
    27.738950876         58,700,858      L1-dcache-loads                                               (44.37%)
    27.738950876          1,351,450      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.37%)
    27.738950876            182,357      L2-loads                                                      (31.79%)
    27.738950876              6,634      L2-load-misses            #    3.44% of all LL-cache accesses  (31.79%)
    27.738950876            203,814      LLC-loads                                                     (31.79%)
    27.738950876              8,127      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    27.789458199         92,509,431      mem_inst_retired.any                                          (31.68%)
    27.789458199         52,111,708      branch-instructions                                           (31.68%)
    27.789458199            274,157      branch-misses             #    0.53% of all branches          (31.68%)
    27.789458199        208,838,761      instructions              #    1.60  insn per cycle           (41.93%)
    27.789458199        130,532,257      cycles                                                        (44.55%)
    27.789458199          2,233,988      L1-icache-load-misses                                         (44.55%)
    27.789458199         65,719,421      L1-dcache-loads                                               (44.56%)
    27.789458199          1,436,617      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (44.55%)
    27.789458199            155,717      L2-loads                                                      (31.68%)
    27.789458199              6,851      L2-load-misses            #    4.44% of all LL-cache accesses  (31.68%)
    27.789458199            152,987      LLC-loads                                                     (31.69%)
    27.789458199              6,504      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.68%)
    27.839910957         82,243,370      mem_inst_retired.any                                          (31.71%)
    27.839910957         40,310,706      branch-instructions                                           (31.71%)
    27.839910957            217,279      branch-misses             #    0.54% of all branches          (31.71%)
    27.839910957        170,931,614      instructions              #    1.31  insn per cycle           (39.64%)
    27.839910957        130,453,992      cycles                                                        (44.50%)
    27.839910957          2,737,306      L1-icache-load-misses                                         (44.51%)
    27.839910957         61,284,493      L1-dcache-loads                                               (44.51%)
    27.839910957          1,610,960      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (44.51%)
    27.839910957            215,263      L2-loads                                                      (31.72%)
    27.839910957              9,599      L2-load-misses            #    4.90% of all LL-cache accesses  (31.71%)
    27.839910957            176,662      LLC-loads                                                     (31.71%)
    27.839910957              6,376      LLC-load-misses           #    3.25% of all LL-cache accesses  (31.71%)
    27.890261688        101,077,902      mem_inst_retired.any                                          (31.77%)
    27.890261688         48,262,096      branch-instructions                                           (31.78%)
    27.890261688            220,749      branch-misses             #    0.46% of all branches          (31.78%)
    27.890261688        170,649,212      instructions              #    1.31  insn per cycle           (39.72%)
    27.890261688        130,174,468      cycles                                                        (40.15%)
    27.890261688          2,217,451      L1-icache-load-misses                                         (44.38%)
    27.890261688         60,537,340      L1-dcache-loads                                               (44.38%)
    27.890261688          1,816,626      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (44.38%)
    27.890261688            213,203      L2-loads                                                      (36.04%)
    27.890261688              7,875      L2-load-misses            #    3.81% of all LL-cache accesses  (31.78%)
    27.890261688            200,676      LLC-loads                                                     (31.78%)
    27.890261688              9,275      LLC-load-misses           #    4.48% of all LL-cache accesses  (31.78%)
    27.940658218         96,629,945      mem_inst_retired.any                                          (31.74%)
    27.940658218         53,936,628      branch-instructions                                           (31.74%)
    27.940658218            251,571      branch-misses             #    0.47% of all branches          (31.74%)
    27.940658218        210,466,945      instructions              #    1.62  insn per cycle           (39.68%)
    27.940658218        130,261,741      cycles                                                        (39.68%)
    27.940658218          2,497,337      L1-icache-load-misses                                         (43.40%)
    27.940658218         59,848,999      L1-dcache-loads                                               (44.44%)
    27.940658218          1,386,299      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.44%)
    27.940658218            168,453      L2-loads                                                      (36.50%)
    27.940658218              5,641      L2-load-misses            #    3.31% of all LL-cache accesses  (32.81%)
    27.940658218            172,285      LLC-loads                                                     (31.75%)
    27.940658218              5,841      LLC-load-misses           #    3.43% of all LL-cache accesses  (31.75%)
    27.991064175         84,036,913      mem_inst_retired.any                                          (31.75%)
    27.991064175         46,234,509      branch-instructions                                           (31.74%)
    27.991064175            269,096      branch-misses             #    0.58% of all branches          (31.74%)
    27.991064175        200,197,518      instructions              #    1.54  insn per cycle           (39.67%)
    27.991064175        130,285,180      cycles                                                        (39.67%)
    27.991064175          2,526,680      L1-icache-load-misses                                         (39.67%)
    27.991064175         61,295,140      L1-dcache-loads                                               (44.46%)
    27.991064175          1,353,630      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (44.46%)
    27.991064175            192,489      L2-loads                                                      (36.52%)
    27.991064175              5,416      L2-load-misses            #    3.06% of all LL-cache accesses  (36.52%)
    27.991064175            161,369      LLC-loads                                                     (31.74%)
    27.991064175              3,128      LLC-load-misses           #    1.77% of all LL-cache accesses  (31.74%)
    28.041539714         98,160,970      mem_inst_retired.any                                          (31.70%)
    28.041539714         44,074,356      branch-instructions                                           (31.70%)
    28.041539714            262,462      branch-misses             #    0.60% of all branches          (31.70%)
    28.041539714        207,278,713      instructions              #    1.59  insn per cycle           (39.62%)
    28.041539714        130,490,396      cycles                                                        (39.62%)
    28.041539714          2,600,280      L1-icache-load-misses                                         (39.63%)
    28.041539714         65,864,576      L1-dcache-loads                                               (41.73%)
    28.041539714          1,380,875      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.52%)
    28.041539714            184,243      L2-loads                                                      (36.60%)
    28.041539714              8,298      L2-load-misses            #    5.10% of all LL-cache accesses  (36.60%)
    28.041539714            141,252      LLC-loads                                                     (34.52%)
    28.041539714              9,062      LLC-load-misses           #    5.57% of all LL-cache accesses  (31.70%)
    28.091982577        107,183,906      mem_inst_retired.any                                          (31.72%)
    28.091982577         46,221,636      branch-instructions                                           (31.72%)
    28.091982577            261,632      branch-misses             #    0.57% of all branches          (31.71%)
    28.091982577        193,984,950      instructions              #    1.49  insn per cycle           (39.64%)
    28.091982577        130,416,986      cycles                                                        (39.64%)
    28.091982577          2,514,857      L1-icache-load-misses                                         (39.64%)
    28.091982577         65,607,755      L1-dcache-loads                                               (39.64%)
    28.091982577          1,297,511      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.50%)
    28.091982577            170,980      L2-loads                                                      (36.57%)
    28.091982577              8,409      L2-load-misses            #    5.19% of all LL-cache accesses  (36.57%)
    28.091982577            153,127      LLC-loads                                                     (36.57%)
    28.091982577              9,157      LLC-load-misses           #    5.65% of all LL-cache accesses  (31.72%)
    28.142462894        101,171,915      mem_inst_retired.any                                          (31.70%)
    28.142462894         44,802,385      branch-instructions                                           (31.70%)
    28.142462894            200,548      branch-misses             #    0.45% of all branches          (31.69%)
    28.142462894        161,253,568      instructions              #    1.24  insn per cycle           (39.62%)
    28.142462894        130,546,049      cycles                                                        (39.62%)
    28.142462894          2,660,542      L1-icache-load-misses                                         (39.62%)
    28.142462894         69,157,412      L1-dcache-loads                                               (39.62%)
    28.142462894          1,229,804      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.91%)
    28.142462894            124,742      L2-loads                                                      (36.60%)
    28.142462894              5,979      L2-load-misses            #    4.28% of all LL-cache accesses  (36.61%)
    28.142462894            154,977      LLC-loads                                                     (36.60%)
    28.142462894              5,044      LLC-load-misses           #    3.61% of all LL-cache accesses  (36.34%)
    28.192958160        102,822,266      mem_inst_retired.any                                          (33.31%)
    28.192958160         53,324,538      branch-instructions                                           (31.69%)
    28.192958160            227,954      branch-misses             #    0.43% of all branches          (31.69%)
    28.192958160        194,695,409      instructions              #    1.49  insn per cycle           (39.61%)
    28.192958160        130,560,799      cycles                                                        (39.61%)
    28.192958160          2,663,267      L1-icache-load-misses                                         (39.61%)
    28.192958160         67,592,451      L1-dcache-loads                                               (39.61%)
    28.192958160          1,237,480      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.61%)
    28.192958160            147,095      L2-loads                                                      (34.98%)
    28.192958160              4,767      L2-load-misses            #    3.16% of all LL-cache accesses  (36.62%)
    28.192958160            154,433      LLC-loads                                                     (36.62%)
    28.192958160              6,678      LLC-load-misses           #    4.43% of all LL-cache accesses  (36.62%)
    28.243454537         97,766,016      mem_inst_retired.any                                          (36.64%)
    28.243454537         50,666,461      branch-instructions                                           (31.69%)
    28.243454537            255,346      branch-misses             #    0.50% of all branches          (31.68%)
    28.243454537        189,455,923      instructions              #    1.45  insn per cycle           (39.60%)
    28.243454537        130,555,764      cycles                                                        (39.60%)
    28.243454537          2,884,207      L1-icache-load-misses                                         (39.60%)
    28.243454537         64,409,967      L1-dcache-loads                                               (39.60%)
    28.243454537          1,325,662      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.60%)
    28.243454537            123,008      L2-loads                                                      (31.68%)
    28.243454537              7,752      L2-load-misses            #    5.63% of all LL-cache accesses  (36.63%)
    28.243454537            152,299      LLC-loads                                                     (36.64%)
    28.243454537              4,514      LLC-load-misses           #    3.28% of all LL-cache accesses  (36.64%)
    28.293907952        100,550,370      mem_inst_retired.any                                          (36.58%)
    28.293907952         53,759,859      branch-instructions                                           (35.23%)
    28.293907952            259,795      branch-misses             #    0.48% of all branches          (31.71%)
    28.293907952        216,333,528      instructions              #    1.66  insn per cycle           (39.64%)
    28.293907952        130,470,383      cycles                                                        (39.64%)
    28.293907952          2,753,452      L1-icache-load-misses                                         (39.64%)
    28.293907952         64,730,211      L1-dcache-loads                                               (39.64%)
    28.293907952          1,321,515      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.64%)
    28.293907952            129,454      L2-loads                                                      (31.71%)
    28.293907952              9,638      L2-load-misses            #    7.03% of all LL-cache accesses  (33.04%)
    28.293907952            144,854      LLC-loads                                                     (36.58%)
    28.293907952              8,896      LLC-load-misses           #    6.49% of all LL-cache accesses  (36.58%)
    28.344374042         93,410,644      mem_inst_retired.any                                          (36.59%)
    28.344374042         51,641,071      branch-instructions                                           (36.58%)
    28.344374042            265,690      branch-misses             #    0.51% of all branches          (32.18%)
    28.344374042        244,968,561      instructions              #    1.88  insn per cycle           (40.10%)
    28.344374042        130,537,458      cycles                                                        (39.63%)
    28.344374042          1,848,436      L1-icache-load-misses                                         (39.63%)
    28.344374042         85,970,473      L1-dcache-loads                                               (39.63%)
    28.344374042          1,302,568      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.63%)
    28.344374042            155,958      L2-loads                                                      (31.71%)
    28.344374042              2,661      L2-load-misses            #    1.52% of all LL-cache accesses  (31.71%)
    28.344374042            194,153      LLC-loads                                                     (36.10%)
    28.344374042              3,033      LLC-load-misses           #    1.73% of all LL-cache accesses  (36.59%)
    28.394717313         97,667,654      mem_inst_retired.any                                          (36.44%)
    28.394717313         48,254,839      branch-instructions                                           (36.43%)
    28.394717313            229,704      branch-misses             #    0.48% of all branches          (36.43%)
    28.394717313        188,281,877      instructions              #    1.45  insn per cycle           (44.38%)
    28.394717313        130,151,440      cycles                                                        (39.72%)
    28.394717313          1,792,756      L1-icache-load-misses                                         (39.72%)
    28.394717313         66,421,441      L1-dcache-loads                                               (39.73%)
    28.394717313          1,445,666      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.73%)
    28.394717313            185,017      L2-loads                                                      (31.78%)
    28.394717313              2,683      L2-load-misses            #    1.37% of all LL-cache accesses  (31.79%)
    28.394717313            207,329      LLC-loads                                                     (31.79%)
    28.394717313              6,689      LLC-load-misses           #    3.41% of all LL-cache accesses  (36.44%)
    28.445034451        100,585,761      mem_inst_retired.any                                          (36.41%)
    28.445034451         44,973,727      branch-instructions                                           (36.40%)
    28.445034451            196,508      branch-misses             #    0.44% of all branches          (36.39%)
    28.445034451        169,241,580      instructions              #    1.30  insn per cycle           (44.35%)
    28.445034451        130,036,249      cycles                                                        (41.54%)
    28.445034451          2,054,418      L1-icache-load-misses                                         (39.74%)
    28.445034451         64,541,712      L1-dcache-loads                                               (39.75%)
    28.445034451          1,577,234      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (39.75%)
    28.445034451            143,372      L2-loads                                                      (31.80%)
    28.445034451              6,888      L2-load-misses            #    5.18% of all LL-cache accesses  (31.80%)
    28.445034451            122,411      LLC-loads                                                     (31.81%)
    28.445034451              5,214      LLC-load-misses           #    3.92% of all LL-cache accesses  (34.60%)
    28.495491295         75,799,348      mem_inst_retired.any                                          (36.58%)
    28.495491295         39,149,866      branch-instructions                                           (36.58%)
    28.495491295            214,379      branch-misses             #    0.55% of all branches          (36.58%)
    28.495491295        167,456,577      instructions              #    1.28  insn per cycle           (44.51%)
    28.495491295        130,566,126      cycles                                                        (44.52%)
    28.495491295          2,763,636      L1-icache-load-misses                                         (39.64%)
    28.495491295         72,152,921      L1-dcache-loads                                               (39.64%)
    28.495491295          1,181,767      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.64%)
    28.495491295             98,897      L2-loads                                                      (31.70%)
    28.495491295             11,263      L2-load-misses            #    9.54% of all LL-cache accesses  (31.70%)
    28.495491295            137,259      LLC-loads                                                     (31.70%)
    28.495491295              9,271      LLC-load-misses           #    7.85% of all LL-cache accesses  (31.70%)
    28.546056901         82,159,900      mem_inst_retired.any                                          (32.93%)
    28.546056901         46,498,001      branch-instructions                                           (36.71%)
    28.546056901            274,883      branch-misses             #    0.59% of all branches          (36.70%)
    28.546056901        213,937,826      instructions              #    1.64  insn per cycle           (44.61%)
    28.546056901        130,573,241      cycles                                                        (44.61%)
    28.546056901          2,450,763      L1-icache-load-misses                                         (43.37%)
    28.546056901         76,188,149      L1-dcache-loads                                               (39.55%)
    28.546056901          1,339,617      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.56%)
    28.546056901            180,742      L2-loads                                                      (31.65%)
    28.546056901              7,292      L2-load-misses            #    4.27% of all LL-cache accesses  (31.65%)
    28.546056901            160,640      LLC-loads                                                     (31.65%)
    28.546056901              5,828      LLC-load-misses           #    3.41% of all LL-cache accesses  (31.65%)
    28.596479052         94,609,890      mem_inst_retired.any                                          (31.73%)
    28.596479052         51,480,174      branch-instructions                                           (35.85%)
    28.596479052            302,662      branch-misses             #    0.59% of all branches          (36.52%)
    28.596479052        217,065,590      instructions              #    1.67  insn per cycle           (44.45%)
    28.596479052        130,263,310      cycles                                                        (44.46%)
    28.596479052          2,550,086      L1-icache-load-misses                                         (44.46%)
    28.596479052         75,415,532      L1-dcache-loads                                               (40.37%)
    28.596479052          1,204,047      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.67%)
    28.596479052            142,898      L2-loads                                                      (31.74%)
    28.596479052              7,692      L2-load-misses            #    4.60% of all LL-cache accesses  (31.74%)
    28.596479052            191,874      LLC-loads                                                     (31.74%)
    28.596479052             14,798      LLC-load-misses           #    8.84% of all LL-cache accesses  (31.74%)
    28.646807459         98,357,082      mem_inst_retired.any                                          (31.80%)
    28.646807459         42,211,389      branch-instructions                                           (31.79%)
    28.646807459            225,019      branch-misses             #    0.53% of all branches          (36.43%)
    28.646807459        194,545,737      instructions              #    1.50  insn per cycle           (44.38%)
    28.646807459        130,103,025      cycles                                                        (44.38%)
    28.646807459          2,633,477      L1-icache-load-misses                                         (44.38%)
    28.646807459         64,633,497      L1-dcache-loads                                               (44.38%)
    28.646807459          1,289,474      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.75%)
    28.646807459            194,789      L2-loads                                                      (31.78%)
    28.646807459              5,800      L2-load-misses            #    3.06% of all LL-cache accesses  (31.77%)
    28.646807459            184,859      LLC-loads                                                     (31.77%)
    28.646807459              7,463      LLC-load-misses           #    3.93% of all LL-cache accesses  (31.77%)
    28.697236035        112,135,912      mem_inst_retired.any                                          (31.73%)
    28.697236035         50,311,249      branch-instructions                                           (31.73%)
    28.697236035            232,793      branch-misses             #    0.46% of all branches          (34.36%)
    28.697236035        205,166,491      instructions              #    1.57  insn per cycle           (44.48%)
    28.697236035        130,387,150      cycles                                                        (44.49%)
    28.697236035          2,439,561      L1-icache-load-misses                                         (44.49%)
    28.697236035         69,586,257      L1-dcache-loads                                               (44.49%)
    28.697236035          1,326,034      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (41.88%)
    28.697236035            184,520      L2-loads                                                      (31.72%)
    28.697236035              5,278      L2-load-misses            #    2.96% of all LL-cache accesses  (31.72%)
    28.697236035            172,012      LLC-loads                                                     (31.71%)
    28.697236035              5,618      LLC-load-misses           #    3.15% of all LL-cache accesses  (31.72%)
    28.747680957        114,005,761      mem_inst_retired.any                                          (31.72%)
    28.747680957         52,435,234      branch-instructions                                           (31.72%)
    28.747680957            249,843      branch-misses             #    0.48% of all branches          (31.72%)
    28.747680957        192,833,299      instructions              #    1.48  insn per cycle           (44.48%)
    28.747680957        130,449,764      cycles                                                        (44.48%)
    28.747680957          2,617,233      L1-icache-load-misses                                         (44.48%)
    28.747680957         63,740,351      L1-dcache-loads                                               (44.48%)
    28.747680957          1,363,460      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.48%)
    28.747680957            182,715      L2-loads                                                      (31.73%)
    28.747680957              4,370      L2-load-misses            #    2.37% of all LL-cache accesses  (31.73%)
    28.747680957            186,324      LLC-loads                                                     (31.73%)
    28.747680957              5,089      LLC-load-misses           #    2.76% of all LL-cache accesses  (31.73%)
    28.798177211         97,511,250      mem_inst_retired.any                                          (31.69%)
    28.798177211         51,812,340      branch-instructions                                           (31.69%)
    28.798177211            280,008      branch-misses             #    0.54% of all branches          (31.68%)
    28.798177211        203,548,128      instructions              #    1.56  insn per cycle           (40.50%)
    28.798177211        130,474,821      cycles                                                        (44.54%)
    28.798177211          2,689,784      L1-icache-load-misses                                         (44.55%)
    28.798177211         60,998,424      L1-dcache-loads                                               (44.54%)
    28.798177211          1,432,935      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (44.55%)
    28.798177211            192,187      L2-loads                                                      (31.69%)
    28.798177211              4,797      L2-load-misses            #    2.62% of all LL-cache accesses  (31.68%)
    28.798177211            174,288      LLC-loads                                                     (31.69%)
    28.798177211              4,325      LLC-load-misses           #    2.36% of all LL-cache accesses  (31.69%)
    28.848630618         74,966,410      mem_inst_retired.any                                          (31.72%)
    28.848630618         40,025,344      branch-instructions                                           (31.72%)
    28.848630618            231,733      branch-misses             #    0.58% of all branches          (31.72%)
    28.848630618        192,377,045      instructions              #    1.48  insn per cycle           (39.64%)
    28.848630618        130,413,373      cycles                                                        (43.52%)
    28.848630618          2,255,641      L1-icache-load-misses                                         (44.49%)
    28.848630618         66,202,150      L1-dcache-loads                                               (44.49%)
    28.848630618          1,282,978      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.49%)
    28.848630618            151,988      L2-loads                                                      (32.72%)
    28.848630618              6,898      L2-load-misses            #    4.30% of all LL-cache accesses  (31.72%)
    28.848630618            169,176      LLC-loads                                                     (31.72%)
    28.848630618              4,558      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.72%)
    28.898947100         86,305,457      mem_inst_retired.any                                          (31.80%)
    28.898947100         50,263,474      branch-instructions                                           (31.80%)
    28.898947100            270,994      branch-misses             #    0.54% of all branches          (31.80%)
    28.898947100        216,426,591      instructions              #    1.66  insn per cycle           (39.74%)
    28.898947100        130,139,753      cycles                                                        (39.75%)
    28.898947100          2,388,056      L1-icache-load-misses                                         (44.36%)
    28.898947100         63,065,810      L1-dcache-loads                                               (44.36%)
    28.898947100          1,246,728      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.36%)
    28.898947100            149,050      L2-loads                                                      (36.41%)
    28.898947100              6,511      L2-load-misses            #    4.42% of all LL-cache accesses  (31.79%)
    28.898947100            145,643      LLC-loads                                                     (31.79%)
    28.898947100              5,412      LLC-load-misses           #    3.67% of all LL-cache accesses  (31.79%)
    28.949379725         84,129,842      mem_inst_retired.any                                          (31.73%)
    28.949379725         40,905,244      branch-instructions                                           (31.73%)
    28.949379725            242,737      branch-misses             #    0.59% of all branches          (31.72%)
    28.949379725        170,999,382      instructions              #    1.31  insn per cycle           (39.65%)
    28.949379725        130,357,868      cycles                                                        (39.65%)
    28.949379725          3,148,451      L1-icache-load-misses                                         (42.00%)
    28.949379725         60,101,306      L1-dcache-loads                                               (44.47%)
    28.949379725          1,566,117      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (44.47%)
    28.949379725            158,919      L2-loads                                                      (36.55%)
    28.949379725              5,826      L2-load-misses            #    3.45% of all LL-cache accesses  (34.22%)
    28.949379725            178,569      LLC-loads                                                     (31.73%)
    28.949379725              4,518      LLC-load-misses           #    2.68% of all LL-cache accesses  (31.73%)
    28.999847107         90,005,686      mem_inst_retired.any                                          (31.70%)
    28.999847107         46,530,429      branch-instructions                                           (31.71%)
    28.999847107            268,939      branch-misses             #    0.58% of all branches          (31.70%)
    28.999847107        182,166,664      instructions              #    1.40  insn per cycle           (39.63%)
    28.999847107        130,473,944      cycles                                                        (39.63%)
    28.999847107          2,829,780      L1-icache-load-misses                                         (39.63%)
    28.999847107         58,983,202      L1-dcache-loads                                               (44.51%)
    28.999847107          1,312,173      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (44.51%)
    28.999847107            197,840      L2-loads                                                      (36.59%)
    28.999847107              4,681      L2-load-misses            #    2.21% of all LL-cache accesses  (36.59%)
    28.999847107            225,761      LLC-loads                                                     (31.71%)
    28.999847107              5,881      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    29.050178022        113,506,735      mem_inst_retired.any                                          (31.79%)
    29.050178022         50,037,197      branch-instructions                                           (31.79%)
    29.050178022            247,164      branch-misses             #    0.49% of all branches          (31.79%)
    29.050178022        185,358,816      instructions              #    1.42  insn per cycle           (39.74%)
    29.050178022        130,193,418      cycles                                                        (39.74%)
    29.050178022          3,026,723      L1-icache-load-misses                                         (39.74%)
    29.050178022         59,384,626      L1-dcache-loads                                               (40.30%)
    29.050178022          1,584,342      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (44.36%)
    29.050178022            206,530      L2-loads                                                      (36.41%)
    29.050178022              6,338      L2-load-misses            #    3.47% of all LL-cache accesses  (36.41%)
    29.050178022            158,364      LLC-loads                                                     (35.87%)
    29.050178022              6,966      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.79%)
    29.100521725         83,670,383      mem_inst_retired.any                                          (31.78%)
    29.100521725         43,205,469      branch-instructions                                           (31.78%)
    29.100521725            254,875      branch-misses             #    0.59% of all branches          (31.78%)
    29.100521725        208,798,156      instructions              #    1.60  insn per cycle           (39.73%)
    29.100521725        130,188,904      cycles                                                        (39.72%)
    29.100521725          2,534,250      L1-icache-load-misses                                         (39.72%)
    29.100521725         65,961,699      L1-dcache-loads                                               (39.72%)
    29.100521725          1,319,173      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (43.61%)
    29.100521725            186,363      L2-loads                                                      (36.44%)
    29.100521725              4,953      L2-load-misses            #    2.83% of all LL-cache accesses  (36.44%)
    29.100521725            164,201      LLC-loads                                                     (36.44%)
    29.100521725              5,593      LLC-load-misses           #    3.19% of all LL-cache accesses  (32.57%)
    29.150931291         91,658,975      mem_inst_retired.any                                          (31.74%)
    29.150931291         42,188,108      branch-instructions                                           (31.74%)
    29.150931291            245,487      branch-misses             #    0.58% of all branches          (31.74%)
    29.150931291        214,351,753      instructions              #    1.64  insn per cycle           (39.67%)
    29.150931291        130,362,302      cycles                                                        (39.67%)
    29.150931291          2,147,930      L1-icache-load-misses                                         (39.67%)
    29.150931291         69,855,143      L1-dcache-loads                                               (39.67%)
    29.150931291          1,234,455      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.67%)
    29.150931291            180,403      L2-loads                                                      (36.52%)
    29.150931291              7,587      L2-load-misses            #    4.37% of all LL-cache accesses  (36.52%)
    29.150931291            166,702      LLC-loads                                                     (36.52%)
    29.150931291              8,474      LLC-load-misses           #    4.88% of all LL-cache accesses  (36.52%)
    29.201253164         99,661,230      mem_inst_retired.any                                          (34.01%)
    29.201253164         46,620,792      branch-instructions                                           (31.80%)
    29.201253164            234,004      branch-misses             #    0.50% of all branches          (31.79%)
    29.201253164        188,289,141      instructions              #    1.45  insn per cycle           (39.74%)
    29.201253164        130,185,030      cycles                                                        (39.74%)
    29.201253164          2,460,830      L1-icache-load-misses                                         (39.74%)
    29.201253164         66,120,102      L1-dcache-loads                                               (39.75%)
    29.201253164          1,234,902      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.75%)
    29.201253164            169,035      L2-loads                                                      (34.18%)
    29.201253164              6,155      L2-load-misses            #    3.65% of all LL-cache accesses  (36.41%)
    29.201253164            168,309      LLC-loads                                                     (36.40%)
    29.201253164              5,103      LLC-load-misses           #    3.03% of all LL-cache accesses  (36.40%)
    29.251565855        106,690,864      mem_inst_retired.any                                          (36.39%)
    29.251565855         46,039,117      branch-instructions                                           (31.79%)
    29.251565855            245,032      branch-misses             #    0.53% of all branches          (31.79%)
    29.251565855        173,935,805      instructions              #    1.34  insn per cycle           (39.74%)
    29.251565855        130,173,918      cycles                                                        (39.75%)
    29.251565855          2,636,577      L1-icache-load-misses                                         (39.75%)
    29.251565855         57,280,182      L1-dcache-loads                                               (39.75%)
    29.251565855          1,857,822      L1-dcache-load-misses     #    3.24% of all L1-dcache accesses  (39.76%)
    29.251565855            214,641      L2-loads                                                      (31.81%)
    29.251565855              4,375      L2-load-misses            #    2.21% of all LL-cache accesses  (36.40%)
    29.251565855            181,102      LLC-loads                                                     (36.40%)
    29.251565855              7,061      LLC-load-misses           #    3.57% of all LL-cache accesses  (36.40%)
    29.301895430        112,653,642      mem_inst_retired.any                                          (36.42%)
    29.301895430         56,979,602      branch-instructions                                           (35.29%)
    29.301895430            258,012      branch-misses             #    0.45% of all branches          (31.78%)
    29.301895430        204,405,721      instructions              #    1.57  insn per cycle           (39.73%)
    29.301895430        130,196,837      cycles                                                        (39.73%)
    29.301895430          2,508,088      L1-icache-load-misses                                         (39.73%)
    29.301895430         56,926,763      L1-dcache-loads                                               (39.74%)
    29.301895430          1,865,418      L1-dcache-load-misses     #    3.28% of all L1-dcache accesses  (39.74%)
    29.301895430            227,592      L2-loads                                                      (31.79%)
    29.301895430              1,473      L2-load-misses            #    0.70% of all LL-cache accesses  (32.91%)
    29.301895430            194,648      LLC-loads                                                     (36.42%)
    29.301895430              4,120      LLC-load-misses           #    1.95% of all LL-cache accesses  (36.43%)
    29.352218041        112,748,794      mem_inst_retired.any                                          (36.41%)
    29.352218041         62,513,940      branch-instructions                                           (36.41%)
    29.352218041            308,878      branch-misses             #    0.49% of all branches          (31.96%)
    29.352218041        250,143,593      instructions              #    1.92  insn per cycle           (39.91%)
    29.352218041        130,153,488      cycles                                                        (39.74%)
    29.352218041          2,436,233      L1-icache-load-misses                                         (39.74%)
    29.352218041         63,614,687      L1-dcache-loads                                               (39.74%)
    29.352218041          1,255,694      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.74%)
    29.352218041            182,944      L2-loads                                                      (31.80%)
    29.352218041              1,962      L2-load-misses            #    1.08% of all LL-cache accesses  (31.80%)
    29.352218041            179,187      LLC-loads                                                     (36.23%)
    29.352218041              5,616      LLC-load-misses           #    3.10% of all LL-cache accesses  (36.41%)
    29.402657675        103,371,353      mem_inst_retired.any                                          (36.56%)
    29.402657675         58,087,089      branch-instructions                                           (36.56%)
    29.402657675            285,184      branch-misses             #    0.49% of all branches          (36.57%)
    29.402657675        254,192,516      instructions              #    1.95  insn per cycle           (44.49%)
    29.402657675        130,488,399      cycles                                                        (39.65%)
    29.402657675          2,160,266      L1-icache-load-misses                                         (39.65%)
    29.402657675         88,019,946      L1-dcache-loads                                               (39.65%)
    29.402657675          1,254,666      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (39.65%)
    29.402657675            190,039      L2-loads                                                      (31.72%)
    29.402657675              8,970      L2-load-misses            #    4.86% of all LL-cache accesses  (31.71%)
    29.402657675            179,188      LLC-loads                                                     (31.71%)
    29.402657675              6,824      LLC-load-misses           #    3.70% of all LL-cache accesses  (36.56%)
    29.453140234         91,435,939      mem_inst_retired.any                                          (36.61%)
    29.453140234         44,383,541      branch-instructions                                           (36.61%)
    29.453140234            244,380      branch-misses             #    0.55% of all branches          (36.61%)
    29.453140234        189,934,870      instructions              #    1.45  insn per cycle           (44.54%)
    29.453140234        130,563,867      cycles                                                        (41.62%)
    29.453140234          2,366,071      L1-icache-load-misses                                         (39.62%)
    29.453140234         80,756,083      L1-dcache-loads                                               (39.62%)
    29.453140234          1,251,157      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.62%)
    29.453140234            133,150      L2-loads                                                      (31.69%)
    29.453140234              7,117      L2-load-misses            #    4.94% of all LL-cache accesses  (31.70%)
    29.453140234            154,983      LLC-loads                                                     (31.69%)
    29.453140234              5,146      LLC-load-misses           #    3.57% of all LL-cache accesses  (34.59%)
    29.503603632         89,214,971      mem_inst_retired.any                                          (36.58%)
    29.503603632         43,992,977      branch-instructions                                           (36.58%)
    29.503603632            264,737      branch-misses             #    0.60% of all branches          (36.59%)
    29.503603632        178,466,455      instructions              #    1.37  insn per cycle           (44.51%)
    29.503603632        130,553,529      cycles                                                        (44.52%)
    29.503603632          2,755,410      L1-icache-load-misses                                         (39.64%)
    29.503603632         65,417,192      L1-dcache-loads                                               (39.64%)
    29.503603632          1,292,248      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.64%)
    29.503603632            170,474      L2-loads                                                      (31.71%)
    29.503603632              5,884      L2-load-misses            #    3.39% of all LL-cache accesses  (31.71%)
    29.503603632            176,623      LLC-loads                                                     (31.70%)
    29.503603632             10,156      LLC-load-misses           #    5.85% of all LL-cache accesses  (31.70%)
    29.553985752         92,126,858      mem_inst_retired.any                                          (32.82%)
    29.553985752         49,279,499      branch-instructions                                           (36.48%)
    29.553985752            254,057      branch-misses             #    0.52% of all branches          (36.48%)
    29.553985752        193,231,440      instructions              #    1.48  insn per cycle           (44.42%)
    29.553985752        130,246,860      cycles                                                        (44.42%)
    29.553985752          2,651,435      L1-icache-load-misses                                         (43.38%)
    29.553985752         50,993,992      L1-dcache-loads                                               (39.70%)
    29.553985752          1,436,394      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.70%)
    29.553985752            174,851      L2-loads                                                      (31.76%)
    29.553985752              5,695      L2-load-misses            #    3.29% of all LL-cache accesses  (31.76%)
    29.553985752            171,743      LLC-loads                                                     (31.76%)
    29.553985752              4,962      LLC-load-misses           #    2.86% of all LL-cache accesses  (31.76%)
    29.604315713         79,782,689      mem_inst_retired.any                                          (31.79%)
    29.604315713         48,928,569      branch-instructions                                           (36.07%)
    29.604315713            262,974      branch-misses             #    0.54% of all branches          (36.42%)
    29.604315713        227,080,078      instructions              #    1.75  insn per cycle           (44.37%)
    29.604315713        130,130,950      cycles                                                        (44.37%)
    29.604315713          1,770,083      L1-icache-load-misses                                         (44.37%)
    29.604315713         65,704,465      L1-dcache-loads                                               (40.11%)
    29.604315713          1,060,317      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.73%)
    29.604315713            125,026      L2-loads                                                      (31.79%)
    29.604315713              5,206      L2-load-misses            #    3.69% of all LL-cache accesses  (31.79%)
    29.604315713            157,162      LLC-loads                                                     (31.80%)
    29.604315713              3,771      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.79%)
    29.654694418        121,379,805      mem_inst_retired.any                                          (31.76%)
    29.654694418         57,089,100      branch-instructions                                           (31.76%)
    29.654694418            261,857      branch-misses             #    0.46% of all branches          (36.49%)
    29.654694418        209,372,484      instructions              #    1.61  insn per cycle           (44.43%)
    29.654694418        130,255,114      cycles                                                        (44.41%)
    29.654694418          2,638,236      L1-icache-load-misses                                         (44.41%)
    29.654694418         60,056,319      L1-dcache-loads                                               (44.41%)
    29.654694418          1,575,213      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.69%)
    29.654694418            204,549      L2-loads                                                      (31.77%)
    29.654694418              8,530      L2-load-misses            #    4.59% of all LL-cache accesses  (31.77%)
    29.654694418            167,230      LLC-loads                                                     (31.76%)
    29.654694418              8,862      LLC-load-misses           #    4.77% of all LL-cache accesses  (31.76%)
    29.705173612         90,449,996      mem_inst_retired.any                                          (31.69%)
    29.705173612         48,239,777      branch-instructions                                           (31.70%)
    29.705173612            255,208      branch-misses             #    0.53% of all branches          (34.55%)
    29.705173612        206,341,012      instructions              #    1.58  insn per cycle           (44.53%)
    29.705173612        130,562,787      cycles                                                        (44.53%)
    29.705173612          2,282,407      L1-icache-load-misses                                         (44.53%)
    29.705173612         78,302,788      L1-dcache-loads                                               (44.53%)
    29.705173612          1,452,098      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (41.70%)
    29.705173612            130,736      L2-loads                                                      (31.70%)
    29.705173612              6,297      L2-load-misses            #    4.72% of all LL-cache accesses  (31.70%)
    29.705173612            135,846      LLC-loads                                                     (31.70%)
    29.705173612              5,533      LLC-load-misses           #    4.15% of all LL-cache accesses  (31.70%)
    29.755654866         83,495,063      mem_inst_retired.any                                          (31.70%)
    29.755654866         42,163,314      branch-instructions                                           (31.70%)
    29.755654866            243,678      branch-misses             #    0.58% of all branches          (31.70%)
    29.755654866        215,344,019      instructions              #    1.65  insn per cycle           (44.53%)
    29.755654866        130,601,999      cycles                                                        (44.53%)
    29.755654866          2,253,537      L1-icache-load-misses                                         (44.54%)
    29.755654866         88,021,260      L1-dcache-loads                                               (44.53%)
    29.755654866          1,213,334      L1-dcache-load-misses     #    1.38% of all L1-dcache accesses  (44.53%)
    29.755654866            124,563      L2-loads                                                      (31.69%)
    29.755654866              3,916      L2-load-misses            #    2.83% of all LL-cache accesses  (31.69%)
    29.755654866            151,884      LLC-loads                                                     (31.69%)
    29.755654866              2,306      LLC-load-misses           #    1.67% of all LL-cache accesses  (31.70%)
    29.806094131        119,949,464      mem_inst_retired.any                                          (31.72%)
    29.806094131         61,922,634      branch-instructions                                           (31.72%)
    29.806094131            290,114      branch-misses             #    0.47% of all branches          (31.72%)
    29.806094131        232,189,392      instructions              #    1.78  insn per cycle           (40.60%)
    29.806094131        130,445,454      cycles                                                        (44.48%)
    29.806094131          2,315,150      L1-icache-load-misses                                         (44.48%)
    29.806094131         60,834,617      L1-dcache-loads                                               (44.48%)
    29.806094131          1,298,667      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (44.48%)
    29.806094131            155,128      L2-loads                                                      (31.73%)
    29.806094131              7,876      L2-load-misses            #    4.72% of all LL-cache accesses  (31.73%)
    29.806094131            178,402      LLC-loads                                                     (31.72%)
    29.806094131             10,988      LLC-load-misses           #    6.59% of all LL-cache accesses  (31.72%)
    29.856567829        118,293,923      mem_inst_retired.any                                          (31.70%)
    29.856567829         54,086,168      branch-instructions                                           (31.70%)
    29.856567829            245,583      branch-misses             #    0.45% of all branches          (31.70%)
    29.856567829        192,864,795      instructions              #    1.48  insn per cycle           (39.62%)
    29.856567829        130,574,771      cycles                                                        (43.67%)
    29.856567829          3,063,820      L1-icache-load-misses                                         (44.52%)
    29.856567829         63,114,628      L1-dcache-loads                                               (44.52%)
    29.856567829          1,574,177      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (44.52%)
    29.856567829            175,700      L2-loads                                                      (32.57%)
    29.856567829              4,504      L2-load-misses            #    3.03% of all LL-cache accesses  (31.70%)
    29.856567829            122,062      LLC-loads                                                     (31.71%)
    29.856567829              5,996      LLC-load-misses           #    4.03% of all LL-cache accesses  (31.70%)
    29.906906070         80,643,092      mem_inst_retired.any                                          (31.79%)
    29.906906070         46,365,252      branch-instructions                                           (31.78%)
    29.906906070            284,182      branch-misses             #    0.61% of all branches          (31.78%)
    29.906906070        232,000,358      instructions              #    1.78  insn per cycle           (39.73%)
    29.906906070        130,199,944      cycles                                                        (39.73%)
    29.906906070          1,994,408      L1-icache-load-misses                                         (44.37%)
    29.906906070         87,634,249      L1-dcache-loads                                               (44.38%)
    29.906906070          1,350,590      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (44.38%)
    29.906906070            174,534      L2-loads                                                      (36.43%)
    29.906906070              4,024      L2-load-misses            #    2.42% of all LL-cache accesses  (31.78%)
    29.906906070            157,833      LLC-loads                                                     (31.78%)
    29.906906070              4,574      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.78%)
    29.957280212         98,415,402      mem_inst_retired.any                                          (31.76%)
    29.957280212         55,210,203      branch-instructions                                           (31.76%)
    29.957280212            296,397      branch-misses             #    0.54% of all branches          (31.76%)
    29.957280212        261,807,617      instructions              #    2.01  insn per cycle           (39.70%)
    29.957280212        130,278,348      cycles                                                        (39.70%)
    29.957280212          2,101,929      L1-icache-load-misses                                         (42.14%)
    29.957280212         67,905,783      L1-dcache-loads                                               (44.42%)
    29.957280212          1,207,614      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (44.42%)
    29.957280212            179,255      L2-loads                                                      (36.48%)
    29.957280212              3,118      L2-load-misses            #    1.74% of all LL-cache accesses  (34.06%)
    29.957280212            179,681      LLC-loads                                                     (31.76%)
    29.957280212              2,751      LLC-load-misses           #    1.53% of all LL-cache accesses  (31.77%)
    30.007753354         80,356,126      mem_inst_retired.any                                          (31.69%)
    30.007753354         40,685,530      branch-instructions                                           (31.69%)
    30.007753354            208,810      branch-misses             #    0.51% of all branches          (31.69%)
    30.007753354        174,600,732      instructions              #    1.34  insn per cycle           (39.62%)
    30.007753354        130,511,403      cycles                                                        (39.62%)
    30.007753354          2,518,470      L1-icache-load-misses                                         (39.62%)
    30.007753354         77,220,663      L1-dcache-loads                                               (44.53%)
    30.007753354          1,313,519      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.53%)
    30.007753354            172,416      L2-loads                                                      (36.60%)
    30.007753354              3,138      L2-load-misses            #    1.50% of all LL-cache accesses  (36.60%)
    30.007753354            245,949      LLC-loads                                                     (31.70%)
    30.007753354              6,722      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.70%)
    30.058099079         91,176,210      mem_inst_retired.any                                          (31.78%)
    30.058099079         50,363,556      branch-instructions                                           (31.78%)
    30.058099079            278,769      branch-misses             #    0.55% of all branches          (31.78%)
    30.058099079        247,075,774      instructions              #    1.90  insn per cycle           (39.72%)
    30.058099079        130,242,671      cycles                                                        (39.73%)
    30.058099079          1,858,942      L1-icache-load-misses                                         (39.73%)
    30.058099079         85,251,271      L1-dcache-loads                                               (40.48%)
    30.058099079          1,232,166      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (44.39%)
    30.058099079            120,971      L2-loads                                                      (36.44%)
    30.058099079              4,456      L2-load-misses            #    3.32% of all LL-cache accesses  (36.44%)
    30.058099079            147,096      LLC-loads                                                     (35.71%)
    30.058099079              2,914      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.77%)
    30.108571195         82,539,811      mem_inst_retired.any                                          (31.70%)
    30.108571195         41,615,594      branch-instructions                                           (31.70%)
    30.108571195            232,733      branch-misses             #    0.56% of all branches          (31.70%)
    30.108571195        171,522,050      instructions              #    1.31  insn per cycle           (39.62%)
    30.108571195        130,532,900      cycles                                                        (39.62%)
    30.108571195          1,900,423      L1-icache-load-misses                                         (39.63%)
    30.108571195         55,252,227      L1-dcache-loads                                               (39.63%)
    30.108571195          1,643,430      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (43.65%)
    30.108571195            176,070      L2-loads                                                      (36.59%)
    30.108571195              3,763      L2-load-misses            #    2.15% of all LL-cache accesses  (36.59%)
    30.108571195            173,191      LLC-loads                                                     (36.59%)
    30.108571195              2,905      LLC-load-misses           #    1.66% of all LL-cache accesses  (32.59%)
    30.158895533         81,162,638      mem_inst_retired.any                                          (31.79%)
    30.158895533         39,943,435      branch-instructions                                           (31.79%)
    30.158895533            214,989      branch-misses             #    0.54% of all branches          (31.79%)
    30.158895533        174,621,854      instructions              #    1.34  insn per cycle           (39.74%)
    30.158895533        130,174,720      cycles                                                        (39.74%)
    30.158895533          2,451,183      L1-icache-load-misses                                         (39.74%)
    30.158895533         71,467,154      L1-dcache-loads                                               (39.74%)
    30.158895533          1,181,264      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.74%)
    30.158895533            152,944      L2-loads                                                      (36.42%)
    30.158895533              4,605      L2-load-misses            #    2.67% of all LL-cache accesses  (36.41%)
    30.158895533            191,857      LLC-loads                                                     (36.42%)
    30.158895533              4,722      LLC-load-misses           #    2.74% of all LL-cache accesses  (36.42%)
    30.209381964        107,921,764      mem_inst_retired.any                                          (34.16%)
    30.209381964         56,586,182      branch-instructions                                           (31.69%)
    30.209381964            269,094      branch-misses             #    0.48% of all branches          (31.69%)
    30.209381964        217,019,701      instructions              #    1.66  insn per cycle           (39.61%)
    30.209381964        130,548,331      cycles                                                        (39.61%)
    30.209381964          2,716,568      L1-icache-load-misses                                         (39.61%)
    30.209381964         65,259,873      L1-dcache-loads                                               (39.61%)
    30.209381964          1,587,563      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.61%)
    30.209381964            201,988      L2-loads                                                      (34.13%)
    30.209381964              5,483      L2-load-misses            #    2.83% of all LL-cache accesses  (36.62%)
    30.209381964            185,502      LLC-loads                                                     (36.62%)
    30.209381964              6,398      LLC-load-misses           #    3.30% of all LL-cache accesses  (36.62%)
    30.259852644         96,098,449      mem_inst_retired.any                                          (36.60%)
    30.259852644         49,450,845      branch-instructions                                           (31.70%)
    30.259852644            245,282      branch-misses             #    0.50% of all branches          (31.70%)
    30.259852644        197,602,607      instructions              #    1.51  insn per cycle           (39.62%)
    30.259852644        130,505,354      cycles                                                        (39.62%)
    30.259852644          1,965,590      L1-icache-load-misses                                         (39.63%)
    30.259852644         60,532,501      L1-dcache-loads                                               (39.63%)
    30.259852644          1,680,798      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.63%)
    30.259852644            195,852      L2-loads                                                      (31.70%)
    30.259852644              7,337      L2-load-misses            #    3.57% of all LL-cache accesses  (36.59%)
    30.259852644            214,648      LLC-loads                                                     (36.60%)
    30.259852644              5,805      LLC-load-misses           #    2.83% of all LL-cache accesses  (36.60%)
#           time             counts unit events
    30.310309838         97,915,970      mem_inst_retired.any                                          (36.58%)
    30.310309838         45,470,588      branch-instructions                                           (36.03%)
    30.310309838            254,019      branch-misses             #    0.56% of all branches          (31.72%)
    30.310309838        198,905,889      instructions              #    1.53  insn per cycle           (39.64%)
    30.310309838        130,427,147      cycles                                                        (39.63%)
    30.310309838          2,244,341      L1-icache-load-misses                                         (39.64%)
    30.310309838         63,646,926      L1-dcache-loads                                               (39.63%)
    30.310309838          1,927,430      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (39.63%)
    30.310309838            187,703      L2-loads                                                      (31.72%)
    30.310309838              6,328      L2-load-misses            #    3.28% of all LL-cache accesses  (32.25%)
    30.310309838            198,417      LLC-loads                                                     (36.58%)
    30.310309838              7,562      LLC-load-misses           #    3.92% of all LL-cache accesses  (36.58%)
    30.360670630         93,130,731      mem_inst_retired.any                                          (36.45%)
    30.360670630         42,187,489      branch-instructions                                           (36.46%)
    30.360670630            211,278      branch-misses             #    0.50% of all branches          (32.84%)
    30.360670630        193,069,873      instructions              #    1.48  insn per cycle           (40.78%)
    30.360670630        130,214,314      cycles                                                        (39.71%)
    30.360670630          2,147,712      L1-icache-load-misses                                         (39.71%)
    30.360670630         66,763,596      L1-dcache-loads                                               (39.71%)
    30.360670630          1,894,150      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (39.71%)
    30.360670630            219,874      L2-loads                                                      (31.77%)
    30.360670630              8,214      L2-load-misses            #    3.99% of all LL-cache accesses  (31.77%)
    30.360670630            192,164      LLC-loads                                                     (35.38%)
    30.360670630              6,903      LLC-load-misses           #    3.35% of all LL-cache accesses  (36.46%)
    30.411129606        101,090,985      mem_inst_retired.any                                          (36.58%)
    30.411129606         47,481,285      branch-instructions                                           (36.59%)
    30.411129606            218,074      branch-misses             #    0.46% of all branches          (36.59%)
    30.411129606        186,904,888      instructions              #    1.43  insn per cycle           (44.52%)
    30.411129606        130,489,241      cycles                                                        (39.64%)
    30.411129606          2,247,790      L1-icache-load-misses                                         (39.64%)
    30.411129606         67,980,780      L1-dcache-loads                                               (39.63%)
    30.411129606          1,333,588      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.63%)
    30.411129606            175,009      L2-loads                                                      (31.71%)
    30.411129606             10,172      L2-load-misses            #    6.01% of all LL-cache accesses  (31.70%)
    30.411129606            163,634      LLC-loads                                                     (31.70%)
    30.411129606              8,872      LLC-load-misses           #    5.24% of all LL-cache accesses  (36.59%)
    30.461569829        105,985,965      mem_inst_retired.any                                          (36.56%)
    30.461569829         50,377,115      branch-instructions                                           (36.55%)
    30.461569829            231,492      branch-misses             #    0.46% of all branches          (36.56%)
    30.461569829        198,775,540      instructions              #    1.52  insn per cycle           (44.49%)
    30.461569829        130,414,784      cycles                                                        (42.51%)
    30.461569829          2,429,396      L1-icache-load-misses                                         (39.65%)
    30.461569829         69,287,783      L1-dcache-loads                                               (39.65%)
    30.461569829          1,152,904      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.65%)
    30.461569829            129,917      L2-loads                                                      (31.72%)
    30.461569829              5,308      L2-load-misses            #    4.03% of all LL-cache accesses  (31.72%)
    30.461569829            133,287      LLC-loads                                                     (31.72%)
    30.461569829              8,496      LLC-load-misses           #    6.46% of all LL-cache accesses  (33.68%)
    30.512060675         91,431,144      mem_inst_retired.any                                          (36.63%)
    30.512060675         45,632,108      branch-instructions                                           (36.63%)
    30.512060675            234,008      branch-misses             #    0.51% of all branches          (36.63%)
    30.512060675        188,313,261      instructions              #    1.44  insn per cycle           (44.55%)
    30.512060675        130,612,602      cycles                                                        (44.56%)
    30.512060675          2,874,722      L1-icache-load-misses                                         (39.60%)
    30.512060675         67,792,561      L1-dcache-loads                                               (39.60%)
    30.512060675          1,224,037      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.60%)
    30.512060675            121,449      L2-loads                                                      (31.68%)
    30.512060675              6,119      L2-load-misses            #    4.55% of all LL-cache accesses  (31.69%)
    30.512060675            147,314      LLC-loads                                                     (31.69%)
    30.512060675              3,288      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.69%)
    30.562512351        104,947,665      mem_inst_retired.any                                          (31.86%)
    30.562512351         59,215,392      branch-instructions                                           (36.57%)
    30.562512351            257,302      branch-misses             #    0.43% of all branches          (36.57%)
    30.562512351        215,265,231      instructions              #    1.65  insn per cycle           (44.49%)
    30.562512351        130,455,581      cycles                                                        (44.49%)
    30.562512351          2,518,760      L1-icache-load-misses                                         (44.38%)
    30.562512351         54,150,454      L1-dcache-loads                                               (39.64%)
    30.562512351          1,360,591      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.64%)
    30.562512351            182,089      L2-loads                                                      (31.72%)
    30.562512351              2,421      L2-load-misses            #    1.40% of all LL-cache accesses  (31.72%)
    30.562512351            163,465      LLC-loads                                                     (31.72%)
    30.562512351              3,817      LLC-load-misses           #    2.21% of all LL-cache accesses  (31.72%)
    30.612984903         88,528,250      mem_inst_retired.any                                          (31.69%)
    30.612984903         47,704,046      branch-instructions                                           (34.91%)
    30.612984903            253,828      branch-misses             #    0.53% of all branches          (36.59%)
    30.612984903        198,113,033      instructions              #    1.52  insn per cycle           (44.51%)
    30.612984903        130,493,951      cycles                                                        (44.52%)
    30.612984903          2,816,732      L1-icache-load-misses                                         (44.54%)
    30.612984903         69,012,715      L1-dcache-loads                                               (41.33%)
    30.612984903          1,312,090      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.63%)
    30.612984903            144,043      L2-loads                                                      (31.70%)
    30.612984903              7,432      L2-load-misses            #    4.95% of all LL-cache accesses  (31.70%)
    30.612984903            156,343      LLC-loads                                                     (31.71%)
    30.612984903              4,743      LLC-load-misses           #    3.16% of all LL-cache accesses  (31.71%)
    30.663475142        100,346,658      mem_inst_retired.any                                          (31.69%)
    30.663475142         43,811,379      branch-instructions                                           (31.69%)
    30.663475142            238,730      branch-misses             #    0.54% of all branches          (36.62%)
    30.663475142        190,150,788      instructions              #    1.46  insn per cycle           (44.55%)
    30.663475142        130,608,394      cycles                                                        (44.54%)
    30.663475142          2,926,812      L1-icache-load-misses                                         (44.54%)
    30.663475142         57,544,367      L1-dcache-loads                                               (44.55%)
    30.663475142          1,322,374      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.61%)
    30.663475142            153,530      L2-loads                                                      (31.69%)
    30.663475142              6,610      L2-load-misses            #    4.97% of all LL-cache accesses  (31.69%)
    30.663475142            112,725      LLC-loads                                                     (31.68%)
    30.663475142              7,342      LLC-load-misses           #    5.52% of all LL-cache accesses  (31.69%)
    30.713924075        110,828,076      mem_inst_retired.any                                          (31.72%)
    30.713924075         48,982,134      branch-instructions                                           (31.72%)
    30.713924075            219,963      branch-misses             #    0.45% of all branches          (33.02%)
    30.713924075        195,611,766      instructions              #    1.50  insn per cycle           (44.50%)
    30.713924075        130,440,830      cycles                                                        (44.50%)
    30.713924075          2,503,641      L1-icache-load-misses                                         (44.50%)
    30.713924075         71,614,123      L1-dcache-loads                                               (44.50%)
    30.713924075          1,252,100      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (43.22%)
    30.713924075            146,770      L2-loads                                                      (31.71%)
    30.713924075              7,810      L2-load-misses            #    5.43% of all LL-cache accesses  (31.71%)
    30.713924075            140,910      LLC-loads                                                     (31.71%)
    30.713924075              9,380      LLC-load-misses           #    6.52% of all LL-cache accesses  (31.71%)
    30.764261319        106,933,869      mem_inst_retired.any                                          (31.79%)
    30.764261319         49,349,847      branch-instructions                                           (31.78%)
    30.764261319            211,407      branch-misses             #    0.43% of all branches          (31.79%)
    30.764261319        185,067,049      instructions              #    1.42  insn per cycle           (44.12%)
    30.764261319        130,138,362      cycles                                                        (44.37%)
    30.764261319          2,772,571      L1-icache-load-misses                                         (44.37%)
    30.764261319         64,219,184      L1-dcache-loads                                               (44.37%)
    30.764261319          1,320,682      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (44.37%)
    30.764261319            157,771      L2-loads                                                      (31.79%)
    30.764261319              6,551      L2-load-misses            #    3.95% of all LL-cache accesses  (31.79%)
    30.764261319            173,998      LLC-loads                                                     (31.79%)
    30.764261319              7,867      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.79%)
    30.814736998         88,725,634      mem_inst_retired.any                                          (31.70%)
    30.814736998         42,026,775      branch-instructions                                           (31.70%)
    30.814736998            228,309      branch-misses             #    0.54% of all branches          (31.70%)
    30.814736998        195,059,476      instructions              #    1.49  insn per cycle           (39.62%)
    30.814736998        130,581,914      cycles                                                        (44.53%)
    30.814736998          2,771,126      L1-icache-load-misses                                         (44.53%)
    30.814736998         67,407,530      L1-dcache-loads                                               (44.54%)
    30.814736998          1,440,876      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.54%)
    30.814736998            159,982      L2-loads                                                      (31.70%)
    30.814736998              5,950      L2-load-misses            #    4.35% of all LL-cache accesses  (31.69%)
    30.814736998            113,796      LLC-loads                                                     (31.69%)
    30.814736998              5,711      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.69%)
    30.865232401        110,517,596      mem_inst_retired.any                                          (31.68%)
    30.865232401         52,227,398      branch-instructions                                           (31.68%)
    30.865232401            212,130      branch-misses             #    0.41% of all branches          (31.69%)
    30.865232401        180,268,226      instructions              #    1.38  insn per cycle           (39.61%)
    30.865232401        130,585,558      cycles                                                        (42.37%)
    30.865232401          2,773,876      L1-icache-load-misses                                         (44.54%)
    30.865232401         60,992,247      L1-dcache-loads                                               (44.54%)
    30.865232401          1,327,901      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.54%)
    30.865232401            140,438      L2-loads                                                      (33.88%)
    30.865232401              4,773      L2-load-misses            #    3.14% of all LL-cache accesses  (31.69%)
    30.865232401            163,882      LLC-loads                                                     (31.69%)
    30.865232401              6,298      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.69%)
    30.915704046         80,345,432      mem_inst_retired.any                                          (31.70%)
    30.915704046         40,501,117      branch-instructions                                           (31.70%)
    30.915704046            250,545      branch-misses             #    0.62% of all branches          (31.70%)
    30.915704046        181,753,551      instructions              #    1.39  insn per cycle           (39.63%)
    30.915704046        130,461,073      cycles                                                        (39.62%)
    30.915704046          2,544,469      L1-icache-load-misses                                         (44.53%)
    30.915704046         67,040,537      L1-dcache-loads                                               (44.53%)
    30.915704046          1,468,107      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (44.52%)
    30.915704046            181,301      L2-loads                                                      (36.60%)
    30.915704046              8,524      L2-load-misses            #    5.33% of all LL-cache accesses  (31.70%)
    30.915704046            138,815      LLC-loads                                                     (31.70%)
    30.915704046              5,141      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.70%)
    30.966187492         77,501,730      mem_inst_retired.any                                          (31.70%)
    30.966187492         43,078,488      branch-instructions                                           (31.69%)
    30.966187492            258,550      branch-misses             #    0.60% of all branches          (31.69%)
    30.966187492        209,064,007      instructions              #    1.60  insn per cycle           (39.62%)
    30.966187492        130,546,035      cycles                                                        (39.62%)
    30.966187492          2,592,261      L1-icache-load-misses                                         (40.46%)
    30.966187492         78,564,714      L1-dcache-loads                                               (44.54%)
    30.966187492          1,419,872      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.53%)
    30.966187492            168,822      L2-loads                                                      (36.61%)
    30.966187492              4,230      L2-load-misses            #    2.80% of all LL-cache accesses  (35.78%)
    30.966187492            133,401      LLC-loads                                                     (31.69%)
    30.966187492              3,505      LLC-load-misses           #    2.32% of all LL-cache accesses  (31.69%)
    31.016673571         81,040,617      mem_inst_retired.any                                          (31.70%)
    31.016673571         43,625,854      branch-instructions                                           (31.70%)
    31.016673571            256,207      branch-misses             #    0.59% of all branches          (31.69%)
    31.016673571        224,274,761      instructions              #    1.72  insn per cycle           (39.62%)
    31.016673571        130,583,075      cycles                                                        (39.62%)
    31.016673571          2,161,473      L1-icache-load-misses                                         (39.62%)
    31.016673571         72,380,388      L1-dcache-loads                                               (43.47%)
    31.016673571          1,400,620      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.53%)
    31.016673571            178,438      L2-loads                                                      (36.61%)
    31.016673571              3,143      L2-load-misses            #    1.63% of all LL-cache accesses  (36.61%)
    31.016673571            207,229      LLC-loads                                                     (32.78%)
    31.016673571              3,558      LLC-load-misses           #    1.85% of all LL-cache accesses  (31.69%)
    31.067130099         96,193,033      mem_inst_retired.any                                          (31.71%)
    31.067130099         43,409,805      branch-instructions                                           (31.71%)
    31.067130099            249,470      branch-misses             #    0.57% of all branches          (31.71%)
    31.067130099        212,067,763      instructions              #    1.63  insn per cycle           (39.64%)
    31.067130099        130,478,943      cycles                                                        (39.63%)
    31.067130099          2,047,552      L1-icache-load-misses                                         (39.63%)
    31.067130099         71,448,820      L1-dcache-loads                                               (39.64%)
    31.067130099          1,262,105      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.51%)
    31.067130099            154,903      L2-loads                                                      (36.59%)
    31.067130099              6,885      L2-load-misses            #    4.62% of all LL-cache accesses  (36.59%)
    31.067130099            143,094      LLC-loads                                                     (36.58%)
    31.067130099              4,585      LLC-load-misses           #    3.08% of all LL-cache accesses  (31.71%)
    31.117573084        106,857,290      mem_inst_retired.any                                          (31.72%)
    31.117573084         52,061,616      branch-instructions                                           (31.72%)
    31.117573084            222,000      branch-misses             #    0.43% of all branches          (31.72%)
    31.117573084        193,232,433      instructions              #    1.48  insn per cycle           (39.65%)
    31.117573084        130,442,924      cycles                                                        (39.65%)
    31.117573084          2,663,401      L1-icache-load-misses                                         (39.65%)
    31.117573084         70,095,752      L1-dcache-loads                                               (39.65%)
    31.117573084          1,296,503      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (41.62%)
    31.117573084            135,643      L2-loads                                                      (36.55%)
    31.117573084              2,554      L2-load-misses            #    1.83% of all LL-cache accesses  (36.56%)
    31.117573084            144,027      LLC-loads                                                     (36.56%)
    31.117573084              5,155      LLC-load-misses           #    3.69% of all LL-cache accesses  (34.61%)
    31.168059392        104,862,751      mem_inst_retired.any                                          (31.69%)
    31.168059392         54,022,438      branch-instructions                                           (31.69%)
    31.168059392            242,333      branch-misses             #    0.45% of all branches          (31.69%)
    31.168059392        207,262,249      instructions              #    1.59  insn per cycle           (39.61%)
    31.168059392        130,562,405      cycles                                                        (39.61%)
    31.168059392          2,760,813      L1-icache-load-misses                                         (39.61%)
    31.168059392         58,356,647      L1-dcache-loads                                               (39.61%)
    31.168059392          1,314,934      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.61%)
    31.168059392            135,954      L2-loads                                                      (36.62%)
    31.168059392              5,605      L2-load-misses            #    3.88% of all LL-cache accesses  (36.63%)
    31.168059392            152,682      LLC-loads                                                     (36.62%)
    31.168059392              4,540      LLC-load-misses           #    3.15% of all LL-cache accesses  (36.62%)
    31.218513060         95,348,111      mem_inst_retired.any                                          (36.42%)
    31.218513060         50,216,527      branch-instructions                                           (31.71%)
    31.218513060            281,643      branch-misses             #    0.56% of all branches          (31.71%)
    31.218513060        215,135,231      instructions              #    1.65  insn per cycle           (39.63%)
    31.218513060        130,479,981      cycles                                                        (39.64%)
    31.218513060          2,453,767      L1-icache-load-misses                                         (39.64%)
    31.218513060         60,046,911      L1-dcache-loads                                               (39.64%)
    31.218513060          1,265,759      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.65%)
    31.218513060            159,690      L2-loads                                                      (31.85%)
    31.218513060              5,717      L2-load-misses            #    4.04% of all LL-cache accesses  (36.57%)
    31.218513060            123,259      LLC-loads                                                     (36.57%)
    31.218513060              3,123      LLC-load-misses           #    2.21% of all LL-cache accesses  (36.57%)
    31.268876743         88,017,051      mem_inst_retired.any                                          (36.46%)
    31.268876743         41,544,499      branch-instructions                                           (33.24%)
    31.268876743            223,959      branch-misses             #    0.54% of all branches          (31.77%)
    31.268876743        202,285,261      instructions              #    1.55  insn per cycle           (39.71%)
    31.268876743        130,232,363      cycles                                                        (39.71%)
    31.268876743          2,263,281      L1-icache-load-misses                                         (39.71%)
    31.268876743         68,674,127      L1-dcache-loads                                               (39.71%)
    31.268876743          1,222,933      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.71%)
    31.268876743            190,697      L2-loads                                                      (31.77%)
    31.268876743              4,248      L2-load-misses            #    2.35% of all LL-cache accesses  (34.98%)
    31.268876743            170,459      LLC-loads                                                     (36.46%)
    31.268876743              3,990      LLC-load-misses           #    2.21% of all LL-cache accesses  (36.47%)
    31.319237674         97,876,069      mem_inst_retired.any                                          (36.46%)
    31.319237674         49,471,497      branch-instructions                                           (36.46%)
    31.319237674            215,242      branch-misses             #    0.44% of all branches          (31.77%)
    31.319237674        187,257,970      instructions              #    1.44  insn per cycle           (39.71%)
    31.319237674        130,245,218      cycles                                                        (39.71%)
    31.319237674          2,204,319      L1-icache-load-misses                                         (39.71%)
    31.319237674         63,812,041      L1-dcache-loads                                               (39.72%)
    31.319237674          1,428,849      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.72%)
    31.319237674            118,649      L2-loads                                                      (31.77%)
    31.319237674              5,498      L2-load-misses            #    4.42% of all LL-cache accesses  (31.77%)
    31.319237674            129,853      LLC-loads                                                     (36.46%)
    31.319237674              6,593      LLC-load-misses           #    5.31% of all LL-cache accesses  (36.46%)
    31.369710719        100,937,551      mem_inst_retired.any                                          (36.60%)
    31.369710719         47,444,325      branch-instructions                                           (36.60%)
    31.369710719            235,931      branch-misses             #    0.50% of all branches          (34.83%)
    31.369710719        210,605,850      instructions              #    1.61  insn per cycle           (42.75%)
    31.369710719        130,590,316      cycles                                                        (39.63%)
    31.369710719          2,057,563      L1-icache-load-misses                                         (39.63%)
    31.369710719         73,146,710      L1-dcache-loads                                               (39.62%)
    31.369710719          1,230,702      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.62%)
    31.369710719            149,422      L2-loads                                                      (31.70%)
    31.369710719              6,325      L2-load-misses            #    4.06% of all LL-cache accesses  (31.70%)
    31.369710719            162,037      LLC-loads                                                     (33.45%)
    31.369710719              8,855      LLC-load-misses           #    5.69% of all LL-cache accesses  (36.60%)
    31.420186971        104,601,953      mem_inst_retired.any                                          (36.60%)
    31.420186971         50,865,436      branch-instructions                                           (36.60%)
    31.420186971            238,829      branch-misses             #    0.47% of all branches          (36.60%)
    31.420186971        204,680,714      instructions              #    1.57  insn per cycle           (44.53%)
    31.420186971        130,489,627      cycles                                                        (39.74%)
    31.420186971          2,361,382      L1-icache-load-misses                                         (39.62%)
    31.420186971         72,654,296      L1-dcache-loads                                               (39.62%)
    31.420186971          1,219,610      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.62%)
    31.420186971            141,013      L2-loads                                                      (31.70%)
    31.420186971              5,038      L2-load-misses            #    3.09% of all LL-cache accesses  (31.70%)
    31.420186971            184,847      LLC-loads                                                     (31.70%)
    31.420186971              5,965      LLC-load-misses           #    3.66% of all LL-cache accesses  (36.48%)
    31.470670861         97,795,096      mem_inst_retired.any                                          (36.62%)
    31.470670861         46,611,485      branch-instructions                                           (36.62%)
    31.470670861            234,323      branch-misses             #    0.50% of all branches          (36.62%)
    31.470670861        193,363,021      instructions              #    1.48  insn per cycle           (44.54%)
    31.470670861        130,614,230      cycles                                                        (44.54%)
    31.470670861          2,408,824      L1-icache-load-misses                                         (39.62%)
    31.470670861         58,256,154      L1-dcache-loads                                               (39.62%)
    31.470670861          1,827,656      L1-dcache-load-misses     #    3.14% of all L1-dcache accesses  (39.61%)
    31.470670861            199,040      L2-loads                                                      (31.69%)
    31.470670861              7,630      L2-load-misses            #    3.98% of all LL-cache accesses  (31.69%)
    31.470670861            184,674      LLC-loads                                                     (31.69%)
    31.470670861              4,095      LLC-load-misses           #    2.13% of all LL-cache accesses  (31.69%)
    31.520995848         99,459,812      mem_inst_retired.any                                          (34.72%)
    31.520995848         42,366,833      branch-instructions                                           (36.41%)
    31.520995848            227,666      branch-misses             #    0.54% of all branches          (36.41%)
    31.520995848        167,017,262      instructions              #    1.28  insn per cycle           (44.35%)
    31.520995848        130,058,711      cycles                                                        (44.35%)
    31.520995848          2,798,134      L1-icache-load-misses                                         (41.45%)
    31.520995848         54,567,562      L1-dcache-loads                                               (39.74%)
    31.520995848          1,440,940      L1-dcache-load-misses     #    2.64% of all L1-dcache accesses  (39.74%)
    31.520995848            172,681      L2-loads                                                      (31.80%)
    31.520995848              5,037      L2-load-misses            #    3.57% of all LL-cache accesses  (31.80%)
    31.520995848            109,397      LLC-loads                                                     (31.80%)
    31.520995848              6,157      LLC-load-misses           #    4.37% of all LL-cache accesses  (31.80%)
#           time             counts unit events
    31.571486849         77,894,311      mem_inst_retired.any                                          (31.69%)
    31.571486849         39,318,961      branch-instructions                                           (36.64%)
    31.571486849            216,860      branch-misses             #    0.55% of all branches          (36.64%)
    31.571486849        173,600,728      instructions              #    1.33  insn per cycle           (44.56%)
    31.571486849        130,611,756      cycles                                                        (44.55%)
    31.571486849          2,779,783      L1-icache-load-misses                                         (44.55%)
    31.571486849         59,424,517      L1-dcache-loads                                               (39.60%)
    31.571486849          1,574,654      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.60%)
    31.571486849            187,434      L2-loads                                                      (31.68%)
    31.571486849              5,457      L2-load-misses            #    2.88% of all LL-cache accesses  (31.68%)
    31.571486849            191,227      LLC-loads                                                     (31.68%)
    31.571486849              3,083      LLC-load-misses           #    1.63% of all LL-cache accesses  (31.69%)
    31.621850077         85,093,600      mem_inst_retired.any                                          (31.77%)
    31.621850077         40,580,851      branch-instructions                                           (33.05%)
    31.621850077            218,488      branch-misses             #    0.54% of all branches          (36.46%)
    31.621850077        164,696,551      instructions              #    1.27  insn per cycle           (44.40%)
    31.621850077        130,118,226      cycles                                                        (44.40%)
    31.621850077          2,630,638      L1-icache-load-misses                                         (44.40%)
    31.621850077         53,883,335      L1-dcache-loads                                               (43.15%)
    31.621850077          1,410,511      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.72%)
    31.621850077            151,329      L2-loads                                                      (31.77%)
    31.621850077              4,516      L2-load-misses            #    2.57% of all LL-cache accesses  (31.77%)
    31.621850077            200,577      LLC-loads                                                     (31.77%)
    31.621850077              6,031      LLC-load-misses           #    3.43% of all LL-cache accesses  (31.77%)
    31.672334673         79,153,988      mem_inst_retired.any                                          (31.69%)
    31.672334673         40,397,569      branch-instructions                                           (31.69%)
    31.672334673            234,003      branch-misses             #    0.58% of all branches          (36.22%)
    31.672334673        172,504,239      instructions              #    1.32  insn per cycle           (44.53%)
    31.672334673        130,560,885      cycles                                                        (44.54%)
    31.672334673          3,170,858      L1-icache-load-misses                                         (44.54%)
    31.672334673         60,343,969      L1-dcache-loads                                               (44.54%)
    31.672334673          1,567,211      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (40.04%)
    31.672334673            217,237      L2-loads                                                      (31.69%)
    31.672334673              6,200      L2-load-misses            #    3.01% of all LL-cache accesses  (31.69%)
    31.672334673            194,583      LLC-loads                                                     (31.69%)
    31.672334673              5,226      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.69%)
    31.722804574         87,797,462      mem_inst_retired.any                                          (31.70%)
    31.722804574         52,068,449      branch-instructions                                           (31.70%)
    31.722804574            261,293      branch-misses             #    0.50% of all branches          (31.70%)
    31.722804574        205,588,726      instructions              #    1.57  insn per cycle           (44.52%)
    31.722804574        130,587,625      cycles                                                        (44.52%)
    31.722804574          2,540,255      L1-icache-load-misses                                         (44.52%)
    31.722804574         66,951,489      L1-dcache-loads                                               (44.53%)
    31.722804574          1,245,193      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (44.53%)
    31.722804574             99,284      L2-loads                                                      (31.70%)
    31.722804574              6,271      L2-load-misses            #    5.17% of all LL-cache accesses  (31.70%)
    31.722804574            143,160      LLC-loads                                                     (31.70%)
    31.722804574              3,706      LLC-load-misses           #    3.06% of all LL-cache accesses  (31.70%)
    31.773313219         92,298,191      mem_inst_retired.any                                          (31.68%)
    31.773313219         42,747,273      branch-instructions                                           (31.68%)
    31.773313219            257,130      branch-misses             #    0.60% of all branches          (31.68%)
    31.773313219        217,797,844      instructions              #    1.67  insn per cycle           (42.22%)
    31.773313219        130,593,570      cycles                                                        (44.55%)
    31.773313219          2,678,611      L1-icache-load-misses                                         (44.56%)
    31.773313219         68,717,798      L1-dcache-loads                                               (44.55%)
    31.773313219          1,364,855      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.56%)
    31.773313219            135,326      L2-loads                                                      (31.68%)
    31.773313219              8,935      L2-load-misses            #    8.03% of all LL-cache accesses  (31.68%)
    31.773313219             87,109      LLC-loads                                                     (31.68%)
    31.773313219              7,135      LLC-load-misses           #    6.42% of all LL-cache accesses  (31.68%)
    31.823627070         91,529,290      mem_inst_retired.any                                          (31.80%)
    31.823627070         45,673,995      branch-instructions                                           (31.79%)
    31.823627070            221,375      branch-misses             #    0.48% of all branches          (31.79%)
    31.823627070        183,553,915      instructions              #    1.41  insn per cycle           (39.74%)
    31.823627070        130,146,339      cycles                                                        (44.34%)
    31.823627070          1,872,177      L1-icache-load-misses                                         (44.35%)
    31.823627070         69,194,437      L1-dcache-loads                                               (44.36%)
    31.823627070          1,373,720      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.36%)
    31.823627070            128,690      L2-loads                                                      (31.80%)
    31.823627070              2,619      L2-load-misses            #    1.81% of all LL-cache accesses  (31.80%)
    31.823627070            160,512      LLC-loads                                                     (31.80%)
    31.823627070              2,603      LLC-load-misses           #    1.80% of all LL-cache accesses  (31.80%)
    31.873983286        119,486,292      mem_inst_retired.any                                          (31.77%)
    31.873983286         65,133,007      branch-instructions                                           (31.77%)
    31.873983286            294,595      branch-misses             #    0.45% of all branches          (31.77%)
    31.873983286        240,783,920      instructions              #    1.85  insn per cycle           (39.71%)
    31.873983286        130,230,088      cycles                                                        (40.72%)
    31.873983286          2,182,719      L1-icache-load-misses                                         (44.39%)
    31.873983286         59,943,994      L1-dcache-loads                                               (44.39%)
    31.873983286          1,192,734      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.39%)
    31.873983286            154,236      L2-loads                                                      (35.47%)
    31.873983286              2,929      L2-load-misses            #    1.82% of all LL-cache accesses  (31.78%)
    31.873983286            166,892      LLC-loads                                                     (31.78%)
    31.873983286              6,121      LLC-load-misses           #    3.81% of all LL-cache accesses  (31.78%)
    31.924473789        126,137,693      mem_inst_retired.any                                          (31.69%)
    31.924473789         58,150,801      branch-instructions                                           (31.69%)
    31.924473789            254,091      branch-misses             #    0.44% of all branches          (31.69%)
    31.924473789        204,607,923      instructions              #    1.57  insn per cycle           (39.61%)
    31.924473789        130,577,444      cycles                                                        (39.61%)
    31.924473789          2,848,677      L1-icache-load-misses                                         (43.86%)
    31.924473789         64,212,538      L1-dcache-loads                                               (44.53%)
    31.924473789          1,519,241      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (44.54%)
    31.924473789            172,307      L2-loads                                                      (36.61%)
    31.924473789              6,108      L2-load-misses            #    4.05% of all LL-cache accesses  (32.38%)
    31.924473789            129,397      LLC-loads                                                     (31.70%)
    31.924473789              6,228      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.69%)
    31.974793469         80,606,464      mem_inst_retired.any                                          (31.80%)
    31.974793469         38,178,232      branch-instructions                                           (31.80%)
    31.974793469            217,463      branch-misses             #    0.57% of all branches          (31.79%)
    31.974793469        184,785,383      instructions              #    1.42  insn per cycle           (39.74%)
    31.974793469        130,128,925      cycles                                                        (39.74%)
    31.974793469          2,425,376      L1-icache-load-misses                                         (39.74%)
    31.974793469         70,596,925      L1-dcache-loads                                               (44.35%)
    31.974793469          1,299,730      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (44.36%)
    31.974793469            133,288      L2-loads                                                      (36.41%)
    31.974793469              5,217      L2-load-misses            #    4.23% of all LL-cache accesses  (36.41%)
    31.974793469            113,568      LLC-loads                                                     (31.80%)
    31.974793469              5,953      LLC-load-misses           #    4.82% of all LL-cache accesses  (31.80%)
    32.025244749         79,523,902      mem_inst_retired.any                                          (31.71%)
    32.025244749         39,645,833      branch-instructions                                           (31.71%)
    32.025244749            211,718      branch-misses             #    0.53% of all branches          (31.71%)
    32.025244749        159,753,019      instructions              #    1.22  insn per cycle           (39.63%)
    32.025244749        130,487,749      cycles                                                        (39.64%)
    32.025244749          3,542,894      L1-icache-load-misses                                         (39.63%)
    32.025244749         56,905,693      L1-dcache-loads                                               (42.29%)
    32.025244749          1,424,918      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (44.52%)
    32.025244749            152,227      L2-loads                                                      (36.59%)
    32.025244749              9,472      L2-load-misses            #    6.08% of all LL-cache accesses  (36.59%)
    32.025244749            159,220      LLC-loads                                                     (33.96%)
    32.025244749             11,350      LLC-load-misses           #    7.29% of all LL-cache accesses  (31.70%)
    32.075744453        128,774,473      mem_inst_retired.any                                          (31.69%)
    32.075744453         56,678,475      branch-instructions                                           (31.68%)
    32.075744453            230,285      branch-misses             #    0.41% of all branches          (31.68%)
    32.075744453        194,077,591      instructions              #    1.49  insn per cycle           (39.60%)
    32.075744453        130,592,981      cycles                                                        (39.61%)
    32.075744453          2,722,349      L1-icache-load-misses                                         (39.61%)
    32.075744453         65,017,091      L1-dcache-loads                                               (39.61%)
    32.075744453          1,344,628      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (44.55%)
    32.075744453            133,607      L2-loads                                                      (36.62%)
    32.075744453              7,310      L2-load-misses            #    5.76% of all LL-cache accesses  (36.62%)
    32.075744453            120,342      LLC-loads                                                     (36.62%)
    32.075744453              6,664      LLC-load-misses           #    5.25% of all LL-cache accesses  (31.69%)
    32.126212465         96,997,332      mem_inst_retired.any                                          (31.71%)
    32.126212465         49,421,545      branch-instructions                                           (31.70%)
    32.126212465            248,892      branch-misses             #    0.50% of all branches          (31.70%)
    32.126212465        193,539,988      instructions              #    1.48  insn per cycle           (39.62%)
    32.126212465        130,492,984      cycles                                                        (39.62%)
    32.126212465          2,585,569      L1-icache-load-misses                                         (39.63%)
    32.126212465         70,993,319      L1-dcache-loads                                               (39.63%)
    32.126212465          1,224,849      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (40.39%)
    32.126212465            102,939      L2-loads                                                      (36.59%)
    32.126212465              5,367      L2-load-misses            #    4.60% of all LL-cache accesses  (36.59%)
    32.126212465            130,528      LLC-loads                                                     (36.60%)
    32.126212465              4,810      LLC-load-misses           #    4.12% of all LL-cache accesses  (35.86%)
    32.176667554         77,983,491      mem_inst_retired.any                                          (32.76%)
    32.176667554         42,130,379      branch-instructions                                           (31.71%)
    32.176667554            231,121      branch-misses             #    0.55% of all branches          (31.71%)
    32.176667554        207,125,602      instructions              #    1.59  insn per cycle           (39.64%)
    32.176667554        130,450,093      cycles                                                        (39.64%)
    32.176667554          2,229,164      L1-icache-load-misses                                         (39.64%)
    32.176667554         65,127,808      L1-dcache-loads                                               (39.64%)
    32.176667554          1,160,429      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    32.176667554            158,481      L2-loads                                                      (35.51%)
    32.176667554              5,886      L2-load-misses            #    3.69% of all LL-cache accesses  (36.57%)
    32.176667554            160,876      LLC-loads                                                     (36.57%)
    32.176667554              5,031      LLC-load-misses           #    3.15% of all LL-cache accesses  (36.57%)
    32.227005060         98,369,794      mem_inst_retired.any                                          (36.43%)
    32.227005060         45,250,639      branch-instructions                                           (31.78%)
    32.227005060            237,668      branch-misses             #    0.53% of all branches          (31.78%)
    32.227005060        191,124,029      instructions              #    1.47  insn per cycle           (39.73%)
    32.227005060        130,198,625      cycles                                                        (39.73%)
    32.227005060          2,628,113      L1-icache-load-misses                                         (39.73%)
    32.227005060         76,734,328      L1-dcache-loads                                               (39.73%)
    32.227005060          1,268,217      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.74%)
    32.227005060            135,067      L2-loads                                                      (31.79%)
    32.227005060              8,141      L2-load-misses            #    6.26% of all LL-cache accesses  (36.43%)
    32.227005060            124,955      LLC-loads                                                     (36.43%)
    32.227005060              6,580      LLC-load-misses           #    5.06% of all LL-cache accesses  (36.43%)
    32.277375059         91,804,876      mem_inst_retired.any                                          (36.47%)
    32.277375059         51,548,522      branch-instructions                                           (34.23%)
    32.277375059            277,179      branch-misses             #    0.54% of all branches          (31.76%)
    32.277375059        245,059,271      instructions              #    1.88  insn per cycle           (39.70%)
    32.277375059        130,270,024      cycles                                                        (39.70%)
    32.277375059          1,913,999      L1-icache-load-misses                                         (39.70%)
    32.277375059         73,785,224      L1-dcache-loads                                               (39.70%)
    32.277375059          1,176,523      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.70%)
    32.277375059            156,526      L2-loads                                                      (31.77%)
    32.277375059              3,273      L2-load-misses            #    1.91% of all LL-cache accesses  (34.00%)
    32.277375059            185,472      LLC-loads                                                     (36.48%)
    32.277375059              3,355      LLC-load-misses           #    1.96% of all LL-cache accesses  (36.47%)
    32.327691135        129,799,043      mem_inst_retired.any                                          (36.40%)
    32.327691135         64,980,546      branch-instructions                                           (36.40%)
    32.327691135            306,021      branch-misses             #    0.47% of all branches          (31.79%)
    32.327691135        250,602,956      instructions              #    1.93  insn per cycle           (39.74%)
    32.327691135        130,167,902      cycles                                                        (39.75%)
    32.327691135          2,331,148      L1-icache-load-misses                                         (39.75%)
    32.327691135         68,777,551      L1-dcache-loads                                               (39.75%)
    32.327691135          1,276,302      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.75%)
    32.327691135            167,913      L2-loads                                                      (31.80%)
    32.327691135              6,824      L2-load-misses            #    4.51% of all LL-cache accesses  (31.80%)
    32.327691135            134,629      LLC-loads                                                     (36.41%)
    32.327691135              6,411      LLC-load-misses           #    4.24% of all LL-cache accesses  (36.40%)
    32.378033849         79,201,390      mem_inst_retired.any                                          (36.43%)
    32.378033849         40,052,826      branch-instructions                                           (36.43%)
    32.378033849            225,982      branch-misses             #    0.56% of all branches          (35.56%)
    32.378033849        185,780,327      instructions              #    1.43  insn per cycle           (43.51%)
    32.378033849        130,214,934      cycles                                                        (39.72%)
    32.378033849          2,336,591      L1-icache-load-misses                                         (39.72%)
    32.378033849         82,835,051      L1-dcache-loads                                               (39.73%)
    32.378033849          1,259,717      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.72%)
    32.378033849            108,957      L2-loads                                                      (31.78%)
    32.378033849              5,119      L2-load-misses            #    4.37% of all LL-cache accesses  (31.78%)
    32.378033849            125,376      LLC-loads                                                     (32.64%)
    32.378033849              4,958      LLC-load-misses           #    4.23% of all LL-cache accesses  (36.44%)
    32.428487223         83,018,561      mem_inst_retired.any                                          (36.58%)
    32.428487223         46,254,099      branch-instructions                                           (36.57%)
    32.428487223            248,119      branch-misses             #    0.54% of all branches          (36.57%)
    32.428487223        201,083,257      instructions              #    1.54  insn per cycle           (44.50%)
    32.428487223        130,339,450      cycles                                                        (40.35%)
    32.428487223          2,290,782      L1-icache-load-misses                                         (39.63%)
    32.428487223         60,392,333      L1-dcache-loads                                               (39.64%)
    32.428487223          1,229,907      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.64%)
    32.428487223            133,169      L2-loads                                                      (31.71%)
    32.428487223             10,533      L2-load-misses            #    8.69% of all LL-cache accesses  (31.72%)
    32.428487223            109,258      LLC-loads                                                     (31.71%)
    32.428487223              7,283      LLC-load-misses           #    6.01% of all LL-cache accesses  (35.85%)
    32.478964067        101,220,059      mem_inst_retired.any                                          (36.61%)
    32.478964067         47,879,387      branch-instructions                                           (36.61%)
    32.478964067            234,335      branch-misses             #    0.49% of all branches          (36.61%)
    32.478964067        199,474,825      instructions              #    1.53  insn per cycle           (44.53%)
    32.478964067        130,561,481      cycles                                                        (44.53%)
    32.478964067          2,316,316      L1-icache-load-misses                                         (39.62%)
    32.478964067         63,814,283      L1-dcache-loads                                               (39.62%)
    32.478964067          1,266,795      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.62%)
    32.478964067            172,349      L2-loads                                                      (31.70%)
    32.478964067              9,432      L2-load-misses            #    5.89% of all LL-cache accesses  (31.70%)
    32.478964067            148,187      LLC-loads                                                     (31.70%)
    32.478964067              9,831      LLC-load-misses           #    6.13% of all LL-cache accesses  (31.69%)
    32.529469387         87,883,311      mem_inst_retired.any                                          (34.00%)
    32.529469387         47,237,803      branch-instructions                                           (36.63%)
    32.529469387            254,127      branch-misses             #    0.54% of all branches          (36.63%)
    32.529469387        195,340,302      instructions              #    1.50  insn per cycle           (44.55%)
    32.529469387        130,527,262      cycles                                                        (44.55%)
    32.529469387          2,500,951      L1-icache-load-misses                                         (42.26%)
    32.529469387         70,557,994      L1-dcache-loads                                               (39.61%)
    32.529469387          1,491,819      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.61%)
    32.529469387            167,853      L2-loads                                                      (31.68%)
    32.529469387              6,738      L2-load-misses            #    3.97% of all LL-cache accesses  (31.68%)
    32.529469387            171,297      LLC-loads                                                     (31.68%)
    32.529469387              5,048      LLC-load-misses           #    2.98% of all LL-cache accesses  (31.69%)
    32.579788892         96,789,472      mem_inst_retired.any                                          (31.79%)
    32.579788892         46,788,328      branch-instructions                                           (36.41%)
    32.579788892            241,171      branch-misses             #    0.52% of all branches          (36.41%)
    32.579788892        217,147,084      instructions              #    1.67  insn per cycle           (44.36%)
    32.579788892        130,169,667      cycles                                                        (44.36%)
    32.579788892          2,163,588      L1-icache-load-misses                                         (44.36%)
    32.579788892         71,780,410      L1-dcache-loads                                               (39.75%)
    32.579788892          1,288,205      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.74%)
    32.579788892            156,722      L2-loads                                                      (31.80%)
    32.579788892              4,969      L2-load-misses            #    3.11% of all LL-cache accesses  (31.80%)
    32.579788892            163,165      LLC-loads                                                     (31.79%)
    32.579788892              6,246      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.79%)
    32.630279555         78,314,228      mem_inst_retired.any                                          (31.68%)
    32.630279555         41,327,387      branch-instructions                                           (32.37%)
    32.630279555            236,473      branch-misses             #    0.57% of all branches          (36.60%)
    32.630279555        177,180,911      instructions              #    1.36  insn per cycle           (44.52%)
    32.630279555        130,461,660      cycles                                                        (44.53%)
    32.630279555          2,848,466      L1-icache-load-misses                                         (44.55%)
    32.630279555         62,372,511      L1-dcache-loads                                               (43.88%)
    32.630279555          1,279,045      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.62%)
    32.630279555            114,068      L2-loads                                                      (31.70%)
    32.630279555              5,069      L2-load-misses            #    4.53% of all LL-cache accesses  (31.70%)
    32.630279555            109,597      LLC-loads                                                     (31.70%)
    32.630279555              3,476      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.70%)
    32.680611686         86,515,648      mem_inst_retired.any                                          (31.79%)
    32.680611686         50,611,954      branch-instructions                                           (31.79%)
    32.680611686            262,059      branch-misses             #    0.52% of all branches          (35.48%)
    32.680611686        243,514,861      instructions              #    1.87  insn per cycle           (44.37%)
    32.680611686        130,148,904      cycles                                                        (44.36%)
    32.680611686          1,916,601      L1-icache-load-misses                                         (44.36%)
    32.680611686         91,321,573      L1-dcache-loads                                               (44.37%)
    32.680611686          1,123,448      L1-dcache-load-misses     #    1.23% of all L1-dcache accesses  (40.70%)
    32.680611686            107,828      L2-loads                                                      (31.79%)
    32.680611686              7,414      L2-load-misses            #    5.88% of all LL-cache accesses  (31.79%)
    32.680611686            144,509      LLC-loads                                                     (31.79%)
    32.680611686              3,837      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.79%)
    32.730928079        135,073,997      mem_inst_retired.any                                          (31.80%)
    32.730928079         64,995,067      branch-instructions                                           (31.80%)
    32.730928079            289,768      branch-misses             #    0.45% of all branches          (31.80%)
    32.730928079        241,992,714      instructions              #    1.86  insn per cycle           (44.36%)
    32.730928079        130,162,978      cycles                                                        (44.36%)
    32.730928079          2,073,746      L1-icache-load-misses                                         (44.36%)
    32.730928079         68,922,964      L1-dcache-loads                                               (44.35%)
    32.730928079          1,170,448      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.36%)
    32.730928079            121,977      L2-loads                                                      (31.80%)
    32.730928079              5,463      L2-load-misses            #    4.35% of all LL-cache accesses  (31.79%)
    32.730928079            129,126      LLC-loads                                                     (31.80%)
    32.730928079              8,520      LLC-load-misses           #    6.79% of all LL-cache accesses  (31.80%)
    32.781411631        114,966,406      mem_inst_retired.any                                          (31.69%)
    32.781411631         51,161,846      branch-instructions                                           (31.69%)
    32.781411631            257,886      branch-misses             #    0.50% of all branches          (31.69%)
    32.781411631        189,928,398      instructions              #    1.46  insn per cycle           (42.01%)
    32.781411631        130,480,652      cycles                                                        (44.52%)
    32.781411631          2,630,211      L1-icache-load-misses                                         (44.53%)
    32.781411631         59,475,146      L1-dcache-loads                                               (44.53%)
    32.781411631          1,449,818      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (44.53%)
    32.781411631            182,210      L2-loads                                                      (31.70%)
    32.781411631              7,308      L2-load-misses            #    4.25% of all LL-cache accesses  (31.70%)
    32.781411631            161,301      LLC-loads                                                     (31.70%)
    32.781411631              8,290      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    32.831748924         84,939,448      mem_inst_retired.any                                          (31.78%)
    32.831748924         44,041,281      branch-instructions                                           (31.78%)
    32.831748924            262,514      branch-misses             #    0.60% of all branches          (31.78%)
    32.831748924        209,343,166      instructions              #    1.61  insn per cycle           (39.73%)
    32.831748924        130,188,021      cycles                                                        (44.38%)
    32.831748924          2,486,746      L1-icache-load-misses                                         (44.38%)
    32.831748924         81,433,977      L1-dcache-loads                                               (44.38%)
    32.831748924          1,337,035      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (44.38%)
    32.831748924            141,671      L2-loads                                                      (31.78%)
    32.831748924              7,701      L2-load-misses            #    5.71% of all LL-cache accesses  (31.79%)
    32.831748924            128,215      LLC-loads                                                     (31.79%)
    32.831748924              8,998      LLC-load-misses           #    6.67% of all LL-cache accesses  (31.78%)
    32.882099453        105,654,245      mem_inst_retired.any                                          (31.78%)
    32.882099453         59,220,119      branch-instructions                                           (31.78%)
    32.882099453            302,486      branch-misses             #    0.51% of all branches          (31.78%)
    32.882099453        265,816,565      instructions              #    2.04  insn per cycle           (39.72%)
    32.882099453        130,196,663      cycles                                                        (40.48%)
    32.882099453          2,174,892      L1-icache-load-misses                                         (44.39%)
    32.882099453         75,610,743      L1-dcache-loads                                               (44.39%)
    32.882099453          1,143,897      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (44.39%)
    32.882099453            144,489      L2-loads                                                      (35.70%)
    32.882099453              4,088      L2-load-misses            #    2.62% of all LL-cache accesses  (31.77%)
    32.882099453            167,006      LLC-loads                                                     (31.77%)
    32.882099453              7,886      LLC-load-misses           #    5.06% of all LL-cache accesses  (31.78%)
    32.932536022        134,728,195      mem_inst_retired.any                                          (31.72%)
    32.932536022         62,622,345      branch-instructions                                           (31.72%)
    32.932536022            260,554      branch-misses             #    0.42% of all branches          (31.72%)
    32.932536022        218,316,057      instructions              #    1.67  insn per cycle           (39.65%)
    32.932536022        130,402,704      cycles                                                        (39.65%)
    32.932536022          2,652,525      L1-icache-load-misses                                         (43.69%)
    32.932536022         57,133,413      L1-dcache-loads                                               (44.48%)
    32.932536022          1,429,899      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (44.49%)
    32.932536022            171,753      L2-loads                                                      (36.55%)
    32.932536022              7,602      L2-load-misses            #    4.98% of all LL-cache accesses  (32.54%)
    32.932536022            133,391      LLC-loads                                                     (31.72%)
    32.932536022              7,807      LLC-load-misses           #    5.12% of all LL-cache accesses  (31.72%)
    32.983022367        114,298,606      mem_inst_retired.any                                          (31.69%)
    32.983022367         51,247,327      branch-instructions                                           (31.69%)
    32.983022367            240,715      branch-misses             #    0.47% of all branches          (31.69%)
    32.983022367        192,338,085      instructions              #    1.47  insn per cycle           (39.61%)
    32.983022367        130,535,044      cycles                                                        (39.62%)
    32.983022367          2,904,700      L1-icache-load-misses                                         (39.61%)
    32.983022367         67,765,066      L1-dcache-loads                                               (44.55%)
    32.983022367          1,353,950      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.54%)
    32.983022367            160,953      L2-loads                                                      (36.62%)
    32.983022367              6,760      L2-load-misses            #    4.27% of all LL-cache accesses  (36.62%)
    32.983022367            155,915      LLC-loads                                                     (31.69%)
    32.983022367              6,481      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.69%)
    33.033505087         91,878,058      mem_inst_retired.any                                          (31.69%)
    33.033505087         47,609,814      branch-instructions                                           (31.69%)
    33.033505087            274,002      branch-misses             #    0.58% of all branches          (31.70%)
    33.033505087        215,828,885      instructions              #    1.65  insn per cycle           (39.62%)
    33.033505087        130,478,562      cycles                                                        (39.62%)
    33.033505087          2,438,927      L1-icache-load-misses                                         (39.62%)
    33.033505087         64,986,508      L1-dcache-loads                                               (41.81%)
    33.033505087          1,305,927      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.54%)
    33.033505087            145,995      L2-loads                                                      (36.62%)
    33.033505087              5,912      L2-load-misses            #    4.26% of all LL-cache accesses  (36.62%)
    33.033505087            131,249      LLC-loads                                                     (34.43%)
    33.033505087              5,563      LLC-load-misses           #    4.01% of all LL-cache accesses  (31.69%)
    33.083998072        133,020,208      mem_inst_retired.any                                          (31.69%)
    33.083998072         59,055,134      branch-instructions                                           (31.69%)
    33.083998072            242,874      branch-misses             #    0.41% of all branches          (31.69%)
    33.083998072        206,154,795      instructions              #    1.58  insn per cycle           (39.61%)
    33.083998072        130,556,688      cycles                                                        (39.61%)
    33.083998072          2,708,805      L1-icache-load-misses                                         (39.62%)
    33.083998072         64,658,512      L1-dcache-loads                                               (39.61%)
    33.083998072          1,313,792      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.55%)
    33.083998072            142,656      L2-loads                                                      (36.62%)
    33.083998072             10,378      L2-load-misses            #    7.73% of all LL-cache accesses  (36.61%)
    33.083998072            125,781      LLC-loads                                                     (36.62%)
    33.083998072              8,723      LLC-load-misses           #    6.50% of all LL-cache accesses  (31.68%)
    33.134490287         85,184,752      mem_inst_retired.any                                          (31.68%)
    33.134490287         44,071,339      branch-instructions                                           (31.68%)
    33.134490287            225,093      branch-misses             #    0.51% of all branches          (31.69%)
    33.134490287        181,442,978      instructions              #    1.39  insn per cycle           (39.61%)
    33.134490287        130,573,392      cycles                                                        (39.61%)
    33.134490287          2,878,134      L1-icache-load-misses                                         (39.61%)
    33.134490287         75,041,502      L1-dcache-loads                                               (39.61%)
    33.134490287          1,271,028      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.87%)
    33.134490287            114,460      L2-loads                                                      (36.63%)
    33.134490287              8,645      L2-load-misses            #    6.85% of all LL-cache accesses  (36.63%)
    33.134490287            138,055      LLC-loads                                                     (36.63%)
    33.134490287              6,872      LLC-load-misses           #    5.44% of all LL-cache accesses  (36.39%)
    33.184993538         93,973,561      mem_inst_retired.any                                          (33.37%)
    33.184993538         43,776,724      branch-instructions                                           (31.68%)
    33.184993538            230,325      branch-misses             #    0.53% of all branches          (31.68%)
    33.184993538        201,584,727      instructions              #    1.54  insn per cycle           (39.60%)
    33.184993538        130,609,515      cycles                                                        (39.60%)
    33.184993538          2,603,822      L1-icache-load-misses                                         (39.60%)
    33.184993538         77,782,454      L1-dcache-loads                                               (39.61%)
    33.184993538          1,444,014      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.60%)
    33.184993538            160,642      L2-loads                                                      (34.92%)
    33.184993538              5,280      L2-load-misses            #    3.57% of all LL-cache accesses  (36.63%)
    33.184993538            135,028      LLC-loads                                                     (36.62%)
    33.184993538              4,043      LLC-load-misses           #    2.73% of all LL-cache accesses  (36.62%)
    33.235462388         85,873,711      mem_inst_retired.any                                          (36.61%)
    33.235462388         45,638,552      branch-instructions                                           (31.71%)
    33.235462388            257,170      branch-misses             #    0.56% of all branches          (31.70%)
    33.235462388        184,033,763      instructions              #    1.41  insn per cycle           (39.63%)
    33.235462388        130,415,562      cycles                                                        (39.62%)
    33.235462388          2,250,835      L1-icache-load-misses                                         (39.62%)
    33.235462388         63,038,151      L1-dcache-loads                                               (39.62%)
    33.235462388          1,426,999      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.62%)
    33.235462388            150,671      L2-loads                                                      (31.70%)
    33.235462388              5,516      L2-load-misses            #    3.51% of all LL-cache accesses  (36.60%)
    33.235462388            163,705      LLC-loads                                                     (36.60%)
    33.235462388              4,250      LLC-load-misses           #    2.70% of all LL-cache accesses  (36.60%)
    33.285946740         86,979,597      mem_inst_retired.any                                          (36.62%)
    33.285946740         44,706,641      branch-instructions                                           (35.29%)
    33.285946740            263,231      branch-misses             #    0.59% of all branches          (31.68%)
    33.285946740        196,312,537      instructions              #    1.51  insn per cycle           (39.61%)
    33.285946740        130,432,505      cycles                                                        (39.60%)
    33.285946740          2,529,214      L1-icache-load-misses                                         (39.61%)
    33.285946740         65,665,788      L1-dcache-loads                                               (39.61%)
    33.285946740          1,392,167      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.62%)
    33.285946740            168,468      L2-loads                                                      (31.70%)
    33.285946740              8,257      L2-load-misses            #    4.85% of all LL-cache accesses  (33.01%)
    33.285946740            171,705      LLC-loads                                                     (36.62%)
    33.285946740              6,960      LLC-load-misses           #    4.09% of all LL-cache accesses  (36.62%)
    33.336459506        123,804,345      mem_inst_retired.any                                          (36.65%)
    33.336459506         55,819,713      branch-instructions                                           (36.65%)
    33.336459506            265,400      branch-misses             #    0.48% of all branches          (32.31%)
    33.336459506        196,387,008      instructions              #    1.50  insn per cycle           (40.23%)
    33.336459506        130,514,799      cycles                                                        (39.58%)
    33.336459506          1,558,556      L1-icache-load-misses                                         (39.58%)
    33.336459506         54,486,429      L1-dcache-loads                                               (39.59%)
    33.336459506          1,164,381      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.60%)
    33.336459506            168,014      L2-loads                                                      (31.69%)
    33.336459506              7,606      L2-load-misses            #    4.66% of all LL-cache accesses  (31.68%)
    33.336459506            158,606      LLC-loads                                                     (35.99%)
    33.336459506             10,117      LLC-load-misses           #    6.19% of all LL-cache accesses  (36.65%)
    33.386883603         89,166,558      mem_inst_retired.any                                          (36.54%)
    33.386883603         44,907,888      branch-instructions                                           (36.54%)
    33.386883603            237,191      branch-misses             #    0.53% of all branches          (36.54%)
    33.386883603        181,788,033      instructions              #    1.39  insn per cycle           (44.47%)
    33.386883603        130,382,544      cycles                                                        (39.66%)
    33.386883603          2,584,752      L1-icache-load-misses                                         (39.66%)
    33.386883603         69,373,486      L1-dcache-loads                                               (39.66%)
    33.386883603          1,301,098      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.66%)
    33.386883603            139,091      L2-loads                                                      (31.73%)
    33.386883603              6,069      L2-load-misses            #    3.84% of all LL-cache accesses  (31.73%)
    33.386883603            176,915      LLC-loads                                                     (31.73%)
    33.386883603              7,392      LLC-load-misses           #    4.68% of all LL-cache accesses  (36.54%)
    33.437216414         96,173,049      mem_inst_retired.any                                          (36.42%)
    33.437216414         46,778,001      branch-instructions                                           (36.42%)
    33.437216414            235,624      branch-misses             #    0.50% of all branches          (36.41%)
    33.437216414        192,840,092      instructions              #    1.48  insn per cycle           (44.36%)
    33.437216414        130,059,181      cycles                                                        (41.89%)
    33.437216414          2,755,595      L1-icache-load-misses                                         (39.73%)
    33.437216414         66,114,699      L1-dcache-loads                                               (39.74%)
    33.437216414          1,388,120      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.74%)
    33.437216414            137,120      L2-loads                                                      (31.80%)
    33.437216414              4,705      L2-load-misses            #    3.37% of all LL-cache accesses  (31.79%)
    33.437216414            142,098      LLC-loads                                                     (31.79%)
    33.437216414              3,856      LLC-load-misses           #    2.76% of all LL-cache accesses  (34.25%)
    33.487686386         87,362,392      mem_inst_retired.any                                          (36.60%)
    33.487686386         48,410,939      branch-instructions                                           (36.60%)
    33.487686386            258,711      branch-misses             #    0.53% of all branches          (36.60%)
    33.487686386        209,588,695      instructions              #    1.61  insn per cycle           (44.52%)
    33.487686386        130,556,059      cycles                                                        (44.52%)
    33.487686386          2,477,912      L1-icache-load-misses                                         (39.62%)
    33.487686386         60,248,548      L1-dcache-loads                                               (39.62%)
    33.487686386          1,252,335      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.63%)
    33.487686386            174,866      L2-loads                                                      (31.70%)
    33.487686386              6,003      L2-load-misses            #    3.44% of all LL-cache accesses  (31.70%)
    33.487686386            174,652      LLC-loads                                                     (31.70%)
    33.487686386              4,706      LLC-load-misses           #    2.69% of all LL-cache accesses  (31.70%)
    33.538165743         97,193,602      mem_inst_retired.any                                          (32.58%)
    33.538165743         44,895,002      branch-instructions                                           (36.60%)
    33.538165743            238,313      branch-misses             #    0.53% of all branches          (36.60%)
    33.538165743        186,295,668      instructions              #    1.43  insn per cycle           (44.53%)
    33.538165743        130,510,083      cycles                                                        (44.53%)
    33.538165743          2,437,084      L1-icache-load-misses                                         (43.66%)
    33.538165743         70,379,088      L1-dcache-loads                                               (39.63%)
    33.538165743          1,154,332      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.63%)
    33.538165743            144,095      L2-loads                                                      (31.70%)
    33.538165743              5,750      L2-load-misses            #    3.57% of all LL-cache accesses  (31.70%)
    33.538165743            178,008      LLC-loads                                                     (31.70%)
    33.538165743              9,213      LLC-load-misses           #    5.72% of all LL-cache accesses  (31.69%)
    33.588651601        100,646,584      mem_inst_retired.any                                          (31.70%)
    33.588651601         54,459,760      branch-instructions                                           (35.60%)
    33.588651601            280,988      branch-misses             #    0.52% of all branches          (36.61%)
    33.588651601        210,462,037      instructions              #    1.61  insn per cycle           (44.53%)
    33.588651601        130,503,663      cycles                                                        (44.53%)
    33.588651601          2,593,454      L1-icache-load-misses                                         (44.53%)
    33.588651601         66,028,409      L1-dcache-loads                                               (40.65%)
    33.588651601          1,218,104      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.62%)
    33.588651601            153,009      L2-loads                                                      (31.69%)
    33.588651601              4,997      L2-load-misses            #    2.84% of all LL-cache accesses  (31.70%)
    33.588651601            198,418      LLC-loads                                                     (31.70%)
    33.588651601              6,687      LLC-load-misses           #    3.81% of all LL-cache accesses  (31.70%)
    33.639123765         86,383,934      mem_inst_retired.any                                          (31.68%)
    33.639123765         44,093,989      branch-instructions                                           (31.71%)
    33.639123765            232,847      branch-misses             #    0.53% of all branches          (36.61%)
    33.639123765        199,707,338      instructions              #    1.53  insn per cycle           (44.54%)
    33.639123765        130,544,811      cycles                                                        (44.54%)
    33.639123765          2,388,227      L1-icache-load-misses                                         (44.54%)
    33.639123765         63,351,109      L1-dcache-loads                                               (44.53%)
    33.639123765          1,660,895      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.63%)
    33.639123765            152,679      L2-loads                                                      (31.71%)
    33.639123765              4,791      L2-load-misses            #    3.55% of all LL-cache accesses  (31.68%)
    33.639123765            117,371      LLC-loads                                                     (31.68%)
    33.639123765              3,838      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.68%)
    33.689606974        104,447,990      mem_inst_retired.any                                          (31.69%)
    33.689606974         48,877,752      branch-instructions                                           (31.69%)
    33.689606974            231,893      branch-misses             #    0.47% of all branches          (33.69%)
    33.689606974        195,014,778      instructions              #    1.49  insn per cycle           (44.53%)
    33.689606974        130,516,537      cycles                                                        (44.52%)
    33.689606974          2,663,308      L1-icache-load-misses                                         (44.53%)
    33.689606974         61,916,823      L1-dcache-loads                                               (44.53%)
    33.689606974          1,495,096      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (42.56%)
    33.689606974            210,378      L2-loads                                                      (31.70%)
    33.689606974              5,605      L2-load-misses            #    2.77% of all LL-cache accesses  (31.70%)
    33.689606974            194,720      LLC-loads                                                     (31.70%)
    33.689606974              4,968      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.70%)
    33.740087102         91,487,302      mem_inst_retired.any                                          (31.69%)
    33.740087102         52,988,588      branch-instructions                                           (31.69%)
    33.740087102            271,540      branch-misses             #    0.51% of all branches          (31.70%)
    33.740087102        212,811,747      instructions              #    1.63  insn per cycle           (44.54%)
    33.740087102        130,597,437      cycles                                                        (44.54%)
    33.740087102          2,300,086      L1-icache-load-misses                                         (44.54%)
    33.740087102         63,340,328      L1-dcache-loads                                               (44.54%)
    33.740087102          1,626,102      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (44.54%)
    33.740087102            215,408      L2-loads                                                      (31.69%)
    33.740087102              7,030      L2-load-misses            #    3.65% of all LL-cache accesses  (31.69%)
    33.740087102            169,401      LLC-loads                                                     (31.69%)
    33.740087102              4,361      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.69%)
    33.790566372         88,436,321      mem_inst_retired.any                                          (31.70%)
    33.790566372         40,644,995      branch-instructions                                           (31.70%)
    33.790566372            233,424      branch-misses             #    0.57% of all branches          (31.70%)
    33.790566372        192,125,416      instructions              #    1.47  insn per cycle           (39.71%)
    33.790566372        130,526,092      cycles                                                        (44.53%)
    33.790566372          2,516,840      L1-icache-load-misses                                         (44.53%)
    33.790566372         64,654,003      L1-dcache-loads                                               (44.53%)
    33.790566372          1,301,603      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.53%)
    33.790566372            148,552      L2-loads                                                      (31.70%)
    33.790566372              7,733      L2-load-misses            #    6.00% of all LL-cache accesses  (31.69%)
    33.790566372            109,149      LLC-loads                                                     (31.69%)
    33.790566372              5,143      LLC-load-misses           #    3.99% of all LL-cache accesses  (31.69%)
    33.841043357        106,180,280      mem_inst_retired.any                                          (31.69%)
    33.841043357         53,080,742      branch-instructions                                           (31.69%)
    33.841043357            225,947      branch-misses             #    0.43% of all branches          (31.69%)
    33.841043357        191,465,353      instructions              #    1.47  insn per cycle           (39.62%)
    33.841043357        130,552,791      cycles                                                        (42.72%)
    33.841043357          2,668,154      L1-icache-load-misses                                         (44.53%)
    33.841043357         64,575,508      L1-dcache-loads                                               (44.53%)
    33.841043357          1,327,094      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (44.53%)
    33.841043357            137,482      L2-loads                                                      (33.53%)
    33.841043357              4,707      L2-load-misses            #    3.33% of all LL-cache accesses  (31.70%)
    33.841043357            145,031      LLC-loads                                                     (31.70%)
    33.841043357              9,139      LLC-load-misses           #    6.47% of all LL-cache accesses  (31.70%)
    33.891535931         94,362,648      mem_inst_retired.any                                          (31.69%)
    33.891535931         54,869,743      branch-instructions                                           (31.69%)
    33.891535931            245,581      branch-misses             #    0.45% of all branches          (31.69%)
    33.891535931        213,671,026      instructions              #    1.64  insn per cycle           (39.61%)
    33.891535931        130,586,267      cycles                                                        (39.61%)
    33.891535931          2,472,224      L1-icache-load-misses                                         (44.54%)
    33.891535931         65,602,402      L1-dcache-loads                                               (44.54%)
    33.891535931          1,303,811      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.54%)
    33.891535931            151,281      L2-loads                                                      (36.62%)
    33.891535931              4,042      L2-load-misses            #    2.53% of all LL-cache accesses  (31.69%)
    33.891535931            168,475      LLC-loads                                                     (31.69%)
    33.891535931              4,262      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.69%)
    33.942030768         91,161,803      mem_inst_retired.any                                          (31.68%)
    33.942030768         39,665,085      branch-instructions                                           (31.69%)
    33.942030768            225,662      branch-misses             #    0.57% of all branches          (31.69%)
    33.942030768        194,701,875      instructions              #    1.49  insn per cycle           (39.61%)
    33.942030768        130,624,715      cycles                                                        (39.61%)
    33.942030768          2,278,222      L1-icache-load-misses                                         (40.78%)
    33.942030768         69,886,694      L1-dcache-loads                                               (44.54%)
    33.942030768          1,221,115      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (44.55%)
    33.942030768            134,710      L2-loads                                                      (36.63%)
    33.942030768              5,141      L2-load-misses            #    4.14% of all LL-cache accesses  (35.47%)
    33.942030768            113,818      LLC-loads                                                     (31.69%)
    33.942030768              5,408      LLC-load-misses           #    4.35% of all LL-cache accesses  (31.69%)
    33.992513674        103,663,295      mem_inst_retired.any                                          (31.69%)
    33.992513674         50,875,602      branch-instructions                                           (31.70%)
    33.992513674            235,244      branch-misses             #    0.46% of all branches          (31.69%)
    33.992513674        189,389,345      instructions              #    1.45  insn per cycle           (39.62%)
    33.992513674        130,560,089      cycles                                                        (39.62%)
    33.992513674          2,913,555      L1-icache-load-misses                                         (39.62%)
    33.992513674         56,686,551      L1-dcache-loads                                               (43.78%)
    33.992513674          1,692,177      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (44.53%)
    33.992513674            215,819      L2-loads                                                      (36.61%)
    33.992513674              5,597      L2-load-misses            #    2.74% of all LL-cache accesses  (36.60%)
    33.992513674            192,479      LLC-loads                                                     (32.47%)
    33.992513674              7,268      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.70%)
    34.042844488         93,972,258      mem_inst_retired.any                                          (31.79%)
    34.042844488         51,488,843      branch-instructions                                           (31.79%)
    34.042844488            259,140      branch-misses             #    0.50% of all branches          (31.79%)
    34.042844488        215,009,182      instructions              #    1.65  insn per cycle           (39.73%)
    34.042844488        130,139,793      cycles                                                        (39.73%)
    34.042844488          2,331,053      L1-icache-load-misses                                         (39.73%)
    34.042844488         59,404,628      L1-dcache-loads                                               (39.73%)
    34.042844488          1,319,343      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (44.37%)
    34.042844488            164,745      L2-loads                                                      (36.42%)
    34.042844488              3,195      L2-load-misses            #    1.95% of all LL-cache accesses  (36.43%)
    34.042844488            162,858      LLC-loads                                                     (36.43%)
    34.042844488              2,362      LLC-load-misses           #    1.44% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    34.093187807         82,362,528      mem_inst_retired.any                                          (31.78%)
    34.093187807         41,360,299      branch-instructions                                           (31.78%)
    34.093187807            206,648      branch-misses             #    0.50% of all branches          (31.78%)
    34.093187807        164,258,439      instructions              #    1.26  insn per cycle           (39.73%)
    34.093187807        130,202,726      cycles                                                        (39.73%)
    34.093187807          2,756,693      L1-icache-load-misses                                         (39.73%)
    34.093187807         68,692,417      L1-dcache-loads                                               (39.73%)
    34.093187807          1,575,940      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (42.29%)
    34.093187807            197,250      L2-loads                                                      (36.44%)
    34.093187807              5,640      L2-load-misses            #    2.87% of all LL-cache accesses  (36.43%)
    34.093187807            195,474      LLC-loads                                                     (36.43%)
    34.093187807              4,584      LLC-load-misses           #    2.33% of all LL-cache accesses  (33.89%)
    34.143632077         88,943,393      mem_inst_retired.any                                          (31.72%)
    34.143632077         49,060,554      branch-instructions                                           (31.71%)
    34.143632077            266,802      branch-misses             #    0.54% of all branches          (31.71%)
    34.143632077        209,342,627      instructions              #    1.60  insn per cycle           (39.64%)
    34.143632077        130,460,895      cycles                                                        (39.64%)
    34.143632077          2,783,628      L1-icache-load-misses                                         (39.64%)
    34.143632077         60,062,298      L1-dcache-loads                                               (39.64%)
    34.143632077          1,309,837      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.64%)
    34.143632077            147,576      L2-loads                                                      (36.58%)
    34.143632077              7,466      L2-load-misses            #    4.76% of all LL-cache accesses  (36.58%)
    34.143632077            165,950      LLC-loads                                                     (36.58%)
    34.143632077              4,765      LLC-load-misses           #    3.04% of all LL-cache accesses  (36.58%)
    34.194126521         82,764,963      mem_inst_retired.any                                          (35.62%)
    34.194126521         44,813,044      branch-instructions                                           (31.69%)
    34.194126521            268,372      branch-misses             #    0.60% of all branches          (31.69%)
    34.194126521        207,223,655      instructions              #    1.59  insn per cycle           (39.61%)
    34.194126521        130,560,331      cycles                                                        (39.60%)
    34.194126521          2,408,810      L1-icache-load-misses                                         (39.60%)
    34.194126521         65,988,978      L1-dcache-loads                                               (39.61%)
    34.194126521          1,572,138      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.61%)
    34.194126521            196,712      L2-loads                                                      (32.67%)
    34.194126521              4,786      L2-load-misses            #    2.71% of all LL-cache accesses  (36.62%)
    34.194126521            157,140      LLC-loads                                                     (36.62%)
    34.194126521              5,217      LLC-load-misses           #    2.95% of all LL-cache accesses  (36.63%)
    34.244582883        103,119,127      mem_inst_retired.any                                          (36.58%)
    34.244582883         46,607,032      branch-instructions                                           (32.59%)
    34.244582883            219,005      branch-misses             #    0.47% of all branches          (31.71%)
    34.244582883        186,171,808      instructions              #    1.43  insn per cycle           (39.64%)
    34.244582883        130,504,285      cycles                                                        (39.64%)
    34.244582883          2,230,361      L1-icache-load-misses                                         (39.64%)
    34.244582883         71,414,988      L1-dcache-loads                                               (39.64%)
    34.244582883          1,295,702      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.64%)
    34.244582883            116,838      L2-loads                                                      (31.71%)
    34.244582883              4,527      L2-load-misses            #    3.63% of all LL-cache accesses  (35.67%)
    34.244582883            132,671      LLC-loads                                                     (36.57%)
    34.244582883              5,523      LLC-load-misses           #    4.43% of all LL-cache accesses  (36.57%)
    34.294913181         97,393,905      mem_inst_retired.any                                          (36.42%)
    34.294913181         47,827,121      branch-instructions                                           (36.42%)
    34.294913181            211,724      branch-misses             #    0.44% of all branches          (31.79%)
    34.294913181        186,782,742      instructions              #    1.44  insn per cycle           (39.74%)
    34.294913181        130,095,786      cycles                                                        (39.73%)
    34.294913181          2,431,462      L1-icache-load-misses                                         (39.73%)
    34.294913181         70,173,037      L1-dcache-loads                                               (39.73%)
    34.294913181          1,223,833      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.73%)
    34.294913181            147,234      L2-loads                                                      (31.79%)
    34.294913181              2,664      L2-load-misses            #    1.56% of all LL-cache accesses  (31.79%)
    34.294913181            193,875      LLC-loads                                                     (36.43%)
    34.294913181              5,578      LLC-load-misses           #    3.27% of all LL-cache accesses  (36.43%)
    34.345385620        111,051,467      mem_inst_retired.any                                          (36.59%)
    34.345385620         57,836,677      branch-instructions                                           (36.59%)
    34.345385620            254,186      branch-misses             #    0.44% of all branches          (34.17%)
    34.345385620        203,795,730      instructions              #    1.56  insn per cycle           (42.10%)
    34.345385620        130,473,492      cycles                                                        (39.61%)
    34.345385620          2,885,935      L1-icache-load-misses                                         (39.62%)
    34.345385620         52,981,566      L1-dcache-loads                                               (39.63%)
    34.345385620          1,416,365      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (39.63%)
    34.345385620            167,119      L2-loads                                                      (31.71%)
    34.345385620              1,371      L2-load-misses            #    0.88% of all LL-cache accesses  (31.71%)
    34.345385620            143,693      LLC-loads                                                     (34.11%)
    34.345385620              5,980      LLC-load-misses           #    3.85% of all LL-cache accesses  (36.60%)
    34.395703403         93,094,148      mem_inst_retired.any                                          (36.41%)
    34.395703403         46,705,087      branch-instructions                                           (36.41%)
    34.395703403            222,656      branch-misses             #    0.48% of all branches          (36.42%)
    34.395703403        189,167,090      instructions              #    1.45  insn per cycle           (44.36%)
    34.395703403        130,169,551      cycles                                                        (39.75%)
    34.395703403          2,766,576      L1-icache-load-misses                                         (39.74%)
    34.395703403         57,294,296      L1-dcache-loads                                               (39.74%)
    34.395703403          1,637,729      L1-dcache-load-misses     #    2.86% of all L1-dcache accesses  (39.74%)
    34.395703403            175,748      L2-loads                                                      (31.79%)
    34.395703403              4,630      L2-load-misses            #    2.91% of all LL-cache accesses  (31.79%)
    34.395703403            142,299      LLC-loads                                                     (31.79%)
    34.395703403              4,061      LLC-load-misses           #    2.55% of all LL-cache accesses  (36.42%)
    34.446204756         79,909,502      mem_inst_retired.any                                          (36.63%)
    34.446204756         40,456,019      branch-instructions                                           (36.63%)
    34.446204756            228,310      branch-misses             #    0.56% of all branches          (36.62%)
    34.446204756        171,688,026      instructions              #    1.32  insn per cycle           (44.55%)
    34.446204756        130,454,433      cycles                                                        (43.71%)
    34.446204756          2,741,427      L1-icache-load-misses                                         (39.60%)
    34.446204756         56,320,457      L1-dcache-loads                                               (39.60%)
    34.446204756          1,425,903      L1-dcache-load-misses     #    2.53% of all L1-dcache accesses  (39.61%)
    34.446204756            183,962      L2-loads                                                      (31.70%)
    34.446204756              6,904      L2-load-misses            #    3.52% of all LL-cache accesses  (31.69%)
    34.446204756            208,761      LLC-loads                                                     (31.69%)
    34.446204756              7,578      LLC-load-misses           #    3.86% of all LL-cache accesses  (32.50%)
    34.496649063         91,453,018      mem_inst_retired.any                                          (35.55%)
    34.496649063         46,104,735      branch-instructions                                           (36.56%)
    34.496649063            244,329      branch-misses             #    0.53% of all branches          (36.56%)
    34.496649063        197,454,952      instructions              #    1.51  insn per cycle           (44.49%)
    34.496649063        130,433,138      cycles                                                        (44.49%)
    34.496649063          2,919,902      L1-icache-load-misses                                         (40.69%)
    34.496649063         64,775,122      L1-dcache-loads                                               (39.66%)
    34.496649063          1,599,973      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.65%)
    34.496649063            173,325      L2-loads                                                      (31.72%)
    34.496649063              9,525      L2-load-misses            #    5.18% of all LL-cache accesses  (31.72%)
    34.496649063            194,259      LLC-loads                                                     (31.72%)
    34.496649063              8,054      LLC-load-misses           #    4.38% of all LL-cache accesses  (31.72%)
    34.547102942         85,162,827      mem_inst_retired.any                                          (31.71%)
    34.547102942         49,824,408      branch-instructions                                           (36.58%)
    34.547102942            227,170      branch-misses             #    0.46% of all branches          (36.58%)
    34.547102942        198,000,255      instructions              #    1.52  insn per cycle           (44.51%)
    34.547102942        130,504,421      cycles                                                        (44.50%)
    34.547102942          2,530,021      L1-icache-load-misses                                         (44.50%)
    34.547102942         56,548,984      L1-dcache-loads                                               (39.64%)
    34.547102942          1,323,532      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.64%)
    34.547102942            164,117      L2-loads                                                      (31.72%)
    34.547102942              6,445      L2-load-misses            #    3.97% of all LL-cache accesses  (31.71%)
    34.547102942            160,939      LLC-loads                                                     (31.71%)
    34.547102942              4,282      LLC-load-misses           #    2.63% of all LL-cache accesses  (31.71%)
    34.597565241         84,360,731      mem_inst_retired.any                                          (31.71%)
    34.597565241         47,888,288      branch-instructions                                           (33.76%)
    34.597565241            264,309      branch-misses             #    0.55% of all branches          (36.58%)
    34.597565241        207,325,548      instructions              #    1.59  insn per cycle           (44.50%)
    34.597565241        130,414,290      cycles                                                        (44.50%)
    34.597565241          1,774,782      L1-icache-load-misses                                         (44.50%)
    34.597565241         64,364,173      L1-dcache-loads                                               (42.49%)
    34.597565241          1,918,669      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.64%)
    34.597565241            198,093      L2-loads                                                      (31.71%)
    34.597565241              6,512      L2-load-misses            #    3.40% of all LL-cache accesses  (31.71%)
    34.597565241            185,028      LLC-loads                                                     (31.71%)
    34.597565241              3,105      LLC-load-misses           #    1.62% of all LL-cache accesses  (31.71%)
    34.647911109        105,385,998      mem_inst_retired.any                                          (31.79%)
    34.647911109         49,989,440      branch-instructions                                           (31.78%)
    34.647911109            246,866      branch-misses             #    0.49% of all branches          (36.45%)
    34.647911109        199,376,631      instructions              #    1.53  insn per cycle           (44.39%)
    34.647911109        130,146,354      cycles                                                        (44.37%)
    34.647911109          2,750,801      L1-icache-load-misses                                         (44.37%)
    34.647911109         65,259,178      L1-dcache-loads                                               (44.38%)
    34.647911109          1,495,653      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.71%)
    34.647911109            213,527      L2-loads                                                      (31.79%)
    34.647911109              7,804      L2-load-misses            #    3.90% of all LL-cache accesses  (31.79%)
    34.647911109            186,697      LLC-loads                                                     (31.78%)
    34.647911109              7,116      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.78%)
    34.698384199        110,832,022      mem_inst_retired.any                                          (31.70%)
    34.698384199         55,359,174      branch-instructions                                           (31.70%)
    34.698384199            232,436      branch-misses             #    0.42% of all branches          (32.14%)
    34.698384199        202,549,392      instructions              #    1.55  insn per cycle           (44.53%)
    34.698384199        130,499,375      cycles                                                        (44.52%)
    34.698384199          2,456,646      L1-icache-load-misses                                         (44.53%)
    34.698384199         68,510,832      L1-dcache-loads                                               (44.53%)
    34.698384199          1,184,341      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.11%)
    34.698384199            144,171      L2-loads                                                      (31.70%)
    34.698384199              3,867      L2-load-misses            #    2.58% of all LL-cache accesses  (31.70%)
    34.698384199            155,099      LLC-loads                                                     (31.70%)
    34.698384199              7,808      LLC-load-misses           #    5.22% of all LL-cache accesses  (31.70%)
    34.748830162         96,673,492      mem_inst_retired.any                                          (31.72%)
    34.748830162         53,241,978      branch-instructions                                           (31.72%)
    34.748830162            268,438      branch-misses             #    0.50% of all branches          (31.71%)
    34.748830162        212,113,601      instructions              #    1.63  insn per cycle           (43.11%)
    34.748830162        130,403,067      cycles                                                        (44.48%)
    34.748830162          2,090,496      L1-icache-load-misses                                         (44.49%)
    34.748830162         67,643,456      L1-dcache-loads                                               (44.49%)
    34.748830162          1,211,391      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (44.49%)
    34.748830162            131,449      L2-loads                                                      (31.72%)
    34.748830162              3,792      L2-load-misses            #    2.49% of all LL-cache accesses  (31.72%)
    34.748830162            173,481      LLC-loads                                                     (31.73%)
    34.748830162              3,152      LLC-load-misses           #    2.07% of all LL-cache accesses  (31.72%)
    34.799322513        107,655,620      mem_inst_retired.any                                          (31.69%)
    34.799322513         54,156,954      branch-instructions                                           (31.69%)
    34.799322513            278,537      branch-misses             #    0.51% of all branches          (31.68%)
    34.799322513        210,087,567      instructions              #    1.61  insn per cycle           (39.60%)
    34.799322513        130,624,243      cycles                                                        (44.55%)
    34.799322513          1,985,729      L1-icache-load-misses                                         (44.55%)
    34.799322513         61,703,745      L1-dcache-loads                                               (44.55%)
    34.799322513          1,604,732      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (44.55%)
    34.799322513            163,341      L2-loads                                                      (31.68%)
    34.799322513              4,926      L2-load-misses            #    3.22% of all LL-cache accesses  (31.68%)
    34.799322513            142,783      LLC-loads                                                     (31.69%)
    34.799322513              3,995      LLC-load-misses           #    2.61% of all LL-cache accesses  (31.69%)
    34.849652857        111,041,648      mem_inst_retired.any                                          (31.79%)
    34.849652857         56,425,118      branch-instructions                                           (31.79%)
    34.849652857            262,064      branch-misses             #    0.46% of all branches          (31.79%)
    34.849652857        225,494,218      instructions              #    1.73  insn per cycle           (39.74%)
    34.849652857        130,117,492      cycles                                                        (41.34%)
    34.849652857          2,263,653      L1-icache-load-misses                                         (44.36%)
    34.849652857         63,949,853      L1-dcache-loads                                               (44.36%)
    34.849652857          1,803,362      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (44.36%)
    34.849652857            177,612      L2-loads                                                      (34.83%)
    34.849652857              3,705      L2-load-misses            #    2.02% of all LL-cache accesses  (31.79%)
    34.849652857            189,029      LLC-loads                                                     (31.80%)
    34.849652857              4,069      LLC-load-misses           #    2.22% of all LL-cache accesses  (31.80%)
    34.900060728         90,703,776      mem_inst_retired.any                                          (31.78%)
    34.900060728         45,694,230      branch-instructions                                           (31.77%)
    34.900060728            262,858      branch-misses             #    0.58% of all branches          (31.77%)
    34.900060728        182,926,254      instructions              #    1.41  insn per cycle           (39.71%)
    34.900060728        130,168,807      cycles                                                        (39.70%)
    34.900060728          2,231,459      L1-icache-load-misses                                         (44.40%)
    34.900060728         61,518,533      L1-dcache-loads                                               (44.40%)
    34.900060728          1,404,512      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (44.40%)
    34.900060728            141,737      L2-loads                                                      (36.47%)
    34.900060728              4,199      L2-load-misses            #    2.86% of all LL-cache accesses  (31.76%)
    34.900060728            152,164      LLC-loads                                                     (31.77%)
    34.900060728              2,788      LLC-load-misses           #    1.90% of all LL-cache accesses  (31.77%)
    34.950548361         82,738,230      mem_inst_retired.any                                          (31.69%)
    34.950548361         41,588,488      branch-instructions                                           (31.69%)
    34.950548361            262,400      branch-misses             #    0.63% of all branches          (31.69%)
    34.950548361        198,377,544      instructions              #    1.52  insn per cycle           (39.61%)
    34.950548361        130,496,368      cycles                                                        (39.60%)
    34.950548361          2,162,202      L1-icache-load-misses                                         (39.75%)
    34.950548361         61,829,918      L1-dcache-loads                                               (44.54%)
    34.950548361          1,239,123      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.54%)
    34.950548361            157,601      L2-loads                                                      (36.62%)
    34.950548361              7,736      L2-load-misses            #    4.88% of all LL-cache accesses  (36.50%)
    34.950548361            159,639      LLC-loads                                                     (31.69%)
    34.950548361              4,977      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.70%)
    35.001027881        126,731,822      mem_inst_retired.any                                          (31.70%)
    35.001027881         60,153,955      branch-instructions                                           (31.69%)
    35.001027881            242,028      branch-misses             #    0.40% of all branches          (31.69%)
    35.001027881        211,063,183      instructions              #    1.62  insn per cycle           (39.61%)
    35.001027881        130,577,802      cycles                                                        (39.61%)
    35.001027881          2,758,452      L1-icache-load-misses                                         (39.61%)
    35.001027881         58,907,555      L1-dcache-loads                                               (42.76%)
    35.001027881          1,413,932      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (44.54%)
    35.001027881            147,332      L2-loads                                                      (36.62%)
    35.001027881              5,519      L2-load-misses            #    4.09% of all LL-cache accesses  (36.61%)
    35.001027881            122,876      LLC-loads                                                     (33.49%)
    35.001027881              8,701      LLC-load-misses           #    6.44% of all LL-cache accesses  (31.69%)
    35.051405192         98,813,407      mem_inst_retired.any                                          (31.76%)
    35.051405192         42,721,569      branch-instructions                                           (31.76%)
    35.051405192            226,611      branch-misses             #    0.53% of all branches          (31.76%)
    35.051405192        182,559,524      instructions              #    1.40  insn per cycle           (39.70%)
    35.051405192        130,290,291      cycles                                                        (39.70%)
    35.051405192          2,579,900      L1-icache-load-misses                                         (39.70%)
    35.051405192         77,518,106      L1-dcache-loads                                               (39.70%)
    35.051405192          1,162,038      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (44.42%)
    35.051405192             96,454      L2-loads                                                      (36.48%)
    35.051405192              4,964      L2-load-misses            #    4.99% of all LL-cache accesses  (36.48%)
    35.051405192            102,673      LLC-loads                                                     (36.48%)
    35.051405192              4,398      LLC-load-misses           #    4.42% of all LL-cache accesses  (31.76%)
    35.101879591        110,878,918      mem_inst_retired.any                                          (31.70%)
    35.101879591         56,814,095      branch-instructions                                           (31.70%)
    35.101879591            259,600      branch-misses             #    0.46% of all branches          (31.70%)
    35.101879591        212,080,232      instructions              #    1.63  insn per cycle           (39.62%)
    35.101879591        130,504,661      cycles                                                        (39.63%)
    35.101879591          2,637,939      L1-icache-load-misses                                         (39.62%)
    35.101879591         69,534,476      L1-dcache-loads                                               (39.62%)
    35.101879591          1,174,366      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (41.05%)
    35.101879591            114,303      L2-loads                                                      (36.60%)
    35.101879591              4,707      L2-load-misses            #    3.59% of all LL-cache accesses  (36.60%)
    35.101879591            148,254      LLC-loads                                                     (36.60%)
    35.101879591              3,816      LLC-load-misses           #    2.91% of all LL-cache accesses  (35.19%)
    35.152352342        101,918,781      mem_inst_retired.any                                          (32.12%)
    35.152352342         57,249,009      branch-instructions                                           (31.70%)
    35.152352342            251,616      branch-misses             #    0.44% of all branches          (31.70%)
    35.152352342        221,949,028      instructions              #    1.70  insn per cycle           (39.63%)
    35.152352342        130,530,380      cycles                                                        (39.62%)
    35.152352342          2,623,655      L1-icache-load-misses                                         (39.63%)
    35.152352342         59,635,304      L1-dcache-loads                                               (39.63%)
    35.152352342          1,363,109      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.63%)
    35.152352342            152,939      L2-loads                                                      (36.16%)
    35.152352342              8,424      L2-load-misses            #    5.50% of all LL-cache accesses  (36.60%)
    35.152352342            153,393      LLC-loads                                                     (36.59%)
    35.152352342              5,046      LLC-load-misses           #    3.29% of all LL-cache accesses  (36.60%)
    35.202791724         89,467,161      mem_inst_retired.any                                          (36.56%)
    35.202791724         45,702,444      branch-instructions                                           (31.72%)
    35.202791724            265,404      branch-misses             #    0.58% of all branches          (31.72%)
    35.202791724        207,568,709      instructions              #    1.59  insn per cycle           (39.65%)
    35.202791724        130,423,093      cycles                                                        (39.65%)
    35.202791724          2,644,812      L1-icache-load-misses                                         (39.65%)
    35.202791724         62,437,571      L1-dcache-loads                                               (39.65%)
    35.202791724          1,310,396      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.65%)
    35.202791724            146,487      L2-loads                                                      (31.72%)
    35.202791724              8,249      L2-load-misses            #    6.25% of all LL-cache accesses  (36.56%)
    35.202791724            117,449      LLC-loads                                                     (36.56%)
    35.202791724              5,172      LLC-load-misses           #    3.92% of all LL-cache accesses  (36.56%)
    35.253131475         83,323,366      mem_inst_retired.any                                          (36.43%)
    35.253131475         39,365,125      branch-instructions                                           (33.76%)
    35.253131475            228,118      branch-misses             #    0.58% of all branches          (31.79%)
    35.253131475        204,017,781      instructions              #    1.57  insn per cycle           (39.73%)
    35.253131475        130,174,709      cycles                                                        (39.73%)
    35.253131475          2,287,711      L1-icache-load-misses                                         (39.73%)
    35.253131475         68,491,654      L1-dcache-loads                                               (39.73%)
    35.253131475          1,226,059      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.73%)
    35.253131475            163,618      L2-loads                                                      (31.79%)
    35.253131475              4,971      L2-load-misses            #    2.96% of all LL-cache accesses  (34.44%)
    35.253131475            172,384      LLC-loads                                                     (36.42%)
    35.253131475              7,341      LLC-load-misses           #    4.37% of all LL-cache accesses  (36.42%)
    35.303461677         79,804,080      mem_inst_retired.any                                          (36.43%)
    35.303461677         39,771,501      branch-instructions                                           (36.43%)
    35.303461677            217,814      branch-misses             #    0.55% of all branches          (31.79%)
    35.303461677        167,726,443      instructions              #    1.29  insn per cycle           (39.73%)
    35.303461677        130,167,741      cycles                                                        (39.74%)
    35.303461677          3,034,310      L1-icache-load-misses                                         (39.73%)
    35.303461677         55,757,497      L1-dcache-loads                                               (39.73%)
    35.303461677          1,670,089      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (39.73%)
    35.303461677            166,368      L2-loads                                                      (31.78%)
    35.303461677              3,784      L2-load-misses            #    2.37% of all LL-cache accesses  (31.78%)
    35.303461677            152,707      LLC-loads                                                     (36.43%)
    35.303461677              3,911      LLC-load-misses           #    2.45% of all LL-cache accesses  (36.43%)
#           time             counts unit events
    35.353925760         91,532,800      mem_inst_retired.any                                          (36.59%)
    35.353925760         50,723,497      branch-instructions                                           (36.58%)
    35.353925760            289,233      branch-misses             #    0.57% of all branches          (35.25%)
    35.353925760        236,228,566      instructions              #    1.81  insn per cycle           (43.19%)
    35.353925760        130,534,910      cycles                                                        (39.63%)
    35.353925760          2,068,416      L1-icache-load-misses                                         (39.63%)
    35.353925760         73,926,912      L1-dcache-loads                                               (39.63%)
    35.353925760          1,240,001      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.63%)
    35.353925760            153,557      L2-loads                                                      (31.71%)
    35.353925760              1,267      L2-load-misses            #    0.75% of all LL-cache accesses  (31.71%)
    35.353925760            184,332      LLC-loads                                                     (33.02%)
    35.353925760              5,493      LLC-load-misses           #    3.25% of all LL-cache accesses  (36.59%)
    35.404258212        119,190,520      mem_inst_retired.any                                          (36.42%)
    35.404258212         59,132,312      branch-instructions                                           (36.42%)
    35.404258212            278,222      branch-misses             #    0.47% of all branches          (36.42%)
    35.404258212        214,223,658      instructions              #    1.65  insn per cycle           (44.36%)
    35.404258212        130,070,450      cycles                                                        (39.98%)
    35.404258212          2,504,494      L1-icache-load-misses                                         (39.73%)
    35.404258212         55,098,426      L1-dcache-loads                                               (39.73%)
    35.404258212          1,267,413      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.73%)
    35.404258212            156,951      L2-loads                                                      (31.80%)
    35.404258212              8,890      L2-load-misses            #    6.19% of all LL-cache accesses  (31.80%)
    35.404258212            130,107      LLC-loads                                                     (31.79%)
    35.404258212             11,024      LLC-load-misses           #    7.68% of all LL-cache accesses  (36.16%)
    35.454736603         95,887,176      mem_inst_retired.any                                          (36.61%)
    35.454736603         53,948,296      branch-instructions                                           (36.60%)
    35.454736603            290,559      branch-misses             #    0.54% of all branches          (36.61%)
    35.454736603        257,960,367      instructions              #    1.97  insn per cycle           (44.53%)
    35.454736603        130,666,854      cycles                                                        (44.53%)
    35.454736603          1,934,677      L1-icache-load-misses                                         (39.62%)
    35.454736603         93,197,743      L1-dcache-loads                                               (39.63%)
    35.454736603          1,171,029      L1-dcache-load-misses     #    1.26% of all L1-dcache accesses  (39.62%)
    35.454736603            111,576      L2-loads                                                      (31.70%)
    35.454736603              3,524      L2-load-misses            #    2.67% of all LL-cache accesses  (31.70%)
    35.454736603            152,843      LLC-loads                                                     (31.69%)
    35.454736603              2,372      LLC-load-misses           #    1.79% of all LL-cache accesses  (31.70%)
    35.505097771         93,864,104      mem_inst_retired.any                                          (34.56%)
    35.505097771         48,009,688      branch-instructions                                           (36.45%)
    35.505097771            251,651      branch-misses             #    0.52% of all branches          (36.45%)
    35.505097771        186,150,375      instructions              #    1.43  insn per cycle           (44.39%)
    35.505097771        130,185,282      cycles                                                        (44.39%)
    35.505097771          2,782,609      L1-icache-load-misses                                         (41.64%)
    35.505097771         57,585,254      L1-dcache-loads                                               (39.72%)
    35.505097771          1,384,955      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (39.72%)
    35.505097771            160,699      L2-loads                                                      (31.77%)
    35.505097771              7,377      L2-load-misses            #    4.25% of all LL-cache accesses  (31.77%)
    35.505097771            186,467      LLC-loads                                                     (31.77%)
    35.505097771              4,780      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.78%)
    35.555415423         86,296,757      mem_inst_retired.any                                          (31.79%)
    35.555415423         43,232,093      branch-instructions                                           (36.41%)
    35.555415423            239,108      branch-misses             #    0.55% of all branches          (36.41%)
    35.555415423        176,909,941      instructions              #    1.36  insn per cycle           (44.35%)
    35.555415423        130,113,430      cycles                                                        (44.36%)
    35.555415423          2,760,442      L1-icache-load-misses                                         (44.36%)
    35.555415423         55,178,577      L1-dcache-loads                                               (39.75%)
    35.555415423          1,452,455      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (39.75%)
    35.555415423            200,120      L2-loads                                                      (31.80%)
    35.555415423              5,503      L2-load-misses            #    2.63% of all LL-cache accesses  (31.80%)
    35.555415423            218,416      LLC-loads                                                     (31.80%)
    35.555415423              6,032      LLC-load-misses           #    2.88% of all LL-cache accesses  (31.79%)
    35.605898833        104,943,326      mem_inst_retired.any                                          (31.68%)
    35.605898833         47,732,904      branch-instructions                                           (33.10%)
    35.605898833            216,512      branch-misses             #    0.45% of all branches          (36.60%)
    35.605898833        179,967,991      instructions              #    1.38  insn per cycle           (44.53%)
    35.605898833        130,458,327      cycles                                                        (44.52%)
    35.605898833          2,734,735      L1-icache-load-misses                                         (44.55%)
    35.605898833         65,938,214      L1-dcache-loads                                               (43.14%)
    35.605898833          1,392,706      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.62%)
    35.605898833            149,587      L2-loads                                                      (31.70%)
    35.605898833              7,211      L2-load-misses            #    4.95% of all LL-cache accesses  (31.70%)
    35.605898833            141,764      LLC-loads                                                     (31.70%)
    35.605898833              7,863      LLC-load-misses           #    5.40% of all LL-cache accesses  (31.70%)
    35.656392420        109,356,905      mem_inst_retired.any                                          (31.69%)
    35.656392420         55,172,882      branch-instructions                                           (31.69%)
    35.656392420            221,345      branch-misses             #    0.40% of all branches          (36.12%)
    35.656392420        186,069,807      instructions              #    1.43  insn per cycle           (44.55%)
    35.656392420        130,555,590      cycles                                                        (44.55%)
    35.656392420          2,651,511      L1-icache-load-misses                                         (44.54%)
    35.656392420         65,066,202      L1-dcache-loads                                               (44.54%)
    35.656392420          1,231,801      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (40.14%)
    35.656392420            172,681      L2-loads                                                      (31.68%)
    35.656392420              7,078      L2-load-misses            #    4.20% of all LL-cache accesses  (31.69%)
    35.656392420            164,373      LLC-loads                                                     (31.69%)
    35.656392420              9,412      LLC-load-misses           #    5.58% of all LL-cache accesses  (31.69%)
    35.706877535         99,390,992      mem_inst_retired.any                                          (31.69%)
    35.706877535         55,973,017      branch-instructions                                           (31.69%)
    35.706877535            272,381      branch-misses             #    0.49% of all branches          (31.69%)
    35.706877535        214,216,263      instructions              #    1.64  insn per cycle           (44.54%)
    35.706877535        130,570,050      cycles                                                        (44.54%)
    35.706877535          2,628,779      L1-icache-load-misses                                         (44.54%)
    35.706877535         63,682,005      L1-dcache-loads                                               (44.54%)
    35.706877535          1,367,754      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.55%)
    35.706877535            132,272      L2-loads                                                      (31.69%)
    35.706877535              7,450      L2-load-misses            #    5.13% of all LL-cache accesses  (31.69%)
    35.706877535            158,217      LLC-loads                                                     (31.69%)
    35.706877535              3,972      LLC-load-misses           #    2.73% of all LL-cache accesses  (31.69%)
    35.757379982         93,914,730      mem_inst_retired.any                                          (31.68%)
    35.757379982         55,126,638      branch-instructions                                           (31.68%)
    35.757379982            266,448      branch-misses             #    0.48% of all branches          (31.68%)
    35.757379982        216,345,057      instructions              #    1.66  insn per cycle           (42.08%)
    35.757379982        130,573,604      cycles                                                        (44.55%)
    35.757379982          2,309,142      L1-icache-load-misses                                         (44.55%)
    35.757379982         62,547,486      L1-dcache-loads                                               (44.56%)
    35.757379982          1,506,346      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (44.55%)
    35.757379982            194,740      L2-loads                                                      (31.69%)
    35.757379982              5,627      L2-load-misses            #    3.05% of all LL-cache accesses  (31.68%)
    35.757379982            174,576      LLC-loads                                                     (31.68%)
    35.757379982              3,632      LLC-load-misses           #    1.97% of all LL-cache accesses  (31.69%)
    35.807838069         93,753,151      mem_inst_retired.any                                          (31.84%)
    35.807838069         52,476,854      branch-instructions                                           (31.84%)
    35.807838069            261,222      branch-misses             #    0.50% of all branches          (31.84%)
    35.807838069        212,712,767      instructions              #    1.64  insn per cycle           (39.81%)
    35.807838069        129,769,810      cycles                                                        (44.22%)
    35.807838069          2,496,179      L1-icache-load-misses                                         (44.25%)
    35.807838069         59,314,321      L1-dcache-loads                                               (44.25%)
    35.807838069          1,290,888      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.25%)
    35.807838069            146,137      L2-loads                                                      (31.87%)
    35.807838069              7,445      L2-load-misses            #    5.39% of all LL-cache accesses  (31.87%)
    35.807838069            130,134      LLC-loads                                                     (31.87%)
    35.807838069              3,263      LLC-load-misses           #    2.36% of all LL-cache accesses  (31.87%)
    35.858336034         94,544,784      mem_inst_retired.any                                          (31.67%)
    35.858336034         42,481,061      branch-instructions                                           (31.68%)
    35.858336034            266,256      branch-misses             #    0.63% of all branches          (31.67%)
    35.858336034        188,457,474      instructions              #    1.44  insn per cycle           (39.59%)
    35.858336034        130,552,748      cycles                                                        (40.20%)
    35.858336034          2,831,141      L1-icache-load-misses                                         (44.56%)
    35.858336034         60,203,881      L1-dcache-loads                                               (44.55%)
    35.858336034          1,311,006      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.56%)
    35.858336034            201,073      L2-loads                                                      (36.08%)
    35.858336034              4,420      L2-load-misses            #    2.68% of all LL-cache accesses  (31.69%)
    35.858336034            128,705      LLC-loads                                                     (31.69%)
    35.858336034              4,534      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.67%)
    35.908792261         84,405,805      mem_inst_retired.any                                          (31.71%)
    35.908792261         41,362,690      branch-instructions                                           (31.71%)
    35.908792261            282,413      branch-misses             #    0.68% of all branches          (31.71%)
    35.908792261        186,218,604      instructions              #    1.43  insn per cycle           (39.64%)
    35.908792261        130,428,002      cycles                                                        (39.63%)
    35.908792261          2,944,447      L1-icache-load-misses                                         (43.20%)
    35.908792261         56,359,337      L1-dcache-loads                                               (44.50%)
    35.908792261          1,378,371      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (44.51%)
    35.908792261            148,604      L2-loads                                                      (36.58%)
    35.908792261              8,193      L2-load-misses            #    6.57% of all LL-cache accesses  (33.04%)
    35.908792261            100,862      LLC-loads                                                     (31.71%)
    35.908792261              7,382      LLC-load-misses           #    5.92% of all LL-cache accesses  (31.71%)
    35.959257484         82,503,547      mem_inst_retired.any                                          (31.70%)
    35.959257484         40,131,214      branch-instructions                                           (31.70%)
    35.959257484            227,069      branch-misses             #    0.57% of all branches          (31.71%)
    35.959257484        210,727,563      instructions              #    1.61  insn per cycle           (39.63%)
    35.959257484        130,507,806      cycles                                                        (39.63%)
    35.959257484          2,193,258      L1-icache-load-misses                                         (39.63%)
    35.959257484         67,602,135      L1-dcache-loads                                               (44.52%)
    35.959257484          1,260,448      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (44.52%)
    35.959257484            165,423      L2-loads                                                      (36.59%)
    35.959257484              6,717      L2-load-misses            #    3.97% of all LL-cache accesses  (36.59%)
    35.959257484            172,568      LLC-loads                                                     (31.70%)
    35.959257484              6,000      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.70%)
    36.009722149         88,561,239      mem_inst_retired.any                                          (31.71%)
    36.009722149         41,541,156      branch-instructions                                           (31.71%)
    36.009722149            248,414      branch-misses             #    0.60% of all branches          (31.70%)
    36.009722149        199,670,988      instructions              #    1.53  insn per cycle           (39.63%)
    36.009722149        130,440,673      cycles                                                        (39.63%)
    36.009722149          2,776,708      L1-icache-load-misses                                         (39.63%)
    36.009722149         63,124,051      L1-dcache-loads                                               (41.36%)
    36.009722149          1,398,776      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (44.52%)
    36.009722149            183,946      L2-loads                                                      (36.59%)
    36.009722149              4,391      L2-load-misses            #    2.64% of all LL-cache accesses  (36.59%)
    36.009722149            149,322      LLC-loads                                                     (34.88%)
    36.009722149              4,689      LLC-load-misses           #    2.81% of all LL-cache accesses  (31.71%)
    36.060212199         98,017,665      mem_inst_retired.any                                          (31.69%)
    36.060212199         45,123,703      branch-instructions                                           (31.69%)
    36.060212199            227,422      branch-misses             #    0.50% of all branches          (31.69%)
    36.060212199        171,601,786      instructions              #    1.31  insn per cycle           (39.61%)
    36.060212199        130,554,935      cycles                                                        (39.61%)
    36.060212199          2,657,823      L1-icache-load-misses                                         (39.61%)
    36.060212199         67,759,404      L1-dcache-loads                                               (39.61%)
    36.060212199          1,264,172      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (44.38%)
    36.060212199            177,972      L2-loads                                                      (36.62%)
    36.060212199              5,554      L2-load-misses            #    2.92% of all LL-cache accesses  (36.62%)
    36.060212199            201,811      LLC-loads                                                     (36.62%)
    36.060212199              6,651      LLC-load-misses           #    3.50% of all LL-cache accesses  (31.87%)
    36.111074452         88,612,793      mem_inst_retired.any                                          (31.41%)
    36.111074452         41,147,779      branch-instructions                                           (31.41%)
    36.111074452            269,936      branch-misses             #    0.66% of all branches          (31.41%)
    36.111074452        167,063,992      instructions              #    1.27  insn per cycle           (39.28%)
    36.111074452        131,296,179      cycles                                                        (39.28%)
    36.111074452          2,149,894      L1-icache-load-misses                                         (39.35%)
    36.111074452         55,313,431      L1-dcache-loads                                               (39.34%)
    36.111074452          1,405,596      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.35%)
    36.111074452            189,480      L2-loads                                                      (37.11%)
    36.111074452              5,339      L2-load-misses            #    2.89% of all LL-cache accesses  (37.12%)
    36.111074452            179,828      LLC-loads                                                     (37.12%)
    36.111074452              7,757      LLC-load-misses           #    4.20% of all LL-cache accesses  (37.11%)
    36.161551824        110,176,304      mem_inst_retired.any                                          (34.49%)
    36.161551824         61,494,885      branch-instructions                                           (31.70%)
    36.161551824            273,350      branch-misses             #    0.44% of all branches          (31.70%)
    36.161551824        225,007,107      instructions              #    1.72  insn per cycle           (39.62%)
    36.161551824        130,552,249      cycles                                                        (39.62%)
    36.161551824          2,649,902      L1-icache-load-misses                                         (39.63%)
    36.161551824         61,363,275      L1-dcache-loads                                               (39.62%)
    36.161551824          1,352,241      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (39.63%)
    36.161551824            166,100      L2-loads                                                      (33.78%)
    36.161551824              6,910      L2-load-misses            #    4.26% of all LL-cache accesses  (36.60%)
    36.161551824            158,265      LLC-loads                                                     (36.60%)
    36.161551824              8,527      LLC-load-misses           #    5.26% of all LL-cache accesses  (36.60%)
    36.211885025         93,471,345      mem_inst_retired.any                                          (36.42%)
    36.211885025         42,426,919      branch-instructions                                           (31.78%)
    36.211885025            234,449      branch-misses             #    0.55% of all branches          (31.78%)
    36.211885025        178,156,337      instructions              #    1.37  insn per cycle           (39.72%)
    36.211885025        130,188,240      cycles                                                        (39.73%)
    36.211885025          2,105,894      L1-icache-load-misses                                         (39.73%)
    36.211885025         76,441,961      L1-dcache-loads                                               (39.73%)
    36.211885025          1,087,133      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (39.73%)
    36.211885025            134,371      L2-loads                                                      (31.79%)
    36.211885025              6,177      L2-load-misses            #    4.19% of all LL-cache accesses  (36.44%)
    36.211885025            160,555      LLC-loads                                                     (36.44%)
    36.211885025              5,791      LLC-load-misses           #    3.93% of all LL-cache accesses  (36.43%)
    36.262378262         90,849,723      mem_inst_retired.any                                          (36.62%)
    36.262378262         49,113,588      branch-instructions                                           (36.13%)
    36.262378262            278,137      branch-misses             #    0.57% of all branches          (31.68%)
    36.262378262        194,060,119      instructions              #    1.49  insn per cycle           (39.61%)
    36.262378262        130,519,054      cycles                                                        (39.60%)
    36.262378262          2,693,073      L1-icache-load-misses                                         (39.61%)
    36.262378262         63,333,071      L1-dcache-loads                                               (39.61%)
    36.262378262          1,270,597      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.62%)
    36.262378262            111,097      L2-loads                                                      (31.70%)
    36.262378262              6,856      L2-load-misses            #    5.32% of all LL-cache accesses  (32.16%)
    36.262378262            146,769      LLC-loads                                                     (36.62%)
    36.262378262              4,098      LLC-load-misses           #    3.18% of all LL-cache accesses  (36.63%)
    36.312813926         95,638,679      mem_inst_retired.any                                          (36.54%)
    36.312813926         52,408,303      branch-instructions                                           (36.55%)
    36.312813926            262,145      branch-misses             #    0.50% of all branches          (33.07%)
    36.312813926        222,528,695      instructions              #    1.71  insn per cycle           (41.00%)
    36.312813926        130,348,161      cycles                                                        (39.64%)
    36.312813926          2,568,547      L1-icache-load-misses                                         (39.66%)
    36.312813926         63,836,096      L1-dcache-loads                                               (39.66%)
    36.312813926          1,273,694      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.66%)
    36.312813926            146,284      L2-loads                                                      (31.73%)
    36.312813926              9,651      L2-load-misses            #    6.10% of all LL-cache accesses  (31.73%)
    36.312813926            170,182      LLC-loads                                                     (35.19%)
    36.312813926              5,683      LLC-load-misses           #    3.59% of all LL-cache accesses  (36.56%)
    36.363266333         87,442,952      mem_inst_retired.any                                          (36.58%)
    36.363266333         47,066,117      branch-instructions                                           (36.58%)
    36.363266333            280,830      branch-misses             #    0.60% of all branches          (36.58%)
    36.363266333        204,475,569      instructions              #    1.57  insn per cycle           (44.50%)
    36.363266333        130,468,462      cycles                                                        (39.63%)
    36.363266333          2,491,199      L1-icache-load-misses                                         (39.63%)
    36.363266333         62,147,645      L1-dcache-loads                                               (39.64%)
    36.363266333          1,257,803      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.64%)
    36.363266333            169,206      L2-loads                                                      (31.71%)
    36.363266333              8,794      L2-load-misses            #    5.78% of all LL-cache accesses  (31.71%)
    36.363266333            135,340      LLC-loads                                                     (31.71%)
    36.363266333              6,090      LLC-load-misses           #    4.00% of all LL-cache accesses  (36.58%)
    36.413740047         89,355,212      mem_inst_retired.any                                          (36.60%)
    36.413740047         50,384,204      branch-instructions                                           (36.60%)
    36.413740047            263,292      branch-misses             #    0.52% of all branches          (36.60%)
    36.413740047        207,921,954      instructions              #    1.59  insn per cycle           (44.52%)
    36.413740047        130,489,291      cycles                                                        (42.83%)
    36.413740047          2,427,920      L1-icache-load-misses                                         (39.62%)
    36.413740047         61,247,395      L1-dcache-loads                                               (39.63%)
    36.413740047          1,367,620      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (39.63%)
    36.413740047            199,743      L2-loads                                                      (31.70%)
    36.413740047              9,392      L2-load-misses            #    4.72% of all LL-cache accesses  (31.70%)
    36.413740047            198,610      LLC-loads                                                     (31.69%)
    36.413740047              8,136      LLC-load-misses           #    4.08% of all LL-cache accesses  (33.38%)
    36.464223087         95,641,281      mem_inst_retired.any                                          (36.44%)
    36.464223087         46,373,150      branch-instructions                                           (36.61%)
    36.464223087            252,503      branch-misses             #    0.54% of all branches          (36.61%)
    36.464223087        207,024,043      instructions              #    1.59  insn per cycle           (44.53%)
    36.464223087        130,515,693      cycles                                                        (44.53%)
    36.464223087          2,409,407      L1-icache-load-misses                                         (39.81%)
    36.464223087         62,818,939      L1-dcache-loads                                               (39.62%)
    36.464223087          1,302,185      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.62%)
    36.464223087            175,374      L2-loads                                                      (31.70%)
    36.464223087              6,230      L2-load-misses            #    3.73% of all LL-cache accesses  (31.70%)
    36.464223087            158,746      LLC-loads                                                     (31.70%)
    36.464223087              9,903      LLC-load-misses           #    5.93% of all LL-cache accesses  (31.70%)
    36.514708609        111,475,652      mem_inst_retired.any                                          (31.69%)
    36.514708609         52,631,820      branch-instructions                                           (36.62%)
    36.514708609            250,143      branch-misses             #    0.48% of all branches          (36.62%)
    36.514708609        220,691,172      instructions              #    1.69  insn per cycle           (44.54%)
    36.514708609        130,571,937      cycles                                                        (44.54%)
    36.514708609          2,381,882      L1-icache-load-misses                                         (44.54%)
    36.514708609         66,518,753      L1-dcache-loads                                               (39.61%)
    36.514708609          1,319,430      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.62%)
    36.514708609            188,072      L2-loads                                                      (31.69%)
    36.514708609              5,654      L2-load-misses            #    3.09% of all LL-cache accesses  (31.69%)
    36.514708609            177,974      LLC-loads                                                     (31.69%)
    36.514708609              6,989      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.69%)
    36.565145827        112,591,996      mem_inst_retired.any                                          (31.73%)
    36.565145827         54,448,011      branch-instructions                                           (34.55%)
    36.565145827            258,170      branch-misses             #    0.47% of all branches          (36.55%)
    36.565145827        199,127,916      instructions              #    1.53  insn per cycle           (44.48%)
    36.565145827        130,362,615      cycles                                                        (44.48%)
    36.565145827          2,506,658      L1-icache-load-misses                                         (44.48%)
    36.565145827         68,272,050      L1-dcache-loads                                               (41.68%)
    36.565145827          1,159,857      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.65%)
    36.565145827            141,622      L2-loads                                                      (31.73%)
    36.565145827              6,288      L2-load-misses            #    3.89% of all LL-cache accesses  (31.73%)
    36.565145827            181,810      LLC-loads                                                     (31.73%)
    36.565145827             10,596      LLC-load-misses           #    6.55% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    36.615482271        102,252,166      mem_inst_retired.any                                          (31.78%)
    36.615482271         57,012,789      branch-instructions                                           (31.78%)
    36.615482271            294,089      branch-misses             #    0.52% of all branches          (36.44%)
    36.615482271        226,497,397      instructions              #    1.74  insn per cycle           (44.38%)
    36.615482271        130,196,663      cycles                                                        (44.38%)
    36.615482271          2,824,628      L1-icache-load-misses                                         (44.38%)
    36.615482271         67,940,648      L1-dcache-loads                                               (44.38%)
    36.615482271          1,315,030      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.72%)
    36.615482271            152,500      L2-loads                                                      (31.78%)
    36.615482271              5,494      L2-load-misses            #    3.65% of all LL-cache accesses  (31.78%)
    36.615482271            148,346      LLC-loads                                                     (31.78%)
    36.615482271              8,454      LLC-load-misses           #    5.62% of all LL-cache accesses  (31.78%)
    36.665941350        130,295,304      mem_inst_retired.any                                          (31.71%)
    36.665941350         61,763,624      branch-instructions                                           (31.71%)
    36.665941350            257,738      branch-misses             #    0.42% of all branches          (33.00%)
    36.665941350        216,299,305      instructions              #    1.66  insn per cycle           (44.50%)
    36.665941350        130,452,140      cycles                                                        (44.50%)
    36.665941350          2,418,111      L1-icache-load-misses                                         (44.50%)
    36.665941350         58,944,276      L1-dcache-loads                                               (44.50%)
    36.665941350          1,376,549      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (43.24%)
    36.665941350            173,174      L2-loads                                                      (31.71%)
    36.665941350              6,359      L2-load-misses            #    3.85% of all LL-cache accesses  (31.71%)
    36.665941350            157,433      LLC-loads                                                     (31.71%)
    36.665941350              8,595      LLC-load-misses           #    5.20% of all LL-cache accesses  (31.71%)
    36.716480545         98,711,809      mem_inst_retired.any                                          (31.67%)
    36.716480545         45,097,152      branch-instructions                                           (31.67%)
    36.716480545            239,969      branch-misses             #    0.53% of all branches          (31.67%)
    36.716480545        205,598,837      instructions              #    1.57  insn per cycle           (43.92%)
    36.716480545        130,609,343      cycles                                                        (44.60%)
    36.716480545          2,455,758      L1-icache-load-misses                                         (44.60%)
    36.716480545         71,907,802      L1-dcache-loads                                               (44.60%)
    36.716480545          1,511,246      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.59%)
    36.716480545            170,692      L2-loads                                                      (31.65%)
    36.716480545              7,858      L2-load-misses            #    4.88% of all LL-cache accesses  (31.65%)
    36.716480545            151,126      LLC-loads                                                     (31.65%)
    36.716480545              7,929      LLC-load-misses           #    4.93% of all LL-cache accesses  (31.65%)
    36.766799967        102,052,018      mem_inst_retired.any                                          (31.80%)
    36.766799967         51,235,037      branch-instructions                                           (31.80%)
    36.766799967            245,759      branch-misses             #    0.48% of all branches          (31.80%)
    36.766799967        192,710,628      instructions              #    1.48  insn per cycle           (39.74%)
    36.766799967        130,094,345      cycles                                                        (44.35%)
    36.766799967          2,728,054      L1-icache-load-misses                                         (44.35%)
    36.766799967         57,416,570      L1-dcache-loads                                               (44.35%)
    36.766799967          1,288,591      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (44.36%)
    36.766799967            147,543      L2-loads                                                      (31.79%)
    36.766799967              4,944      L2-load-misses            #    3.07% of all LL-cache accesses  (31.80%)
    36.766799967            174,258      LLC-loads                                                     (31.80%)
    36.766799967              6,812      LLC-load-misses           #    4.23% of all LL-cache accesses  (31.80%)
    36.817136011         86,361,427      mem_inst_retired.any                                          (31.79%)
    36.817136011         47,015,214      branch-instructions                                           (31.79%)
    36.817136011            261,547      branch-misses             #    0.56% of all branches          (31.79%)
    36.817136011        215,172,740      instructions              #    1.65  insn per cycle           (39.73%)
    36.817136011        130,151,679      cycles                                                        (42.38%)
    36.817136011          2,408,086      L1-icache-load-misses                                         (44.36%)
    36.817136011         80,864,932      L1-dcache-loads                                               (44.36%)
    36.817136011          1,271,389      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (44.36%)
    36.817136011            138,346      L2-loads                                                      (33.80%)
    36.817136011              7,711      L2-load-misses            #    5.64% of all LL-cache accesses  (31.80%)
    36.817136011            134,948      LLC-loads                                                     (31.80%)
    36.817136011              5,994      LLC-load-misses           #    4.39% of all LL-cache accesses  (31.80%)
    36.867456880         99,546,243      mem_inst_retired.any                                          (31.80%)
    36.867456880         55,755,321      branch-instructions                                           (31.80%)
    36.867456880            293,612      branch-misses             #    0.53% of all branches          (31.79%)
    36.867456880        226,899,208      instructions              #    1.74  insn per cycle           (39.74%)
    36.867456880        130,150,274      cycles                                                        (39.74%)
    36.867456880          2,373,605      L1-icache-load-misses                                         (44.36%)
    36.867456880         60,506,981      L1-dcache-loads                                               (44.36%)
    36.867456880          1,142,111      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (44.36%)
    36.867456880            155,565      L2-loads                                                      (36.42%)
    36.867456880              4,972      L2-load-misses            #    2.69% of all LL-cache accesses  (31.79%)
    36.867456880            214,033      LLC-loads                                                     (31.80%)
    36.867456880              4,852      LLC-load-misses           #    2.63% of all LL-cache accesses  (31.80%)
    36.917941782         95,058,076      mem_inst_retired.any                                          (31.72%)
    36.917941782         48,702,188      branch-instructions                                           (31.72%)
    36.917941782            248,396      branch-misses             #    0.51% of all branches          (31.72%)
    36.917941782        187,838,488      instructions              #    1.44  insn per cycle           (39.66%)
    36.917941782        130,339,293      cycles                                                        (39.66%)
    36.917941782          2,732,660      L1-icache-load-misses                                         (40.88%)
    36.917941782         61,990,907      L1-dcache-loads                                               (44.48%)
    36.917941782          1,549,139      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (44.48%)
    36.917941782            221,675      L2-loads                                                      (36.55%)
    36.917941782              8,253      L2-load-misses            #    3.52% of all LL-cache accesses  (35.34%)
    36.917941782            247,826      LLC-loads                                                     (31.73%)
    36.917941782              6,360      LLC-load-misses           #    2.71% of all LL-cache accesses  (31.73%)
    36.968364785        106,810,056      mem_inst_retired.any                                          (31.73%)
    36.968364785         48,396,396      branch-instructions                                           (31.73%)
    36.968364785            242,254      branch-misses             #    0.50% of all branches          (31.73%)
    36.968364785        179,937,052      instructions              #    1.38  insn per cycle           (39.66%)
    36.968364785        130,410,488      cycles                                                        (39.66%)
    36.968364785          2,869,580      L1-icache-load-misses                                         (39.67%)
    36.968364785         74,809,632      L1-dcache-loads                                               (44.01%)
    36.968364785          1,324,320      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.47%)
    36.968364785            127,373      L2-loads                                                      (36.54%)
    36.968364785              7,381      L2-load-misses            #    5.98% of all LL-cache accesses  (36.54%)
    36.968364785            119,281      LLC-loads                                                     (32.22%)
    36.968364785              7,402      LLC-load-misses           #    6.00% of all LL-cache accesses  (31.73%)
    37.018706297         89,721,928      mem_inst_retired.any                                          (31.78%)
    37.018706297         40,971,847      branch-instructions                                           (31.78%)
    37.018706297            226,495      branch-misses             #    0.55% of all branches          (31.77%)
    37.018706297        168,667,245      instructions              #    1.30  insn per cycle           (39.71%)
    37.018706297        130,169,203      cycles                                                        (39.71%)
    37.018706297          2,610,863      L1-icache-load-misses                                         (39.72%)
    37.018706297         75,221,385      L1-dcache-loads                                               (39.72%)
    37.018706297          1,260,342      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (44.40%)
    37.018706297            116,444      L2-loads                                                      (36.45%)
    37.018706297              5,950      L2-load-misses            #    5.29% of all LL-cache accesses  (36.45%)
    37.018706297            108,515      LLC-loads                                                     (36.45%)
    37.018706297              5,812      LLC-load-misses           #    5.17% of all LL-cache accesses  (31.78%)
    37.069171985         87,789,119      mem_inst_retired.any                                          (31.71%)
    37.069171985         48,008,267      branch-instructions                                           (31.71%)
    37.069171985            256,603      branch-misses             #    0.53% of all branches          (31.71%)
    37.069171985        223,446,076      instructions              #    1.71  insn per cycle           (39.63%)
    37.069171985        130,485,122      cycles                                                        (39.64%)
    37.069171985          2,169,100      L1-icache-load-misses                                         (39.63%)
    37.069171985         79,748,434      L1-dcache-loads                                               (39.63%)
    37.069171985          1,177,635      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (42.44%)
    37.069171985            117,096      L2-loads                                                      (36.57%)
    37.069171985              8,338      L2-load-misses            #    6.37% of all LL-cache accesses  (36.58%)
    37.069171985            144,712      LLC-loads                                                     (36.58%)
    37.069171985              6,072      LLC-load-misses           #    4.64% of all LL-cache accesses  (33.79%)
    37.119619800        112,234,332      mem_inst_retired.any                                          (31.72%)
    37.119619800         57,120,924      branch-instructions                                           (31.72%)
    37.119619800            264,343      branch-misses             #    0.46% of all branches          (31.71%)
    37.119619800        212,384,600      instructions              #    1.63  insn per cycle           (39.64%)
    37.119619800        130,439,267      cycles                                                        (39.64%)
    37.119619800          2,820,119      L1-icache-load-misses                                         (39.64%)
    37.119619800         64,299,176      L1-dcache-loads                                               (39.64%)
    37.119619800          1,330,171      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.64%)
    37.119619800            146,148      L2-loads                                                      (36.57%)
    37.119619800              6,464      L2-load-misses            #    4.22% of all LL-cache accesses  (36.57%)
    37.119619800            160,035      LLC-loads                                                     (36.57%)
    37.119619800              7,580      LLC-load-misses           #    4.95% of all LL-cache accesses  (36.57%)
    37.169939225         98,678,438      mem_inst_retired.any                                          (35.37%)
    37.169939225         44,608,231      branch-instructions                                           (31.79%)
    37.169939225            238,770      branch-misses             #    0.54% of all branches          (31.80%)
    37.169939225        214,219,475      instructions              #    1.65  insn per cycle           (39.74%)
    37.169939225        130,138,131      cycles                                                        (39.74%)
    37.169939225          2,072,627      L1-icache-load-misses                                         (39.75%)
    37.169939225         91,137,157      L1-dcache-loads                                               (39.75%)
    37.169939225          1,201,052      L1-dcache-load-misses     #    1.32% of all L1-dcache accesses  (39.75%)
    37.169939225            131,042      L2-loads                                                      (32.82%)
    37.169939225              8,291      L2-load-misses            #    6.41% of all LL-cache accesses  (36.41%)
    37.169939225            127,599      LLC-loads                                                     (36.41%)
    37.169939225              5,559      LLC-load-misses           #    4.30% of all LL-cache accesses  (36.41%)
    37.220412571        107,240,113      mem_inst_retired.any                                          (36.59%)
    37.220412571         56,397,284      branch-instructions                                           (32.24%)
    37.220412571            289,002      branch-misses             #    0.51% of all branches          (31.69%)
    37.220412571        255,180,708      instructions              #    1.96  insn per cycle           (39.62%)
    37.220412571        130,499,874      cycles                                                        (39.62%)
    37.220412571          2,249,394      L1-icache-load-misses                                         (39.62%)
    37.220412571         70,282,775      L1-dcache-loads                                               (39.62%)
    37.220412571          1,348,313      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.62%)
    37.220412571            161,263      L2-loads                                                      (31.70%)
    37.220412571              4,162      L2-load-misses            #    2.42% of all LL-cache accesses  (36.04%)
    37.220412571            182,137      LLC-loads                                                     (36.61%)
    37.220412571              5,910      LLC-load-misses           #    3.44% of all LL-cache accesses  (36.61%)
    37.270897600         82,292,462      mem_inst_retired.any                                          (36.62%)
    37.270897600         41,231,917      branch-instructions                                           (36.61%)
    37.270897600            269,206      branch-misses             #    0.65% of all branches          (31.69%)
    37.270897600        164,936,900      instructions              #    1.26  insn per cycle           (39.61%)
    37.270897600        130,444,311      cycles                                                        (39.61%)
    37.270897600          2,091,847      L1-icache-load-misses                                         (39.61%)
    37.270897600         52,709,952      L1-dcache-loads                                               (39.61%)
    37.270897600          1,304,402      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.61%)
    37.270897600            181,147      L2-loads                                                      (31.70%)
    37.270897600              9,654      L2-load-misses            #    5.22% of all LL-cache accesses  (31.69%)
    37.270897600            188,544      LLC-loads                                                     (36.62%)
    37.270897600             13,347      LLC-load-misses           #    7.22% of all LL-cache accesses  (36.62%)
    37.321356647        112,239,254      mem_inst_retired.any                                          (36.58%)
    37.321356647         57,836,074      branch-instructions                                           (36.58%)
    37.321356647            290,411      branch-misses             #    0.50% of all branches          (34.14%)
    37.321356647        253,949,579      instructions              #    1.95  insn per cycle           (42.07%)
    37.321356647        130,482,793      cycles                                                        (39.63%)
    37.321356647          2,059,044      L1-icache-load-misses                                         (39.63%)
    37.321356647         68,660,166      L1-dcache-loads                                               (39.63%)
    37.321356647          1,130,586      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.63%)
    37.321356647            165,971      L2-loads                                                      (31.71%)
    37.321356647              8,029      L2-load-misses            #    4.69% of all LL-cache accesses  (31.71%)
    37.321356647            176,430      LLC-loads                                                     (34.14%)
    37.321356647              8,681      LLC-load-misses           #    5.07% of all LL-cache accesses  (36.58%)
    37.371723301        111,383,112      mem_inst_retired.any                                          (36.47%)
    37.371723301         51,154,069      branch-instructions                                           (36.47%)
    37.371723301            227,923      branch-misses             #    0.45% of all branches          (36.47%)
    37.371723301        202,267,226      instructions              #    1.55  insn per cycle           (44.41%)
    37.371723301        130,231,757      cycles                                                        (39.70%)
    37.371723301          2,130,166      L1-icache-load-misses                                         (39.71%)
    37.371723301         66,332,402      L1-dcache-loads                                               (39.71%)
    37.371723301          1,283,049      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.71%)
    37.371723301            187,300      L2-loads                                                      (31.77%)
    37.371723301              4,372      L2-load-misses            #    2.50% of all LL-cache accesses  (31.77%)
    37.371723301            162,086      LLC-loads                                                     (31.77%)
    37.371723301              5,690      LLC-load-misses           #    3.26% of all LL-cache accesses  (36.46%)
    37.422421543         82,510,132      mem_inst_retired.any                                          (36.88%)
    37.422421543         41,724,161      branch-instructions                                           (36.88%)
    37.422421543            228,987      branch-misses             #    0.55% of all branches          (36.88%)
    37.422421543        175,044,876      instructions              #    1.34  insn per cycle           (44.77%)
    37.422421543        130,998,484      cycles                                                        (43.98%)
    37.422421543          2,438,680      L1-icache-load-misses                                         (39.45%)
    37.422421543         76,498,786      L1-dcache-loads                                               (39.45%)
    37.422421543          1,288,101      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.45%)
    37.422421543            159,612      L2-loads                                                      (31.56%)
    37.422421543             13,242      L2-load-misses            #    8.61% of all LL-cache accesses  (31.56%)
    37.422421543            147,976      LLC-loads                                                     (31.56%)
    37.422421543             10,704      LLC-load-misses           #    6.96% of all LL-cache accesses  (32.33%)
    37.472912297        117,542,354      mem_inst_retired.any                                          (35.09%)
    37.472912297         60,956,489      branch-instructions                                           (36.62%)
    37.472912297            297,682      branch-misses             #    0.49% of all branches          (36.63%)
    37.472912297        242,247,675      instructions              #    1.86  insn per cycle           (44.55%)
    37.472912297        130,535,264      cycles                                                        (44.55%)
    37.472912297          2,489,520      L1-icache-load-misses                                         (41.17%)
    37.472912297         73,690,559      L1-dcache-loads                                               (39.61%)
    37.472912297          1,255,211      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.60%)
    37.472912297            158,026      L2-loads                                                      (31.69%)
    37.472912297              4,511      L2-load-misses            #    2.84% of all LL-cache accesses  (31.70%)
    37.472912297            159,319      LLC-loads                                                     (31.69%)
    37.472912297              6,827      LLC-load-misses           #    4.30% of all LL-cache accesses  (31.69%)
    37.523266459        124,605,732      mem_inst_retired.any                                          (31.78%)
    37.523266459         57,458,346      branch-instructions                                           (36.45%)
    37.523266459            256,191      branch-misses             #    0.45% of all branches          (36.45%)
    37.523266459        209,207,312      instructions              #    1.61  insn per cycle           (44.39%)
    37.523266459        130,264,236      cycles                                                        (44.39%)
    37.523266459          2,599,894      L1-icache-load-misses                                         (44.39%)
    37.523266459         60,359,797      L1-dcache-loads                                               (39.72%)
    37.523266459          1,628,757      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.72%)
    37.523266459            167,978      L2-loads                                                      (31.78%)
    37.523266459              7,232      L2-load-misses            #    4.85% of all LL-cache accesses  (31.78%)
    37.523266459            130,178      LLC-loads                                                     (31.77%)
    37.523266459              6,737      LLC-load-misses           #    4.52% of all LL-cache accesses  (31.78%)
    37.573724337         87,237,009      mem_inst_retired.any                                          (31.71%)
    37.573724337         48,818,592      branch-instructions                                           (33.43%)
    37.573724337            258,182      branch-misses             #    0.53% of all branches          (36.57%)
    37.573724337        196,267,822      instructions              #    1.50  insn per cycle           (44.50%)
    37.573724337        130,487,772      cycles                                                        (44.50%)
    37.573724337          2,936,214      L1-icache-load-misses                                         (44.50%)
    37.573724337         68,710,659      L1-dcache-loads                                               (42.80%)
    37.573724337          1,451,195      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.64%)
    37.573724337            176,229      L2-loads                                                      (31.71%)
    37.573724337              4,528      L2-load-misses            #    2.82% of all LL-cache accesses  (31.71%)
    37.573724337            145,245      LLC-loads                                                     (31.71%)
    37.573724337              5,281      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.71%)
    37.624039451        134,777,718      mem_inst_retired.any                                          (31.80%)
    37.624039451         66,264,068      branch-instructions                                           (31.78%)
    37.624039451            264,055      branch-misses             #    0.40% of all branches          (36.39%)
    37.624039451        246,931,563      instructions              #    1.90  insn per cycle           (44.34%)
    37.624039451        130,149,209      cycles                                                        (44.34%)
    37.624039451          2,065,042      L1-icache-load-misses                                         (44.34%)
    37.624039451         68,074,740      L1-dcache-loads                                               (44.37%)
    37.624039451          1,215,792      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.76%)
    37.624039451            155,479      L2-loads                                                      (31.80%)
    37.624039451              7,284      L2-load-misses            #    4.92% of all LL-cache accesses  (31.81%)
    37.624039451            140,882      LLC-loads                                                     (31.81%)
    37.624039451              7,298      LLC-load-misses           #    4.93% of all LL-cache accesses  (31.80%)
    37.674424200        100,936,796      mem_inst_retired.any                                          (31.76%)
    37.674424200         44,460,868      branch-instructions                                           (31.76%)
    37.674424200            254,527      branch-misses             #    0.57% of all branches          (31.95%)
    37.674424200        211,345,183      instructions              #    1.62  insn per cycle           (44.42%)
    37.674424200        130,301,323      cycles                                                        (44.42%)
    37.674424200          2,645,081      L1-icache-load-misses                                         (44.43%)
    37.674424200         75,901,215      L1-dcache-loads                                               (44.42%)
    37.674424200          1,281,530      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (44.25%)
    37.674424200            106,909      L2-loads                                                      (31.76%)
    37.674424200              8,181      L2-load-misses            #    7.78% of all LL-cache accesses  (31.75%)
    37.674424200            103,379      LLC-loads                                                     (31.76%)
    37.674424200              4,880      LLC-load-misses           #    4.64% of all LL-cache accesses  (31.76%)
    37.724764512         87,098,168      mem_inst_retired.any                                          (31.79%)
    37.724764512         44,461,630      branch-instructions                                           (31.79%)
    37.724764512            242,556      branch-misses             #    0.55% of all branches          (31.78%)
    37.724764512        196,397,821      instructions              #    1.51  insn per cycle           (43.12%)
    37.724764512        130,156,761      cycles                                                        (44.37%)
    37.724764512          2,489,940      L1-icache-load-misses                                         (44.37%)
    37.724764512         77,675,891      L1-dcache-loads                                               (44.37%)
    37.724764512          1,294,056      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (44.37%)
    37.724764512            177,081      L2-loads                                                      (31.79%)
    37.724764512              4,435      L2-load-misses            #    2.41% of all LL-cache accesses  (31.79%)
    37.724764512            191,206      LLC-loads                                                     (31.79%)
    37.724764512              1,424      LLC-load-misses           #    0.77% of all LL-cache accesses  (31.79%)
    37.775092291         90,768,040      mem_inst_retired.any                                          (31.79%)
    37.775092291         53,103,991      branch-instructions                                           (31.79%)
    37.775092291            276,339      branch-misses             #    0.52% of all branches          (31.79%)
    37.775092291        247,333,373      instructions              #    1.90  insn per cycle           (39.74%)
    37.775092291        130,217,711      cycles                                                        (44.37%)
    37.775092291          2,405,932      L1-icache-load-misses                                         (44.37%)
    37.775092291         71,745,922      L1-dcache-loads                                               (44.37%)
    37.775092291          1,464,331      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.36%)
    37.775092291            169,109      L2-loads                                                      (31.78%)
    37.775092291              6,273      L2-load-misses            #    3.72% of all LL-cache accesses  (31.79%)
    37.775092291            168,134      LLC-loads                                                     (31.79%)
    37.775092291              1,604      LLC-load-misses           #    0.95% of all LL-cache accesses  (31.79%)
    37.825415944        127,831,168      mem_inst_retired.any                                          (31.80%)
    37.825415944         57,432,030      branch-instructions                                           (31.79%)
    37.825415944            255,421      branch-misses             #    0.44% of all branches          (31.79%)
    37.825415944        209,776,785      instructions              #    1.61  insn per cycle           (39.74%)
    37.825415944        130,154,943      cycles                                                        (41.81%)
    37.825415944          2,409,008      L1-icache-load-misses                                         (44.35%)
    37.825415944         59,324,786      L1-dcache-loads                                               (44.36%)
    37.825415944          1,403,398      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (44.37%)
    37.825415944            154,029      L2-loads                                                      (34.37%)
    37.825415944              4,088      L2-load-misses            #    2.85% of all LL-cache accesses  (31.79%)
    37.825415944            132,759      LLC-loads                                                     (31.79%)
    37.825415944              7,967      LLC-load-misses           #    5.56% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    37.875864636         96,486,925      mem_inst_retired.any                                          (31.72%)
    37.875864636         43,090,404      branch-instructions                                           (31.71%)
    37.875864636            245,966      branch-misses             #    0.57% of all branches          (31.71%)
    37.875864636        200,350,369      instructions              #    1.54  insn per cycle           (39.64%)
    37.875864636        130,483,736      cycles                                                        (39.64%)
    37.875864636          2,753,926      L1-icache-load-misses                                         (44.50%)
    37.875864636         79,286,346      L1-dcache-loads                                               (44.49%)
    37.875864636          1,344,781      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.49%)
    37.875864636            127,298      L2-loads                                                      (36.56%)
    37.875864636              9,321      L2-load-misses            #    7.87% of all LL-cache accesses  (31.72%)
    37.875864636            109,676      LLC-loads                                                     (31.72%)
    37.875864636              8,123      LLC-load-misses           #    6.86% of all LL-cache accesses  (31.72%)
    37.926236493        117,108,527      mem_inst_retired.any                                          (31.76%)
    37.926236493         65,863,603      branch-instructions                                           (31.76%)
    37.926236493            300,649      branch-misses             #    0.46% of all branches          (31.76%)
    37.926236493        261,711,551      instructions              #    2.01  insn per cycle           (39.70%)
    37.926236493        130,318,321      cycles                                                        (39.70%)
    37.926236493          2,249,252      L1-icache-load-misses                                         (40.24%)
    37.926236493         66,357,244      L1-dcache-loads                                               (44.41%)
    37.926236493          1,215,630      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.41%)
    37.926236493            179,527      L2-loads                                                      (36.47%)
    37.926236493              4,983      L2-load-misses            #    2.96% of all LL-cache accesses  (35.96%)
    37.926236493            157,326      LLC-loads                                                     (31.76%)
    37.926236493              8,009      LLC-load-misses           #    4.76% of all LL-cache accesses  (31.76%)
    37.976683203        110,681,562      mem_inst_retired.any                                          (31.72%)
    37.976683203         49,593,165      branch-instructions                                           (31.72%)
    37.976683203            216,509      branch-misses             #    0.44% of all branches          (31.72%)
    37.976683203        195,156,933      instructions              #    1.50  insn per cycle           (39.65%)
    37.976683203        130,465,694      cycles                                                        (39.64%)
    37.976683203          2,657,803      L1-icache-load-misses                                         (39.64%)
    37.976683203         79,765,329      L1-dcache-loads                                               (43.40%)
    37.976683203          1,353,372      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (44.49%)
    37.976683203            136,757      L2-loads                                                      (36.56%)
    37.976683203              6,020      L2-load-misses            #    4.73% of all LL-cache accesses  (36.56%)
    37.976683203            117,559      LLC-loads                                                     (32.83%)
    37.976683203              4,123      LLC-load-misses           #    3.24% of all LL-cache accesses  (31.72%)
    38.027136105         86,368,857      mem_inst_retired.any                                          (31.70%)
    38.027136105         43,931,988      branch-instructions                                           (31.70%)
    38.027136105            256,872      branch-misses             #    0.58% of all branches          (31.70%)
    38.027136105        201,879,000      instructions              #    1.55  insn per cycle           (39.63%)
    38.027136105        130,445,101      cycles                                                        (39.62%)
    38.027136105          1,848,706      L1-icache-load-misses                                         (39.65%)
    38.027136105         64,636,430      L1-dcache-loads                                               (39.65%)
    38.027136105          1,796,839      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (44.51%)
    38.027136105            168,360      L2-loads                                                      (36.59%)
    38.027136105              4,436      L2-load-misses            #    2.67% of all LL-cache accesses  (36.59%)
    38.027136105            163,600      LLC-loads                                                     (36.58%)
    38.027136105              2,354      LLC-load-misses           #    1.42% of all LL-cache accesses  (31.72%)
    38.077574166         86,748,416      mem_inst_retired.any                                          (31.73%)
    38.077574166         47,007,868      branch-instructions                                           (31.73%)
    38.077574166            232,985      branch-misses             #    0.50% of all branches          (31.72%)
    38.077574166        191,730,135      instructions              #    1.47  insn per cycle           (39.65%)
    38.077574166        130,413,023      cycles                                                        (39.65%)
    38.077574166          1,714,424      L1-icache-load-misses                                         (39.65%)
    38.077574166         60,493,707      L1-dcache-loads                                               (39.65%)
    38.077574166          1,728,411      L1-dcache-load-misses     #    2.86% of all L1-dcache accesses  (41.63%)
    38.077574166            152,674      L2-loads                                                      (36.55%)
    38.077574166              6,776      L2-load-misses            #    4.61% of all LL-cache accesses  (36.55%)
    38.077574166            141,297      LLC-loads                                                     (36.55%)
    38.077574166              4,210      LLC-load-misses           #    2.86% of all LL-cache accesses  (34.60%)
    38.128017603        113,010,193      mem_inst_retired.any                                          (31.72%)
    38.128017603         49,302,935      branch-instructions                                           (31.72%)
    38.128017603            233,501      branch-misses             #    0.47% of all branches          (31.72%)
    38.128017603        183,887,572      instructions              #    1.41  insn per cycle           (39.65%)
    38.128017603        130,488,788      cycles                                                        (39.65%)
    38.128017603          3,026,592      L1-icache-load-misses                                         (39.65%)
    38.128017603         69,262,196      L1-dcache-loads                                               (39.64%)
    38.128017603          1,399,007      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.65%)
    38.128017603            181,536      L2-loads                                                      (36.56%)
    38.128017603              8,275      L2-load-misses            #    4.88% of all LL-cache accesses  (36.57%)
    38.128017603            157,579      LLC-loads                                                     (36.57%)
    38.128017603              8,132      LLC-load-misses           #    4.80% of all LL-cache accesses  (36.57%)
    38.178486592         80,571,933      mem_inst_retired.any                                          (36.36%)
    38.178486592         42,701,483      branch-instructions                                           (31.70%)
    38.178486592            257,460      branch-misses             #    0.60% of all branches          (31.70%)
    38.178486592        195,126,237      instructions              #    1.49  insn per cycle           (39.63%)
    38.178486592        130,539,619      cycles                                                        (39.62%)
    38.178486592          1,840,850      L1-icache-load-misses                                         (39.63%)
    38.178486592         63,629,677      L1-dcache-loads                                               (39.63%)
    38.178486592          1,869,675      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (39.62%)
    38.178486592            165,992      L2-loads                                                      (31.92%)
    38.178486592              4,345      L2-load-misses            #    2.95% of all LL-cache accesses  (36.59%)
    38.178486592            128,167      LLC-loads                                                     (36.59%)
    38.178486592              2,694      LLC-load-misses           #    1.83% of all LL-cache accesses  (36.60%)
    38.228927446        100,666,086      mem_inst_retired.any                                          (36.55%)
    38.228927446         52,882,821      branch-instructions                                           (33.29%)
    38.228927446            278,298      branch-misses             #    0.53% of all branches          (31.72%)
    38.228927446        254,492,977      instructions              #    1.95  insn per cycle           (39.66%)
    38.228927446        130,456,220      cycles                                                        (39.65%)
    38.228927446          2,027,980      L1-icache-load-misses                                         (39.65%)
    38.228927446         76,870,880      L1-dcache-loads                                               (39.65%)
    38.228927446          1,223,946      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.65%)
    38.228927446            138,693      L2-loads                                                      (31.73%)
    38.228927446              8,773      L2-load-misses            #    5.78% of all LL-cache accesses  (34.97%)
    38.228927446            164,964      LLC-loads                                                     (36.55%)
    38.228927446              7,667      LLC-load-misses           #    5.05% of all LL-cache accesses  (36.56%)
    38.279317948        137,303,729      mem_inst_retired.any                                          (36.50%)
    38.279317948         63,643,272      branch-instructions                                           (36.50%)
    38.279317948            246,352      branch-misses             #    0.39% of all branches          (31.75%)
    38.279317948        217,958,454      instructions              #    1.67  insn per cycle           (39.68%)
    38.279317948        130,359,538      cycles                                                        (39.68%)
    38.279317948          2,746,703      L1-icache-load-misses                                         (39.68%)
    38.279317948         56,704,178      L1-dcache-loads                                               (39.68%)
    38.279317948          1,369,362      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (39.69%)
    38.279317948            138,108      L2-loads                                                      (31.75%)
    38.279317948              7,344      L2-load-misses            #    6.16% of all LL-cache accesses  (31.75%)
    38.279317948            100,436      LLC-loads                                                     (36.50%)
    38.279317948              5,194      LLC-load-misses           #    4.35% of all LL-cache accesses  (36.50%)
    38.329767157         90,306,926      mem_inst_retired.any                                          (36.57%)
    38.329767157         45,688,712      branch-instructions                                           (36.57%)
    38.329767157            227,736      branch-misses             #    0.50% of all branches          (34.96%)
    38.329767157        186,617,520      instructions              #    1.43  insn per cycle           (42.89%)
    38.329767157        130,453,524      cycles                                                        (39.64%)
    38.329767157          2,643,362      L1-icache-load-misses                                         (39.64%)
    38.329767157         76,452,210      L1-dcache-loads                                               (39.64%)
    38.329767157          1,330,608      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.65%)
    38.329767157             99,690      L2-loads                                                      (31.72%)
    38.329767157              6,027      L2-load-misses            #    5.79% of all LL-cache accesses  (31.72%)
    38.329767157            108,356      LLC-loads                                                     (33.31%)
    38.329767157              3,530      LLC-load-misses           #    3.39% of all LL-cache accesses  (36.57%)
    38.380144737         96,512,850      mem_inst_retired.any                                          (36.49%)
    38.380144737         43,893,472      branch-instructions                                           (36.49%)
    38.380144737            234,712      branch-misses             #    0.53% of all branches          (36.49%)
    38.380144737        194,384,206      instructions              #    1.49  insn per cycle           (44.43%)
    38.380144737        130,242,226      cycles                                                        (39.74%)
    38.380144737          2,465,105      L1-icache-load-misses                                         (39.70%)
    38.380144737         75,646,846      L1-dcache-loads                                               (39.70%)
    38.380144737          1,513,240      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.70%)
    38.380144737            219,993      L2-loads                                                      (31.75%)
    38.380144737              7,898      L2-load-misses            #    3.79% of all LL-cache accesses  (31.75%)
    38.380144737            196,701      LLC-loads                                                     (31.75%)
    38.380144737              9,742      LLC-load-misses           #    4.68% of all LL-cache accesses  (36.43%)
    38.430605612         80,229,012      mem_inst_retired.any                                          (36.58%)
    38.430605612         39,891,697      branch-instructions                                           (36.59%)
    38.430605612            238,527      branch-misses             #    0.60% of all branches          (36.59%)
    38.430605612        174,847,010      instructions              #    1.34  insn per cycle           (44.51%)
    38.430605612        130,523,203      cycles                                                        (44.51%)
    38.430605612          2,779,280      L1-icache-load-misses                                         (39.63%)
    38.430605612         79,916,098      L1-dcache-loads                                               (39.64%)
    38.430605612          1,356,389      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.64%)
    38.430605612            130,274      L2-loads                                                      (31.71%)
    38.430605612              7,308      L2-load-misses            #    5.17% of all LL-cache accesses  (31.70%)
    38.430605612            152,397      LLC-loads                                                     (31.70%)
    38.430605612              8,880      LLC-load-misses           #    6.28% of all LL-cache accesses  (31.70%)
    38.481130051         81,671,648      mem_inst_retired.any                                          (34.70%)
    38.481130051         41,076,107      branch-instructions                                           (36.66%)
    38.481130051            253,741      branch-misses             #    0.62% of all branches          (36.66%)
    38.481130051        196,220,173      instructions              #    1.50  insn per cycle           (44.57%)
    38.481130051        130,567,497      cycles                                                        (44.58%)
    38.481130051          2,251,411      L1-icache-load-misses                                         (41.57%)
    38.481130051         68,797,802      L1-dcache-loads                                               (39.58%)
    38.481130051          1,349,653      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.58%)
    38.481130051            169,671      L2-loads                                                      (31.67%)
    38.481130051              8,078      L2-load-misses            #    4.35% of all LL-cache accesses  (31.68%)
    38.481130051            201,884      LLC-loads                                                     (31.67%)
    38.481130051              6,052      LLC-load-misses           #    3.26% of all LL-cache accesses  (31.67%)
    38.531456501         87,436,245      mem_inst_retired.any                                          (31.79%)
    38.531456501         41,842,850      branch-instructions                                           (36.42%)
    38.531456501            210,185      branch-misses             #    0.50% of all branches          (36.42%)
    38.531456501        169,727,547      instructions              #    1.30  insn per cycle           (44.37%)
    38.531456501        130,197,201      cycles                                                        (44.37%)
    38.531456501          2,716,198      L1-icache-load-misses                                         (44.36%)
    38.531456501         55,289,961      L1-dcache-loads                                               (39.74%)
    38.531456501          1,645,774      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.74%)
    38.531456501            164,814      L2-loads                                                      (31.79%)
    38.531456501              3,580      L2-load-misses            #    2.32% of all LL-cache accesses  (31.79%)
    38.531456501            144,222      LLC-loads                                                     (31.79%)
    38.531456501              3,164      LLC-load-misses           #    2.05% of all LL-cache accesses  (31.79%)
    38.581931645         84,658,691      mem_inst_retired.any                                          (31.70%)
    38.581931645         41,687,475      branch-instructions                                           (33.04%)
    38.581931645            256,829      branch-misses             #    0.62% of all branches          (36.59%)
    38.581931645        214,031,735      instructions              #    1.64  insn per cycle           (44.52%)
    38.581931645        130,508,141      cycles                                                        (44.52%)
    38.581931645          2,163,171      L1-icache-load-misses                                         (44.52%)
    38.581931645         73,757,099      L1-dcache-loads                                               (43.20%)
    38.581931645          1,481,921      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.63%)
    38.581931645            186,333      L2-loads                                                      (31.70%)
    38.581931645              4,740      L2-load-misses            #    2.39% of all LL-cache accesses  (31.71%)
    38.581931645            209,939      LLC-loads                                                     (31.70%)
    38.581931645              4,470      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.70%)
    38.632395930         79,543,143      mem_inst_retired.any                                          (31.71%)
    38.632395930         40,454,993      branch-instructions                                           (31.71%)
    38.632395930            223,083      branch-misses             #    0.55% of all branches          (36.08%)
    38.632395930        174,384,705      instructions              #    1.34  insn per cycle           (44.52%)
    38.632395930        130,476,880      cycles                                                        (44.52%)
    38.632395930          2,462,146      L1-icache-load-misses                                         (44.53%)
    38.632395930         58,084,486      L1-dcache-loads                                               (44.53%)
    38.632395930          1,798,475      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (40.18%)
    38.632395930            223,843      L2-loads                                                      (31.69%)
    38.632395930              5,295      L2-load-misses            #    2.80% of all LL-cache accesses  (31.69%)
    38.632395930            154,871      LLC-loads                                                     (31.69%)
    38.632395930              4,168      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.69%)
    38.682847075         86,260,831      mem_inst_retired.any                                          (31.72%)
    38.682847075         42,364,992      branch-instructions                                           (31.72%)
    38.682847075            229,275      branch-misses             #    0.54% of all branches          (31.72%)
    38.682847075        175,838,841      instructions              #    1.35  insn per cycle           (44.50%)
    38.682847075        130,475,659      cycles                                                        (44.50%)
    38.682847075          2,960,532      L1-icache-load-misses                                         (44.49%)
    38.682847075         56,437,283      L1-dcache-loads                                               (44.49%)
    38.682847075          1,561,740      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (44.50%)
    38.682847075            149,582      L2-loads                                                      (31.71%)
    38.682847075              2,506      L2-load-misses            #    1.63% of all LL-cache accesses  (31.71%)
    38.682847075            157,828      LLC-loads                                                     (31.72%)
    38.682847075              1,866      LLC-load-misses           #    1.21% of all LL-cache accesses  (31.72%)
    38.733297894         98,731,302      mem_inst_retired.any                                          (31.71%)
    38.733297894         42,162,100      branch-instructions                                           (31.71%)
    38.733297894            240,878      branch-misses             #    0.57% of all branches          (31.72%)
    38.733297894        189,625,181      instructions              #    1.45  insn per cycle           (42.20%)
    38.733297894        130,431,437      cycles                                                        (44.49%)
    38.733297894          2,867,606      L1-icache-load-misses                                         (44.49%)
    38.733297894         63,455,689      L1-dcache-loads                                               (44.50%)
    38.733297894          1,321,714      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.50%)
    38.733297894            164,757      L2-loads                                                      (31.72%)
    38.733297894              7,525      L2-load-misses            #    5.08% of all LL-cache accesses  (31.72%)
    38.733297894            131,634      LLC-loads                                                     (31.72%)
    38.733297894              8,591      LLC-load-misses           #    5.80% of all LL-cache accesses  (31.72%)
    38.783765643        113,819,475      mem_inst_retired.any                                          (31.70%)
    38.783765643         54,695,538      branch-instructions                                           (31.70%)
    38.783765643            228,546      branch-misses             #    0.42% of all branches          (31.70%)
    38.783765643        190,248,637      instructions              #    1.46  insn per cycle           (39.62%)
    38.783765643        130,533,921      cycles                                                        (44.52%)
    38.783765643          2,730,867      L1-icache-load-misses                                         (44.52%)
    38.783765643         62,086,563      L1-dcache-loads                                               (44.52%)
    38.783765643          1,319,220      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (44.52%)
    38.783765643            137,216      L2-loads                                                      (31.70%)
    38.783765643              2,602      L2-load-misses            #    1.72% of all LL-cache accesses  (31.70%)
    38.783765643            164,623      LLC-loads                                                     (31.70%)
    38.783765643              6,037      LLC-load-misses           #    4.00% of all LL-cache accesses  (31.70%)
    38.834250485         77,352,871      mem_inst_retired.any                                          (31.69%)
    38.834250485         45,830,970      branch-instructions                                           (31.69%)
    38.834250485            246,910      branch-misses             #    0.54% of all branches          (31.69%)
    38.834250485        215,878,839      instructions              #    1.65  insn per cycle           (39.61%)
    38.834250485        130,522,492      cycles                                                        (40.33%)
    38.834250485          2,257,722      L1-icache-load-misses                                         (44.54%)
    38.834250485         70,412,578      L1-dcache-loads                                               (44.54%)
    38.834250485          1,172,485      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (44.54%)
    38.834250485            114,380      L2-loads                                                      (35.92%)
    38.834250485              5,928      L2-load-misses            #    5.16% of all LL-cache accesses  (31.70%)
    38.834250485            115,195      LLC-loads                                                     (31.70%)
    38.834250485              4,407      LLC-load-misses           #    3.84% of all LL-cache accesses  (31.69%)
    38.884742631         93,140,860      mem_inst_retired.any                                          (31.69%)
    38.884742631         49,635,284      branch-instructions                                           (31.69%)
    38.884742631            256,182      branch-misses             #    0.52% of all branches          (31.69%)
    38.884742631        217,449,083      instructions              #    1.67  insn per cycle           (39.61%)
    38.884742631        130,570,820      cycles                                                        (39.61%)
    38.884742631          2,318,518      L1-icache-load-misses                                         (43.33%)
    38.884742631         66,203,095      L1-dcache-loads                                               (44.54%)
    38.884742631          1,527,411      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (44.54%)
    38.884742631            172,414      L2-loads                                                      (36.62%)
    38.884742631              6,176      L2-load-misses            #    4.27% of all LL-cache accesses  (32.92%)
    38.884742631            116,813      LLC-loads                                                     (31.69%)
    38.884742631              6,597      LLC-load-misses           #    4.56% of all LL-cache accesses  (31.69%)
    38.935240355        100,629,561      mem_inst_retired.any                                          (31.68%)
    38.935240355         44,429,497      branch-instructions                                           (31.68%)
    38.935240355            235,978      branch-misses             #    0.53% of all branches          (31.68%)
    38.935240355        204,608,938      instructions              #    1.57  insn per cycle           (39.60%)
    38.935240355        130,597,827      cycles                                                        (39.60%)
    38.935240355          2,225,223      L1-icache-load-misses                                         (39.60%)
    38.935240355         67,925,392      L1-dcache-loads                                               (44.56%)
    38.935240355          1,411,218      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.56%)
    38.935240355            154,579      L2-loads                                                      (36.64%)
    38.935240355              5,805      L2-load-misses            #    3.77% of all LL-cache accesses  (36.64%)
    38.935240355            153,717      LLC-loads                                                     (31.69%)
    38.935240355              6,104      LLC-load-misses           #    3.96% of all LL-cache accesses  (31.68%)
    38.985728765        109,080,279      mem_inst_retired.any                                          (31.69%)
    38.985728765         48,775,671      branch-instructions                                           (31.69%)
    38.985728765            199,169      branch-misses             #    0.41% of all branches          (31.69%)
    38.985728765        179,489,509      instructions              #    1.37  insn per cycle           (39.62%)
    38.985728765        130,583,446      cycles                                                        (39.61%)
    38.985728765          1,868,849      L1-icache-load-misses                                         (39.62%)
    38.985728765         69,018,508      L1-dcache-loads                                               (41.38%)
    38.985728765          1,583,997      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.54%)
    38.985728765            190,242      L2-loads                                                      (36.61%)
    38.985728765              8,462      L2-load-misses            #    4.92% of all LL-cache accesses  (36.61%)
    38.985728765            153,546      LLC-loads                                                     (34.87%)
    38.985728765              6,098      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.69%)
    39.036218344        103,079,194      mem_inst_retired.any                                          (31.69%)
    39.036218344         51,032,071      branch-instructions                                           (31.69%)
    39.036218344            232,590      branch-misses             #    0.46% of all branches          (31.69%)
    39.036218344        191,784,243      instructions              #    1.47  insn per cycle           (39.61%)
    39.036218344        130,538,814      cycles                                                        (39.61%)
    39.036218344          2,662,427      L1-icache-load-misses                                         (39.61%)
    39.036218344         69,224,766      L1-dcache-loads                                               (39.61%)
    39.036218344          1,353,847      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (44.36%)
    39.036218344            138,462      L2-loads                                                      (36.61%)
    39.036218344              5,491      L2-load-misses            #    3.65% of all LL-cache accesses  (36.62%)
    39.036218344            162,631      LLC-loads                                                     (36.62%)
    39.036218344              8,458      LLC-load-misses           #    5.62% of all LL-cache accesses  (31.89%)
    39.086679860        107,575,650      mem_inst_retired.any                                          (31.71%)
    39.086679860         54,057,434      branch-instructions                                           (31.71%)
    39.086679860            220,581      branch-misses             #    0.41% of all branches          (31.71%)
    39.086679860        189,209,697      instructions              #    1.45  insn per cycle           (39.63%)
    39.086679860        130,480,058      cycles                                                        (39.63%)
    39.086679860          2,961,845      L1-icache-load-misses                                         (39.64%)
    39.086679860         63,698,742      L1-dcache-loads                                               (39.63%)
    39.086679860          1,577,911      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (39.63%)
    39.086679860            181,283      L2-loads                                                      (36.58%)
    39.086679860              6,215      L2-load-misses            #    3.56% of all LL-cache accesses  (36.58%)
    39.086679860            167,657      LLC-loads                                                     (36.59%)
    39.086679860              8,526      LLC-load-misses           #    4.89% of all LL-cache accesses  (36.59%)
#           time             counts unit events
    39.137139278         83,657,454      mem_inst_retired.any                                          (33.70%)
    39.137139278         46,502,879      branch-instructions                                           (31.71%)
    39.137139278            257,959      branch-misses             #    0.55% of all branches          (31.71%)
    39.137139278        206,263,929      instructions              #    1.58  insn per cycle           (39.64%)
    39.137139278        130,475,646      cycles                                                        (39.63%)
    39.137139278          1,746,641      L1-icache-load-misses                                         (39.64%)
    39.137139278         62,209,206      L1-dcache-loads                                               (39.64%)
    39.137139278          1,953,290      L1-dcache-load-misses     #    3.14% of all L1-dcache accesses  (39.64%)
    39.137139278            210,354      L2-loads                                                      (34.57%)
    39.137139278              5,383      L2-load-misses            #    2.58% of all LL-cache accesses  (36.58%)
    39.137139278            206,716      LLC-loads                                                     (36.57%)
    39.137139278              5,629      LLC-load-misses           #    2.70% of all LL-cache accesses  (36.58%)
    39.187610633         84,071,274      mem_inst_retired.any                                          (36.61%)
    39.187610633         41,255,979      branch-instructions                                           (31.70%)
    39.187610633            234,160      branch-misses             #    0.57% of all branches          (31.69%)
    39.187610633        171,713,966      instructions              #    1.32  insn per cycle           (39.61%)
    39.187610633        130,477,154      cycles                                                        (39.61%)
    39.187610633          2,617,552      L1-icache-load-misses                                         (39.61%)
    39.187610633         55,866,147      L1-dcache-loads                                               (39.61%)
    39.187610633          1,381,253      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.62%)
    39.187610633            171,710      L2-loads                                                      (31.70%)
    39.187610633              2,900      L2-load-misses            #    1.63% of all LL-cache accesses  (36.62%)
    39.187610633            184,528      LLC-loads                                                     (36.62%)
    39.187610633              2,929      LLC-load-misses           #    1.64% of all LL-cache accesses  (36.62%)
    39.238102499         80,454,556      mem_inst_retired.any                                          (36.61%)
    39.238102499         40,680,372      branch-instructions                                           (35.58%)
    39.238102499            224,355      branch-misses             #    0.55% of all branches          (31.69%)
    39.238102499        171,087,166      instructions              #    1.31  insn per cycle           (39.61%)
    39.238102499        130,543,384      cycles                                                        (39.61%)
    39.238102499          2,786,659      L1-icache-load-misses                                         (39.62%)
    39.238102499         68,336,105      L1-dcache-loads                                               (39.62%)
    39.238102499          1,369,693      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.62%)
    39.238102499            121,671      L2-loads                                                      (31.70%)
    39.238102499              4,682      L2-load-misses            #    3.34% of all LL-cache accesses  (32.70%)
    39.238102499            159,082      LLC-loads                                                     (36.61%)
    39.238102499              4,501      LLC-load-misses           #    3.21% of all LL-cache accesses  (36.61%)
    39.288565843         93,499,791      mem_inst_retired.any                                          (36.59%)
    39.288565843         51,911,467      branch-instructions                                           (36.58%)
    39.288565843            253,667      branch-misses             #    0.49% of all branches          (32.56%)
    39.288565843        209,878,493      instructions              #    1.61  insn per cycle           (40.49%)
    39.288565843        130,449,934      cycles                                                        (39.62%)
    39.288565843          2,670,347      L1-icache-load-misses                                         (39.63%)
    39.288565843         62,002,583      L1-dcache-loads                                               (39.63%)
    39.288565843          1,399,688      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.63%)
    39.288565843            115,345      L2-loads                                                      (31.71%)
    39.288565843              9,033      L2-load-misses            #    7.44% of all LL-cache accesses  (31.70%)
    39.288565843            127,537      LLC-loads                                                     (35.71%)
    39.288565843              4,885      LLC-load-misses           #    4.02% of all LL-cache accesses  (36.60%)
    39.339040989         85,668,429      mem_inst_retired.any                                          (36.60%)
    39.339040989         42,929,696      branch-instructions                                           (36.60%)
    39.339040989            241,259      branch-misses             #    0.56% of all branches          (36.60%)
    39.339040989        176,799,231      instructions              #    1.36  insn per cycle           (44.53%)
    39.339040989        130,467,549      cycles                                                        (39.62%)
    39.339040989          2,796,618      L1-icache-load-misses                                         (39.62%)
    39.339040989         54,557,460      L1-dcache-loads                                               (39.62%)
    39.339040989          1,518,347      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.63%)
    39.339040989            199,067      L2-loads                                                      (31.70%)
    39.339040989              5,781      L2-load-misses            #    2.81% of all LL-cache accesses  (31.70%)
    39.339040989            212,047      LLC-loads                                                     (31.70%)
    39.339040989              6,674      LLC-load-misses           #    3.25% of all LL-cache accesses  (36.60%)
    39.389504258         87,533,855      mem_inst_retired.any                                          (36.59%)
    39.389504258         44,652,899      branch-instructions                                           (36.59%)
    39.389504258            237,812      branch-misses             #    0.53% of all branches          (36.59%)
    39.389504258        185,003,378      instructions              #    1.42  insn per cycle           (44.52%)
    39.389504258        130,517,968      cycles                                                        (42.37%)
    39.389504258          2,591,008      L1-icache-load-misses                                         (39.63%)
    39.389504258         56,757,754      L1-dcache-loads                                               (39.63%)
    39.389504258          1,738,942      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (39.63%)
    39.389504258            162,974      L2-loads                                                      (31.70%)
    39.389504258              2,615      L2-load-misses            #    1.68% of all LL-cache accesses  (31.70%)
    39.389504258            148,961      LLC-loads                                                     (31.71%)
    39.389504258              2,257      LLC-load-misses           #    1.45% of all LL-cache accesses  (33.85%)
    39.439845832        103,432,878      mem_inst_retired.any                                          (36.44%)
    39.439845832         51,257,039      branch-instructions                                           (36.44%)
    39.439845832            251,451      branch-misses             #    0.49% of all branches          (36.44%)
    39.439845832        211,995,253      instructions              #    1.63  insn per cycle           (44.38%)
    39.439845832        130,226,105      cycles                                                        (44.38%)
    39.439845832          2,550,863      L1-icache-load-misses                                         (39.72%)
    39.439845832         61,624,918      L1-dcache-loads                                               (39.72%)
    39.439845832          1,417,250      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.72%)
    39.439845832            170,443      L2-loads                                                      (31.78%)
    39.439845832              5,664      L2-load-misses            #    3.74% of all LL-cache accesses  (31.78%)
    39.439845832            132,748      LLC-loads                                                     (31.78%)
    39.439845832              6,689      LLC-load-misses           #    4.41% of all LL-cache accesses  (31.78%)
    39.490340071        122,729,456      mem_inst_retired.any                                          (32.26%)
    39.490340071         58,843,546      branch-instructions                                           (36.63%)
    39.490340071            273,370      branch-misses             #    0.46% of all branches          (36.62%)
    39.490340071        218,928,196      instructions              #    1.68  insn per cycle           (44.54%)
    39.490340071        130,528,054      cycles                                                        (44.54%)
    39.490340071          2,448,168      L1-icache-load-misses                                         (43.99%)
    39.490340071         71,551,088      L1-dcache-loads                                               (39.60%)
    39.490340071          1,202,684      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.61%)
    39.490340071            133,731      L2-loads                                                      (31.69%)
    39.490340071              3,019      L2-load-misses            #    2.08% of all LL-cache accesses  (31.69%)
    39.490340071            156,177      LLC-loads                                                     (31.69%)
    39.490340071              7,494      LLC-load-misses           #    5.17% of all LL-cache accesses  (31.69%)
    39.540812457         81,036,216      mem_inst_retired.any                                          (31.70%)
    39.540812457         46,981,355      branch-instructions                                           (35.26%)
    39.540812457            233,670      branch-misses             #    0.50% of all branches          (36.59%)
    39.540812457        189,413,186      instructions              #    1.45  insn per cycle           (44.52%)
    39.540812457        130,504,248      cycles                                                        (44.52%)
    39.540812457          2,276,277      L1-icache-load-misses                                         (44.52%)
    39.540812457         69,872,346      L1-dcache-loads                                               (40.99%)
    39.540812457          1,234,660      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.63%)
    39.540812457            149,514      L2-loads                                                      (31.70%)
    39.540812457              4,440      L2-load-misses            #    2.73% of all LL-cache accesses  (31.70%)
    39.540812457            176,099      LLC-loads                                                     (31.71%)
    39.540812457              5,229      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.71%)
    39.591139039         80,017,352      mem_inst_retired.any                                          (31.79%)
    39.591139039         39,602,224      branch-instructions                                           (31.79%)
    39.591139039            231,099      branch-misses             #    0.58% of all branches          (36.42%)
    39.591139039        184,967,898      instructions              #    1.42  insn per cycle           (44.36%)
    39.591139039        130,192,990      cycles                                                        (44.37%)
    39.591139039          2,604,404      L1-icache-load-misses                                         (44.37%)
    39.591139039         62,807,600      L1-dcache-loads                                               (44.37%)
    39.591139039          1,323,126      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.74%)
    39.591139039            200,603      L2-loads                                                      (31.80%)
    39.591139039              3,956      L2-load-misses            #    1.93% of all LL-cache accesses  (31.79%)
    39.591139039            209,983      LLC-loads                                                     (31.79%)
    39.591139039              7,578      LLC-load-misses           #    3.69% of all LL-cache accesses  (31.79%)
    39.641614047         84,430,573      mem_inst_retired.any                                          (31.71%)
    39.641614047         40,169,668      branch-instructions                                           (31.70%)
    39.641614047            302,532      branch-misses             #    0.75% of all branches          (33.67%)
    39.641614047        178,747,298      instructions              #    1.37  insn per cycle           (44.52%)
    39.641614047        130,387,064      cycles                                                        (44.52%)
    39.641614047          2,240,553      L1-icache-load-misses                                         (44.51%)
    39.641614047         70,332,314      L1-dcache-loads                                               (44.51%)
    39.641614047          1,162,553      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (42.57%)
    39.641614047            146,722      L2-loads                                                      (31.69%)
    39.641614047              4,372      L2-load-misses            #    2.61% of all LL-cache accesses  (31.72%)
    39.641614047            188,159      LLC-loads                                                     (31.71%)
    39.641614047              3,351      LLC-load-misses           #    2.00% of all LL-cache accesses  (31.72%)
    39.692079058         82,943,847      mem_inst_retired.any                                          (31.70%)
    39.692079058         44,547,755      branch-instructions                                           (31.70%)
    39.692079058            264,140      branch-misses             #    0.59% of all branches          (31.70%)
    39.692079058        197,212,380      instructions              #    1.51  insn per cycle           (44.52%)
    39.692079058        130,551,627      cycles                                                        (44.51%)
    39.692079058          2,623,132      L1-icache-load-misses                                         (44.52%)
    39.692079058         63,487,302      L1-dcache-loads                                               (44.52%)
    39.692079058          1,376,240      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (44.52%)
    39.692079058            181,078      L2-loads                                                      (31.71%)
    39.692079058              8,500      L2-load-misses            #    5.28% of all LL-cache accesses  (31.71%)
    39.692079058            141,171      LLC-loads                                                     (31.70%)
    39.692079058              4,087      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.70%)
    39.742544675         79,747,499      mem_inst_retired.any                                          (31.71%)
    39.742544675         41,152,608      branch-instructions                                           (31.71%)
    39.742544675            214,152      branch-misses             #    0.52% of all branches          (31.71%)
    39.742544675        166,069,904      instructions              #    1.27  insn per cycle           (39.74%)
    39.742544675        130,451,293      cycles                                                        (44.51%)
    39.742544675          2,910,127      L1-icache-load-misses                                         (44.51%)
    39.742544675         52,545,165      L1-dcache-loads                                               (44.51%)
    39.742544675          1,580,901      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (44.51%)
    39.742544675            204,674      L2-loads                                                      (31.71%)
    39.742544675              7,659      L2-load-misses            #    3.69% of all LL-cache accesses  (31.71%)
    39.742544675            210,252      LLC-loads                                                     (31.71%)
    39.742544675              5,535      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.70%)
    39.792978466         79,705,239      mem_inst_retired.any                                          (31.72%)
    39.792978466         40,607,643      branch-instructions                                           (31.72%)
    39.792978466            230,281      branch-misses             #    0.57% of all branches          (31.72%)
    39.792978466        177,276,937      instructions              #    1.36  insn per cycle           (39.66%)
    39.792978466        130,406,190      cycles                                                        (42.81%)
    39.792978466          2,595,717      L1-icache-load-misses                                         (44.48%)
    39.792978466         63,238,134      L1-dcache-loads                                               (44.48%)
    39.792978466          1,455,642      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.48%)
    39.792978466            169,210      L2-loads                                                      (33.42%)
    39.792978466              7,568      L2-load-misses            #    3.73% of all LL-cache accesses  (31.73%)
    39.792978466            237,025      LLC-loads                                                     (31.73%)
    39.792978466             10,564      LLC-load-misses           #    5.20% of all LL-cache accesses  (31.73%)
    39.843300061         83,248,918      mem_inst_retired.any                                          (31.79%)
    39.843300061         42,332,050      branch-instructions                                           (31.79%)
    39.843300061            241,305      branch-misses             #    0.57% of all branches          (31.79%)
    39.843300061        167,780,186      instructions              #    1.29  insn per cycle           (39.73%)
    39.843300061        130,099,828      cycles                                                        (39.73%)
    39.843300061          2,635,607      L1-icache-load-misses                                         (44.36%)
    39.843300061         58,748,018      L1-dcache-loads                                               (44.36%)
    39.843300061          1,236,269      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.37%)
    39.843300061            155,532      L2-loads                                                      (36.42%)
    39.843300061              3,434      L2-load-misses            #    1.95% of all LL-cache accesses  (31.79%)
    39.843300061            197,091      LLC-loads                                                     (31.80%)
    39.843300061              5,740      LLC-load-misses           #    3.26% of all LL-cache accesses  (31.79%)
    39.893794200         86,887,724      mem_inst_retired.any                                          (31.69%)
    39.893794200         43,374,595      branch-instructions                                           (31.69%)
    39.893794200            231,748      branch-misses             #    0.53% of all branches          (31.69%)
    39.893794200        172,022,242      instructions              #    1.32  insn per cycle           (39.61%)
    39.893794200        130,510,320      cycles                                                        (39.60%)
    39.893794200          2,516,561      L1-icache-load-misses                                         (41.25%)
    39.893794200         54,704,168      L1-dcache-loads                                               (44.54%)
    39.893794200          1,502,973      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (44.55%)
    39.893794200            185,866      L2-loads                                                      (36.63%)
    39.893794200              7,877      L2-load-misses            #    4.43% of all LL-cache accesses  (35.00%)
    39.893794200            169,510      LLC-loads                                                     (31.69%)
    39.893794200              3,168      LLC-load-misses           #    1.78% of all LL-cache accesses  (31.69%)
    39.944225830         91,165,190      mem_inst_retired.any                                          (31.73%)
    39.944225830         40,983,784      branch-instructions                                           (31.72%)
    39.944225830            233,526      branch-misses             #    0.57% of all branches          (31.72%)
    39.944225830        170,032,903      instructions              #    1.30  insn per cycle           (39.65%)
    39.944225830        130,346,109      cycles                                                        (39.65%)
    39.944225830          2,644,076      L1-icache-load-misses                                         (39.65%)
    39.944225830         55,447,890      L1-dcache-loads                                               (44.29%)
    39.944225830          1,434,861      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (44.48%)
    39.944225830            129,369      L2-loads                                                      (36.55%)
    39.944225830              8,682      L2-load-misses            #    7.14% of all LL-cache accesses  (36.56%)
    39.944225830            113,787      LLC-loads                                                     (31.94%)
    39.944225830              8,402      LLC-load-misses           #    6.91% of all LL-cache accesses  (31.73%)
    39.994647353         82,079,933      mem_inst_retired.any                                          (31.73%)
    39.994647353         41,097,328      branch-instructions                                           (31.73%)
    39.994647353            235,441      branch-misses             #    0.57% of all branches          (31.73%)
    39.994647353        174,229,152      instructions              #    1.34  insn per cycle           (39.66%)
    39.994647353        130,359,189      cycles                                                        (39.66%)
    39.994647353          2,700,159      L1-icache-load-misses                                         (39.65%)
    39.994647353         59,679,699      L1-dcache-loads                                               (39.66%)
    39.994647353          1,529,006      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (44.47%)
    39.994647353            187,883      L2-loads                                                      (36.54%)
    39.994647353              2,035      L2-load-misses            #    1.05% of all LL-cache accesses  (36.55%)
    39.994647353            200,631      LLC-loads                                                     (36.55%)
    39.994647353              3,500      LLC-load-misses           #    1.80% of all LL-cache accesses  (31.74%)
    40.045021905         85,365,123      mem_inst_retired.any                                          (31.77%)
    40.045021905         43,640,725      branch-instructions                                           (31.77%)
    40.045021905            230,314      branch-misses             #    0.53% of all branches          (31.77%)
    40.045021905        178,219,631      instructions              #    1.37  insn per cycle           (39.70%)
    40.045021905        130,212,500      cycles                                                        (39.70%)
    40.045021905          2,537,092      L1-icache-load-misses                                         (39.71%)
    40.045021905         57,234,837      L1-dcache-loads                                               (39.70%)
    40.045021905          1,593,050      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (42.64%)
    40.045021905            189,590      L2-loads                                                      (36.47%)
    40.045021905              4,993      L2-load-misses            #    2.57% of all LL-cache accesses  (36.46%)
    40.045021905            198,702      LLC-loads                                                     (36.47%)
    40.045021905              5,301      LLC-load-misses           #    2.73% of all LL-cache accesses  (33.56%)
    40.095498746        101,334,618      mem_inst_retired.any                                          (31.70%)
    40.095498746         55,977,345      branch-instructions                                           (31.69%)
    40.095498746            286,718      branch-misses             #    0.51% of all branches          (31.69%)
    40.095498746        210,894,940      instructions              #    1.62  insn per cycle           (39.61%)
    40.095498746        130,462,569      cycles                                                        (39.61%)
    40.095498746          2,685,349      L1-icache-load-misses                                         (39.62%)
    40.095498746         58,960,494      L1-dcache-loads                                               (39.62%)
    40.095498746          1,482,361      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.62%)
    40.095498746            201,888      L2-loads                                                      (36.61%)
    40.095498746              2,154      L2-load-misses            #    1.20% of all LL-cache accesses  (36.61%)
    40.095498746            156,603      LLC-loads                                                     (36.62%)
    40.095498746              4,374      LLC-load-misses           #    2.44% of all LL-cache accesses  (36.62%)
    40.145988114        102,471,597      mem_inst_retired.any                                          (35.35%)
    40.145988114         53,589,519      branch-instructions                                           (31.68%)
    40.145988114            246,626      branch-misses             #    0.46% of all branches          (31.69%)
    40.145988114        195,114,304      instructions              #    1.49  insn per cycle           (39.61%)
    40.145988114        130,559,757      cycles                                                        (39.60%)
    40.145988114          2,667,116      L1-icache-load-misses                                         (39.61%)
    40.145988114         55,956,165      L1-dcache-loads                                               (39.61%)
    40.145988114          1,468,776      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.61%)
    40.145988114            149,737      L2-loads                                                      (32.94%)
    40.145988114              5,305      L2-load-misses            #    3.58% of all LL-cache accesses  (36.62%)
    40.145988114            146,880      LLC-loads                                                     (36.62%)
    40.145988114              7,409      LLC-load-misses           #    5.00% of all LL-cache accesses  (36.62%)
    40.196457834        111,060,899      mem_inst_retired.any                                          (36.59%)
    40.196457834         53,129,940      branch-instructions                                           (32.34%)
    40.196457834            246,025      branch-misses             #    0.46% of all branches          (31.70%)
    40.196457834        190,764,655      instructions              #    1.46  insn per cycle           (39.63%)
    40.196457834        130,545,722      cycles                                                        (39.63%)
    40.196457834          2,671,781      L1-icache-load-misses                                         (39.63%)
    40.196457834         64,799,872      L1-dcache-loads                                               (39.63%)
    40.196457834          1,688,320      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.63%)
    40.196457834            190,105      L2-loads                                                      (31.70%)
    40.196457834              5,640      L2-load-misses            #    3.13% of all LL-cache accesses  (35.93%)
    40.196457834            170,445      LLC-loads                                                     (36.59%)
    40.196457834              5,031      LLC-load-misses           #    2.79% of all LL-cache accesses  (36.59%)
    40.246929001         92,651,030      mem_inst_retired.any                                          (36.60%)
    40.246929001         51,001,962      branch-instructions                                           (36.60%)
    40.246929001            255,188      branch-misses             #    0.50% of all branches          (31.70%)
    40.246929001        204,326,240      instructions              #    1.57  insn per cycle           (39.62%)
    40.246929001        130,510,288      cycles                                                        (39.62%)
    40.246929001          2,398,690      L1-icache-load-misses                                         (39.63%)
    40.246929001         64,340,467      L1-dcache-loads                                               (39.62%)
    40.246929001          1,303,929      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (39.63%)
    40.246929001            101,610      L2-loads                                                      (31.70%)
    40.246929001              5,564      L2-load-misses            #    4.77% of all LL-cache accesses  (31.70%)
    40.246929001            131,835      LLC-loads                                                     (36.60%)
    40.246929001              4,092      LLC-load-misses           #    3.51% of all LL-cache accesses  (36.61%)
    40.297410181        101,091,962      mem_inst_retired.any                                          (36.61%)
    40.297410181         54,819,043      branch-instructions                                           (36.61%)
    40.297410181            262,623      branch-misses             #    0.48% of all branches          (34.22%)
    40.297410181        215,953,077      instructions              #    1.65  insn per cycle           (42.15%)
    40.297410181        130,550,835      cycles                                                        (39.62%)
    40.297410181          2,716,450      L1-icache-load-misses                                         (39.62%)
    40.297410181         54,068,424      L1-dcache-loads                                               (39.62%)
    40.297410181          1,480,978      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (39.62%)
    40.297410181            199,462      L2-loads                                                      (31.70%)
    40.297410181              6,871      L2-load-misses            #    3.67% of all LL-cache accesses  (31.70%)
    40.297410181            175,226      LLC-loads                                                     (34.06%)
    40.297410181              6,408      LLC-load-misses           #    3.42% of all LL-cache accesses  (36.61%)
    40.347908237         92,879,258      mem_inst_retired.any                                          (36.64%)
    40.347908237         43,142,782      branch-instructions                                           (36.64%)
    40.347908237            244,581      branch-misses             #    0.57% of all branches          (36.63%)
    40.347908237        203,380,361      instructions              #    1.56  insn per cycle           (44.55%)
    40.347908237        130,525,046      cycles                                                        (39.59%)
    40.347908237          2,453,408      L1-icache-load-misses                                         (39.59%)
    40.347908237         63,319,787      L1-dcache-loads                                               (39.59%)
    40.347908237          1,366,230      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.61%)
    40.347908237            160,212      L2-loads                                                      (31.69%)
    40.347908237              8,151      L2-load-misses            #    5.90% of all LL-cache accesses  (31.69%)
    40.347908237            116,171      LLC-loads                                                     (31.68%)
    40.347908237              6,924      LLC-load-misses           #    5.01% of all LL-cache accesses  (36.64%)
#           time             counts unit events
    40.398375010         93,044,686      mem_inst_retired.any                                          (36.59%)
    40.398375010         40,580,322      branch-instructions                                           (36.60%)
    40.398375010            215,803      branch-misses             #    0.53% of all branches          (36.60%)
    40.398375010        190,058,914      instructions              #    1.46  insn per cycle           (44.52%)
    40.398375010        130,446,586      cycles                                                        (44.09%)
    40.398375010          2,113,502      L1-icache-load-misses                                         (39.63%)
    40.398375010         63,791,501      L1-dcache-loads                                               (39.63%)
    40.398375010          1,925,520      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (39.64%)
    40.398375010            203,844      L2-loads                                                      (31.70%)
    40.398375010              7,611      L2-load-misses            #    3.62% of all LL-cache accesses  (31.70%)
    40.398375010            216,693      LLC-loads                                                     (31.70%)
    40.398375010              9,144      LLC-load-misses           #    4.35% of all LL-cache accesses  (32.11%)
    40.448852038         81,340,685      mem_inst_retired.any                                          (35.19%)
    40.448852038         40,348,687      branch-instructions                                           (36.60%)
    40.448852038            233,884      branch-misses             #    0.58% of all branches          (36.60%)
    40.448852038        199,289,855      instructions              #    1.53  insn per cycle           (44.52%)
    40.448852038        130,439,652      cycles                                                        (44.52%)
    40.448852038          2,092,882      L1-icache-load-misses                                         (41.06%)
    40.448852038         66,984,850      L1-dcache-loads                                               (39.62%)
    40.448852038          1,421,796      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.62%)
    40.448852038            196,780      L2-loads                                                      (31.70%)
    40.448852038              6,435      L2-load-misses            #    3.02% of all LL-cache accesses  (31.70%)
    40.448852038            228,864      LLC-loads                                                     (31.70%)
    40.448852038             13,560      LLC-load-misses           #    6.37% of all LL-cache accesses  (31.70%)
    40.499322545         96,253,551      mem_inst_retired.any                                          (31.71%)
    40.499322545         53,473,813      branch-instructions                                           (36.61%)
    40.499322545            255,496      branch-misses             #    0.48% of all branches          (36.60%)
    40.499322545        215,216,393      instructions              #    1.65  insn per cycle           (44.53%)
    40.499322545        130,524,003      cycles                                                        (44.52%)
    40.499322545          2,716,630      L1-icache-load-misses                                         (44.52%)
    40.499322545         56,507,836      L1-dcache-loads                                               (39.62%)
    40.499322545          1,571,792      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.62%)
    40.499322545            162,837      L2-loads                                                      (31.70%)
    40.499322545              4,138      L2-load-misses            #    2.70% of all LL-cache accesses  (31.70%)
    40.499322545            143,223      LLC-loads                                                     (31.70%)
    40.499322545              5,844      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.71%)
    40.549649587         91,091,378      mem_inst_retired.any                                          (31.79%)
    40.549649587         46,696,628      branch-instructions                                           (33.41%)
    40.549649587            238,589      branch-misses             #    0.51% of all branches          (36.42%)
    40.549649587        191,440,787      instructions              #    1.47  insn per cycle           (44.37%)
    40.549649587        130,174,076      cycles                                                        (44.38%)
    40.549649587          2,618,903      L1-icache-load-misses                                         (44.37%)
    40.549649587         61,309,770      L1-dcache-loads                                               (42.78%)
    40.549649587          1,394,591      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.73%)
    40.549649587            166,415      L2-loads                                                      (31.78%)
    40.549649587              8,851      L2-load-misses            #    5.66% of all LL-cache accesses  (31.78%)
    40.549649587            146,074      LLC-loads                                                     (31.78%)
    40.549649587              5,373      LLC-load-misses           #    3.44% of all LL-cache accesses  (31.78%)
    40.600060593         83,752,929      mem_inst_retired.any                                          (31.74%)
    40.600060593         44,607,889      branch-instructions                                           (31.74%)
    40.600060593            258,710      branch-misses             #    0.58% of all branches          (36.52%)
    40.600060593        228,434,757      instructions              #    1.75  insn per cycle           (44.45%)
    40.600060593        130,329,713      cycles                                                        (44.44%)
    40.600060593          2,195,695      L1-icache-load-misses                                         (44.45%)
    40.600060593         70,613,770      L1-dcache-loads                                               (44.45%)
    40.600060593          1,603,522      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.69%)
    40.600060593            229,127      L2-loads                                                      (31.75%)
    40.600060593              6,699      L2-load-misses            #    3.49% of all LL-cache accesses  (31.75%)
    40.600060593            154,599      LLC-loads                                                     (31.75%)
    40.600060593              3,603      LLC-load-misses           #    1.88% of all LL-cache accesses  (31.75%)
    40.650396597         96,731,849      mem_inst_retired.any                                          (31.80%)
    40.650396597         46,566,285      branch-instructions                                           (31.80%)
    40.650396597            268,592      branch-misses             #    0.58% of all branches          (31.94%)
    40.650396597        208,827,902      instructions              #    1.61  insn per cycle           (44.37%)
    40.650396597        130,092,375      cycles                                                        (44.37%)
    40.650396597          2,496,039      L1-icache-load-misses                                         (44.38%)
    40.650396597         65,788,256      L1-dcache-loads                                               (44.37%)
    40.650396597          1,483,125      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (44.26%)
    40.650396597            204,574      L2-loads                                                      (31.78%)
    40.650396597              6,218      L2-load-misses            #    3.46% of all LL-cache accesses  (31.78%)
    40.650396597            154,742      LLC-loads                                                     (31.78%)
    40.650396597              6,328      LLC-load-misses           #    3.52% of all LL-cache accesses  (31.78%)
    40.700720017        100,001,572      mem_inst_retired.any                                          (31.80%)
    40.700720017         45,238,007      branch-instructions                                           (31.79%)
    40.700720017            234,298      branch-misses             #    0.52% of all branches          (31.79%)
    40.700720017        205,518,903      instructions              #    1.58  insn per cycle           (43.19%)
    40.700720017        130,085,087      cycles                                                        (44.35%)
    40.700720017          2,308,103      L1-icache-load-misses                                         (44.36%)
    40.700720017         64,928,262      L1-dcache-loads                                               (44.36%)
    40.700720017          1,247,925      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (44.36%)
    40.700720017            138,446      L2-loads                                                      (31.80%)
    40.700720017              9,580      L2-load-misses            #    7.65% of all LL-cache accesses  (31.80%)
    40.700720017            112,146      LLC-loads                                                     (31.80%)
    40.700720017              9,902      LLC-load-misses           #    7.90% of all LL-cache accesses  (31.80%)
    40.751180695        111,749,869      mem_inst_retired.any                                          (31.70%)
    40.751180695         50,298,619      branch-instructions                                           (31.70%)
    40.751180695            226,213      branch-misses             #    0.45% of all branches          (31.70%)
    40.751180695        177,521,203      instructions              #    1.36  insn per cycle           (39.63%)
    40.751180695        130,546,991      cycles                                                        (44.51%)
    40.751180695          3,032,484      L1-icache-load-misses                                         (44.52%)
    40.751180695         59,206,036      L1-dcache-loads                                               (44.52%)
    40.751180695          1,441,134      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (44.52%)
    40.751180695            194,628      L2-loads                                                      (31.71%)
    40.751180695              4,762      L2-load-misses            #    2.72% of all LL-cache accesses  (31.71%)
    40.751180695            155,962      LLC-loads                                                     (31.70%)
    40.751180695              5,443      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.71%)
    40.801547263         86,455,326      mem_inst_retired.any                                          (31.77%)
    40.801547263         49,783,914      branch-instructions                                           (31.77%)
    40.801547263            264,418      branch-misses             #    0.53% of all branches          (31.77%)
    40.801547263        216,475,791      instructions              #    1.66  insn per cycle           (39.71%)
    40.801547263        130,271,630      cycles                                                        (41.60%)
    40.801547263          2,421,727      L1-icache-load-misses                                         (44.40%)
    40.801547263         68,731,872      L1-dcache-loads                                               (44.40%)
    40.801547263          1,210,619      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.40%)
    40.801547263            149,271      L2-loads                                                      (34.60%)
    40.801547263              5,364      L2-load-misses            #    3.40% of all LL-cache accesses  (31.77%)
    40.801547263            166,120      LLC-loads                                                     (31.77%)
    40.801547263              5,640      LLC-load-misses           #    3.58% of all LL-cache accesses  (31.77%)
    40.852041045         80,732,924      mem_inst_retired.any                                          (31.69%)
    40.852041045         45,120,033      branch-instructions                                           (31.69%)
    40.852041045            258,888      branch-misses             #    0.57% of all branches          (31.69%)
    40.852041045        217,081,115      instructions              #    1.66  insn per cycle           (39.60%)
    40.852041045        130,548,523      cycles                                                        (39.60%)
    40.852041045          2,285,357      L1-icache-load-misses                                         (44.55%)
    40.852041045         67,558,327      L1-dcache-loads                                               (44.55%)
    40.852041045          1,222,104      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.55%)
    40.852041045            152,040      L2-loads                                                      (36.63%)
    40.852041045              6,018      L2-load-misses            #    4.27% of all LL-cache accesses  (31.68%)
    40.852041045            129,707      LLC-loads                                                     (31.68%)
    40.852041045              3,868      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.69%)
    40.902538076         99,709,134      mem_inst_retired.any                                          (31.69%)
    40.902538076         43,930,983      branch-instructions                                           (31.69%)
    40.902538076            242,829      branch-misses             #    0.55% of all branches          (31.69%)
    40.902538076        179,017,627      instructions              #    1.37  insn per cycle           (39.61%)
    40.902538076        130,505,256      cycles                                                        (39.60%)
    40.902538076          2,451,565      L1-icache-load-misses                                         (39.78%)
    40.902538076         63,190,152      L1-dcache-loads                                               (44.54%)
    40.902538076          1,628,297      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (44.54%)
    40.902538076            201,957      L2-loads                                                      (36.63%)
    40.902538076              5,833      L2-load-misses            #    3.25% of all LL-cache accesses  (36.48%)
    40.902538076            156,937      LLC-loads                                                     (31.69%)
    40.902538076              6,664      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.69%)
    40.952998835         82,954,517      mem_inst_retired.any                                          (31.70%)
    40.952998835         42,755,925      branch-instructions                                           (31.70%)
    40.952998835            222,246      branch-misses             #    0.52% of all branches          (31.70%)
    40.952998835        166,857,966      instructions              #    1.28  insn per cycle           (39.63%)
    40.952998835        130,447,568      cycles                                                        (39.63%)
    40.952998835          2,671,235      L1-icache-load-misses                                         (39.64%)
    40.952998835         60,154,989      L1-dcache-loads                                               (42.80%)
    40.952998835          1,495,498      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (44.51%)
    40.952998835            155,259      L2-loads                                                      (36.58%)
    40.952998835              4,253      L2-load-misses            #    2.33% of all LL-cache accesses  (36.59%)
    40.952998835            209,907      LLC-loads                                                     (33.45%)
    40.952998835              5,467      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.71%)
    41.003332485         77,517,549      mem_inst_retired.any                                          (31.79%)
    41.003332485         43,118,307      branch-instructions                                           (31.79%)
    41.003332485            247,227      branch-misses             #    0.57% of all branches          (31.78%)
    41.003332485        203,145,364      instructions              #    1.56  insn per cycle           (39.73%)
    41.003332485        130,116,907      cycles                                                        (39.72%)
    41.003332485          2,415,070      L1-icache-load-misses                                         (39.73%)
    41.003332485         63,354,986      L1-dcache-loads                                               (39.71%)
    41.003332485          1,217,458      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (44.38%)
    41.003332485            136,373      L2-loads                                                      (36.45%)
    41.003332485              4,491      L2-load-misses            #    3.29% of all LL-cache accesses  (36.45%)
    41.003332485            136,375      LLC-loads                                                     (36.46%)
    41.003332485              3,064      LLC-load-misses           #    2.25% of all LL-cache accesses  (31.78%)
    41.053823787         89,017,964      mem_inst_retired.any                                          (31.69%)
    41.053823787         41,960,643      branch-instructions                                           (31.69%)
    41.053823787            210,280      branch-misses             #    0.50% of all branches          (31.70%)
    41.053823787        185,754,720      instructions              #    1.42  insn per cycle           (39.62%)
    41.053823787        130,577,714      cycles                                                        (39.62%)
    41.053823787          2,451,208      L1-icache-load-misses                                         (39.62%)
    41.053823787         66,758,619      L1-dcache-loads                                               (39.62%)
    41.053823787          1,342,650      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (41.17%)
    41.053823787            135,402      L2-loads                                                      (36.60%)
    41.053823787              4,876      L2-load-misses            #    3.83% of all LL-cache accesses  (36.60%)
    41.053823787            118,980      LLC-loads                                                     (36.60%)
    41.053823787              4,010      LLC-load-misses           #    3.15% of all LL-cache accesses  (35.08%)
    41.104281562        110,538,468      mem_inst_retired.any                                          (32.00%)
    41.104281562         58,126,962      branch-instructions                                           (31.72%)
    41.104281562            264,030      branch-misses             #    0.45% of all branches          (31.70%)
    41.104281562        224,603,108      instructions              #    1.72  insn per cycle           (39.63%)
    41.104281562        130,417,280      cycles                                                        (39.63%)
    41.104281562          2,492,710      L1-icache-load-misses                                         (39.63%)
    41.104281562         62,021,449      L1-dcache-loads                                               (39.64%)
    41.104281562          1,669,762      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (39.64%)
    41.104281562            159,431      L2-loads                                                      (36.28%)
    41.104281562              6,028      L2-load-misses            #    4.04% of all LL-cache accesses  (36.57%)
    41.104281562            139,025      LLC-loads                                                     (36.57%)
    41.104281562              4,497      LLC-load-misses           #    3.01% of all LL-cache accesses  (36.58%)
    41.154727681         95,217,541      mem_inst_retired.any                                          (36.57%)
    41.154727681         51,853,904      branch-instructions                                           (31.72%)
    41.154727681            275,090      branch-misses             #    0.53% of all branches          (31.71%)
    41.154727681        228,443,430      instructions              #    1.75  insn per cycle           (39.64%)
    41.154727681        130,477,236      cycles                                                        (39.64%)
    41.154727681          2,313,496      L1-icache-load-misses                                         (39.64%)
    41.154727681         62,967,289      L1-dcache-loads                                               (39.64%)
    41.154727681          1,296,632      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.65%)
    41.154727681            165,805      L2-loads                                                      (31.72%)
    41.154727681              6,311      L2-load-misses            #    3.87% of all LL-cache accesses  (36.57%)
    41.154727681            160,573      LLC-loads                                                     (36.57%)
    41.154727681              6,136      LLC-load-misses           #    3.76% of all LL-cache accesses  (36.57%)
    41.205046290         88,244,351      mem_inst_retired.any                                          (36.40%)
    41.205046290         42,021,180      branch-instructions                                           (33.61%)
    41.205046290            236,658      branch-misses             #    0.56% of all branches          (31.80%)
    41.205046290        170,042,277      instructions              #    1.31  insn per cycle           (39.74%)
    41.205046290        130,118,316      cycles                                                        (39.74%)
    41.205046290          2,356,042      L1-icache-load-misses                                         (39.74%)
    41.205046290         73,386,515      L1-dcache-loads                                               (39.74%)
    41.205046290          1,381,523      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.74%)
    41.205046290            107,377      L2-loads                                                      (31.80%)
    41.205046290              5,939      L2-load-misses            #    4.58% of all LL-cache accesses  (34.58%)
    41.205046290            152,027      LLC-loads                                                     (36.41%)
    41.205046290              6,179      LLC-load-misses           #    4.76% of all LL-cache accesses  (36.41%)
    41.255525663         86,122,966      mem_inst_retired.any                                          (36.61%)
    41.255525663         47,652,706      branch-instructions                                           (36.61%)
    41.255525663            253,463      branch-misses             #    0.53% of all branches          (31.70%)
    41.255525663        222,987,136      instructions              #    1.71  insn per cycle           (39.62%)
    41.255525663        130,586,822      cycles                                                        (39.62%)
    41.255525663          2,259,081      L1-icache-load-misses                                         (39.62%)
    41.255525663         66,309,217      L1-dcache-loads                                               (39.61%)
    41.255525663          1,322,593      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.62%)
    41.255525663            206,206      L2-loads                                                      (31.70%)
    41.255525663              6,830      L2-load-misses            #    3.43% of all LL-cache accesses  (31.69%)
    41.255525663            192,466      LLC-loads                                                     (36.62%)
    41.255525663              6,189      LLC-load-misses           #    3.10% of all LL-cache accesses  (36.61%)
    41.305991427        103,851,073      mem_inst_retired.any                                          (36.59%)
    41.305991427         47,143,539      branch-instructions                                           (36.59%)
    41.305991427            235,403      branch-misses             #    0.50% of all branches          (35.39%)
    41.305991427        167,179,288      instructions              #    1.28  insn per cycle           (43.32%)
    41.305991427        130,402,780      cycles                                                        (39.62%)
    41.305991427          3,320,030      L1-icache-load-misses                                         (39.63%)
    41.305991427         53,313,413      L1-dcache-loads                                               (39.63%)
    41.305991427          1,712,433      L1-dcache-load-misses     #    3.21% of all L1-dcache accesses  (39.63%)
    41.305991427            213,471      L2-loads                                                      (31.71%)
    41.305991427              8,681      L2-load-misses            #    4.29% of all LL-cache accesses  (31.71%)
    41.305991427            191,295      LLC-loads                                                     (32.88%)
    41.305991427              8,412      LLC-load-misses           #    4.16% of all LL-cache accesses  (36.59%)
    41.356439151         84,390,747      mem_inst_retired.any                                          (36.57%)
    41.356439151         40,913,782      branch-instructions                                           (36.57%)
    41.356439151            234,399      branch-misses             #    0.57% of all branches          (36.57%)
    41.356439151        193,695,836      instructions              #    1.49  insn per cycle           (44.50%)
    41.356439151        130,383,196      cycles                                                        (40.26%)
    41.356439151          2,309,863      L1-icache-load-misses                                         (39.64%)
    41.356439151         85,201,479      L1-dcache-loads                                               (39.65%)
    41.356439151          1,308,364      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.64%)
    41.356439151            126,524      L2-loads                                                      (31.72%)
    41.356439151              5,132      L2-load-misses            #    3.87% of all LL-cache accesses  (31.72%)
    41.356439151            138,733      LLC-loads                                                     (31.72%)
    41.356439151              4,892      LLC-load-misses           #    3.69% of all LL-cache accesses  (35.93%)
    41.406912841         87,854,326      mem_inst_retired.any                                          (36.61%)
    41.406912841         40,634,983      branch-instructions                                           (36.61%)
    41.406912841            236,991      branch-misses             #    0.58% of all branches          (36.61%)
    41.406912841        171,220,791      instructions              #    1.31  insn per cycle           (44.53%)
    41.406912841        130,492,190      cycles                                                        (44.54%)
    41.406912841          2,611,473      L1-icache-load-misses                                         (39.60%)
    41.406912841         55,337,390      L1-dcache-loads                                               (39.61%)
    41.406912841          1,262,139      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.61%)
    41.406912841            124,811      L2-loads                                                      (31.68%)
    41.406912841              6,527      L2-load-misses            #    5.39% of all LL-cache accesses  (31.71%)
    41.406912841            117,308      LLC-loads                                                     (31.71%)
    41.406912841              6,718      LLC-load-misses           #    5.55% of all LL-cache accesses  (31.71%)
    41.457397660        103,849,985      mem_inst_retired.any                                          (34.12%)
    41.457397660         52,744,349      branch-instructions                                           (36.62%)
    41.457397660            256,147      branch-misses             #    0.49% of all branches          (36.60%)
    41.457397660        225,519,029      instructions              #    1.73  insn per cycle           (44.53%)
    41.457397660        130,451,543      cycles                                                        (44.52%)
    41.457397660          2,260,775      L1-icache-load-misses                                         (42.13%)
    41.457397660         65,138,536      L1-dcache-loads                                               (39.61%)
    41.457397660          1,285,696      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.63%)
    41.457397660            182,943      L2-loads                                                      (31.70%)
    41.457397660              6,715      L2-load-misses            #    3.86% of all LL-cache accesses  (31.70%)
    41.457397660            164,690      LLC-loads                                                     (31.70%)
    41.457397660             14,324      LLC-load-misses           #    8.24% of all LL-cache accesses  (31.69%)
    41.507877408         94,158,405      mem_inst_retired.any                                          (31.69%)
    41.507877408         42,956,166      branch-instructions                                           (36.61%)
    41.507877408            247,513      branch-misses             #    0.58% of all branches          (36.61%)
    41.507877408        175,630,916      instructions              #    1.34  insn per cycle           (44.54%)
    41.507877408        130,590,311      cycles                                                        (44.54%)
    41.507877408          3,130,483      L1-icache-load-misses                                         (44.55%)
    41.507877408         55,548,841      L1-dcache-loads                                               (39.61%)
    41.507877408          1,448,754      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.62%)
    41.507877408            162,571      L2-loads                                                      (31.69%)
    41.507877408              6,800      L2-load-misses            #    4.56% of all LL-cache accesses  (31.69%)
    41.507877408            135,673      LLC-loads                                                     (31.69%)
    41.507877408              5,384      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.68%)
    41.558385819        122,582,135      mem_inst_retired.any                                          (31.68%)
    41.558385819         63,354,465      branch-instructions                                           (32.19%)
    41.558385819            306,999      branch-misses             #    0.48% of all branches          (36.63%)
    41.558385819        261,447,737      instructions              #    2.00  insn per cycle           (44.54%)
    41.558385819        130,511,826      cycles                                                        (44.54%)
    41.558385819          2,186,809      L1-icache-load-misses                                         (44.54%)
    41.558385819         71,374,386      L1-dcache-loads                                               (44.08%)
    41.558385819          1,402,039      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.61%)
    41.558385819            202,693      L2-loads                                                      (31.69%)
    41.558385819              3,802      L2-load-misses            #    1.89% of all LL-cache accesses  (31.69%)
    41.558385819            200,313      LLC-loads                                                     (31.69%)
    41.558385819              7,178      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.69%)
    41.608959696        126,339,150      mem_inst_retired.any                                          (31.64%)
    41.608959696         59,511,409      branch-instructions                                           (31.64%)
    41.608959696            257,118      branch-misses             #    0.43% of all branches          (35.10%)
    41.608959696        218,695,571      instructions              #    1.67  insn per cycle           (44.64%)
    41.608959696        130,761,799      cycles                                                        (44.64%)
    41.608959696          2,589,577      L1-icache-load-misses                                         (44.64%)
    41.608959696         58,944,214      L1-dcache-loads                                               (44.65%)
    41.608959696          1,306,006      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (41.19%)
    41.608959696            174,032      L2-loads                                                      (31.63%)
    41.608959696              9,007      L2-load-misses            #    5.66% of all LL-cache accesses  (31.63%)
    41.608959696            144,297      LLC-loads                                                     (31.62%)
    41.608959696              9,099      LLC-load-misses           #    5.72% of all LL-cache accesses  (31.64%)
#           time             counts unit events
    41.659443324         82,601,226      mem_inst_retired.any                                          (31.70%)
    41.659443324         45,546,442      branch-instructions                                           (31.70%)
    41.659443324            269,643      branch-misses             #    0.59% of all branches          (31.70%)
    41.659443324        214,865,606      instructions              #    1.65  insn per cycle           (44.55%)
    41.659443324        130,478,687      cycles                                                        (44.52%)
    41.659443324          2,335,963      L1-icache-load-misses                                         (44.53%)
    41.659443324         82,267,059      L1-dcache-loads                                               (44.52%)
    41.659443324          1,343,954      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (44.53%)
    41.659443324            137,834      L2-loads                                                      (31.70%)
    41.659443324              7,059      L2-load-misses            #    4.87% of all LL-cache accesses  (31.70%)
    41.659443324            152,296      LLC-loads                                                     (31.70%)
    41.659443324              7,092      LLC-load-misses           #    4.89% of all LL-cache accesses  (31.69%)
    41.709907187        104,104,676      mem_inst_retired.any                                          (31.71%)
    41.709907187         57,939,823      branch-instructions                                           (31.71%)
    41.709907187            299,937      branch-misses             #    0.52% of all branches          (31.71%)
    41.709907187        249,848,606      instructions              #    1.92  insn per cycle           (41.00%)
    41.709907187        130,442,961      cycles                                                        (44.51%)
    41.709907187          2,221,308      L1-icache-load-misses                                         (44.52%)
    41.709907187         75,350,184      L1-dcache-loads                                               (44.52%)
    41.709907187          1,220,414      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (44.52%)
    41.709907187            166,847      L2-loads                                                      (31.70%)
    41.709907187              3,198      L2-load-misses            #    1.79% of all LL-cache accesses  (31.70%)
    41.709907187            190,743      LLC-loads                                                     (31.70%)
    41.709907187              4,637      LLC-load-misses           #    2.59% of all LL-cache accesses  (31.70%)
    41.760424897        130,142,422      mem_inst_retired.any                                          (31.67%)
    41.760424897         57,317,740      branch-instructions                                           (31.67%)
    41.760424897            232,468      branch-misses             #    0.41% of all branches          (31.67%)
    41.760424897        196,770,464      instructions              #    1.51  insn per cycle           (39.59%)
    41.760424897        130,668,082      cycles                                                        (43.99%)
    41.760424897          2,704,247      L1-icache-load-misses                                         (44.57%)
    41.760424897         56,563,139      L1-dcache-loads                                               (44.57%)
    41.760424897          1,333,259      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (44.58%)
    41.760424897            155,172      L2-loads                                                      (32.27%)
    41.760424897              6,621      L2-load-misses            #    4.91% of all LL-cache accesses  (31.67%)
    41.760424897            114,478      LLC-loads                                                     (31.67%)
    41.760424897              8,556      LLC-load-misses           #    6.35% of all LL-cache accesses  (31.67%)
    41.810884670         87,818,401      mem_inst_retired.any                                          (31.70%)
    41.810884670         40,810,786      branch-instructions                                           (31.71%)
    41.810884670            233,337      branch-misses             #    0.57% of all branches          (31.71%)
    41.810884670        166,741,427      instructions              #    1.28  insn per cycle           (39.64%)
    41.810884670        130,528,064      cycles                                                        (39.64%)
    41.810884670          3,063,258      L1-icache-load-misses                                         (44.51%)
    41.810884670         67,168,231      L1-dcache-loads                                               (44.51%)
    41.810884670          1,362,287      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.51%)
    41.810884670            133,801      L2-loads                                                      (36.59%)
    41.810884670              7,587      L2-load-misses            #    6.14% of all LL-cache accesses  (31.71%)
    41.810884670            113,341      LLC-loads                                                     (31.71%)
    41.810884670              5,614      LLC-load-misses           #    4.54% of all LL-cache accesses  (31.71%)
    41.861372398        103,505,440      mem_inst_retired.any                                          (31.69%)
    41.861372398         47,214,083      branch-instructions                                           (31.69%)
    41.861372398            231,897      branch-misses             #    0.49% of all branches          (31.69%)
    41.861372398        176,687,276      instructions              #    1.35  insn per cycle           (39.61%)
    41.861372398        130,540,070      cycles                                                        (39.61%)
    41.861372398          2,827,229      L1-icache-load-misses                                         (42.09%)
    41.861372398         70,674,656      L1-dcache-loads                                               (44.54%)
    41.861372398          1,389,304      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.54%)
    41.861372398            180,486      L2-loads                                                      (36.61%)
    41.861372398              5,909      L2-load-misses            #    3.19% of all LL-cache accesses  (34.17%)
    41.861372398            189,432      LLC-loads                                                     (31.70%)
    41.861372398              7,279      LLC-load-misses           #    3.94% of all LL-cache accesses  (31.69%)
    41.911696670         90,534,893      mem_inst_retired.any                                          (31.79%)
    41.911696670         50,112,759      branch-instructions                                           (31.77%)
    41.911696670            294,281      branch-misses             #    0.59% of all branches          (31.79%)
    41.911696670        229,667,225      instructions              #    1.77  insn per cycle           (39.74%)
    41.911696670        130,082,925      cycles                                                        (39.73%)
    41.911696670          2,220,792      L1-icache-load-misses                                         (39.74%)
    41.911696670         72,904,689      L1-dcache-loads                                               (44.37%)
    41.911696670          1,260,621      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.37%)
    41.911696670            118,563      L2-loads                                                      (36.43%)
    41.911696670              5,760      L2-load-misses            #    4.20% of all LL-cache accesses  (36.43%)
    41.911696670            155,939      LLC-loads                                                     (31.79%)
    41.911696670              6,272      LLC-load-misses           #    4.57% of all LL-cache accesses  (31.79%)
    41.962136729        135,190,720      mem_inst_retired.any                                          (31.72%)
    41.962136729         62,192,177      branch-instructions                                           (31.73%)
    41.962136729            263,471      branch-misses             #    0.42% of all branches          (31.72%)
    41.962136729        218,711,957      instructions              #    1.68  insn per cycle           (39.65%)
    41.962136729        130,396,707      cycles                                                        (39.65%)
    41.962136729          2,795,307      L1-icache-load-misses                                         (39.66%)
    41.962136729         65,315,142      L1-dcache-loads                                               (40.51%)
    41.962136729          1,380,913      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (44.48%)
    41.962136729            135,720      L2-loads                                                      (36.55%)
    41.962136729              8,012      L2-load-misses            #    5.93% of all LL-cache accesses  (36.54%)
    41.962136729            134,572      LLC-loads                                                     (35.72%)
    41.962136729              7,078      LLC-load-misses           #    5.24% of all LL-cache accesses  (31.73%)
    42.012466860         98,770,687      mem_inst_retired.any                                          (31.78%)
    42.012466860         43,319,070      branch-instructions                                           (31.78%)
    42.012466860            250,919      branch-misses             #    0.58% of all branches          (31.78%)
    42.012466860        206,605,965      instructions              #    1.59  insn per cycle           (39.72%)
    42.012466860        130,067,696      cycles                                                        (39.73%)
    42.012466860          2,330,557      L1-icache-load-misses                                         (39.74%)
    42.012466860         87,779,399      L1-dcache-loads                                               (39.74%)
    42.012466860          1,266,162      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (43.70%)
    42.012466860            112,473      L2-loads                                                      (36.44%)
    42.012466860              8,424      L2-load-misses            #    7.50% of all LL-cache accesses  (36.43%)
    42.012466860            112,019      LLC-loads                                                     (36.43%)
    42.012466860              6,356      LLC-load-misses           #    5.66% of all LL-cache accesses  (32.47%)
    42.062922512         82,122,257      mem_inst_retired.any                                          (31.71%)
    42.062922512         45,131,668      branch-instructions                                           (31.71%)
    42.062922512            252,127      branch-misses             #    0.56% of all branches          (31.71%)
    42.062922512        213,040,727      instructions              #    1.63  insn per cycle           (39.64%)
    42.062922512        130,477,062      cycles                                                        (39.64%)
    42.062922512          2,509,537      L1-icache-load-misses                                         (39.63%)
    42.062922512         75,286,632      L1-dcache-loads                                               (39.63%)
    42.062922512          1,273,413      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.64%)
    42.062922512            140,900      L2-loads                                                      (36.58%)
    42.062922512              4,294      L2-load-misses            #    2.68% of all LL-cache accesses  (36.58%)
    42.062922512            179,905      LLC-loads                                                     (36.59%)
    42.062922512              5,502      LLC-load-misses           #    3.43% of all LL-cache accesses  (36.58%)
    42.113386422        127,677,359      mem_inst_retired.any                                          (34.18%)
    42.113386422         66,374,289      branch-instructions                                           (31.70%)
    42.113386422            271,563      branch-misses             #    0.41% of all branches          (31.70%)
    42.113386422        230,754,599      instructions              #    1.77  insn per cycle           (39.63%)
    42.113386422        130,506,207      cycles                                                        (39.63%)
    42.113386422          2,424,446      L1-icache-load-misses                                         (39.63%)
    42.113386422         61,557,952      L1-dcache-loads                                               (39.63%)
    42.113386422          1,318,263      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.63%)
    42.113386422            168,313      L2-loads                                                      (34.10%)
    42.113386422              5,802      L2-load-misses            #    3.46% of all LL-cache accesses  (36.59%)
    42.113386422            167,143      LLC-loads                                                     (36.58%)
    42.113386422              5,067      LLC-load-misses           #    3.02% of all LL-cache accesses  (36.59%)
    42.163846139         94,426,126      mem_inst_retired.any                                          (36.59%)
    42.163846139         45,206,741      branch-instructions                                           (31.71%)
    42.163846139            239,632      branch-misses             #    0.53% of all branches          (31.72%)
    42.163846139        198,544,320      instructions              #    1.52  insn per cycle           (39.63%)
    42.163846139        130,454,257      cycles                                                        (39.63%)
    42.163846139          2,839,218      L1-icache-load-misses                                         (39.63%)
    42.163846139         78,584,685      L1-dcache-loads                                               (39.63%)
    42.163846139          1,389,140      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.63%)
    42.163846139            156,182      L2-loads                                                      (31.71%)
    42.163846139              7,379      L2-load-misses            #    4.89% of all LL-cache accesses  (36.59%)
    42.163846139            145,394      LLC-loads                                                     (36.59%)
    42.163846139              8,052      LLC-load-misses           #    5.34% of all LL-cache accesses  (36.59%)
    42.214334004         87,803,580      mem_inst_retired.any                                          (36.63%)
    42.214334004         46,406,745      branch-instructions                                           (36.05%)
    42.214334004            280,849      branch-misses             #    0.61% of all branches          (31.68%)
    42.214334004        232,142,890      instructions              #    1.78  insn per cycle           (39.61%)
    42.214334004        130,599,249      cycles                                                        (39.61%)
    42.214334004          2,136,266      L1-icache-load-misses                                         (39.60%)
    42.214334004         80,904,489      L1-dcache-loads                                               (39.61%)
    42.214334004          1,358,433      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.61%)
    42.214334004            169,014      L2-loads                                                      (31.69%)
    42.214334004              6,516      L2-load-misses            #    3.20% of all LL-cache accesses  (32.24%)
    42.214334004            237,976      LLC-loads                                                     (36.63%)
    42.214334004              3,358      LLC-load-misses           #    1.65% of all LL-cache accesses  (36.63%)
    42.264741898        110,603,018      mem_inst_retired.any                                          (36.51%)
    42.264741898         51,842,947      branch-instructions                                           (36.52%)
    42.264741898            272,904      branch-misses             #    0.53% of all branches          (32.95%)
    42.264741898        183,992,644      instructions              #    1.41  insn per cycle           (40.90%)
    42.264741898        130,311,016      cycles                                                        (39.67%)
    42.264741898          2,575,598      L1-icache-load-misses                                         (39.68%)
    42.264741898         54,772,804      L1-dcache-loads                                               (39.67%)
    42.264741898          1,283,749      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.68%)
    42.264741898            148,267      L2-loads                                                      (31.74%)
    42.264741898              6,659      L2-load-misses            #    4.74% of all LL-cache accesses  (31.74%)
    42.264741898            132,409      LLC-loads                                                     (35.29%)
    42.264741898              6,920      LLC-load-misses           #    4.93% of all LL-cache accesses  (36.52%)
    42.315209765        109,085,521      mem_inst_retired.any                                          (36.59%)
    42.315209765         53,353,037      branch-instructions                                           (36.60%)
    42.315209765            266,882      branch-misses             #    0.50% of all branches          (36.60%)
    42.315209765        202,984,925      instructions              #    1.56  insn per cycle           (44.53%)
    42.315209765        130,437,977      cycles                                                        (39.63%)
    42.315209765          2,811,366      L1-icache-load-misses                                         (39.63%)
    42.315209765         65,331,190      L1-dcache-loads                                               (39.63%)
    42.315209765          1,508,627      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.63%)
    42.315209765            189,494      L2-loads                                                      (31.70%)
    42.315209765              9,134      L2-load-misses            #    4.89% of all LL-cache accesses  (31.70%)
    42.315209765            183,752      LLC-loads                                                     (31.70%)
    42.315209765              8,801      LLC-load-misses           #    4.72% of all LL-cache accesses  (36.60%)
    42.365670224         80,846,156      mem_inst_retired.any                                          (36.58%)
    42.365670224         38,955,528      branch-instructions                                           (36.57%)
    42.365670224            232,669      branch-misses             #    0.60% of all branches          (36.58%)
    42.365670224        162,892,894      instructions              #    1.25  insn per cycle           (44.50%)
    42.365670224        130,378,817      cycles                                                        (42.69%)
    42.365670224          2,898,654      L1-icache-load-misses                                         (39.64%)
    42.365670224         62,481,241      L1-dcache-loads                                               (39.64%)
    42.365670224          1,594,156      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.64%)
    42.365670224            174,112      L2-loads                                                      (31.71%)
    42.365670224             10,052      L2-load-misses            #    5.93% of all LL-cache accesses  (31.71%)
    42.365670224            164,879      LLC-loads                                                     (31.71%)
    42.365670224              7,777      LLC-load-misses           #    4.59% of all LL-cache accesses  (33.51%)
    42.416120190         93,455,843      mem_inst_retired.any                                          (36.57%)
    42.416120190         46,298,778      branch-instructions                                           (36.57%)
    42.416120190            263,188      branch-misses             #    0.57% of all branches          (36.57%)
    42.416120190        184,055,784      instructions              #    1.41  insn per cycle           (44.50%)
    42.416120190        130,451,906      cycles                                                        (44.50%)
    42.416120190          2,134,508      L1-icache-load-misses                                         (39.64%)
    42.416120190         56,173,679      L1-dcache-loads                                               (39.64%)
    42.416120190          1,588,618      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (39.64%)
    42.416120190            175,518      L2-loads                                                      (31.71%)
    42.416120190              6,740      L2-load-misses            #    4.08% of all LL-cache accesses  (31.72%)
    42.416120190            154,936      LLC-loads                                                     (31.72%)
    42.416120190              8,744      LLC-load-misses           #    5.29% of all LL-cache accesses  (31.71%)
    42.466584436        108,021,488      mem_inst_retired.any                                          (31.73%)
    42.466584436         54,588,804      branch-instructions                                           (36.58%)
    42.466584436            253,650      branch-misses             #    0.46% of all branches          (36.59%)
    42.466584436        210,301,203      instructions              #    1.61  insn per cycle           (44.52%)
    42.466584436        130,442,179      cycles                                                        (44.51%)
    42.466584436          1,741,640      L1-icache-load-misses                                         (44.51%)
    42.466584436         61,071,669      L1-dcache-loads                                               (39.63%)
    42.466584436          1,380,731      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.63%)
    42.466584436            154,119      L2-loads                                                      (31.71%)
    42.466584436              9,631      L2-load-misses            #    5.07% of all LL-cache accesses  (31.71%)
    42.466584436            225,965      LLC-loads                                                     (31.70%)
    42.466584436             11,867      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.71%)
    42.517039738         95,182,805      mem_inst_retired.any                                          (31.71%)
    42.517039738         42,799,230      branch-instructions                                           (34.79%)
    42.517039738            238,733      branch-misses             #    0.56% of all branches          (36.57%)
    42.517039738        174,773,392      instructions              #    1.34  insn per cycle           (44.50%)
    42.517039738        130,431,778      cycles                                                        (44.51%)
    42.517039738          2,971,773      L1-icache-load-misses                                         (44.51%)
    42.517039738         55,585,218      L1-dcache-loads                                               (41.46%)
    42.517039738          1,682,657      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (39.64%)
    42.517039738            257,270      L2-loads                                                      (31.71%)
    42.517039738              6,351      L2-load-misses            #    2.69% of all LL-cache accesses  (31.71%)
    42.517039738            214,497      LLC-loads                                                     (31.71%)
    42.517039738              6,828      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.71%)
    42.567536606         99,423,098      mem_inst_retired.any                                          (31.68%)
    42.567536606         50,980,379      branch-instructions                                           (31.68%)
    42.567536606            277,757      branch-misses             #    0.54% of all branches          (36.63%)
    42.567536606        226,357,851      instructions              #    1.73  insn per cycle           (44.55%)
    42.567536606        130,617,105      cycles                                                        (44.55%)
    42.567536606          2,388,429      L1-icache-load-misses                                         (44.55%)
    42.567536606         85,323,611      L1-dcache-loads                                               (44.56%)
    42.567536606          1,230,227      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (39.61%)
    42.567536606            118,685      L2-loads                                                      (31.69%)
    42.567536606              5,548      L2-load-misses            #    3.80% of all LL-cache accesses  (31.69%)
    42.567536606            172,963      LLC-loads                                                     (31.69%)
    42.567536606              3,603      LLC-load-misses           #    2.47% of all LL-cache accesses  (31.69%)
    42.617873707        120,057,449      mem_inst_retired.any                                          (31.77%)
    42.617873707         52,864,209      branch-instructions                                           (31.77%)
    42.617873707            251,441      branch-misses             #    0.48% of all branches          (32.96%)
    42.617873707        181,096,636      instructions              #    1.39  insn per cycle           (44.36%)
    42.617873707        130,039,218      cycles                                                        (44.35%)
    42.617873707          3,143,496      L1-icache-load-misses                                         (44.38%)
    42.617873707         54,985,910      L1-dcache-loads                                               (44.38%)
    42.617873707          1,376,429      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (43.22%)
    42.617873707            159,845      L2-loads                                                      (31.79%)
    42.617873707              8,986      L2-load-misses            #    6.39% of all LL-cache accesses  (31.79%)
    42.617873707            121,551      LLC-loads                                                     (31.80%)
    42.617873707              8,475      LLC-load-misses           #    6.02% of all LL-cache accesses  (31.80%)
    42.668359694         81,900,121      mem_inst_retired.any                                          (31.69%)
    42.668359694         41,963,624      branch-instructions                                           (31.69%)
    42.668359694            224,777      branch-misses             #    0.54% of all branches          (31.69%)
    42.668359694        181,920,628      instructions              #    1.39  insn per cycle           (44.10%)
    42.668359694        130,585,917      cycles                                                        (44.54%)
    42.668359694          2,413,513      L1-icache-load-misses                                         (44.54%)
    42.668359694         75,009,128      L1-dcache-loads                                               (44.54%)
    42.668359694          1,442,206      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (44.54%)
    42.668359694            154,848      L2-loads                                                      (31.69%)
    42.668359694              6,398      L2-load-misses            #    4.25% of all LL-cache accesses  (31.69%)
    42.668359694            146,557      LLC-loads                                                     (31.69%)
    42.668359694              7,109      LLC-load-misses           #    4.72% of all LL-cache accesses  (31.69%)
    42.718836637        108,146,346      mem_inst_retired.any                                          (31.69%)
    42.718836637         54,916,351      branch-instructions                                           (31.69%)
    42.718836637            260,112      branch-misses             #    0.47% of all branches          (31.69%)
    42.718836637        196,168,485      instructions              #    1.50  insn per cycle           (39.61%)
    42.718836637        130,562,890      cycles                                                        (44.53%)
    42.718836637          2,645,958      L1-icache-load-misses                                         (44.53%)
    42.718836637         55,759,306      L1-dcache-loads                                               (44.53%)
    42.718836637          1,684,956      L1-dcache-load-misses     #    3.02% of all L1-dcache accesses  (44.54%)
    42.718836637            236,067      L2-loads                                                      (31.70%)
    42.718836637              7,664      L2-load-misses            #    3.18% of all LL-cache accesses  (31.70%)
    42.718836637            246,084      LLC-loads                                                     (31.70%)
    42.718836637              7,332      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.69%)
    42.769324085         94,105,905      mem_inst_retired.any                                          (31.70%)
    42.769324085         47,779,883      branch-instructions                                           (31.69%)
    42.769324085            235,205      branch-misses             #    0.49% of all branches          (31.69%)
    42.769324085        190,260,936      instructions              #    1.46  insn per cycle           (39.61%)
    42.769324085        130,540,154      cycles                                                        (42.17%)
    42.769324085          1,903,812      L1-icache-load-misses                                         (44.52%)
    42.769324085         64,387,056      L1-dcache-loads                                               (44.53%)
    42.769324085          1,540,578      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (44.53%)
    42.769324085            203,829      L2-loads                                                      (34.07%)
    42.769324085              1,971      L2-load-misses            #    0.97% of all LL-cache accesses  (31.70%)
    42.769324085            202,199      LLC-loads                                                     (31.70%)
    42.769324085              3,545      LLC-load-misses           #    1.75% of all LL-cache accesses  (31.70%)
    42.819637693         95,176,789      mem_inst_retired.any                                          (31.80%)
    42.819637693         46,972,278      branch-instructions                                           (31.80%)
    42.819637693            270,383      branch-misses             #    0.58% of all branches          (31.80%)
    42.819637693        194,938,914      instructions              #    1.50  insn per cycle           (39.75%)
    42.819637693        130,115,873      cycles                                                        (39.74%)
    42.819637693          2,490,108      L1-icache-load-misses                                         (44.35%)
    42.819637693         68,838,371      L1-dcache-loads                                               (44.35%)
    42.819637693          1,313,007      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (44.35%)
    42.819637693            173,124      L2-loads                                                      (36.40%)
    42.819637693              5,223      L2-load-misses            #    2.89% of all LL-cache accesses  (31.80%)
    42.819637693            188,540      LLC-loads                                                     (31.80%)
    42.819637693              2,877      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.80%)
    42.869966489         93,179,272      mem_inst_retired.any                                          (31.79%)
    42.869966489         47,490,588      branch-instructions                                           (31.79%)
    42.869966489            264,297      branch-misses             #    0.56% of all branches          (31.79%)
    42.869966489        183,163,527      instructions              #    1.41  insn per cycle           (39.74%)
    42.869966489        130,201,980      cycles                                                        (39.74%)
    42.869966489          2,568,202      L1-icache-load-misses                                         (40.72%)
    42.869966489         72,525,803      L1-dcache-loads                                               (44.37%)
    42.869966489          1,376,718      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.37%)
    42.869966489            147,287      L2-loads                                                      (36.42%)
    42.869966489              8,109      L2-load-misses            #    5.06% of all LL-cache accesses  (35.45%)
    42.869966489            173,465      LLC-loads                                                     (31.79%)
    42.869966489              8,021      LLC-load-misses           #    5.00% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    42.920322302        104,289,516      mem_inst_retired.any                                          (31.77%)
    42.920322302         48,876,467      branch-instructions                                           (31.77%)
    42.920322302            246,288      branch-misses             #    0.50% of all branches          (31.77%)
    42.920322302        190,002,777      instructions              #    1.46  insn per cycle           (39.71%)
    42.920322302        130,229,412      cycles                                                        (39.71%)
    42.920322302          2,695,215      L1-icache-load-misses                                         (39.72%)
    42.920322302         61,930,156      L1-dcache-loads                                               (44.02%)
    42.920322302          1,326,915      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.39%)
    42.920322302            166,895      L2-loads                                                      (36.45%)
    42.920322302              4,732      L2-load-misses            #    2.80% of all LL-cache accesses  (36.45%)
    42.920322302            171,108      LLC-loads                                                     (32.17%)
    42.920322302              8,342      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.78%)
    42.970818435        127,698,539      mem_inst_retired.any                                          (31.69%)
    42.970818435         65,429,093      branch-instructions                                           (31.68%)
    42.970818435            271,737      branch-misses             #    0.42% of all branches          (31.68%)
    42.970818435        231,986,437      instructions              #    1.78  insn per cycle           (39.60%)
    42.970818435        130,586,393      cycles                                                        (39.60%)
    42.970818435          2,537,691      L1-icache-load-misses                                         (39.60%)
    42.970818435         58,139,044      L1-dcache-loads                                               (39.60%)
    42.970818435          1,317,621      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (44.55%)
    42.970818435            190,830      L2-loads                                                      (36.64%)
    42.970818435              4,571      L2-load-misses            #    2.60% of all LL-cache accesses  (36.64%)
    42.970818435            160,442      LLC-loads                                                     (36.64%)
    42.970818435              7,303      LLC-load-misses           #    4.16% of all LL-cache accesses  (31.68%)
    43.021290649        105,742,187      mem_inst_retired.any                                          (31.71%)
    43.021290649         54,334,947      branch-instructions                                           (31.70%)
    43.021290649            235,475      branch-misses             #    0.43% of all branches          (31.70%)
    43.021290649        194,245,486      instructions              #    1.49  insn per cycle           (39.62%)
    43.021290649        130,484,856      cycles                                                        (39.62%)
    43.021290649          1,632,263      L1-icache-load-misses                                         (39.62%)
    43.021290649         63,911,743      L1-dcache-loads                                               (39.62%)
    43.021290649          1,464,659      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (42.22%)
    43.021290649            177,456      L2-loads                                                      (36.59%)
    43.021290649              3,587      L2-load-misses            #    1.96% of all LL-cache accesses  (36.60%)
    43.021290649            189,253      LLC-loads                                                     (36.60%)
    43.021290649              6,844      LLC-load-misses           #    3.73% of all LL-cache accesses  (34.03%)
    43.071773268         94,757,092      mem_inst_retired.any                                          (31.70%)
    43.071773268         47,338,691      branch-instructions                                           (31.69%)
    43.071773268            237,597      branch-misses             #    0.50% of all branches          (31.69%)
    43.071773268        191,283,019      instructions              #    1.47  insn per cycle           (39.61%)
    43.071773268        130,471,686      cycles                                                        (39.61%)
    43.071773268          1,806,204      L1-icache-load-misses                                         (39.61%)
    43.071773268         69,161,174      L1-dcache-loads                                               (39.61%)
    43.071773268          1,513,703      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.61%)
    43.071773268            147,215      L2-loads                                                      (36.62%)
    43.071773268              6,382      L2-load-misses            #    4.21% of all LL-cache accesses  (36.62%)
    43.071773268            155,621      LLC-loads                                                     (36.62%)
    43.071773268              5,818      LLC-load-misses           #    3.84% of all LL-cache accesses  (36.62%)
    43.122267951         76,932,539      mem_inst_retired.any                                          (35.91%)
    43.122267951         39,812,249      branch-instructions                                           (31.69%)
    43.122267951            244,500      branch-misses             #    0.61% of all branches          (31.68%)
    43.122267951        195,678,774      instructions              #    1.50  insn per cycle           (39.60%)
    43.122267951        130,537,223      cycles                                                        (39.60%)
    43.122267951          2,135,385      L1-icache-load-misses                                         (39.60%)
    43.122267951         83,690,842      L1-dcache-loads                                               (39.60%)
    43.122267951          1,267,920      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.61%)
    43.122267951            126,221      L2-loads                                                      (32.39%)
    43.122267951              7,496      L2-load-misses            #    5.51% of all LL-cache accesses  (36.63%)
    43.122267951            146,067      LLC-loads                                                     (36.63%)
    43.122267951              3,677      LLC-load-misses           #    2.70% of all LL-cache accesses  (36.63%)
    43.172714451         82,642,500      mem_inst_retired.any                                          (36.56%)
    43.172714451         44,562,382      branch-instructions                                           (32.86%)
    43.172714451            266,623      branch-misses             #    0.60% of all branches          (31.72%)
    43.172714451        207,471,822      instructions              #    1.59  insn per cycle           (39.65%)
    43.172714451        130,436,367      cycles                                                        (39.65%)
    43.172714451          2,408,065      L1-icache-load-misses                                         (39.65%)
    43.172714451         62,399,604      L1-dcache-loads                                               (39.65%)
    43.172714451          1,493,036      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (39.65%)
    43.172714451            217,528      L2-loads                                                      (31.72%)
    43.172714451              5,663      L2-load-misses            #    2.61% of all LL-cache accesses  (35.40%)
    43.172714451            216,896      LLC-loads                                                     (36.56%)
    43.172714451              7,308      LLC-load-misses           #    3.36% of all LL-cache accesses  (36.56%)
    43.223040259        105,931,789      mem_inst_retired.any                                          (36.42%)
    43.223040259         47,010,639      branch-instructions                                           (36.41%)
    43.223040259            246,957      branch-misses             #    0.53% of all branches          (31.78%)
    43.223040259        173,915,929      instructions              #    1.34  insn per cycle           (39.73%)
    43.223040259        130,082,344      cycles                                                        (39.73%)
    43.223040259          2,685,673      L1-icache-load-misses                                         (39.74%)
    43.223040259         53,817,159      L1-dcache-loads                                               (39.74%)
    43.223040259          1,389,683      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (39.75%)
    43.223040259            199,396      L2-loads                                                      (31.80%)
    43.223040259              6,328      L2-load-misses            #    3.33% of all LL-cache accesses  (31.79%)
    43.223040259            180,476      LLC-loads                                                     (36.42%)
    43.223040259              8,052      LLC-load-misses           #    4.24% of all LL-cache accesses  (36.41%)
    43.273354667         95,381,900      mem_inst_retired.any                                          (36.40%)
    43.273354667         47,370,358      branch-instructions                                           (36.40%)
    43.273354667            239,960      branch-misses             #    0.51% of all branches          (34.23%)
    43.273354667        199,746,101      instructions              #    1.54  insn per cycle           (42.18%)
    43.273354667        130,097,522      cycles                                                        (39.74%)
    43.273354667          2,580,337      L1-icache-load-misses                                         (39.74%)
    43.273354667         80,087,867      L1-dcache-loads                                               (39.74%)
    43.273354667          1,260,593      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.75%)
    43.273354667            128,926      L2-loads                                                      (31.80%)
    43.273354667              4,877      L2-load-misses            #    3.78% of all LL-cache accesses  (31.80%)
    43.273354667            129,046      LLC-loads                                                     (33.96%)
    43.273354667              6,652      LLC-load-misses           #    5.16% of all LL-cache accesses  (36.41%)
    43.323787088        121,167,830      mem_inst_retired.any                                          (36.55%)
    43.323787088         60,736,226      branch-instructions                                           (36.55%)
    43.323787088            284,504      branch-misses             #    0.47% of all branches          (36.55%)
    43.323787088        254,114,196      instructions              #    1.95  insn per cycle           (44.48%)
    43.323787088        130,428,553      cycles                                                        (39.65%)
    43.323787088          1,956,072      L1-icache-load-misses                                         (39.65%)
    43.323787088         77,732,397      L1-dcache-loads                                               (39.66%)
    43.323787088          1,300,408      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.66%)
    43.323787088            146,177      L2-loads                                                      (31.73%)
    43.323787088             11,221      L2-load-misses            #    8.17% of all LL-cache accesses  (31.72%)
    43.323787088            128,546      LLC-loads                                                     (31.73%)
    43.323787088             12,309      LLC-load-misses           #    8.96% of all LL-cache accesses  (36.55%)
    43.374147057        106,304,394      mem_inst_retired.any                                          (36.46%)
    43.374147057         48,982,602      branch-instructions                                           (36.46%)
    43.374147057            239,441      branch-misses             #    0.49% of all branches          (36.46%)
    43.374147057        200,341,975      instructions              #    1.54  insn per cycle           (44.40%)
    43.374147057        130,182,956      cycles                                                        (43.73%)
    43.374147057          2,836,015      L1-icache-load-misses                                         (39.72%)
    43.374147057         65,923,484      L1-dcache-loads                                               (39.72%)
    43.374147057          1,447,029      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (39.71%)
    43.374147057            176,899      L2-loads                                                      (31.77%)
    43.374147057              8,310      L2-load-misses            #    4.92% of all LL-cache accesses  (31.77%)
    43.374147057            160,760      LLC-loads                                                     (31.76%)
    43.374147057              8,610      LLC-load-misses           #    5.10% of all LL-cache accesses  (32.43%)
    43.424662645         95,989,312      mem_inst_retired.any                                          (35.62%)
    43.424662645         48,939,203      branch-instructions                                           (36.65%)
    43.424662645            267,279      branch-misses             #    0.55% of all branches          (36.65%)
    43.424662645        226,945,073      instructions              #    1.74  insn per cycle           (44.56%)
    43.424662645        130,557,972      cycles                                                        (44.56%)
    43.424662645          2,340,615      L1-icache-load-misses                                         (40.65%)
    43.424662645         87,609,190      L1-dcache-loads                                               (39.60%)
    43.424662645          1,206,878      L1-dcache-load-misses     #    1.38% of all L1-dcache accesses  (39.59%)
    43.424662645            147,713      L2-loads                                                      (31.68%)
    43.424662645              6,436      L2-load-misses            #    4.18% of all LL-cache accesses  (31.68%)
    43.424662645            160,404      LLC-loads                                                     (31.68%)
    43.424662645              6,306      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.68%)
    43.475043230         85,410,958      mem_inst_retired.any                                          (31.75%)
    43.475043230         47,775,794      branch-instructions                                           (36.48%)
    43.475043230            249,006      branch-misses             #    0.52% of all branches          (36.49%)
    43.475043230        229,803,983      instructions              #    1.76  insn per cycle           (44.43%)
    43.475043230        130,331,073      cycles                                                        (44.43%)
    43.475043230          2,163,203      L1-icache-load-misses                                         (44.43%)
    43.475043230         73,453,594      L1-dcache-loads                                               (39.70%)
    43.475043230          1,292,932      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.70%)
    43.475043230            180,449      L2-loads                                                      (31.76%)
    43.475043230              7,156      L2-load-misses            #    3.88% of all LL-cache accesses  (31.76%)
    43.475043230            188,194      LLC-loads                                                     (31.76%)
    43.475043230              9,866      LLC-load-misses           #    5.35% of all LL-cache accesses  (31.75%)
    43.525385249         86,809,306      mem_inst_retired.any                                          (31.78%)
    43.525385249         43,321,332      branch-instructions                                           (33.95%)
    43.525385249            225,294      branch-misses             #    0.52% of all branches          (36.42%)
    43.525385249        189,884,340      instructions              #    1.46  insn per cycle           (44.37%)
    43.525385249        130,136,968      cycles                                                        (44.38%)
    43.525385249          2,456,929      L1-icache-load-misses                                         (44.38%)
    43.525385249         60,722,495      L1-dcache-loads                                               (42.24%)
    43.525385249          1,714,713      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.73%)
    43.525385249            221,084      L2-loads                                                      (31.78%)
    43.525385249              3,671      L2-load-misses            #    1.77% of all LL-cache accesses  (31.78%)
    43.525385249            193,938      LLC-loads                                                     (31.78%)
    43.525385249              3,691      LLC-load-misses           #    1.78% of all LL-cache accesses  (31.78%)
    43.575865343         82,399,759      mem_inst_retired.any                                          (31.69%)
    43.575865343         42,890,327      branch-instructions                                           (31.70%)
    43.575865343            242,158      branch-misses             #    0.56% of all branches          (36.61%)
    43.575865343        197,765,097      instructions              #    1.51  insn per cycle           (44.54%)
    43.575865343        130,591,450      cycles                                                        (44.54%)
    43.575865343          2,610,200      L1-icache-load-misses                                         (44.54%)
    43.575865343         68,091,628      L1-dcache-loads                                               (44.54%)
    43.575865343          1,652,748      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.62%)
    43.575865343            210,374      L2-loads                                                      (31.69%)
    43.575865343              8,846      L2-load-misses            #    4.73% of all LL-cache accesses  (31.68%)
    43.575865343            163,519      LLC-loads                                                     (31.69%)
    43.575865343              4,860      LLC-load-misses           #    2.60% of all LL-cache accesses  (31.68%)
    43.626220237        109,682,536      mem_inst_retired.any                                          (31.78%)
    43.626220237         62,542,058      branch-instructions                                           (31.78%)
    43.626220237            301,956      branch-misses             #    0.48% of all branches          (32.31%)
    43.626220237        279,601,914      instructions              #    2.15  insn per cycle           (44.39%)
    43.626220237        130,219,483      cycles                                                        (44.39%)
    43.626220237          1,958,888      L1-icache-load-misses                                         (44.40%)
    43.626220237         90,626,163      L1-dcache-loads                                               (44.40%)
    43.626220237          1,152,982      L1-dcache-load-misses     #    1.27% of all L1-dcache accesses  (43.89%)
    43.626220237            109,560      L2-loads                                                      (31.76%)
    43.626220237              4,110      L2-load-misses            #    3.02% of all LL-cache accesses  (31.77%)
    43.626220237            162,446      LLC-loads                                                     (31.77%)
    43.626220237              8,062      LLC-load-misses           #    5.93% of all LL-cache accesses  (31.78%)
    43.676612169        129,153,742      mem_inst_retired.any                                          (31.75%)
    43.676612169         57,039,119      branch-instructions                                           (31.75%)
    43.676612169            243,778      branch-misses             #    0.43% of all branches          (31.75%)
    43.676612169        196,664,213      instructions              #    1.51  insn per cycle           (43.49%)
    43.676612169        130,324,106      cycles                                                        (44.43%)
    43.676612169          2,658,701      L1-icache-load-misses                                         (44.43%)
    43.676612169         55,267,001      L1-dcache-loads                                               (44.43%)
    43.676612169          1,276,478      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (44.43%)
    43.676612169            176,104      L2-loads                                                      (31.76%)
    43.676612169              8,850      L2-load-misses            #    5.53% of all LL-cache accesses  (31.75%)
    43.676612169            144,073      LLC-loads                                                     (31.75%)
    43.676612169              9,353      LLC-load-misses           #    5.84% of all LL-cache accesses  (31.75%)
    43.727041341         89,031,675      mem_inst_retired.any                                          (31.73%)
    43.727041341         43,914,926      branch-instructions                                           (31.73%)
    43.727041341            221,233      branch-misses             #    0.50% of all branches          (31.73%)
    43.727041341        176,472,928      instructions              #    1.35  insn per cycle           (39.67%)
    43.727041341        130,460,484      cycles                                                        (44.48%)
    43.727041341          2,362,697      L1-icache-load-misses                                         (44.47%)
    43.727041341         72,098,616      L1-dcache-loads                                               (44.47%)
    43.727041341          1,423,816      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.47%)
    43.727041341            114,781      L2-loads                                                      (31.73%)
    43.727041341              6,728      L2-load-misses            #    5.75% of all LL-cache accesses  (31.73%)
    43.727041341            119,324      LLC-loads                                                     (31.73%)
    43.727041341              7,916      LLC-load-misses           #    6.76% of all LL-cache accesses  (31.73%)
    43.777361514         90,114,642      mem_inst_retired.any                                          (31.80%)
    43.777361514         48,103,332      branch-instructions                                           (31.80%)
    43.777361514            298,820      branch-misses             #    0.62% of all branches          (31.80%)
    43.777361514        233,521,185      instructions              #    1.79  insn per cycle           (39.75%)
    43.777361514        130,170,824      cycles                                                        (41.93%)
    43.777361514          2,502,509      L1-icache-load-misses                                         (44.35%)
    43.777361514         80,756,915      L1-dcache-loads                                               (44.35%)
    43.777361514          1,587,895      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.36%)
    43.777361514            190,625      L2-loads                                                      (34.24%)
    43.777361514              7,473      L2-load-misses            #    4.24% of all LL-cache accesses  (31.79%)
    43.777361514            161,543      LLC-loads                                                     (31.79%)
    43.777361514              5,209      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.79%)
    43.827700560        100,617,660      mem_inst_retired.any                                          (31.79%)
    43.827700560         49,316,745      branch-instructions                                           (31.78%)
    43.827700560            240,252      branch-misses             #    0.49% of all branches          (31.78%)
    43.827700560        184,305,382      instructions              #    1.42  insn per cycle           (39.72%)
    43.827700560        130,175,349      cycles                                                        (39.72%)
    43.827700560          2,462,800      L1-icache-load-misses                                         (44.37%)
    43.827700560         61,275,017      L1-dcache-loads                                               (44.38%)
    43.827700560          1,341,041      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (44.38%)
    43.827700560            156,117      L2-loads                                                      (36.44%)
    43.827700560              2,551      L2-load-misses            #    1.36% of all LL-cache accesses  (31.79%)
    43.827700560            219,884      LLC-loads                                                     (31.79%)
    43.827700560              5,206      LLC-load-misses           #    2.77% of all LL-cache accesses  (31.79%)
    43.878045942        100,593,249      mem_inst_retired.any                                          (31.78%)
    43.878045942         47,641,767      branch-instructions                                           (31.79%)
    43.878045942            264,317      branch-misses             #    0.55% of all branches          (31.78%)
    43.878045942        219,671,381      instructions              #    1.69  insn per cycle           (39.72%)
    43.878045942        130,195,749      cycles                                                        (39.72%)
    43.878045942          2,592,721      L1-icache-load-misses                                         (40.58%)
    43.878045942         81,173,072      L1-dcache-loads                                               (44.38%)
    43.878045942          1,413,730      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (44.38%)
    43.878045942            164,747      L2-loads                                                      (36.44%)
    43.878045942              6,825      L2-load-misses            #    4.93% of all LL-cache accesses  (35.60%)
    43.878045942            112,119      LLC-loads                                                     (31.78%)
    43.878045942              6,925      LLC-load-misses           #    5.00% of all LL-cache accesses  (31.78%)
    43.928385414        111,916,413      mem_inst_retired.any                                          (31.78%)
    43.928385414         62,979,130      branch-instructions                                           (31.78%)
    43.928385414            300,906      branch-misses             #    0.48% of all branches          (31.78%)
    43.928385414        265,951,079      instructions              #    2.04  insn per cycle           (39.73%)
    43.928385414        130,227,901      cycles                                                        (39.73%)
    43.928385414          2,216,527      L1-icache-load-misses                                         (39.73%)
    43.928385414         64,629,517      L1-dcache-loads                                               (43.87%)
    43.928385414          1,235,288      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (44.38%)
    43.928385414            158,718      L2-loads                                                      (36.43%)
    43.928385414              4,825      L2-load-misses            #    3.11% of all LL-cache accesses  (36.43%)
    43.928385414            151,919      LLC-loads                                                     (32.31%)
    43.928385414              7,975      LLC-load-misses           #    5.13% of all LL-cache accesses  (31.79%)
    43.978861477        134,757,660      mem_inst_retired.any                                          (31.70%)
    43.978861477         64,791,751      branch-instructions                                           (31.70%)
    43.978861477            262,693      branch-misses             #    0.41% of all branches          (31.70%)
    43.978861477        222,089,601      instructions              #    1.70  insn per cycle           (39.62%)
    43.978861477        130,572,976      cycles                                                        (39.62%)
    43.978861477          2,665,915      L1-icache-load-misses                                         (39.62%)
    43.978861477         59,965,503      L1-dcache-loads                                               (39.62%)
    43.978861477          1,601,831      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (44.53%)
    43.978861477            164,741      L2-loads                                                      (36.60%)
    43.978861477              6,835      L2-load-misses            #    4.55% of all LL-cache accesses  (36.60%)
    43.978861477            135,656      LLC-loads                                                     (36.60%)
    43.978861477              9,012      LLC-load-misses           #    6.00% of all LL-cache accesses  (31.70%)
    44.029199070        109,910,239      mem_inst_retired.any                                          (31.79%)
    44.029199070         49,044,265      branch-instructions                                           (31.79%)
    44.029199070            235,454      branch-misses             #    0.48% of all branches          (31.78%)
    44.029199070        197,272,860      instructions              #    1.52  insn per cycle           (39.73%)
    44.029199070        130,189,068      cycles                                                        (39.73%)
    44.029199070          2,147,983      L1-icache-load-misses                                         (39.73%)
    44.029199070         84,713,478      L1-dcache-loads                                               (39.73%)
    44.029199070          1,321,402      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (42.26%)
    44.029199070            116,336      L2-loads                                                      (36.43%)
    44.029199070              8,064      L2-load-misses            #    6.13% of all LL-cache accesses  (36.43%)
    44.029199070            146,606      LLC-loads                                                     (36.43%)
    44.029199070              7,555      LLC-load-misses           #    5.75% of all LL-cache accesses  (33.92%)
    44.079654342         80,842,924      mem_inst_retired.any                                          (31.71%)
    44.079654342         46,377,218      branch-instructions                                           (31.71%)
    44.079654342            266,024      branch-misses             #    0.57% of all branches          (31.71%)
    44.079654342        231,929,460      instructions              #    1.78  insn per cycle           (39.64%)
    44.079654342        130,534,855      cycles                                                        (39.64%)
    44.079654342          2,063,740      L1-icache-load-misses                                         (39.64%)
    44.079654342         84,217,647      L1-dcache-loads                                               (39.63%)
    44.079654342          1,196,792      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (39.64%)
    44.079654342            124,985      L2-loads                                                      (36.58%)
    44.079654342              3,622      L2-load-misses            #    2.72% of all LL-cache accesses  (36.58%)
    44.079654342            141,160      LLC-loads                                                     (36.58%)
    44.079654342              4,013      LLC-load-misses           #    3.02% of all LL-cache accesses  (36.58%)
    44.130129211        114,432,131      mem_inst_retired.any                                          (35.64%)
    44.130129211         62,406,957      branch-instructions                                           (31.70%)
    44.130129211            298,329      branch-misses             #    0.48% of all branches          (31.69%)
    44.130129211        259,675,779      instructions              #    1.99  insn per cycle           (39.62%)
    44.130129211        130,531,443      cycles                                                        (39.63%)
    44.130129211          2,368,813      L1-icache-load-misses                                         (39.63%)
    44.130129211         63,507,064      L1-dcache-loads                                               (39.63%)
    44.130129211          1,261,487      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.64%)
    44.130129211            167,387      L2-loads                                                      (32.63%)
    44.130129211              5,173      L2-load-misses            #    3.32% of all LL-cache accesses  (36.59%)
    44.130129211            144,137      LLC-loads                                                     (36.59%)
    44.130129211              6,574      LLC-load-misses           #    4.22% of all LL-cache accesses  (36.58%)
#           time             counts unit events
    44.180453929        116,658,273      mem_inst_retired.any                                          (36.41%)
    44.180453929         53,493,728      branch-instructions                                           (32.42%)
    44.180453929            227,644      branch-misses             #    0.43% of all branches          (31.78%)
    44.180453929        191,825,020      instructions              #    1.47  insn per cycle           (39.73%)
    44.180453929        130,172,262      cycles                                                        (39.74%)
    44.180453929          2,697,703      L1-icache-load-misses                                         (39.74%)
    44.180453929         71,476,795      L1-dcache-loads                                               (39.74%)
    44.180453929          1,423,819      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.74%)
    44.180453929            130,629      L2-loads                                                      (31.80%)
    44.180453929              3,872      L2-load-misses            #    3.02% of all LL-cache accesses  (35.77%)
    44.180453929            125,953      LLC-loads                                                     (36.42%)
    44.180453929              5,632      LLC-load-misses           #    4.39% of all LL-cache accesses  (36.42%)
    44.230916374         87,248,368      mem_inst_retired.any                                          (36.59%)
    44.230916374         40,577,301      branch-instructions                                           (36.59%)
    44.230916374            232,017      branch-misses             #    0.57% of all branches          (31.71%)
    44.230916374        198,949,404      instructions              #    1.52  insn per cycle           (39.63%)
    44.230916374        130,557,831      cycles                                                        (39.63%)
    44.230916374          2,227,030      L1-icache-load-misses                                         (39.63%)
    44.230916374         72,336,164      L1-dcache-loads                                               (39.63%)
    44.230916374          1,247,191      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.62%)
    44.230916374            155,928      L2-loads                                                      (31.70%)
    44.230916374              4,576      L2-load-misses            #    2.80% of all LL-cache accesses  (31.70%)
    44.230916374            170,514      LLC-loads                                                     (36.60%)
    44.230916374              5,568      LLC-load-misses           #    3.41% of all LL-cache accesses  (36.60%)
    44.281349087         82,025,134      mem_inst_retired.any                                          (36.54%)
    44.281349087         40,924,286      branch-instructions                                           (36.54%)
    44.281349087            229,776      branch-misses             #    0.56% of all branches          (34.14%)
    44.281349087        183,114,956      instructions              #    1.40  insn per cycle           (42.07%)
    44.281349087        130,331,588      cycles                                                        (39.65%)
    44.281349087          2,090,708      L1-icache-load-misses                                         (39.66%)
    44.281349087         74,026,430      L1-dcache-loads                                               (39.66%)
    44.281349087          1,235,450      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.66%)
    44.281349087            163,866      L2-loads                                                      (31.73%)
    44.281349087              5,049      L2-load-misses            #    2.88% of all LL-cache accesses  (31.73%)
    44.281349087            186,400      LLC-loads                                                     (34.12%)
    44.281349087              6,240      LLC-load-misses           #    3.56% of all LL-cache accesses  (36.55%)
    44.331852520         87,403,694      mem_inst_retired.any                                          (36.65%)
    44.331852520         44,790,306      branch-instructions                                           (36.65%)
    44.331852520            263,219      branch-misses             #    0.59% of all branches          (36.65%)
    44.331852520        188,144,177      instructions              #    1.44  insn per cycle           (44.57%)
    44.331852520        130,396,573      cycles                                                        (39.57%)
    44.331852520          2,202,338      L1-icache-load-misses                                         (39.58%)
    44.331852520         58,145,820      L1-dcache-loads                                               (39.58%)
    44.331852520          1,587,248      L1-dcache-load-misses     #    2.73% of all L1-dcache accesses  (39.58%)
    44.331852520            151,570      L2-loads                                                      (31.69%)
    44.331852520              4,568      L2-load-misses            #    3.22% of all LL-cache accesses  (31.69%)
    44.331852520            132,470      LLC-loads                                                     (31.69%)
    44.331852520              6,456      LLC-load-misses           #    4.55% of all LL-cache accesses  (36.66%)
    44.382241033         97,846,541      mem_inst_retired.any                                          (36.49%)
    44.382241033         55,312,939      branch-instructions                                           (36.49%)
    44.382241033            251,337      branch-misses             #    0.45% of all branches          (36.49%)
    44.382241033        207,083,081      instructions              #    1.59  insn per cycle           (44.43%)
    44.382241033        130,258,611      cycles                                                        (43.89%)
    44.382241033          2,557,554      L1-icache-load-misses                                         (39.70%)
    44.382241033         59,978,919      L1-dcache-loads                                               (39.70%)
    44.382241033          1,445,206      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (39.69%)
    44.382241033            152,114      L2-loads                                                      (31.75%)
    44.382241033              6,941      L2-load-misses            #    5.11% of all LL-cache accesses  (31.75%)
    44.382241033            119,701      LLC-loads                                                     (31.75%)
    44.382241033              4,002      LLC-load-misses           #    2.94% of all LL-cache accesses  (32.28%)
    44.432746350        110,256,302      mem_inst_retired.any                                          (35.44%)
    44.432746350         59,427,816      branch-instructions                                           (36.64%)
    44.432746350            300,492      branch-misses             #    0.51% of all branches          (36.63%)
    44.432746350        257,676,641      instructions              #    1.97  insn per cycle           (44.55%)
    44.432746350        130,597,383      cycles                                                        (44.55%)
    44.432746350          2,070,169      L1-icache-load-misses                                         (40.82%)
    44.432746350         82,112,977      L1-dcache-loads                                               (39.60%)
    44.432746350          1,327,268      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.60%)
    44.432746350            176,257      L2-loads                                                      (31.68%)
    44.432746350              3,780      L2-load-misses            #    2.00% of all LL-cache accesses  (31.69%)
    44.432746350            202,561      LLC-loads                                                     (31.69%)
    44.432746350              4,923      LLC-load-misses           #    2.60% of all LL-cache accesses  (31.69%)
    44.483084829         75,243,027      mem_inst_retired.any                                          (31.78%)
    44.483084829         40,009,734      branch-instructions                                           (36.43%)
    44.483084829            196,188      branch-misses             #    0.49% of all branches          (36.43%)
    44.483084829        166,394,019      instructions              #    1.28  insn per cycle           (44.38%)
    44.483084829        130,203,787      cycles                                                        (44.38%)
    44.483084829          2,422,176      L1-icache-load-misses                                         (44.38%)
    44.483084829         69,370,779      L1-dcache-loads                                               (39.73%)
    44.483084829          1,324,063      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.73%)
    44.483084829            123,489      L2-loads                                                      (31.78%)
    44.483084829              5,549      L2-load-misses            #    4.44% of all LL-cache accesses  (31.79%)
    44.483084829            126,448      LLC-loads                                                     (31.78%)
    44.483084829              5,978      LLC-load-misses           #    4.78% of all LL-cache accesses  (31.78%)
    44.533401309        102,085,073      mem_inst_retired.any                                          (31.80%)
    44.533401309         58,028,897      branch-instructions                                           (33.89%)
    44.533401309            286,002      branch-misses             #    0.49% of all branches          (36.39%)
    44.533401309        264,177,344      instructions              #    2.03  insn per cycle           (44.34%)
    44.533401309        130,071,885      cycles                                                        (44.34%)
    44.533401309          1,956,788      L1-icache-load-misses                                         (44.34%)
    44.533401309         89,260,688      L1-dcache-loads                                               (42.28%)
    44.533401309          1,249,597      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (39.75%)
    44.533401309            138,812      L2-loads                                                      (31.80%)
    44.533401309              3,694      L2-load-misses            #    2.48% of all LL-cache accesses  (31.80%)
    44.533401309            159,481      LLC-loads                                                     (31.81%)
    44.533401309              3,370      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.81%)
    44.583719470        133,283,638      mem_inst_retired.any                                          (31.80%)
    44.583719470         66,700,269      branch-instructions                                           (31.80%)
    44.583719470            266,898      branch-misses             #    0.40% of all branches          (36.41%)
    44.583719470        255,658,950      instructions              #    1.96  insn per cycle           (44.36%)
    44.583719470        130,168,928      cycles                                                        (44.36%)
    44.583719470          2,059,919      L1-icache-load-misses                                         (44.36%)
    44.583719470         65,041,481      L1-dcache-loads                                               (44.36%)
    44.583719470          1,244,703      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.74%)
    44.583719470            164,469      L2-loads                                                      (31.80%)
    44.583719470              8,369      L2-load-misses            #    5.13% of all LL-cache accesses  (31.80%)
    44.583719470            161,580      LLC-loads                                                     (31.79%)
    44.583719470              7,935      LLC-load-misses           #    4.87% of all LL-cache accesses  (31.79%)
    44.634214355         94,528,368      mem_inst_retired.any                                          (31.67%)
    44.634214355         41,449,665      branch-instructions                                           (31.67%)
    44.634214355            245,736      branch-misses             #    0.59% of all branches          (32.50%)
    44.634214355        196,574,808      instructions              #    1.51  insn per cycle           (44.53%)
    44.634214355        130,510,526      cycles                                                        (44.53%)
    44.634214355          2,799,178      L1-icache-load-misses                                         (44.56%)
    44.634214355         72,467,975      L1-dcache-loads                                               (44.55%)
    44.634214355          1,337,166      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (43.75%)
    44.634214355            112,233      L2-loads                                                      (31.69%)
    44.634214355              7,460      L2-load-misses            #    6.75% of all LL-cache accesses  (31.69%)
    44.634214355            108,933      LLC-loads                                                     (31.70%)
    44.634214355              5,949      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.70%)
    44.684546344        115,070,654      mem_inst_retired.any                                          (31.79%)
    44.684546344         62,143,482      branch-instructions                                           (31.79%)
    44.684546344            293,286      branch-misses             #    0.47% of all branches          (31.78%)
    44.684546344        248,437,879      instructions              #    1.91  insn per cycle           (43.55%)
    44.684546344        130,133,297      cycles                                                        (44.37%)
    44.684546344          2,146,647      L1-icache-load-misses                                         (44.37%)
    44.684546344         80,454,479      L1-dcache-loads                                               (44.37%)
    44.684546344          1,202,784      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (44.37%)
    44.684546344            120,961      L2-loads                                                      (31.79%)
    44.684546344              3,699      L2-load-misses            #    2.74% of all LL-cache accesses  (31.79%)
    44.684546344            149,297      LLC-loads                                                     (31.79%)
    44.684546344              5,580      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.79%)
    44.734999720        111,399,431      mem_inst_retired.any                                          (31.71%)
    44.734999720         62,540,541      branch-instructions                                           (31.71%)
    44.734999720            295,551      branch-misses             #    0.47% of all branches          (31.71%)
    44.734999720        257,082,855      instructions              #    1.97  insn per cycle           (39.63%)
    44.734999720        130,538,155      cycles                                                        (44.50%)
    44.734999720          2,376,396      L1-icache-load-misses                                         (44.51%)
    44.734999720         64,826,280      L1-dcache-loads                                               (44.50%)
    44.734999720          1,333,238      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (44.50%)
    44.734999720            177,383      L2-loads                                                      (31.72%)
    44.734999720              2,459      L2-load-misses            #    1.43% of all LL-cache accesses  (31.72%)
    44.734999720            165,399      LLC-loads                                                     (31.72%)
    44.734999720              5,999      LLC-load-misses           #    3.50% of all LL-cache accesses  (31.72%)
    44.785472917        116,012,376      mem_inst_retired.any                                          (31.70%)
    44.785472917         50,319,563      branch-instructions                                           (31.70%)
    44.785472917            229,296      branch-misses             #    0.46% of all branches          (31.70%)
    44.785472917        191,070,064      instructions              #    1.46  insn per cycle           (39.63%)
    44.785472917        130,538,059      cycles                                                        (41.87%)
    44.785472917          2,738,049      L1-icache-load-misses                                         (44.52%)
    44.785472917         65,981,714      L1-dcache-loads                                               (44.52%)
    44.785472917          1,320,297      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.52%)
    44.785472917            141,248      L2-loads                                                      (34.37%)
    44.785472917              7,131      L2-load-misses            #    5.48% of all LL-cache accesses  (31.71%)
    44.785472917            118,802      LLC-loads                                                     (31.71%)
    44.785472917              6,422      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.70%)
    44.835788006         91,853,801      mem_inst_retired.any                                          (31.80%)
    44.835788006         51,652,695      branch-instructions                                           (31.79%)
    44.835788006            272,147      branch-misses             #    0.53% of all branches          (31.79%)
    44.835788006        253,169,908      instructions              #    1.95  insn per cycle           (39.74%)
    44.835788006        130,151,185      cycles                                                        (39.75%)
    44.835788006          1,783,572      L1-icache-load-misses                                         (44.35%)
    44.835788006         85,310,214      L1-dcache-loads                                               (44.36%)
    44.835788006          1,139,343      L1-dcache-load-misses     #    1.34% of all L1-dcache accesses  (44.36%)
    44.835788006             88,124      L2-loads                                                      (36.41%)
    44.835788006              5,317      L2-load-misses            #    4.74% of all LL-cache accesses  (31.80%)
    44.835788006            136,354      LLC-loads                                                     (31.80%)
    44.835788006              3,462      LLC-load-misses           #    3.08% of all LL-cache accesses  (31.80%)
    44.886162660        135,654,443      mem_inst_retired.any                                          (31.76%)
    44.886162660         68,233,345      branch-instructions                                           (31.76%)
    44.886162660            273,540      branch-misses             #    0.40% of all branches          (31.76%)
    44.886162660        232,578,367      instructions              #    1.78  insn per cycle           (39.70%)
    44.886162660        130,313,960      cycles                                                        (39.70%)
    44.886162660          2,530,473      L1-icache-load-misses                                         (40.38%)
    44.886162660         58,654,069      L1-dcache-loads                                               (44.42%)
    44.886162660          1,436,133      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (44.42%)
    44.886162660            186,608      L2-loads                                                      (36.48%)
    44.886162660              5,701      L2-load-misses            #    3.44% of all LL-cache accesses  (35.82%)
    44.886162660            144,594      LLC-loads                                                     (31.76%)
    44.886162660              8,170      LLC-load-misses           #    4.93% of all LL-cache accesses  (31.76%)
    44.936607876        114,725,669      mem_inst_retired.any                                          (31.72%)
    44.936607876         49,808,410      branch-instructions                                           (31.72%)
    44.936607876            205,841      branch-misses             #    0.41% of all branches          (31.72%)
    44.936607876        183,041,820      instructions              #    1.40  insn per cycle           (39.65%)
    44.936607876        130,415,257      cycles                                                        (39.64%)
    44.936607876          2,605,412      L1-icache-load-misses                                         (39.64%)
    44.936607876         72,375,419      L1-dcache-loads                                               (43.55%)
    44.936607876          1,268,174      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (44.49%)
    44.936607876            123,686      L2-loads                                                      (36.56%)
    44.936607876              6,883      L2-load-misses            #    5.51% of all LL-cache accesses  (36.57%)
    44.936607876            125,967      LLC-loads                                                     (32.68%)
    44.936607876              6,932      LLC-load-misses           #    5.55% of all LL-cache accesses  (31.72%)
    44.987106897        100,591,356      mem_inst_retired.any                                          (31.68%)
    44.987106897         56,489,053      branch-instructions                                           (31.68%)
    44.987106897            297,200      branch-misses             #    0.53% of all branches          (31.68%)
    44.987106897        251,385,951      instructions              #    1.92  insn per cycle           (39.60%)
    44.987106897        130,608,887      cycles                                                        (39.60%)
    44.987106897          2,137,558      L1-icache-load-misses                                         (39.60%)
    44.987106897         70,285,756      L1-dcache-loads                                               (39.60%)
    44.987106897          1,324,063      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.56%)
    44.987106897            149,896      L2-loads                                                      (36.64%)
    44.987106897              4,576      L2-load-misses            #    2.92% of all LL-cache accesses  (36.64%)
    44.987106897            163,757      LLC-loads                                                     (36.64%)
    44.987106897              4,377      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.68%)
    45.037595620        130,617,791      mem_inst_retired.any                                          (31.68%)
    45.037595620         58,432,833      branch-instructions                                           (31.68%)
    45.037595620            268,869      branch-misses             #    0.46% of all branches          (31.70%)
    45.037595620        207,842,660      instructions              #    1.59  insn per cycle           (39.62%)
    45.037595620        130,554,720      cycles                                                        (39.62%)
    45.037595620          2,670,929      L1-icache-load-misses                                         (39.62%)
    45.037595620         66,329,802      L1-dcache-loads                                               (39.62%)
    45.037595620          1,342,419      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (41.64%)
    45.037595620            122,690      L2-loads                                                      (36.62%)
    45.037595620              8,041      L2-load-misses            #    6.93% of all LL-cache accesses  (36.61%)
    45.037595620            109,376      LLC-loads                                                     (36.61%)
    45.037595620              7,813      LLC-load-misses           #    6.73% of all LL-cache accesses  (34.61%)
    45.087907455         96,693,282      mem_inst_retired.any                                          (31.80%)
    45.087907455         44,426,574      branch-instructions                                           (31.80%)
    45.087907455            232,935      branch-misses             #    0.52% of all branches          (31.80%)
    45.087907455        180,192,490      instructions              #    1.38  insn per cycle           (39.75%)
    45.087907455        130,170,238      cycles                                                        (39.75%)
    45.087907455          2,734,145      L1-icache-load-misses                                         (39.75%)
    45.087907455         65,733,950      L1-dcache-loads                                               (39.75%)
    45.087907455          1,366,494      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.75%)
    45.087907455            142,880      L2-loads                                                      (36.40%)
    45.087907455              3,790      L2-load-misses            #    2.57% of all LL-cache accesses  (36.41%)
    45.087907455            152,415      LLC-loads                                                     (36.41%)
    45.087907455              5,884      LLC-load-misses           #    3.99% of all LL-cache accesses  (36.40%)
    45.138383307        113,624,905      mem_inst_retired.any                                          (36.14%)
    45.138383307         66,115,808      branch-instructions                                           (31.70%)
    45.138383307            302,099      branch-misses             #    0.46% of all branches          (31.70%)
    45.138383307        257,605,428      instructions              #    1.97  insn per cycle           (39.62%)
    45.138383307        130,534,996      cycles                                                        (39.62%)
    45.138383307          2,205,510      L1-icache-load-misses                                         (39.63%)
    45.138383307         64,411,349      L1-dcache-loads                                               (39.62%)
    45.138383307          1,604,546      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.63%)
    45.138383307            213,660      L2-loads                                                      (32.14%)
    45.138383307              7,071      L2-load-misses            #    3.25% of all LL-cache accesses  (36.60%)
    45.138383307            221,362      LLC-loads                                                     (36.59%)
    45.138383307              8,193      LLC-load-misses           #    3.77% of all LL-cache accesses  (36.59%)
    45.188734364        101,925,908      mem_inst_retired.any                                          (36.44%)
    45.188734364         47,562,384      branch-instructions                                           (32.96%)
    45.188734364            227,416      branch-misses             #    0.48% of all branches          (31.77%)
    45.188734364        179,733,056      instructions              #    1.38  insn per cycle           (39.71%)
    45.188734364        130,232,523      cycles                                                        (39.72%)
    45.188734364          2,517,755      L1-icache-load-misses                                         (39.72%)
    45.188734364         58,836,142      L1-dcache-loads                                               (39.73%)
    45.188734364          1,750,198      L1-dcache-load-misses     #    2.97% of all L1-dcache accesses  (39.73%)
    45.188734364            201,487      L2-loads                                                      (31.78%)
    45.188734364              6,506      L2-load-misses            #    3.42% of all LL-cache accesses  (35.24%)
    45.188734364            178,597      LLC-loads                                                     (36.45%)
    45.188734364              4,379      LLC-load-misses           #    2.30% of all LL-cache accesses  (36.44%)
    45.239064755         96,509,001      mem_inst_retired.any                                          (36.42%)
    45.239064755         48,502,748      branch-instructions                                           (36.43%)
    45.239064755            210,460      branch-misses             #    0.43% of all branches          (31.79%)
    45.239064755        181,065,946      instructions              #    1.39  insn per cycle           (39.74%)
    45.239064755        130,165,734      cycles                                                        (39.74%)
    45.239064755          2,870,779      L1-icache-load-misses                                         (39.74%)
    45.239064755         64,511,790      L1-dcache-loads                                               (39.74%)
    45.239064755          1,659,450      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.73%)
    45.239064755            184,080      L2-loads                                                      (31.78%)
    45.239064755              6,748      L2-load-misses            #    3.92% of all LL-cache accesses  (31.78%)
    45.239064755            160,422      LLC-loads                                                     (36.42%)
    45.239064755              6,564      LLC-load-misses           #    3.81% of all LL-cache accesses  (36.42%)
    45.289541873         92,569,952      mem_inst_retired.any                                          (36.61%)
    45.289541873         43,207,493      branch-instructions                                           (36.60%)
    45.289541873            243,214      branch-misses             #    0.56% of all branches          (34.48%)
    45.289541873        193,018,084      instructions              #    1.48  insn per cycle           (42.41%)
    45.289541873        130,568,876      cycles                                                        (39.62%)
    45.289541873          2,692,038      L1-icache-load-misses                                         (39.62%)
    45.289541873         64,150,979      L1-dcache-loads                                               (39.61%)
    45.289541873          1,461,896      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.62%)
    45.289541873            168,039      L2-loads                                                      (31.70%)
    45.289541873              3,167      L2-load-misses            #    1.67% of all LL-cache accesses  (31.70%)
    45.289541873            211,311      LLC-loads                                                     (33.80%)
    45.289541873              7,315      LLC-load-misses           #    3.86% of all LL-cache accesses  (36.61%)
    45.339988678         91,990,686      mem_inst_retired.any                                          (36.57%)
    45.339988678         46,503,466      branch-instructions                                           (36.57%)
    45.339988678            231,487      branch-misses             #    0.50% of all branches          (36.57%)
    45.339988678        213,786,906      instructions              #    1.64  insn per cycle           (44.50%)
    45.339988678        130,388,635      cycles                                                        (39.64%)
    45.339988678          2,141,065      L1-icache-load-misses                                         (39.64%)
    45.339988678         70,012,959      L1-dcache-loads                                               (39.64%)
    45.339988678          1,211,238      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.65%)
    45.339988678            133,533      L2-loads                                                      (31.72%)
    45.339988678              3,045      L2-load-misses            #    2.00% of all LL-cache accesses  (31.72%)
    45.339988678            170,447      LLC-loads                                                     (31.72%)
    45.339988678              4,966      LLC-load-misses           #    3.27% of all LL-cache accesses  (36.56%)
    45.390394334         93,033,302      mem_inst_retired.any                                          (36.52%)
    45.390394334         52,739,496      branch-instructions                                           (36.52%)
    45.390394334            263,109      branch-misses             #    0.50% of all branches          (36.52%)
    45.390394334        214,169,133      instructions              #    1.64  insn per cycle           (44.45%)
    45.390394334        130,309,622      cycles                                                        (44.17%)
    45.390394334          1,588,011      L1-icache-load-misses                                         (39.67%)
    45.390394334         55,627,051      L1-dcache-loads                                               (39.67%)
    45.390394334          1,149,615      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.67%)
    45.390394334            165,683      L2-loads                                                      (31.74%)
    45.390394334              3,263      L2-load-misses            #    1.97% of all LL-cache accesses  (31.75%)
    45.390394334            165,159      LLC-loads                                                     (31.75%)
    45.390394334              2,077      LLC-load-misses           #    1.26% of all LL-cache accesses  (32.01%)
#           time             counts unit events
    45.440882119        108,252,040      mem_inst_retired.any                                          (35.15%)
    45.440882119         58,647,016      branch-instructions                                           (36.61%)
    45.440882119            270,828      branch-misses             #    0.46% of all branches          (36.61%)
    45.440882119        235,985,701      instructions              #    1.81  insn per cycle           (44.53%)
    45.440882119        130,561,127      cycles                                                        (44.53%)
    45.440882119          2,565,603      L1-icache-load-misses                                         (41.11%)
    45.440882119         61,688,537      L1-dcache-loads                                               (39.61%)
    45.440882119          1,384,432      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.61%)
    45.440882119            167,010      L2-loads                                                      (31.69%)
    45.440882119              2,536      L2-load-misses            #    1.53% of all LL-cache accesses  (31.69%)
    45.440882119            164,115      LLC-loads                                                     (31.70%)
    45.440882119              5,748      LLC-load-misses           #    3.47% of all LL-cache accesses  (31.70%)
    45.491378836         95,714,613      mem_inst_retired.any                                          (31.68%)
    45.491378836         42,168,445      branch-instructions                                           (36.63%)
    45.491378836            220,993      branch-misses             #    0.52% of all branches          (36.63%)
    45.491378836        172,674,111      instructions              #    1.32  insn per cycle           (44.55%)
    45.491378836        130,646,601      cycles                                                        (44.55%)
    45.491378836          3,126,041      L1-icache-load-misses                                         (44.55%)
    45.491378836         57,485,067      L1-dcache-loads                                               (39.61%)
    45.491378836          1,388,533      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.62%)
    45.491378836            156,187      L2-loads                                                      (31.69%)
    45.491378836             12,089      L2-load-misses            #    9.13% of all LL-cache accesses  (31.69%)
    45.491378836            108,600      LLC-loads                                                     (31.68%)
    45.491378836             11,379      LLC-load-misses           #    8.59% of all LL-cache accesses  (31.68%)
    45.541823458         89,557,399      mem_inst_retired.any                                          (31.72%)
    45.541823458         46,944,491      branch-instructions                                           (33.22%)
    45.541823458            262,121      branch-misses             #    0.56% of all branches          (36.57%)
    45.541823458        220,882,656      instructions              #    1.69  insn per cycle           (44.49%)
    45.541823458        130,447,613      cycles                                                        (44.49%)
    45.541823458          2,073,948      L1-icache-load-misses                                         (44.49%)
    45.541823458         89,125,229      L1-dcache-loads                                               (43.01%)
    45.541823458          1,204,711      L1-dcache-load-misses     #    1.35% of all L1-dcache accesses  (39.64%)
    45.541823458             98,824      L2-loads                                                      (31.72%)
    45.541823458              8,672      L2-load-misses            #    6.64% of all LL-cache accesses  (31.72%)
    45.541823458            162,382      LLC-loads                                                     (31.72%)
    45.541823458              3,118      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.72%)
    45.592261763        119,044,716      mem_inst_retired.any                                          (31.72%)
    45.592261763         62,991,761      branch-instructions                                           (31.72%)
    45.592261763            301,091      branch-misses             #    0.48% of all branches          (36.30%)
    45.592261763        266,589,706      instructions              #    2.04  insn per cycle           (44.48%)
    45.592261763        130,445,708      cycles                                                        (44.49%)
    45.592261763          2,053,888      L1-icache-load-misses                                         (44.49%)
    45.592261763         78,607,953      L1-dcache-loads                                               (44.48%)
    45.592261763          1,243,592      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.92%)
    45.592261763            152,141      L2-loads                                                      (31.72%)
    45.592261763              4,816      L2-load-misses            #    2.81% of all LL-cache accesses  (31.72%)
    45.592261763            191,160      LLC-loads                                                     (31.73%)
    45.592261763              9,731      LLC-load-misses           #    5.67% of all LL-cache accesses  (31.72%)
    45.642715998         99,094,968      mem_inst_retired.any                                          (31.70%)
    45.642715998         42,978,036      branch-instructions                                           (31.72%)
    45.642715998            231,844      branch-misses             #    0.54% of all branches          (31.71%)
    45.642715998        193,409,852      instructions              #    1.48  insn per cycle           (44.52%)
    45.642715998        130,551,268      cycles                                                        (44.53%)
    45.642715998          2,742,001      L1-icache-load-misses                                         (44.53%)
    45.642715998         71,808,613      L1-dcache-loads                                               (44.53%)
    45.642715998          1,301,490      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.53%)
    45.642715998            133,106      L2-loads                                                      (31.70%)
    45.642715998              9,613      L2-load-misses            #    7.32% of all LL-cache accesses  (31.69%)
    45.642715998            129,637      LLC-loads                                                     (31.69%)
    45.642715998              5,083      LLC-load-misses           #    3.87% of all LL-cache accesses  (31.69%)
    45.693195745         86,018,795      mem_inst_retired.any                                          (31.70%)
    45.693195745         41,332,890      branch-instructions                                           (31.70%)
    45.693195745            242,864      branch-misses             #    0.59% of all branches          (31.70%)
    45.693195745        210,148,273      instructions              #    1.61  insn per cycle           (42.42%)
    45.693195745        130,507,192      cycles                                                        (44.52%)
    45.693195745          2,114,426      L1-icache-load-misses                                         (44.51%)
    45.693195745         69,879,334      L1-dcache-loads                                               (44.51%)
    45.693195745          1,420,328      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.51%)
    45.693195745            182,158      L2-loads                                                      (31.71%)
    45.693195745              6,629      L2-load-misses            #    4.13% of all LL-cache accesses  (31.71%)
    45.693195745            139,141      LLC-loads                                                     (31.70%)
    45.693195745              6,516      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.70%)
    45.743646516         83,724,608      mem_inst_retired.any                                          (31.71%)
    45.743646516         43,304,098      branch-instructions                                           (31.71%)
    45.743646516            232,564      branch-misses             #    0.54% of all branches          (31.71%)
    45.743646516        206,248,338      instructions              #    1.58  insn per cycle           (39.64%)
    45.743646516        130,510,121      cycles                                                        (44.50%)
    45.743646516          2,405,203      L1-icache-load-misses                                         (44.50%)
    45.743646516         68,294,044      L1-dcache-loads                                               (44.51%)
    45.743646516          1,247,200      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.51%)
    45.743646516            188,277      L2-loads                                                      (31.72%)
    45.743646516              6,896      L2-load-misses            #    3.79% of all LL-cache accesses  (31.71%)
    45.743646516            175,853      LLC-loads                                                     (31.71%)
    45.743646516              5,105      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.71%)
    45.794122536         97,712,417      mem_inst_retired.any                                          (31.69%)
    45.794122536         42,528,544      branch-instructions                                           (31.70%)
    45.794122536            198,691      branch-misses             #    0.47% of all branches          (31.70%)
    45.794122536        172,986,824      instructions              #    1.33  insn per cycle           (39.62%)
    45.794122536        130,548,657      cycles                                                        (40.59%)
    45.794122536          2,112,090      L1-icache-load-misses                                         (44.52%)
    45.794122536         60,289,134      L1-dcache-loads                                               (44.52%)
    45.794122536          1,310,997      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (44.52%)
    45.794122536            161,019      L2-loads                                                      (35.66%)
    45.794122536              8,377      L2-load-misses            #    4.85% of all LL-cache accesses  (31.70%)
    45.794122536            184,372      LLC-loads                                                     (31.70%)
    45.794122536              7,893      LLC-load-misses           #    4.57% of all LL-cache accesses  (31.70%)
    45.844572083         97,351,892      mem_inst_retired.any                                          (31.71%)
    45.844572083         49,906,288      branch-instructions                                           (31.72%)
    45.844572083            237,307      branch-misses             #    0.48% of all branches          (31.71%)
    45.844572083        196,595,117      instructions              #    1.51  insn per cycle           (39.64%)
    45.844572083        130,449,010      cycles                                                        (39.64%)
    45.844572083          1,643,321      L1-icache-load-misses                                         (43.64%)
    45.844572083         59,501,061      L1-dcache-loads                                               (44.49%)
    45.844572083          1,903,664      L1-dcache-load-misses     #    3.20% of all L1-dcache accesses  (44.50%)
    45.844572083            196,413      L2-loads                                                      (36.57%)
    45.844572083              5,946      L2-load-misses            #    3.10% of all LL-cache accesses  (32.59%)
    45.844572083            186,900      LLC-loads                                                     (31.72%)
    45.844572083              5,359      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.72%)
    45.895014090         98,828,034      mem_inst_retired.any                                          (31.72%)
    45.895014090         55,162,924      branch-instructions                                           (31.72%)
    45.895014090            278,091      branch-misses             #    0.50% of all branches          (31.72%)
    45.895014090        221,255,849      instructions              #    1.70  insn per cycle           (39.65%)
    45.895014090        130,444,004      cycles                                                        (39.64%)
    45.895014090          2,297,906      L1-icache-load-misses                                         (39.64%)
    45.895014090         60,626,061      L1-dcache-loads                                               (44.49%)
    45.895014090          1,463,583      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (44.49%)
    45.895014090            190,080      L2-loads                                                      (36.56%)
    45.895014090              3,426      L2-load-misses            #    1.96% of all LL-cache accesses  (36.57%)
    45.895014090            159,953      LLC-loads                                                     (31.72%)
    45.895014090              3,177      LLC-load-misses           #    1.82% of all LL-cache accesses  (31.72%)
    45.945484086        100,268,836      mem_inst_retired.any                                          (31.71%)
    45.945484086         50,322,334      branch-instructions                                           (31.70%)
    45.945484086            235,512      branch-misses             #    0.47% of all branches          (31.70%)
    45.945484086        198,160,879      instructions              #    1.52  insn per cycle           (39.62%)
    45.945484086        130,497,658      cycles                                                        (39.62%)
    45.945484086          2,575,239      L1-icache-load-misses                                         (39.62%)
    45.945484086         71,407,784      L1-dcache-loads                                               (41.84%)
    45.945484086          1,405,324      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.52%)
    45.945484086            182,099      L2-loads                                                      (36.59%)
    45.945484086              3,650      L2-load-misses            #    1.69% of all LL-cache accesses  (36.60%)
    45.945484086            248,905      LLC-loads                                                     (34.41%)
    45.945484086              3,200      LLC-load-misses           #    1.48% of all LL-cache accesses  (31.71%)
    45.995960847         90,492,142      mem_inst_retired.any                                          (31.70%)
    45.995960847         53,038,025      branch-instructions                                           (31.69%)
    45.995960847            304,814      branch-misses             #    0.57% of all branches          (31.69%)
    45.995960847        251,367,087      instructions              #    1.92  insn per cycle           (39.62%)
    45.995960847        130,582,262      cycles                                                        (39.62%)
    45.995960847          2,025,043      L1-icache-load-misses                                         (39.62%)
    45.995960847         74,113,271      L1-dcache-loads                                               (39.62%)
    45.995960847          1,202,328      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (44.53%)
    45.995960847            157,080      L2-loads                                                      (36.61%)
    45.995960847              5,864      L2-load-misses            #    3.48% of all LL-cache accesses  (36.61%)
    45.995960847            179,565      LLC-loads                                                     (36.61%)
    45.995960847              6,546      LLC-load-misses           #    3.89% of all LL-cache accesses  (31.70%)
    46.046469223        127,292,979      mem_inst_retired.any                                          (31.68%)
    46.046469223         66,701,308      branch-instructions                                           (31.68%)
    46.046469223            271,916      branch-misses             #    0.41% of all branches          (31.68%)
    46.046469223        234,207,519      instructions              #    1.79  insn per cycle           (39.60%)
    46.046469223        130,651,627      cycles                                                        (39.60%)
    46.046469223          2,439,072      L1-icache-load-misses                                         (39.60%)
    46.046469223         61,405,270      L1-dcache-loads                                               (39.60%)
    46.046469223          1,234,096      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.93%)
    46.046469223            138,248      L2-loads                                                      (36.64%)
    46.046469223             10,317      L2-load-misses            #    7.30% of all LL-cache accesses  (36.64%)
    46.046469223            144,470      LLC-loads                                                     (36.63%)
    46.046469223              7,042      LLC-load-misses           #    4.98% of all LL-cache accesses  (36.32%)
    46.096782229        100,988,898      mem_inst_retired.any                                          (33.08%)
    46.096782229         45,521,000      branch-instructions                                           (31.79%)
    46.096782229            213,201      branch-misses             #    0.47% of all branches          (31.80%)
    46.096782229        188,808,840      instructions              #    1.45  insn per cycle           (39.75%)
    46.096782229        130,112,073      cycles                                                        (39.75%)
    46.096782229          2,542,581      L1-icache-load-misses                                         (39.75%)
    46.096782229         77,530,298      L1-dcache-loads                                               (39.75%)
    46.096782229          1,366,063      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.75%)
    46.096782229            179,168      L2-loads                                                      (35.10%)
    46.096782229              7,481      L2-load-misses            #    4.60% of all LL-cache accesses  (36.41%)
    46.096782229            146,245      LLC-loads                                                     (36.40%)
    46.096782229              6,582      LLC-load-misses           #    4.05% of all LL-cache accesses  (36.40%)
    46.147281641         86,542,375      mem_inst_retired.any                                          (36.64%)
    46.147281641         48,577,523      branch-instructions                                           (31.69%)
    46.147281641            265,122      branch-misses             #    0.55% of all branches          (31.68%)
    46.147281641        224,249,217      instructions              #    1.72  insn per cycle           (39.60%)
    46.147281641        130,642,944      cycles                                                        (39.60%)
    46.147281641          2,401,885      L1-icache-load-misses                                         (39.60%)
    46.147281641         75,856,393      L1-dcache-loads                                               (39.59%)
    46.147281641          1,328,535      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.60%)
    46.147281641            154,827      L2-loads                                                      (31.68%)
    46.147281641              4,705      L2-load-misses            #    2.63% of all LL-cache accesses  (36.64%)
    46.147281641            202,896      LLC-loads                                                     (36.64%)
    46.147281641              3,353      LLC-load-misses           #    1.87% of all LL-cache accesses  (36.64%)
    46.197771413        135,189,675      mem_inst_retired.any                                          (36.61%)
    46.197771413         68,872,628      branch-instructions                                           (34.94%)
    46.197771413            287,450      branch-misses             #    0.42% of all branches          (31.70%)
    46.197771413        256,198,613      instructions              #    1.96  insn per cycle           (39.62%)
    46.197771413        130,588,446      cycles                                                        (39.62%)
    46.197771413          2,203,958      L1-icache-load-misses                                         (39.62%)
    46.197771413         67,600,461      L1-dcache-loads                                               (39.62%)
    46.197771413          1,513,073      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.62%)
    46.197771413            198,453      L2-loads                                                      (31.70%)
    46.197771413              8,464      L2-load-misses            #    4.74% of all LL-cache accesses  (33.34%)
    46.197771413            158,693      LLC-loads                                                     (36.60%)
    46.197771413              9,983      LLC-load-misses           #    5.59% of all LL-cache accesses  (36.60%)
    46.248087614         83,253,982      mem_inst_retired.any                                          (36.41%)
    46.248087614         41,890,867      branch-instructions                                           (36.41%)
    46.248087614            238,473      branch-misses             #    0.57% of all branches          (31.80%)
    46.248087614        191,040,625      instructions              #    1.47  insn per cycle           (39.75%)
    46.248087614        130,082,098      cycles                                                        (39.74%)
    46.248087614          2,643,988      L1-icache-load-misses                                         (39.75%)
    46.248087614         79,159,351      L1-dcache-loads                                               (39.74%)
    46.248087614          1,231,855      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.74%)
    46.248087614            131,604      L2-loads                                                      (31.80%)
    46.248087614              5,029      L2-load-misses            #    3.54% of all LL-cache accesses  (31.79%)
    46.248087614            152,212      LLC-loads                                                     (36.41%)
    46.248087614              3,469      LLC-load-misses           #    2.44% of all LL-cache accesses  (36.41%)
    46.298537984        105,669,030      mem_inst_retired.any                                          (36.57%)
    46.298537984         56,472,746      branch-instructions                                           (36.56%)
    46.298537984            286,748      branch-misses             #    0.51% of all branches          (36.48%)
    46.298537984        247,361,879      instructions              #    1.90  insn per cycle           (44.41%)
    46.298537984        130,483,344      cycles                                                        (39.64%)
    46.298537984          2,012,233      L1-icache-load-misses                                         (39.64%)
    46.298537984         77,254,120      L1-dcache-loads                                               (39.64%)
    46.298537984          1,430,718      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.64%)
    46.298537984            158,581      L2-loads                                                      (31.71%)
    46.298537984              2,859      L2-load-misses            #    1.70% of all LL-cache accesses  (31.72%)
    46.298537984            178,738      LLC-loads                                                     (31.79%)
    46.298537984              7,184      LLC-load-misses           #    4.26% of all LL-cache accesses  (36.58%)
    46.348979520         96,392,148      mem_inst_retired.any                                          (36.56%)
    46.348979520         52,355,528      branch-instructions                                           (36.57%)
    46.348979520            267,038      branch-misses             #    0.51% of all branches          (36.56%)
    46.348979520        216,942,818      instructions              #    1.66  insn per cycle           (44.49%)
    46.348979520        130,403,012      cycles                                                        (41.34%)
    46.348979520          2,688,355      L1-icache-load-misses                                         (39.65%)
    46.348979520         61,531,098      L1-dcache-loads                                               (39.64%)
    46.348979520          1,298,687      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.65%)
    46.348979520            178,421      L2-loads                                                      (31.72%)
    46.348979520              6,711      L2-load-misses            #    3.81% of all LL-cache accesses  (31.72%)
    46.348979520            174,090      LLC-loads                                                     (31.72%)
    46.348979520              4,705      LLC-load-misses           #    2.67% of all LL-cache accesses  (34.85%)
    46.399333813        108,160,578      mem_inst_retired.any                                          (36.45%)
    46.399333813         49,437,891      branch-instructions                                           (36.45%)
    46.399333813            225,869      branch-misses             #    0.46% of all branches          (36.45%)
    46.399333813        191,661,351      instructions              #    1.47  insn per cycle           (44.39%)
    46.399333813        130,284,875      cycles                                                        (44.39%)
    46.399333813          2,602,936      L1-icache-load-misses                                         (39.72%)
    46.399333813         65,125,379      L1-dcache-loads                                               (39.72%)
    46.399333813          1,362,256      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.72%)
    46.399333813            142,237      L2-loads                                                      (31.77%)
    46.399333813              6,089      L2-load-misses            #    4.64% of all LL-cache accesses  (31.77%)
    46.399333813            120,030      LLC-loads                                                     (31.77%)
    46.399333813              4,780      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.78%)
    46.449826278         91,088,572      mem_inst_retired.any                                          (33.28%)
    46.449826278         46,029,457      branch-instructions                                           (36.62%)
    46.449826278            239,416      branch-misses             #    0.52% of all branches          (36.62%)
    46.449826278        209,703,100      instructions              #    1.61  insn per cycle           (44.54%)
    46.449826278        130,545,548      cycles                                                        (44.54%)
    46.449826278          2,237,362      L1-icache-load-misses                                         (42.99%)
    46.449826278         72,481,097      L1-dcache-loads                                               (39.61%)
    46.449826278          1,232,493      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.61%)
    46.449826278            151,776      L2-loads                                                      (31.69%)
    46.449826278              3,386      L2-load-misses            #    2.02% of all LL-cache accesses  (31.68%)
    46.449826278            183,086      LLC-loads                                                     (31.68%)
    46.449826278              3,342      LLC-load-misses           #    2.00% of all LL-cache accesses  (31.69%)
    46.500158428        105,549,425      mem_inst_retired.any                                          (31.79%)
    46.500158428         56,898,581      branch-instructions                                           (36.38%)
    46.500158428            256,880      branch-misses             #    0.45% of all branches          (36.42%)
    46.500158428        218,438,831      instructions              #    1.68  insn per cycle           (44.37%)
    46.500158428        130,176,731      cycles                                                        (44.37%)
    46.500158428          1,676,698      L1-icache-load-misses                                         (44.36%)
    46.500158428         62,285,288      L1-dcache-loads                                               (39.81%)
    46.500158428          1,388,866      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (39.74%)
    46.500158428            126,599      L2-loads                                                      (31.79%)
    46.500158428              7,228      L2-load-misses            #    4.86% of all LL-cache accesses  (31.79%)
    46.500158428            171,093      LLC-loads                                                     (31.80%)
    46.500158428              6,601      LLC-load-misses           #    4.43% of all LL-cache accesses  (31.80%)
    46.550494349        132,774,507      mem_inst_retired.any                                          (31.79%)
    46.550494349         64,357,574      branch-instructions                                           (31.78%)
    46.550494349            286,683      branch-misses             #    0.45% of all branches          (36.43%)
    46.550494349        243,638,628      instructions              #    1.87  insn per cycle           (44.38%)
    46.550494349        130,213,171      cycles                                                        (44.38%)
    46.550494349          2,278,151      L1-icache-load-misses                                         (44.37%)
    46.550494349         64,996,174      L1-dcache-loads                                               (44.38%)
    46.550494349          1,347,746      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.73%)
    46.550494349            193,367      L2-loads                                                      (31.79%)
    46.550494349              4,803      L2-load-misses            #    2.72% of all LL-cache accesses  (31.79%)
    46.550494349            159,311      LLC-loads                                                     (31.78%)
    46.550494349              6,978      LLC-load-misses           #    3.96% of all LL-cache accesses  (31.78%)
    46.600968044        117,180,823      mem_inst_retired.any                                          (31.70%)
    46.600968044         53,054,796      branch-instructions                                           (31.70%)
    46.600968044            245,163      branch-misses             #    0.46% of all branches          (34.95%)
    46.600968044        191,165,369      instructions              #    1.46  insn per cycle           (44.52%)
    46.600968044        130,491,468      cycles                                                        (44.52%)
    46.600968044          3,083,440      L1-icache-load-misses                                         (44.52%)
    46.600968044         56,679,849      L1-dcache-loads                                               (44.52%)
    46.600968044          1,368,756      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (41.30%)
    46.600968044            172,140      L2-loads                                                      (31.70%)
    46.600968044              6,765      L2-load-misses            #    4.47% of all LL-cache accesses  (31.70%)
    46.600968044            130,747      LLC-loads                                                     (31.71%)
    46.600968044              6,980      LLC-load-misses           #    4.61% of all LL-cache accesses  (31.70%)
    46.651441964         86,511,214      mem_inst_retired.any                                          (31.70%)
    46.651441964         43,319,147      branch-instructions                                           (31.71%)
    46.651441964            260,285      branch-misses             #    0.60% of all branches          (31.71%)
    46.651441964        204,284,034      instructions              #    1.56  insn per cycle           (44.54%)
    46.651441964        130,533,515      cycles                                                        (44.54%)
    46.651441964          2,440,097      L1-icache-load-misses                                         (44.51%)
    46.651441964         79,369,062      L1-dcache-loads                                               (44.51%)
    46.651441964          1,294,612      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (44.51%)
    46.651441964            131,739      L2-loads                                                      (31.68%)
    46.651441964              4,512      L2-load-misses            #    3.59% of all LL-cache accesses  (31.71%)
    46.651441964            119,484      LLC-loads                                                     (31.71%)
    46.651441964              4,772      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    46.701759767         98,379,563      mem_inst_retired.any                                          (31.80%)
    46.701759767         52,237,038      branch-instructions                                           (31.80%)
    46.701759767            262,429      branch-misses             #    0.50% of all branches          (31.80%)
    46.701759767        207,154,694      instructions              #    1.59  insn per cycle           (41.12%)
    46.701759767        130,065,305      cycles                                                        (44.34%)
    46.701759767          2,533,735      L1-icache-load-misses                                         (44.35%)
    46.701759767         76,441,924      L1-dcache-loads                                               (44.35%)
    46.701759767          1,278,769      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (44.35%)
    46.701759767            127,861      L2-loads                                                      (31.80%)
    46.701759767              4,799      L2-load-misses            #    3.33% of all LL-cache accesses  (31.80%)
    46.701759767            160,103      LLC-loads                                                     (31.80%)
    46.701759767              3,326      LLC-load-misses           #    2.31% of all LL-cache accesses  (31.80%)
    46.752371333         88,482,014      mem_inst_retired.any                                          (31.62%)
    46.752371333         49,286,345      branch-instructions                                           (31.62%)
    46.752371333            270,381      branch-misses             #    0.55% of all branches          (31.61%)
    46.752371333        211,332,584      instructions              #    1.62  insn per cycle           (39.51%)
    46.752371333        130,854,720      cycles                                                        (44.20%)
    46.752371333          2,522,211      L1-icache-load-misses                                         (44.67%)
    46.752371333         64,999,642      L1-dcache-loads                                               (44.67%)
    46.752371333          1,393,057      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.67%)
    46.752371333            179,087      L2-loads                                                      (32.10%)
    46.752371333              7,395      L2-load-misses            #    4.24% of all LL-cache accesses  (31.61%)
    46.752371333            169,413      LLC-loads                                                     (31.61%)
    46.752371333              3,150      LLC-load-misses           #    1.81% of all LL-cache accesses  (31.62%)
    46.802815412         88,599,477      mem_inst_retired.any                                          (31.72%)
    46.802815412         49,332,478      branch-instructions                                           (31.72%)
    46.802815412            261,449      branch-misses             #    0.53% of all branches          (31.72%)
    46.802815412        218,306,808      instructions              #    1.67  insn per cycle           (39.64%)
    46.802815412        130,406,389      cycles                                                        (39.64%)
    46.802815412          2,259,253      L1-icache-load-misses                                         (44.49%)
    46.802815412         63,990,504      L1-dcache-loads                                               (44.49%)
    46.802815412          1,372,396      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.50%)
    46.802815412            162,719      L2-loads                                                      (36.57%)
    46.802815412              9,945      L2-load-misses            #    7.22% of all LL-cache accesses  (31.72%)
    46.802815412            112,771      LLC-loads                                                     (31.72%)
    46.802815412              6,620      LLC-load-misses           #    4.81% of all LL-cache accesses  (31.72%)
    46.853293816         86,147,297      mem_inst_retired.any                                          (31.69%)
    46.853293816         43,995,984      branch-instructions                                           (31.69%)
    46.853293816            204,824      branch-misses             #    0.47% of all branches          (31.69%)
    46.853293816        174,084,659      instructions              #    1.33  insn per cycle           (39.62%)
    46.853293816        130,451,147      cycles                                                        (39.62%)
    46.853293816          2,931,310      L1-icache-load-misses                                         (42.23%)
    46.853293816         51,587,966      L1-dcache-loads                                               (44.54%)
    46.853293816          1,483,665      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (44.54%)
    46.853293816            179,169      L2-loads                                                      (36.61%)
    46.853293816              6,933      L2-load-misses            #    3.89% of all LL-cache accesses  (34.02%)
    46.853293816            177,092      LLC-loads                                                     (31.69%)
    46.853293816              8,165      LLC-load-misses           #    4.58% of all LL-cache accesses  (31.70%)
    46.903783054         86,346,061      mem_inst_retired.any                                          (31.69%)
    46.903783054         51,055,028      branch-instructions                                           (31.69%)
    46.903783054            266,518      branch-misses             #    0.52% of all branches          (31.69%)
    46.903783054        219,149,751      instructions              #    1.68  insn per cycle           (39.61%)
    46.903783054        130,550,282      cycles                                                        (39.61%)
    46.903783054          2,324,812      L1-icache-load-misses                                         (39.61%)
    46.903783054         59,384,281      L1-dcache-loads                                               (44.54%)
    46.903783054          1,558,454      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (44.54%)
    46.903783054            212,007      L2-loads                                                      (36.62%)
    46.903783054              4,983      L2-load-misses            #    2.51% of all LL-cache accesses  (36.62%)
    46.903783054            185,600      LLC-loads                                                     (31.69%)
    46.903783054              5,613      LLC-load-misses           #    2.82% of all LL-cache accesses  (31.69%)
    46.954262967        125,881,916      mem_inst_retired.any                                          (31.70%)
    46.954262967         61,753,328      branch-instructions                                           (31.70%)
    46.954262967            283,639      branch-misses             #    0.46% of all branches          (31.69%)
    46.954262967        220,586,452      instructions              #    1.69  insn per cycle           (39.61%)
    46.954262967        130,488,823      cycles                                                        (39.61%)
    46.954262967          2,847,872      L1-icache-load-misses                                         (39.61%)
    46.954262967         54,931,509      L1-dcache-loads                                               (40.30%)
    46.954262967          1,507,670      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (44.53%)
    46.954262967            187,591      L2-loads                                                      (36.61%)
    46.954262967              7,259      L2-load-misses            #    3.88% of all LL-cache accesses  (36.61%)
    46.954262967            186,829      LLC-loads                                                     (35.95%)
    46.954262967              9,129      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.70%)
    47.004702271        118,393,155      mem_inst_retired.any                                          (31.72%)
    47.004702271         53,038,538      branch-instructions                                           (31.72%)
    47.004702271            233,107      branch-misses             #    0.44% of all branches          (31.72%)
    47.004702271        186,772,196      instructions              #    1.43  insn per cycle           (39.65%)
    47.004702271        130,418,291      cycles                                                        (39.65%)
    47.004702271          2,764,037      L1-icache-load-misses                                         (39.65%)
    47.004702271         69,287,400      L1-dcache-loads                                               (39.65%)
    47.004702271          1,380,372      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (43.36%)
    47.004702271            150,869      L2-loads                                                      (36.56%)
    47.004702271              5,635      L2-load-misses            #    4.07% of all LL-cache accesses  (36.55%)
    47.004702271            125,736      LLC-loads                                                     (36.55%)
    47.004702271             10,291      LLC-load-misses           #    7.44% of all LL-cache accesses  (32.87%)
    47.055168916         92,783,901      mem_inst_retired.any                                          (31.71%)
    47.055168916         52,464,732      branch-instructions                                           (31.70%)
    47.055168916            267,018      branch-misses             #    0.51% of all branches          (31.70%)
    47.055168916        209,779,808      instructions              #    1.61  insn per cycle           (39.63%)
    47.055168916        130,498,517      cycles                                                        (39.63%)
    47.055168916          2,641,902      L1-icache-load-misses                                         (39.63%)
    47.055168916         56,655,871      L1-dcache-loads                                               (39.63%)
    47.055168916          1,446,473      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.63%)
    47.055168916            196,472      L2-loads                                                      (36.59%)
    47.055168916              4,817      L2-load-misses            #    2.43% of all LL-cache accesses  (36.60%)
    47.055168916            199,469      LLC-loads                                                     (36.60%)
    47.055168916              6,571      LLC-load-misses           #    3.32% of all LL-cache accesses  (36.60%)
    47.105507843         88,452,259      mem_inst_retired.any                                          (34.50%)
    47.105507843         42,604,604      branch-instructions                                           (31.78%)
    47.105507843            247,373      branch-misses             #    0.58% of all branches          (31.79%)
    47.105507843        216,789,238      instructions              #    1.67  insn per cycle           (39.73%)
    47.105507843        130,173,360      cycles                                                        (39.73%)
    47.105507843          2,257,551      L1-icache-load-misses                                         (39.73%)
    47.105507843         71,120,299      L1-dcache-loads                                               (39.73%)
    47.105507843          1,206,889      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.73%)
    47.105507843            147,546      L2-loads                                                      (33.69%)
    47.105507843              8,889      L2-load-misses            #    5.77% of all LL-cache accesses  (36.43%)
    47.105507843            160,541      LLC-loads                                                     (36.42%)
    47.105507843              9,604      LLC-load-misses           #    6.23% of all LL-cache accesses  (36.42%)
    47.155844180         92,114,839      mem_inst_retired.any                                          (36.43%)
    47.155844180         41,462,278      branch-instructions                                           (31.79%)
    47.155844180            205,269      branch-misses             #    0.50% of all branches          (31.79%)
    47.155844180        186,042,770      instructions              #    1.43  insn per cycle           (39.73%)
    47.155844180        130,157,506      cycles                                                        (39.73%)
    47.155844180          2,549,869      L1-icache-load-misses                                         (39.73%)
    47.155844180         71,658,031      L1-dcache-loads                                               (39.72%)
    47.155844180          1,150,850      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.72%)
    47.155844180            133,014      L2-loads                                                      (31.78%)
    47.155844180              6,059      L2-load-misses            #    4.51% of all LL-cache accesses  (36.44%)
    47.155844180            135,476      LLC-loads                                                     (36.44%)
    47.155844180              7,316      LLC-load-misses           #    5.45% of all LL-cache accesses  (36.44%)
    47.206357716        103,958,856      mem_inst_retired.any                                          (36.65%)
    47.206357716         52,418,754      branch-instructions                                           (36.08%)
    47.206357716            263,761      branch-misses             #    0.50% of all branches          (31.68%)
    47.206357716        216,750,675      instructions              #    1.66  insn per cycle           (39.59%)
    47.206357716        130,631,386      cycles                                                        (39.59%)
    47.206357716          2,365,558      L1-icache-load-misses                                         (39.59%)
    47.206357716         61,189,595      L1-dcache-loads                                               (39.59%)
    47.206357716          1,245,860      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.59%)
    47.206357716            182,585      L2-loads                                                      (31.68%)
    47.206357716              7,834      L2-load-misses            #    4.58% of all LL-cache accesses  (32.23%)
    47.206357716            159,456      LLC-loads                                                     (36.65%)
    47.206357716              7,261      LLC-load-misses           #    4.25% of all LL-cache accesses  (36.65%)
    47.256766285         79,902,009      mem_inst_retired.any                                          (36.52%)
    47.256766285         38,102,929      branch-instructions                                           (36.52%)
    47.256766285            206,282      branch-misses             #    0.54% of all branches          (32.99%)
    47.256766285        159,627,259      instructions              #    1.22  insn per cycle           (40.93%)
    47.256766285        130,383,159      cycles                                                        (39.67%)
    47.256766285          2,902,821      L1-icache-load-misses                                         (39.67%)
    47.256766285         67,585,774      L1-dcache-loads                                               (39.68%)
    47.256766285          1,222,250      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.68%)
    47.256766285            110,599      L2-loads                                                      (31.74%)
    47.256766285              9,735      L2-load-misses            #    7.34% of all LL-cache accesses  (31.74%)
    47.256766285            154,503      LLC-loads                                                     (35.25%)
    47.256766285              4,575      LLC-load-misses           #    3.45% of all LL-cache accesses  (36.52%)
    47.307266277         85,212,817      mem_inst_retired.any                                          (36.64%)
    47.307266277         48,674,946      branch-instructions                                           (36.64%)
    47.307266277            251,018      branch-misses             #    0.52% of all branches          (36.64%)
    47.307266277        214,055,547      instructions              #    1.64  insn per cycle           (44.56%)
    47.307266277        130,617,465      cycles                                                        (39.61%)
    47.307266277          2,285,056      L1-icache-load-misses                                         (39.60%)
    47.307266277         62,675,078      L1-dcache-loads                                               (39.60%)
    47.307266277          1,206,469      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.60%)
    47.307266277            189,854      L2-loads                                                      (31.68%)
    47.307266277              9,164      L2-load-misses            #    4.88% of all LL-cache accesses  (31.68%)
    47.307266277            185,537      LLC-loads                                                     (31.68%)
    47.307266277              6,568      LLC-load-misses           #    3.50% of all LL-cache accesses  (36.63%)
    47.357721424         99,138,899      mem_inst_retired.any                                          (36.57%)
    47.357721424         47,236,962      branch-instructions                                           (36.57%)
    47.357721424            240,155      branch-misses             #    0.51% of all branches          (36.57%)
    47.357721424        201,871,911      instructions              #    1.55  insn per cycle           (44.50%)
    47.357721424        130,398,897      cycles                                                        (42.80%)
    47.357721424          2,169,207      L1-icache-load-misses                                         (39.64%)
    47.357721424         68,258,762      L1-dcache-loads                                               (39.64%)
    47.357721424          1,839,681      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.65%)
    47.357721424            201,760      L2-loads                                                      (31.72%)
    47.357721424              5,895      L2-load-misses            #    2.94% of all LL-cache accesses  (31.72%)
    47.357721424            198,684      LLC-loads                                                     (31.71%)
    47.357721424              8,001      LLC-load-misses           #    4.00% of all LL-cache accesses  (33.40%)
    47.408177354        102,463,117      mem_inst_retired.any                                          (36.50%)
    47.408177354         51,679,187      branch-instructions                                           (36.57%)
    47.408177354            269,564      branch-misses             #    0.52% of all branches          (36.57%)
    47.408177354        219,120,706      instructions              #    1.68  insn per cycle           (44.50%)
    47.408177354        130,440,727      cycles                                                        (44.50%)
    47.408177354          2,797,880      L1-icache-load-misses                                         (39.74%)
    47.408177354         70,714,077      L1-dcache-loads                                               (39.64%)
    47.408177354          1,291,053      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.64%)
    47.408177354            137,629      L2-loads                                                      (31.71%)
    47.408177354              3,604      L2-load-misses            #    2.33% of all LL-cache accesses  (31.71%)
    47.408177354            171,185      LLC-loads                                                     (31.72%)
    47.408177354              5,634      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.72%)
    47.458491003         98,523,536      mem_inst_retired.any                                          (31.80%)
    47.458491003         51,858,438      branch-instructions                                           (36.41%)
    47.458491003            249,665      branch-misses             #    0.48% of all branches          (36.41%)
    47.458491003        204,821,576      instructions              #    1.57  insn per cycle           (44.36%)
    47.458491003        130,140,663      cycles                                                        (44.36%)
    47.458491003          2,493,655      L1-icache-load-misses                                         (44.35%)
    47.458491003         68,114,030      L1-dcache-loads                                               (39.74%)
    47.458491003          1,247,676      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.75%)
    47.458491003            110,308      L2-loads                                                      (31.79%)
    47.458491003              8,082      L2-load-misses            #    5.91% of all LL-cache accesses  (31.80%)
    47.458491003            163,009      LLC-loads                                                     (31.80%)
    47.458491003              3,899      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.80%)
    47.508838277         85,243,888      mem_inst_retired.any                                          (31.78%)
    47.508838277         48,405,913      branch-instructions                                           (35.05%)
    47.508838277            257,581      branch-misses             #    0.53% of all branches          (36.44%)
    47.508838277        205,136,318      instructions              #    1.58  insn per cycle           (44.38%)
    47.508838277        130,162,735      cycles                                                        (44.38%)
    47.508838277          2,395,413      L1-icache-load-misses                                         (44.38%)
    47.508838277         66,405,784      L1-dcache-loads                                               (41.14%)
    47.508838277          1,552,071      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.73%)
    47.508838277            163,883      L2-loads                                                      (31.78%)
    47.508838277             10,013      L2-load-misses            #    6.13% of all LL-cache accesses  (31.78%)
    47.508838277            162,803      LLC-loads                                                     (31.78%)
    47.508838277              6,753      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.78%)
    47.559291745         81,491,011      mem_inst_retired.any                                          (31.71%)
    47.559291745         41,256,669      branch-instructions                                           (31.71%)
    47.559291745            235,209      branch-misses             #    0.57% of all branches          (36.58%)
    47.559291745        182,580,412      instructions              #    1.40  insn per cycle           (44.50%)
    47.559291745        130,471,496      cycles                                                        (44.50%)
    47.559291745          2,566,448      L1-icache-load-misses                                         (44.50%)
    47.559291745         57,513,668      L1-dcache-loads                                               (44.51%)
    47.559291745          1,233,364      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.64%)
    47.559291745            147,860      L2-loads                                                      (31.72%)
    47.559291745              8,778      L2-load-misses            #    5.27% of all LL-cache accesses  (31.71%)
    47.559291745            185,147      LLC-loads                                                     (31.71%)
    47.559291745              7,931      LLC-load-misses           #    4.76% of all LL-cache accesses  (31.71%)
    47.609673226        100,826,647      mem_inst_retired.any                                          (31.74%)
    47.609673226         46,152,172      branch-instructions                                           (31.74%)
    47.609673226            225,446      branch-misses             #    0.49% of all branches          (33.42%)
    47.609673226        184,639,256      instructions              #    1.42  insn per cycle           (44.41%)
    47.609673226        130,189,178      cycles                                                        (44.41%)
    47.609673226          2,582,817      L1-icache-load-misses                                         (44.43%)
    47.609673226         66,570,620      L1-dcache-loads                                               (44.43%)
    47.609673226          1,345,820      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (42.78%)
    47.609673226            152,716      L2-loads                                                      (31.76%)
    47.609673226              5,656      L2-load-misses            #    3.39% of all LL-cache accesses  (31.77%)
    47.609673226            181,049      LLC-loads                                                     (31.77%)
    47.609673226              6,214      LLC-load-misses           #    3.72% of all LL-cache accesses  (31.76%)
    47.660164552        104,361,786      mem_inst_retired.any                                          (31.69%)
    47.660164552         51,789,881      branch-instructions                                           (31.68%)
    47.660164552            231,344      branch-misses             #    0.45% of all branches          (31.68%)
    47.660164552        187,105,987      instructions              #    1.43  insn per cycle           (44.48%)
    47.660164552        130,486,781      cycles                                                        (44.54%)
    47.660164552          2,473,173      L1-icache-load-misses                                         (44.54%)
    47.660164552         67,507,533      L1-dcache-loads                                               (44.54%)
    47.660164552          1,218,903      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.54%)
    47.660164552            105,966      L2-loads                                                      (31.70%)
    47.660164552              6,824      L2-load-misses            #    5.60% of all LL-cache accesses  (31.70%)
    47.660164552            137,574      LLC-loads                                                     (31.70%)
    47.660164552              8,143      LLC-load-misses           #    6.69% of all LL-cache accesses  (31.69%)
    47.710625356         89,994,270      mem_inst_retired.any                                          (31.71%)
    47.710625356         49,884,223      branch-instructions                                           (31.71%)
    47.710625356            247,724      branch-misses             #    0.50% of all branches          (31.71%)
    47.710625356        198,722,580      instructions              #    1.52  insn per cycle           (39.63%)
    47.710625356        130,509,419      cycles                                                        (44.51%)
    47.710625356          2,153,228      L1-icache-load-misses                                         (44.51%)
    47.710625356         59,606,937      L1-dcache-loads                                               (44.52%)
    47.710625356          1,533,856      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (44.51%)
    47.710625356            168,722      L2-loads                                                      (31.71%)
    47.710625356              5,125      L2-load-misses            #    3.00% of all LL-cache accesses  (31.70%)
    47.710625356            172,482      LLC-loads                                                     (31.70%)
    47.710625356              3,318      LLC-load-misses           #    1.94% of all LL-cache accesses  (31.71%)
    47.761095297         81,893,534      mem_inst_retired.any                                          (31.71%)
    47.761095297         39,797,101      branch-instructions                                           (31.71%)
    47.761095297            208,490      branch-misses             #    0.52% of all branches          (31.71%)
    47.761095297        182,866,342      instructions              #    1.40  insn per cycle           (39.63%)
    47.761095297        130,460,489      cycles                                                        (42.61%)
    47.761095297          2,282,069      L1-icache-load-misses                                         (44.53%)
    47.761095297         66,951,209      L1-dcache-loads                                               (44.53%)
    47.761095297          1,506,603      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (44.53%)
    47.761095297            207,366      L2-loads                                                      (33.63%)
    47.761095297              8,942      L2-load-misses            #    4.55% of all LL-cache accesses  (31.69%)
    47.761095297            185,837      LLC-loads                                                     (31.69%)
    47.761095297              5,267      LLC-load-misses           #    2.68% of all LL-cache accesses  (31.69%)
    47.811471442         94,903,370      mem_inst_retired.any                                          (31.76%)
    47.811471442         54,638,290      branch-instructions                                           (31.76%)
    47.811471442            263,318      branch-misses             #    0.48% of all branches          (31.76%)
    47.811471442        213,328,254      instructions              #    1.64  insn per cycle           (39.70%)
    47.811471442        130,242,576      cycles                                                        (39.70%)
    47.811471442          2,576,438      L1-icache-load-misses                                         (44.41%)
    47.811471442         54,993,700      L1-dcache-loads                                               (44.41%)
    47.811471442          1,375,612      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (44.42%)
    47.811471442            155,742      L2-loads                                                      (36.47%)
    47.811471442              3,343      L2-load-misses            #    2.05% of all LL-cache accesses  (31.76%)
    47.811471442            171,143      LLC-loads                                                     (31.77%)
    47.811471442              4,246      LLC-load-misses           #    2.60% of all LL-cache accesses  (31.77%)
    47.861944789         80,112,443      mem_inst_retired.any                                          (31.70%)
    47.861944789         43,611,303      branch-instructions                                           (31.70%)
    47.861944789            262,519      branch-misses             #    0.60% of all branches          (31.70%)
    47.861944789        217,288,779      instructions              #    1.67  insn per cycle           (39.62%)
    47.861944789        130,490,658      cycles                                                        (39.62%)
    47.861944789          2,323,498      L1-icache-load-misses                                         (40.93%)
    47.861944789         70,284,685      L1-dcache-loads                                               (44.52%)
    47.861944789          1,130,605      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (44.53%)
    47.861944789            132,609      L2-loads                                                      (36.60%)
    47.861944789              7,999      L2-load-misses            #    5.87% of all LL-cache accesses  (35.31%)
    47.861944789            140,109      LLC-loads                                                     (31.70%)
    47.861944789              6,694      LLC-load-misses           #    4.91% of all LL-cache accesses  (31.70%)
    47.912402821        107,091,844      mem_inst_retired.any                                          (31.71%)
    47.912402821         53,230,072      branch-instructions                                           (31.71%)
    47.912402821            229,840      branch-misses             #    0.43% of all branches          (31.71%)
    47.912402821        203,502,868      instructions              #    1.56  insn per cycle           (39.64%)
    47.912402821        130,464,943      cycles                                                        (39.63%)
    47.912402821          2,896,514      L1-icache-load-misses                                         (39.63%)
    47.912402821         56,113,928      L1-dcache-loads                                               (43.97%)
    47.912402821          1,434,191      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (44.50%)
    47.912402821            180,356      L2-loads                                                      (36.58%)
    47.912402821              2,785      L2-load-misses            #    1.60% of all LL-cache accesses  (36.58%)
    47.912402821            168,361      LLC-loads                                                     (32.27%)
    47.912402821              5,735      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    47.962881016         94,366,520      mem_inst_retired.any                                          (31.69%)
    47.962881016         42,205,789      branch-instructions                                           (31.69%)
    47.962881016            199,521      branch-misses             #    0.47% of all branches          (31.70%)
    47.962881016        169,565,320      instructions              #    1.30  insn per cycle           (39.62%)
    47.962881016        130,509,502      cycles                                                        (39.62%)
    47.962881016          2,856,715      L1-icache-load-misses                                         (39.62%)
    47.962881016         67,262,253      L1-dcache-loads                                               (39.62%)
    47.962881016          1,392,428      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (44.54%)
    47.962881016            151,491      L2-loads                                                      (36.61%)
    47.962881016              4,096      L2-load-misses            #    2.52% of all LL-cache accesses  (36.61%)
    47.962881016            173,293      LLC-loads                                                     (36.61%)
    47.962881016              5,190      LLC-load-misses           #    3.20% of all LL-cache accesses  (31.69%)
    48.013377229        101,263,679      mem_inst_retired.any                                          (31.69%)
    48.013377229         53,724,576      branch-instructions                                           (31.69%)
    48.013377229            252,523      branch-misses             #    0.47% of all branches          (31.68%)
    48.013377229        206,209,612      instructions              #    1.58  insn per cycle           (39.61%)
    48.013377229        130,573,494      cycles                                                        (39.61%)
    48.013377229          2,691,346      L1-icache-load-misses                                         (39.61%)
    48.013377229         64,908,932      L1-dcache-loads                                               (39.61%)
    48.013377229          1,466,777      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (42.08%)
    48.013377229            160,772      L2-loads                                                      (36.62%)
    48.013377229              5,329      L2-load-misses            #    3.08% of all LL-cache accesses  (36.62%)
    48.013377229            185,689      LLC-loads                                                     (36.63%)
    48.013377229              6,548      LLC-load-misses           #    3.78% of all LL-cache accesses  (34.17%)
    48.063841423         82,258,851      mem_inst_retired.any                                          (31.71%)
    48.063841423         44,669,067      branch-instructions                                           (31.71%)
    48.063841423            259,443      branch-misses             #    0.58% of all branches          (31.70%)
    48.063841423        207,351,521      instructions              #    1.59  insn per cycle           (39.62%)
    48.063841423        130,494,339      cycles                                                        (39.62%)
    48.063841423          2,358,872      L1-icache-load-misses                                         (39.62%)
    48.063841423         64,256,360      L1-dcache-loads                                               (39.62%)
    48.063841423          1,292,240      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.62%)
    48.063841423            190,788      L2-loads                                                      (36.60%)
    48.063841423              8,262      L2-load-misses            #    4.35% of all LL-cache accesses  (36.60%)
    48.063841423            189,149      LLC-loads                                                     (36.60%)
    48.063841423              6,452      LLC-load-misses           #    3.40% of all LL-cache accesses  (36.60%)
    48.114217684         91,170,657      mem_inst_retired.any                                          (35.89%)
    48.114217684         42,516,079      branch-instructions                                           (31.76%)
    48.114217684            251,281      branch-misses             #    0.59% of all branches          (31.76%)
    48.114217684        183,025,844      instructions              #    1.41  insn per cycle           (39.70%)
    48.114217684        130,225,897      cycles                                                        (39.71%)
    48.114217684          2,718,764      L1-icache-load-misses                                         (39.70%)
    48.114217684         61,658,442      L1-dcache-loads                                               (39.70%)
    48.114217684          1,376,021      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (39.70%)
    48.114217684            168,444      L2-loads                                                      (32.32%)
    48.114217684              7,027      L2-load-misses            #    3.99% of all LL-cache accesses  (36.47%)
    48.114217684            183,859      LLC-loads                                                     (36.47%)
    48.114217684              8,340      LLC-load-misses           #    4.73% of all LL-cache accesses  (36.47%)
    48.164677815         81,331,452      mem_inst_retired.any                                          (36.58%)
    48.164677815         40,309,891      branch-instructions                                           (32.78%)
    48.164677815            268,446      branch-misses             #    0.67% of all branches          (31.70%)
    48.164677815        168,370,887      instructions              #    1.29  insn per cycle           (39.63%)
    48.164677815        130,395,836      cycles                                                        (39.63%)
    48.164677815          2,123,304      L1-icache-load-misses                                         (39.63%)
    48.164677815         62,630,152      L1-dcache-loads                                               (39.63%)
    48.164677815          1,233,441      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.64%)
    48.164677815            136,881      L2-loads                                                      (31.71%)
    48.164677815              3,975      L2-load-misses            #    2.51% of all LL-cache accesses  (35.49%)
    48.164677815            180,160      LLC-loads                                                     (36.59%)
    48.164677815              5,405      LLC-load-misses           #    3.41% of all LL-cache accesses  (36.59%)
    48.215126240        120,874,966      mem_inst_retired.any                                          (36.57%)
    48.215126240         60,505,951      branch-instructions                                           (36.57%)
    48.215126240            292,922      branch-misses             #    0.48% of all branches          (31.71%)
    48.215126240        247,888,452      instructions              #    1.90  insn per cycle           (39.64%)
    48.215126240        130,428,768      cycles                                                        (39.64%)
    48.215126240          2,021,204      L1-icache-load-misses                                         (39.64%)
    48.215126240         65,618,355      L1-dcache-loads                                               (39.64%)
    48.215126240          1,152,077      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.65%)
    48.215126240            129,577      L2-loads                                                      (31.72%)
    48.215126240              6,579      L2-load-misses            #    5.20% of all LL-cache accesses  (31.72%)
    48.215126240            123,368      LLC-loads                                                     (36.57%)
    48.215126240              8,800      LLC-load-misses           #    6.96% of all LL-cache accesses  (36.57%)
    48.265589154         98,227,810      mem_inst_retired.any                                          (36.59%)
    48.265589154         47,904,664      branch-instructions                                           (36.58%)
    48.265589154            221,190      branch-misses             #    0.46% of all branches          (34.60%)
    48.265589154        199,688,931      instructions              #    1.53  insn per cycle           (42.52%)
    48.265589154        130,462,876      cycles                                                        (39.63%)
    48.265589154          2,217,409      L1-icache-load-misses                                         (39.63%)
    48.265589154         74,110,426      L1-dcache-loads                                               (39.64%)
    48.265589154          1,302,693      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.63%)
    48.265589154            137,637      L2-loads                                                      (31.71%)
    48.265589154              3,639      L2-load-misses            #    2.54% of all LL-cache accesses  (31.71%)
    48.265589154            148,536      LLC-loads                                                     (33.68%)
    48.265589154              6,760      LLC-load-misses           #    4.72% of all LL-cache accesses  (36.58%)
    48.315908480         88,177,903      mem_inst_retired.any                                          (36.41%)
    48.315908480         44,358,429      branch-instructions                                           (36.41%)
    48.315908480            222,887      branch-misses             #    0.50% of all branches          (36.41%)
    48.315908480        182,990,506      instructions              #    1.41  insn per cycle           (44.36%)
    48.315908480        130,125,138      cycles                                                        (39.75%)
    48.315908480          2,011,402      L1-icache-load-misses                                         (39.75%)
    48.315908480         62,181,501      L1-dcache-loads                                               (39.75%)
    48.315908480          1,725,679      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.74%)
    48.315908480            162,061      L2-loads                                                      (31.79%)
    48.315908480              8,279      L2-load-misses            #    4.75% of all LL-cache accesses  (31.79%)
    48.315908480            186,351      LLC-loads                                                     (31.79%)
    48.315908480              6,697      LLC-load-misses           #    3.84% of all LL-cache accesses  (36.42%)
    48.366389672         83,256,636      mem_inst_retired.any                                          (36.62%)
    48.366389672         42,811,389      branch-instructions                                           (36.61%)
    48.366389672            219,981      branch-misses             #    0.51% of all branches          (36.62%)
    48.366389672        174,597,173      instructions              #    1.34  insn per cycle           (44.53%)
    48.366389672        130,479,988      cycles                                                        (44.10%)
    48.366389672          2,645,954      L1-icache-load-misses                                         (39.62%)
    48.366389672         56,083,450      L1-dcache-loads                                               (39.61%)
    48.366389672          1,580,455      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.61%)
    48.366389672            153,227      L2-loads                                                      (31.69%)
    48.366389672              3,521      L2-load-misses            #    2.27% of all LL-cache accesses  (31.69%)
    48.366389672            156,871      LLC-loads                                                     (31.70%)
    48.366389672              3,366      LLC-load-misses           #    2.17% of all LL-cache accesses  (32.11%)
    48.416884874        108,274,300      mem_inst_retired.any                                          (35.15%)
    48.416884874         53,888,673      branch-instructions                                           (36.63%)
    48.416884874            259,620      branch-misses             #    0.48% of all branches          (36.63%)
    48.416884874        213,954,181      instructions              #    1.64  insn per cycle           (44.55%)
    48.416884874        130,550,427      cycles                                                        (44.55%)
    48.416884874          2,343,155      L1-icache-load-misses                                         (41.11%)
    48.416884874         66,624,590      L1-dcache-loads                                               (39.61%)
    48.416884874          1,457,073      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.61%)
    48.416884874            198,343      L2-loads                                                      (31.69%)
    48.416884874              6,296      L2-load-misses            #    3.52% of all LL-cache accesses  (31.69%)
    48.416884874            159,797      LLC-loads                                                     (31.68%)
    48.416884874              5,854      LLC-load-misses           #    3.27% of all LL-cache accesses  (31.68%)
    48.467374061        117,600,644      mem_inst_retired.any                                          (31.69%)
    48.467374061         57,943,719      branch-instructions                                           (36.62%)
    48.467374061            255,288      branch-misses             #    0.44% of all branches          (36.62%)
    48.467374061        222,302,753      instructions              #    1.70  insn per cycle           (44.54%)
    48.467374061        130,632,701      cycles                                                        (44.54%)
    48.467374061          2,238,611      L1-icache-load-misses                                         (44.54%)
    48.467374061         71,203,676      L1-dcache-loads                                               (39.61%)
    48.467374061          1,370,145      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.61%)
    48.467374061            135,757      L2-loads                                                      (31.69%)
    48.467374061              3,098      L2-load-misses            #    1.98% of all LL-cache accesses  (31.69%)
    48.467374061            177,218      LLC-loads                                                     (31.69%)
    48.467374061              5,105      LLC-load-misses           #    3.26% of all LL-cache accesses  (31.69%)
    48.517849164         87,928,658      mem_inst_retired.any                                          (31.70%)
    48.517849164         48,492,810      branch-instructions                                           (33.21%)
    48.517849164            250,694      branch-misses             #    0.52% of all branches          (36.59%)
    48.517849164        197,381,532      instructions              #    1.51  insn per cycle           (44.52%)
    48.517849164        130,469,080      cycles                                                        (44.51%)
    48.517849164          2,820,216      L1-icache-load-misses                                         (44.52%)
    48.517849164         60,943,727      L1-dcache-loads                                               (43.04%)
    48.517849164          1,343,851      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.63%)
    48.517849164            162,591      L2-loads                                                      (31.71%)
    48.517849164              6,346      L2-load-misses            #    3.80% of all LL-cache accesses  (31.70%)
    48.517849164            171,387      LLC-loads                                                     (31.70%)
    48.517849164              4,803      LLC-load-misses           #    2.88% of all LL-cache accesses  (31.71%)
    48.568331246         83,792,620      mem_inst_retired.any                                          (31.70%)
    48.568331246         42,799,850      branch-instructions                                           (31.70%)
    48.568331246            229,441      branch-misses             #    0.54% of all branches          (36.23%)
    48.568331246        178,348,197      instructions              #    1.37  insn per cycle           (44.54%)
    48.568331246        130,563,149      cycles                                                        (44.54%)
    48.568331246          3,079,882      L1-icache-load-misses                                         (44.54%)
    48.568331246         62,821,564      L1-dcache-loads                                               (44.53%)
    48.568331246          1,355,818      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (40.02%)
    48.568331246            137,692      L2-loads                                                      (31.69%)
    48.568331246              7,293      L2-load-misses            #    5.51% of all LL-cache accesses  (31.69%)
    48.568331246            126,891      LLC-loads                                                     (31.69%)
    48.568331246              4,092      LLC-load-misses           #    3.09% of all LL-cache accesses  (31.69%)
    48.618802510         84,326,021      mem_inst_retired.any                                          (31.70%)
    48.618802510         40,828,918      branch-instructions                                           (31.69%)
    48.618802510            226,796      branch-misses             #    0.56% of all branches          (31.70%)
    48.618802510        180,843,463      instructions              #    1.39  insn per cycle           (44.52%)
    48.618802510        130,544,354      cycles                                                        (44.52%)
    48.618802510          2,395,868      L1-icache-load-misses                                         (44.53%)
    48.618802510         66,288,076      L1-dcache-loads                                               (44.53%)
    48.618802510          1,419,278      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.53%)
    48.618802510            192,549      L2-loads                                                      (31.70%)
    48.618802510              4,510      L2-load-misses            #    2.13% of all LL-cache accesses  (31.70%)
    48.618802510            231,361      LLC-loads                                                     (31.70%)
    48.618802510              6,242      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.70%)
    48.669280252         80,043,207      mem_inst_retired.any                                          (31.70%)
    48.669280252         38,465,702      branch-instructions                                           (31.70%)
    48.669280252            211,197      branch-misses             #    0.55% of all branches          (31.70%)
    48.669280252        179,661,187      instructions              #    1.38  insn per cycle           (42.27%)
    48.669280252        130,481,513      cycles                                                        (44.52%)
    48.669280252          2,947,721      L1-icache-load-misses                                         (44.52%)
    48.669280252         62,176,049      L1-dcache-loads                                               (44.53%)
    48.669280252          1,528,295      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (44.52%)
    48.669280252            222,211      L2-loads                                                      (31.70%)
    48.669280252             10,798      L2-load-misses            #    5.41% of all LL-cache accesses  (31.70%)
    48.669280252            176,903      LLC-loads                                                     (31.70%)
    48.669280252              8,079      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.70%)
    48.719755482        105,346,505      mem_inst_retired.any                                          (31.70%)
    48.719755482         46,272,033      branch-instructions                                           (31.70%)
    48.719755482            206,187      branch-misses             #    0.45% of all branches          (31.69%)
    48.719755482        176,032,465      instructions              #    1.35  insn per cycle           (39.62%)
    48.719755482        130,567,272      cycles                                                        (44.53%)
    48.719755482          2,405,289      L1-icache-load-misses                                         (44.53%)
    48.719755482         68,614,282      L1-dcache-loads                                               (44.53%)
    48.719755482          1,190,846      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (44.53%)
    48.719755482            148,732      L2-loads                                                      (31.70%)
    48.719755482              9,205      L2-load-misses            #    6.21% of all LL-cache accesses  (31.70%)
    48.719755482            147,533      LLC-loads                                                     (31.70%)
    48.719755482              8,294      LLC-load-misses           #    5.60% of all LL-cache accesses  (31.69%)
    48.770259934        111,169,166      mem_inst_retired.any                                          (31.68%)
    48.770259934         50,018,249      branch-instructions                                           (31.68%)
    48.770259934            235,534      branch-misses             #    0.47% of all branches          (31.68%)
    48.770259934        199,687,802      instructions              #    1.53  insn per cycle           (39.60%)
    48.770259934        130,563,147      cycles                                                        (40.34%)
    48.770259934          2,410,498      L1-icache-load-misses                                         (44.55%)
    48.770259934         73,253,118      L1-dcache-loads                                               (44.55%)
    48.770259934          1,207,141      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (44.55%)
    48.770259934            128,120      L2-loads                                                      (35.91%)
    48.770259934              8,728      L2-load-misses            #    6.40% of all LL-cache accesses  (31.69%)
    48.770259934            144,487      LLC-loads                                                     (31.69%)
    48.770259934             10,058      LLC-load-misses           #    7.38% of all LL-cache accesses  (31.69%)
    48.820732377        116,276,450      mem_inst_retired.any                                          (31.70%)
    48.820732377         57,079,245      branch-instructions                                           (31.70%)
    48.820732377            260,341      branch-misses             #    0.46% of all branches          (31.70%)
    48.820732377        203,927,925      instructions              #    1.56  insn per cycle           (39.62%)
    48.820732377        130,501,727      cycles                                                        (39.62%)
    48.820732377          2,878,180      L1-icache-load-misses                                         (43.33%)
    48.820732377         56,407,849      L1-dcache-loads                                               (44.52%)
    48.820732377          1,421,102      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (44.52%)
    48.820732377            168,243      L2-loads                                                      (36.60%)
    48.820732377              3,889      L2-load-misses            #    2.14% of all LL-cache accesses  (32.91%)
    48.820732377            194,788      LLC-loads                                                     (31.71%)
    48.820732377              6,169      LLC-load-misses           #    3.40% of all LL-cache accesses  (31.70%)
    48.871212300         76,342,333      mem_inst_retired.any                                          (31.70%)
    48.871212300         39,170,636      branch-instructions                                           (31.70%)
    48.871212300            233,778      branch-misses             #    0.60% of all branches          (31.69%)
    48.871212300        161,541,982      instructions              #    1.24  insn per cycle           (39.61%)
    48.871212300        130,479,052      cycles                                                        (39.61%)
    48.871212300          2,695,789      L1-icache-load-misses                                         (39.61%)
    48.871212300         60,979,363      L1-dcache-loads                                               (44.52%)
    48.871212300          1,416,447      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.54%)
    48.871212300            140,251      L2-loads                                                      (36.61%)
    48.871212300              7,545      L2-load-misses            #    5.04% of all LL-cache accesses  (36.62%)
    48.871212300            159,229      LLC-loads                                                     (31.70%)
    48.871212300              4,489      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.70%)
    48.921700365        102,463,850      mem_inst_retired.any                                          (31.69%)
    48.921700365         45,756,826      branch-instructions                                           (31.69%)
    48.921700365            207,705      branch-misses             #    0.45% of all branches          (31.69%)
    48.921700365        161,960,188      instructions              #    1.24  insn per cycle           (39.61%)
    48.921700365        130,592,734      cycles                                                        (39.61%)
    48.921700365          2,874,624      L1-icache-load-misses                                         (39.61%)
    48.921700365         70,444,889      L1-dcache-loads                                               (41.43%)
    48.921700365          1,385,820      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.54%)
    48.921700365            138,653      L2-loads                                                      (36.62%)
    48.921700365              7,716      L2-load-misses            #    5.37% of all LL-cache accesses  (36.62%)
    48.921700365            148,852      LLC-loads                                                     (34.82%)
    48.921700365              7,106      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.69%)
    48.972171811         90,615,732      mem_inst_retired.any                                          (31.70%)
    48.972171811         52,217,919      branch-instructions                                           (31.70%)
    48.972171811            265,566      branch-misses             #    0.51% of all branches          (31.70%)
    48.972171811        211,982,274      instructions              #    1.62  insn per cycle           (39.63%)
    48.972171811        130,495,376      cycles                                                        (39.63%)
    48.972171811          2,533,644      L1-icache-load-misses                                         (39.63%)
    48.972171811         63,242,153      L1-dcache-loads                                               (39.63%)
    48.972171811          1,465,136      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.44%)
    48.972171811            187,571      L2-loads                                                      (36.59%)
    48.972171811              4,506      L2-load-misses            #    2.44% of all LL-cache accesses  (36.59%)
    48.972171811            182,378      LLC-loads                                                     (36.59%)
    48.972171811              2,270      LLC-load-misses           #    1.23% of all LL-cache accesses  (31.80%)
    49.022508475         79,195,584      mem_inst_retired.any                                          (31.79%)
    49.022508475         40,874,747      branch-instructions                                           (31.79%)
    49.022508475            251,446      branch-misses             #    0.62% of all branches          (31.77%)
    49.022508475        210,346,249      instructions              #    1.62  insn per cycle           (39.72%)
    49.022508475        130,149,620      cycles                                                        (39.72%)
    49.022508475          2,120,717      L1-icache-load-misses                                         (39.72%)
    49.022508475         66,734,960      L1-dcache-loads                                               (39.72%)
    49.022508475          1,240,343      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.73%)
    49.022508475            164,550      L2-loads                                                      (36.44%)
    49.022508475              7,136      L2-load-misses            #    4.16% of all LL-cache accesses  (36.45%)
    49.022508475            178,329      LLC-loads                                                     (36.45%)
    49.022508475              7,599      LLC-load-misses           #    4.43% of all LL-cache accesses  (36.45%)
    49.072903533         97,759,434      mem_inst_retired.any                                          (33.27%)
    49.072903533         42,253,184      branch-instructions                                           (31.75%)
    49.072903533            225,464      branch-misses             #    0.53% of all branches          (31.75%)
    49.072903533        200,713,467      instructions              #    1.54  insn per cycle           (39.68%)
    49.072903533        130,313,183      cycles                                                        (39.68%)
    49.072903533          2,121,497      L1-icache-load-misses                                         (39.68%)
    49.072903533         71,159,999      L1-dcache-loads                                               (39.68%)
    49.072903533          1,459,453      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.69%)
    49.072903533            204,325      L2-loads                                                      (34.96%)
    49.072903533              4,175      L2-load-misses            #    2.23% of all LL-cache accesses  (36.50%)
    49.072903533            170,178      LLC-loads                                                     (36.49%)
    49.072903533              5,458      LLC-load-misses           #    2.91% of all LL-cache accesses  (36.49%)
    49.123408237        117,173,703      mem_inst_retired.any                                          (36.64%)
    49.123408237         54,889,430      branch-instructions                                           (31.68%)
    49.123408237            250,784      branch-misses             #    0.46% of all branches          (31.67%)
    49.123408237        203,050,724      instructions              #    1.55  insn per cycle           (39.59%)
    49.123408237        130,629,556      cycles                                                        (39.59%)
    49.123408237          2,662,987      L1-icache-load-misses                                         (39.60%)
    49.123408237         57,768,364      L1-dcache-loads                                               (39.60%)
    49.123408237          1,785,851      L1-dcache-load-misses     #    3.09% of all L1-dcache accesses  (39.60%)
    49.123408237            168,348      L2-loads                                                      (31.68%)
    49.123408237              5,848      L2-load-misses            #    3.77% of all LL-cache accesses  (36.64%)
    49.123408237            141,538      LLC-loads                                                     (36.65%)
    49.123408237              6,926      LLC-load-misses           #    4.47% of all LL-cache accesses  (36.64%)
    49.173741503         98,284,804      mem_inst_retired.any                                          (36.42%)
    49.173741503         48,397,718      branch-instructions                                           (34.99%)
    49.173741503            263,160      branch-misses             #    0.54% of all branches          (31.79%)
    49.173741503        222,873,594      instructions              #    1.71  insn per cycle           (39.73%)
    49.173741503        130,118,432      cycles                                                        (39.73%)
    49.173741503          2,251,088      L1-icache-load-misses                                         (39.73%)
    49.173741503         66,306,763      L1-dcache-loads                                               (39.73%)
    49.173741503          1,311,274      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.74%)
    49.173741503            169,158      L2-loads                                                      (31.80%)
    49.173741503              8,095      L2-load-misses            #    5.04% of all LL-cache accesses  (33.22%)
    49.173741503            151,996      LLC-loads                                                     (36.42%)
    49.173741503              7,360      LLC-load-misses           #    4.58% of all LL-cache accesses  (36.42%)
#           time             counts unit events
    49.224208372         87,609,884      mem_inst_retired.any                                          (36.59%)
    49.224208372         44,032,727      branch-instructions                                           (36.58%)
    49.224208372            241,614      branch-misses             #    0.55% of all branches          (31.85%)
    49.224208372        187,463,184      instructions              #    1.44  insn per cycle           (39.78%)
    49.224208372        130,522,882      cycles                                                        (39.63%)
    49.224208372          2,724,720      L1-icache-load-misses                                         (39.63%)
    49.224208372         67,231,312      L1-dcache-loads                                               (39.63%)
    49.224208372          1,360,500      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.63%)
    49.224208372            173,438      L2-loads                                                      (31.71%)
    49.224208372              2,112      L2-load-misses            #    1.14% of all LL-cache accesses  (31.71%)
    49.224208372            195,841      LLC-loads                                                     (36.42%)
    49.224208372              2,555      LLC-load-misses           #    1.38% of all LL-cache accesses  (36.59%)
    49.274548086        123,567,303      mem_inst_retired.any                                          (36.43%)
    49.274548086         61,131,566      branch-instructions                                           (36.43%)
    49.274548086            266,629      branch-misses             #    0.44% of all branches          (36.43%)
    49.274548086        225,140,946      instructions              #    1.73  insn per cycle           (44.38%)
    49.274548086        130,208,896      cycles                                                        (39.72%)
    49.274548086          2,455,974      L1-icache-load-misses                                         (39.73%)
    49.274548086         59,268,696      L1-dcache-loads                                               (39.73%)
    49.274548086          1,817,468      L1-dcache-load-misses     #    3.07% of all L1-dcache accesses  (39.73%)
    49.274548086            209,309      L2-loads                                                      (31.79%)
    49.274548086              5,583      L2-load-misses            #    2.73% of all LL-cache accesses  (31.79%)
    49.274548086            200,079      LLC-loads                                                     (31.79%)
    49.274548086             10,604      LLC-load-misses           #    5.18% of all LL-cache accesses  (36.44%)
    49.325003443        112,633,531      mem_inst_retired.any                                          (36.57%)
    49.325003443         53,843,392      branch-instructions                                           (36.57%)
    49.325003443            249,284      branch-misses             #    0.46% of all branches          (36.57%)
    49.325003443        207,016,446      instructions              #    1.59  insn per cycle           (44.50%)
    49.325003443        130,455,188      cycles                                                        (41.37%)
    49.325003443          2,317,428      L1-icache-load-misses                                         (39.64%)
    49.325003443         72,943,416      L1-dcache-loads                                               (39.64%)
    49.325003443          1,360,708      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.64%)
    49.325003443            147,182      L2-loads                                                      (31.71%)
    49.325003443              5,135      L2-load-misses            #    3.15% of all LL-cache accesses  (31.72%)
    49.325003443            178,544      LLC-loads                                                     (31.71%)
    49.325003443             11,772      LLC-load-misses           #    7.23% of all LL-cache accesses  (34.83%)
    49.375337111         82,246,149      mem_inst_retired.any                                          (36.43%)
    49.375337111         41,278,240      branch-instructions                                           (36.43%)
    49.375337111            238,780      branch-misses             #    0.58% of all branches          (36.44%)
    49.375337111        172,787,786      instructions              #    1.33  insn per cycle           (44.38%)
    49.375337111        130,204,518      cycles                                                        (44.39%)
    49.375337111          2,371,140      L1-icache-load-misses                                         (39.73%)
    49.375337111         61,928,186      L1-dcache-loads                                               (39.73%)
    49.375337111          1,592,412      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.72%)
    49.375337111            168,185      L2-loads                                                      (31.77%)
    49.375337111              6,894      L2-load-misses            #    4.14% of all LL-cache accesses  (31.78%)
    49.375337111            164,896      LLC-loads                                                     (31.78%)
    49.375337111              8,936      LLC-load-misses           #    5.37% of all LL-cache accesses  (31.78%)
    49.425796683         87,105,168      mem_inst_retired.any                                          (33.30%)
    49.425796683         39,085,541      branch-instructions                                           (36.58%)
    49.425796683            232,823      branch-misses             #    0.60% of all branches          (36.58%)
    49.425796683        163,556,144      instructions              #    1.25  insn per cycle           (44.51%)
    49.425796683        130,467,062      cycles                                                        (44.51%)
    49.425796683          2,583,076      L1-icache-load-misses                                         (42.95%)
    49.425796683         53,262,592      L1-dcache-loads                                               (39.63%)
    49.425796683          1,482,715      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.63%)
    49.425796683            189,215      L2-loads                                                      (31.70%)
    49.425796683              9,867      L2-load-misses            #    6.23% of all LL-cache accesses  (31.71%)
    49.425796683            127,711      LLC-loads                                                     (31.71%)
    49.425796683              5,732      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.71%)
    49.476332590        132,945,510      mem_inst_retired.any                                          (31.66%)
    49.476332590         59,964,580      branch-instructions                                           (36.29%)
    49.476332590            281,813      branch-misses             #    0.47% of all branches          (36.67%)
    49.476332590        252,130,906      instructions              #    1.93  insn per cycle           (44.58%)
    49.476332590        130,599,877      cycles                                                        (44.58%)
    49.476332590          2,143,301      L1-icache-load-misses                                         (44.58%)
    49.476332590         75,501,181      L1-dcache-loads                                               (39.98%)
    49.476332590          1,252,465      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.58%)
    49.476332590            146,200      L2-loads                                                      (31.67%)
    49.476332590              9,109      L2-load-misses            #    6.65% of all LL-cache accesses  (31.67%)
    49.476332590            127,645      LLC-loads                                                     (31.67%)
    49.476332590             11,492      LLC-load-misses           #    8.39% of all LL-cache accesses  (31.67%)
    49.526820495         84,631,867      mem_inst_retired.any                                          (31.69%)
    49.526820495         48,786,847      branch-instructions                                           (31.69%)
    49.526820495            256,297      branch-misses             #    0.53% of all branches          (36.62%)
    49.526820495        198,881,012      instructions              #    1.52  insn per cycle           (44.54%)
    49.526820495        130,610,289      cycles                                                        (44.54%)
    49.526820495          2,758,429      L1-icache-load-misses                                         (44.54%)
    49.526820495         62,820,195      L1-dcache-loads                                               (44.55%)
    49.526820495          1,319,360      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.61%)
    49.526820495            129,887      L2-loads                                                      (31.69%)
    49.526820495              6,342      L2-load-misses            #    4.88% of all LL-cache accesses  (31.69%)
    49.526820495            130,286      LLC-loads                                                     (31.69%)
    49.526820495              3,326      LLC-load-misses           #    2.56% of all LL-cache accesses  (31.69%)
    49.577302940         80,208,842      mem_inst_retired.any                                          (31.69%)
    49.577302940         41,391,413      branch-instructions                                           (31.69%)
    49.577302940            231,607      branch-misses             #    0.56% of all branches          (34.30%)
    49.577302940        171,049,037      instructions              #    1.31  insn per cycle           (44.53%)
    49.577302940        130,496,935      cycles                                                        (44.53%)
    49.577302940          2,799,547      L1-icache-load-misses                                         (44.53%)
    49.577302940         56,501,437      L1-dcache-loads                                               (44.53%)
    49.577302940          1,610,610      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (41.95%)
    49.577302940            231,532      L2-loads                                                      (31.71%)
    49.577302940             11,005      L2-load-misses            #    4.72% of all LL-cache accesses  (31.70%)
    49.577302940            235,137      LLC-loads                                                     (31.70%)
    49.577302940              8,607      LLC-load-misses           #    3.69% of all LL-cache accesses  (31.69%)
    49.627770944        103,192,552      mem_inst_retired.any                                          (31.69%)
    49.627770944         55,361,554      branch-instructions                                           (31.69%)
    49.627770944            265,197      branch-misses             #    0.48% of all branches          (31.68%)
    49.627770944        209,883,727      instructions              #    1.61  insn per cycle           (44.51%)
    49.627770944        130,527,132      cycles                                                        (44.51%)
    49.627770944          2,797,675      L1-icache-load-misses                                         (44.53%)
    49.627770944         67,219,725      L1-dcache-loads                                               (44.53%)
    49.627770944          1,359,001      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (44.53%)
    49.627770944            137,619      L2-loads                                                      (31.71%)
    49.627770944              7,124      L2-load-misses            #    5.00% of all LL-cache accesses  (31.71%)
    49.627770944            147,092      LLC-loads                                                     (31.71%)
    49.627770944              8,729      LLC-load-misses           #    6.13% of all LL-cache accesses  (31.71%)
    49.678233991         92,956,425      mem_inst_retired.any                                          (31.71%)
    49.678233991         50,256,014      branch-instructions                                           (31.71%)
    49.678233991            251,366      branch-misses             #    0.50% of all branches          (31.70%)
    49.678233991        195,348,982      instructions              #    1.50  insn per cycle           (40.35%)
    49.678233991        130,460,614      cycles                                                        (44.51%)
    49.678233991          2,664,063      L1-icache-load-misses                                         (44.51%)
    49.678233991         59,289,343      L1-dcache-loads                                               (44.52%)
    49.678233991          1,460,319      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (44.52%)
    49.678233991            190,784      L2-loads                                                      (31.70%)
    49.678233991              6,617      L2-load-misses            #    3.55% of all LL-cache accesses  (31.70%)
    49.678233991            181,727      LLC-loads                                                     (31.70%)
    49.678233991              6,903      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.71%)
    49.728711898         79,792,358      mem_inst_retired.any                                          (31.70%)
    49.728711898         42,937,932      branch-instructions                                           (31.70%)
    49.728711898            242,094      branch-misses             #    0.56% of all branches          (31.70%)
    49.728711898        179,107,008      instructions              #    1.37  insn per cycle           (39.62%)
    49.728711898        130,495,415      cycles                                                        (43.37%)
    49.728711898          2,106,101      L1-icache-load-misses                                         (44.52%)
    49.728711898         62,041,587      L1-dcache-loads                                               (44.52%)
    49.728711898          1,534,121      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (44.52%)
    49.728711898            150,457      L2-loads                                                      (32.87%)
    49.728711898              8,626      L2-load-misses            #    5.49% of all LL-cache accesses  (31.70%)
    49.728711898            163,543      LLC-loads                                                     (31.70%)
    49.728711898              5,292      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.70%)
    49.779199498        102,764,100      mem_inst_retired.any                                          (31.69%)
    49.779199498         44,927,446      branch-instructions                                           (31.69%)
    49.779199498            214,707      branch-misses             #    0.48% of all branches          (31.69%)
    49.779199498        175,005,548      instructions              #    1.34  insn per cycle           (39.61%)
    49.779199498        130,584,961      cycles                                                        (39.61%)
    49.779199498          2,373,146      L1-icache-load-misses                                         (44.54%)
    49.779199498         69,481,879      L1-dcache-loads                                               (44.54%)
    49.779199498          1,482,207      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (44.54%)
    49.779199498            180,364      L2-loads                                                      (36.62%)
    49.779199498              7,755      L2-load-misses            #    4.93% of all LL-cache accesses  (31.69%)
    49.779199498            134,320      LLC-loads                                                     (31.69%)
    49.779199498             10,406      LLC-load-misses           #    6.61% of all LL-cache accesses  (31.69%)
    49.829535652        108,125,156      mem_inst_retired.any                                          (31.79%)
    49.829535652         53,045,768      branch-instructions                                           (31.79%)
    49.829535652            244,587      branch-misses             #    0.46% of all branches          (31.78%)
    49.829535652        197,529,700      instructions              #    1.52  insn per cycle           (39.72%)
    49.829535652        130,142,682      cycles                                                        (39.73%)
    49.829535652          2,589,376      L1-icache-load-misses                                         (41.58%)
    49.829535652         65,773,412      L1-dcache-loads                                               (44.37%)
    49.829535652          1,325,413      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (44.37%)
    49.829535652            166,703      L2-loads                                                      (36.43%)
    49.829535652              6,520      L2-load-misses            #    3.58% of all LL-cache accesses  (34.60%)
    49.829535652            197,205      LLC-loads                                                     (31.79%)
    49.829535652              6,458      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.79%)
    49.879982552        102,991,312      mem_inst_retired.any                                          (31.71%)
    49.879982552         53,549,723      branch-instructions                                           (31.71%)
    49.879982552            259,757      branch-misses             #    0.49% of all branches          (31.71%)
    49.879982552        211,771,164      instructions              #    1.62  insn per cycle           (39.64%)
    49.879982552        130,459,601      cycles                                                        (39.64%)
    49.879982552          2,320,530      L1-icache-load-misses                                         (39.64%)
    49.879982552         72,061,717      L1-dcache-loads                                               (44.50%)
    49.879982552          1,265,096      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.50%)
    49.879982552            139,085      L2-loads                                                      (36.57%)
    49.879982552              6,412      L2-load-misses            #    4.22% of all LL-cache accesses  (36.57%)
    49.879982552            164,452      LLC-loads                                                     (31.72%)
    49.879982552              7,156      LLC-load-misses           #    4.72% of all LL-cache accesses  (31.72%)
    49.930436719        108,337,422      mem_inst_retired.any                                          (31.72%)
    49.930436719         54,888,908      branch-instructions                                           (31.71%)
    49.930436719            247,883      branch-misses             #    0.45% of all branches          (31.71%)
    49.930436719        205,528,081      instructions              #    1.58  insn per cycle           (39.64%)
    49.930436719        130,482,422      cycles                                                        (39.64%)
    49.930436719          2,433,644      L1-icache-load-misses                                         (39.64%)
    49.930436719         68,596,506      L1-dcache-loads                                               (39.93%)
    49.930436719          1,398,403      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.49%)
    49.930436719            177,353      L2-loads                                                      (36.57%)
    49.930436719              5,905      L2-load-misses            #    3.42% of all LL-cache accesses  (36.57%)
    49.930436719            168,275      LLC-loads                                                     (36.31%)
    49.930436719              8,943      LLC-load-misses           #    5.17% of all LL-cache accesses  (31.72%)
    49.980907426        108,252,115      mem_inst_retired.any                                          (31.71%)
    49.980907426         53,928,312      branch-instructions                                           (31.70%)
    49.980907426            300,029      branch-misses             #    0.56% of all branches          (31.70%)
    49.980907426        210,207,999      instructions              #    1.61  insn per cycle           (39.62%)
    49.980907426        130,524,578      cycles                                                        (39.63%)
    49.980907426          1,725,941      L1-icache-load-misses                                         (39.63%)
    49.980907426         61,088,084      L1-dcache-loads                                               (39.63%)
    49.980907426          1,927,634      L1-dcache-load-misses     #    3.16% of all L1-dcache accesses  (42.98%)
    49.980907426            191,541      L2-loads                                                      (36.59%)
    49.980907426              5,091      L2-load-misses            #    2.72% of all LL-cache accesses  (36.59%)
    49.980907426            183,149      LLC-loads                                                     (36.60%)
    49.980907426              4,061      LLC-load-misses           #    2.17% of all LL-cache accesses  (33.27%)
    50.031358177        104,088,577      mem_inst_retired.any                                          (31.71%)
    50.031358177         55,010,565      branch-instructions                                           (31.71%)
    50.031358177            253,078      branch-misses             #    0.46% of all branches          (31.71%)
    50.031358177        210,096,138      instructions              #    1.61  insn per cycle           (39.64%)
    50.031358177        130,478,657      cycles                                                        (39.64%)
    50.031358177          2,978,712      L1-icache-load-misses                                         (39.64%)
    50.031358177         56,677,390      L1-dcache-loads                                               (39.64%)
    50.031358177          1,502,299      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.64%)
    50.031358177            169,614      L2-loads                                                      (36.57%)
    50.031358177              8,311      L2-load-misses            #    4.65% of all LL-cache accesses  (36.57%)
    50.031358177            187,528      LLC-loads                                                     (36.57%)
    50.031358177              7,892      LLC-load-misses           #    4.42% of all LL-cache accesses  (36.58%)
    50.081812815         89,628,669      mem_inst_retired.any                                          (35.03%)
    50.081812815         43,798,147      branch-instructions                                           (31.72%)
    50.081812815            246,518      branch-misses             #    0.56% of all branches          (31.71%)
    50.081812815        206,610,437      instructions              #    1.58  insn per cycle           (39.64%)
    50.081812815        130,470,503      cycles                                                        (39.64%)
    50.081812815          2,501,055      L1-icache-load-misses                                         (39.64%)
    50.081812815         64,514,412      L1-dcache-loads                                               (39.64%)
    50.081812815          1,362,855      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.64%)
    50.081812815            168,687      L2-loads                                                      (33.24%)
    50.081812815              6,305      L2-load-misses            #    3.78% of all LL-cache accesses  (36.57%)
    50.081812815            164,642      LLC-loads                                                     (36.57%)
    50.081812815              4,353      LLC-load-misses           #    2.61% of all LL-cache accesses  (36.57%)
    50.132150411         98,616,019      mem_inst_retired.any                                          (36.43%)
    50.132150411         42,906,351      branch-instructions                                           (31.82%)
    50.132150411            245,515      branch-misses             #    0.57% of all branches          (31.78%)
    50.132150411        211,146,059      instructions              #    1.62  insn per cycle           (39.73%)
    50.132150411        130,182,943      cycles                                                        (39.73%)
    50.132150411          2,315,948      L1-icache-load-misses                                         (39.73%)
    50.132150411         70,197,729      L1-dcache-loads                                               (39.73%)
    50.132150411          1,300,330      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.73%)
    50.132150411            180,507      L2-loads                                                      (31.79%)
    50.132150411              6,551      L2-load-misses            #    3.98% of all LL-cache accesses  (36.39%)
    50.132150411            148,767      LLC-loads                                                     (36.43%)
    50.132150411              7,869      LLC-load-misses           #    4.78% of all LL-cache accesses  (36.43%)
    50.182599145         94,091,996      mem_inst_retired.any                                          (36.58%)
    50.182599145         44,322,182      branch-instructions                                           (36.57%)
    50.182599145            245,098      branch-misses             #    0.55% of all branches          (31.71%)
    50.182599145        207,481,162      instructions              #    1.59  insn per cycle           (39.64%)
    50.182599145        130,426,311      cycles                                                        (39.64%)
    50.182599145          2,340,803      L1-icache-load-misses                                         (39.64%)
    50.182599145         65,138,478      L1-dcache-loads                                               (39.65%)
    50.182599145          1,234,947      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.65%)
    50.182599145            176,001      L2-loads                                                      (31.71%)
    50.182599145              7,561      L2-load-misses            #    4.81% of all LL-cache accesses  (31.71%)
    50.182599145            138,165      LLC-loads                                                     (36.57%)
    50.182599145              6,133      LLC-load-misses           #    3.90% of all LL-cache accesses  (36.57%)
    50.233087340         93,691,552      mem_inst_retired.any                                          (36.62%)
    50.233087340         47,508,613      branch-instructions                                           (36.61%)
    50.233087340            244,716      branch-misses             #    0.52% of all branches          (33.58%)
    50.233087340        208,332,075      instructions              #    1.60  insn per cycle           (41.51%)
    50.233087340        130,561,414      cycles                                                        (39.61%)
    50.233087340          2,344,565      L1-icache-load-misses                                         (39.61%)
    50.233087340         68,623,045      L1-dcache-loads                                               (39.61%)
    50.233087340          1,235,925      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.61%)
    50.233087340            150,587      L2-loads                                                      (31.69%)
    50.233087340              7,565      L2-load-misses            #    4.69% of all LL-cache accesses  (31.70%)
    50.233087340            172,004      LLC-loads                                                     (34.71%)
    50.233087340              8,515      LLC-load-misses           #    5.28% of all LL-cache accesses  (36.62%)
    50.283412937         94,250,451      mem_inst_retired.any                                          (36.42%)
    50.283412937         46,727,397      branch-instructions                                           (36.42%)
    50.283412937            219,819      branch-misses             #    0.47% of all branches          (36.42%)
    50.283412937        184,353,582      instructions              #    1.42  insn per cycle           (44.37%)
    50.283412937        130,142,375      cycles                                                        (39.73%)
    50.283412937          2,590,952      L1-icache-load-misses                                         (39.74%)
    50.283412937         68,020,049      L1-dcache-loads                                               (39.74%)
    50.283412937          1,291,181      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.74%)
    50.283412937            146,846      L2-loads                                                      (31.79%)
    50.283412937              5,114      L2-load-misses            #    3.05% of all LL-cache accesses  (31.79%)
    50.283412937            188,237      LLC-loads                                                     (31.79%)
    50.283412937              7,162      LLC-load-misses           #    4.27% of all LL-cache accesses  (36.42%)
    50.333738864         77,950,577      mem_inst_retired.any                                          (36.42%)
    50.333738864         39,225,251      branch-instructions                                           (36.42%)
    50.333738864            230,070      branch-misses             #    0.59% of all branches          (36.42%)
    50.333738864        165,876,679      instructions              #    1.28  insn per cycle           (44.36%)
    50.333738864        130,074,671      cycles                                                        (42.94%)
    50.333738864          2,814,461      L1-icache-load-misses                                         (39.73%)
    50.333738864         61,358,298      L1-dcache-loads                                               (39.74%)
    50.333738864          1,272,846      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.73%)
    50.333738864            117,840      L2-loads                                                      (31.79%)
    50.333738864              8,889      L2-load-misses            #    8.33% of all LL-cache accesses  (31.79%)
    50.333738864             95,587      LLC-loads                                                     (31.79%)
    50.333738864              5,881      LLC-load-misses           #    5.51% of all LL-cache accesses  (33.20%)
    50.384161439         92,086,281      mem_inst_retired.any                                          (36.49%)
    50.384161439         52,220,234      branch-instructions                                           (36.53%)
    50.384161439            258,523      branch-misses             #    0.50% of all branches          (36.52%)
    50.384161439        220,092,234      instructions              #    1.69  insn per cycle           (44.45%)
    50.384161439        130,335,448      cycles                                                        (44.46%)
    50.384161439          2,355,625      L1-icache-load-misses                                         (39.73%)
    50.384161439         66,592,022      L1-dcache-loads                                               (39.67%)
    50.384161439          1,228,775      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.67%)
    50.384161439            111,146      L2-loads                                                      (31.74%)
    50.384161439              8,087      L2-load-misses            #    7.32% of all LL-cache accesses  (31.74%)
    50.384161439            109,686      LLC-loads                                                     (31.74%)
    50.384161439              2,977      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.74%)
    50.434513633         86,739,155      mem_inst_retired.any                                          (31.78%)
    50.434513633         53,409,072      branch-instructions                                           (36.45%)
    50.434513633            267,926      branch-misses             #    0.50% of all branches          (36.45%)
    50.434513633        217,552,887      instructions              #    1.67  insn per cycle           (44.39%)
    50.434513633        130,186,078      cycles                                                        (44.39%)
    50.434513633          2,273,432      L1-icache-load-misses                                         (44.39%)
    50.434513633         58,185,586      L1-dcache-loads                                               (39.72%)
    50.434513633          1,312,805      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.72%)
    50.434513633            159,383      L2-loads                                                      (31.78%)
    50.434513633              7,483      L2-load-misses            #    4.99% of all LL-cache accesses  (31.78%)
    50.434513633            140,502      LLC-loads                                                     (31.78%)
    50.434513633              4,550      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    50.484837312         78,273,670      mem_inst_retired.any                                          (31.80%)
    50.484837312         43,200,772      branch-instructions                                           (35.03%)
    50.484837312            235,324      branch-misses             #    0.54% of all branches          (36.41%)
    50.484837312        191,782,722      instructions              #    1.47  insn per cycle           (44.35%)
    50.484837312        130,081,863      cycles                                                        (44.36%)
    50.484837312          2,154,978      L1-icache-load-misses                                         (44.36%)
    50.484837312         66,168,429      L1-dcache-loads                                               (41.16%)
    50.484837312          1,538,958      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (39.74%)
    50.484837312            153,917      L2-loads                                                      (31.80%)
    50.484837312             11,487      L2-load-misses            #    8.15% of all LL-cache accesses  (31.79%)
    50.484837312            128,071      LLC-loads                                                     (31.79%)
    50.484837312              7,155      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.80%)
    50.535170705        108,263,290      mem_inst_retired.any                                          (31.78%)
    50.535170705         46,971,396      branch-instructions                                           (31.78%)
    50.535170705            218,210      branch-misses             #    0.46% of all branches          (36.43%)
    50.535170705        165,559,677      instructions              #    1.27  insn per cycle           (44.37%)
    50.535170705        130,188,314      cycles                                                        (44.37%)
    50.535170705          2,795,628      L1-icache-load-misses                                         (44.37%)
    50.535170705         55,111,106      L1-dcache-loads                                               (44.37%)
    50.535170705          1,412,100      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (39.73%)
    50.535170705            132,147      L2-loads                                                      (31.79%)
    50.535170705              7,156      L2-load-misses            #    5.44% of all LL-cache accesses  (31.79%)
    50.535170705            130,860      LLC-loads                                                     (31.79%)
    50.535170705              6,543      LLC-load-misses           #    4.98% of all LL-cache accesses  (31.79%)
    50.585647785         84,612,920      mem_inst_retired.any                                          (31.69%)
    50.585647785         40,757,374      branch-instructions                                           (31.69%)
    50.585647785            216,833      branch-misses             #    0.53% of all branches          (33.61%)
    50.585647785        175,362,638      instructions              #    1.34  insn per cycle           (44.53%)
    50.585647785        130,457,416      cycles                                                        (44.52%)
    50.585647785          2,547,900      L1-icache-load-misses                                         (44.52%)
    50.585647785         67,207,257      L1-dcache-loads                                               (44.52%)
    50.585647785          1,246,627      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (42.64%)
    50.585647785            150,968      L2-loads                                                      (31.71%)
    50.585647785              5,333      L2-load-misses            #    2.99% of all LL-cache accesses  (31.71%)
    50.585647785            205,335      LLC-loads                                                     (31.70%)
    50.585647785              5,915      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.70%)
    50.636122780        104,711,722      mem_inst_retired.any                                          (31.71%)
    50.636122780         57,431,211      branch-instructions                                           (31.71%)
    50.636122780            245,344      branch-misses             #    0.43% of all branches          (31.70%)
    50.636122780        214,827,169      instructions              #    1.65  insn per cycle           (44.54%)
    50.636122780        130,563,785      cycles                                                        (44.54%)
    50.636122780          2,436,209      L1-icache-load-misses                                         (44.54%)
    50.636122780         68,284,724      L1-dcache-loads                                               (44.55%)
    50.636122780          1,295,599      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.55%)
    50.636122780            123,150      L2-loads                                                      (31.67%)
    50.636122780              4,237      L2-load-misses            #    3.09% of all LL-cache accesses  (31.67%)
    50.636122780            151,352      LLC-loads                                                     (31.67%)
    50.636122780              4,931      LLC-load-misses           #    3.59% of all LL-cache accesses  (31.67%)
    50.686615847        100,345,562      mem_inst_retired.any                                          (31.74%)
    50.686615847         43,066,758      branch-instructions                                           (31.75%)
    50.686615847            241,399      branch-misses             #    0.56% of all branches          (31.74%)
    50.686615847        211,822,054      instructions              #    1.63  insn per cycle           (39.70%)
    50.686615847        130,150,468      cycles                                                        (44.40%)
    50.686615847          2,581,324      L1-icache-load-misses                                         (44.42%)
    50.686615847         66,694,060      L1-dcache-loads                                               (44.41%)
    50.686615847          1,338,012      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.41%)
    50.686615847            150,080      L2-loads                                                      (31.78%)
    50.686615847              4,059      L2-load-misses            #    2.87% of all LL-cache accesses  (31.78%)
    50.686615847            132,736      LLC-loads                                                     (31.78%)
    50.686615847              9,293      LLC-load-misses           #    6.57% of all LL-cache accesses  (31.78%)
    50.737080332         98,257,992      mem_inst_retired.any                                          (31.70%)
    50.737080332         45,140,557      branch-instructions                                           (31.70%)
    50.737080332            218,934      branch-misses             #    0.49% of all branches          (31.70%)
    50.737080332        165,735,172      instructions              #    1.27  insn per cycle           (39.63%)
    50.737080332        130,524,236      cycles                                                        (42.64%)
    50.737080332          2,363,106      L1-icache-load-misses                                         (44.52%)
    50.737080332         56,431,340      L1-dcache-loads                                               (44.52%)
    50.737080332          1,437,118      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (44.52%)
    50.737080332            152,446      L2-loads                                                      (33.61%)
    50.737080332              6,566      L2-load-misses            #    4.04% of all LL-cache accesses  (31.71%)
    50.737080332            172,425      LLC-loads                                                     (31.70%)
    50.737080332             11,384      LLC-load-misses           #    7.01% of all LL-cache accesses  (31.70%)
    50.787511603         86,601,956      mem_inst_retired.any                                          (31.73%)
    50.787511603         38,729,534      branch-instructions                                           (31.72%)
    50.787511603            208,009      branch-misses             #    0.54% of all branches          (31.72%)
    50.787511603        156,124,864      instructions              #    1.20  insn per cycle           (39.65%)
    50.787511603        130,392,356      cycles                                                        (39.66%)
    50.787511603          3,289,324      L1-icache-load-misses                                         (44.48%)
    50.787511603         56,223,692      L1-dcache-loads                                               (44.48%)
    50.787511603          1,485,926      L1-dcache-load-misses     #    2.64% of all L1-dcache accesses  (44.48%)
    50.787511603            180,103      L2-loads                                                      (36.55%)
    50.787511603              9,288      L2-load-misses            #    5.44% of all LL-cache accesses  (31.73%)
    50.787511603            161,224      LLC-loads                                                     (31.73%)
    50.787511603             11,413      LLC-load-misses           #    6.69% of all LL-cache accesses  (31.73%)
    50.837970722         99,856,924      mem_inst_retired.any                                          (31.71%)
    50.837970722         42,953,639      branch-instructions                                           (31.71%)
    50.837970722            216,901      branch-misses             #    0.50% of all branches          (31.71%)
    50.837970722        169,573,518      instructions              #    1.30  insn per cycle           (39.64%)
    50.837970722        130,511,595      cycles                                                        (39.64%)
    50.837970722          2,681,815      L1-icache-load-misses                                         (40.86%)
    50.837970722         69,337,670      L1-dcache-loads                                               (44.50%)
    50.837970722          1,492,711      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.51%)
    50.837970722            199,637      L2-loads                                                      (36.57%)
    50.837970722              8,257      L2-load-misses            #    4.22% of all LL-cache accesses  (35.37%)
    50.837970722            191,905      LLC-loads                                                     (31.72%)
    50.837970722             13,327      LLC-load-misses           #    6.81% of all LL-cache accesses  (31.71%)
    50.888342024         82,096,749      mem_inst_retired.any                                          (31.76%)
    50.888342024         47,215,723      branch-instructions                                           (31.77%)
    50.888342024            269,248      branch-misses             #    0.57% of all branches          (31.77%)
    50.888342024        232,473,475      instructions              #    1.78  insn per cycle           (39.71%)
    50.888342024        130,261,924      cycles                                                        (39.71%)
    50.888342024          2,081,983      L1-icache-load-misses                                         (39.71%)
    50.888342024         66,932,693      L1-dcache-loads                                               (44.00%)
    50.888342024          1,291,558      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (44.41%)
    50.888342024            179,612      L2-loads                                                      (36.47%)
    50.888342024              9,780      L2-load-misses            #    6.13% of all LL-cache accesses  (36.47%)
    50.888342024            139,536      LLC-loads                                                     (32.20%)
    50.888342024              6,101      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.76%)
    50.938800114         82,511,898      mem_inst_retired.any                                          (31.71%)
    50.938800114         41,875,008      branch-instructions                                           (31.71%)
    50.938800114            239,303      branch-misses             #    0.57% of all branches          (31.71%)
    50.938800114        206,977,880      instructions              #    1.59  insn per cycle           (39.63%)
    50.938800114        130,449,006      cycles                                                        (39.63%)
    50.938800114          2,065,905      L1-icache-load-misses                                         (39.63%)
    50.938800114         68,010,105      L1-dcache-loads                                               (39.64%)
    50.938800114          1,278,812      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.51%)
    50.938800114            148,124      L2-loads                                                      (36.59%)
    50.938800114              6,986      L2-load-misses            #    4.32% of all LL-cache accesses  (36.58%)
    50.938800114            175,671      LLC-loads                                                     (36.58%)
    50.938800114              5,749      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.71%)
    50.989150078         85,658,408      mem_inst_retired.any                                          (31.77%)
    50.989150078         43,103,539      branch-instructions                                           (31.78%)
    50.989150078            222,303      branch-misses             #    0.52% of all branches          (31.78%)
    50.989150078        175,136,626      instructions              #    1.34  insn per cycle           (39.72%)
    50.989150078        130,226,225      cycles                                                        (39.72%)
    50.989150078          2,491,645      L1-icache-load-misses                                         (39.72%)
    50.989150078         71,186,676      L1-dcache-loads                                               (39.72%)
    50.989150078          1,183,294      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (42.37%)
    50.989150078            162,420      L2-loads                                                      (36.45%)
    50.989150078              5,581      L2-load-misses            #    2.99% of all LL-cache accesses  (36.44%)
    50.989150078            210,633      LLC-loads                                                     (36.44%)
    50.989150078              7,251      LLC-load-misses           #    3.89% of all LL-cache accesses  (33.81%)
    51.039618414         85,178,460      mem_inst_retired.any                                          (31.71%)
    51.039618414         42,297,531      branch-instructions                                           (31.70%)
    51.039618414            253,298      branch-misses             #    0.60% of all branches          (31.70%)
    51.039618414        176,038,283      instructions              #    1.35  insn per cycle           (39.62%)
    51.039618414        130,480,082      cycles                                                        (39.62%)
    51.039618414          2,675,357      L1-icache-load-misses                                         (39.62%)
    51.039618414         56,019,713      L1-dcache-loads                                               (39.63%)
    51.039618414          1,302,562      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (39.64%)
    51.039618414            188,635      L2-loads                                                      (36.60%)
    51.039618414              7,530      L2-load-misses            #    4.02% of all LL-cache accesses  (36.60%)
    51.039618414            185,572      LLC-loads                                                     (36.60%)
    51.039618414              5,853      LLC-load-misses           #    3.13% of all LL-cache accesses  (36.59%)
    51.089934417         88,096,189      mem_inst_retired.any                                          (35.36%)
    51.089934417         41,956,597      branch-instructions                                           (31.80%)
    51.089934417            238,428      branch-misses             #    0.57% of all branches          (31.80%)
    51.089934417        210,975,539      instructions              #    1.62  insn per cycle           (39.75%)
    51.089934417        130,150,674      cycles                                                        (39.75%)
    51.089934417          2,126,922      L1-icache-load-misses                                         (39.75%)
    51.089934417         72,381,898      L1-dcache-loads                                               (39.75%)
    51.089934417          1,281,070      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.75%)
    51.089934417            140,034      L2-loads                                                      (32.82%)
    51.089934417              7,345      L2-load-misses            #    5.03% of all LL-cache accesses  (36.40%)
    51.089934417            152,031      LLC-loads                                                     (36.40%)
    51.089934417              8,452      LLC-load-misses           #    5.79% of all LL-cache accesses  (36.39%)
    51.140279191        100,019,793      mem_inst_retired.any                                          (36.43%)
    51.140279191         43,996,914      branch-instructions                                           (32.06%)
    51.140279191            211,419      branch-misses             #    0.48% of all branches          (31.78%)
    51.140279191        176,572,852      instructions              #    1.36  insn per cycle           (39.73%)
    51.140279191        130,152,541      cycles                                                        (39.73%)
    51.140279191          2,825,272      L1-icache-load-misses                                         (39.73%)
    51.140279191         66,795,941      L1-dcache-loads                                               (39.72%)
    51.140279191          1,389,985      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.72%)
    51.140279191            187,534      L2-loads                                                      (31.79%)
    51.140279191              6,896      L2-load-misses            #    3.84% of all LL-cache accesses  (36.15%)
    51.140279191            172,000      LLC-loads                                                     (36.44%)
    51.140279191              8,359      LLC-load-misses           #    4.65% of all LL-cache accesses  (36.44%)
    51.190669183        100,304,480      mem_inst_retired.any                                          (36.50%)
    51.190669183         51,591,812      branch-instructions                                           (36.50%)
    51.190669183            273,311      branch-misses             #    0.53% of all branches          (31.75%)
    51.190669183        183,144,489      instructions              #    1.41  insn per cycle           (39.69%)
    51.190669183        130,303,547      cycles                                                        (39.68%)
    51.190669183          2,950,611      L1-icache-load-misses                                         (39.69%)
    51.190669183         67,873,211      L1-dcache-loads                                               (39.69%)
    51.190669183          1,282,221      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.69%)
    51.190669183            116,575      L2-loads                                                      (31.75%)
    51.190669183              5,256      L2-load-misses            #    4.00% of all LL-cache accesses  (31.75%)
    51.190669183            145,965      LLC-loads                                                     (36.50%)
    51.190669183              4,243      LLC-load-misses           #    3.23% of all LL-cache accesses  (36.50%)
    51.241153187        126,692,957      mem_inst_retired.any                                          (36.61%)
    51.241153187         61,778,644      branch-instructions                                           (36.61%)
    51.241153187            267,324      branch-misses             #    0.43% of all branches          (33.71%)
    51.241153187        218,459,198      instructions              #    1.67  insn per cycle           (41.64%)
    51.241153187        130,542,809      cycles                                                        (39.61%)
    51.241153187          2,600,072      L1-icache-load-misses                                         (39.62%)
    51.241153187         61,025,477      L1-dcache-loads                                               (39.62%)
    51.241153187          1,381,964      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.62%)
    51.241153187            127,238      L2-loads                                                      (31.70%)
    51.241153187              8,136      L2-load-misses            #    6.67% of all LL-cache accesses  (31.70%)
    51.241153187            116,668      LLC-loads                                                     (34.57%)
    51.241153187              7,321      LLC-load-misses           #    6.00% of all LL-cache accesses  (36.62%)
    51.291631509         84,572,441      mem_inst_retired.any                                          (36.61%)
    51.291631509         40,980,093      branch-instructions                                           (36.61%)
    51.291631509            218,237      branch-misses             #    0.53% of all branches          (36.61%)
    51.291631509        172,968,788      instructions              #    1.32  insn per cycle           (44.54%)
    51.291631509        130,600,290      cycles                                                        (39.62%)
    51.291631509          2,710,202      L1-icache-load-misses                                         (39.62%)
    51.291631509         69,465,287      L1-dcache-loads                                               (39.62%)
    51.291631509          1,361,940      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.61%)
    51.291631509            137,909      L2-loads                                                      (31.69%)
    51.291631509              5,499      L2-load-misses            #    4.35% of all LL-cache accesses  (31.70%)
    51.291631509            114,898      LLC-loads                                                     (31.70%)
    51.291631509              5,033      LLC-load-misses           #    3.98% of all LL-cache accesses  (36.61%)
    51.342137939         96,601,937      mem_inst_retired.any                                          (36.64%)
    51.342137939         49,759,967      branch-instructions                                           (36.63%)
    51.342137939            253,542      branch-misses             #    0.51% of all branches          (36.63%)
    51.342137939        231,582,822      instructions              #    1.77  insn per cycle           (44.55%)
    51.342137939        130,612,735      cycles                                                        (43.58%)
    51.342137939          1,935,158      L1-icache-load-misses                                         (39.61%)
    51.342137939         82,357,980      L1-dcache-loads                                               (39.60%)
    51.342137939          1,231,788      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.61%)
    51.342137939            143,025      L2-loads                                                      (31.68%)
    51.342137939              5,653      L2-load-misses            #    3.43% of all LL-cache accesses  (31.68%)
    51.342137939            186,277      LLC-loads                                                     (31.68%)
    51.342137939              7,591      LLC-load-misses           #    4.61% of all LL-cache accesses  (32.64%)
    51.392454142         87,604,812      mem_inst_retired.any                                          (35.77%)
    51.392454142         44,484,500      branch-instructions                                           (36.40%)
    51.392454142            228,865      branch-misses             #    0.51% of all branches          (36.40%)
    51.392454142        200,577,510      instructions              #    1.54  insn per cycle           (44.35%)
    51.392454142        130,139,998      cycles                                                        (44.35%)
    51.392454142          2,098,194      L1-icache-load-misses                                         (40.40%)
    51.392454142         61,757,671      L1-dcache-loads                                               (39.75%)
    51.392454142          1,257,085      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.75%)
    51.392454142            183,557      L2-loads                                                      (31.80%)
    51.392454142              9,271      L2-load-misses            #    4.88% of all LL-cache accesses  (31.80%)
    51.392454142            196,196      LLC-loads                                                     (31.80%)
    51.392454142              6,186      LLC-load-misses           #    3.26% of all LL-cache accesses  (31.80%)
    51.442792084         99,665,320      mem_inst_retired.any                                          (31.75%)
    51.442792084         52,522,349      branch-instructions                                           (36.40%)
    51.442792084            248,423      branch-misses             #    0.47% of all branches          (36.40%)
    51.442792084        207,460,765      instructions              #    1.60  insn per cycle           (44.35%)
    51.442792084        129,978,920      cycles                                                        (44.35%)
    51.442792084          2,465,373      L1-icache-load-misses                                         (44.41%)
    51.442792084         59,843,527      L1-dcache-loads                                               (39.75%)
    51.442792084          1,640,505      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (39.75%)
    51.442792084            193,291      L2-loads                                                      (31.80%)
    51.442792084              6,009      L2-load-misses            #    3.12% of all LL-cache accesses  (31.80%)
    51.442792084            191,950      LLC-loads                                                     (31.80%)
    51.442792084              4,468      LLC-load-misses           #    2.32% of all LL-cache accesses  (31.80%)
    51.493259427        102,933,921      mem_inst_retired.any                                          (31.70%)
    51.493259427         50,984,737      branch-instructions                                           (34.36%)
    51.493259427            244,697      branch-misses             #    0.48% of all branches          (36.58%)
    51.493259427        199,682,036      instructions              #    1.53  insn per cycle           (44.51%)
    51.493259427        130,458,306      cycles                                                        (44.51%)
    51.493259427          2,210,908      L1-icache-load-misses                                         (44.52%)
    51.493259427         67,737,724      L1-dcache-loads                                               (41.88%)
    51.493259427          1,448,325      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.63%)
    51.493259427            117,555      L2-loads                                                      (31.71%)
    51.493259427              7,360      L2-load-misses            #    5.65% of all LL-cache accesses  (31.71%)
    51.493259427            142,965      LLC-loads                                                     (31.71%)
    51.493259427              6,439      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.71%)
    51.543595875         81,631,762      mem_inst_retired.any                                          (31.79%)
    51.543595875         40,319,631      branch-instructions                                           (31.79%)
    51.543595875            233,814      branch-misses             #    0.58% of all branches          (36.43%)
    51.543595875        183,562,083      instructions              #    1.41  insn per cycle           (44.38%)
    51.543595875        130,181,440      cycles                                                        (44.38%)
    51.543595875          2,746,158      L1-icache-load-misses                                         (44.38%)
    51.543595875         67,470,756      L1-dcache-loads                                               (44.37%)
    51.543595875          1,411,963      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.72%)
    51.543595875            146,324      L2-loads                                                      (31.78%)
    51.543595875              8,584      L2-load-misses            #    5.51% of all LL-cache accesses  (31.78%)
    51.543595875            165,528      LLC-loads                                                     (31.79%)
    51.543595875              8,280      LLC-load-misses           #    5.31% of all LL-cache accesses  (31.78%)
    51.594051697        108,031,950      mem_inst_retired.any                                          (31.71%)
    51.594051697         47,930,206      branch-instructions                                           (31.71%)
    51.594051697            208,736      branch-misses             #    0.44% of all branches          (32.77%)
    51.594051697        191,927,249      instructions              #    1.47  insn per cycle           (44.51%)
    51.594051697        130,474,447      cycles                                                        (44.51%)
    51.594051697          2,416,821      L1-icache-load-misses                                         (44.51%)
    51.594051697         63,886,180      L1-dcache-loads                                               (44.51%)
    51.594051697          1,356,101      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (43.47%)
    51.594051697            175,935      L2-loads                                                      (31.71%)
    51.594051697              8,256      L2-load-misses            #    4.74% of all LL-cache accesses  (31.71%)
    51.594051697            172,760      LLC-loads                                                     (31.71%)
    51.594051697              9,537      LLC-load-misses           #    5.47% of all LL-cache accesses  (31.71%)
    51.644552839         90,133,119      mem_inst_retired.any                                          (31.69%)
    51.644552839         45,082,999      branch-instructions                                           (31.69%)
    51.644552839            230,380      branch-misses             #    0.51% of all branches          (31.68%)
    51.644552839        183,754,419      instructions              #    1.41  insn per cycle           (43.73%)
    51.644552839        130,383,420      cycles                                                        (44.53%)
    51.644552839          2,237,024      L1-icache-load-misses                                         (44.54%)
    51.644552839         57,246,767      L1-dcache-loads                                               (44.54%)
    51.644552839          1,674,577      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (44.54%)
    51.644552839            167,618      L2-loads                                                      (31.70%)
    51.644552839              5,978      L2-load-misses            #    3.57% of all LL-cache accesses  (31.70%)
    51.644552839            166,923      LLC-loads                                                     (31.70%)
    51.644552839              9,719      LLC-load-misses           #    5.81% of all LL-cache accesses  (31.70%)
    51.695044247         86,137,706      mem_inst_retired.any                                          (31.69%)
    51.695044247         49,741,738      branch-instructions                                           (31.69%)
    51.695044247            269,720      branch-misses             #    0.54% of all branches          (31.69%)
    51.695044247        207,745,069      instructions              #    1.59  insn per cycle           (39.61%)
    51.695044247        130,574,967      cycles                                                        (44.55%)
    51.695044247          2,129,568      L1-icache-load-misses                                         (44.55%)
    51.695044247         59,241,502      L1-dcache-loads                                               (44.54%)
    51.695044247          1,871,898      L1-dcache-load-misses     #    3.16% of all L1-dcache accesses  (44.54%)
    51.695044247            212,441      L2-loads                                                      (31.68%)
    51.695044247              8,725      L2-load-misses            #    4.51% of all LL-cache accesses  (31.68%)
    51.695044247            174,745      LLC-loads                                                     (31.69%)
    51.695044247              6,048      LLC-load-misses           #    3.12% of all LL-cache accesses  (31.69%)
#           time             counts unit events
    51.745518843         83,980,561      mem_inst_retired.any                                          (31.70%)
    51.745518843         42,122,642      branch-instructions                                           (31.70%)
    51.745518843            233,653      branch-misses             #    0.55% of all branches          (31.70%)
    51.745518843        170,855,779      instructions              #    1.31  insn per cycle           (39.63%)
    51.745518843        130,515,642      cycles                                                        (41.78%)
    51.745518843          2,814,988      L1-icache-load-misses                                         (44.52%)
    51.745518843         55,872,032      L1-dcache-loads                                               (44.53%)
    51.745518843          1,733,253      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (44.53%)
    51.745518843            221,805      L2-loads                                                      (34.46%)
    51.745518843              7,117      L2-load-misses            #    3.24% of all LL-cache accesses  (31.70%)
    51.745518843            217,893      LLC-loads                                                     (31.69%)
    51.745518843              5,360      LLC-load-misses           #    2.44% of all LL-cache accesses  (31.70%)
    51.795859090         87,521,741      mem_inst_retired.any                                          (31.79%)
    51.795859090         44,875,405      branch-instructions                                           (31.79%)
    51.795859090            260,864      branch-misses             #    0.58% of all branches          (31.78%)
    51.795859090        213,098,212      instructions              #    1.64  insn per cycle           (39.73%)
    51.795859090        130,169,526      cycles                                                        (39.72%)
    51.795859090          2,041,182      L1-icache-load-misses                                         (44.38%)
    51.795859090         63,927,694      L1-dcache-loads                                               (44.38%)
    51.795859090          1,850,489      L1-dcache-load-misses     #    2.89% of all L1-dcache accesses  (44.38%)
    51.795859090            169,491      L2-loads                                                      (36.44%)
    51.795859090              3,489      L2-load-misses            #    2.22% of all LL-cache accesses  (31.78%)
    51.795859090            144,935      LLC-loads                                                     (31.78%)
    51.795859090              3,322      LLC-load-misses           #    2.11% of all LL-cache accesses  (31.78%)
    51.846350218        101,296,944      mem_inst_retired.any                                          (31.85%)
    51.846350218         45,526,144      branch-instructions                                           (31.85%)
    51.846350218            238,064      branch-misses             #    0.52% of all branches          (31.85%)
    51.846350218        186,597,259      instructions              #    1.44  insn per cycle           (39.80%)
    51.846350218        129,851,746      cycles                                                        (39.80%)
    51.846350218          2,439,474      L1-icache-load-misses                                         (40.34%)
    51.846350218         71,581,768      L1-dcache-loads                                               (44.76%)
    51.846350218          1,389,788      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.76%)
    51.846350218            178,181      L2-loads                                                      (36.31%)
    51.846350218              7,481      L2-load-misses            #    4.24% of all LL-cache accesses  (35.79%)
    51.846350218            174,765      LLC-loads                                                     (31.35%)
    51.846350218              9,276      LLC-load-misses           #    5.26% of all LL-cache accesses  (31.35%)
    51.896806740         97,375,761      mem_inst_retired.any                                          (31.72%)
    51.896806740         51,946,357      branch-instructions                                           (31.71%)
    51.896806740            264,399      branch-misses             #    0.51% of all branches          (31.71%)
    51.896806740        197,060,084      instructions              #    1.51  insn per cycle           (39.64%)
    51.896806740        130,449,029      cycles                                                        (39.63%)
    51.896806740          2,838,879      L1-icache-load-misses                                         (39.63%)
    51.896806740         53,237,604      L1-dcache-loads                                               (43.16%)
    51.896806740          1,432,930      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (44.50%)
    51.896806740            185,846      L2-loads                                                      (36.58%)
    51.896806740              2,763      L2-load-misses            #    1.48% of all LL-cache accesses  (36.58%)
    51.896806740            187,071      LLC-loads                                                     (33.07%)
    51.896806740              5,089      LLC-load-misses           #    2.73% of all LL-cache accesses  (31.71%)
    51.947310263        117,779,544      mem_inst_retired.any                                          (31.68%)
    51.947310263         52,860,727      branch-instructions                                           (31.68%)
    51.947310263            232,257      branch-misses             #    0.44% of all branches          (31.68%)
    51.947310263        186,741,902      instructions              #    1.43  insn per cycle           (39.59%)
    51.947310263        130,608,428      cycles                                                        (39.60%)
    51.947310263          2,795,839      L1-icache-load-misses                                         (39.60%)
    51.947310263         66,980,838      L1-dcache-loads                                               (39.60%)
    51.947310263          1,338,549      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.55%)
    51.947310263            164,799      L2-loads                                                      (36.64%)
    51.947310263              4,898      L2-load-misses            #    3.03% of all LL-cache accesses  (36.64%)
    51.947310263            159,021      LLC-loads                                                     (36.65%)
    51.947310263              7,826      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.69%)
    51.997764856         85,994,710      mem_inst_retired.any                                          (31.71%)
    51.997764856         42,019,792      branch-instructions                                           (31.71%)
    51.997764856            234,069      branch-misses             #    0.56% of all branches          (31.71%)
    51.997764856        190,328,341      instructions              #    1.46  insn per cycle           (39.64%)
    51.997764856        130,445,224      cycles                                                        (39.64%)
    51.997764856          2,239,704      L1-icache-load-misses                                         (39.64%)
    51.997764856         62,518,807      L1-dcache-loads                                               (39.64%)
    51.997764856          1,837,437      L1-dcache-load-misses     #    2.94% of all L1-dcache accesses  (41.26%)
    51.997764856            160,702      L2-loads                                                      (36.57%)
    51.997764856              4,546      L2-load-misses            #    2.70% of all LL-cache accesses  (36.57%)
    51.997764856            176,383      LLC-loads                                                     (36.58%)
    51.997764856              4,486      LLC-load-misses           #    2.66% of all LL-cache accesses  (34.97%)
    52.048241576         82,163,575      mem_inst_retired.any                                          (31.89%)
    52.048241576         40,701,755      branch-instructions                                           (31.69%)
    52.048241576            218,534      branch-misses             #    0.54% of all branches          (31.69%)
    52.048241576        170,877,109      instructions              #    1.31  insn per cycle           (39.62%)
    52.048241576        130,479,759      cycles                                                        (39.62%)
    52.048241576          2,948,601      L1-icache-load-misses                                         (39.63%)
    52.048241576         60,365,314      L1-dcache-loads                                               (39.63%)
    52.048241576          1,613,030      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (39.63%)
    52.048241576            173,683      L2-loads                                                      (36.39%)
    52.048241576              5,076      L2-load-misses            #    2.90% of all LL-cache accesses  (36.60%)
    52.048241576            176,106      LLC-loads                                                     (36.60%)
    52.048241576              5,317      LLC-load-misses           #    3.04% of all LL-cache accesses  (36.60%)
    52.098698933         83,053,379      mem_inst_retired.any                                          (36.59%)
    52.098698933         41,886,541      branch-instructions                                           (31.71%)
    52.098698933            248,944      branch-misses             #    0.59% of all branches          (31.70%)
    52.098698933        174,155,633      instructions              #    1.34  insn per cycle           (39.63%)
    52.098698933        130,416,705      cycles                                                        (39.63%)
    52.098698933          2,742,790      L1-icache-load-misses                                         (39.63%)
    52.098698933         59,384,738      L1-dcache-loads                                               (39.64%)
    52.098698933          1,449,519      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (39.64%)
    52.098698933            224,831      L2-loads                                                      (31.71%)
    52.098698933              7,508      L2-load-misses            #    3.50% of all LL-cache accesses  (36.59%)
    52.098698933            204,759      LLC-loads                                                     (36.59%)
    52.098698933              6,018      LLC-load-misses           #    2.80% of all LL-cache accesses  (36.59%)
    52.149137140         83,591,975      mem_inst_retired.any                                          (36.56%)
    52.149137140         41,967,124      branch-instructions                                           (33.70%)
    52.149137140            239,657      branch-misses             #    0.57% of all branches          (31.72%)
    52.149137140        172,939,447      instructions              #    1.33  insn per cycle           (39.65%)
    52.149137140        130,298,499      cycles                                                        (39.64%)
    52.149137140          2,597,366      L1-icache-load-misses                                         (39.64%)
    52.149137140         56,338,263      L1-dcache-loads                                               (39.65%)
    52.149137140          1,584,525      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (39.66%)
    52.149137140            200,298      L2-loads                                                      (31.73%)
    52.149137140              4,855      L2-load-misses            #    2.55% of all LL-cache accesses  (34.56%)
    52.149137140            180,166      LLC-loads                                                     (36.56%)
    52.149137140              4,641      LLC-load-misses           #    2.44% of all LL-cache accesses  (36.56%)
    52.199583885         83,246,184      mem_inst_retired.any                                          (36.57%)
    52.199583885         41,302,741      branch-instructions                                           (36.57%)
    52.199583885            211,386      branch-misses             #    0.51% of all branches          (31.71%)
    52.199583885        183,970,832      instructions              #    1.41  insn per cycle           (39.64%)
    52.199583885        130,441,242      cycles                                                        (39.64%)
    52.199583885          2,738,640      L1-icache-load-misses                                         (39.64%)
    52.199583885         69,436,651      L1-dcache-loads                                               (39.64%)
    52.199583885          1,278,709      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.64%)
    52.199583885            161,216      L2-loads                                                      (31.71%)
    52.199583885              2,806      L2-load-misses            #    1.67% of all LL-cache accesses  (31.71%)
    52.199583885            174,464      LLC-loads                                                     (36.59%)
    52.199583885              5,753      LLC-load-misses           #    3.43% of all LL-cache accesses  (36.58%)
    52.249998774         82,492,374      mem_inst_retired.any                                          (36.52%)
    52.249998774         42,098,907      branch-instructions                                           (36.52%)
    52.249998774            227,274      branch-misses             #    0.54% of all branches          (35.44%)
    52.249998774        168,645,360      instructions              #    1.29  insn per cycle           (43.38%)
    52.249998774        130,317,018      cycles                                                        (39.67%)
    52.249998774          2,485,049      L1-icache-load-misses                                         (39.68%)
    52.249998774         53,347,183      L1-dcache-loads                                               (39.67%)
    52.249998774          1,588,962      L1-dcache-load-misses     #    2.98% of all L1-dcache accesses  (39.67%)
    52.249998774            187,742      L2-loads                                                      (31.74%)
    52.249998774              5,508      L2-load-misses            #    3.21% of all LL-cache accesses  (31.73%)
    52.249998774            155,620      LLC-loads                                                     (32.80%)
    52.249998774              5,155      LLC-load-misses           #    3.00% of all LL-cache accesses  (36.52%)
    52.300479859         89,305,147      mem_inst_retired.any                                          (36.60%)
    52.300479859         42,653,605      branch-instructions                                           (36.60%)
    52.300479859            227,347      branch-misses             #    0.53% of all branches          (36.60%)
    52.300479859        202,585,288      instructions              #    1.55  insn per cycle           (44.53%)
    52.300479859        130,481,451      cycles                                                        (40.32%)
    52.300479859          2,015,801      L1-icache-load-misses                                         (39.62%)
    52.300479859         68,946,138      L1-dcache-loads                                               (39.62%)
    52.300479859          1,751,116      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.62%)
    52.300479859            200,272      L2-loads                                                      (31.70%)
    52.300479859              3,986      L2-load-misses            #    1.98% of all LL-cache accesses  (31.71%)
    52.300479859            201,748      LLC-loads                                                     (31.70%)
    52.300479859              6,591      LLC-load-misses           #    3.28% of all LL-cache accesses  (35.89%)
    52.350942364         82,827,424      mem_inst_retired.any                                          (36.60%)
    52.350942364         42,005,297      branch-instructions                                           (36.60%)
    52.350942364            214,547      branch-misses             #    0.51% of all branches          (36.60%)
    52.350942364        178,338,658      instructions              #    1.37  insn per cycle           (44.53%)
    52.350942364        130,540,965      cycles                                                        (44.53%)
    52.350942364          2,200,967      L1-icache-load-misses                                         (39.64%)
    52.350942364         58,568,899      L1-dcache-loads                                               (39.63%)
    52.350942364          1,842,399      L1-dcache-load-misses     #    3.15% of all L1-dcache accesses  (39.63%)
    52.350942364            207,864      L2-loads                                                      (31.69%)
    52.350942364              4,137      L2-load-misses            #    2.34% of all LL-cache accesses  (31.69%)
    52.350942364            145,117      LLC-loads                                                     (31.70%)
    52.350942364              3,116      LLC-load-misses           #    1.77% of all LL-cache accesses  (31.70%)
    52.401433379        105,653,506      mem_inst_retired.any                                          (34.06%)
    52.401433379         53,173,412      branch-instructions                                           (36.62%)
    52.401433379            233,788      branch-misses             #    0.44% of all branches          (36.61%)
    52.401433379        202,749,496      instructions              #    1.55  insn per cycle           (44.54%)
    52.401433379        130,521,178      cycles                                                        (44.54%)
    52.401433379          2,610,500      L1-icache-load-misses                                         (42.20%)
    52.401433379         55,976,173      L1-dcache-loads                                               (39.61%)
    52.401433379          1,554,242      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (39.61%)
    52.401433379            141,749      L2-loads                                                      (31.69%)
    52.401433379              2,669      L2-load-misses            #    1.87% of all LL-cache accesses  (31.69%)
    52.401433379            143,231      LLC-loads                                                     (31.70%)
    52.401433379              6,537      LLC-load-misses           #    4.59% of all LL-cache accesses  (31.69%)
    52.451888064         83,458,195      mem_inst_retired.any                                          (31.71%)
    52.451888064         42,479,448      branch-instructions                                           (36.59%)
    52.451888064            226,281      branch-misses             #    0.53% of all branches          (36.59%)
    52.451888064        174,729,284      instructions              #    1.34  insn per cycle           (44.52%)
    52.451888064        130,510,280      cycles                                                        (44.52%)
    52.451888064          2,609,359      L1-icache-load-misses                                         (44.52%)
    52.451888064         71,778,891      L1-dcache-loads                                               (39.63%)
    52.451888064          1,393,552      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.63%)
    52.451888064            121,116      L2-loads                                                      (31.70%)
    52.451888064              6,406      L2-load-misses            #    4.64% of all LL-cache accesses  (31.70%)
    52.451888064            154,936      LLC-loads                                                     (31.71%)
    52.451888064              6,591      LLC-load-misses           #    4.78% of all LL-cache accesses  (31.71%)
    52.502221383        115,832,047      mem_inst_retired.any                                          (31.79%)
    52.502221383         52,378,196      branch-instructions                                           (32.27%)
    52.502221383            233,619      branch-misses             #    0.45% of all branches          (36.42%)
    52.502221383        217,483,559      instructions              #    1.67  insn per cycle           (44.36%)
    52.502221383        130,121,698      cycles                                                        (44.36%)
    52.502221383          2,335,661      L1-icache-load-misses                                         (44.36%)
    52.502221383         67,620,765      L1-dcache-loads                                               (43.91%)
    52.502221383          1,252,153      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.74%)
    52.502221383            165,526      L2-loads                                                      (31.79%)
    52.502221383              6,480      L2-load-misses            #    4.41% of all LL-cache accesses  (31.79%)
    52.502221383            128,246      LLC-loads                                                     (31.79%)
    52.502221383              8,920      LLC-load-misses           #    6.07% of all LL-cache accesses  (31.79%)
    52.552715801         79,593,597      mem_inst_retired.any                                          (31.77%)
    52.552715801         44,828,539      branch-instructions                                           (31.78%)
    52.552715801            256,133      branch-misses             #    0.57% of all branches          (35.57%)
    52.552715801        195,514,149      instructions              #    1.50  insn per cycle           (44.38%)
    52.552715801        130,087,839      cycles                                                        (44.39%)
    52.552715801          2,943,849      L1-icache-load-misses                                         (44.39%)
    52.552715801         62,483,942      L1-dcache-loads                                               (44.39%)
    52.552715801          1,401,815      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (40.62%)
    52.552715801            157,886      L2-loads                                                      (31.78%)
    52.552715801              6,148      L2-load-misses            #    4.39% of all LL-cache accesses  (31.78%)
    52.552715801            122,066      LLC-loads                                                     (31.77%)
    52.552715801              5,037      LLC-load-misses           #    3.60% of all LL-cache accesses  (31.78%)
    52.603039238        110,075,145      mem_inst_retired.any                                          (31.79%)
    52.603039238         47,827,210      branch-instructions                                           (31.79%)
    52.603039238            220,975      branch-misses             #    0.46% of all branches          (31.79%)
    52.603039238        170,965,896      instructions              #    1.31  insn per cycle           (44.36%)
    52.603039238        130,166,381      cycles                                                        (44.36%)
    52.603039238          2,894,007      L1-icache-load-misses                                         (44.36%)
    52.603039238         55,693,107      L1-dcache-loads                                               (44.36%)
    52.603039238          1,452,097      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (44.37%)
    52.603039238            193,162      L2-loads                                                      (31.79%)
    52.603039238              5,374      L2-load-misses            #    3.08% of all LL-cache accesses  (31.80%)
    52.603039238            156,186      LLC-loads                                                     (31.80%)
    52.603039238              7,189      LLC-load-misses           #    4.12% of all LL-cache accesses  (31.79%)
    52.653537090        114,572,065      mem_inst_retired.any                                          (31.69%)
    52.653537090         54,817,379      branch-instructions                                           (31.68%)
    52.653537090            226,784      branch-misses             #    0.41% of all branches          (31.69%)
    52.653537090        196,532,470      instructions              #    1.51  insn per cycle           (41.77%)
    52.653537090        130,518,157      cycles                                                        (44.55%)
    52.653537090          2,690,233      L1-icache-load-misses                                         (44.55%)
    52.653537090         67,380,410      L1-dcache-loads                                               (44.55%)
    52.653537090          1,339,640      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.55%)
    52.653537090            134,216      L2-loads                                                      (31.69%)
    52.653537090              4,379      L2-load-misses            #    3.30% of all LL-cache accesses  (31.69%)
    52.653537090            131,574      LLC-loads                                                     (31.69%)
    52.653537090              8,996      LLC-load-misses           #    6.77% of all LL-cache accesses  (31.69%)
    52.704034209         84,347,316      mem_inst_retired.any                                          (31.66%)
    52.704034209         40,805,799      branch-instructions                                           (31.66%)
    52.704034209            263,645      branch-misses             #    0.65% of all branches          (31.66%)
    52.704034209        168,338,034      instructions              #    1.29  insn per cycle           (39.58%)
    52.704034209        130,500,552      cycles                                                        (44.53%)
    52.704034209          2,504,625      L1-icache-load-misses                                         (44.57%)
    52.704034209         54,997,078      L1-dcache-loads                                               (44.57%)
    52.704034209          1,467,855      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (44.58%)
    52.704034209            154,890      L2-loads                                                      (31.70%)
    52.704034209              7,722      L2-load-misses            #    4.84% of all LL-cache accesses  (31.70%)
    52.704034209            164,278      LLC-loads                                                     (31.70%)
    52.704034209              9,807      LLC-load-misses           #    6.15% of all LL-cache accesses  (31.69%)
    52.754515763         94,819,867      mem_inst_retired.any                                          (31.69%)
    52.754515763         47,452,052      branch-instructions                                           (31.69%)
    52.754515763            226,911      branch-misses             #    0.48% of all branches          (31.69%)
    52.754515763        177,454,760      instructions              #    1.36  insn per cycle           (39.62%)
    52.754515763        130,504,758      cycles                                                        (39.80%)
    52.754515763          2,301,090      L1-icache-load-misses                                         (44.53%)
    52.754515763         65,530,678      L1-dcache-loads                                               (44.54%)
    52.754515763          1,501,473      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (44.54%)
    52.754515763            158,610      L2-loads                                                      (36.45%)
    52.754515763              8,102      L2-load-misses            #    5.14% of all LL-cache accesses  (31.69%)
    52.754515763            156,416      LLC-loads                                                     (31.69%)
    52.754515763              8,943      LLC-load-misses           #    5.68% of all LL-cache accesses  (31.69%)
    52.804950508         79,403,149      mem_inst_retired.any                                          (31.72%)
    52.804950508         39,552,221      branch-instructions                                           (31.73%)
    52.804950508            235,438      branch-misses             #    0.60% of all branches          (31.73%)
    52.804950508        207,852,541      instructions              #    1.59  insn per cycle           (39.66%)
    52.804950508        130,389,802      cycles                                                        (39.66%)
    52.804950508          2,259,527      L1-icache-load-misses                                         (42.86%)
    52.804950508         82,283,098      L1-dcache-loads                                               (44.48%)
    52.804950508          1,190,434      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (44.48%)
    52.804950508            142,290      L2-loads                                                      (36.55%)
    52.804950508              6,370      L2-load-misses            #    4.28% of all LL-cache accesses  (33.37%)
    52.804950508            155,621      LLC-loads                                                     (31.73%)
    52.804950508              4,378      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.73%)
    52.855410489         84,380,856      mem_inst_retired.any                                          (31.70%)
    52.855410489         42,480,221      branch-instructions                                           (31.70%)
    52.855410489            222,732      branch-misses             #    0.52% of all branches          (31.70%)
    52.855410489        167,262,991      instructions              #    1.28  insn per cycle           (39.62%)
    52.855410489        130,438,382      cycles                                                        (39.63%)
    52.855410489          2,358,674      L1-icache-load-misses                                         (39.63%)
    52.855410489         56,636,747      L1-dcache-loads                                               (44.53%)
    52.855410489          1,650,021      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (44.52%)
    52.855410489            216,329      L2-loads                                                      (36.60%)
    52.855410489              6,058      L2-load-misses            #    2.91% of all LL-cache accesses  (36.60%)
    52.855410489            199,696      LLC-loads                                                     (31.71%)
    52.855410489              5,803      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.70%)
    52.905803291         82,325,273      mem_inst_retired.any                                          (31.75%)
    52.905803291         42,660,089      branch-instructions                                           (31.75%)
    52.905803291            244,904      branch-misses             #    0.57% of all branches          (31.75%)
    52.905803291        221,012,067      instructions              #    1.70  insn per cycle           (39.69%)
    52.905803291        130,301,203      cycles                                                        (39.69%)
    52.905803291          2,123,543      L1-icache-load-misses                                         (39.69%)
    52.905803291         69,631,694      L1-dcache-loads                                               (41.11%)
    52.905803291          1,472,827      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (44.43%)
    52.905803291            190,205      L2-loads                                                      (36.49%)
    52.905803291              5,440      L2-load-misses            #    2.98% of all LL-cache accesses  (36.49%)
    52.905803291            174,848      LLC-loads                                                     (35.09%)
    52.905803291              5,050      LLC-load-misses           #    2.77% of all LL-cache accesses  (31.76%)
    52.956271921         96,856,898      mem_inst_retired.any                                          (31.71%)
    52.956271921         41,823,158      branch-instructions                                           (31.71%)
    52.956271921            227,465      branch-misses             #    0.54% of all branches          (31.71%)
    52.956271921        195,885,241      instructions              #    1.50  insn per cycle           (39.63%)
    52.956271921        130,458,894      cycles                                                        (39.62%)
    52.956271921          2,395,427      L1-icache-load-misses                                         (39.63%)
    52.956271921         73,046,806      L1-dcache-loads                                               (39.63%)
    52.956271921          1,365,185      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (44.24%)
    52.956271921            163,634      L2-loads                                                      (36.59%)
    52.956271921              6,870      L2-load-misses            #    4.57% of all LL-cache accesses  (36.59%)
    52.956271921            137,210      LLC-loads                                                     (36.59%)
    52.956271921              6,431      LLC-load-misses           #    4.28% of all LL-cache accesses  (32.00%)
#           time             counts unit events
    53.006740958        108,513,558      mem_inst_retired.any                                          (31.70%)
    53.006740958         54,764,968      branch-instructions                                           (31.70%)
    53.006740958            266,281      branch-misses             #    0.49% of all branches          (31.70%)
    53.006740958        206,167,627      instructions              #    1.58  insn per cycle           (39.62%)
    53.006740958        130,464,216      cycles                                                        (39.62%)
    53.006740958          2,686,522      L1-icache-load-misses                                         (39.62%)
    53.006740958         69,747,688      L1-dcache-loads                                               (39.62%)
    53.006740958          1,477,680      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.61%)
    53.006740958            133,816      L2-loads                                                      (36.61%)
    53.006740958              3,966      L2-load-misses            #    2.69% of all LL-cache accesses  (36.61%)
    53.006740958            161,028      LLC-loads                                                     (36.61%)
    53.006740958              5,611      LLC-load-misses           #    3.81% of all LL-cache accesses  (36.60%)
    53.057238348         93,407,928      mem_inst_retired.any                                          (33.87%)
    53.057238348         46,779,115      branch-instructions                                           (31.69%)
    53.057238348            226,273      branch-misses             #    0.48% of all branches          (31.68%)
    53.057238348        186,863,246      instructions              #    1.43  insn per cycle           (39.60%)
    53.057238348        130,549,117      cycles                                                        (39.61%)
    53.057238348          1,821,590      L1-icache-load-misses                                         (39.60%)
    53.057238348         58,756,056      L1-dcache-loads                                               (39.61%)
    53.057238348          1,814,985      L1-dcache-load-misses     #    3.09% of all L1-dcache accesses  (39.61%)
    53.057238348            185,336      L2-loads                                                      (34.43%)
    53.057238348              7,861      L2-load-misses            #    4.33% of all LL-cache accesses  (36.62%)
    53.057238348            177,533      LLC-loads                                                     (36.62%)
    53.057238348              5,274      LLC-load-misses           #    2.91% of all LL-cache accesses  (36.63%)
    53.107676484         82,218,626      mem_inst_retired.any                                          (36.55%)
    53.107676484         43,430,377      branch-instructions                                           (31.72%)
    53.107676484            259,906      branch-misses             #    0.60% of all branches          (31.72%)
    53.107676484        216,226,322      instructions              #    1.66  insn per cycle           (39.65%)
    53.107676484        130,443,631      cycles                                                        (39.65%)
    53.107676484          2,133,816      L1-icache-load-misses                                         (39.65%)
    53.107676484         66,360,269      L1-dcache-loads                                               (39.65%)
    53.107676484          1,268,506      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.65%)
    53.107676484            189,786      L2-loads                                                      (31.72%)
    53.107676484              5,979      L2-load-misses            #    2.98% of all LL-cache accesses  (36.56%)
    53.107676484            211,338      LLC-loads                                                     (36.56%)
    53.107676484              5,117      LLC-load-misses           #    2.55% of all LL-cache accesses  (36.56%)
    53.158130670        105,500,506      mem_inst_retired.any                                          (36.57%)
    53.158130670         50,745,701      branch-instructions                                           (35.67%)
    53.158130670            243,168      branch-misses             #    0.48% of all branches          (31.71%)
    53.158130670        202,420,391      instructions              #    1.55  insn per cycle           (39.64%)
    53.158130670        130,436,745      cycles                                                        (39.64%)
    53.158130670          2,764,064      L1-icache-load-misses                                         (39.64%)
    53.158130670         68,602,392      L1-dcache-loads                                               (39.64%)
    53.158130670          1,219,679      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    53.158130670            146,503      L2-loads                                                      (31.71%)
    53.158130670              6,624      L2-load-misses            #    3.86% of all LL-cache accesses  (32.61%)
    53.158130670            196,693      LLC-loads                                                     (36.58%)
    53.158130670             14,162      LLC-load-misses           #    8.25% of all LL-cache accesses  (36.57%)
    53.208588898        101,314,503      mem_inst_retired.any                                          (36.58%)
    53.208588898         49,813,641      branch-instructions                                           (36.58%)
    53.208588898            234,061      branch-misses             #    0.47% of all branches          (32.61%)
    53.208588898        185,988,343      instructions              #    1.43  insn per cycle           (40.54%)
    53.208588898        130,496,638      cycles                                                        (39.63%)
    53.208588898          2,730,232      L1-icache-load-misses                                         (39.64%)
    53.208588898         68,240,511      L1-dcache-loads                                               (39.64%)
    53.208588898          1,363,727      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.63%)
    53.208588898            179,638      L2-loads                                                      (31.71%)
    53.208588898              7,143      L2-load-misses            #    3.73% of all LL-cache accesses  (31.71%)
    53.208588898            203,035      LLC-loads                                                     (35.66%)
    53.208588898              8,934      LLC-load-misses           #    4.67% of all LL-cache accesses  (36.59%)
    53.259078644         98,079,580      mem_inst_retired.any                                          (36.64%)
    53.259078644         49,939,459      branch-instructions                                           (36.59%)
    53.259078644            263,155      branch-misses             #    0.53% of all branches          (36.60%)
    53.259078644        199,749,093      instructions              #    1.53  insn per cycle           (44.52%)
    53.259078644        130,395,333      cycles                                                        (39.58%)
    53.259078644          2,647,080      L1-icache-load-misses                                         (39.59%)
    53.259078644         61,724,157      L1-dcache-loads                                               (39.63%)
    53.259078644          1,310,031      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.63%)
    53.259078644            133,891      L2-loads                                                      (31.70%)
    53.259078644              8,614      L2-load-misses            #    6.11% of all LL-cache accesses  (31.70%)
    53.259078644            148,060      LLC-loads                                                     (31.70%)
    53.259078644              9,756      LLC-load-misses           #    6.92% of all LL-cache accesses  (36.65%)
    53.309559928         96,878,865      mem_inst_retired.any                                          (36.61%)
    53.309559928         48,273,290      branch-instructions                                           (36.61%)
    53.309559928            289,653      branch-misses             #    0.60% of all branches          (36.61%)
    53.309559928        214,306,847      instructions              #    1.64  insn per cycle           (44.53%)
    53.309559928        130,469,371      cycles                                                        (42.45%)
    53.309559928          2,451,191      L1-icache-load-misses                                         (39.62%)
    53.309559928         63,778,276      L1-dcache-loads                                               (39.62%)
    53.309559928          1,357,735      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.62%)
    53.309559928            195,588      L2-loads                                                      (31.70%)
    53.309559928              8,729      L2-load-misses            #    4.91% of all LL-cache accesses  (31.70%)
    53.309559928            159,796      LLC-loads                                                     (31.69%)
    53.309559928              9,009      LLC-load-misses           #    5.07% of all LL-cache accesses  (33.75%)
    53.360056497        104,885,361      mem_inst_retired.any                                          (36.63%)
    53.360056497         49,991,586      branch-instructions                                           (36.63%)
    53.360056497            258,095      branch-misses             #    0.52% of all branches          (36.63%)
    53.360056497        197,382,538      instructions              #    1.51  insn per cycle           (44.55%)
    53.360056497        130,589,230      cycles                                                        (44.55%)
    53.360056497          2,471,591      L1-icache-load-misses                                         (39.61%)
    53.360056497         72,089,349      L1-dcache-loads                                               (39.60%)
    53.360056497          1,197,951      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.61%)
    53.360056497            137,942      L2-loads                                                      (31.69%)
    53.360056497              4,257      L2-load-misses            #    2.75% of all LL-cache accesses  (31.69%)
    53.360056497            171,894      LLC-loads                                                     (31.69%)
    53.360056497              7,912      LLC-load-misses           #    5.11% of all LL-cache accesses  (31.69%)
    53.410533281        104,598,589      mem_inst_retired.any                                          (31.85%)
    53.410533281         49,332,125      branch-instructions                                           (36.59%)
    53.410533281            239,747      branch-misses             #    0.49% of all branches          (36.60%)
    53.410533281        187,486,787      instructions              #    1.44  insn per cycle           (44.52%)
    53.410533281        130,420,423      cycles                                                        (44.52%)
    53.410533281          2,488,335      L1-icache-load-misses                                         (44.39%)
    53.410533281         69,159,770      L1-dcache-loads                                               (39.63%)
    53.410533281          1,197,888      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.63%)
    53.410533281            143,046      L2-loads                                                      (31.71%)
    53.410533281              6,162      L2-load-misses            #    3.88% of all LL-cache accesses  (31.71%)
    53.410533281            174,964      LLC-loads                                                     (31.70%)
    53.410533281              7,870      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.70%)
    53.460973911         85,365,627      mem_inst_retired.any                                          (31.71%)
    53.460973911         46,958,067      branch-instructions                                           (34.88%)
    53.460973911            248,541      branch-misses             #    0.53% of all branches          (36.54%)
    53.460973911        194,635,218      instructions              #    1.49  insn per cycle           (44.48%)
    53.460973911        130,216,222      cycles                                                        (44.45%)
    53.460973911          2,645,526      L1-icache-load-misses                                         (44.49%)
    53.460973911         70,373,375      L1-dcache-loads                                               (41.33%)
    53.460973911          1,283,621      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (39.65%)
    53.460973911            130,834      L2-loads                                                      (31.75%)
    53.460973911              7,163      L2-load-misses            #    4.89% of all LL-cache accesses  (31.74%)
    53.460973911            161,906      LLC-loads                                                     (31.74%)
    53.460973911              4,794      LLC-load-misses           #    3.28% of all LL-cache accesses  (31.74%)
    53.511425234         83,872,166      mem_inst_retired.any                                          (31.71%)
    53.511425234         45,272,882      branch-instructions                                           (31.71%)
    53.511425234            251,308      branch-misses             #    0.56% of all branches          (36.58%)
    53.511425234        202,833,032      instructions              #    1.55  insn per cycle           (44.50%)
    53.511425234        130,522,556      cycles                                                        (44.50%)
    53.511425234          2,544,682      L1-icache-load-misses                                         (44.50%)
    53.511425234         60,963,434      L1-dcache-loads                                               (44.50%)
    53.511425234          1,310,498      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.64%)
    53.511425234            184,255      L2-loads                                                      (31.72%)
    53.511425234              6,748      L2-load-misses            #    3.62% of all LL-cache accesses  (31.71%)
    53.511425234            188,712      LLC-loads                                                     (31.71%)
    53.511425234              5,200      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.71%)
    53.561863967         85,631,965      mem_inst_retired.any                                          (31.72%)
    53.561863967         42,811,589      branch-instructions                                           (31.72%)
    53.561863967            233,934      branch-misses             #    0.55% of all branches          (33.13%)
    53.561863967        188,039,833      instructions              #    1.44  insn per cycle           (44.49%)
    53.561863967        130,416,077      cycles                                                        (44.49%)
    53.561863967          2,307,013      L1-icache-load-misses                                         (44.49%)
    53.561863967         61,551,694      L1-dcache-loads                                               (44.49%)
    53.561863967          1,656,540      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (43.10%)
    53.561863967            220,792      L2-loads                                                      (31.72%)
    53.561863967              7,075      L2-load-misses            #    3.53% of all LL-cache accesses  (31.72%)
    53.561863967            179,876      LLC-loads                                                     (31.71%)
    53.561863967              5,782      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.72%)
    53.612242652        106,859,511      mem_inst_retired.any                                          (31.76%)
    53.612242652         51,728,529      branch-instructions                                           (31.76%)
    53.612242652            251,811      branch-misses             #    0.49% of all branches          (31.75%)
    53.612242652        186,327,390      instructions              #    1.43  insn per cycle           (44.20%)
    53.612242652        130,233,491      cycles                                                        (44.41%)
    53.612242652          2,897,342      L1-icache-load-misses                                         (44.41%)
    53.612242652         54,288,627      L1-dcache-loads                                               (44.42%)
    53.612242652          1,489,066      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (44.41%)
    53.612242652            150,669      L2-loads                                                      (31.77%)
    53.612242652              2,203      L2-load-misses            #    1.40% of all LL-cache accesses  (31.77%)
    53.612242652            164,676      LLC-loads                                                     (31.77%)
    53.612242652              4,066      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.77%)
    53.662730044         85,139,058      mem_inst_retired.any                                          (31.69%)
    53.662730044         42,922,988      branch-instructions                                           (31.69%)
    53.662730044            246,842      branch-misses             #    0.58% of all branches          (31.69%)
    53.662730044        208,590,979      instructions              #    1.60  insn per cycle           (39.61%)
    53.662730044        130,597,574      cycles                                                        (44.55%)
    53.662730044          2,364,640      L1-icache-load-misses                                         (44.55%)
    53.662730044         76,621,224      L1-dcache-loads                                               (44.55%)
    53.662730044          1,276,240      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (44.55%)
    53.662730044            141,398      L2-loads                                                      (31.69%)
    53.662730044              3,796      L2-load-misses            #    2.49% of all LL-cache accesses  (31.69%)
    53.662730044            163,272      LLC-loads                                                     (31.69%)
    53.662730044              2,881      LLC-load-misses           #    1.89% of all LL-cache accesses  (31.69%)
    53.713223630         83,683,269      mem_inst_retired.any                                          (31.70%)
    53.713223630         43,344,467      branch-instructions                                           (31.70%)
    53.713223630            265,513      branch-misses             #    0.61% of all branches          (31.70%)
    53.713223630        207,091,528      instructions              #    1.59  insn per cycle           (39.62%)
    53.713223630        130,553,631      cycles                                                        (42.39%)
    53.713223630          2,445,547      L1-icache-load-misses                                         (44.55%)
    53.713223630         67,187,522      L1-dcache-loads                                               (44.55%)
    53.713223630          1,320,172      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (44.55%)
    53.713223630            154,506      L2-loads                                                      (33.85%)
    53.713223630              8,520      L2-load-misses            #    6.52% of all LL-cache accesses  (31.68%)
    53.713223630            107,003      LLC-loads                                                     (31.67%)
    53.713223630              7,501      LLC-load-misses           #    5.74% of all LL-cache accesses  (31.67%)
    53.763701559         88,079,045      mem_inst_retired.any                                          (31.70%)
    53.763701559         47,112,530      branch-instructions                                           (31.70%)
    53.763701559            270,109      branch-misses             #    0.57% of all branches          (31.69%)
    53.763701559        220,989,325      instructions              #    1.69  insn per cycle           (39.62%)
    53.763701559        130,516,142      cycles                                                        (39.62%)
    53.763701559          2,536,560      L1-icache-load-misses                                         (44.53%)
    53.763701559         66,042,096      L1-dcache-loads                                               (44.54%)
    53.763701559          1,319,856      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.54%)
    53.763701559            162,381      L2-loads                                                      (36.61%)
    53.763701559              8,648      L2-load-misses            #    6.26% of all LL-cache accesses  (31.69%)
    53.763701559            114,028      LLC-loads                                                     (31.69%)
    53.763701559             11,122      LLC-load-misses           #    8.05% of all LL-cache accesses  (31.69%)
    53.814180711         85,356,360      mem_inst_retired.any                                          (31.70%)
    53.814180711         49,037,880      branch-instructions                                           (31.70%)
    53.814180711            275,761      branch-misses             #    0.56% of all branches          (31.70%)
    53.814180711        220,836,446      instructions              #    1.69  insn per cycle           (39.62%)
    53.814180711        130,516,664      cycles                                                        (39.62%)
    53.814180711          2,461,363      L1-icache-load-misses                                         (40.47%)
    53.814180711         63,948,816      L1-dcache-loads                                               (44.53%)
    53.814180711          1,382,248      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (44.53%)
    53.814180711            206,612      L2-loads                                                      (36.60%)
    53.814180711              4,755      L2-load-misses            #    2.34% of all LL-cache accesses  (35.77%)
    53.814180711            199,412      LLC-loads                                                     (31.70%)
    53.814180711              4,917      LLC-load-misses           #    2.42% of all LL-cache accesses  (31.70%)
    53.864672167         92,127,688      mem_inst_retired.any                                          (31.69%)
    53.864672167         40,646,654      branch-instructions                                           (31.68%)
    53.864672167            273,297      branch-misses             #    0.67% of all branches          (31.68%)
    53.864672167        167,362,540      instructions              #    1.28  insn per cycle           (39.60%)
    53.864672167        130,498,564      cycles                                                        (39.60%)
    53.864672167          2,274,712      L1-icache-load-misses                                         (39.61%)
    53.864672167         55,788,808      L1-dcache-loads                                               (43.47%)
    53.864672167          1,538,241      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (44.54%)
    53.864672167            209,127      L2-loads                                                      (36.63%)
    53.864672167              4,545      L2-load-misses            #    2.22% of all LL-cache accesses  (36.63%)
    53.864672167            199,677      LLC-loads                                                     (32.78%)
    53.864672167              9,343      LLC-load-misses           #    4.57% of all LL-cache accesses  (31.69%)
    53.915151151         81,360,391      mem_inst_retired.any                                          (31.69%)
    53.915151151         40,409,649      branch-instructions                                           (31.69%)
    53.915151151            223,170      branch-misses             #    0.55% of all branches          (31.69%)
    53.915151151        168,376,638      instructions              #    1.29  insn per cycle           (39.61%)
    53.915151151        130,530,944      cycles                                                        (39.62%)
    53.915151151          2,604,063      L1-icache-load-misses                                         (39.62%)
    53.915151151         62,966,053      L1-dcache-loads                                               (39.63%)
    53.915151151          1,707,341      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (44.54%)
    53.915151151            217,758      L2-loads                                                      (36.61%)
    53.915151151             10,587      L2-load-misses            #    4.78% of all LL-cache accesses  (36.61%)
    53.915151151            225,301      LLC-loads                                                     (36.61%)
    53.915151151              8,992      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.69%)
    53.965518848         82,815,596      mem_inst_retired.any                                          (31.76%)
    53.965518848         42,656,735      branch-instructions                                           (31.77%)
    53.965518848            241,322      branch-misses             #    0.57% of all branches          (31.77%)
    53.965518848        206,999,829      instructions              #    1.59  insn per cycle           (39.71%)
    53.965518848        130,261,747      cycles                                                        (39.71%)
    53.965518848          1,874,502      L1-icache-load-misses                                         (39.71%)
    53.965518848         65,999,682      L1-dcache-loads                                               (39.71%)
    53.965518848          1,919,156      L1-dcache-load-misses     #    2.91% of all L1-dcache accesses  (41.65%)
    53.965518848            223,257      L2-loads                                                      (36.48%)
    53.965518848              8,748      L2-load-misses            #    4.32% of all LL-cache accesses  (36.47%)
    53.965518848            181,894      LLC-loads                                                     (36.47%)
    53.965518848              7,098      LLC-load-misses           #    3.50% of all LL-cache accesses  (34.54%)
    54.016008992        110,110,142      mem_inst_retired.any                                          (31.69%)
    54.016008992         47,951,781      branch-instructions                                           (31.69%)
    54.016008992            201,428      branch-misses             #    0.42% of all branches          (31.69%)
    54.016008992        192,411,811      instructions              #    1.47  insn per cycle           (39.61%)
    54.016008992        130,577,687      cycles                                                        (39.61%)
    54.016008992          2,385,115      L1-icache-load-misses                                         (39.61%)
    54.016008992         70,250,763      L1-dcache-loads                                               (39.61%)
    54.016008992          1,164,770      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.61%)
    54.016008992            146,947      L2-loads                                                      (36.63%)
    54.016008992              8,646      L2-load-misses            #    5.93% of all LL-cache accesses  (36.63%)
    54.016008992            144,578      LLC-loads                                                     (36.63%)
    54.016008992              9,990      LLC-load-misses           #    6.85% of all LL-cache accesses  (36.62%)
    54.066515028        106,120,469      mem_inst_retired.any                                          (36.39%)
    54.066515028         49,208,947      branch-instructions                                           (31.68%)
    54.066515028            228,607      branch-misses             #    0.46% of all branches          (31.68%)
    54.066515028        175,931,799      instructions              #    1.35  insn per cycle           (39.60%)
    54.066515028        130,639,362      cycles                                                        (39.60%)
    54.066515028          2,884,759      L1-icache-load-misses                                         (39.60%)
    54.066515028         72,546,302      L1-dcache-loads                                               (39.60%)
    54.066515028          1,240,791      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.60%)
    54.066515028            119,545      L2-loads                                                      (31.91%)
    54.066515028              7,721      L2-load-misses            #    6.27% of all LL-cache accesses  (36.64%)
    54.066515028            126,580      LLC-loads                                                     (36.64%)
    54.066515028              9,064      LLC-load-misses           #    7.37% of all LL-cache accesses  (36.64%)
    54.116995598        103,987,267      mem_inst_retired.any                                          (36.60%)
    54.116995598         55,230,146      branch-instructions                                           (33.40%)
    54.116995598            259,254      branch-misses             #    0.47% of all branches          (31.69%)
    54.116995598        215,863,572      instructions              #    1.65  insn per cycle           (39.62%)
    54.116995598        130,543,438      cycles                                                        (39.62%)
    54.116995598          2,609,456      L1-icache-load-misses                                         (39.62%)
    54.116995598         70,420,916      L1-dcache-loads                                               (39.62%)
    54.116995598          1,285,972      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.62%)
    54.116995598            128,083      L2-loads                                                      (31.70%)
    54.116995598              7,321      L2-load-misses            #    4.97% of all LL-cache accesses  (34.88%)
    54.116995598            166,235      LLC-loads                                                     (36.61%)
    54.116995598              6,736      LLC-load-misses           #    4.58% of all LL-cache accesses  (36.61%)
    54.167452809        106,199,693      mem_inst_retired.any                                          (36.59%)
    54.167452809         52,820,111      branch-instructions                                           (36.58%)
    54.167452809            250,095      branch-misses             #    0.47% of all branches          (31.71%)
    54.167452809        210,418,074      instructions              #    1.61  insn per cycle           (39.63%)
    54.167452809        130,502,950      cycles                                                        (39.63%)
    54.167452809          2,664,791      L1-icache-load-misses                                         (39.64%)
    54.167452809         60,683,942      L1-dcache-loads                                               (39.64%)
    54.167452809          1,477,040      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.63%)
    54.167452809            182,787      L2-loads                                                      (31.70%)
    54.167452809              4,044      L2-load-misses            #    2.34% of all LL-cache accesses  (31.70%)
    54.167452809            162,266      LLC-loads                                                     (36.58%)
    54.167452809              5,769      LLC-load-misses           #    3.34% of all LL-cache accesses  (36.59%)
    54.217904497         93,693,457      mem_inst_retired.any                                          (36.57%)
    54.217904497         51,824,264      branch-instructions                                           (36.58%)
    54.217904497            253,051      branch-misses             #    0.49% of all branches          (35.23%)
    54.217904497        206,743,349      instructions              #    1.58  insn per cycle           (43.16%)
    54.217904497        130,458,868      cycles                                                        (39.64%)
    54.217904497          2,590,781      L1-icache-load-misses                                         (39.64%)
    54.217904497         58,955,590      L1-dcache-loads                                               (39.64%)
    54.217904497          1,306,792      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (39.64%)
    54.217904497            115,133      L2-loads                                                      (31.71%)
    54.217904497              8,303      L2-load-misses            #    6.91% of all LL-cache accesses  (31.71%)
    54.217904497            125,335      LLC-loads                                                     (33.04%)
    54.217904497              7,428      LLC-load-misses           #    6.18% of all LL-cache accesses  (36.57%)
#           time             counts unit events
    54.268389633         88,202,701      mem_inst_retired.any                                          (36.62%)
    54.268389633         48,296,529      branch-instructions                                           (36.61%)
    54.268389633            256,055      branch-misses             #    0.53% of all branches          (36.61%)
    54.268389633        197,404,668      instructions              #    1.51  insn per cycle           (44.53%)
    54.268389633        130,453,201      cycles                                                        (40.13%)
    54.268389633          2,478,626      L1-icache-load-misses                                         (39.62%)
    54.268389633         63,367,134      L1-dcache-loads                                               (39.61%)
    54.268389633          1,277,225      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.61%)
    54.268389633            129,412      L2-loads                                                      (31.69%)
    54.268389633              9,915      L2-load-misses            #    7.13% of all LL-cache accesses  (31.69%)
    54.268389633            148,802      LLC-loads                                                     (31.70%)
    54.268389633              7,135      LLC-load-misses           #    5.13% of all LL-cache accesses  (36.09%)
    54.318876189        109,957,803      mem_inst_retired.any                                          (36.62%)
    54.318876189         53,392,683      branch-instructions                                           (36.62%)
    54.318876189            251,481      branch-misses             #    0.47% of all branches          (36.62%)
    54.318876189        208,928,844      instructions              #    1.60  insn per cycle           (44.54%)
    54.318876189        130,606,450      cycles                                                        (44.54%)
    54.318876189          2,510,797      L1-icache-load-misses                                         (39.61%)
    54.318876189         68,570,789      L1-dcache-loads                                               (39.61%)
    54.318876189          1,187,466      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.61%)
    54.318876189            138,640      L2-loads                                                      (31.69%)
    54.318876189              4,556      L2-load-misses            #    2.96% of all LL-cache accesses  (31.69%)
    54.318876189            168,743      LLC-loads                                                     (31.69%)
    54.318876189              6,963      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.69%)
    54.369199912        109,519,531      mem_inst_retired.any                                          (34.29%)
    54.369199912         51,192,700      branch-instructions                                           (36.41%)
    54.369199912            204,664      branch-misses             #    0.40% of all branches          (36.41%)
    54.369199912        188,186,278      instructions              #    1.45  insn per cycle           (44.36%)
    54.369199912        130,133,116      cycles                                                        (44.36%)
    54.369199912          2,207,036      L1-icache-load-misses                                         (41.88%)
    54.369199912         70,113,145      L1-dcache-loads                                               (39.75%)
    54.369199912          1,152,439      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.75%)
    54.369199912            120,224      L2-loads                                                      (31.80%)
    54.369199912              5,063      L2-load-misses            #    3.75% of all LL-cache accesses  (31.79%)
    54.369199912            149,632      LLC-loads                                                     (31.80%)
    54.369199912              4,805      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.80%)
    54.419691282         88,336,388      mem_inst_retired.any                                          (31.69%)
    54.419691282         43,655,583      branch-instructions                                           (36.62%)
    54.419691282            231,047      branch-misses             #    0.53% of all branches          (36.62%)
    54.419691282        180,000,470      instructions              #    1.38  insn per cycle           (44.55%)
    54.419691282        130,562,889      cycles                                                        (44.54%)
    54.419691282          2,642,355      L1-icache-load-misses                                         (44.55%)
    54.419691282         71,145,082      L1-dcache-loads                                               (39.61%)
    54.419691282          1,206,590      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.61%)
    54.419691282            129,884      L2-loads                                                      (31.68%)
    54.419691282              5,516      L2-load-misses            #    3.65% of all LL-cache accesses  (31.69%)
    54.419691282            172,222      LLC-loads                                                     (31.69%)
    54.419691282              3,540      LLC-load-misses           #    2.34% of all LL-cache accesses  (31.69%)
    54.470025465         85,555,370      mem_inst_retired.any                                          (31.79%)
    54.470025465         40,696,425      branch-instructions                                           (32.67%)
    54.470025465            204,300      branch-misses             #    0.50% of all branches          (36.42%)
    54.470025465        163,281,040      instructions              #    1.25  insn per cycle           (44.37%)
    54.470025465        130,141,583      cycles                                                        (44.37%)
    54.470025465          2,748,554      L1-icache-load-misses                                         (44.37%)
    54.470025465         56,633,642      L1-dcache-loads                                               (43.51%)
    54.470025465          1,286,188      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.74%)
    54.470025465            148,400      L2-loads                                                      (31.79%)
    54.470025465              5,715      L2-load-misses            #    4.26% of all LL-cache accesses  (31.79%)
    54.470025465            119,828      LLC-loads                                                     (31.79%)
    54.470025465              6,103      LLC-load-misses           #    4.55% of all LL-cache accesses  (31.79%)
    54.520490303         83,982,219      mem_inst_retired.any                                          (31.71%)
    54.520490303         46,392,132      branch-instructions                                           (31.71%)
    54.520490303            231,388      branch-misses             #    0.50% of all branches          (35.89%)
    54.520490303        188,900,169      instructions              #    1.45  insn per cycle           (44.51%)
    54.520490303        130,477,534      cycles                                                        (44.51%)
    54.520490303          2,273,747      L1-icache-load-misses                                         (44.51%)
    54.520490303         68,378,955      L1-dcache-loads                                               (44.51%)
    54.520490303          1,284,592      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (40.36%)
    54.520490303            142,345      L2-loads                                                      (31.70%)
    54.520490303              2,980      L2-load-misses            #    2.02% of all LL-cache accesses  (31.70%)
    54.520490303            152,074      LLC-loads                                                     (31.71%)
    54.520490303              2,582      LLC-load-misses           #    1.75% of all LL-cache accesses  (31.71%)
    54.570961569         93,874,755      mem_inst_retired.any                                          (31.70%)
    54.570961569         39,796,034      branch-instructions                                           (31.70%)
    54.570961569            224,769      branch-misses             #    0.56% of all branches          (31.70%)
    54.570961569        189,870,156      instructions              #    1.45  insn per cycle           (44.52%)
    54.570961569        130,549,582      cycles                                                        (44.52%)
    54.570961569          2,147,108      L1-icache-load-misses                                         (44.52%)
    54.570961569         62,227,386      L1-dcache-loads                                               (44.53%)
    54.570961569          1,628,740      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (44.53%)
    54.570961569            184,775      L2-loads                                                      (31.70%)
    54.570961569              5,476      L2-load-misses            #    3.74% of all LL-cache accesses  (31.70%)
    54.570961569            108,123      LLC-loads                                                     (31.70%)
    54.570961569              5,731      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.70%)
    54.621293783        109,702,541      mem_inst_retired.any                                          (31.79%)
    54.621293783         52,577,811      branch-instructions                                           (31.79%)
    54.621293783            216,162      branch-misses             #    0.41% of all branches          (31.78%)
    54.621293783        189,757,850      instructions              #    1.46  insn per cycle           (42.06%)
    54.621293783        130,131,217      cycles                                                        (44.36%)
    54.621293783          2,557,159      L1-icache-load-misses                                         (44.36%)
    54.621293783         59,552,196      L1-dcache-loads                                               (44.36%)
    54.621293783          1,255,457      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (44.37%)
    54.621293783            139,260      L2-loads                                                      (31.79%)
    54.621293783              2,604      L2-load-misses            #    1.80% of all LL-cache accesses  (31.79%)
    54.621293783            149,432      LLC-loads                                                     (31.79%)
    54.621293783              6,844      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.79%)
    54.671701377         98,985,341      mem_inst_retired.any                                          (31.74%)
    54.671701377         52,392,062      branch-instructions                                           (31.74%)
    54.671701377            263,173      branch-misses             #    0.50% of all branches          (31.74%)
    54.671701377        208,806,687      instructions              #    1.60  insn per cycle           (39.67%)
    54.671701377        130,396,234      cycles                                                        (44.45%)
    54.671701377          2,480,255      L1-icache-load-misses                                         (44.46%)
    54.671701377         70,327,967      L1-dcache-loads                                               (44.46%)
    54.671701377          1,271,778      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.46%)
    54.671701377            142,815      L2-loads                                                      (31.74%)
    54.671701377              6,553      L2-load-misses            #    4.37% of all LL-cache accesses  (31.74%)
    54.671701377            157,175      LLC-loads                                                     (31.74%)
    54.671701377              4,303      LLC-load-misses           #    2.87% of all LL-cache accesses  (31.74%)
    54.722212952         83,090,599      mem_inst_retired.any                                          (31.68%)
    54.722212952         46,365,301      branch-instructions                                           (31.69%)
    54.722212952            276,360      branch-misses             #    0.60% of all branches          (31.68%)
    54.722212952        220,599,370      instructions              #    1.69  insn per cycle           (39.60%)
    54.722212952        130,529,221      cycles                                                        (40.43%)
    54.722212952          2,388,714      L1-icache-load-misses                                         (44.55%)
    54.722212952         67,558,994      L1-dcache-loads                                               (44.55%)
    54.722212952          1,329,316      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.55%)
    54.722212952            184,563      L2-loads                                                      (35.82%)
    54.722212952              9,255      L2-load-misses            #    5.24% of all LL-cache accesses  (31.68%)
    54.722212952            168,558      LLC-loads                                                     (31.68%)
    54.722212952              5,491      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.68%)
    54.772693663        120,244,611      mem_inst_retired.any                                          (31.70%)
    54.772693663         53,663,004      branch-instructions                                           (31.70%)
    54.772693663            245,125      branch-misses             #    0.46% of all branches          (31.69%)
    54.772693663        204,292,501      instructions              #    1.57  insn per cycle           (39.62%)
    54.772693663        130,536,100      cycles                                                        (39.62%)
    54.772693663          2,614,481      L1-icache-load-misses                                         (43.42%)
    54.772693663         68,801,996      L1-dcache-loads                                               (44.53%)
    54.772693663          1,379,022      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.53%)
    54.772693663            152,898      L2-loads                                                      (36.61%)
    54.772693663              4,621      L2-load-misses            #    3.22% of all LL-cache accesses  (32.83%)
    54.772693663            134,509      LLC-loads                                                     (31.70%)
    54.772693663              5,015      LLC-load-misses           #    3.49% of all LL-cache accesses  (31.70%)
    54.823155367        106,349,619      mem_inst_retired.any                                          (31.71%)
    54.823155367         52,028,460      branch-instructions                                           (31.70%)
    54.823155367            234,208      branch-misses             #    0.45% of all branches          (31.71%)
    54.823155367        185,373,620      instructions              #    1.42  insn per cycle           (39.63%)
    54.823155367        130,493,277      cycles                                                        (39.63%)
    54.823155367          2,537,403      L1-icache-load-misses                                         (39.63%)
    54.823155367         70,143,989      L1-dcache-loads                                               (44.51%)
    54.823155367          1,352,782      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (44.52%)
    54.823155367            124,205      L2-loads                                                      (36.59%)
    54.823155367              6,429      L2-load-misses            #    4.82% of all LL-cache accesses  (36.60%)
    54.823155367            142,679      LLC-loads                                                     (31.71%)
    54.823155367              6,115      LLC-load-misses           #    4.58% of all LL-cache accesses  (31.71%)
    54.873492882         96,739,141      mem_inst_retired.any                                          (31.78%)
    54.873492882         46,225,915      branch-instructions                                           (31.78%)
    54.873492882            268,247      branch-misses             #    0.58% of all branches          (31.79%)
    54.873492882        233,634,769      instructions              #    1.79  insn per cycle           (39.73%)
    54.873492882        130,216,572      cycles                                                        (39.73%)
    54.873492882          1,965,387      L1-icache-load-misses                                         (39.73%)
    54.873492882         85,629,861      L1-dcache-loads                                               (41.67%)
    54.873492882          1,154,028      L1-dcache-load-misses     #    1.35% of all L1-dcache accesses  (44.37%)
    54.873492882            114,070      L2-loads                                                      (36.43%)
    54.873492882              6,208      L2-load-misses            #    5.28% of all LL-cache accesses  (36.43%)
    54.873492882            121,116      LLC-loads                                                     (34.51%)
    54.873492882              7,021      LLC-load-misses           #    5.97% of all LL-cache accesses  (31.79%)
    54.923916418        114,780,202      mem_inst_retired.any                                          (31.73%)
    54.923916418         65,022,883      branch-instructions                                           (31.73%)
    54.923916418            301,697      branch-misses             #    0.46% of all branches          (31.72%)
    54.923916418        270,678,509      instructions              #    2.07  insn per cycle           (39.66%)
    54.923916418        130,463,017      cycles                                                        (39.66%)
    54.923916418          2,238,109      L1-icache-load-misses                                         (39.66%)
    54.923916418         67,553,551      L1-dcache-loads                                               (39.66%)
    54.923916418          1,235,346      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.47%)
    54.923916418            172,535      L2-loads                                                      (36.55%)
    54.923916418              6,000      L2-load-misses            #    3.65% of all LL-cache accesses  (36.55%)
    54.923916418            155,868      LLC-loads                                                     (36.55%)
    54.923916418              8,884      LLC-load-misses           #    5.41% of all LL-cache accesses  (31.73%)
    54.974265673        126,284,569      mem_inst_retired.any                                          (31.78%)
    54.974265673         59,685,707      branch-instructions                                           (31.78%)
    54.974265673            263,505      branch-misses             #    0.44% of all branches          (31.78%)
    54.974265673        206,634,599      instructions              #    1.59  insn per cycle           (39.72%)
    54.974265673        130,211,060      cycles                                                        (39.72%)
    54.974265673          2,913,547      L1-icache-load-misses                                         (39.72%)
    54.974265673         65,057,064      L1-dcache-loads                                               (39.73%)
    54.974265673          1,340,883      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (40.14%)
    54.974265673            167,964      L2-loads                                                      (36.44%)
    54.974265673             12,646      L2-load-misses            #    7.88% of all LL-cache accesses  (36.44%)
    54.974265673            153,024      LLC-loads                                                     (36.44%)
    54.974265673              8,358      LLC-load-misses           #    5.21% of all LL-cache accesses  (36.05%)
    55.024721583         93,235,141      mem_inst_retired.any                                          (32.86%)
    55.024721583         40,940,522      branch-instructions                                           (31.71%)
    55.024721583            269,213      branch-misses             #    0.66% of all branches          (31.70%)
    55.024721583        166,247,056      instructions              #    1.27  insn per cycle           (39.63%)
    55.024721583        130,423,971      cycles                                                        (39.64%)
    55.024721583          2,567,825      L1-icache-load-misses                                         (39.65%)
    55.024721583         53,296,675      L1-dcache-loads                                               (39.65%)
    55.024721583          1,543,966      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.65%)
    55.024721583            184,781      L2-loads                                                      (35.40%)
    55.024721583              9,374      L2-load-misses            #    5.30% of all LL-cache accesses  (36.57%)
    55.024721583            169,065      LLC-loads                                                     (36.57%)
    55.024721583              8,496      LLC-load-misses           #    4.80% of all LL-cache accesses  (36.57%)
    55.075040967        113,602,105      mem_inst_retired.any                                          (36.41%)
    55.075040967         53,257,793      branch-instructions                                           (31.79%)
    55.075040967            241,488      branch-misses             #    0.45% of all branches          (31.79%)
    55.075040967        192,515,548      instructions              #    1.48  insn per cycle           (39.74%)
    55.075040967        130,129,460      cycles                                                        (39.74%)
    55.075040967          2,766,586      L1-icache-load-misses                                         (39.74%)
    55.075040967         69,000,705      L1-dcache-loads                                               (39.74%)
    55.075040967          1,358,066      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.74%)
    55.075040967            166,395      L2-loads                                                      (31.79%)
    55.075040967              7,568      L2-load-misses            #    4.78% of all LL-cache accesses  (36.42%)
    55.075040967            150,263      LLC-loads                                                     (36.42%)
    55.075040967              6,839      LLC-load-misses           #    4.32% of all LL-cache accesses  (36.42%)
    55.125496110        102,957,687      mem_inst_retired.any                                          (36.57%)
    55.125496110         51,866,485      branch-instructions                                           (34.41%)
    55.125496110            226,195      branch-misses             #    0.44% of all branches          (31.71%)
    55.125496110        184,385,333      instructions              #    1.41  insn per cycle           (39.64%)
    55.125496110        130,465,493      cycles                                                        (39.64%)
    55.125496110          2,770,122      L1-icache-load-misses                                         (39.64%)
    55.125496110         69,889,036      L1-dcache-loads                                               (39.64%)
    55.125496110          1,295,268      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.64%)
    55.125496110            142,405      L2-loads                                                      (31.71%)
    55.125496110              5,434      L2-load-misses            #    3.78% of all LL-cache accesses  (33.86%)
    55.125496110            145,359      LLC-loads                                                     (36.57%)
    55.125496110              7,926      LLC-load-misses           #    5.51% of all LL-cache accesses  (36.57%)
    55.175829869        100,720,469      mem_inst_retired.any                                          (36.43%)
    55.175829869         49,299,500      branch-instructions                                           (36.43%)
    55.175829869            233,427      branch-misses             #    0.47% of all branches          (31.78%)
    55.175829869        195,756,898      instructions              #    1.50  insn per cycle           (39.73%)
    55.175829869        130,161,364      cycles                                                        (39.73%)
    55.175829869          2,515,054      L1-icache-load-misses                                         (39.73%)
    55.175829869         72,047,437      L1-dcache-loads                                               (39.73%)
    55.175829869          1,284,548      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.73%)
    55.175829869            128,615      L2-loads                                                      (31.79%)
    55.175829869              3,130      L2-load-misses            #    2.00% of all LL-cache accesses  (31.79%)
    55.175829869            183,815      LLC-loads                                                     (36.43%)
    55.175829869              8,165      LLC-load-misses           #    5.23% of all LL-cache accesses  (36.43%)
    55.226211489         78,595,869      mem_inst_retired.any                                          (36.48%)
    55.226211489         40,376,534      branch-instructions                                           (36.48%)
    55.226211489            223,183      branch-misses             #    0.55% of all branches          (35.88%)
    55.226211489        163,413,173      instructions              #    1.25  insn per cycle           (43.82%)
    55.226211489        130,257,036      cycles                                                        (39.70%)
    55.226211489          2,347,322      L1-icache-load-misses                                         (39.69%)
    55.226211489         69,912,284      L1-dcache-loads                                               (39.70%)
    55.226211489          1,235,686      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.69%)
    55.226211489            112,541      L2-loads                                                      (31.75%)
    55.226211489              2,852      L2-load-misses            #    2.18% of all LL-cache accesses  (31.76%)
    55.226211489            148,762      LLC-loads                                                     (32.34%)
    55.226211489              7,708      LLC-load-misses           #    5.90% of all LL-cache accesses  (36.49%)
    55.276691303         98,614,151      mem_inst_retired.any                                          (36.60%)
    55.276691303         50,660,957      branch-instructions                                           (36.60%)
    55.276691303            251,093      branch-misses             #    0.50% of all branches          (36.60%)
    55.276691303        207,218,290      instructions              #    1.59  insn per cycle           (44.53%)
    55.276691303        130,516,675      cycles                                                        (40.73%)
    55.276691303          2,308,909      L1-icache-load-misses                                         (39.62%)
    55.276691303         69,596,981      L1-dcache-loads                                               (39.62%)
    55.276691303          1,232,406      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.63%)
    55.276691303            138,681      L2-loads                                                      (31.70%)
    55.276691303              2,772      L2-load-misses            #    1.80% of all LL-cache accesses  (31.70%)
    55.276691303            169,557      LLC-loads                                                     (31.70%)
    55.276691303              6,046      LLC-load-misses           #    3.92% of all LL-cache accesses  (35.47%)
    55.327016000        100,326,338      mem_inst_retired.any                                          (36.42%)
    55.327016000         50,053,214      branch-instructions                                           (36.41%)
    55.327016000            236,436      branch-misses             #    0.47% of all branches          (36.42%)
    55.327016000        193,053,258      instructions              #    1.48  insn per cycle           (44.36%)
    55.327016000        130,191,651      cycles                                                        (44.36%)
    55.327016000          2,688,138      L1-icache-load-misses                                         (39.74%)
    55.327016000         66,667,784      L1-dcache-loads                                               (39.74%)
    55.327016000          1,288,178      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.74%)
    55.327016000            118,841      L2-loads                                                      (31.79%)
    55.327016000              6,219      L2-load-misses            #    4.61% of all LL-cache accesses  (31.79%)
    55.327016000            150,947      LLC-loads                                                     (31.79%)
    55.327016000              3,541      LLC-load-misses           #    2.63% of all LL-cache accesses  (31.79%)
    55.377339599        113,290,725      mem_inst_retired.any                                          (34.02%)
    55.377339599         59,812,917      branch-instructions                                           (36.41%)
    55.377339599            260,531      branch-misses             #    0.44% of all branches          (36.40%)
    55.377339599        224,910,999      instructions              #    1.73  insn per cycle           (44.35%)
    55.377339599        130,089,615      cycles                                                        (44.36%)
    55.377339599          2,424,730      L1-icache-load-misses                                         (42.15%)
    55.377339599         68,005,842      L1-dcache-loads                                               (39.74%)
    55.377339599          1,383,923      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.74%)
    55.377339599            136,335      L2-loads                                                      (31.79%)
    55.377339599              9,469      L2-load-misses            #    6.92% of all LL-cache accesses  (31.80%)
    55.377339599            137,261      LLC-loads                                                     (31.80%)
    55.377339599              7,749      LLC-load-misses           #    5.66% of all LL-cache accesses  (31.79%)
    55.427787109         83,660,408      mem_inst_retired.any                                          (31.72%)
    55.427787109         40,837,293      branch-instructions                                           (36.57%)
    55.427787109            218,092      branch-misses             #    0.53% of all branches          (36.57%)
    55.427787109        167,716,912      instructions              #    1.29  insn per cycle           (44.50%)
    55.427787109        130,477,701      cycles                                                        (44.50%)
    55.427787109          2,917,337      L1-icache-load-misses                                         (44.50%)
    55.427787109         58,795,092      L1-dcache-loads                                               (39.65%)
    55.427787109          1,764,038      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (39.64%)
    55.427787109            211,990      L2-loads                                                      (31.71%)
    55.427787109              5,796      L2-load-misses            #    2.87% of all LL-cache accesses  (31.71%)
    55.427787109            191,641      LLC-loads                                                     (31.72%)
    55.427787109              2,613      LLC-load-misses           #    1.29% of all LL-cache accesses  (31.72%)
    55.478136911         81,782,951      mem_inst_retired.any                                          (31.78%)
    55.478136911         40,548,021      branch-instructions                                           (32.48%)
    55.478136911            220,324      branch-misses             #    0.54% of all branches          (36.45%)
    55.478136911        172,057,359      instructions              #    1.32  insn per cycle           (44.40%)
    55.478136911        130,101,155      cycles                                                        (44.37%)
    55.478136911          2,794,960      L1-icache-load-misses                                         (44.37%)
    55.478136911         60,410,963      L1-dcache-loads                                               (43.70%)
    55.478136911          1,373,614      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.71%)
    55.478136911            190,956      L2-loads                                                      (31.79%)
    55.478136911              7,352      L2-load-misses            #    3.72% of all LL-cache accesses  (31.78%)
    55.478136911            204,533      LLC-loads                                                     (31.78%)
    55.478136911              5,811      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    55.528460026         81,764,125      mem_inst_retired.any                                          (31.79%)
    55.528460026         42,349,673      branch-instructions                                           (31.79%)
    55.528460026            223,994      branch-misses             #    0.53% of all branches          (35.77%)
    55.528460026        174,654,743      instructions              #    1.34  insn per cycle           (44.36%)
    55.528460026        130,052,954      cycles                                                        (44.36%)
    55.528460026          2,630,578      L1-icache-load-misses                                         (44.36%)
    55.528460026         55,640,053      L1-dcache-loads                                               (44.36%)
    55.528460026          1,498,432      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (40.41%)
    55.528460026            140,596      L2-loads                                                      (31.80%)
    55.528460026              4,443      L2-load-misses            #    2.62% of all LL-cache accesses  (31.80%)
    55.528460026            198,173      LLC-loads                                                     (31.79%)
    55.528460026              5,007      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.79%)
    55.578954984         99,739,734      mem_inst_retired.any                                          (31.69%)
    55.578954984         55,782,264      branch-instructions                                           (31.69%)
    55.578954984            264,180      branch-misses             #    0.47% of all branches          (31.68%)
    55.578954984        216,535,257      instructions              #    1.66  insn per cycle           (44.55%)
    55.578954984        130,624,903      cycles                                                        (44.55%)
    55.578954984          2,274,494      L1-icache-load-misses                                         (44.55%)
    55.578954984         67,398,354      L1-dcache-loads                                               (44.55%)
    55.578954984          1,583,967      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (44.55%)
    55.578954984            138,140      L2-loads                                                      (31.69%)
    55.578954984              7,373      L2-load-misses            #    4.93% of all LL-cache accesses  (31.68%)
    55.578954984            160,848      LLC-loads                                                     (31.69%)
    55.578954984              7,286      LLC-load-misses           #    4.87% of all LL-cache accesses  (31.69%)
    55.629450290         86,875,559      mem_inst_retired.any                                          (31.69%)
    55.629450290         42,787,785      branch-instructions                                           (31.69%)
    55.629450290            244,603      branch-misses             #    0.57% of all branches          (31.69%)
    55.629450290        203,777,218      instructions              #    1.56  insn per cycle           (41.94%)
    55.629450290        130,593,347      cycles                                                        (44.54%)
    55.629450290          2,625,574      L1-icache-load-misses                                         (44.55%)
    55.629450290         68,657,090      L1-dcache-loads                                               (44.55%)
    55.629450290          1,536,694      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (44.54%)
    55.629450290            159,328      L2-loads                                                      (31.69%)
    55.629450290              9,330      L2-load-misses            #    6.19% of all LL-cache accesses  (31.68%)
    55.629450290            142,252      LLC-loads                                                     (31.68%)
    55.629450290              4,370      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.69%)
    55.679775752        107,596,715      mem_inst_retired.any                                          (31.79%)
    55.679775752         47,412,914      branch-instructions                                           (31.79%)
    55.679775752            212,960      branch-misses             #    0.45% of all branches          (31.79%)
    55.679775752        191,646,166      instructions              #    1.47  insn per cycle           (39.74%)
    55.679775752        130,199,068      cycles                                                        (44.36%)
    55.679775752          2,502,015      L1-icache-load-misses                                         (44.37%)
    55.679775752         70,585,390      L1-dcache-loads                                               (44.37%)
    55.679775752          1,517,175      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (44.36%)
    55.679775752            202,386      L2-loads                                                      (31.79%)
    55.679775752              3,912      L2-load-misses            #    2.08% of all LL-cache accesses  (31.80%)
    55.679775752            172,926      LLC-loads                                                     (31.79%)
    55.679775752              4,963      LLC-load-misses           #    2.64% of all LL-cache accesses  (31.79%)
    55.730197615        100,894,966      mem_inst_retired.any                                          (31.74%)
    55.730197615         47,618,584      branch-instructions                                           (31.73%)
    55.730197615            202,133      branch-misses             #    0.42% of all branches          (31.74%)
    55.730197615        178,589,789      instructions              #    1.37  insn per cycle           (39.67%)
    55.730197615        130,350,070      cycles                                                        (40.38%)
    55.730197615          2,102,592      L1-icache-load-misses                                         (44.47%)
    55.730197615         61,263,443      L1-dcache-loads                                               (44.48%)
    55.730197615          1,297,899      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (44.48%)
    55.730197615            145,168      L2-loads                                                      (35.84%)
    55.730197615              5,698      L2-load-misses            #    3.54% of all LL-cache accesses  (31.73%)
    55.730197615            177,132      LLC-loads                                                     (31.72%)
    55.730197615              9,937      LLC-load-misses           #    6.17% of all LL-cache accesses  (31.72%)
    55.780537884         98,550,650      mem_inst_retired.any                                          (31.78%)
    55.780537884         49,259,202      branch-instructions                                           (31.78%)
    55.780537884            215,794      branch-misses             #    0.44% of all branches          (31.78%)
    55.780537884        187,056,998      instructions              #    1.44  insn per cycle           (39.73%)
    55.780537884        130,183,711      cycles                                                        (39.73%)
    55.780537884          2,314,100      L1-icache-load-misses                                         (43.57%)
    55.780537884         62,381,885      L1-dcache-loads                                               (44.38%)
    55.780537884          1,333,292      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.38%)
    55.780537884            124,507      L2-loads                                                      (36.43%)
    55.780537884              2,980      L2-load-misses            #    2.36% of all LL-cache accesses  (32.61%)
    55.780537884            127,881      LLC-loads                                                     (31.78%)
    55.780537884              5,124      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.79%)
    55.830877465         79,175,467      mem_inst_retired.any                                          (31.78%)
    55.830877465         40,394,109      branch-instructions                                           (31.78%)
    55.830877465            252,833      branch-misses             #    0.63% of all branches          (31.78%)
    55.830877465        201,628,286      instructions              #    1.55  insn per cycle           (39.73%)
    55.830877465        130,173,625      cycles                                                        (39.72%)
    55.830877465          2,292,093      L1-icache-load-misses                                         (39.73%)
    55.830877465         68,627,377      L1-dcache-loads                                               (44.38%)
    55.830877465          1,226,073      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (44.38%)
    55.830877465            131,656      L2-loads                                                      (36.44%)
    55.830877465              8,387      L2-load-misses            #    6.43% of all LL-cache accesses  (36.44%)
    55.830877465            129,273      LLC-loads                                                     (31.78%)
    55.830877465              4,753      LLC-load-misses           #    3.64% of all LL-cache accesses  (31.79%)
    55.881345775        110,238,829      mem_inst_retired.any                                          (31.70%)
    55.881345775         54,470,541      branch-instructions                                           (31.70%)
    55.881345775            238,695      branch-misses             #    0.44% of all branches          (31.70%)
    55.881345775        203,828,914      instructions              #    1.56  insn per cycle           (39.63%)
    55.881345775        130,528,439      cycles                                                        (39.63%)
    55.881345775          2,469,561      L1-icache-load-misses                                         (39.63%)
    55.881345775         70,866,260      L1-dcache-loads                                               (42.11%)
    55.881345775          1,342,364      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (44.51%)
    55.881345775            127,515      L2-loads                                                      (36.59%)
    55.881345775              4,861      L2-load-misses            #    3.38% of all LL-cache accesses  (36.59%)
    55.881345775            160,208      LLC-loads                                                     (34.13%)
    55.881345775              6,945      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.70%)
    55.931820420         80,142,256      mem_inst_retired.any                                          (31.70%)
    55.931820420         47,164,640      branch-instructions                                           (31.70%)
    55.931820420            279,387      branch-misses             #    0.59% of all branches          (31.70%)
    55.931820420        190,728,383      instructions              #    1.46  insn per cycle           (39.62%)
    55.931820420        130,463,225      cycles                                                        (39.62%)
    55.931820420          2,602,272      L1-icache-load-misses                                         (39.62%)
    55.931820420         61,586,135      L1-dcache-loads                                               (39.62%)
    55.931820420          1,334,238      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (44.53%)
    55.931820420            174,052      L2-loads                                                      (36.60%)
    55.931820420              7,767      L2-load-misses            #    4.24% of all LL-cache accesses  (36.60%)
    55.931820420            191,912      LLC-loads                                                     (36.60%)
    55.931820420              8,608      LLC-load-misses           #    4.70% of all LL-cache accesses  (31.70%)
    55.982152365         95,692,329      mem_inst_retired.any                                          (31.79%)
    55.982152365         51,556,045      branch-instructions                                           (31.79%)
    55.982152365            270,204      branch-misses             #    0.52% of all branches          (31.79%)
    55.982152365        205,358,359      instructions              #    1.58  insn per cycle           (39.73%)
    55.982152365        130,137,906      cycles                                                        (39.73%)
    55.982152365          1,767,968      L1-icache-load-misses                                         (39.74%)
    55.982152365         61,274,696      L1-dcache-loads                                               (39.73%)
    55.982152365          1,705,812      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (40.35%)
    55.982152365            185,368      L2-loads                                                      (36.42%)
    55.982152365             11,840      L2-load-misses            #    6.78% of all LL-cache accesses  (36.42%)
    55.982152365            163,980      LLC-loads                                                     (36.43%)
    55.982152365             11,205      LLC-load-misses           #    6.41% of all LL-cache accesses  (35.83%)
    56.032602106         87,227,818      mem_inst_retired.any                                          (32.64%)
    56.032602106         41,975,795      branch-instructions                                           (31.72%)
    56.032602106            228,110      branch-misses             #    0.54% of all branches          (31.71%)
    56.032602106        167,643,092      instructions              #    1.29  insn per cycle           (39.64%)
    56.032602106        130,374,783      cycles                                                        (39.64%)
    56.032602106          2,623,399      L1-icache-load-misses                                         (39.63%)
    56.032602106         53,579,850      L1-dcache-loads                                               (39.63%)
    56.032602106          1,511,686      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.64%)
    56.032602106            178,909      L2-loads                                                      (35.64%)
    56.032602106              8,006      L2-load-misses            #    4.23% of all LL-cache accesses  (36.57%)
    56.032602106            199,868      LLC-loads                                                     (36.57%)
    56.032602106              7,741      LLC-load-misses           #    4.09% of all LL-cache accesses  (36.57%)
    56.082952448         93,852,841      mem_inst_retired.any                                          (36.45%)
    56.082952448         41,656,739      branch-instructions                                           (31.77%)
    56.082952448            253,418      branch-misses             #    0.61% of all branches          (31.77%)
    56.082952448        212,443,367      instructions              #    1.63  insn per cycle           (39.72%)
    56.082952448        130,196,450      cycles                                                        (39.71%)
    56.082952448          2,470,065      L1-icache-load-misses                                         (39.72%)
    56.082952448         69,495,389      L1-dcache-loads                                               (39.72%)
    56.082952448          1,402,470      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.72%)
    56.082952448            208,037      L2-loads                                                      (31.78%)
    56.082952448              4,926      L2-load-misses            #    2.46% of all LL-cache accesses  (36.46%)
    56.082952448            191,773      LLC-loads                                                     (36.46%)
    56.082952448              4,575      LLC-load-misses           #    2.29% of all LL-cache accesses  (36.46%)
    56.133316753        106,125,061      mem_inst_retired.any                                          (36.46%)
    56.133316753         47,409,712      branch-instructions                                           (34.11%)
    56.133316753            240,097      branch-misses             #    0.51% of all branches          (31.77%)
    56.133316753        199,054,848      instructions              #    1.53  insn per cycle           (39.71%)
    56.133316753        130,215,866      cycles                                                        (39.71%)
    56.133316753          2,578,676      L1-icache-load-misses                                         (39.71%)
    56.133316753         69,461,298      L1-dcache-loads                                               (39.72%)
    56.133316753          1,298,480      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.71%)
    56.133316753            176,266      L2-loads                                                      (31.77%)
    56.133316753              4,744      L2-load-misses            #    2.61% of all LL-cache accesses  (34.10%)
    56.133316753            187,898      LLC-loads                                                     (36.46%)
    56.133316753              7,962      LLC-load-misses           #    4.37% of all LL-cache accesses  (36.46%)
    56.183645140        108,776,258      mem_inst_retired.any                                          (36.42%)
    56.183645140         49,143,670      branch-instructions                                           (36.42%)
    56.183645140            220,429      branch-misses             #    0.45% of all branches          (31.80%)
    56.183645140        191,127,148      instructions              #    1.47  insn per cycle           (39.73%)
    56.183645140        130,100,909      cycles                                                        (39.73%)
    56.183645140          2,537,746      L1-icache-load-misses                                         (39.73%)
    56.183645140         68,490,215      L1-dcache-loads                                               (39.73%)
    56.183645140          1,339,400      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.73%)
    56.183645140            166,722      L2-loads                                                      (31.79%)
    56.183645140             10,617      L2-load-misses            #    6.96% of all LL-cache accesses  (31.80%)
    56.183645140            138,194      LLC-loads                                                     (36.42%)
    56.183645140             10,191      LLC-load-misses           #    6.68% of all LL-cache accesses  (36.42%)
    56.233994989         88,925,957      mem_inst_retired.any                                          (36.44%)
    56.233994989         42,375,940      branch-instructions                                           (36.44%)
    56.233994989            221,969      branch-misses             #    0.52% of all branches          (35.48%)
    56.233994989        176,980,675      instructions              #    1.36  insn per cycle           (43.43%)
    56.233994989        130,206,845      cycles                                                        (39.72%)
    56.233994989          2,734,211      L1-icache-load-misses                                         (39.72%)
    56.233994989         67,852,290      L1-dcache-loads                                               (39.72%)
    56.233994989          1,379,795      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (39.72%)
    56.233994989            187,043      L2-loads                                                      (31.78%)
    56.233994989              7,143      L2-load-misses            #    3.44% of all LL-cache accesses  (31.78%)
    56.233994989            228,082      LLC-loads                                                     (32.73%)
    56.233994989              5,862      LLC-load-misses           #    2.82% of all LL-cache accesses  (36.45%)
    56.284435880         87,461,345      mem_inst_retired.any                                          (36.55%)
    56.284435880         44,413,163      branch-instructions                                           (36.55%)
    56.284435880            222,854      branch-misses             #    0.50% of all branches          (36.55%)
    56.284435880        177,331,575      instructions              #    1.36  insn per cycle           (44.48%)
    56.284435880        130,294,415      cycles                                                        (40.26%)
    56.284435880          2,439,338      L1-icache-load-misses                                         (39.66%)
    56.284435880         52,021,118      L1-dcache-loads                                               (39.66%)
    56.284435880          1,532,032      L1-dcache-load-misses     #    2.95% of all L1-dcache accesses  (39.66%)
    56.284435880            193,700      L2-loads                                                      (31.72%)
    56.284435880              7,057      L2-load-misses            #    3.76% of all LL-cache accesses  (31.73%)
    56.284435880            181,452      LLC-loads                                                     (31.73%)
    56.284435880              7,497      LLC-load-misses           #    4.00% of all LL-cache accesses  (35.93%)
    56.334787627         60,187,376      mem_inst_retired.any                                          (11.60%)
    56.334787627         32,532,792      branch-instructions                                           (21.27%)
    56.334787627            175,437      branch-misses             #    0.54% of all branches          (32.31%)
    56.334787627        144,940,920      instructions              #    1.55  insn per cycle           (43.36%)
    56.334787627         93,675,441      cycles                                                        (54.41%)
    56.334787627          1,715,117      L1-icache-load-misses                                         (55.26%)
    56.334787627         48,266,640      L1-dcache-loads                                               (55.27%)
    56.334787627            904,377      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (55.27%)
    56.334787627            123,537      L2-loads                                                      (44.22%)
    56.334787627              3,083      L2-load-misses            #    2.54% of all LL-cache accesses  (34.54%)
    56.334787627            118,879      LLC-loads                                                     (23.48%)
    56.334787627              2,800      LLC-load-misses           #    2.31% of all LL-cache accesses  (12.43%)
    56.435466739         83,805,986      mem_inst_retired.any                                          (33.16%)
    56.435466739         40,203,475      branch-instructions                                           (36.22%)
    56.435466739            231,634      branch-misses             #    0.58% of all branches          (33.16%)
    56.435466739        164,908,443      instructions              #    1.39  insn per cycle           (41.72%)
    56.435466739        118,825,888      cycles                                                        (42.20%)
    56.435466739          2,449,845      L1-icache-load-misses                                         (42.45%)
    56.435466739         52,861,383      L1-dcache-loads                                               (42.85%)
    56.435466739          1,673,713      L1-dcache-load-misses     #    3.17% of all L1-dcache accesses  (42.88%)
    56.435466739            172,989      L2-loads                                                      (33.01%)
    56.435466739             10,747      L2-load-misses            #    6.32% of all LL-cache accesses  (29.54%)
    56.435466739            166,923      LLC-loads                                                     (32.59%)
    56.435466739             12,713      LLC-load-misses           #    7.48% of all LL-cache accesses  (31.99%)
    56.485801478        122,964,152      mem_inst_retired.any                                          (36.85%)
    56.485801478         57,596,356      branch-instructions                                           (33.29%)
    56.485801478            266,308      branch-misses             #    0.46% of all branches          (33.28%)
    56.485801478        226,499,519      instructions              #    1.82  insn per cycle           (41.61%)
    56.485801478        124,250,610      cycles                                                        (41.61%)
    56.485801478          2,342,306      L1-icache-load-misses                                         (41.64%)
    56.485801478         65,077,718      L1-dcache-loads                                               (41.64%)
    56.485801478          1,435,393      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (41.64%)
    56.485801478            218,436      L2-loads                                                      (29.84%)
    56.485801478              7,284      L2-load-misses            #    3.64% of all LL-cache accesses  (33.40%)
    56.485801478            181,329      LLC-loads                                                     (33.40%)
    56.485801478             11,359      LLC-load-misses           #    5.68% of all LL-cache accesses  (33.40%)
    56.536259850         81,540,097      mem_inst_retired.any                                          (45.40%)
    56.536259850         39,445,583      branch-instructions                                           (45.04%)
    56.536259850            176,430      branch-misses             #    0.45% of all branches          (45.05%)
    56.536259850        141,368,141      instructions              #    1.55  insn per cycle           (56.40%)
    56.536259850         91,138,528      cycles                                                        (56.40%)
    56.536259850          1,816,690      L1-icache-load-misses                                         (45.41%)
    56.536259850         39,217,194      L1-dcache-loads                                               (34.41%)
    56.536259850          1,327,791      L1-dcache-load-misses     #    3.39% of all L1-dcache accesses  (23.07%)
    56.536259850            171,490      L2-loads                                                      (9.56%)
    56.536259850             11,143      L2-load-misses            #    7.48% of all LL-cache accesses  (20.53%)
    56.536259850            126,399      LLC-loads                                                     (31.88%)
    56.536259850              9,808      LLC-load-misses           #    6.59% of all LL-cache accesses  (43.22%)
    56.586572737         82,165,844      mem_inst_retired.any                                          (46.20%)
    56.586572737         40,001,047      branch-instructions                                           (42.40%)
    56.586572737            178,844      branch-misses             #    0.45% of all branches          (30.66%)
    56.586572737        153,126,881      instructions              #    1.74  insn per cycle           (30.67%)
    56.586572737         88,026,880      cycles                                                        (18.92%)
    56.586572737          1,614,105      L1-icache-load-misses                                         (18.57%)
    56.586572737         39,243,546      L1-dcache-loads                                               (23.13%)
    56.586572737          1,255,762      L1-dcache-load-misses     #    3.20% of all L1-dcache accesses  (34.87%)
    56.586572737            138,634      L2-loads                                                      (46.62%)
    56.586572737              5,688      L2-load-misses            #    4.30% of all LL-cache accesses  (46.20%)
    56.586572737            125,750      LLC-loads                                                     (46.19%)
    56.586572737              8,746      LLC-load-misses           #    6.62% of all LL-cache accesses  (46.19%)
    56.637030007        122,920,975      mem_inst_retired.any                                          (34.81%)
    56.637030007         59,475,576      branch-instructions                                           (31.50%)
    56.637030007            267,132      branch-misses             #    0.45% of all branches          (30.94%)
    56.637030007        210,158,878      instructions              #    1.74  insn per cycle           (39.50%)
    56.637030007        120,830,032      cycles                                                        (39.50%)
    56.637030007          2,340,648      L1-icache-load-misses                                         (39.50%)
    56.637030007         55,872,145      L1-dcache-loads                                               (42.81%)
    56.637030007          1,134,629      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (42.81%)
    56.637030007            131,165      L2-loads                                                      (34.26%)
    56.637030007              5,319      L2-load-misses            #    3.88% of all LL-cache accesses  (34.25%)
    56.637030007            143,109      LLC-loads                                                     (34.82%)
    56.637030007              8,936      LLC-load-misses           #    6.52% of all LL-cache accesses  (34.81%)
    56.687372495         92,319,435      mem_inst_retired.any                                          (31.79%)
    56.687372495         55,133,957      branch-instructions                                           (36.44%)
    56.687372495            279,115      branch-misses             #    0.51% of all branches          (36.44%)
    56.687372495        249,614,289      instructions              #    1.92  insn per cycle           (44.38%)
    56.687372495        130,194,728      cycles                                                        (44.38%)
    56.687372495          2,057,819      L1-icache-load-misses                                         (44.37%)
    56.687372495         69,854,957      L1-dcache-loads                                               (39.72%)
    56.687372495          1,142,079      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.72%)
    56.687372495            161,475      L2-loads                                                      (31.78%)
    56.687372495              4,643      L2-load-misses            #    2.76% of all LL-cache accesses  (31.78%)
    56.687372495            174,400      LLC-loads                                                     (31.79%)
    56.687372495              4,448      LLC-load-misses           #    2.65% of all LL-cache accesses  (31.78%)
    56.737814114         84,328,439      mem_inst_retired.any                                          (31.73%)
    56.737814114         44,348,049      branch-instructions                                           (33.24%)
    56.737814114            246,072      branch-misses             #    0.55% of all branches          (36.55%)
    56.737814114        220,610,085      instructions              #    1.69  insn per cycle           (44.48%)
    56.737814114        130,418,707      cycles                                                        (44.48%)
    56.737814114          2,213,505      L1-icache-load-misses                                         (44.48%)
    56.737814114         86,363,553      L1-dcache-loads                                               (42.99%)
    56.737814114          1,227,361      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (39.66%)
    56.737814114            146,796      L2-loads                                                      (31.73%)
    56.737814114              5,437      L2-load-misses            #    3.62% of all LL-cache accesses  (31.73%)
    56.737814114            153,891      LLC-loads                                                     (31.73%)
    56.737814114              4,620      LLC-load-misses           #    3.07% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    56.788129707        105,345,531      mem_inst_retired.any                                          (31.63%)
    56.788129707         45,968,893      branch-instructions                                           (31.63%)
    56.788129707            235,816      branch-misses             #    0.51% of all branches          (36.24%)
    56.788129707        179,963,623      instructions              #    1.39  insn per cycle           (44.21%)
    56.788129707        129,886,564      cycles                                                        (44.47%)
    56.788129707          2,517,246      L1-icache-load-misses                                         (44.48%)
    56.788129707         67,218,540      L1-dcache-loads                                               (44.47%)
    56.788129707          1,558,311      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.87%)
    56.788129707            119,193      L2-loads                                                      (31.87%)
    56.788129707             12,056      L2-load-misses            #   11.04% of all LL-cache accesses  (31.87%)
    56.788129707             99,302      LLC-loads                                                     (31.87%)
    56.788129707             11,029      LLC-load-misses           #   10.10% of all LL-cache accesses  (31.62%)
    56.838488126         88,231,253      mem_inst_retired.any                                          (31.77%)
    56.838488126         43,259,390      branch-instructions                                           (31.77%)
    56.838488126            255,747      branch-misses             #    0.59% of all branches          (31.78%)
    56.838488126        204,393,927      instructions              #    1.57  insn per cycle           (44.39%)
    56.838488126        130,205,192      cycles                                                        (44.38%)
    56.838488126          2,434,249      L1-icache-load-misses                                         (44.38%)
    56.838488126         86,980,589      L1-dcache-loads                                               (44.39%)
    56.838488126          1,311,442      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (44.39%)
    56.838488126            125,088      L2-loads                                                      (31.78%)
    56.838488126             12,831      L2-load-misses            #    8.38% of all LL-cache accesses  (31.78%)
    56.838488126            181,236      LLC-loads                                                     (31.78%)
    56.838488126              7,885      LLC-load-misses           #    5.15% of all LL-cache accesses  (31.78%)
    56.888807542         87,106,824      mem_inst_retired.any                                          (31.80%)
    56.888807542         47,903,655      branch-instructions                                           (31.80%)
    56.888807542            285,696      branch-misses             #    0.60% of all branches          (31.79%)
    56.888807542        199,247,196      instructions              #    1.53  insn per cycle           (43.01%)
    56.888807542        130,068,252      cycles                                                        (44.35%)
    56.888807542          2,618,982      L1-icache-load-misses                                         (44.35%)
    56.888807542         58,794,870      L1-dcache-loads                                               (44.35%)
    56.888807542          1,513,353      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (44.35%)
    56.888807542            163,229      L2-loads                                                      (31.80%)
    56.888807542              4,619      L2-load-misses            #    2.64% of all LL-cache accesses  (31.80%)
    56.888807542            186,536      LLC-loads                                                     (31.80%)
    56.888807542              6,898      LLC-load-misses           #    3.94% of all LL-cache accesses  (31.80%)
    56.939260919         80,476,177      mem_inst_retired.any                                          (31.71%)
    56.939260919         40,072,836      branch-instructions                                           (31.71%)
    56.939260919            215,974      branch-misses             #    0.54% of all branches          (31.71%)
    56.939260919        165,973,828      instructions              #    1.27  insn per cycle           (39.64%)
    56.939260919        130,433,593      cycles                                                        (44.50%)
    56.939260919          2,585,808      L1-icache-load-misses                                         (44.51%)
    56.939260919         59,237,624      L1-dcache-loads                                               (44.51%)
    56.939260919          1,409,524      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (44.51%)
    56.939260919            178,267      L2-loads                                                      (31.72%)
    56.939260919              5,609      L2-load-misses            #    2.83% of all LL-cache accesses  (31.71%)
    56.939260919            218,556      LLC-loads                                                     (31.71%)
    56.939260919              6,162      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.71%)
    56.989747393         86,519,093      mem_inst_retired.any                                          (31.70%)
    56.989747393         44,928,443      branch-instructions                                           (31.69%)
    56.989747393            256,204      branch-misses             #    0.57% of all branches          (31.70%)
    56.989747393        191,754,052      instructions              #    1.47  insn per cycle           (39.62%)
    56.989747393        130,545,716      cycles                                                        (41.34%)
    56.989747393          2,404,211      L1-icache-load-misses                                         (44.53%)
    56.989747393         72,626,767      L1-dcache-loads                                               (44.53%)
    56.989747393          1,380,571      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.53%)
    56.989747393            133,420      L2-loads                                                      (34.91%)
    56.989747393              4,878      L2-load-misses            #    3.46% of all LL-cache accesses  (31.69%)
    56.989747393            148,483      LLC-loads                                                     (31.69%)
    56.989747393              6,035      LLC-load-misses           #    4.28% of all LL-cache accesses  (31.69%)
    57.040194259         80,217,199      mem_inst_retired.any                                          (31.80%)
    57.040194259         37,914,762      branch-instructions                                           (31.55%)
    57.040194259            198,740      branch-misses             #    0.52% of all branches          (31.55%)
    57.040194259        156,486,959      instructions              #    1.20  insn per cycle           (39.50%)
    57.040194259        129,999,300      cycles                                                        (39.50%)
    57.040194259          3,330,851      L1-icache-load-misses                                         (44.22%)
    57.040194259         59,131,188      L1-dcache-loads                                               (44.60%)
    57.040194259          1,636,769      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (44.59%)
    57.040194259            202,890      L2-loads                                                      (36.64%)
    57.040194259             11,512      L2-load-misses            #    6.26% of all LL-cache accesses  (31.94%)
    57.040194259            165,110      LLC-loads                                                     (31.80%)
    57.040194259              7,168      LLC-load-misses           #    3.90% of all LL-cache accesses  (31.81%)
    57.090523133        116,211,884      mem_inst_retired.any                                          (31.78%)
    57.090523133         54,839,246      branch-instructions                                           (31.79%)
    57.090523133            242,189      branch-misses             #    0.44% of all branches          (31.79%)
    57.090523133        195,517,127      instructions              #    1.50  insn per cycle           (39.73%)
    57.090523133        130,153,337      cycles                                                        (39.73%)
    57.090523133          2,472,785      L1-icache-load-misses                                         (39.74%)
    57.090523133         68,478,956      L1-dcache-loads                                               (44.37%)
    57.090523133          1,588,721      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.38%)
    57.090523133            146,262      L2-loads                                                      (36.43%)
    57.090523133              7,558      L2-load-misses            #    5.29% of all LL-cache accesses  (36.42%)
    57.090523133            139,467      LLC-loads                                                     (31.79%)
    57.090523133              6,512      LLC-load-misses           #    4.56% of all LL-cache accesses  (31.79%)
    57.140965856         98,069,131      mem_inst_retired.any                                          (31.72%)
    57.140965856         44,818,357      branch-instructions                                           (31.72%)
    57.140965856            253,154      branch-misses             #    0.56% of all branches          (31.72%)
    57.140965856        210,343,894      instructions              #    1.61  insn per cycle           (39.65%)
    57.140965856        130,425,643      cycles                                                        (39.65%)
    57.140965856          2,212,770      L1-icache-load-misses                                         (39.65%)
    57.140965856         72,532,962      L1-dcache-loads                                               (42.83%)
    57.140965856          1,203,755      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (44.49%)
    57.140965856            130,956      L2-loads                                                      (36.56%)
    57.140965856             10,141      L2-load-misses            #    6.86% of all LL-cache accesses  (36.56%)
    57.140965856            164,809      LLC-loads                                                     (33.40%)
    57.140965856              8,622      LLC-load-misses           #    5.83% of all LL-cache accesses  (31.72%)
    57.191455595        126,755,433      mem_inst_retired.any                                          (31.69%)
    57.191455595         66,438,821      branch-instructions                                           (31.68%)
    57.191455595            299,666      branch-misses             #    0.45% of all branches          (31.69%)
    57.191455595        239,853,359      instructions              #    1.84  insn per cycle           (39.61%)
    57.191455595        130,589,566      cycles                                                        (39.61%)
    57.191455595          2,428,760      L1-icache-load-misses                                         (39.61%)
    57.191455595         54,214,959      L1-dcache-loads                                               (39.61%)
    57.191455595          1,255,396      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (44.55%)
    57.191455595            173,839      L2-loads                                                      (36.63%)
    57.191455595              8,044      L2-load-misses            #    4.63% of all LL-cache accesses  (36.64%)
    57.191455595            173,602      LLC-loads                                                     (36.63%)
    57.191455595              9,298      LLC-load-misses           #    5.35% of all LL-cache accesses  (31.68%)
    57.241791107         99,062,235      mem_inst_retired.any                                          (31.79%)
    57.241791107         42,417,016      branch-instructions                                           (31.79%)
    57.241791107            199,543      branch-misses             #    0.47% of all branches          (31.79%)
    57.241791107        192,596,066      instructions              #    1.48  insn per cycle           (39.73%)
    57.241791107        130,133,036      cycles                                                        (39.73%)
    57.241791107          2,306,202      L1-icache-load-misses                                         (39.73%)
    57.241791107         87,232,509      L1-dcache-loads                                               (39.74%)
    57.241791107          1,211,926      L1-dcache-load-misses     #    1.39% of all L1-dcache accesses  (41.07%)
    57.241791107            124,464      L2-loads                                                      (36.43%)
    57.241791107             11,878      L2-load-misses            #    9.71% of all LL-cache accesses  (36.43%)
    57.241791107            120,314      LLC-loads                                                     (36.42%)
    57.241791107              5,768      LLC-load-misses           #    4.71% of all LL-cache accesses  (35.12%)
    57.292256705         93,392,258      mem_inst_retired.any                                          (32.26%)
    57.292256705         54,366,676      branch-instructions                                           (32.02%)
    57.292256705            255,461      branch-misses             #    0.47% of all branches          (32.01%)
    57.292256705        203,527,534      instructions              #    1.58  insn per cycle           (40.01%)
    57.292256705        129,165,418      cycles                                                        (39.03%)
    57.292256705          2,756,259      L1-icache-load-misses                                         (39.03%)
    57.292256705         59,794,669      L1-dcache-loads                                               (39.04%)
    57.292256705          1,342,699      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.04%)
    57.292256705            127,028      L2-loads                                                      (36.68%)
    57.292256705              6,384      L2-load-misses            #    4.86% of all LL-cache accesses  (36.94%)
    57.292256705            135,499      LLC-loads                                                     (36.94%)
    57.292256705              2,135      LLC-load-misses           #    1.63% of all LL-cache accesses  (36.94%)
    57.342743739         86,045,877      mem_inst_retired.any                                          (36.61%)
    57.342743739         41,014,629      branch-instructions                                           (31.70%)
    57.342743739            253,484      branch-misses             #    0.62% of all branches          (31.69%)
    57.342743739        171,093,932      instructions              #    1.31  insn per cycle           (39.62%)
    57.342743739        130,463,633      cycles                                                        (39.61%)
    57.342743739          2,802,266      L1-icache-load-misses                                         (39.62%)
    57.342743739         60,592,805      L1-dcache-loads                                               (39.62%)
    57.342743739          1,428,312      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.63%)
    57.342743739            207,973      L2-loads                                                      (31.70%)
    57.342743739              9,031      L2-load-misses            #    4.15% of all LL-cache accesses  (36.60%)
    57.342743739            226,763      LLC-loads                                                     (36.61%)
    57.342743739             10,528      LLC-load-misses           #    4.84% of all LL-cache accesses  (36.60%)
    57.393055498         83,255,901      mem_inst_retired.any                                          (36.40%)
    57.393055498         41,125,405      branch-instructions                                           (33.63%)
    57.393055498            233,031      branch-misses             #    0.57% of all branches          (31.80%)
    57.393055498        177,524,457      instructions              #    1.36  insn per cycle           (39.75%)
    57.393055498        130,087,470      cycles                                                        (39.75%)
    57.393055498          2,792,211      L1-icache-load-misses                                         (39.75%)
    57.393055498         57,004,437      L1-dcache-loads                                               (39.75%)
    57.393055498          1,511,294      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.74%)
    57.393055498            137,330      L2-loads                                                      (31.80%)
    57.393055498              4,989      L2-load-misses            #    3.40% of all LL-cache accesses  (34.56%)
    57.393055498            156,246      LLC-loads                                                     (36.40%)
    57.393055498              8,032      LLC-load-misses           #    5.47% of all LL-cache accesses  (36.40%)
    57.443421074         82,440,059      mem_inst_retired.any                                          (36.46%)
    57.443421074         44,375,791      branch-instructions                                           (36.46%)
    57.443421074            262,543      branch-misses             #    0.59% of all branches          (31.76%)
    57.443421074        184,661,251      instructions              #    1.42  insn per cycle           (39.70%)
    57.443421074        130,191,765      cycles                                                        (39.70%)
    57.443421074          2,637,969      L1-icache-load-misses                                         (39.71%)
    57.443421074         55,802,294      L1-dcache-loads                                               (39.71%)
    57.443421074          1,388,601      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.72%)
    57.443421074            220,698      L2-loads                                                      (31.77%)
    57.443421074              8,949      L2-load-misses            #    4.15% of all LL-cache accesses  (31.77%)
    57.443421074            210,085      LLC-loads                                                     (36.47%)
    57.443421074              7,204      LLC-load-misses           #    3.34% of all LL-cache accesses  (36.46%)
    57.493882269         94,073,949      mem_inst_retired.any                                          (36.58%)
    57.493882269         47,246,457      branch-instructions                                           (36.58%)
    57.493882269            231,750      branch-misses             #    0.49% of all branches          (35.17%)
    57.493882269        202,396,883      instructions              #    1.55  insn per cycle           (43.10%)
    57.493882269        130,486,827      cycles                                                        (39.63%)
    57.493882269          2,342,363      L1-icache-load-misses                                         (39.63%)
    57.493882269         69,153,117      L1-dcache-loads                                               (39.63%)
    57.493882269          1,240,777      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.64%)
    57.493882269            153,432      L2-loads                                                      (31.71%)
    57.493882269              4,194      L2-load-misses            #    2.55% of all LL-cache accesses  (31.71%)
    57.493882269            174,871      LLC-loads                                                     (33.10%)
    57.493882269              9,503      LLC-load-misses           #    5.79% of all LL-cache accesses  (36.59%)
    57.544361704        110,389,604      mem_inst_retired.any                                          (36.60%)
    57.544361704         53,548,800      branch-instructions                                           (36.61%)
    57.544361704            234,961      branch-misses             #    0.44% of all branches          (36.60%)
    57.544361704        205,302,505      instructions              #    1.57  insn per cycle           (44.53%)
    57.544361704        130,457,066      cycles                                                        (40.08%)
    57.544361704          2,477,931      L1-icache-load-misses                                         (39.62%)
    57.544361704         67,625,070      L1-dcache-loads                                               (39.62%)
    57.544361704          1,242,111      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.62%)
    57.544361704            168,295      L2-loads                                                      (31.70%)
    57.544361704              5,234      L2-load-misses            #    3.07% of all LL-cache accesses  (31.70%)
    57.544361704            172,572      LLC-loads                                                     (31.70%)
    57.544361704              6,683      LLC-load-misses           #    3.92% of all LL-cache accesses  (36.13%)
    57.594883842         98,648,890      mem_inst_retired.any                                          (36.66%)
    57.594883842         49,378,137      branch-instructions                                           (36.66%)
    57.594883842            227,798      branch-misses             #    0.46% of all branches          (36.66%)
    57.594883842        183,034,988      instructions              #    1.40  insn per cycle           (44.58%)
    57.594883842        130,663,495      cycles                                                        (44.58%)
    57.594883842          2,495,343      L1-icache-load-misses                                         (39.58%)
    57.594883842         68,701,471      L1-dcache-loads                                               (39.59%)
    57.594883842          1,199,204      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.58%)
    57.594883842            141,224      L2-loads                                                      (31.67%)
    57.594883842              6,495      L2-load-misses            #    4.46% of all LL-cache accesses  (31.67%)
    57.594883842            150,041      LLC-loads                                                     (31.67%)
    57.594883842             11,120      LLC-load-misses           #    7.64% of all LL-cache accesses  (31.67%)
    57.645367985        101,769,244      mem_inst_retired.any                                          (34.18%)
    57.645367985         52,238,381      branch-instructions                                           (36.60%)
    57.645367985            271,313      branch-misses             #    0.52% of all branches          (36.61%)
    57.645367985        206,773,545      instructions              #    1.58  insn per cycle           (44.54%)
    57.645367985        130,497,177      cycles                                                        (44.54%)
    57.645367985          2,402,940      L1-icache-load-misses                                         (42.08%)
    57.645367985         62,191,161      L1-dcache-loads                                               (39.62%)
    57.645367985          1,717,154      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (39.61%)
    57.645367985            196,966      L2-loads                                                      (31.69%)
    57.645367985              5,653      L2-load-misses            #    2.92% of all LL-cache accesses  (31.69%)
    57.645367985            190,760      LLC-loads                                                     (31.70%)
    57.645367985              8,953      LLC-load-misses           #    4.62% of all LL-cache accesses  (31.70%)
    57.695836283         78,228,769      mem_inst_retired.any                                          (31.69%)
    57.695836283         42,246,163      branch-instructions                                           (36.60%)
    57.695836283            228,858      branch-misses             #    0.54% of all branches          (36.60%)
    57.695836283        171,485,424      instructions              #    1.31  insn per cycle           (44.53%)
    57.695836283        130,507,951      cycles                                                        (44.52%)
    57.695836283          2,783,440      L1-icache-load-misses                                         (44.53%)
    57.695836283         56,221,534      L1-dcache-loads                                               (39.63%)
    57.695836283          1,331,174      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.63%)
    57.695836283            121,891      L2-loads                                                      (31.71%)
    57.695836283             11,045      L2-load-misses            #    9.75% of all LL-cache accesses  (31.69%)
    57.695836283            104,634      LLC-loads                                                     (31.69%)
    57.695836283              7,017      LLC-load-misses           #    6.20% of all LL-cache accesses  (31.69%)
    57.746295224         87,787,282      mem_inst_retired.any                                          (31.71%)
    57.746295224         39,131,372      branch-instructions                                           (32.30%)
    57.746295224            248,764      branch-misses             #    0.64% of all branches          (36.58%)
    57.746295224        202,972,760      instructions              #    1.56  insn per cycle           (44.51%)
    57.746295224        130,419,667      cycles                                                        (44.51%)
    57.746295224          2,653,301      L1-icache-load-misses                                         (44.51%)
    57.746295224         68,354,882      L1-dcache-loads                                               (43.95%)
    57.746295224          1,543,206      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.64%)
    57.746295224            209,084      L2-loads                                                      (31.71%)
    57.746295224             11,224      L2-load-misses            #    6.50% of all LL-cache accesses  (31.71%)
    57.746295224            136,080      LLC-loads                                                     (31.71%)
    57.746295224              8,975      LLC-load-misses           #    5.20% of all LL-cache accesses  (31.71%)
    57.796638939        106,937,744      mem_inst_retired.any                                          (31.78%)
    57.796638939         47,281,149      branch-instructions                                           (31.78%)
    57.796638939            235,982      branch-misses             #    0.50% of all branches          (35.43%)
    57.796638939        189,852,763      instructions              #    1.46  insn per cycle           (44.37%)
    57.796638939        130,152,323      cycles                                                        (44.38%)
    57.796638939          2,666,361      L1-icache-load-misses                                         (44.37%)
    57.796638939         61,534,157      L1-dcache-loads                                               (44.37%)
    57.796638939          1,250,184      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (40.75%)
    57.796638939            150,457      L2-loads                                                      (31.79%)
    57.796638939              9,573      L2-load-misses            #    6.72% of all LL-cache accesses  (31.79%)
    57.796638939            134,411      LLC-loads                                                     (31.79%)
    57.796638939              8,359      LLC-load-misses           #    5.87% of all LL-cache accesses  (31.78%)
    57.847117492        100,212,496      mem_inst_retired.any                                          (31.70%)
    57.847117492         50,427,317      branch-instructions                                           (31.67%)
    57.847117492            258,756      branch-misses             #    0.51% of all branches          (31.67%)
    57.847117492        193,214,437      instructions              #    1.48  insn per cycle           (44.51%)
    57.847117492        130,449,723      cycles                                                        (44.51%)
    57.847117492          2,689,632      L1-icache-load-misses                                         (44.52%)
    57.847117492         67,106,063      L1-dcache-loads                                               (44.55%)
    57.847117492          1,214,866      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.55%)
    57.847117492            149,624      L2-loads                                                      (31.71%)
    57.847117492              8,742      L2-load-misses            #    6.00% of all LL-cache accesses  (31.71%)
    57.847117492            141,629      LLC-loads                                                     (31.71%)
    57.847117492             10,429      LLC-load-misses           #    7.16% of all LL-cache accesses  (31.71%)
    57.897598890         84,231,012      mem_inst_retired.any                                          (31.70%)
    57.897598890         45,664,740      branch-instructions                                           (31.70%)
    57.897598890            268,061      branch-misses             #    0.59% of all branches          (31.69%)
    57.897598890        204,772,959      instructions              #    1.57  insn per cycle           (41.63%)
    57.897598890        130,457,505      cycles                                                        (44.52%)
    57.897598890          2,688,399      L1-icache-load-misses                                         (44.53%)
    57.897598890         69,891,205      L1-dcache-loads                                               (44.53%)
    57.897598890          1,337,499      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (44.53%)
    57.897598890            157,756      L2-loads                                                      (31.70%)
    57.897598890              7,252      L2-load-misses            #    4.77% of all LL-cache accesses  (31.70%)
    57.897598890            146,543      LLC-loads                                                     (31.70%)
    57.897598890              6,489      LLC-load-misses           #    4.26% of all LL-cache accesses  (31.70%)
    57.948094705        109,316,804      mem_inst_retired.any                                          (31.68%)
    57.948094705         51,284,364      branch-instructions                                           (31.68%)
    57.948094705            228,467      branch-misses             #    0.45% of all branches          (31.68%)
    57.948094705        179,210,646      instructions              #    1.37  insn per cycle           (39.60%)
    57.948094705        130,589,013      cycles                                                        (44.55%)
    57.948094705          2,901,014      L1-icache-load-misses                                         (44.55%)
    57.948094705         58,865,251      L1-dcache-loads                                               (44.55%)
    57.948094705          1,360,493      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (44.55%)
    57.948094705            170,271      L2-loads                                                      (31.69%)
    57.948094705              8,632      L2-load-misses            #    5.43% of all LL-cache accesses  (31.69%)
    57.948094705            147,732      LLC-loads                                                     (31.69%)
    57.948094705             10,335      LLC-load-misses           #    6.50% of all LL-cache accesses  (31.69%)
    57.998423088         98,959,625      mem_inst_retired.any                                          (31.79%)
    57.998423088         54,636,972      branch-instructions                                           (31.79%)
    57.998423088            263,389      branch-misses             #    0.48% of all branches          (31.79%)
    57.998423088        222,241,810      instructions              #    1.71  insn per cycle           (39.74%)
    57.998423088        130,097,982      cycles                                                        (39.81%)
    57.998423088          2,534,487      L1-icache-load-misses                                         (44.37%)
    57.998423088         65,011,137      L1-dcache-loads                                               (44.37%)
    57.998423088          1,493,088      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.37%)
    57.998423088            170,607      L2-loads                                                      (36.37%)
    57.998423088              7,364      L2-load-misses            #    4.11% of all LL-cache accesses  (31.79%)
    57.998423088            187,845      LLC-loads                                                     (31.79%)
    57.998423088              7,259      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    58.048914431        111,755,763      mem_inst_retired.any                                          (31.69%)
    58.048914431         54,767,638      branch-instructions                                           (31.68%)
    58.048914431            245,655      branch-misses             #    0.45% of all branches          (31.68%)
    58.048914431        200,090,380      instructions              #    1.53  insn per cycle           (39.60%)
    58.048914431        130,541,342      cycles                                                        (39.61%)
    58.048914431          2,734,824      L1-icache-load-misses                                         (42.99%)
    58.048914431         59,419,873      L1-dcache-loads                                               (44.54%)
    58.048914431          1,779,859      L1-dcache-load-misses     #    3.00% of all L1-dcache accesses  (44.54%)
    58.048914431            209,810      L2-loads                                                      (36.62%)
    58.048914431              4,028      L2-load-misses            #    1.93% of all LL-cache accesses  (33.26%)
    58.048914431            208,543      LLC-loads                                                     (31.70%)
    58.048914431              3,934      LLC-load-misses           #    1.88% of all LL-cache accesses  (31.69%)
    58.099283854         94,598,212      mem_inst_retired.any                                          (31.77%)
    58.099283854         54,571,695      branch-instructions                                           (31.77%)
    58.099283854            252,801      branch-misses             #    0.46% of all branches          (31.77%)
    58.099283854        216,769,950      instructions              #    1.67  insn per cycle           (39.70%)
    58.099283854        130,169,677      cycles                                                        (39.70%)
    58.099283854          2,222,332      L1-icache-load-misses                                         (39.70%)
    58.099283854         60,097,215      L1-dcache-loads                                               (44.41%)
    58.099283854          1,581,260      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (44.41%)
    58.099283854            183,432      L2-loads                                                      (36.48%)
    58.099283854              5,584      L2-load-misses            #    3.29% of all LL-cache accesses  (36.47%)
    58.099283854            155,654      LLC-loads                                                     (31.76%)
    58.099283854              3,648      LLC-load-misses           #    2.15% of all LL-cache accesses  (31.77%)
    58.149659356         86,217,744      mem_inst_retired.any                                          (31.76%)
    58.149659356         43,479,291      branch-instructions                                           (31.76%)
    58.149659356            265,761      branch-misses             #    0.61% of all branches          (31.76%)
    58.149659356        211,644,235      instructions              #    1.63  insn per cycle           (39.70%)
    58.149659356        130,199,811      cycles                                                        (39.69%)
    58.149659356          2,562,219      L1-icache-load-misses                                         (39.70%)
    58.149659356         66,188,424      L1-dcache-loads                                               (41.38%)
    58.149659356          1,442,324      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.42%)
    58.149659356            222,117      L2-loads                                                      (36.49%)
    58.149659356              7,676      L2-load-misses            #    3.48% of all LL-cache accesses  (36.49%)
    58.149659356            218,517      LLC-loads                                                     (34.82%)
    58.149659356              3,495      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.76%)
    58.200136246         99,390,945      mem_inst_retired.any                                          (31.70%)
    58.200136246         52,608,228      branch-instructions                                           (31.69%)
    58.200136246            260,696      branch-misses             #    0.50% of all branches          (31.69%)
    58.200136246        202,188,385      instructions              #    1.55  insn per cycle           (39.61%)
    58.200136246        130,505,512      cycles                                                        (39.60%)
    58.200136246          2,718,928      L1-icache-load-misses                                         (39.60%)
    58.200136246         62,251,568      L1-dcache-loads                                               (39.61%)
    58.200136246          1,353,004      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (44.50%)
    58.200136246            162,472      L2-loads                                                      (36.61%)
    58.200136246              6,218      L2-load-misses            #    3.48% of all LL-cache accesses  (36.62%)
    58.200136246            194,759      LLC-loads                                                     (36.61%)
    58.200136246              1,637      LLC-load-misses           #    0.92% of all LL-cache accesses  (31.76%)
    58.250619160         79,870,062      mem_inst_retired.any                                          (31.70%)
    58.250619160         40,015,699      branch-instructions                                           (31.70%)
    58.250619160            235,488      branch-misses             #    0.59% of all branches          (31.70%)
    58.250619160        166,277,751      instructions              #    1.27  insn per cycle           (39.63%)
    58.250619160        130,457,690      cycles                                                        (39.63%)
    58.250619160          2,106,939      L1-icache-load-misses                                         (39.63%)
    58.250619160         55,981,220      L1-dcache-loads                                               (39.63%)
    58.250619160          1,406,601      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.63%)
    58.250619160            157,643      L2-loads                                                      (36.60%)
    58.250619160              8,347      L2-load-misses            #    5.26% of all LL-cache accesses  (36.60%)
    58.250619160            159,611      LLC-loads                                                     (36.60%)
    58.250619160              8,378      LLC-load-misses           #    5.28% of all LL-cache accesses  (36.59%)
    58.301063715         98,637,638      mem_inst_retired.any                                          (33.55%)
    58.301063715         41,545,352      branch-instructions                                           (31.72%)
    58.301063715            190,283      branch-misses             #    0.46% of all branches          (31.71%)
    58.301063715        170,378,055      instructions              #    1.31  insn per cycle           (39.65%)
    58.301063715        130,386,050      cycles                                                        (39.65%)
    58.301063715          2,814,674      L1-icache-load-misses                                         (39.64%)
    58.301063715         53,233,558      L1-dcache-loads                                               (39.64%)
    58.301063715          1,483,081      L1-dcache-load-misses     #    2.79% of all L1-dcache accesses  (39.65%)
    58.301063715            153,158      L2-loads                                                      (34.71%)
    58.301063715              7,345      L2-load-misses            #    4.77% of all LL-cache accesses  (36.57%)
    58.301063715            155,049      LLC-loads                                                     (36.56%)
    58.301063715              7,472      LLC-load-misses           #    4.85% of all LL-cache accesses  (36.56%)
    58.351499280         89,144,094      mem_inst_retired.any                                          (36.56%)
    58.351499280         41,473,028      branch-instructions                                           (31.72%)
    58.351499280            239,620      branch-misses             #    0.58% of all branches          (31.72%)
    58.351499280        181,054,907      instructions              #    1.39  insn per cycle           (39.66%)
    58.351499280        130,395,133      cycles                                                        (39.65%)
    58.351499280          2,948,419      L1-icache-load-misses                                         (39.65%)
    58.351499280         57,863,508      L1-dcache-loads                                               (39.65%)
    58.351499280          1,667,865      L1-dcache-load-misses     #    2.88% of all L1-dcache accesses  (39.65%)
    58.351499280            167,710      L2-loads                                                      (31.72%)
    58.351499280              7,564      L2-load-misses            #    4.95% of all LL-cache accesses  (36.56%)
    58.351499280            138,045      LLC-loads                                                     (36.56%)
    58.351499280              5,906      LLC-load-misses           #    3.86% of all LL-cache accesses  (36.57%)
    58.402006871         98,581,960      mem_inst_retired.any                                          (36.65%)
    58.402006871         51,510,837      branch-instructions                                           (35.40%)
    58.402006871            257,167      branch-misses             #    0.50% of all branches          (31.68%)
    58.402006871        201,081,513      instructions              #    1.54  insn per cycle           (39.60%)
    58.402006871        130,554,042      cycles                                                        (39.60%)
    58.402006871          2,470,884      L1-icache-load-misses                                         (39.62%)
    58.402006871         61,530,591      L1-dcache-loads                                               (39.59%)
    58.402006871          1,561,513      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.59%)
    58.402006871            162,352      L2-loads                                                      (31.67%)
    58.402006871              7,080      L2-load-misses            #    4.55% of all LL-cache accesses  (32.88%)
    58.402006871            148,847      LLC-loads                                                     (36.65%)
    58.402006871              4,097      LLC-load-misses           #    2.63% of all LL-cache accesses  (36.65%)
    58.452495934         92,935,250      mem_inst_retired.any                                          (36.60%)
    58.452495934         45,443,347      branch-instructions                                           (36.60%)
    58.452495934            271,165      branch-misses             #    0.60% of all branches          (32.42%)
    58.452495934        211,632,306      instructions              #    1.62  insn per cycle           (40.34%)
    58.452495934        130,544,703      cycles                                                        (39.62%)
    58.452495934          2,258,277      L1-icache-load-misses                                         (39.62%)
    58.452495934         64,628,385      L1-dcache-loads                                               (39.62%)
    58.452495934          1,414,607      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.63%)
    58.452495934            194,975      L2-loads                                                      (31.70%)
    58.452495934              6,252      L2-load-misses            #    3.63% of all LL-cache accesses  (31.70%)
    58.452495934            149,326      LLC-loads                                                     (35.86%)
    58.452495934              5,313      LLC-load-misses           #    3.09% of all LL-cache accesses  (36.60%)
    58.502947820         82,804,015      mem_inst_retired.any                                          (36.57%)
    58.502947820         41,849,355      branch-instructions                                           (36.58%)
    58.502947820            233,620      branch-misses             #    0.56% of all branches          (36.58%)
    58.502947820        172,154,189      instructions              #    1.32  insn per cycle           (44.50%)
    58.502947820        130,425,437      cycles                                                        (39.63%)
    58.502947820          2,599,537      L1-icache-load-misses                                         (39.64%)
    58.502947820         58,274,354      L1-dcache-loads                                               (39.64%)
    58.502947820          1,611,061      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (39.64%)
    58.502947820            183,038      L2-loads                                                      (31.72%)
    58.502947820              2,642      L2-load-misses            #    1.32% of all LL-cache accesses  (31.72%)
    58.502947820            217,298      LLC-loads                                                     (31.71%)
    58.502947820              5,169      LLC-load-misses           #    2.58% of all LL-cache accesses  (36.58%)
    58.553336613        108,767,927      mem_inst_retired.any                                          (36.49%)
    58.553336613         51,847,485      branch-instructions                                           (36.49%)
    58.553336613            229,645      branch-misses             #    0.44% of all branches          (36.49%)
    58.553336613        192,278,432      instructions              #    1.48  insn per cycle           (44.43%)
    58.553336613        130,264,085      cycles                                                        (42.09%)
    58.553336613          2,721,511      L1-icache-load-misses                                         (39.69%)
    58.553336613         66,468,880      L1-dcache-loads                                               (39.69%)
    58.553336613          1,306,824      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.69%)
    58.553336613            164,869      L2-loads                                                      (31.75%)
    58.553336613              8,033      L2-load-misses            #    5.00% of all LL-cache accesses  (31.76%)
    58.553336613            156,357      LLC-loads                                                     (31.76%)
    58.553336613              9,169      LLC-load-misses           #    5.71% of all LL-cache accesses  (34.08%)
    58.603796239        100,854,705      mem_inst_retired.any                                          (36.58%)
    58.603796239         50,964,611      branch-instructions                                           (36.58%)
    58.603796239            228,918      branch-misses             #    0.45% of all branches          (36.59%)
    58.603796239        198,360,026      instructions              #    1.52  insn per cycle           (44.52%)
    58.603796239        130,537,245      cycles                                                        (44.52%)
    58.603796239          2,673,107      L1-icache-load-misses                                         (39.64%)
    58.603796239         68,297,986      L1-dcache-loads                                               (39.64%)
    58.603796239          1,218,618      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    58.603796239            127,848      L2-loads                                                      (31.71%)
    58.603796239              9,015      L2-load-misses            #    6.33% of all LL-cache accesses  (31.70%)
    58.603796239            156,956      LLC-loads                                                     (31.70%)
    58.603796239              8,369      LLC-load-misses           #    5.88% of all LL-cache accesses  (31.70%)
    58.654141208         93,178,516      mem_inst_retired.any                                          (32.46%)
    58.654141208         50,948,214      branch-instructions                                           (36.43%)
    58.654141208            244,053      branch-misses             #    0.48% of all branches          (36.43%)
    58.654141208        198,356,244      instructions              #    1.52  insn per cycle           (44.37%)
    58.654141208        130,109,257      cycles                                                        (44.37%)
    58.654141208          2,609,620      L1-icache-load-misses                                         (43.73%)
    58.654141208         67,781,768      L1-dcache-loads                                               (39.73%)
    58.654141208          1,340,056      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.73%)
    58.654141208            105,984      L2-loads                                                      (31.79%)
    58.654141208              4,061      L2-load-misses            #    3.47% of all LL-cache accesses  (31.79%)
    58.654141208            128,180      LLC-loads                                                     (31.79%)
    58.654141208              3,271      LLC-load-misses           #    2.79% of all LL-cache accesses  (31.79%)
    58.704472793         87,219,474      mem_inst_retired.any                                          (31.80%)
    58.704472793         44,108,002      branch-instructions                                           (35.76%)
    58.704472793            226,069      branch-misses             #    0.51% of all branches          (36.42%)
    58.704472793        174,842,942      instructions              #    1.34  insn per cycle           (44.37%)
    58.704472793        130,081,167      cycles                                                        (44.37%)
    58.704472793          2,646,832      L1-icache-load-misses                                         (44.35%)
    58.704472793         60,143,505      L1-dcache-loads                                               (40.42%)
    58.704472793          1,334,982      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (39.73%)
    58.704472793            141,394      L2-loads                                                      (31.78%)
    58.704472793              8,756      L2-load-misses            #    6.65% of all LL-cache accesses  (31.79%)
    58.704472793            122,050      LLC-loads                                                     (31.79%)
    58.704472793              7,693      LLC-load-misses           #    5.84% of all LL-cache accesses  (31.79%)
    58.754932792        101,104,558      mem_inst_retired.any                                          (31.70%)
    58.754932792         46,302,473      branch-instructions                                           (31.70%)
    58.754932792            227,350      branch-misses             #    0.49% of all branches          (36.59%)
    58.754932792        169,107,460      instructions              #    1.30  insn per cycle           (44.51%)
    58.754932792        130,526,551      cycles                                                        (44.51%)
    58.754932792          2,895,871      L1-icache-load-misses                                         (44.52%)
    58.754932792         54,048,631      L1-dcache-loads                                               (44.52%)
    58.754932792          1,325,125      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (39.63%)
    58.754932792            170,001      L2-loads                                                      (31.71%)
    58.754932792              4,371      L2-load-misses            #    2.52% of all LL-cache accesses  (31.71%)
    58.754932792            177,143      LLC-loads                                                     (31.71%)
    58.754932792              7,856      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.71%)
    58.805407412         87,800,325      mem_inst_retired.any                                          (31.70%)
    58.805407412         43,486,657      branch-instructions                                           (31.70%)
    58.805407412            237,851      branch-misses             #    0.55% of all branches          (34.07%)
    58.805407412        192,527,246      instructions              #    1.48  insn per cycle           (44.51%)
    58.805407412        130,448,691      cycles                                                        (44.51%)
    58.805407412          2,125,283      L1-icache-load-misses                                         (44.51%)
    58.805407412         69,320,541      L1-dcache-loads                                               (44.52%)
    58.805407412          1,256,978      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (42.18%)
    58.805407412            149,262      L2-loads                                                      (31.71%)
    58.805407412              4,020      L2-load-misses            #    2.38% of all LL-cache accesses  (31.71%)
    58.805407412            188,173      LLC-loads                                                     (31.71%)
    58.805407412              3,561      LLC-load-misses           #    2.11% of all LL-cache accesses  (31.70%)
    58.855878682         83,848,265      mem_inst_retired.any                                          (31.70%)
    58.855878682         44,748,798      branch-instructions                                           (31.70%)
    58.855878682            264,520      branch-misses             #    0.59% of all branches          (31.70%)
    58.855878682        202,439,817      instructions              #    1.55  insn per cycle           (44.52%)
    58.855878682        130,559,663      cycles                                                        (44.53%)
    58.855878682          2,672,078      L1-icache-load-misses                                         (44.54%)
    58.855878682         66,280,817      L1-dcache-loads                                               (44.54%)
    58.855878682          1,346,335      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.54%)
    58.855878682            188,007      L2-loads                                                      (31.69%)
    58.855878682              5,626      L2-load-misses            #    2.95% of all LL-cache accesses  (31.69%)
    58.855878682            192,898      LLC-loads                                                     (31.69%)
    58.855878682              2,896      LLC-load-misses           #    1.52% of all LL-cache accesses  (31.69%)
    58.906353305        104,820,489      mem_inst_retired.any                                          (31.70%)
    58.906353305         47,350,992      branch-instructions                                           (31.69%)
    58.906353305            220,933      branch-misses             #    0.47% of all branches          (31.69%)
    58.906353305        175,590,025      instructions              #    1.35  insn per cycle           (40.12%)
    58.906353305        130,501,249      cycles                                                        (44.51%)
    58.906353305          2,757,959      L1-icache-load-misses                                         (44.52%)
    58.906353305         57,500,598      L1-dcache-loads                                               (44.51%)
    58.906353305          1,325,064      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (44.52%)
    58.906353305            163,923      L2-loads                                                      (31.71%)
    58.906353305              3,181      L2-load-misses            #    1.91% of all LL-cache accesses  (31.71%)
    58.906353305            169,048      LLC-loads                                                     (31.71%)
    58.906353305              6,898      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.70%)
    58.956712083        106,736,294      mem_inst_retired.any                                          (31.77%)
    58.956712083         51,688,982      branch-instructions                                           (31.77%)
    58.956712083            219,479      branch-misses             #    0.42% of all branches          (31.77%)
    58.956712083        179,666,712      instructions              #    1.38  insn per cycle           (39.71%)
    58.956712083        130,257,695      cycles                                                        (43.24%)
    58.956712083          2,783,121      L1-icache-load-misses                                         (44.39%)
    58.956712083         63,096,074      L1-dcache-loads                                               (44.39%)
    58.956712083          1,215,521      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (44.39%)
    58.956712083            125,599      L2-loads                                                      (32.94%)
    58.956712083              6,073      L2-load-misses            #    4.39% of all LL-cache accesses  (31.78%)
    58.956712083            150,826      LLC-loads                                                     (31.78%)
    58.956712083              7,546      LLC-load-misses           #    5.46% of all LL-cache accesses  (31.78%)
    59.007175132         96,816,462      mem_inst_retired.any                                          (31.70%)
    59.007175132         56,085,999      branch-instructions                                           (31.69%)
    59.007175132            254,939      branch-misses             #    0.45% of all branches          (31.69%)
    59.007175132        212,295,894      instructions              #    1.63  insn per cycle           (39.62%)
    59.007175132        130,480,472      cycles                                                        (39.61%)
    59.007175132          2,395,322      L1-icache-load-misses                                         (44.52%)
    59.007175132         59,349,525      L1-dcache-loads                                               (44.53%)
    59.007175132          1,267,407      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (44.53%)
    59.007175132            141,203      L2-loads                                                      (36.60%)
    59.007175132              5,745      L2-load-misses            #    4.44% of all LL-cache accesses  (31.71%)
    59.007175132            117,649      LLC-loads                                                     (31.71%)
    59.007175132              4,681      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.72%)
    59.057650404         97,761,346      mem_inst_retired.any                                          (31.71%)
    59.057650404         45,876,064      branch-instructions                                           (31.71%)
    59.057650404            244,292      branch-misses             #    0.53% of all branches          (31.70%)
    59.057650404        222,856,958      instructions              #    1.71  insn per cycle           (39.62%)
    59.057650404        130,449,839      cycles                                                        (39.62%)
    59.057650404          2,150,606      L1-icache-load-misses                                         (41.51%)
    59.057650404         69,575,129      L1-dcache-loads                                               (44.52%)
    59.057650404          1,352,197      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.54%)
    59.057650404            179,945      L2-loads                                                      (36.60%)
    59.057650404              6,347      L2-load-misses            #    4.22% of all LL-cache accesses  (34.72%)
    59.057650404            121,155      LLC-loads                                                     (31.70%)
    59.057650404              4,827      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.69%)
    59.108125774        109,906,142      mem_inst_retired.any                                          (31.70%)
    59.108125774         49,645,290      branch-instructions                                           (31.70%)
    59.108125774            225,612      branch-misses             #    0.45% of all branches          (31.69%)
    59.108125774        172,479,071      instructions              #    1.32  insn per cycle           (39.61%)
    59.108125774        130,488,967      cycles                                                        (39.62%)
    59.108125774          2,898,812      L1-icache-load-misses                                         (39.61%)
    59.108125774         67,630,606      L1-dcache-loads                                               (44.52%)
    59.108125774          1,491,122      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (44.55%)
    59.108125774            182,750      L2-loads                                                      (36.62%)
    59.108125774             10,214      L2-load-misses            #    5.80% of all LL-cache accesses  (36.63%)
    59.108125774            169,214      LLC-loads                                                     (31.73%)
    59.108125774              6,496      LLC-load-misses           #    3.69% of all LL-cache accesses  (31.69%)
    59.158609472         92,334,741      mem_inst_retired.any                                          (31.70%)
    59.158609472         52,755,348      branch-instructions                                           (31.69%)
    59.158609472            295,847      branch-misses             #    0.56% of all branches          (31.69%)
    59.158609472        205,937,153      instructions              #    1.58  insn per cycle           (39.61%)
    59.158609472        130,551,120      cycles                                                        (39.61%)
    59.158609472          2,420,250      L1-icache-load-misses                                         (39.61%)
    59.158609472         56,854,287      L1-dcache-loads                                               (39.63%)
    59.158609472          1,697,166      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (44.52%)
    59.158609472            196,613      L2-loads                                                      (36.59%)
    59.158609472              4,361      L2-load-misses            #    2.13% of all LL-cache accesses  (36.59%)
    59.158609472            213,533      LLC-loads                                                     (36.60%)
    59.158609472              3,257      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.71%)
    59.209084555         94,870,872      mem_inst_retired.any                                          (31.70%)
    59.209084555         41,165,217      branch-instructions                                           (31.70%)
    59.209084555            210,012      branch-misses             #    0.51% of all branches          (31.70%)
    59.209084555        175,525,666      instructions              #    1.34  insn per cycle           (39.62%)
    59.209084555        130,535,734      cycles                                                        (39.62%)
    59.209084555          2,476,608      L1-icache-load-misses                                         (39.62%)
    59.209084555         70,473,382      L1-dcache-loads                                               (39.62%)
    59.209084555          1,263,569      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (42.64%)
    59.209084555            141,082      L2-loads                                                      (36.60%)
    59.209084555              9,428      L2-load-misses            #    6.77% of all LL-cache accesses  (36.60%)
    59.209084555            137,427      LLC-loads                                                     (36.60%)
    59.209084555              8,066      LLC-load-misses           #    5.79% of all LL-cache accesses  (33.61%)
    59.259557129        113,749,664      mem_inst_retired.any                                          (31.70%)
    59.259557129         55,699,904      branch-instructions                                           (31.70%)
    59.259557129            234,073      branch-misses             #    0.42% of all branches          (31.70%)
    59.259557129        193,709,881      instructions              #    1.48  insn per cycle           (39.62%)
    59.259557129        130,543,858      cycles                                                        (39.62%)
    59.259557129          3,002,290      L1-icache-load-misses                                         (39.62%)
    59.259557129         61,154,907      L1-dcache-loads                                               (39.62%)
    59.259557129          1,477,062      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (39.62%)
    59.259557129            181,118      L2-loads                                                      (36.60%)
    59.259557129              8,213      L2-load-misses            #    4.99% of all LL-cache accesses  (36.60%)
    59.259557129            148,341      LLC-loads                                                     (36.60%)
    59.259557129              5,261      LLC-load-misses           #    3.19% of all LL-cache accesses  (36.61%)
#           time             counts unit events
    59.310026024         83,424,539      mem_inst_retired.any                                          (35.45%)
    59.310026024         42,221,146      branch-instructions                                           (31.69%)
    59.310026024            261,144      branch-misses             #    0.62% of all branches          (31.69%)
    59.310026024        207,954,788      instructions              #    1.59  insn per cycle           (39.61%)
    59.310026024        130,502,147      cycles                                                        (39.62%)
    59.310026024          2,118,651      L1-icache-load-misses                                         (39.61%)
    59.310026024         70,694,129      L1-dcache-loads                                               (39.63%)
    59.310026024          1,815,226      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.63%)
    59.310026024            187,433      L2-loads                                                      (32.84%)
    59.310026024              2,638      L2-load-misses            #    1.42% of all LL-cache accesses  (36.61%)
    59.310026024            184,107      LLC-loads                                                     (36.61%)
    59.310026024              2,447      LLC-load-misses           #    1.32% of all LL-cache accesses  (36.60%)
    59.360524462        110,208,131      mem_inst_retired.any                                          (36.62%)
    59.360524462         50,571,304      branch-instructions                                           (32.45%)
    59.360524462            211,591      branch-misses             #    0.42% of all branches          (31.69%)
    59.360524462        185,055,821      instructions              #    1.42  insn per cycle           (39.61%)
    59.360524462        130,587,279      cycles                                                        (39.61%)
    59.360524462          2,601,570      L1-icache-load-misses                                         (39.61%)
    59.360524462         71,653,580      L1-dcache-loads                                               (39.61%)
    59.360524462          1,212,285      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.61%)
    59.360524462            146,878      L2-loads                                                      (31.69%)
    59.360524462              5,228      L2-load-misses            #    3.65% of all LL-cache accesses  (35.84%)
    59.360524462            139,268      LLC-loads                                                     (36.62%)
    59.360524462              8,495      LLC-load-misses           #    5.94% of all LL-cache accesses  (36.62%)
    59.410859828         95,058,966      mem_inst_retired.any                                          (36.43%)
    59.410859828         46,796,704      branch-instructions                                           (36.43%)
    59.410859828            220,699      branch-misses             #    0.47% of all branches          (31.79%)
    59.410859828        169,621,304      instructions              #    1.30  insn per cycle           (39.73%)
    59.410859828        130,187,966      cycles                                                        (39.73%)
    59.410859828          3,449,833      L1-icache-load-misses                                         (39.74%)
    59.410859828         59,463,091      L1-dcache-loads                                               (39.73%)
    59.410859828          1,479,708      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.73%)
    59.410859828            215,798      L2-loads                                                      (31.78%)
    59.410859828              9,306      L2-load-misses            #    4.70% of all LL-cache accesses  (31.77%)
    59.410859828            179,831      LLC-loads                                                     (36.43%)
    59.410859828              8,012      LLC-load-misses           #    4.05% of all LL-cache accesses  (36.43%)
    59.461322192         79,758,374      mem_inst_retired.any                                          (36.59%)
    59.461322192         40,680,501      branch-instructions                                           (36.58%)
    59.461322192            258,492      branch-misses             #    0.64% of all branches          (34.07%)
    59.461322192        167,791,017      instructions              #    1.29  insn per cycle           (42.00%)
    59.461322192        130,455,797      cycles                                                        (39.63%)
    59.461322192          2,221,941      L1-icache-load-misses                                         (39.64%)
    59.461322192         55,755,925      L1-dcache-loads                                               (39.63%)
    59.461322192          1,400,856      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.63%)
    59.461322192            147,091      L2-loads                                                      (31.70%)
    59.461322192              7,756      L2-load-misses            #    5.79% of all LL-cache accesses  (31.70%)
    59.461322192            120,958      LLC-loads                                                     (34.20%)
    59.461322192              8,100      LLC-load-misses           #    6.04% of all LL-cache accesses  (36.59%)
    59.511796124         77,590,838      mem_inst_retired.any                                          (36.61%)
    59.511796124         39,832,511      branch-instructions                                           (36.61%)
    59.511796124            239,067      branch-misses             #    0.60% of all branches          (36.61%)
    59.511796124        198,457,148      instructions              #    1.52  insn per cycle           (44.53%)
    59.511796124        130,566,277      cycles                                                        (39.63%)
    59.511796124          2,280,453      L1-icache-load-misses                                         (39.62%)
    59.511796124         85,312,289      L1-dcache-loads                                               (39.62%)
    59.511796124          1,259,852      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (39.62%)
    59.511796124            117,152      L2-loads                                                      (31.69%)
    59.511796124              5,353      L2-load-misses            #    4.28% of all LL-cache accesses  (31.70%)
    59.511796124            132,958      LLC-loads                                                     (31.70%)
    59.511796124              6,704      LLC-load-misses           #    5.36% of all LL-cache accesses  (36.60%)
    59.562268828        110,189,640      mem_inst_retired.any                                          (36.59%)
    59.562268828         49,045,037      branch-instructions                                           (36.60%)
    59.562268828            227,665      branch-misses             #    0.46% of all branches          (36.61%)
    59.562268828        204,215,387      instructions              #    1.56  insn per cycle           (44.53%)
    59.562268828        130,535,242      cycles                                                        (43.88%)
    59.562268828          2,351,841      L1-icache-load-misses                                         (39.62%)
    59.562268828         74,397,934      L1-dcache-loads                                               (39.62%)
    59.562268828          1,237,880      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.62%)
    59.562268828            153,449      L2-loads                                                      (31.70%)
    59.562268828              7,395      L2-load-misses            #    4.94% of all LL-cache accesses  (31.70%)
    59.562268828            145,969      LLC-loads                                                     (31.70%)
    59.562268828              8,217      LLC-load-misses           #    5.49% of all LL-cache accesses  (32.33%)
    59.612739795         80,666,436      mem_inst_retired.any                                          (35.40%)
    59.612739795         40,346,107      branch-instructions                                           (36.59%)
    59.612739795            239,864      branch-misses             #    0.59% of all branches          (36.59%)
    59.612739795        167,701,723      instructions              #    1.29  insn per cycle           (44.51%)
    59.612739795        130,410,703      cycles                                                        (44.51%)
    59.612739795          3,086,087      L1-icache-load-misses                                         (40.85%)
    59.612739795         55,719,487      L1-dcache-loads                                               (39.63%)
    59.612739795          1,562,055      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (39.63%)
    59.612739795            165,134      L2-loads                                                      (31.70%)
    59.612739795              3,582      L2-load-misses            #    2.10% of all LL-cache accesses  (31.71%)
    59.612739795            175,936      LLC-loads                                                     (31.71%)
    59.612739795             11,766      LLC-load-misses           #    6.90% of all LL-cache accesses  (31.71%)
    59.663184924         84,452,966      mem_inst_retired.any                                          (31.72%)
    59.663184924         42,645,945      branch-instructions                                           (36.57%)
    59.663184924            211,241      branch-misses             #    0.50% of all branches          (36.57%)
    59.663184924        167,301,014      instructions              #    1.28  insn per cycle           (44.50%)
    59.663184924        130,409,349      cycles                                                        (44.50%)
    59.663184924          2,917,361      L1-icache-load-misses                                         (44.49%)
    59.663184924         52,732,070      L1-dcache-loads                                               (39.65%)
    59.663184924          1,693,246      L1-dcache-load-misses     #    3.21% of all L1-dcache accesses  (39.65%)
    59.663184924            247,221      L2-loads                                                      (31.72%)
    59.663184924             11,120      L2-load-misses            #    5.06% of all LL-cache accesses  (31.72%)
    59.663184924            192,163      LLC-loads                                                     (31.72%)
    59.663184924              7,437      LLC-load-misses           #    3.39% of all LL-cache accesses  (31.72%)
    59.713657196         94,611,990      mem_inst_retired.any                                          (31.71%)
    59.713657196         51,418,133      branch-instructions                                           (33.57%)
    59.713657196            244,089      branch-misses             #    0.47% of all branches          (36.58%)
    59.713657196        202,931,609      instructions              #    1.56  insn per cycle           (44.51%)
    59.713657196        130,385,236      cycles                                                        (44.51%)
    59.713657196          2,857,300      L1-icache-load-misses                                         (44.51%)
    59.713657196         54,101,801      L1-dcache-loads                                               (42.67%)
    59.713657196          1,703,483      L1-dcache-load-misses     #    3.15% of all L1-dcache accesses  (39.63%)
    59.713657196            177,700      L2-loads                                                      (31.70%)
    59.713657196              5,443      L2-load-misses            #    3.43% of all LL-cache accesses  (31.71%)
    59.713657196            140,092      LLC-loads                                                     (31.71%)
    59.713657196              6,684      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.71%)
    59.764135808         89,200,230      mem_inst_retired.any                                          (31.70%)
    59.764135808         38,442,790      branch-instructions                                           (31.69%)
    59.764135808            218,898      branch-misses             #    0.57% of all branches          (36.60%)
    59.764135808        172,655,399      instructions              #    1.32  insn per cycle           (44.54%)
    59.764135808        130,532,269      cycles                                                        (44.54%)
    59.764135808          2,954,120      L1-icache-load-misses                                         (44.54%)
    59.764135808         56,347,860      L1-dcache-loads                                               (44.54%)
    59.764135808          1,373,217      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (39.66%)
    59.764135808            131,774      L2-loads                                                      (31.69%)
    59.764135808              7,272      L2-load-misses            #    6.52% of all LL-cache accesses  (31.69%)
    59.764135808             91,245      LLC-loads                                                     (31.69%)
    59.764135808              9,412      LLC-load-misses           #    8.44% of all LL-cache accesses  (31.69%)
    59.814473295         99,381,110      mem_inst_retired.any                                          (31.79%)
    59.814473295         43,345,781      branch-instructions                                           (31.79%)
    59.814473295            201,735      branch-misses             #    0.47% of all branches          (31.79%)
    59.814473295        181,506,525      instructions              #    1.39  insn per cycle           (44.36%)
    59.814473295        130,171,248      cycles                                                        (44.36%)
    59.814473295          2,762,574      L1-icache-load-misses                                         (44.36%)
    59.814473295         65,195,004      L1-dcache-loads                                               (44.36%)
    59.814473295          1,269,156      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (44.37%)
    59.814473295            156,178      L2-loads                                                      (31.79%)
    59.814473295             10,033      L2-load-misses            #    6.39% of all LL-cache accesses  (31.79%)
    59.814473295            157,902      LLC-loads                                                     (31.79%)
    59.814473295             11,874      LLC-load-misses           #    7.56% of all LL-cache accesses  (31.79%)
    59.864839747        106,564,721      mem_inst_retired.any                                          (31.77%)
    59.864839747         51,017,969      branch-instructions                                           (31.77%)
    59.864839747            208,802      branch-misses             #    0.41% of all branches          (31.76%)
    59.864839747        207,412,737      instructions              #    1.59  insn per cycle           (43.01%)
    59.864839747        130,146,842      cycles                                                        (44.39%)
    59.864839747          2,369,084      L1-icache-load-misses                                         (44.40%)
    59.864839747         73,769,307      L1-dcache-loads                                               (44.40%)
    59.864839747          1,160,634      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (44.40%)
    59.864839747            128,100      L2-loads                                                      (31.77%)
    59.864839747              3,732      L2-load-misses            #    2.87% of all LL-cache accesses  (31.78%)
    59.864839747            132,003      LLC-loads                                                     (31.78%)
    59.864839747              6,813      LLC-load-misses           #    5.24% of all LL-cache accesses  (31.77%)
    59.915261332         82,336,407      mem_inst_retired.any                                          (31.72%)
    59.915261332         41,012,150      branch-instructions                                           (31.72%)
    59.915261332            220,256      branch-misses             #    0.54% of all branches          (31.72%)
    59.915261332        165,800,034      instructions              #    1.27  insn per cycle           (39.65%)
    59.915261332        130,350,512      cycles                                                        (44.47%)
    59.915261332          2,630,325      L1-icache-load-misses                                         (44.48%)
    59.915261332         60,510,027      L1-dcache-loads                                               (44.48%)
    59.915261332          1,335,614      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (44.48%)
    59.915261332            153,365      L2-loads                                                      (31.74%)
    59.915261332             12,010      L2-load-misses            #    6.70% of all LL-cache accesses  (31.73%)
    59.915261332            205,160      LLC-loads                                                     (31.73%)
    59.915261332             12,972      LLC-load-misses           #    7.24% of all LL-cache accesses  (31.72%)
    59.965702897         76,892,167      mem_inst_retired.any                                          (31.72%)
    59.965702897         38,679,299      branch-instructions                                           (31.72%)
    59.965702897            229,397      branch-misses             #    0.59% of all branches          (31.72%)
    59.965702897        157,572,230      instructions              #    1.21  insn per cycle           (39.65%)
    59.965702897        130,385,181      cycles                                                        (41.37%)
    59.965702897          3,510,170      L1-icache-load-misses                                         (44.48%)
    59.965702897         54,182,544      L1-dcache-loads                                               (44.48%)
    59.965702897          1,641,698      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (44.49%)
    59.965702897            208,373      L2-loads                                                      (34.86%)
    59.965702897              8,164      L2-load-misses            #    4.07% of all LL-cache accesses  (31.72%)
    59.965702897            192,464      LLC-loads                                                     (31.73%)
    59.965702897              6,934      LLC-load-misses           #    3.46% of all LL-cache accesses  (31.72%)
    60.016172869         82,037,465      mem_inst_retired.any                                          (31.70%)
    60.016172869         40,096,255      branch-instructions                                           (31.70%)
    60.016172869            201,008      branch-misses             #    0.50% of all branches          (31.71%)
    60.016172869        161,645,788      instructions              #    1.24  insn per cycle           (39.63%)
    60.016172869        130,433,160      cycles                                                        (39.63%)
    60.016172869          3,294,254      L1-icache-load-misses                                         (44.45%)
    60.016172869         52,367,873      L1-dcache-loads                                               (44.51%)
    60.016172869          1,627,897      L1-dcache-load-misses     #    3.11% of all L1-dcache accesses  (44.51%)
    60.016172869            223,013      L2-loads                                                      (36.59%)
    60.016172869              5,521      L2-load-misses            #    2.48% of all LL-cache accesses  (31.80%)
    60.016172869            222,788      LLC-loads                                                     (31.71%)
    60.016172869             10,638      LLC-load-misses           #    4.77% of all LL-cache accesses  (31.71%)
    60.066610366         78,197,359      mem_inst_retired.any                                          (31.72%)
    60.066610366         39,520,679      branch-instructions                                           (31.73%)
    60.066610366            225,967      branch-misses             #    0.57% of all branches          (31.72%)
    60.066610366        163,300,219      instructions              #    1.25  insn per cycle           (39.65%)
    60.066610366        130,437,088      cycles                                                        (39.65%)
    60.066610366          2,802,790      L1-icache-load-misses                                         (39.65%)
    60.066610366         55,875,001      L1-dcache-loads                                               (44.49%)
    60.066610366          1,719,489      L1-dcache-load-misses     #    3.08% of all L1-dcache accesses  (44.48%)
    60.066610366            171,838      L2-loads                                                      (36.56%)
    60.066610366              4,185      L2-load-misses            #    2.69% of all LL-cache accesses  (36.56%)
    60.066610366            139,483      LLC-loads                                                     (31.72%)
    60.066610366              6,664      LLC-load-misses           #    4.28% of all LL-cache accesses  (31.72%)
    60.117058265         86,722,141      mem_inst_retired.any                                          (31.72%)
    60.117058265         42,926,257      branch-instructions                                           (31.71%)
    60.117058265            246,063      branch-misses             #    0.57% of all branches          (31.71%)
    60.117058265        171,017,811      instructions              #    1.31  insn per cycle           (39.63%)
    60.117058265        130,396,723      cycles                                                        (39.63%)
    60.117058265          2,864,030      L1-icache-load-misses                                         (39.64%)
    60.117058265         58,045,125      L1-dcache-loads                                               (42.65%)
    60.117058265          1,350,000      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (44.49%)
    60.117058265            183,036      L2-loads                                                      (36.57%)
    60.117058265              5,343      L2-load-misses            #    2.94% of all LL-cache accesses  (36.57%)
    60.117058265            180,497      LLC-loads                                                     (33.58%)
    60.117058265              8,198      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.73%)
    60.167539693        110,712,710      mem_inst_retired.any                                          (31.69%)
    60.167539693         62,474,019      branch-instructions                                           (31.70%)
    60.167539693            307,107      branch-misses             #    0.49% of all branches          (31.69%)
    60.167539693        257,550,608      instructions              #    1.97  insn per cycle           (39.61%)
    60.167539693        130,584,175      cycles                                                        (39.61%)
    60.167539693          2,471,395      L1-icache-load-misses                                         (39.62%)
    60.167539693         66,103,827      L1-dcache-loads                                               (39.62%)
    60.167539693          1,329,237      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.53%)
    60.167539693            181,378      L2-loads                                                      (36.61%)
    60.167539693              4,495      L2-load-misses            #    2.60% of all LL-cache accesses  (36.61%)
    60.167539693            164,241      LLC-loads                                                     (36.61%)
    60.167539693              8,858      LLC-load-misses           #    5.13% of all LL-cache accesses  (31.70%)
    60.218015204        113,906,840      mem_inst_retired.any                                          (31.70%)
    60.218015204         49,519,815      branch-instructions                                           (31.70%)
    60.218015204            250,111      branch-misses             #    0.51% of all branches          (31.70%)
    60.218015204        197,600,402      instructions              #    1.51  insn per cycle           (39.62%)
    60.218015204        130,538,127      cycles                                                        (39.62%)
    60.218015204          2,526,381      L1-icache-load-misses                                         (39.62%)
    60.218015204         81,078,165      L1-dcache-loads                                               (39.62%)
    60.218015204          1,267,673      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (40.79%)
    60.218015204            130,137      L2-loads                                                      (36.60%)
    60.218015204              5,554      L2-load-misses            #    4.38% of all LL-cache accesses  (36.60%)
    60.218015204            123,552      LLC-loads                                                     (36.60%)
    60.218015204              7,206      LLC-load-misses           #    5.68% of all LL-cache accesses  (35.45%)
    60.268466667         86,194,398      mem_inst_retired.any                                          (32.37%)
    60.268466667         48,738,827      branch-instructions                                           (31.71%)
    60.268466667            270,406      branch-misses             #    0.55% of all branches          (31.71%)
    60.268466667        244,162,373      instructions              #    1.87  insn per cycle           (39.64%)
    60.268466667        130,536,141      cycles                                                        (39.64%)
    60.268466667          1,914,641      L1-icache-load-misses                                         (39.64%)
    60.268466667         78,748,989      L1-dcache-loads                                               (39.64%)
    60.268466667          1,203,629      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.64%)
    60.268466667            133,461      L2-loads                                                      (35.90%)
    60.268466667              2,589      L2-load-misses            #    1.69% of all LL-cache accesses  (36.57%)
    60.268466667            173,101      LLC-loads                                                     (36.57%)
    60.268466667              3,488      LLC-load-misses           #    2.28% of all LL-cache accesses  (36.58%)
    60.318918008        114,429,571      mem_inst_retired.any                                          (36.57%)
    60.318918008         63,703,727      branch-instructions                                           (31.71%)
    60.318918008            300,751      branch-misses             #    0.47% of all branches          (31.71%)
    60.318918008        269,269,398      instructions              #    2.06  insn per cycle           (39.64%)
    60.318918008        130,507,070      cycles                                                        (39.64%)
    60.318918008          2,203,293      L1-icache-load-misses                                         (39.64%)
    60.318918008         68,366,031      L1-dcache-loads                                               (39.64%)
    60.318918008          1,233,931      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.64%)
    60.318918008            150,675      L2-loads                                                      (31.72%)
    60.318918008              5,116      L2-load-misses            #    3.31% of all LL-cache accesses  (36.57%)
    60.318918008            158,900      LLC-loads                                                     (36.57%)
    60.318918008              6,904      LLC-load-misses           #    4.46% of all LL-cache accesses  (36.57%)
    60.369367811        109,522,408      mem_inst_retired.any                                          (36.57%)
    60.369367811         54,151,638      branch-instructions                                           (34.16%)
    60.369367811            245,049      branch-misses             #    0.45% of all branches          (31.71%)
    60.369367811        197,212,875      instructions              #    1.51  insn per cycle           (39.64%)
    60.369367811        130,504,528      cycles                                                        (39.64%)
    60.369367811          2,545,783      L1-icache-load-misses                                         (39.64%)
    60.369367811         75,726,338      L1-dcache-loads                                               (39.64%)
    60.369367811          1,421,073      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.65%)
    60.369367811            119,495      L2-loads                                                      (31.71%)
    60.369367811              4,241      L2-load-misses            #    3.42% of all LL-cache accesses  (34.11%)
    60.369367811            128,706      LLC-loads                                                     (36.57%)
    60.369367811              4,341      LLC-load-misses           #    3.50% of all LL-cache accesses  (36.57%)
    60.419842381         82,399,457      mem_inst_retired.any                                          (36.61%)
    60.419842381         40,705,747      branch-instructions                                           (36.61%)
    60.419842381            231,927      branch-misses             #    0.57% of all branches          (31.70%)
    60.419842381        199,297,561      instructions              #    1.53  insn per cycle           (39.63%)
    60.419842381        130,514,345      cycles                                                        (39.62%)
    60.419842381          2,343,367      L1-icache-load-misses                                         (39.62%)
    60.419842381         86,796,221      L1-dcache-loads                                               (39.62%)
    60.419842381          1,202,817      L1-dcache-load-misses     #    1.39% of all L1-dcache accesses  (39.62%)
    60.419842381            104,767      L2-loads                                                      (31.70%)
    60.419842381              7,186      L2-load-misses            #    5.67% of all LL-cache accesses  (31.70%)
    60.419842381            148,897      LLC-loads                                                     (36.60%)
    60.419842381              6,564      LLC-load-misses           #    5.18% of all LL-cache accesses  (36.61%)
    60.470353821         96,155,891      mem_inst_retired.any                                          (36.64%)
    60.470353821         47,079,208      branch-instructions                                           (36.64%)
    60.470353821            230,924      branch-misses             #    0.49% of all branches          (36.07%)
    60.470353821        191,678,458      instructions              #    1.47  insn per cycle           (43.99%)
    60.470353821        130,642,263      cycles                                                        (39.59%)
    60.470353821          1,687,990      L1-icache-load-misses                                         (39.59%)
    60.470353821         62,379,154      L1-dcache-loads                                               (39.60%)
    60.470353821          1,362,553      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.60%)
    60.470353821            137,061      L2-loads                                                      (31.68%)
    60.470353821              2,635      L2-load-misses            #    1.62% of all LL-cache accesses  (31.68%)
    60.470353821            189,064      LLC-loads                                                     (32.23%)
    60.470353821              7,159      LLC-load-misses           #    4.39% of all LL-cache accesses  (36.65%)
    60.520706904         95,301,374      mem_inst_retired.any                                          (36.44%)
    60.520706904         47,493,953      branch-instructions                                           (36.45%)
    60.520706904            266,506      branch-misses             #    0.56% of all branches          (36.44%)
    60.520706904        192,037,361      instructions              #    1.48  insn per cycle           (44.39%)
    60.520706904        130,140,737      cycles                                                        (40.87%)
    60.520706904          2,685,725      L1-icache-load-misses                                         (39.72%)
    60.520706904         54,150,304      L1-dcache-loads                                               (39.72%)
    60.520706904          1,232,664      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.73%)
    60.520706904            144,754      L2-loads                                                      (31.78%)
    60.520706904              7,964      L2-load-misses            #    5.07% of all LL-cache accesses  (31.78%)
    60.520706904            169,437      LLC-loads                                                     (31.77%)
    60.520706904             10,325      LLC-load-misses           #    6.57% of all LL-cache accesses  (35.27%)
#           time             counts unit events
    60.571142414        117,252,651      mem_inst_retired.any                                          (36.56%)
    60.571142414         56,108,808      branch-instructions                                           (36.55%)
    60.571142414            276,444      branch-misses             #    0.49% of all branches          (36.55%)
    60.571142414        206,777,792      instructions              #    1.59  insn per cycle           (44.47%)
    60.571142414        130,382,067      cycles                                                        (44.47%)
    60.571142414          2,174,686      L1-icache-load-misses                                         (39.65%)
    60.571142414         55,114,158      L1-dcache-loads                                               (39.65%)
    60.571142414          1,448,049      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (39.66%)
    60.571142414            182,445      L2-loads                                                      (31.73%)
    60.571142414              5,744      L2-load-misses            #    3.40% of all LL-cache accesses  (31.73%)
    60.571142414            155,040      LLC-loads                                                     (31.73%)
    60.571142414              7,258      LLC-load-misses           #    4.30% of all LL-cache accesses  (31.73%)
    60.621508782        104,733,279      mem_inst_retired.any                                          (33.74%)
    60.621508782         48,033,477      branch-instructions                                           (36.46%)
    60.621508782            242,883      branch-misses             #    0.51% of all branches          (36.46%)
    60.621508782        183,476,896      instructions              #    1.41  insn per cycle           (44.40%)
    60.621508782        130,211,722      cycles                                                        (44.40%)
    60.621508782          1,692,476      L1-icache-load-misses                                         (42.45%)
    60.621508782         54,988,484      L1-dcache-loads                                               (39.70%)
    60.621508782          1,087,410      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.71%)
    60.621508782            134,903      L2-loads                                                      (31.77%)
    60.621508782              3,912      L2-load-misses            #    3.24% of all LL-cache accesses  (31.77%)
    60.621508782            106,428      LLC-loads                                                     (31.77%)
    60.621508782              6,714      LLC-load-misses           #    5.56% of all LL-cache accesses  (31.77%)
    60.672004035        122,875,790      mem_inst_retired.any                                          (31.69%)
    60.672004035         64,336,455      branch-instructions                                           (36.63%)
    60.672004035            272,232      branch-misses             #    0.42% of all branches          (36.63%)
    60.672004035        248,639,356      instructions              #    1.90  insn per cycle           (44.55%)
    60.672004035        130,641,148      cycles                                                        (44.55%)
    60.672004035          2,204,286      L1-icache-load-misses                                         (44.55%)
    60.672004035         69,372,774      L1-dcache-loads                                               (39.60%)
    60.672004035          1,185,024      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.61%)
    60.672004035            143,512      L2-loads                                                      (31.68%)
    60.672004035              2,619      L2-load-misses            #    1.72% of all LL-cache accesses  (31.68%)
    60.672004035            161,021      LLC-loads                                                     (31.69%)
    60.672004035              4,304      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.69%)
    60.722444725        131,441,040      mem_inst_retired.any                                          (31.73%)
    60.722444725         57,891,848      branch-instructions                                           (31.99%)
    60.722444725            251,731      branch-misses             #    0.43% of all branches          (36.57%)
    60.722444725        225,414,551      instructions              #    1.73  insn per cycle           (44.50%)
    60.722444725        130,445,577      cycles                                                        (44.49%)
    60.722444725          2,390,713      L1-icache-load-misses                                         (44.48%)
    60.722444725         63,666,964      L1-dcache-loads                                               (44.24%)
    60.722444725          1,220,065      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.64%)
    60.722444725            155,111      L2-loads                                                      (31.71%)
    60.722444725              7,712      L2-load-misses            #    6.05% of all LL-cache accesses  (31.73%)
    60.722444725            100,016      LLC-loads                                                     (31.73%)
    60.722444725              9,461      LLC-load-misses           #    7.42% of all LL-cache accesses  (31.73%)
    60.772886038         96,081,181      mem_inst_retired.any                                          (31.72%)
    60.772886038         47,401,734      branch-instructions                                           (31.72%)
    60.772886038            216,199      branch-misses             #    0.46% of all branches          (35.07%)
    60.772886038        173,321,401      instructions              #    1.33  insn per cycle           (44.48%)
    60.772886038        130,434,514      cycles                                                        (44.49%)
    60.772886038          3,020,701      L1-icache-load-misses                                         (44.49%)
    60.772886038         60,330,669      L1-dcache-loads                                               (44.49%)
    60.772886038          1,558,240      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (41.17%)
    60.772886038            180,845      L2-loads                                                      (31.72%)
    60.772886038              4,750      L2-load-misses            #    2.59% of all LL-cache accesses  (31.72%)
    60.772886038            186,618      LLC-loads                                                     (31.72%)
    60.772886038              3,590      LLC-load-misses           #    1.95% of all LL-cache accesses  (31.72%)
    60.823385591         97,855,368      mem_inst_retired.any                                          (31.68%)
    60.823385591         41,854,898      branch-instructions                                           (31.68%)
    60.823385591            223,007      branch-misses             #    0.53% of all branches          (31.68%)
    60.823385591        170,665,457      instructions              #    1.31  insn per cycle           (44.55%)
    60.823385591        130,656,762      cycles                                                        (44.55%)
    60.823385591          2,944,917      L1-icache-load-misses                                         (44.56%)
    60.823385591         69,426,244      L1-dcache-loads                                               (44.56%)
    60.823385591          1,259,546      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.56%)
    60.823385591             91,831      L2-loads                                                      (31.69%)
    60.823385591              7,479      L2-load-misses            #    8.10% of all LL-cache accesses  (31.68%)
    60.823385591             92,865      LLC-loads                                                     (31.69%)
    60.823385591              8,199      LLC-load-misses           #    8.88% of all LL-cache accesses  (31.69%)
    60.873855810         88,071,579      mem_inst_retired.any                                          (31.70%)
    60.873855810         41,119,402      branch-instructions                                           (31.71%)
    60.873855810            246,812      branch-misses             #    0.60% of all branches          (31.71%)
    60.873855810        202,015,089      instructions              #    1.55  insn per cycle           (41.11%)
    60.873855810        130,525,068      cycles                                                        (44.51%)
    60.873855810          2,479,490      L1-icache-load-misses                                         (44.52%)
    60.873855810         81,409,454      L1-dcache-loads                                               (44.51%)
    60.873855810          1,258,855      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (44.51%)
    60.873855810            136,767      L2-loads                                                      (31.71%)
    60.873855810              8,538      L2-load-misses            #    6.78% of all LL-cache accesses  (31.70%)
    60.873855810            114,957      LLC-loads                                                     (31.71%)
    60.873855810              5,137      LLC-load-misses           #    4.08% of all LL-cache accesses  (31.71%)
    60.924191529         90,604,983      mem_inst_retired.any                                          (31.79%)
    60.924191529         46,564,628      branch-instructions                                           (31.79%)
    60.924191529            206,001      branch-misses             #    0.44% of all branches          (31.79%)
    60.924191529        191,004,633      instructions              #    1.47  insn per cycle           (39.73%)
    60.924191529        130,189,748      cycles                                                        (44.26%)
    60.924191529          1,891,541      L1-icache-load-misses                                         (44.38%)
    60.924191529         69,240,592      L1-dcache-loads                                               (44.38%)
    60.924191529          1,270,749      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (44.37%)
    60.924191529            185,538      L2-loads                                                      (31.92%)
    60.924191529              7,123      L2-load-misses            #    3.83% of all LL-cache accesses  (31.78%)
    60.924191529            186,151      LLC-loads                                                     (31.78%)
    60.924191529              9,906      LLC-load-misses           #    5.33% of all LL-cache accesses  (31.79%)
    60.974658147        128,211,761      mem_inst_retired.any                                          (31.70%)
    60.974658147         56,659,817      branch-instructions                                           (31.70%)
    60.974658147            240,232      branch-misses             #    0.42% of all branches          (31.70%)
    60.974658147        196,504,421      instructions              #    1.51  insn per cycle           (39.63%)
    60.974658147        130,530,152      cycles                                                        (39.63%)
    60.974658147          2,850,669      L1-icache-load-misses                                         (44.52%)
    60.974658147         57,571,800      L1-dcache-loads                                               (44.52%)
    60.974658147          1,393,553      L1-dcache-load-misses     #    2.42% of all L1-dcache accesses  (44.52%)
    60.974658147            157,467      L2-loads                                                      (36.59%)
    60.974658147              4,387      L2-load-misses            #    3.00% of all LL-cache accesses  (31.71%)
    60.974658147            134,711      LLC-loads                                                     (31.71%)
    60.974658147              4,702      LLC-load-misses           #    3.22% of all LL-cache accesses  (31.71%)
    61.025129922        103,679,470      mem_inst_retired.any                                          (31.69%)
    61.025129922         46,684,873      branch-instructions                                           (31.71%)
    61.025129922            231,763      branch-misses             #    0.50% of all branches          (31.71%)
    61.025129922        177,283,955      instructions              #    1.36  insn per cycle           (39.64%)
    61.025129922        130,506,038      cycles                                                        (39.63%)
    61.025129922          2,664,530      L1-icache-load-misses                                         (42.55%)
    61.025129922         77,449,884      L1-dcache-loads                                               (44.53%)
    61.025129922          1,255,303      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (44.53%)
    61.025129922            130,909      L2-loads                                                      (36.61%)
    61.025129922              9,274      L2-load-misses            #    6.86% of all LL-cache accesses  (33.68%)
    61.025129922            139,525      LLC-loads                                                     (31.69%)
    61.025129922              5,310      LLC-load-misses           #    3.93% of all LL-cache accesses  (31.69%)
    61.075456479         89,853,678      mem_inst_retired.any                                          (31.79%)
    61.075456479         51,018,536      branch-instructions                                           (31.79%)
    61.075456479            266,831      branch-misses             #    0.52% of all branches          (31.78%)
    61.075456479        250,911,874      instructions              #    1.93  insn per cycle           (39.74%)
    61.075456479        130,171,281      cycles                                                        (39.73%)
    61.075456479          1,788,400      L1-icache-load-misses                                         (39.73%)
    61.075456479         83,579,387      L1-dcache-loads                                               (44.37%)
    61.075456479          1,079,036      L1-dcache-load-misses     #    1.29% of all L1-dcache accesses  (44.38%)
    61.075456479            102,297      L2-loads                                                      (36.42%)
    61.075456479              8,448      L2-load-misses            #    7.59% of all LL-cache accesses  (36.42%)
    61.075456479            120,211      LLC-loads                                                     (31.79%)
    61.075456479              6,644      LLC-load-misses           #    5.97% of all LL-cache accesses  (31.78%)
    61.125915218        114,282,811      mem_inst_retired.any                                          (31.71%)
    61.125915218         57,782,830      branch-instructions                                           (31.71%)
    61.125915218            258,544      branch-misses             #    0.45% of all branches          (31.71%)
    61.125915218        219,957,037      instructions              #    1.69  insn per cycle           (39.63%)
    61.125915218        130,479,436      cycles                                                        (39.64%)
    61.125915218          2,874,318      L1-icache-load-misses                                         (39.64%)
    61.125915218         63,149,623      L1-dcache-loads                                               (40.97%)
    61.125915218          1,480,014      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (44.50%)
    61.125915218            184,202      L2-loads                                                      (36.57%)
    61.125915218              3,579      L2-load-misses            #    1.98% of all LL-cache accesses  (36.57%)
    61.125915218            176,578      LLC-loads                                                     (35.27%)
    61.125915218              5,700      LLC-load-misses           #    3.16% of all LL-cache accesses  (31.72%)
    61.176240029         97,086,192      mem_inst_retired.any                                          (31.79%)
    61.176240029         49,040,014      branch-instructions                                           (31.79%)
    61.176240029            230,317      branch-misses             #    0.47% of all branches          (31.79%)
    61.176240029        189,640,949      instructions              #    1.46  insn per cycle           (39.74%)
    61.176240029        130,203,130      cycles                                                        (39.74%)
    61.176240029          2,756,113      L1-icache-load-misses                                         (39.74%)
    61.176240029         77,772,487      L1-dcache-loads                                               (39.74%)
    61.176240029          1,361,485      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (44.15%)
    61.176240029            140,889      L2-loads                                                      (36.41%)
    61.176240029              4,344      L2-load-misses            #    2.80% of all LL-cache accesses  (36.42%)
    61.176240029            169,386      LLC-loads                                                     (36.42%)
    61.176240029              4,050      LLC-load-misses           #    2.61% of all LL-cache accesses  (32.02%)
    61.226599325         87,390,109      mem_inst_retired.any                                          (31.77%)
    61.226599325         46,483,882      branch-instructions                                           (31.78%)
    61.226599325            234,298      branch-misses             #    0.50% of all branches          (31.77%)
    61.226599325        182,017,213      instructions              #    1.40  insn per cycle           (39.71%)
    61.226599325        130,233,498      cycles                                                        (39.71%)
    61.226599325          1,723,467      L1-icache-load-misses                                         (39.71%)
    61.226599325         63,227,712      L1-dcache-loads                                               (39.71%)
    61.226599325          1,552,729      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (39.72%)
    61.226599325            153,241      L2-loads                                                      (36.46%)
    61.226599325              6,331      L2-load-misses            #    4.50% of all LL-cache accesses  (36.45%)
    61.226599325            128,034      LLC-loads                                                     (36.46%)
    61.226599325              6,810      LLC-load-misses           #    4.84% of all LL-cache accesses  (36.46%)
    61.277064968         92,815,593      mem_inst_retired.any                                          (33.55%)
    61.277064968         51,877,906      branch-instructions                                           (31.70%)
    61.277064968            264,761      branch-misses             #    0.51% of all branches          (31.70%)
    61.277064968        218,963,211      instructions              #    1.68  insn per cycle           (39.63%)
    61.277064968        130,517,353      cycles                                                        (39.63%)
    61.277064968          2,525,740      L1-icache-load-misses                                         (39.62%)
    61.277064968         60,585,181      L1-dcache-loads                                               (39.63%)
    61.277064968          1,277,384      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.63%)
    61.277064968            135,950      L2-loads                                                      (34.73%)
    61.277064968              5,107      L2-load-misses            #    3.63% of all LL-cache accesses  (36.59%)
    61.277064968            145,114      LLC-loads                                                     (36.59%)
    61.277064968              2,899      LLC-load-misses           #    2.06% of all LL-cache accesses  (36.59%)
    61.327393600        113,973,171      mem_inst_retired.any                                          (36.42%)
    61.327393600         52,989,553      branch-instructions                                           (31.79%)
    61.327393600            225,160      branch-misses             #    0.42% of all branches          (31.79%)
    61.327393600        194,256,963      instructions              #    1.49  insn per cycle           (39.74%)
    61.327393600        130,173,283      cycles                                                        (39.74%)
    61.327393600          2,849,966      L1-icache-load-misses                                         (39.74%)
    61.327393600         62,178,454      L1-dcache-loads                                               (39.73%)
    61.327393600          1,605,688      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (39.74%)
    61.327393600            207,400      L2-loads                                                      (31.78%)
    61.327393600              4,162      L2-load-misses            #    2.39% of all LL-cache accesses  (36.42%)
    61.327393600            141,267      LLC-loads                                                     (36.43%)
    61.327393600              5,771      LLC-load-misses           #    3.31% of all LL-cache accesses  (36.42%)
    61.377863349         83,049,252      mem_inst_retired.any                                          (36.60%)
    61.377863349         43,258,079      branch-instructions                                           (35.13%)
    61.377863349            258,516      branch-misses             #    0.60% of all branches          (31.71%)
    61.377863349        206,001,716      instructions              #    1.58  insn per cycle           (39.63%)
    61.377863349        130,554,026      cycles                                                        (39.63%)
    61.377863349          2,334,375      L1-icache-load-misses                                         (39.63%)
    61.377863349         63,752,549      L1-dcache-loads                                               (39.62%)
    61.377863349          1,234,626      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.62%)
    61.377863349            181,014      L2-loads                                                      (31.70%)
    61.377863349              7,255      L2-load-misses            #    4.01% of all LL-cache accesses  (33.15%)
    61.377863349            181,037      LLC-loads                                                     (36.59%)
    61.377863349              5,746      LLC-load-misses           #    3.17% of all LL-cache accesses  (36.60%)
    61.428255988        103,501,142      mem_inst_retired.any                                          (36.50%)
    61.428255988         46,506,669      branch-instructions                                           (36.50%)
    61.428255988            242,900      branch-misses             #    0.52% of all branches          (31.99%)
    61.428255988        172,199,921      instructions              #    1.32  insn per cycle           (39.93%)
    61.428255988        130,258,271      cycles                                                        (39.69%)
    61.428255988          2,758,846      L1-icache-load-misses                                         (39.68%)
    61.428255988         54,392,377      L1-dcache-loads                                               (39.69%)
    61.428255988          1,287,919      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.70%)
    61.428255988            155,619      L2-loads                                                      (31.76%)
    61.428255988              6,975      L2-load-misses            #    4.38% of all LL-cache accesses  (31.75%)
    61.428255988            162,881      LLC-loads                                                     (36.24%)
    61.428255988              9,658      LLC-load-misses           #    6.06% of all LL-cache accesses  (36.48%)
    61.478591573         85,658,908      mem_inst_retired.any                                          (36.43%)
    61.478591573         39,896,727      branch-instructions                                           (36.43%)
    61.478591573            222,475      branch-misses             #    0.56% of all branches          (36.43%)
    61.478591573        166,532,503      instructions              #    1.28  insn per cycle           (44.37%)
    61.478591573        130,170,573      cycles                                                        (39.73%)
    61.478591573          2,906,370      L1-icache-load-misses                                         (39.73%)
    61.478591573         68,206,108      L1-dcache-loads                                               (39.73%)
    61.478591573          1,493,426      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.73%)
    61.478591573            196,675      L2-loads                                                      (31.78%)
    61.478591573              4,338      L2-load-misses            #    2.66% of all LL-cache accesses  (31.79%)
    61.478591573            129,696      LLC-loads                                                     (31.79%)
    61.478591573              6,731      LLC-load-misses           #    4.12% of all LL-cache accesses  (36.44%)
    61.529055864        112,319,988      mem_inst_retired.any                                          (36.59%)
    61.529055864         53,379,829      branch-instructions                                           (36.59%)
    61.529055864            272,360      branch-misses             #    0.51% of all branches          (36.59%)
    61.529055864        223,743,244      instructions              #    1.71  insn per cycle           (44.51%)
    61.529055864        130,481,251      cycles                                                        (41.46%)
    61.529055864          2,648,028      L1-icache-load-misses                                         (39.63%)
    61.529055864         83,465,647      L1-dcache-loads                                               (39.63%)
    61.529055864          1,412,483      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.63%)
    61.529055864            161,242      L2-loads                                                      (31.71%)
    61.529055864              2,494      L2-load-misses            #    1.57% of all LL-cache accesses  (31.71%)
    61.529055864            156,701      LLC-loads                                                     (31.71%)
    61.529055864              3,727      LLC-load-misses           #    2.34% of all LL-cache accesses  (34.74%)
    61.579495982         99,522,133      mem_inst_retired.any                                          (36.56%)
    61.579495982         52,204,024      branch-instructions                                           (36.56%)
    61.579495982            251,989      branch-misses             #    0.48% of all branches          (36.56%)
    61.579495982        205,569,901      instructions              #    1.58  insn per cycle           (44.49%)
    61.579495982        130,498,157      cycles                                                        (44.49%)
    61.579495982          2,873,200      L1-icache-load-misses                                         (39.65%)
    61.579495982         70,088,980      L1-dcache-loads                                               (39.65%)
    61.579495982          1,302,082      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.65%)
    61.579495982            154,845      L2-loads                                                      (31.72%)
    61.579495982              7,204      L2-load-misses            #    4.46% of all LL-cache accesses  (31.72%)
    61.579495982            168,356      LLC-loads                                                     (31.72%)
    61.579495982              6,314      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.72%)
    61.629938567         82,614,662      mem_inst_retired.any                                          (32.99%)
    61.629938567         44,716,082      branch-instructions                                           (36.56%)
    61.629938567            217,779      branch-misses             #    0.49% of all branches          (36.56%)
    61.629938567        181,625,930      instructions              #    1.39  insn per cycle           (44.49%)
    61.629938567        130,429,346      cycles                                                        (44.48%)
    61.629938567          2,544,422      L1-icache-load-misses                                         (43.24%)
    61.629938567         64,276,968      L1-dcache-loads                                               (39.65%)
    61.629938567          1,272,321      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.65%)
    61.629938567            118,137      L2-loads                                                      (31.72%)
    61.629938567              9,631      L2-load-misses            #    7.65% of all LL-cache accesses  (31.72%)
    61.629938567            133,573      LLC-loads                                                     (31.72%)
    61.629938567              4,495      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.72%)
    61.680383655         82,686,908      mem_inst_retired.any                                          (31.72%)
    61.680383655         42,997,955      branch-instructions                                           (36.06%)
    61.680383655            279,943      branch-misses             #    0.65% of all branches          (36.54%)
    61.680383655        213,144,816      instructions              #    1.64  insn per cycle           (44.47%)
    61.680383655        130,223,328      cycles                                                        (44.47%)
    61.680383655          2,116,433      L1-icache-load-misses                                         (44.48%)
    61.680383655         70,010,473      L1-dcache-loads                                               (40.16%)
    61.680383655          1,429,759      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.66%)
    61.680383655            196,146      L2-loads                                                      (31.74%)
    61.680383655              5,143      L2-load-misses            #    2.58% of all LL-cache accesses  (31.73%)
    61.680383655            203,295      LLC-loads                                                     (31.72%)
    61.680383655              8,085      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.72%)
    61.730841625        108,145,576      mem_inst_retired.any                                          (31.71%)
    61.730841625         59,124,087      branch-instructions                                           (31.71%)
    61.730841625            267,067      branch-misses             #    0.45% of all branches          (36.58%)
    61.730841625        217,690,706      instructions              #    1.67  insn per cycle           (44.51%)
    61.730841625        130,523,612      cycles                                                        (44.51%)
    61.730841625          2,068,920      L1-icache-load-misses                                         (44.51%)
    61.730841625         55,142,985      L1-dcache-loads                                               (44.51%)
    61.730841625          1,433,745      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (39.64%)
    61.730841625            175,883      L2-loads                                                      (31.71%)
    61.730841625              6,288      L2-load-misses            #    3.47% of all LL-cache accesses  (31.71%)
    61.730841625            186,177      LLC-loads                                                     (31.71%)
    61.730841625              7,594      LLC-load-misses           #    4.19% of all LL-cache accesses  (31.71%)
    61.781339263        118,860,259      mem_inst_retired.any                                          (31.68%)
    61.781339263         53,319,622      branch-instructions                                           (31.68%)
    61.781339263            222,772      branch-misses             #    0.42% of all branches          (34.24%)
    61.781339263        187,083,945      instructions              #    1.43  insn per cycle           (44.55%)
    61.781339263        130,582,886      cycles                                                        (44.55%)
    61.781339263          3,018,284      L1-icache-load-misses                                         (44.56%)
    61.781339263         54,411,601      L1-dcache-loads                                               (44.55%)
    61.781339263          1,540,998      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (42.02%)
    61.781339263            216,016      L2-loads                                                      (31.68%)
    61.781339263             13,465      L2-load-misses            #    6.42% of all LL-cache accesses  (31.68%)
    61.781339263            203,523      LLC-loads                                                     (31.68%)
    61.781339263              9,800      LLC-load-misses           #    4.67% of all LL-cache accesses  (31.68%)
#           time             counts unit events
    61.831820972         83,782,757      mem_inst_retired.any                                          (31.69%)
    61.831820972         47,293,934      branch-instructions                                           (31.69%)
    61.831820972            253,246      branch-misses             #    0.54% of all branches          (31.69%)
    61.831820972        191,380,242      instructions              #    1.47  insn per cycle           (44.53%)
    61.831820972        130,604,047      cycles                                                        (44.53%)
    61.831820972          2,432,423      L1-icache-load-misses                                         (44.53%)
    61.831820972         64,346,403      L1-dcache-loads                                               (44.53%)
    61.831820972          1,406,399      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (44.54%)
    61.831820972            103,704      L2-loads                                                      (31.70%)
    61.831820972              7,353      L2-load-misses            #    4.92% of all LL-cache accesses  (31.70%)
    61.831820972            195,370      LLC-loads                                                     (31.70%)
    61.831820972              5,117      LLC-load-misses           #    3.42% of all LL-cache accesses  (31.69%)
    61.882298456        108,658,169      mem_inst_retired.any                                          (31.70%)
    61.882298456         53,239,726      branch-instructions                                           (31.70%)
    61.882298456            223,355      branch-misses             #    0.42% of all branches          (31.69%)
    61.882298456        199,970,234      instructions              #    1.53  insn per cycle           (40.24%)
    61.882298456        130,511,326      cycles                                                        (44.52%)
    61.882298456          2,291,187      L1-icache-load-misses                                         (44.53%)
    61.882298456         62,772,135      L1-dcache-loads                                               (44.53%)
    61.882298456          1,643,780      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (44.53%)
    61.882298456            202,824      L2-loads                                                      (31.70%)
    61.882298456              2,236      L2-load-misses            #    1.23% of all LL-cache accesses  (31.70%)
    61.882298456            162,051      LLC-loads                                                     (31.70%)
    61.882298456              6,489      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.70%)
    61.932649967        112,615,556      mem_inst_retired.any                                          (31.78%)
    61.932649967         54,617,982      branch-instructions                                           (31.78%)
    61.932649967            253,301      branch-misses             #    0.46% of all branches          (31.78%)
    61.932649967        198,015,893      instructions              #    1.52  insn per cycle           (39.72%)
    61.932649967        130,196,900      cycles                                                        (43.36%)
    61.932649967          2,534,415      L1-icache-load-misses                                         (44.38%)
    61.932649967         65,961,206      L1-dcache-loads                                               (44.39%)
    61.932649967          1,252,905      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.39%)
    61.932649967            144,893      L2-loads                                                      (32.83%)
    61.932649967              5,147      L2-load-misses            #    3.12% of all LL-cache accesses  (31.78%)
    61.932649967            185,305      LLC-loads                                                     (31.78%)
    61.932649967              4,455      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.78%)
    61.983085014        108,582,570      mem_inst_retired.any                                          (31.72%)
    61.983085014         56,100,008      branch-instructions                                           (31.72%)
    61.983085014            250,768      branch-misses             #    0.45% of all branches          (31.72%)
    61.983085014        213,934,796      instructions              #    1.64  insn per cycle           (39.65%)
    61.983085014        130,442,423      cycles                                                        (39.65%)
    61.983085014          2,489,656      L1-icache-load-misses                                         (44.48%)
    61.983085014         67,023,092      L1-dcache-loads                                               (44.48%)
    61.983085014          1,212,314      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.49%)
    61.983085014            129,320      L2-loads                                                      (36.56%)
    61.983085014              3,586      L2-load-misses            #    2.74% of all LL-cache accesses  (31.73%)
    61.983085014            132,764      LLC-loads                                                     (31.73%)
    61.983085014              7,359      LLC-load-misses           #    5.62% of all LL-cache accesses  (31.73%)
    62.033423441         81,494,199      mem_inst_retired.any                                          (31.79%)
    62.033423441         41,677,437      branch-instructions                                           (31.78%)
    62.033423441            246,941      branch-misses             #    0.59% of all branches          (31.78%)
    62.033423441        172,283,971      instructions              #    1.32  insn per cycle           (39.73%)
    62.033423441        130,083,621      cycles                                                        (39.72%)
    62.033423441          2,656,150      L1-icache-load-misses                                         (41.80%)
    62.033423441         63,817,076      L1-dcache-loads                                               (44.37%)
    62.033423441          1,167,698      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.37%)
    62.033423441            129,494      L2-loads                                                      (36.43%)
    62.033423441              5,395      L2-load-misses            #    4.03% of all LL-cache accesses  (34.38%)
    62.033423441            138,147      LLC-loads                                                     (31.79%)
    62.033423441              3,192      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.80%)
    62.083912585         92,913,774      mem_inst_retired.any                                          (31.69%)
    62.083912585         45,196,369      branch-instructions                                           (31.68%)
    62.083912585            202,451      branch-misses             #    0.45% of all branches          (31.68%)
    62.083912585        171,331,044      instructions              #    1.31  insn per cycle           (39.60%)
    62.083912585        130,571,865      cycles                                                        (39.60%)
    62.083912585          2,133,102      L1-icache-load-misses                                         (39.61%)
    62.083912585         70,752,122      L1-dcache-loads                                               (44.54%)
    62.083912585          1,281,828      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.54%)
    62.083912585            153,526      L2-loads                                                      (36.63%)
    62.083912585              3,983      L2-load-misses            #    2.43% of all LL-cache accesses  (36.63%)
    62.083912585            173,932      LLC-loads                                                     (31.70%)
    62.083912585              4,672      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.69%)
    62.134375825        109,318,421      mem_inst_retired.any                                          (31.70%)
    62.134375825         51,707,170      branch-instructions                                           (31.70%)
    62.134375825            221,453      branch-misses             #    0.43% of all branches          (31.71%)
    62.134375825        179,003,298      instructions              #    1.37  insn per cycle           (39.63%)
    62.134375825        130,490,894      cycles                                                        (39.64%)
    62.134375825          3,085,661      L1-icache-load-misses                                         (39.64%)
    62.134375825         54,371,955      L1-dcache-loads                                               (40.07%)
    62.134375825          1,586,234      L1-dcache-load-misses     #    2.92% of all L1-dcache accesses  (44.51%)
    62.134375825            196,461      L2-loads                                                      (36.58%)
    62.134375825              4,146      L2-load-misses            #    2.32% of all LL-cache accesses  (36.59%)
    62.134375825            160,917      LLC-loads                                                     (36.17%)
    62.134375825              6,355      LLC-load-misses           #    3.56% of all LL-cache accesses  (31.71%)
    62.184697183         88,563,051      mem_inst_retired.any                                          (31.80%)
    62.184697183         42,152,782      branch-instructions                                           (31.79%)
    62.184697183            233,968      branch-misses             #    0.56% of all branches          (31.79%)
    62.184697183        170,259,456      instructions              #    1.31  insn per cycle           (39.74%)
    62.184697183        130,037,411      cycles                                                        (39.73%)
    62.184697183          2,813,247      L1-icache-load-misses                                         (39.74%)
    62.184697183         54,840,791      L1-dcache-loads                                               (39.74%)
    62.184697183          1,438,980      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (43.24%)
    62.184697183            165,679      L2-loads                                                      (36.41%)
    62.184697183              4,534      L2-load-misses            #    2.68% of all LL-cache accesses  (36.41%)
    62.184697183            172,453      LLC-loads                                                     (36.41%)
    62.184697183              3,047      LLC-load-misses           #    1.80% of all LL-cache accesses  (32.94%)
    62.235031712         82,452,965      mem_inst_retired.any                                          (31.79%)
    62.235031712         40,803,152      branch-instructions                                           (31.79%)
    62.235031712            220,650      branch-misses             #    0.54% of all branches          (31.79%)
    62.235031712        169,352,163      instructions              #    1.30  insn per cycle           (39.73%)
    62.235031712        130,173,308      cycles                                                        (39.73%)
    62.235031712          2,564,502      L1-icache-load-misses                                         (39.73%)
    62.235031712         60,661,674      L1-dcache-loads                                               (39.73%)
    62.235031712          1,393,544      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.73%)
    62.235031712            156,457      L2-loads                                                      (36.43%)
    62.235031712              7,671      L2-load-misses            #    4.96% of all LL-cache accesses  (36.43%)
    62.235031712            152,742      LLC-loads                                                     (36.43%)
    62.235031712              8,720      LLC-load-misses           #    5.64% of all LL-cache accesses  (36.43%)
    62.285479093         97,001,067      mem_inst_retired.any                                          (34.38%)
    62.285479093         49,227,201      branch-instructions                                           (31.71%)
    62.285479093            232,949      branch-misses             #    0.47% of all branches          (31.71%)
    62.285479093        194,367,515      instructions              #    1.49  insn per cycle           (39.64%)
    62.285479093        130,442,627      cycles                                                        (39.64%)
    62.285479093          1,925,015      L1-icache-load-misses                                         (39.64%)
    62.285479093         64,591,740      L1-dcache-loads                                               (39.64%)
    62.285479093          1,498,908      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.65%)
    62.285479093            152,776      L2-loads                                                      (33.89%)
    62.285479093              4,514      L2-load-misses            #    2.88% of all LL-cache accesses  (36.57%)
    62.285479093            160,918      LLC-loads                                                     (36.57%)
    62.285479093              5,457      LLC-load-misses           #    3.48% of all LL-cache accesses  (36.57%)
    62.335912764         91,116,637      mem_inst_retired.any                                          (36.55%)
    62.335912764         47,417,749      branch-instructions                                           (31.72%)
    62.335912764            262,813      branch-misses             #    0.55% of all branches          (31.72%)
    62.335912764        219,602,721      instructions              #    1.68  insn per cycle           (39.65%)
    62.335912764        130,438,830      cycles                                                        (39.65%)
    62.335912764          2,204,866      L1-icache-load-misses                                         (39.65%)
    62.335912764         67,935,700      L1-dcache-loads                                               (39.65%)
    62.335912764          1,469,420      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.66%)
    62.335912764            187,922      L2-loads                                                      (31.73%)
    62.335912764              3,507      L2-load-misses            #    1.98% of all LL-cache accesses  (36.55%)
    62.335912764            166,897      LLC-loads                                                     (36.55%)
    62.335912764              4,073      LLC-load-misses           #    2.30% of all LL-cache accesses  (36.55%)
    62.386375574         93,472,712      mem_inst_retired.any                                          (36.59%)
    62.386375574         45,730,643      branch-instructions                                           (36.15%)
    62.386375574            208,157      branch-misses             #    0.46% of all branches          (31.70%)
    62.386375574        172,264,694      instructions              #    1.32  insn per cycle           (39.63%)
    62.386375574        130,534,955      cycles                                                        (39.63%)
    62.386375574          2,789,775      L1-icache-load-misses                                         (39.63%)
    62.386375574         76,030,483      L1-dcache-loads                                               (39.63%)
    62.386375574          1,173,445      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.63%)
    62.386375574            101,304      L2-loads                                                      (31.70%)
    62.386375574              3,112      L2-load-misses            #    2.83% of all LL-cache accesses  (32.13%)
    62.386375574            118,853      LLC-loads                                                     (36.59%)
    62.386375574              2,940      LLC-load-misses           #    2.67% of all LL-cache accesses  (36.59%)
    62.436855336         97,131,950      mem_inst_retired.any                                          (36.60%)
    62.436855336         53,589,875      branch-instructions                                           (36.61%)
    62.436855336            249,557      branch-misses             #    0.47% of all branches          (33.13%)
    62.436855336        212,559,226      instructions              #    1.63  insn per cycle           (41.06%)
    62.436855336        130,549,431      cycles                                                        (39.62%)
    62.436855336          2,551,859      L1-icache-load-misses                                         (39.62%)
    62.436855336         54,643,569      L1-dcache-loads                                               (39.62%)
    62.436855336          1,436,067      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (39.62%)
    62.436855336            190,248      L2-loads                                                      (31.70%)
    62.436855336              8,796      L2-load-misses            #    4.69% of all LL-cache accesses  (31.69%)
    62.436855336            184,598      LLC-loads                                                     (35.15%)
    62.436855336              7,892      LLC-load-misses           #    4.21% of all LL-cache accesses  (36.61%)
    62.487298888         91,076,758      mem_inst_retired.any                                          (36.57%)
    62.487298888         49,677,790      branch-instructions                                           (36.57%)
    62.487298888            256,014      branch-misses             #    0.52% of all branches          (36.57%)
    62.487298888        207,998,515      instructions              #    1.59  insn per cycle           (44.49%)
    62.487298888        130,441,599      cycles                                                        (39.64%)
    62.487298888          1,704,585      L1-icache-load-misses                                         (39.64%)
    62.487298888         60,486,844      L1-dcache-loads                                               (39.64%)
    62.487298888          1,852,724      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (39.64%)
    62.487298888            212,467      L2-loads                                                      (31.72%)
    62.487298888              8,780      L2-load-misses            #    4.29% of all LL-cache accesses  (31.72%)
    62.487298888            196,505      LLC-loads                                                     (31.72%)
    62.487298888              5,011      LLC-load-misses           #    2.45% of all LL-cache accesses  (36.57%)
    62.537702872         93,250,475      mem_inst_retired.any                                          (36.51%)
    62.537702872         50,049,709      branch-instructions                                           (36.51%)
    62.537702872            242,207      branch-misses             #    0.48% of all branches          (36.51%)
    62.537702872        203,964,281      instructions              #    1.57  insn per cycle           (44.45%)
    62.537702872        130,312,395      cycles                                                        (42.81%)
    62.537702872          2,588,804      L1-icache-load-misses                                         (39.68%)
    62.537702872         58,958,173      L1-dcache-loads                                               (39.69%)
    62.537702872          1,747,637      L1-dcache-load-misses     #    2.96% of all L1-dcache accesses  (39.68%)
    62.537702872            210,857      L2-loads                                                      (31.74%)
    62.537702872             12,177      L2-load-misses            #    7.12% of all LL-cache accesses  (31.74%)
    62.537702872            131,387      LLC-loads                                                     (31.74%)
    62.537702872              7,760      LLC-load-misses           #    4.53% of all LL-cache accesses  (33.36%)
    62.588167311         98,881,616      mem_inst_retired.any                                          (36.53%)
    62.588167311         49,353,826      branch-instructions                                           (36.58%)
    62.588167311            243,609      branch-misses             #    0.49% of all branches          (36.58%)
    62.588167311        195,284,139      instructions              #    1.50  insn per cycle           (44.51%)
    62.588167311        130,455,485      cycles                                                        (44.51%)
    62.588167311          2,340,883      L1-icache-load-misses                                         (39.71%)
    62.588167311         71,157,821      L1-dcache-loads                                               (39.64%)
    62.588167311          1,459,773      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.64%)
    62.588167311            184,007      L2-loads                                                      (31.71%)
    62.588167311              5,481      L2-load-misses            #    2.83% of all LL-cache accesses  (31.71%)
    62.588167311            203,031      LLC-loads                                                     (31.71%)
    62.588167311              5,732      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.71%)
    62.638625981         87,103,795      mem_inst_retired.any                                          (31.71%)
    62.638625981         43,175,446      branch-instructions                                           (36.58%)
    62.638625981            232,857      branch-misses             #    0.54% of all branches          (36.58%)
    62.638625981        172,093,707      instructions              #    1.32  insn per cycle           (44.51%)
    62.638625981        130,519,152      cycles                                                        (44.51%)
    62.638625981          2,687,888      L1-icache-load-misses                                         (44.50%)
    62.638625981         72,273,644      L1-dcache-loads                                               (39.64%)
    62.638625981          1,132,580      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.63%)
    62.638625981            119,648      L2-loads                                                      (31.71%)
    62.638625981              5,546      L2-load-misses            #    3.98% of all LL-cache accesses  (31.71%)
    62.638625981            159,252      LLC-loads                                                     (31.71%)
    62.638625981              3,036      LLC-load-misses           #    2.18% of all LL-cache accesses  (31.71%)
    62.689079565         79,946,593      mem_inst_retired.any                                          (31.70%)
    62.689079565         45,033,892      branch-instructions                                           (34.72%)
    62.689079565            259,503      branch-misses             #    0.58% of all branches          (36.58%)
    62.689079565        186,958,115      instructions              #    1.43  insn per cycle           (44.51%)
    62.689079565        130,354,077      cycles                                                        (44.50%)
    62.689079565          2,570,697      L1-icache-load-misses                                         (44.50%)
    62.689079565         58,352,852      L1-dcache-loads                                               (41.53%)
    62.689079565          1,219,153      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.65%)
    62.689079565            151,492      L2-loads                                                      (31.72%)
    62.689079565              8,560      L2-load-misses            #    5.59% of all LL-cache accesses  (31.70%)
    62.689079565            154,666      LLC-loads                                                     (31.70%)
    62.689079565              8,156      LLC-load-misses           #    5.33% of all LL-cache accesses  (31.71%)
    62.739516734         94,405,922      mem_inst_retired.any                                          (31.72%)
    62.739516734         42,569,371      branch-instructions                                           (31.72%)
    62.739516734            262,553      branch-misses             #    0.62% of all branches          (36.56%)
    62.739516734        192,434,414      instructions              #    1.47  insn per cycle           (44.49%)
    62.739516734        130,479,337      cycles                                                        (44.49%)
    62.739516734          2,780,196      L1-icache-load-misses                                         (44.48%)
    62.739516734         62,040,658      L1-dcache-loads                                               (44.49%)
    62.739516734          1,472,676      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.65%)
    62.739516734            187,351      L2-loads                                                      (31.72%)
    62.739516734             11,430      L2-load-misses            #    7.02% of all LL-cache accesses  (31.72%)
    62.739516734            138,515      LLC-loads                                                     (31.72%)
    62.739516734              7,774      LLC-load-misses           #    4.77% of all LL-cache accesses  (31.72%)
    62.789997347         99,580,290      mem_inst_retired.any                                          (31.69%)
    62.789997347         48,284,543      branch-instructions                                           (31.69%)
    62.789997347            227,006      branch-misses             #    0.47% of all branches          (32.91%)
    62.789997347        197,969,506      instructions              #    1.52  insn per cycle           (44.53%)
    62.789997347        130,475,866      cycles                                                        (44.53%)
    62.789997347          1,958,972      L1-icache-load-misses                                         (44.53%)
    62.789997347         66,651,564      L1-dcache-loads                                               (44.53%)
    62.789997347          1,256,911      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (43.34%)
    62.789997347            146,853      L2-loads                                                      (31.70%)
    62.789997347              5,659      L2-load-misses            #    3.38% of all LL-cache accesses  (31.70%)
    62.789997347            188,103      LLC-loads                                                     (31.70%)
    62.789997347              8,042      LLC-load-misses           #    4.80% of all LL-cache accesses  (31.70%)
    62.840497240        108,024,332      mem_inst_retired.any                                          (31.69%)
    62.840497240         53,959,309      branch-instructions                                           (31.68%)
    62.840497240            232,160      branch-misses             #    0.43% of all branches          (31.68%)
    62.840497240        193,988,279      instructions              #    1.49  insn per cycle           (43.84%)
    62.840497240        130,548,670      cycles                                                        (44.55%)
    62.840497240          1,760,073      L1-icache-load-misses                                         (44.55%)
    62.840497240         68,762,037      L1-dcache-loads                                               (44.55%)
    62.840497240          1,778,967      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (44.55%)
    62.840497240            191,548      L2-loads                                                      (31.68%)
    62.840497240              6,826      L2-load-misses            #    3.59% of all LL-cache accesses  (31.69%)
    62.840497240            188,393      LLC-loads                                                     (31.68%)
    62.840497240              9,988      LLC-load-misses           #    5.26% of all LL-cache accesses  (31.69%)
    62.890954903         85,720,939      mem_inst_retired.any                                          (31.69%)
    62.890954903         48,513,643      branch-instructions                                           (31.72%)
    62.890954903            274,220      branch-misses             #    0.57% of all branches          (31.71%)
    62.890954903        212,233,297      instructions              #    1.63  insn per cycle           (39.64%)
    62.890954903        130,461,211      cycles                                                        (44.52%)
    62.890954903          2,241,035      L1-icache-load-misses                                         (44.52%)
    62.890954903         73,852,303      L1-dcache-loads                                               (44.52%)
    62.890954903          1,477,412      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (44.52%)
    62.890954903            185,105      L2-loads                                                      (31.71%)
    62.890954903              6,367      L2-load-misses            #    3.04% of all LL-cache accesses  (31.69%)
    62.890954903            234,113      LLC-loads                                                     (31.69%)
    62.890954903              8,206      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.70%)
    62.941439077         78,682,770      mem_inst_retired.any                                          (31.69%)
    62.941439077         39,609,562      branch-instructions                                           (31.69%)
    62.941439077            261,950      branch-misses             #    0.66% of all branches          (31.69%)
    62.941439077        164,270,535      instructions              #    1.26  insn per cycle           (39.61%)
    62.941439077        130,489,101      cycles                                                        (41.94%)
    62.941439077          2,353,076      L1-icache-load-misses                                         (44.53%)
    62.941439077         54,896,572      L1-dcache-loads                                               (44.53%)
    62.941439077          1,396,589      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (44.54%)
    62.941439077            184,176      L2-loads                                                      (34.31%)
    62.941439077             12,006      L2-load-misses            #    6.22% of all LL-cache accesses  (31.70%)
    62.941439077            201,756      LLC-loads                                                     (31.70%)
    62.941439077             14,393      LLC-load-misses           #    7.46% of all LL-cache accesses  (31.69%)
    62.991908524        111,694,256      mem_inst_retired.any                                          (31.70%)
    62.991908524         55,231,621      branch-instructions                                           (31.69%)
    62.991908524            287,216      branch-misses             #    0.52% of all branches          (31.70%)
    62.991908524        220,050,803      instructions              #    1.69  insn per cycle           (39.62%)
    62.991908524        130,458,440      cycles                                                        (39.62%)
    62.991908524          2,198,785      L1-icache-load-misses                                         (44.52%)
    62.991908524         58,548,083      L1-dcache-loads                                               (44.52%)
    62.991908524          1,288,982      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (44.53%)
    62.991908524            179,537      L2-loads                                                      (36.60%)
    62.991908524              6,493      L2-load-misses            #    3.54% of all LL-cache accesses  (31.71%)
    62.991908524            187,700      LLC-loads                                                     (31.70%)
    62.991908524              7,217      LLC-load-misses           #    3.93% of all LL-cache accesses  (31.70%)
    63.042402103        113,182,137      mem_inst_retired.any                                          (31.68%)
    63.042402103         49,487,226      branch-instructions                                           (31.69%)
    63.042402103            226,359      branch-misses             #    0.46% of all branches          (31.68%)
    63.042402103        174,968,163      instructions              #    1.34  insn per cycle           (39.60%)
    63.042402103        130,582,464      cycles                                                        (39.60%)
    63.042402103          2,953,983      L1-icache-load-misses                                         (40.04%)
    63.042402103         63,310,274      L1-dcache-loads                                               (44.54%)
    63.042402103          1,444,620      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (44.55%)
    63.042402103            170,893      L2-loads                                                      (36.63%)
    63.042402103              7,094      L2-load-misses            #    4.53% of all LL-cache accesses  (36.21%)
    63.042402103            142,609      LLC-loads                                                     (31.69%)
    63.042402103              9,230      LLC-load-misses           #    5.89% of all LL-cache accesses  (31.69%)
#           time             counts unit events
    63.092729954        105,078,984      mem_inst_retired.any                                          (31.80%)
    63.092729954         54,953,643      branch-instructions                                           (31.79%)
    63.092729954            256,917      branch-misses             #    0.47% of all branches          (31.78%)
    63.092729954        213,939,647      instructions              #    1.64  insn per cycle           (39.74%)
    63.092729954        130,103,408      cycles                                                        (39.74%)
    63.092729954          2,445,016      L1-icache-load-misses                                         (39.74%)
    63.092729954         65,136,539      L1-dcache-loads                                               (43.18%)
    63.092729954          1,482,684      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (44.36%)
    63.092729954            134,136      L2-loads                                                      (36.41%)
    63.092729954              8,013      L2-load-misses            #    5.56% of all LL-cache accesses  (36.41%)
    63.092729954            153,932      LLC-loads                                                     (33.00%)
    63.092729954              6,803      LLC-load-misses           #    4.72% of all LL-cache accesses  (31.79%)
    63.143136278         80,551,001      mem_inst_retired.any                                          (31.74%)
    63.143136278         41,043,978      branch-instructions                                           (31.74%)
    63.143136278            244,043      branch-misses             #    0.59% of all branches          (31.74%)
    63.143136278        208,341,810      instructions              #    1.60  insn per cycle           (39.68%)
    63.143136278        130,368,093      cycles                                                        (39.68%)
    63.143136278          2,042,021      L1-icache-load-misses                                         (39.68%)
    63.143136278         71,573,314      L1-dcache-loads                                               (39.68%)
    63.143136278          1,158,250      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (44.46%)
    63.143136278            149,676      L2-loads                                                      (36.52%)
    63.143136278              7,499      L2-load-misses            #    4.99% of all LL-cache accesses  (36.52%)
    63.143136278            150,907      LLC-loads                                                     (36.52%)
    63.143136278              4,971      LLC-load-misses           #    3.31% of all LL-cache accesses  (31.74%)
    63.193612187        131,990,520      mem_inst_retired.any                                          (31.70%)
    63.193612187         63,495,469      branch-instructions                                           (31.70%)
    63.193612187            271,568      branch-misses             #    0.43% of all branches          (31.70%)
    63.193612187        228,229,326      instructions              #    1.75  insn per cycle           (39.62%)
    63.193612187        130,538,075      cycles                                                        (39.63%)
    63.193612187          2,754,970      L1-icache-load-misses                                         (39.63%)
    63.193612187         61,098,808      L1-dcache-loads                                               (39.63%)
    63.193612187          1,437,828      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (41.59%)
    63.193612187            202,747      L2-loads                                                      (36.60%)
    63.193612187             12,490      L2-load-misses            #    6.65% of all LL-cache accesses  (36.60%)
    63.193612187            173,093      LLC-loads                                                     (36.59%)
    63.193612187              6,796      LLC-load-misses           #    3.62% of all LL-cache accesses  (34.65%)
    63.243949643        107,428,191      mem_inst_retired.any                                          (31.78%)
    63.243949643         48,552,783      branch-instructions                                           (31.78%)
    63.243949643            204,619      branch-misses             #    0.42% of all branches          (31.78%)
    63.243949643        192,731,801      instructions              #    1.48  insn per cycle           (39.73%)
    63.243949643        130,178,680      cycles                                                        (39.73%)
    63.243949643          2,431,787      L1-icache-load-misses                                         (39.73%)
    63.243949643         83,411,316      L1-dcache-loads                                               (39.73%)
    63.243949643          1,232,465      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (39.73%)
    63.243949643            137,318      L2-loads                                                      (36.44%)
    63.243949643              9,479      L2-load-misses            #    6.15% of all LL-cache accesses  (36.44%)
    63.243949643            170,982      LLC-loads                                                     (36.43%)
    63.243949643              8,263      LLC-load-misses           #    5.36% of all LL-cache accesses  (36.44%)
    63.294466626         80,143,635      mem_inst_retired.any                                          (36.27%)
    63.294466626         44,156,244      branch-instructions                                           (31.69%)
    63.294466626            258,662      branch-misses             #    0.59% of all branches          (31.68%)
    63.294466626        228,716,681      instructions              #    1.75  insn per cycle           (39.60%)
    63.294466626        130,632,767      cycles                                                        (39.60%)
    63.294466626          2,078,090      L1-icache-load-misses                                         (39.60%)
    63.294466626         82,638,304      L1-dcache-loads                                               (39.59%)
    63.294466626          1,171,448      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (39.60%)
    63.294466626            148,763      L2-loads                                                      (32.03%)
    63.294466626              5,669      L2-load-misses            #    3.52% of all LL-cache accesses  (36.64%)
    63.294466626            173,511      LLC-loads                                                     (36.64%)
    63.294466626              3,894      LLC-load-misses           #    2.42% of all LL-cache accesses  (36.64%)
    63.344968615        126,492,055      mem_inst_retired.any                                          (36.66%)
    63.344968615         66,249,101      branch-instructions                                           (33.32%)
    63.344968615            310,299      branch-misses             #    0.47% of all branches          (31.67%)
    63.344968615        261,199,314      instructions              #    2.00  insn per cycle           (39.57%)
    63.344968615        130,433,979      cycles                                                        (39.57%)
    63.344968615          2,240,639      L1-icache-load-misses                                         (39.56%)
    63.344968615         62,437,783      L1-dcache-loads                                               (39.59%)
    63.344968615          1,206,712      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.60%)
    63.344968615            160,659      L2-loads                                                      (31.69%)
    63.344968615              9,409      L2-load-misses            #    6.22% of all LL-cache accesses  (35.00%)
    63.344968615            141,810      LLC-loads                                                     (36.66%)
    63.344968615             11,860      LLC-load-misses           #    7.84% of all LL-cache accesses  (36.66%)
    63.395327915         87,105,022      mem_inst_retired.any                                          (36.46%)
    63.395327915         42,789,964      branch-instructions                                           (36.46%)
    63.395327915            202,240      branch-misses             #    0.47% of all branches          (31.77%)
    63.395327915        176,900,614      instructions              #    1.36  insn per cycle           (39.71%)
    63.395327915        130,245,013      cycles                                                        (39.71%)
    63.395327915          2,528,843      L1-icache-load-misses                                         (39.71%)
    63.395327915         80,191,363      L1-dcache-loads                                               (39.71%)
    63.395327915          1,340,695      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.71%)
    63.395327915            126,376      L2-loads                                                      (31.77%)
    63.395327915             12,357      L2-load-misses            #    8.86% of all LL-cache accesses  (31.77%)
    63.395327915            152,481      LLC-loads                                                     (36.47%)
    63.395327915              7,720      LLC-load-misses           #    5.54% of all LL-cache accesses  (36.46%)
    63.445774579        110,051,222      mem_inst_retired.any                                          (36.53%)
    63.445774579         55,279,945      branch-instructions                                           (36.53%)
    63.445774579            280,913      branch-misses             #    0.51% of all branches          (34.94%)
    63.445774579        245,900,521      instructions              #    1.89  insn per cycle           (42.88%)
    63.445774579        130,397,030      cycles                                                        (39.66%)
    63.445774579          2,085,599      L1-icache-load-misses                                         (39.66%)
    63.445774579         73,468,280      L1-dcache-loads                                               (39.67%)
    63.445774579          1,278,525      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.67%)
    63.445774579            159,297      L2-loads                                                      (31.74%)
    63.445774579              8,491      L2-load-misses            #    5.51% of all LL-cache accesses  (31.74%)
    63.445774579            149,112      LLC-loads                                                     (33.31%)
    63.445774579             10,173      LLC-load-misses           #    6.60% of all LL-cache accesses  (36.54%)
    63.496247643         86,002,275      mem_inst_retired.any                                          (36.59%)
    63.496247643         44,147,914      branch-instructions                                           (36.60%)
    63.496247643            237,690      branch-misses             #    0.54% of all branches          (36.60%)
    63.496247643        177,805,951      instructions              #    1.36  insn per cycle           (44.52%)
    63.496247643        130,481,054      cycles                                                        (39.86%)
    63.496247643          2,844,262      L1-icache-load-misses                                         (39.63%)
    63.496247643         67,917,995      L1-dcache-loads                                               (39.63%)
    63.496247643          1,160,894      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.63%)
    63.496247643            130,772      L2-loads                                                      (31.70%)
    63.496247643              5,693      L2-load-misses            #    3.86% of all LL-cache accesses  (31.70%)
    63.496247643            164,332      LLC-loads                                                     (31.70%)
    63.496247643              7,331      LLC-load-misses           #    4.97% of all LL-cache accesses  (36.35%)
    63.546579023         85,989,780      mem_inst_retired.any                                          (36.43%)
    63.546579023         44,201,740      branch-instructions                                           (36.43%)
    63.546579023            232,721      branch-misses             #    0.53% of all branches          (36.43%)
    63.546579023        176,313,691      instructions              #    1.35  insn per cycle           (44.37%)
    63.546579023        130,193,052      cycles                                                        (44.38%)
    63.546579023          2,470,400      L1-icache-load-misses                                         (39.72%)
    63.546579023         67,459,403      L1-dcache-loads                                               (39.72%)
    63.546579023          1,247,810      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.73%)
    63.546579023             94,759      L2-loads                                                      (31.79%)
    63.546579023              6,263      L2-load-misses            #    5.37% of all LL-cache accesses  (31.79%)
    63.546579023            138,501      LLC-loads                                                     (31.79%)
    63.546579023              7,098      LLC-load-misses           #    6.09% of all LL-cache accesses  (31.78%)
    63.596987923        128,240,739      mem_inst_retired.any                                          (34.83%)
    63.596987923         65,956,201      branch-instructions                                           (36.50%)
    63.596987923            301,231      branch-misses             #    0.46% of all branches          (36.50%)
    63.596987923        277,028,882      instructions              #    2.13  insn per cycle           (44.44%)
    63.596987923        130,358,204      cycles                                                        (44.44%)
    63.596987923          1,925,686      L1-icache-load-misses                                         (41.39%)
    63.596987923         80,054,377      L1-dcache-loads                                               (39.69%)
    63.596987923          1,147,811      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (39.69%)
    63.596987923            162,801      L2-loads                                                      (31.75%)
    63.596987923              5,845      L2-load-misses            #    3.52% of all LL-cache accesses  (31.75%)
    63.596987923            169,736      LLC-loads                                                     (31.75%)
    63.596987923              7,799      LLC-load-misses           #    4.69% of all LL-cache accesses  (31.75%)
    63.647327652         94,066,784      mem_inst_retired.any                                          (31.78%)
    63.647327652         43,703,649      branch-instructions                                           (36.43%)
    63.647327652            236,080      branch-misses             #    0.54% of all branches          (36.44%)
    63.647327652        173,469,994      instructions              #    1.33  insn per cycle           (44.38%)
    63.647327652        130,233,803      cycles                                                        (44.39%)
    63.647327652          2,905,677      L1-icache-load-misses                                         (44.39%)
    63.647327652         60,458,950      L1-dcache-loads                                               (39.73%)
    63.647327652          1,397,648      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.73%)
    63.647327652            196,984      L2-loads                                                      (31.78%)
    63.647327652             10,616      L2-load-misses            #    5.72% of all LL-cache accesses  (31.78%)
    63.647327652            174,434      LLC-loads                                                     (31.78%)
    63.647327652              6,989      LLC-load-misses           #    3.76% of all LL-cache accesses  (31.78%)
    63.697696044         83,378,856      mem_inst_retired.any                                          (31.77%)
    63.697696044         46,746,195      branch-instructions                                           (33.36%)
    63.697696044            285,722      branch-misses             #    0.61% of all branches          (36.45%)
    63.697696044        230,829,386      instructions              #    1.77  insn per cycle           (44.40%)
    63.697696044        130,229,077      cycles                                                        (44.39%)
    63.697696044          2,049,757      L1-icache-load-misses                                         (44.40%)
    63.697696044         89,288,829      L1-dcache-loads                                               (42.83%)
    63.697696044          1,136,649      L1-dcache-load-misses     #    1.27% of all L1-dcache accesses  (39.72%)
    63.697696044            130,659      L2-loads                                                      (31.77%)
    63.697696044              5,706      L2-load-misses            #    3.52% of all LL-cache accesses  (31.77%)
    63.697696044            193,135      LLC-loads                                                     (31.77%)
    63.697696044              5,324      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.78%)
    63.748040778         89,970,256      mem_inst_retired.any                                          (31.76%)
    63.748040778         46,105,277      branch-instructions                                           (31.78%)
    63.748040778            276,241      branch-misses             #    0.60% of all branches          (36.45%)
    63.748040778        220,084,155      instructions              #    1.69  insn per cycle           (44.40%)
    63.748040778        130,190,016      cycles                                                        (44.39%)
    63.748040778          2,119,719      L1-icache-load-misses                                         (44.40%)
    63.748040778         73,586,841      L1-dcache-loads                                               (44.41%)
    63.748040778          1,482,221      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.74%)
    63.748040778            209,597      L2-loads                                                      (31.79%)
    63.748040778              7,921      L2-load-misses            #    3.50% of all LL-cache accesses  (31.76%)
    63.748040778            242,522      LLC-loads                                                     (31.76%)
    63.748040778              9,883      LLC-load-misses           #    4.37% of all LL-cache accesses  (31.76%)
    63.798482653        102,672,430      mem_inst_retired.any                                          (31.74%)
    63.798482653         47,874,585      branch-instructions                                           (31.74%)
    63.798482653            244,204      branch-misses             #    0.51% of all branches          (31.92%)
    63.798482653        203,254,561      instructions              #    1.56  insn per cycle           (44.51%)
    63.798482653        130,396,755      cycles                                                        (44.51%)
    63.798482653          2,736,591      L1-icache-load-misses                                         (44.48%)
    63.798482653         71,101,866      L1-dcache-loads                                               (44.48%)
    63.798482653          1,334,688      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (44.32%)
    63.798482653            147,107      L2-loads                                                      (31.69%)
    63.798482653             12,312      L2-load-misses            #    8.01% of all LL-cache accesses  (31.72%)
    63.798482653            160,224      LLC-loads                                                     (31.71%)
    63.798482653              6,823      LLC-load-misses           #    4.44% of all LL-cache accesses  (31.71%)
    63.848924618         97,831,795      mem_inst_retired.any                                          (31.73%)
    63.848924618         50,408,344      branch-instructions                                           (31.73%)
    63.848924618            287,136      branch-misses             #    0.57% of all branches          (31.72%)
    63.848924618        203,768,748      instructions              #    1.56  insn per cycle           (42.92%)
    63.848924618        130,366,921      cycles                                                        (44.48%)
    63.848924618          2,267,923      L1-icache-load-misses                                         (44.48%)
    63.848924618         75,846,723      L1-dcache-loads                                               (44.48%)
    63.848924618          1,340,458      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (44.48%)
    63.848924618            151,516      L2-loads                                                      (31.73%)
    63.848924618              8,116      L2-load-misses            #    5.02% of all LL-cache accesses  (31.72%)
    63.848924618            172,010      LLC-loads                                                     (31.72%)
    63.848924618              4,926      LLC-load-misses           #    3.05% of all LL-cache accesses  (31.73%)
    63.899380484         81,844,744      mem_inst_retired.any                                          (31.71%)
    63.899380484         41,454,248      branch-instructions                                           (31.71%)
    63.899380484            277,024      branch-misses             #    0.67% of all branches          (31.71%)
    63.899380484        207,191,730      instructions              #    1.59  insn per cycle           (39.64%)
    63.899380484        130,498,981      cycles                                                        (44.51%)
    63.899380484          1,916,051      L1-icache-load-misses                                         (44.51%)
    63.899380484         70,808,400      L1-dcache-loads                                               (44.51%)
    63.899380484          1,434,167      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.51%)
    63.899380484            168,521      L2-loads                                                      (31.71%)
    63.899380484              9,643      L2-load-misses            #    5.59% of all LL-cache accesses  (31.71%)
    63.899380484            176,250      LLC-loads                                                     (31.71%)
    63.899380484              8,432      LLC-load-misses           #    4.89% of all LL-cache accesses  (31.71%)
    63.949817294         89,266,727      mem_inst_retired.any                                          (31.73%)
    63.949817294         51,570,343      branch-instructions                                           (31.73%)
    63.949817294            273,324      branch-misses             #    0.53% of all branches          (31.72%)
    63.949817294        219,902,742      instructions              #    1.69  insn per cycle           (39.65%)
    63.949817294        130,452,911      cycles                                                        (41.15%)
    63.949817294          2,198,217      L1-icache-load-misses                                         (44.49%)
    63.949817294         62,397,352      L1-dcache-loads                                               (44.48%)
    63.949817294          1,182,500      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.48%)
    63.949817294            150,087      L2-loads                                                      (35.08%)
    63.949817294              7,217      L2-load-misses            #    4.79% of all LL-cache accesses  (31.71%)
    63.949817294            151,392      LLC-loads                                                     (31.72%)
    63.949817294              2,111      LLC-load-misses           #    1.40% of all LL-cache accesses  (31.72%)
    64.000286979         94,211,321      mem_inst_retired.any                                          (31.70%)
    64.000286979         54,905,165      branch-instructions                                           (31.70%)
    64.000286979            261,145      branch-misses             #    0.48% of all branches          (31.70%)
    64.000286979        223,910,326      instructions              #    1.72  insn per cycle           (39.63%)
    64.000286979        130,506,879      cycles                                                        (39.62%)
    64.000286979          2,789,480      L1-icache-load-misses                                         (44.22%)
    64.000286979         60,233,881      L1-dcache-loads                                               (44.52%)
    64.000286979          1,391,022      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (44.52%)
    64.000286979            144,460      L2-loads                                                      (36.60%)
    64.000286979             12,467      L2-load-misses            #    9.20% of all LL-cache accesses  (32.03%)
    64.000286979            126,669      LLC-loads                                                     (31.70%)
    64.000286979              7,809      LLC-load-misses           #    5.76% of all LL-cache accesses  (31.71%)
    64.050795699         94,138,282      mem_inst_retired.any                                          (31.68%)
    64.050795699         52,804,972      branch-instructions                                           (31.67%)
    64.050795699            275,394      branch-misses             #    0.52% of all branches          (31.67%)
    64.050795699        251,372,975      instructions              #    1.92  insn per cycle           (39.59%)
    64.050795699        130,619,172      cycles                                                        (39.59%)
    64.050795699          2,109,594      L1-icache-load-misses                                         (39.59%)
    64.050795699         70,258,287      L1-dcache-loads                                               (44.57%)
    64.050795699          1,336,321      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.57%)
    64.050795699            153,554      L2-loads                                                      (36.65%)
    64.050795699             11,606      L2-load-misses            #    8.80% of all LL-cache accesses  (36.65%)
    64.050795699            110,107      LLC-loads                                                     (31.68%)
    64.050795699              5,100      LLC-load-misses           #    3.87% of all LL-cache accesses  (31.68%)
    64.101304126        125,817,463      mem_inst_retired.any                                          (31.68%)
    64.101304126         56,090,935      branch-instructions                                           (31.68%)
    64.101304126            247,691      branch-misses             #    0.44% of all branches          (31.68%)
    64.101304126        198,956,807      instructions              #    1.52  insn per cycle           (39.60%)
    64.101304126        130,627,067      cycles                                                        (39.60%)
    64.101304126          2,737,848      L1-icache-load-misses                                         (39.60%)
    64.101304126         59,226,858      L1-dcache-loads                                               (42.24%)
    64.101304126          1,679,979      L1-dcache-load-misses     #    2.84% of all L1-dcache accesses  (44.56%)
    64.101304126            214,397      L2-loads                                                      (36.64%)
    64.101304126              6,062      L2-load-misses            #    3.25% of all LL-cache accesses  (36.63%)
    64.101304126            158,118      LLC-loads                                                     (34.02%)
    64.101304126              9,496      LLC-load-misses           #    5.10% of all LL-cache accesses  (31.68%)
    64.151619622         78,284,165      mem_inst_retired.any                                          (31.80%)
    64.151619622         38,638,675      branch-instructions                                           (31.80%)
    64.151619622            230,957      branch-misses             #    0.60% of all branches          (31.80%)
    64.151619622        198,142,906      instructions              #    1.52  insn per cycle           (39.75%)
    64.151619622        130,150,819      cycles                                                        (39.75%)
    64.151619622          2,218,463      L1-icache-load-misses                                         (39.75%)
    64.151619622         87,477,591      L1-dcache-loads                                               (39.75%)
    64.151619622          1,212,939      L1-dcache-load-misses     #    1.39% of all L1-dcache accesses  (44.36%)
    64.151619622            111,235      L2-loads                                                      (36.41%)
    64.151619622              7,013      L2-load-misses            #    6.40% of all LL-cache accesses  (36.40%)
    64.151619622            107,784      LLC-loads                                                     (36.40%)
    64.151619622              3,277      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.79%)
    64.202104004        103,191,218      mem_inst_retired.any                                          (31.69%)
    64.202104004         58,451,763      branch-instructions                                           (31.69%)
    64.202104004            291,807      branch-misses             #    0.50% of all branches          (31.69%)
    64.202104004        267,322,080      instructions              #    2.05  insn per cycle           (39.61%)
    64.202104004        130,587,325      cycles                                                        (39.61%)
    64.202104004          2,133,984      L1-icache-load-misses                                         (39.62%)
    64.202104004         73,637,997      L1-dcache-loads                                               (39.62%)
    64.202104004          1,414,295      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (40.63%)
    64.202104004            176,164      L2-loads                                                      (36.61%)
    64.202104004              2,859      L2-load-misses            #    1.64% of all LL-cache accesses  (36.61%)
    64.202104004            171,444      LLC-loads                                                     (36.61%)
    64.202104004              3,458      LLC-load-misses           #    1.99% of all LL-cache accesses  (35.63%)
    64.252585408        126,917,342      mem_inst_retired.any                                          (32.58%)
    64.252585408         66,642,678      branch-instructions                                           (31.70%)
    64.252585408            274,158      branch-misses             #    0.41% of all branches          (31.69%)
    64.252585408        245,435,412      instructions              #    1.88  insn per cycle           (39.62%)
    64.252585408        130,612,378      cycles                                                        (39.62%)
    64.252585408          2,515,813      L1-icache-load-misses                                         (39.62%)
    64.252585408         62,820,868      L1-dcache-loads                                               (39.62%)
    64.252585408          1,228,313      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.62%)
    64.252585408            151,443      L2-loads                                                      (35.71%)
    64.252585408              6,973      L2-load-misses            #    4.68% of all LL-cache accesses  (36.61%)
    64.252585408            146,442      LLC-loads                                                     (36.61%)
    64.252585408              8,248      LLC-load-misses           #    5.54% of all LL-cache accesses  (36.60%)
    64.302915338        106,617,575      mem_inst_retired.any                                          (36.42%)
    64.302915338         51,269,098      branch-instructions                                           (31.79%)
    64.302915338            245,952      branch-misses             #    0.48% of all branches          (31.78%)
    64.302915338        195,221,582      instructions              #    1.50  insn per cycle           (39.73%)
    64.302915338        130,192,887      cycles                                                        (39.73%)
    64.302915338          2,577,204      L1-icache-load-misses                                         (39.73%)
    64.302915338         80,246,459      L1-dcache-loads                                               (39.73%)
    64.302915338          1,260,821      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.74%)
    64.302915338            123,849      L2-loads                                                      (31.79%)
    64.302915338              8,748      L2-load-misses            #    6.37% of all LL-cache accesses  (36.43%)
    64.302915338            150,865      LLC-loads                                                     (36.43%)
    64.302915338              9,874      LLC-load-misses           #    7.19% of all LL-cache accesses  (36.43%)
#           time             counts unit events
    64.353405123         89,045,472      mem_inst_retired.any                                          (36.62%)
    64.353405123         51,557,063      branch-instructions                                           (34.21%)
    64.353405123            244,436      branch-misses             #    0.47% of all branches          (31.69%)
    64.353405123        202,158,469      instructions              #    1.55  insn per cycle           (39.61%)
    64.353405123        130,591,226      cycles                                                        (39.61%)
    64.353405123          2,586,864      L1-icache-load-misses                                         (39.61%)
    64.353405123         56,582,437      L1-dcache-loads                                               (39.61%)
    64.353405123          1,298,412      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.62%)
    64.353405123            131,891      L2-loads                                                      (31.69%)
    64.353405123              9,394      L2-load-misses            #    7.33% of all LL-cache accesses  (34.08%)
    64.353405123            124,500      LLC-loads                                                     (36.62%)
    64.353405123              6,024      LLC-load-misses           #    4.70% of all LL-cache accesses  (36.62%)
    64.403883911         98,070,938      mem_inst_retired.any                                          (36.61%)
    64.403883911         49,148,275      branch-instructions                                           (36.62%)
    64.403883911            248,083      branch-misses             #    0.50% of all branches          (31.69%)
    64.403883911        209,826,080      instructions              #    1.61  insn per cycle           (39.61%)
    64.403883911        130,581,557      cycles                                                        (39.61%)
    64.403883911          2,372,636      L1-icache-load-misses                                         (39.61%)
    64.403883911         64,330,767      L1-dcache-loads                                               (39.61%)
    64.403883911          1,324,503      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.62%)
    64.403883911            163,457      L2-loads                                                      (31.69%)
    64.403883911              5,913      L2-load-misses            #    3.88% of all LL-cache accesses  (31.69%)
    64.403883911            141,052      LLC-loads                                                     (36.62%)
    64.403883911              6,643      LLC-load-misses           #    4.36% of all LL-cache accesses  (36.62%)
    64.454357322         94,781,538      mem_inst_retired.any                                          (36.60%)
    64.454357322         48,344,168      branch-instructions                                           (36.58%)
    64.454357322            212,436      branch-misses             #    0.44% of all branches          (36.12%)
    64.454357322        182,886,539      instructions              #    1.40  insn per cycle           (44.05%)
    64.454357322        130,524,485      cycles                                                        (39.63%)
    64.454357322          2,637,995      L1-icache-load-misses                                         (39.63%)
    64.454357322         69,185,052      L1-dcache-loads                                               (39.63%)
    64.454357322          1,117,076      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.63%)
    64.454357322            132,840      L2-loads                                                      (31.71%)
    64.454357322              4,175      L2-load-misses            #    2.89% of all LL-cache accesses  (31.71%)
    64.454357322            156,461      LLC-loads                                                     (32.16%)
    64.454357322              5,176      LLC-load-misses           #    3.58% of all LL-cache accesses  (36.59%)
    64.504814503         91,410,633      mem_inst_retired.any                                          (36.58%)
    64.504814503         47,109,412      branch-instructions                                           (36.58%)
    64.504814503            231,535      branch-misses             #    0.49% of all branches          (36.58%)
    64.504814503        188,001,473      instructions              #    1.44  insn per cycle           (44.51%)
    64.504814503        130,467,023      cycles                                                        (41.00%)
    64.504814503          2,895,121      L1-icache-load-misses                                         (39.64%)
    64.504814503         67,091,625      L1-dcache-loads                                               (39.64%)
    64.504814503          1,286,081      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.64%)
    64.504814503            147,171      L2-loads                                                      (31.71%)
    64.504814503              9,985      L2-load-misses            #    6.14% of all LL-cache accesses  (31.71%)
    64.504814503            177,834      LLC-loads                                                     (31.71%)
    64.504814503             10,139      LLC-load-misses           #    6.24% of all LL-cache accesses  (35.20%)
    64.555319802         90,418,725      mem_inst_retired.any                                          (36.64%)
    64.555319802         45,287,326      branch-instructions                                           (36.64%)
    64.555319802            259,534      branch-misses             #    0.57% of all branches          (36.64%)
    64.555319802        190,403,495      instructions              #    1.46  insn per cycle           (44.56%)
    64.555319802        130,628,700      cycles                                                        (44.56%)
    64.555319802          2,709,454      L1-icache-load-misses                                         (39.59%)
    64.555319802         56,801,160      L1-dcache-loads                                               (39.60%)
    64.555319802          1,282,591      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.60%)
    64.555319802            185,148      L2-loads                                                      (31.68%)
    64.555319802             11,488      L2-load-misses            #    6.95% of all LL-cache accesses  (31.68%)
    64.555319802            145,300      LLC-loads                                                     (31.68%)
    64.555319802             10,548      LLC-load-misses           #    6.38% of all LL-cache accesses  (31.68%)
    64.605795897        132,242,601      mem_inst_retired.any                                          (33.32%)
    64.605795897         60,150,332      branch-instructions                                           (36.60%)
    64.605795897            273,063      branch-misses             #    0.45% of all branches          (36.60%)
    64.605795897        246,076,165      instructions              #    1.89  insn per cycle           (44.53%)
    64.605795897        130,516,280      cycles                                                        (44.52%)
    64.605795897          2,203,783      L1-icache-load-misses                                         (42.93%)
    64.605795897         69,039,312      L1-dcache-loads                                               (39.62%)
    64.605795897          1,267,657      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.62%)
    64.605795897            169,649      L2-loads                                                      (31.70%)
    64.605795897              8,621      L2-load-misses            #    5.42% of all LL-cache accesses  (31.70%)
    64.605795897            148,739      LLC-loads                                                     (31.70%)
    64.605795897             11,895      LLC-load-misses           #    7.47% of all LL-cache accesses  (31.70%)
    64.656260091         88,966,682      mem_inst_retired.any                                          (31.71%)
    64.656260091         45,441,912      branch-instructions                                           (36.35%)
    64.656260091            243,025      branch-misses             #    0.53% of all branches          (36.58%)
    64.656260091        187,334,482      instructions              #    1.44  insn per cycle           (44.51%)
    64.656260091        130,512,450      cycles                                                        (44.51%)
    64.656260091          2,464,405      L1-icache-load-misses                                         (44.51%)
    64.656260091         73,453,894      L1-dcache-loads                                               (39.89%)
    64.656260091          1,276,272      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.63%)
    64.656260091            114,707      L2-loads                                                      (31.71%)
    64.656260091              8,816      L2-load-misses            #    7.90% of all LL-cache accesses  (31.71%)
    64.656260091            108,453      LLC-loads                                                     (31.71%)
    64.656260091              9,182      LLC-load-misses           #    8.23% of all LL-cache accesses  (31.71%)
    64.706595333        117,145,133      mem_inst_retired.any                                          (31.78%)
    64.706595333         66,640,634      branch-instructions                                           (31.79%)
    64.706595333            305,876      branch-misses             #    0.46% of all branches          (36.43%)
    64.706595333        270,892,223      instructions              #    2.08  insn per cycle           (44.37%)
    64.706595333        130,266,281      cycles                                                        (44.38%)
    64.706595333          2,381,784      L1-icache-load-misses                                         (44.38%)
    64.706595333         78,457,161      L1-dcache-loads                                               (44.37%)
    64.706595333          1,305,382      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.73%)
    64.706595333            170,447      L2-loads                                                      (31.79%)
    64.706595333              4,373      L2-load-misses            #    2.49% of all LL-cache accesses  (31.78%)
    64.706595333            180,603      LLC-loads                                                     (31.78%)
    64.706595333              9,171      LLC-load-misses           #    5.22% of all LL-cache accesses  (31.78%)
    64.756915391        107,822,890      mem_inst_retired.any                                          (31.81%)
    64.756915391         46,317,844      branch-instructions                                           (31.76%)
    64.756915391            203,838      branch-misses             #    0.44% of all branches          (34.83%)
    64.756915391        170,115,885      instructions              #    1.31  insn per cycle           (44.33%)
    64.756915391        130,069,283      cycles                                                        (44.33%)
    64.756915391          2,811,276      L1-icache-load-misses                                         (44.33%)
    64.756915391         61,731,603      L1-dcache-loads                                               (44.38%)
    64.756915391          1,292,517      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (41.34%)
    64.756915391            147,428      L2-loads                                                      (31.81%)
    64.756915391             11,678      L2-load-misses            #    8.69% of all LL-cache accesses  (31.81%)
    64.756915391            121,242      LLC-loads                                                     (31.81%)
    64.756915391              9,240      LLC-load-misses           #    6.88% of all LL-cache accesses  (31.81%)
    64.807421805        100,012,527      mem_inst_retired.any                                          (31.68%)
    64.807421805         54,254,516      branch-instructions                                           (31.68%)
    64.807421805            290,597      branch-misses             #    0.54% of all branches          (31.68%)
    64.807421805        237,607,955      instructions              #    1.82  insn per cycle           (44.56%)
    64.807421805        130,650,387      cycles                                                        (44.56%)
    64.807421805          2,406,979      L1-icache-load-misses                                         (44.56%)
    64.807421805         80,540,530      L1-dcache-loads                                               (44.56%)
    64.807421805          1,439,875      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (44.56%)
    64.807421805            161,381      L2-loads                                                      (31.68%)
    64.807421805              7,742      L2-load-misses            #    4.71% of all LL-cache accesses  (31.68%)
    64.807421805            167,623      LLC-loads                                                     (31.68%)
    64.807421805              3,834      LLC-load-misses           #    2.33% of all LL-cache accesses  (31.68%)
    64.857747456        116,122,819      mem_inst_retired.any                                          (31.79%)
    64.857747456         54,220,027      branch-instructions                                           (31.79%)
    64.857747456            250,977      branch-misses             #    0.46% of all branches          (31.79%)
    64.857747456        190,863,825      instructions              #    1.47  insn per cycle           (41.15%)
    64.857747456        130,120,061      cycles                                                        (44.35%)
    64.857747456          2,762,520      L1-icache-load-misses                                         (44.36%)
    64.857747456         57,296,474      L1-dcache-loads                                               (44.36%)
    64.857747456          1,269,220      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (44.36%)
    64.857747456            149,337      L2-loads                                                      (31.80%)
    64.857747456              4,223      L2-load-misses            #    2.83% of all LL-cache accesses  (31.80%)
    64.857747456            149,422      LLC-loads                                                     (31.80%)
    64.857747456              7,809      LLC-load-misses           #    5.23% of all LL-cache accesses  (31.80%)
    64.908208447         79,744,502      mem_inst_retired.any                                          (31.70%)
    64.908208447         39,358,312      branch-instructions                                           (31.71%)
    64.908208447            209,751      branch-misses             #    0.53% of all branches          (31.71%)
    64.908208447        160,271,010      instructions              #    1.23  insn per cycle           (39.63%)
    64.908208447        130,491,314      cycles                                                        (44.37%)
    64.908208447          3,264,785      L1-icache-load-misses                                         (44.51%)
    64.908208447         63,432,902      L1-dcache-loads                                               (44.51%)
    64.908208447          1,519,093      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (44.51%)
    64.908208447            160,149      L2-loads                                                      (31.87%)
    64.908208447             16,772      L2-load-misses            #   10.33% of all LL-cache accesses  (31.71%)
    64.908208447            164,687      LLC-loads                                                     (31.71%)
    64.908208447             12,508      LLC-load-misses           #    7.70% of all LL-cache accesses  (31.71%)
    64.958672909        100,705,844      mem_inst_retired.any                                          (31.71%)
    64.958672909         53,786,841      branch-instructions                                           (31.71%)
    64.958672909            245,476      branch-misses             #    0.46% of all branches          (31.71%)
    64.958672909        205,787,960      instructions              #    1.58  insn per cycle           (39.63%)
    64.958672909        130,469,595      cycles                                                        (39.63%)
    64.958672909          2,649,919      L1-icache-load-misses                                         (44.53%)
    64.958672909         53,944,196      L1-dcache-loads                                               (44.51%)
    64.958672909          1,486,678      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (44.52%)
    64.958672909            193,649      L2-loads                                                      (36.59%)
    64.958672909              6,166      L2-load-misses            #    3.14% of all LL-cache accesses  (31.69%)
    64.958672909            199,416      LLC-loads                                                     (31.71%)
    64.958672909              6,768      LLC-load-misses           #    3.44% of all LL-cache accesses  (31.71%)
    65.008993260         98,151,434      mem_inst_retired.any                                          (31.80%)
    65.008993260         49,216,221      branch-instructions                                           (31.80%)
    65.008993260            229,631      branch-misses             #    0.47% of all branches          (31.80%)
    65.008993260        181,084,208      instructions              #    1.39  insn per cycle           (39.75%)
    65.008993260        130,111,993      cycles                                                        (39.74%)
    65.008993260          2,741,005      L1-icache-load-misses                                         (42.65%)
    65.008993260         66,957,837      L1-dcache-loads                                               (44.35%)
    65.008993260          1,664,242      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (44.35%)
    65.008993260            190,348      L2-loads                                                      (36.40%)
    65.008993260              6,443      L2-load-misses            #    3.42% of all LL-cache accesses  (33.52%)
    65.008993260            186,014      LLC-loads                                                     (31.80%)
    65.008993260              3,443      LLC-load-misses           #    1.83% of all LL-cache accesses  (31.80%)
    65.059317623         82,212,703      mem_inst_retired.any                                          (31.79%)
    65.059317623         40,977,152      branch-instructions                                           (31.79%)
    65.059317623            219,243      branch-misses             #    0.54% of all branches          (31.80%)
    65.059317623        196,980,262      instructions              #    1.51  insn per cycle           (39.74%)
    65.059317623        130,178,202      cycles                                                        (39.74%)
    65.059317623          2,223,665      L1-icache-load-misses                                         (39.74%)
    65.059317623         72,290,755      L1-dcache-loads                                               (44.37%)
    65.059317623          1,200,342      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (44.37%)
    65.059317623            117,324      L2-loads                                                      (36.42%)
    65.059317623              4,657      L2-load-misses            #    3.71% of all LL-cache accesses  (36.42%)
    65.059317623            133,744      LLC-loads                                                     (31.79%)
    65.059317623              2,403      LLC-load-misses           #    1.91% of all LL-cache accesses  (31.79%)
    65.109800799         89,004,784      mem_inst_retired.any                                          (31.69%)
    65.109800799         40,982,777      branch-instructions                                           (31.69%)
    65.109800799            208,569      branch-misses             #    0.51% of all branches          (31.69%)
    65.109800799        172,253,789      instructions              #    1.32  insn per cycle           (39.62%)
    65.109800799        130,575,698      cycles                                                        (39.62%)
    65.109800799          2,655,109      L1-icache-load-misses                                         (39.62%)
    65.109800799         65,674,045      L1-dcache-loads                                               (41.23%)
    65.109800799          1,674,218      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (44.54%)
    65.109800799            192,093      L2-loads                                                      (36.61%)
    65.109800799              8,364      L2-load-misses            #    4.36% of all LL-cache accesses  (36.61%)
    65.109800799            191,382      LLC-loads                                                     (35.02%)
    65.109800799             12,173      LLC-load-misses           #    6.35% of all LL-cache accesses  (31.69%)
    65.160253241         99,466,441      mem_inst_retired.any                                          (31.72%)
    65.160253241         48,768,704      branch-instructions                                           (31.71%)
    65.160253241            268,305      branch-misses             #    0.55% of all branches          (31.71%)
    65.160253241        192,256,952      instructions              #    1.47  insn per cycle           (39.64%)
    65.160253241        130,466,043      cycles                                                        (39.64%)
    65.160253241          3,152,998      L1-icache-load-misses                                         (39.64%)
    65.160253241         64,969,861      L1-dcache-loads                                               (39.65%)
    65.160253241          1,373,240      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (44.26%)
    65.160253241            144,595      L2-loads                                                      (36.57%)
    65.160253241              5,091      L2-load-misses            #    3.18% of all LL-cache accesses  (36.57%)
    65.160253241            175,737      LLC-loads                                                     (36.57%)
    65.160253241              8,385      LLC-load-misses           #    5.24% of all LL-cache accesses  (31.97%)
    65.210692957         92,663,633      mem_inst_retired.any                                          (31.72%)
    65.210692957         52,007,104      branch-instructions                                           (31.72%)
    65.210692957            275,165      branch-misses             #    0.53% of all branches          (31.72%)
    65.210692957        212,413,991      instructions              #    1.63  insn per cycle           (39.64%)
    65.210692957        130,477,000      cycles                                                        (39.63%)
    65.210692957          1,741,429      L1-icache-load-misses                                         (39.64%)
    65.210692957         61,257,424      L1-dcache-loads                                               (39.64%)
    65.210692957          1,855,745      L1-dcache-load-misses     #    3.03% of all L1-dcache accesses  (39.64%)
    65.210692957            203,195      L2-loads                                                      (36.58%)
    65.210692957             11,128      L2-load-misses            #    5.90% of all LL-cache accesses  (36.58%)
    65.210692957            174,239      LLC-loads                                                     (36.58%)
    65.210692957              6,674      LLC-load-misses           #    3.54% of all LL-cache accesses  (36.59%)
    65.261257424         88,043,634      mem_inst_retired.any                                          (33.86%)
    65.261257424         46,574,928      branch-instructions                                           (31.65%)
    65.261257424            280,295      branch-misses             #    0.60% of all branches          (31.64%)
    65.261257424        203,825,950      instructions              #    1.56  insn per cycle           (39.55%)
    65.261257424        130,716,082      cycles                                                        (39.55%)
    65.261257424          2,751,800      L1-icache-load-misses                                         (39.55%)
    65.261257424         57,700,525      L1-dcache-loads                                               (39.56%)
    65.261257424          1,385,538      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (39.56%)
    65.261257424            158,990      L2-loads                                                      (34.47%)
    65.261257424             12,422      L2-load-misses            #    8.40% of all LL-cache accesses  (36.70%)
    65.261257424            136,894      LLC-loads                                                     (36.70%)
    65.261257424              8,188      LLC-load-misses           #    5.53% of all LL-cache accesses  (36.70%)
    65.311673904         89,047,346      mem_inst_retired.any                                          (36.54%)
    65.311673904         40,164,423      branch-instructions                                           (31.73%)
    65.311673904            231,224      branch-misses             #    0.58% of all branches          (31.74%)
    65.311673904        201,235,812      instructions              #    1.54  insn per cycle           (39.66%)
    65.311673904        130,358,652      cycles                                                        (39.66%)
    65.311673904          2,283,565      L1-icache-load-misses                                         (39.66%)
    65.311673904         70,708,517      L1-dcache-loads                                               (39.66%)
    65.311673904          1,227,590      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.66%)
    65.311673904            144,015      L2-loads                                                      (31.74%)
    65.311673904              7,850      L2-load-misses            #    5.71% of all LL-cache accesses  (36.54%)
    65.311673904            131,028      LLC-loads                                                     (36.54%)
    65.311673904              5,711      LLC-load-misses           #    4.15% of all LL-cache accesses  (36.54%)
    65.362158282         91,320,253      mem_inst_retired.any                                          (36.61%)
    65.362158282         45,536,074      branch-instructions                                           (35.70%)
    65.362158282            194,019      branch-misses             #    0.43% of all branches          (31.69%)
    65.362158282        157,737,799      instructions              #    1.21  insn per cycle           (39.62%)
    65.362158282        130,587,581      cycles                                                        (39.62%)
    65.362158282          3,122,039      L1-icache-load-misses                                         (39.62%)
    65.362158282         65,496,949      L1-dcache-loads                                               (39.62%)
    65.362158282          1,351,776      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.62%)
    65.362158282            127,418      L2-loads                                                      (31.69%)
    65.362158282              5,691      L2-load-misses            #    4.45% of all LL-cache accesses  (32.58%)
    65.362158282            128,317      LLC-loads                                                     (36.61%)
    65.362158282              6,603      LLC-load-misses           #    5.16% of all LL-cache accesses  (36.60%)
    65.412643583         91,908,632      mem_inst_retired.any                                          (36.61%)
    65.412643583         49,738,464      branch-instructions                                           (36.62%)
    65.412643583            250,839      branch-misses             #    0.50% of all branches          (32.71%)
    65.412643583        208,661,319      instructions              #    1.60  insn per cycle           (40.64%)
    65.412643583        130,581,897      cycles                                                        (39.61%)
    65.412643583          2,523,561      L1-icache-load-misses                                         (39.62%)
    65.412643583         58,418,110      L1-dcache-loads                                               (39.62%)
    65.412643583          1,320,679      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.62%)
    65.412643583            194,026      L2-loads                                                      (31.69%)
    65.412643583             14,059      L2-load-misses            #    7.75% of all LL-cache accesses  (31.69%)
    65.412643583            168,698      LLC-loads                                                     (35.58%)
    65.412643583              9,778      LLC-load-misses           #    5.39% of all LL-cache accesses  (36.61%)
    65.463122825         80,876,392      mem_inst_retired.any                                          (36.61%)
    65.463122825         43,680,553      branch-instructions                                           (36.61%)
    65.463122825            246,540      branch-misses             #    0.56% of all branches          (36.61%)
    65.463122825        202,724,029      instructions              #    1.55  insn per cycle           (44.53%)
    65.463122825        130,522,901      cycles                                                        (39.62%)
    65.463122825          2,430,588      L1-icache-load-misses                                         (39.62%)
    65.463122825         62,336,656      L1-dcache-loads                                               (39.62%)
    65.463122825          1,331,224      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.62%)
    65.463122825            152,670      L2-loads                                                      (31.70%)
    65.463122825             10,335      L2-load-misses            #    7.54% of all LL-cache accesses  (31.70%)
    65.463122825            121,391      LLC-loads                                                     (31.69%)
    65.463122825              7,075      LLC-load-misses           #    5.16% of all LL-cache accesses  (36.61%)
    65.513614398        100,992,432      mem_inst_retired.any                                          (36.63%)
    65.513614398         50,162,819      branch-instructions                                           (36.63%)
    65.513614398            243,948      branch-misses             #    0.49% of all branches          (36.63%)
    65.513614398        197,063,013      instructions              #    1.51  insn per cycle           (44.56%)
    65.513614398        130,511,488      cycles                                                        (42.57%)
    65.513614398          2,934,850      L1-icache-load-misses                                         (39.59%)
    65.513614398         56,772,461      L1-dcache-loads                                               (39.59%)
    65.513614398          1,571,551      L1-dcache-load-misses     #    2.77% of all L1-dcache accesses  (39.59%)
    65.513614398            167,153      L2-loads                                                      (31.67%)
    65.513614398              2,567      L2-load-misses            #    1.64% of all LL-cache accesses  (31.70%)
    65.513614398            146,472      LLC-loads                                                     (31.70%)
    65.513614398              4,617      LLC-load-misses           #    2.94% of all LL-cache accesses  (33.68%)
    65.563912003        103,491,369      mem_inst_retired.any                                          (36.39%)
    65.563912003         49,457,623      branch-instructions                                           (36.38%)
    65.563912003            242,297      branch-misses             #    0.49% of all branches          (36.38%)
    65.563912003        196,649,866      instructions              #    1.51  insn per cycle           (44.33%)
    65.563912003        130,104,890      cycles                                                        (44.33%)
    65.563912003          2,608,802      L1-icache-load-misses                                         (39.77%)
    65.563912003         53,300,130      L1-dcache-loads                                               (39.76%)
    65.563912003          1,682,809      L1-dcache-load-misses     #    3.16% of all L1-dcache accesses  (39.76%)
    65.563912003            217,171      L2-loads                                                      (31.80%)
    65.563912003              7,210      L2-load-misses            #    3.67% of all LL-cache accesses  (31.80%)
    65.563912003            175,223      LLC-loads                                                     (31.81%)
    65.563912003              2,810      LLC-load-misses           #    1.43% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    65.614233518         84,265,048      mem_inst_retired.any                                          (32.25%)
    65.614233518         51,195,476      branch-instructions                                           (36.41%)
    65.614233518            249,444      branch-misses             #    0.49% of all branches          (36.41%)
    65.614233518        214,349,456      instructions              #    1.65  insn per cycle           (44.35%)
    65.614233518        130,127,519      cycles                                                        (44.35%)
    65.614233518          2,684,121      L1-icache-load-misses                                         (43.93%)
    65.614233518         62,333,242      L1-dcache-loads                                               (39.75%)
    65.614233518          1,415,373      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.74%)
    65.614233518            136,456      L2-loads                                                      (31.80%)
    65.614233518              8,422      L2-load-misses            #    7.00% of all LL-cache accesses  (31.80%)
    65.614233518            104,284      LLC-loads                                                     (31.80%)
    65.614233518              3,824      LLC-load-misses           #    3.18% of all LL-cache accesses  (31.80%)
    65.664573227         75,701,859      mem_inst_retired.any                                          (31.79%)
    65.664573227         45,874,834      branch-instructions                                           (35.57%)
    65.664573227            248,357      branch-misses             #    0.54% of all branches          (36.43%)
    65.664573227        202,022,752      instructions              #    1.55  insn per cycle           (44.37%)
    65.664573227        130,165,099      cycles                                                        (44.37%)
    65.664573227          2,447,645      L1-icache-load-misses                                         (44.37%)
    65.664573227         60,772,908      L1-dcache-loads                                               (40.61%)
    65.664573227          1,237,895      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.73%)
    65.664573227            117,490      L2-loads                                                      (31.79%)
    65.664573227              9,242      L2-load-misses            #    8.66% of all LL-cache accesses  (31.79%)
    65.664573227             95,829      LLC-loads                                                     (31.79%)
    65.664573227              3,385      LLC-load-misses           #    3.17% of all LL-cache accesses  (31.79%)
    65.714919582         83,009,789      mem_inst_retired.any                                          (31.77%)
    65.714919582         41,781,181      branch-instructions                                           (31.77%)
    65.714919582            235,828      branch-misses             #    0.56% of all branches          (36.45%)
    65.714919582        195,467,657      instructions              #    1.50  insn per cycle           (44.39%)
    65.714919582        130,272,293      cycles                                                        (44.39%)
    65.714919582          2,569,644      L1-icache-load-misses                                         (44.39%)
    65.714919582         62,783,196      L1-dcache-loads                                               (44.41%)
    65.714919582          1,349,387      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.72%)
    65.714919582            211,254      L2-loads                                                      (31.77%)
    65.714919582              8,127      L2-load-misses            #    3.80% of all LL-cache accesses  (31.77%)
    65.714919582            216,616      LLC-loads                                                     (31.76%)
    65.714919582              8,679      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.76%)
    65.765348915        107,280,282      mem_inst_retired.any                                          (31.71%)
    65.765348915         54,081,210      branch-instructions                                           (31.74%)
    65.765348915            227,067      branch-misses             #    0.42% of all branches          (34.14%)
    65.765348915        203,054,814      instructions              #    1.56  insn per cycle           (44.49%)
    65.765348915        130,353,395      cycles                                                        (44.48%)
    65.765348915          2,484,934      L1-icache-load-misses                                         (44.49%)
    65.765348915         72,033,952      L1-dcache-loads                                               (44.48%)
    65.765348915          1,205,224      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (42.12%)
    65.765348915            137,104      L2-loads                                                      (31.75%)
    65.765348915              3,020      L2-load-misses            #    2.12% of all LL-cache accesses  (31.71%)
    65.765348915            148,035      LLC-loads                                                     (31.72%)
    65.765348915              7,400      LLC-load-misses           #    5.19% of all LL-cache accesses  (31.71%)
    65.816928402        104,979,489      mem_inst_retired.any                                          (31.04%)
    65.816928402         51,785,688      branch-instructions                                           (31.04%)
    65.816928402            257,544      branch-misses             #    0.50% of all branches          (31.03%)
    65.816928402        193,148,856      instructions              #    1.45  insn per cycle           (44.14%)
    65.816928402        133,223,667      cycles                                                        (45.67%)
    65.816928402          2,605,998      L1-icache-load-misses                                         (45.68%)
    65.816928402         68,786,226      L1-dcache-loads                                               (45.68%)
    65.816928402          1,328,455      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (45.68%)
    65.816928402            145,282      L2-loads                                                      (31.04%)
    65.816928402              9,584      L2-load-misses            #    5.93% of all LL-cache accesses  (31.04%)
    65.816928402            177,780      LLC-loads                                                     (31.04%)
    65.816928402              6,906      LLC-load-misses           #    4.28% of all LL-cache accesses  (31.04%)
    65.867411876         92,098,832      mem_inst_retired.any                                          (31.68%)
    65.867411876         38,723,817      branch-instructions                                           (31.70%)
    65.867411876            199,850      branch-misses             #    0.52% of all branches          (31.70%)
    65.867411876        167,342,813      instructions              #    1.28  insn per cycle           (39.62%)
    65.867411876        130,552,528      cycles                                                        (44.55%)
    65.867411876          2,867,500      L1-icache-load-misses                                         (44.55%)
    65.867411876         61,797,118      L1-dcache-loads                                               (44.55%)
    65.867411876          1,384,512      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (44.55%)
    65.867411876            158,483      L2-loads                                                      (31.70%)
    65.867411876              9,265      L2-load-misses            #    5.58% of all LL-cache accesses  (31.68%)
    65.867411876            173,650      LLC-loads                                                     (31.68%)
    65.867411876              9,081      LLC-load-misses           #    5.47% of all LL-cache accesses  (31.68%)
    65.917762292         84,286,894      mem_inst_retired.any                                          (31.78%)
    65.917762292         41,347,956      branch-instructions                                           (31.78%)
    65.917762292            279,024      branch-misses             #    0.67% of all branches          (31.77%)
    65.917762292        168,640,846      instructions              #    1.30  insn per cycle           (39.72%)
    65.917762292        130,185,820      cycles                                                        (41.15%)
    65.917762292          2,678,652      L1-icache-load-misses                                         (44.38%)
    65.917762292         65,240,164      L1-dcache-loads                                               (44.38%)
    65.917762292          1,240,471      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.39%)
    65.917762292            126,196      L2-loads                                                      (35.04%)
    65.917762292              6,141      L2-load-misses            #    4.32% of all LL-cache accesses  (31.78%)
    65.917762292            158,100      LLC-loads                                                     (31.78%)
    65.917762292              4,515      LLC-load-misses           #    3.18% of all LL-cache accesses  (31.78%)
    65.968225567         81,410,146      mem_inst_retired.any                                          (31.71%)
    65.968225567         40,392,400      branch-instructions                                           (31.71%)
    65.968225567            206,877      branch-misses             #    0.51% of all branches          (31.71%)
    65.968225567        161,764,032      instructions              #    1.24  insn per cycle           (39.63%)
    65.968225567        130,433,329      cycles                                                        (39.63%)
    65.968225567          2,994,247      L1-icache-load-misses                                         (44.33%)
    65.968225567         54,804,655      L1-dcache-loads                                               (44.50%)
    65.968225567          1,676,013      L1-dcache-load-misses     #    3.06% of all L1-dcache accesses  (44.50%)
    65.968225567            190,574      L2-loads                                                      (36.59%)
    65.968225567              5,819      L2-load-misses            #    3.06% of all LL-cache accesses  (31.91%)
    65.968225567            189,189      LLC-loads                                                     (31.71%)
    65.968225567              3,765      LLC-load-misses           #    1.98% of all LL-cache accesses  (31.71%)
    66.018684245        105,513,598      mem_inst_retired.any                                          (31.71%)
    66.018684245         52,844,325      branch-instructions                                           (31.70%)
    66.018684245            228,422      branch-misses             #    0.43% of all branches          (31.70%)
    66.018684245        192,892,514      instructions              #    1.48  insn per cycle           (39.63%)
    66.018684245        130,534,268      cycles                                                        (39.63%)
    66.018684245          2,572,420      L1-icache-load-misses                                         (39.64%)
    66.018684245         68,983,352      L1-dcache-loads                                               (44.51%)
    66.018684245          1,247,307      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.52%)
    66.018684245            122,857      L2-loads                                                      (36.58%)
    66.018684245              2,842      L2-load-misses            #    2.07% of all LL-cache accesses  (36.59%)
    66.018684245            151,654      LLC-loads                                                     (31.71%)
    66.018684245              4,513      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.71%)
    66.069141237         92,523,445      mem_inst_retired.any                                          (31.72%)
    66.069141237         45,948,861      branch-instructions                                           (31.72%)
    66.069141237            263,657      branch-misses             #    0.57% of all branches          (31.71%)
    66.069141237        184,264,150      instructions              #    1.41  insn per cycle           (39.63%)
    66.069141237        130,427,348      cycles                                                        (39.63%)
    66.069141237          2,146,169      L1-icache-load-misses                                         (39.63%)
    66.069141237         55,984,369      L1-dcache-loads                                               (42.49%)
    66.069141237          1,250,673      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (44.50%)
    66.069141237            122,629      L2-loads                                                      (36.58%)
    66.069141237              7,120      L2-load-misses            #    5.22% of all LL-cache accesses  (36.59%)
    66.069141237            150,280      LLC-loads                                                     (33.74%)
    66.069141237              9,222      LLC-load-misses           #    6.76% of all LL-cache accesses  (31.72%)
    66.119634221         82,196,746      mem_inst_retired.any                                          (31.69%)
    66.119634221         42,550,300      branch-instructions                                           (31.69%)
    66.119634221            261,357      branch-misses             #    0.61% of all branches          (31.69%)
    66.119634221        188,168,121      instructions              #    1.44  insn per cycle           (39.61%)
    66.119634221        130,581,924      cycles                                                        (39.61%)
    66.119634221          2,430,407      L1-icache-load-misses                                         (39.61%)
    66.119634221         77,224,149      L1-dcache-loads                                               (39.61%)
    66.119634221          1,404,125      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (44.54%)
    66.119634221            174,608      L2-loads                                                      (36.62%)
    66.119634221              5,032      L2-load-misses            #    2.89% of all LL-cache accesses  (36.62%)
    66.119634221            173,934      LLC-loads                                                     (36.62%)
    66.119634221              3,912      LLC-load-misses           #    2.24% of all LL-cache accesses  (31.69%)
    66.169951942         79,857,117      mem_inst_retired.any                                          (31.80%)
    66.169951942         40,385,585      branch-instructions                                           (31.80%)
    66.169951942            202,356      branch-misses             #    0.50% of all branches          (31.80%)
    66.169951942        190,831,476      instructions              #    1.47  insn per cycle           (39.75%)
    66.169951942        130,173,309      cycles                                                        (39.75%)
    66.169951942          2,309,575      L1-icache-load-misses                                         (39.75%)
    66.169951942         76,580,483      L1-dcache-loads                                               (39.74%)
    66.169951942          1,174,149      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (40.73%)
    66.169951942            111,467      L2-loads                                                      (36.40%)
    66.169951942              4,279      L2-load-misses            #    3.61% of all LL-cache accesses  (36.40%)
    66.169951942            125,372      LLC-loads                                                     (36.41%)
    66.169951942              3,428      LLC-load-misses           #    2.89% of all LL-cache accesses  (35.44%)
    66.220406261         98,909,032      mem_inst_retired.any                                          (32.07%)
    66.220406261         56,589,560      branch-instructions                                           (31.79%)
    66.220406261            258,999      branch-misses             #    0.46% of all branches          (31.79%)
    66.220406261        224,511,979      instructions              #    1.72  insn per cycle           (39.74%)
    66.220406261        130,184,015      cycles                                                        (39.74%)
    66.220406261          2,415,934      L1-icache-load-misses                                         (39.74%)
    66.220406261         60,972,467      L1-dcache-loads                                               (39.74%)
    66.220406261          1,230,019      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.74%)
    66.220406261            118,148      L2-loads                                                      (36.12%)
    66.220406261              5,484      L2-load-misses            #    4.43% of all LL-cache accesses  (36.41%)
    66.220406261            129,175      LLC-loads                                                     (36.41%)
    66.220406261              4,591      LLC-load-misses           #    3.71% of all LL-cache accesses  (36.42%)
    66.270858395         83,633,168      mem_inst_retired.any                                          (36.58%)
    66.270858395         43,448,845      branch-instructions                                           (31.72%)
    66.270858395            232,313      branch-misses             #    0.53% of all branches          (31.71%)
    66.270858395        198,993,478      instructions              #    1.52  insn per cycle           (39.64%)
    66.270858395        130,498,365      cycles                                                        (39.64%)
    66.270858395          2,544,697      L1-icache-load-misses                                         (39.64%)
    66.270858395         64,169,686      L1-dcache-loads                                               (39.64%)
    66.270858395          1,348,913      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.64%)
    66.270858395            154,902      L2-loads                                                      (31.71%)
    66.270858395              4,180      L2-load-misses            #    2.72% of all LL-cache accesses  (36.58%)
    66.270858395            151,967      LLC-loads                                                     (36.58%)
    66.270858395              7,952      LLC-load-misses           #    5.18% of all LL-cache accesses  (36.58%)
    66.321323406        107,806,745      mem_inst_retired.any                                          (36.58%)
    66.321323406         55,619,516      branch-instructions                                           (34.05%)
    66.321323406            260,003      branch-misses             #    0.47% of all branches          (31.69%)
    66.321323406        216,330,182      instructions              #    1.66  insn per cycle           (39.62%)
    66.321323406        130,407,876      cycles                                                        (39.62%)
    66.321323406          3,029,304      L1-icache-load-misses                                         (39.62%)
    66.321323406         56,089,481      L1-dcache-loads                                               (39.65%)
    66.321323406          1,400,111      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (39.65%)
    66.321323406            136,625      L2-loads                                                      (31.72%)
    66.321323406              7,173      L2-load-misses            #    5.51% of all LL-cache accesses  (34.21%)
    66.321323406            123,598      LLC-loads                                                     (36.58%)
    66.321323406              7,161      LLC-load-misses           #    5.50% of all LL-cache accesses  (36.58%)
    66.371831268        105,625,332      mem_inst_retired.any                                          (36.65%)
    66.371831268         49,083,769      branch-instructions                                           (36.65%)
    66.371831268            246,741      branch-misses             #    0.50% of all branches          (31.67%)
    66.371831268        221,371,322      instructions              #    1.69  insn per cycle           (39.59%)
    66.371831268        130,650,305      cycles                                                        (39.59%)
    66.371831268          2,195,696      L1-icache-load-misses                                         (39.59%)
    66.371831268         73,309,930      L1-dcache-loads                                               (39.59%)
    66.371831268          1,508,379      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.58%)
    66.371831268            204,720      L2-loads                                                      (31.67%)
    66.371831268              6,377      L2-load-misses            #    3.25% of all LL-cache accesses  (31.67%)
    66.371831268            188,190      LLC-loads                                                     (36.66%)
    66.371831268              7,852      LLC-load-misses           #    4.00% of all LL-cache accesses  (36.66%)
    66.422341018         91,372,911      mem_inst_retired.any                                          (36.63%)
    66.422341018         43,946,508      branch-instructions                                           (36.62%)
    66.422341018            214,127      branch-misses             #    0.49% of all branches          (36.06%)
    66.422341018        180,476,226      instructions              #    1.38  insn per cycle           (43.99%)
    66.422341018        130,595,983      cycles                                                        (39.61%)
    66.422341018          2,573,292      L1-icache-load-misses                                         (39.61%)
    66.422341018         57,461,924      L1-dcache-loads                                               (39.61%)
    66.422341018          1,871,633      L1-dcache-load-misses     #    3.26% of all L1-dcache accesses  (39.61%)
    66.422341018            232,723      L2-loads                                                      (31.68%)
    66.422341018              8,542      L2-load-misses            #    3.90% of all LL-cache accesses  (31.69%)
    66.422341018            204,913      LLC-loads                                                     (32.22%)
    66.422341018              6,021      LLC-load-misses           #    2.75% of all LL-cache accesses  (36.62%)
    66.472750883         87,747,608      mem_inst_retired.any                                          (36.52%)
    66.472750883         43,747,216      branch-instructions                                           (36.51%)
    66.472750883            235,198      branch-misses             #    0.54% of all branches          (36.52%)
    66.472750883        179,174,888      instructions              #    1.37  insn per cycle           (44.45%)
    66.472750883        130,318,047      cycles                                                        (40.91%)
    66.472750883          3,106,448      L1-icache-load-misses                                         (39.68%)
    66.472750883         64,780,200      L1-dcache-loads                                               (39.68%)
    66.472750883          1,420,792      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (39.68%)
    66.472750883            166,636      L2-loads                                                      (31.74%)
    66.472750883              4,306      L2-load-misses            #    2.69% of all LL-cache accesses  (31.74%)
    66.472750883            153,529      LLC-loads                                                     (31.74%)
    66.472750883              5,922      LLC-load-misses           #    3.70% of all LL-cache accesses  (35.27%)
    66.523095746        100,847,004      mem_inst_retired.any                                          (36.45%)
    66.523095746         53,503,493      branch-instructions                                           (36.44%)
    66.523095746            257,290      branch-misses             #    0.48% of all branches          (36.44%)
    66.523095746        210,063,433      instructions              #    1.61  insn per cycle           (44.39%)
    66.523095746        130,212,027      cycles                                                        (44.38%)
    66.523095746          2,692,062      L1-icache-load-misses                                         (39.72%)
    66.523095746         62,788,348      L1-dcache-loads                                               (39.72%)
    66.523095746          1,484,043      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.73%)
    66.523095746            172,817      L2-loads                                                      (31.78%)
    66.523095746              5,805      L2-load-misses            #    3.14% of all LL-cache accesses  (31.78%)
    66.523095746            196,985      LLC-loads                                                     (31.78%)
    66.523095746              4,522      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.78%)
    66.573523973         90,549,954      mem_inst_retired.any                                          (33.79%)
    66.573523973         40,678,985      branch-instructions                                           (36.54%)
    66.573523973            217,392      branch-misses             #    0.53% of all branches          (36.54%)
    66.573523973        169,413,590      instructions              #    1.30  insn per cycle           (44.48%)
    66.573523973        130,407,095      cycles                                                        (44.48%)
    66.573523973          2,865,357      L1-icache-load-misses                                         (42.43%)
    66.573523973         69,386,770      L1-dcache-loads                                               (39.66%)
    66.573523973          1,375,592      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.66%)
    66.573523973            153,680      L2-loads                                                      (31.73%)
    66.573523973              5,336      L2-load-misses            #    3.54% of all LL-cache accesses  (31.73%)
    66.573523973            147,676      LLC-loads                                                     (31.73%)
    66.573523973              6,414      LLC-load-misses           #    4.26% of all LL-cache accesses  (31.73%)
    66.623996464         91,204,960      mem_inst_retired.any                                          (31.70%)
    66.623996464         45,730,795      branch-instructions                                           (36.60%)
    66.623996464            241,810      branch-misses             #    0.53% of all branches          (36.60%)
    66.623996464        226,105,862      instructions              #    1.73  insn per cycle           (44.52%)
    66.623996464        130,563,911      cycles                                                        (44.52%)
    66.623996464          1,927,493      L1-icache-load-misses                                         (44.52%)
    66.623996464         93,094,300      L1-dcache-loads                                               (39.63%)
    66.623996464          1,202,617      L1-dcache-load-misses     #    1.29% of all L1-dcache accesses  (39.63%)
    66.623996464            113,551      L2-loads                                                      (31.70%)
    66.623996464              7,268      L2-load-misses            #    5.73% of all LL-cache accesses  (31.70%)
    66.623996464            140,150      LLC-loads                                                     (31.70%)
    66.623996464              2,602      LLC-load-misses           #    2.05% of all LL-cache accesses  (31.70%)
    66.674330601        109,864,803      mem_inst_retired.any                                          (31.78%)
    66.674330601         61,112,794      branch-instructions                                           (32.06%)
    66.674330601            276,205      branch-misses             #    0.45% of all branches          (36.42%)
    66.674330601        236,212,082      instructions              #    1.81  insn per cycle           (44.36%)
    66.674330601        130,178,698      cycles                                                        (44.38%)
    66.674330601          1,769,571      L1-icache-load-misses                                         (44.37%)
    66.674330601         66,617,490      L1-dcache-loads                                               (44.12%)
    66.674330601          1,520,878      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.73%)
    66.674330601            165,211      L2-loads                                                      (31.79%)
    66.674330601              5,209      L2-load-misses            #    2.89% of all LL-cache accesses  (31.79%)
    66.674330601            195,510      LLC-loads                                                     (31.79%)
    66.674330601              8,931      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.79%)
    66.724694483        133,338,266      mem_inst_retired.any                                          (31.77%)
    66.724694483         60,773,672      branch-instructions                                           (31.77%)
    66.724694483            257,789      branch-misses             #    0.42% of all branches          (35.35%)
    66.724694483        221,721,919      instructions              #    1.70  insn per cycle           (44.40%)
    66.724694483        130,196,595      cycles                                                        (44.40%)
    66.724694483          2,497,111      L1-icache-load-misses                                         (44.40%)
    66.724694483         62,232,132      L1-dcache-loads                                               (44.40%)
    66.724694483          1,349,017      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (40.85%)
    66.724694483            178,235      L2-loads                                                      (31.77%)
    66.724694483              5,080      L2-load-misses            #    3.20% of all LL-cache accesses  (31.77%)
    66.724694483            138,782      LLC-loads                                                     (31.77%)
    66.724694483              5,829      LLC-load-misses           #    3.68% of all LL-cache accesses  (31.77%)
    66.775170404         89,023,608      mem_inst_retired.any                                          (31.70%)
    66.775170404         41,312,360      branch-instructions                                           (31.70%)
    66.775170404            219,812      branch-misses             #    0.53% of all branches          (31.71%)
    66.775170404        180,640,932      instructions              #    1.38  insn per cycle           (44.55%)
    66.775170404        130,570,581      cycles                                                        (44.55%)
    66.775170404          2,820,169      L1-icache-load-misses                                         (44.51%)
    66.775170404         72,275,540      L1-dcache-loads                                               (44.52%)
    66.775170404          1,301,449      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (44.51%)
    66.775170404            118,212      L2-loads                                                      (31.68%)
    66.775170404              7,774      L2-load-misses            #    7.13% of all LL-cache accesses  (31.71%)
    66.775170404             99,780      LLC-loads                                                     (31.71%)
    66.775170404              5,242      LLC-load-misses           #    4.81% of all LL-cache accesses  (31.70%)
    66.825653241         83,724,522      mem_inst_retired.any                                          (31.70%)
    66.825653241         49,113,022      branch-instructions                                           (31.69%)
    66.825653241            285,773      branch-misses             #    0.58% of all branches          (31.69%)
    66.825653241        241,118,161      instructions              #    1.85  insn per cycle           (41.52%)
    66.825653241        130,529,622      cycles                                                        (44.53%)
    66.825653241          2,031,905      L1-icache-load-misses                                         (44.53%)
    66.825653241         89,897,128      L1-dcache-loads                                               (44.53%)
    66.825653241          1,268,984      L1-dcache-load-misses     #    1.41% of all L1-dcache accesses  (44.53%)
    66.825653241            138,485      L2-loads                                                      (31.70%)
    66.825653241              9,199      L2-load-misses            #    6.05% of all LL-cache accesses  (31.70%)
    66.825653241            165,700      LLC-loads                                                     (31.70%)
    66.825653241              7,277      LLC-load-misses           #    4.78% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    66.876099306        117,979,381      mem_inst_retired.any                                          (31.68%)
    66.876099306         66,930,967      branch-instructions                                           (31.76%)
    66.876099306            302,067      branch-misses             #    0.45% of all branches          (31.75%)
    66.876099306        260,412,349      instructions              #    2.00  insn per cycle           (39.69%)
    66.876099306        130,357,774      cycles                                                        (44.54%)
    66.876099306          2,109,635      L1-icache-load-misses                                         (44.54%)
    66.876099306         63,696,768      L1-dcache-loads                                               (44.50%)
    66.876099306          1,254,899      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (44.50%)
    66.876099306            217,934      L2-loads                                                      (31.71%)
    66.876099306              8,865      L2-load-misses            #    4.19% of all LL-cache accesses  (31.64%)
    66.876099306            205,599      LLC-loads                                                     (31.68%)
    66.876099306             10,734      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.68%)
    66.926567916        119,549,072      mem_inst_retired.any                                          (31.70%)
    66.926567916         52,690,672      branch-instructions                                           (31.70%)
    66.926567916            230,133      branch-misses             #    0.44% of all branches          (31.70%)
    66.926567916        186,959,330      instructions              #    1.43  insn per cycle           (39.62%)
    66.926567916        130,527,507      cycles                                                        (39.69%)
    66.926567916          2,894,266      L1-icache-load-misses                                         (44.52%)
    66.926567916         63,175,968      L1-dcache-loads                                               (44.52%)
    66.926567916          1,315,743      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.52%)
    66.926567916            155,966      L2-loads                                                      (36.55%)
    66.926567916             11,518      L2-load-misses            #    8.27% of all LL-cache accesses  (31.70%)
    66.926567916            122,641      LLC-loads                                                     (31.71%)
    66.926567916             12,383      LLC-load-misses           #    8.89% of all LL-cache accesses  (31.70%)
    66.976971155         93,714,530      mem_inst_retired.any                                          (31.75%)
    66.976971155         47,771,129      branch-instructions                                           (31.75%)
    66.976971155            263,180      branch-misses             #    0.55% of all branches          (31.75%)
    66.976971155        196,616,571      instructions              #    1.51  insn per cycle           (39.68%)
    66.976971155        130,324,898      cycles                                                        (39.68%)
    66.976971155          2,787,900      L1-icache-load-misses                                         (42.78%)
    66.976971155         65,713,666      L1-dcache-loads                                               (44.44%)
    66.976971155          1,365,977      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.44%)
    66.976971155            165,025      L2-loads                                                      (36.51%)
    66.976971155              8,710      L2-load-misses            #    5.72% of all LL-cache accesses  (33.43%)
    66.976971155            139,402      LLC-loads                                                     (31.75%)
    66.976971155              5,304      LLC-load-misses           #    3.48% of all LL-cache accesses  (31.75%)
    67.027453413         85,020,834      mem_inst_retired.any                                          (31.69%)
    67.027453413         42,129,529      branch-instructions                                           (31.69%)
    67.027453413            247,693      branch-misses             #    0.59% of all branches          (31.69%)
    67.027453413        186,371,789      instructions              #    1.43  insn per cycle           (39.62%)
    67.027453413        130,548,280      cycles                                                        (39.62%)
    67.027453413          2,666,648      L1-icache-load-misses                                         (39.62%)
    67.027453413         62,381,841      L1-dcache-loads                                               (44.54%)
    67.027453413          1,269,626      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (44.54%)
    67.027453413            155,825      L2-loads                                                      (36.61%)
    67.027453413             10,717      L2-load-misses            #    7.24% of all LL-cache accesses  (36.61%)
    67.027453413            140,058      LLC-loads                                                     (31.69%)
    67.027453413              7,658      LLC-load-misses           #    5.18% of all LL-cache accesses  (31.69%)
    67.077903409        102,574,035      mem_inst_retired.any                                          (31.71%)
    67.077903409         50,788,118      branch-instructions                                           (31.71%)
    67.077903409            214,332      branch-misses             #    0.42% of all branches          (31.72%)
    67.077903409        195,991,550      instructions              #    1.50  insn per cycle           (39.65%)
    67.077903409        130,370,625      cycles                                                        (39.64%)
    67.077903409          2,634,921      L1-icache-load-misses                                         (39.64%)
    67.077903409         69,630,266      L1-dcache-loads                                               (40.98%)
    67.077903409          1,253,201      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (44.49%)
    67.077903409            174,705      L2-loads                                                      (36.58%)
    67.077903409              6,736      L2-load-misses            #    3.60% of all LL-cache accesses  (36.58%)
    67.077903409            199,069      LLC-loads                                                     (35.26%)
    67.077903409             12,567      LLC-load-misses           #    6.72% of all LL-cache accesses  (31.72%)
    67.128349920         89,891,308      mem_inst_retired.any                                          (31.72%)
    67.128349920         44,086,723      branch-instructions                                           (31.71%)
    67.128349920            266,173      branch-misses             #    0.60% of all branches          (31.71%)
    67.128349920        167,479,810      instructions              #    1.29  insn per cycle           (39.63%)
    67.128349920        130,330,829      cycles                                                        (39.64%)
    67.128349920          2,254,633      L1-icache-load-misses                                         (39.64%)
    67.128349920         53,928,057      L1-dcache-loads                                               (39.64%)
    67.128349920          1,377,362      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (44.06%)
    67.128349920            187,469      L2-loads                                                      (36.57%)
    67.128349920              7,829      L2-load-misses            #    4.38% of all LL-cache accesses  (36.57%)
    67.128349920            170,421      LLC-loads                                                     (36.57%)
    67.128349920             12,579      LLC-load-misses           #    7.03% of all LL-cache accesses  (32.18%)
    67.178793846         93,155,712      mem_inst_retired.any                                          (31.71%)
    67.178793846         51,373,367      branch-instructions                                           (31.71%)
    67.178793846            256,411      branch-misses             #    0.50% of all branches          (31.71%)
    67.178793846        199,648,134      instructions              #    1.53  insn per cycle           (39.64%)
    67.178793846        130,430,938      cycles                                                        (39.64%)
    67.178793846          2,345,865      L1-icache-load-misses                                         (39.65%)
    67.178793846         66,272,437      L1-dcache-loads                                               (39.65%)
    67.178793846          1,310,294      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.66%)
    67.178793846            148,537      L2-loads                                                      (36.57%)
    67.178793846             11,247      L2-load-misses            #    6.39% of all LL-cache accesses  (36.57%)
    67.178793846            203,282      LLC-loads                                                     (36.56%)
    67.178793846             10,131      LLC-load-misses           #    5.76% of all LL-cache accesses  (36.56%)
    67.229165877         80,245,767      mem_inst_retired.any                                          (33.80%)
    67.229165877         40,541,101      branch-instructions                                           (31.76%)
    67.229165877            273,364      branch-misses             #    0.67% of all branches          (31.76%)
    67.229165877        206,823,854      instructions              #    1.59  insn per cycle           (39.70%)
    67.229165877        130,269,162      cycles                                                        (39.70%)
    67.229165877          1,849,120      L1-icache-load-misses                                         (39.70%)
    67.229165877         80,220,052      L1-dcache-loads                                               (39.70%)
    67.229165877          1,218,264      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.70%)
    67.229165877            144,663      L2-loads                                                      (34.41%)
    67.229165877              4,628      L2-load-misses            #    3.18% of all LL-cache accesses  (36.47%)
    67.229165877            146,496      LLC-loads                                                     (36.47%)
    67.229165877              4,809      LLC-load-misses           #    3.30% of all LL-cache accesses  (36.47%)
    67.279657127         82,550,741      mem_inst_retired.any                                          (36.62%)
    67.279657127         40,185,384      branch-instructions                                           (31.68%)
    67.279657127            226,155      branch-misses             #    0.56% of all branches          (31.68%)
    67.279657127        172,106,849      instructions              #    1.32  insn per cycle           (39.60%)
    67.279657127        130,528,279      cycles                                                        (39.61%)
    67.279657127          2,375,008      L1-icache-load-misses                                         (39.61%)
    67.279657127         69,126,536      L1-dcache-loads                                               (39.61%)
    67.279657127          1,704,570      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.61%)
    67.279657127            187,818      L2-loads                                                      (31.69%)
    67.279657127              6,139      L2-load-misses            #    3.07% of all LL-cache accesses  (36.63%)
    67.279657127            211,563      LLC-loads                                                     (36.63%)
    67.279657127              4,901      LLC-load-misses           #    2.45% of all LL-cache accesses  (36.62%)
    67.330138132         91,088,963      mem_inst_retired.any                                          (36.62%)
    67.330138132         47,961,304      branch-instructions                                           (35.67%)
    67.330138132            256,317      branch-misses             #    0.53% of all branches          (31.70%)
    67.330138132        193,946,557      instructions              #    1.49  insn per cycle           (39.62%)
    67.330138132        130,501,235      cycles                                                        (39.61%)
    67.330138132          1,830,138      L1-icache-load-misses                                         (39.62%)
    67.330138132         60,214,926      L1-dcache-loads                                               (39.62%)
    67.330138132          1,687,152      L1-dcache-load-misses     #    2.80% of all L1-dcache accesses  (39.61%)
    67.330138132            179,026      L2-loads                                                      (31.69%)
    67.330138132              8,548      L2-load-misses            #    5.43% of all LL-cache accesses  (32.61%)
    67.330138132            135,745      LLC-loads                                                     (36.60%)
    67.330138132              4,120      LLC-load-misses           #    2.62% of all LL-cache accesses  (36.62%)
    67.380621883         97,339,334      mem_inst_retired.any                                          (36.62%)
    67.380621883         46,341,974      branch-instructions                                           (36.59%)
    67.380621883            253,176      branch-misses             #    0.55% of all branches          (32.64%)
    67.380621883        214,639,332      instructions              #    1.65  insn per cycle           (40.56%)
    67.380621883        130,410,824      cycles                                                        (39.59%)
    67.380621883          2,189,482      L1-icache-load-misses                                         (39.60%)
    67.380621883         64,114,134      L1-dcache-loads                                               (39.63%)
    67.380621883          1,299,994      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (39.63%)
    67.380621883            188,344      L2-loads                                                      (31.71%)
    67.380621883              4,737      L2-load-misses            #    2.49% of all LL-cache accesses  (31.71%)
    67.380621883            192,307      LLC-loads                                                     (35.64%)
    67.380621883              6,118      LLC-load-misses           #    3.21% of all LL-cache accesses  (36.63%)
    67.431092416         97,895,374      mem_inst_retired.any                                          (36.60%)
    67.431092416         47,294,193      branch-instructions                                           (36.59%)
    67.431092416            225,081      branch-misses             #    0.48% of all branches          (36.60%)
    67.431092416        194,867,281      instructions              #    1.49  insn per cycle           (44.53%)
    67.431092416        130,507,997      cycles                                                        (39.63%)
    67.431092416          1,610,728      L1-icache-load-misses                                         (39.63%)
    67.431092416         60,028,112      L1-dcache-loads                                               (39.63%)
    67.431092416          1,933,490      L1-dcache-load-misses     #    3.22% of all L1-dcache accesses  (39.63%)
    67.431092416            216,001      L2-loads                                                      (31.70%)
    67.431092416              7,944      L2-load-misses            #    3.79% of all LL-cache accesses  (31.71%)
    67.431092416            203,687      LLC-loads                                                     (31.70%)
    67.431092416              6,862      LLC-load-misses           #    3.27% of all LL-cache accesses  (36.59%)
    67.481428565         96,702,333      mem_inst_retired.any                                          (36.43%)
    67.481428565         47,872,407      branch-instructions                                           (36.43%)
    67.481428565            225,732      branch-misses             #    0.47% of all branches          (36.43%)
    67.481428565        198,818,392      instructions              #    1.53  insn per cycle           (44.38%)
    67.481428565        130,051,555      cycles                                                        (42.31%)
    67.481428565          2,641,501      L1-icache-load-misses                                         (39.73%)
    67.481428565         69,256,581      L1-dcache-loads                                               (39.72%)
    67.481428565          1,274,013      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.73%)
    67.481428565            155,708      L2-loads                                                      (31.79%)
    67.481428565              5,435      L2-load-misses            #    3.41% of all LL-cache accesses  (31.79%)
    67.481428565            162,643      LLC-loads                                                     (31.79%)
    67.481428565              4,967      LLC-load-misses           #    3.12% of all LL-cache accesses  (33.84%)
    67.531751904         91,131,108      mem_inst_retired.any                                          (36.42%)
    67.531751904         45,892,693      branch-instructions                                           (36.42%)
    67.531751904            257,222      branch-misses             #    0.56% of all branches          (36.42%)
    67.531751904        192,978,221      instructions              #    1.48  insn per cycle           (44.37%)
    67.531751904        130,161,512      cycles                                                        (44.36%)
    67.531751904          2,754,774      L1-icache-load-misses                                         (39.74%)
    67.531751904         57,477,588      L1-dcache-loads                                               (39.74%)
    67.531751904          1,781,312      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (39.74%)
    67.531751904            184,629      L2-loads                                                      (31.79%)
    67.531751904              7,920      L2-load-misses            #    4.45% of all LL-cache accesses  (31.79%)
    67.531751904            171,521      LLC-loads                                                     (31.79%)
    67.531751904              9,470      LLC-load-misses           #    5.32% of all LL-cache accesses  (31.79%)
    67.582215634        110,352,590      mem_inst_retired.any                                          (32.47%)
    67.582215634         52,116,520      branch-instructions                                           (36.59%)
    67.582215634            260,278      branch-misses             #    0.50% of all branches          (36.59%)
    67.582215634        211,519,663      instructions              #    1.62  insn per cycle           (44.51%)
    67.582215634        130,446,995      cycles                                                        (44.51%)
    67.582215634          2,683,334      L1-icache-load-misses                                         (43.77%)
    67.582215634         61,549,700      L1-dcache-loads                                               (39.62%)
    67.582215634          1,291,731      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.63%)
    67.582215634            171,290      L2-loads                                                      (31.70%)
    67.582215634              5,989      L2-load-misses            #    3.84% of all LL-cache accesses  (31.70%)
    67.582215634            140,780      LLC-loads                                                     (31.71%)
    67.582215634              8,837      LLC-load-misses           #    5.66% of all LL-cache accesses  (31.70%)
    67.632708805         93,173,163      mem_inst_retired.any                                          (31.69%)
    67.632708805         44,489,772      branch-instructions                                           (35.49%)
    67.632708805            215,150      branch-misses             #    0.48% of all branches          (36.61%)
    67.632708805        174,474,194      instructions              #    1.34  insn per cycle           (44.54%)
    67.632708805        130,507,450      cycles                                                        (44.54%)
    67.632708805          2,352,392      L1-icache-load-misses                                         (44.54%)
    67.632708805         62,995,436      L1-dcache-loads                                               (40.77%)
    67.632708805          1,783,854      L1-dcache-load-misses     #    2.83% of all L1-dcache accesses  (39.61%)
    67.632708805            214,927      L2-loads                                                      (31.69%)
    67.632708805              5,556      L2-load-misses            #    2.61% of all LL-cache accesses  (31.69%)
    67.632708805            210,397      LLC-loads                                                     (31.70%)
    67.632708805             10,017      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.69%)
    67.683185200         82,488,783      mem_inst_retired.any                                          (31.68%)
    67.683185200         41,758,900      branch-instructions                                           (31.70%)
    67.683185200            227,859      branch-misses             #    0.55% of all branches          (36.61%)
    67.683185200        167,333,313      instructions              #    1.28  insn per cycle           (44.54%)
    67.683185200        130,497,218      cycles                                                        (44.54%)
    67.683185200          2,013,261      L1-icache-load-misses                                         (44.54%)
    67.683185200         69,947,270      L1-dcache-loads                                               (44.54%)
    67.683185200          1,245,026      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.63%)
    67.683185200            110,342      L2-loads                                                      (31.70%)
    67.683185200              6,419      L2-load-misses            #    4.93% of all LL-cache accesses  (31.68%)
    67.683185200            149,826      LLC-loads                                                     (31.69%)
    67.683185200              9,634      LLC-load-misses           #    7.41% of all LL-cache accesses  (31.69%)
    67.733665223         77,719,126      mem_inst_retired.any                                          (31.70%)
    67.733665223         40,411,736      branch-instructions                                           (31.70%)
    67.733665223            219,447      branch-misses             #    0.54% of all branches          (33.57%)
    67.733665223        165,024,037      instructions              #    1.26  insn per cycle           (44.53%)
    67.733665223        130,509,222      cycles                                                        (44.52%)
    67.733665223          3,028,204      L1-icache-load-misses                                         (44.53%)
    67.733665223         61,198,970      L1-dcache-loads                                               (44.53%)
    67.733665223          1,344,997      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (42.68%)
    67.733665223            114,762      L2-loads                                                      (31.70%)
    67.733665223              7,861      L2-load-misses            #    6.85% of all LL-cache accesses  (31.70%)
    67.733665223            114,705      LLC-loads                                                     (31.70%)
    67.733665223              5,327      LLC-load-misses           #    4.64% of all LL-cache accesses  (31.70%)
    67.783993553        109,609,645      mem_inst_retired.any                                          (31.79%)
    67.783993553         54,376,532      branch-instructions                                           (31.79%)
    67.783993553            265,489      branch-misses             #    0.49% of all branches          (31.79%)
    67.783993553        216,774,922      instructions              #    1.67  insn per cycle           (44.37%)
    67.783993553        130,182,504      cycles                                                        (44.36%)
    67.783993553          2,227,465      L1-icache-load-misses                                         (44.37%)
    67.783993553         67,597,592      L1-dcache-loads                                               (44.37%)
    67.783993553          1,387,200      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (44.37%)
    67.783993553            164,540      L2-loads                                                      (31.79%)
    67.783993553              5,464      L2-load-misses            #    2.79% of all LL-cache accesses  (31.79%)
    67.783993553            227,324      LLC-loads                                                     (31.79%)
    67.783993553             10,993      LLC-load-misses           #    5.61% of all LL-cache accesses  (31.79%)
    67.834484262        101,679,801      mem_inst_retired.any                                          (31.69%)
    67.834484262         47,578,680      branch-instructions                                           (31.69%)
    67.834484262            203,250      branch-misses             #    0.43% of all branches          (31.69%)
    67.834484262        179,129,208      instructions              #    1.37  insn per cycle           (39.88%)
    67.834484262        130,535,062      cycles                                                        (44.54%)
    67.834484262          2,929,974      L1-icache-load-misses                                         (44.54%)
    67.834484262         61,392,019      L1-dcache-loads                                               (44.54%)
    67.834484262          1,387,439      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (44.54%)
    67.834484262            189,296      L2-loads                                                      (31.70%)
    67.834484262              6,542      L2-load-misses            #    3.51% of all LL-cache accesses  (31.70%)
    67.834484262            183,567      LLC-loads                                                     (31.69%)
    67.834484262             11,116      LLC-load-misses           #    5.96% of all LL-cache accesses  (31.69%)
    67.884917347        107,652,017      mem_inst_retired.any                                          (31.72%)
    67.884917347         53,914,162      branch-instructions                                           (31.72%)
    67.884917347            238,428      branch-misses             #    0.44% of all branches          (31.72%)
    67.884917347        202,097,965      instructions              #    1.55  insn per cycle           (39.65%)
    67.884917347        130,417,900      cycles                                                        (42.92%)
    67.884917347          2,630,761      L1-icache-load-misses                                         (44.48%)
    67.884917347         61,678,235      L1-dcache-loads                                               (44.48%)
    67.884917347          1,344,794      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (44.48%)
    67.884917347            161,489      L2-loads                                                      (33.31%)
    67.884917347              6,253      L2-load-misses            #    3.69% of all LL-cache accesses  (31.73%)
    67.884917347            177,552      LLC-loads                                                     (31.73%)
    67.884917347              9,846      LLC-load-misses           #    5.81% of all LL-cache accesses  (31.73%)
    67.935418266         82,281,224      mem_inst_retired.any                                          (31.69%)
    67.935418266         40,297,726      branch-instructions                                           (31.69%)
    67.935418266            234,035      branch-misses             #    0.58% of all branches          (31.68%)
    67.935418266        170,261,397      instructions              #    1.30  insn per cycle           (39.60%)
    67.935418266        130,526,115      cycles                                                        (39.60%)
    67.935418266          2,639,501      L1-icache-load-misses                                         (44.55%)
    67.935418266         65,111,018      L1-dcache-loads                                               (44.55%)
    67.935418266          1,369,718      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (44.55%)
    67.935418266            157,340      L2-loads                                                      (36.63%)
    67.935418266              9,674      L2-load-misses            #    5.95% of all LL-cache accesses  (31.68%)
    67.935418266            168,038      LLC-loads                                                     (31.69%)
    67.935418266              7,393      LLC-load-misses           #    4.54% of all LL-cache accesses  (31.69%)
    67.985908840         86,846,030      mem_inst_retired.any                                          (31.69%)
    67.985908840         43,017,857      branch-instructions                                           (31.69%)
    67.985908840            220,620      branch-misses             #    0.51% of all branches          (31.69%)
    67.985908840        196,624,063      instructions              #    1.51  insn per cycle           (39.61%)
    67.985908840        130,564,863      cycles                                                        (39.62%)
    67.985908840          2,333,610      L1-icache-load-misses                                         (41.03%)
    67.985908840         67,955,282      L1-dcache-loads                                               (44.55%)
    67.985908840          1,290,658      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.55%)
    67.985908840            170,894      L2-loads                                                      (36.62%)
    67.985908840             11,750      L2-load-misses            #    6.32% of all LL-cache accesses  (35.23%)
    67.985908840            201,226      LLC-loads                                                     (31.68%)
    67.985908840             10,214      LLC-load-misses           #    5.49% of all LL-cache accesses  (31.68%)
    68.036413270        107,967,228      mem_inst_retired.any                                          (31.68%)
    68.036413270         50,021,234      branch-instructions                                           (31.68%)
    68.036413270            221,972      branch-misses             #    0.44% of all branches          (31.68%)
    68.036413270        180,734,828      instructions              #    1.38  insn per cycle           (39.60%)
    68.036413270        130,561,099      cycles                                                        (39.60%)
    68.036413270          2,960,789      L1-icache-load-misses                                         (39.60%)
    68.036413270         67,327,097      L1-dcache-loads                                               (44.00%)
    68.036413270          1,400,176      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (44.55%)
    68.036413270            171,461      L2-loads                                                      (36.63%)
    68.036413270              7,175      L2-load-misses            #    4.18% of all LL-cache accesses  (36.64%)
    68.036413270            172,143      LLC-loads                                                     (32.26%)
    68.036413270             15,755      LLC-load-misses           #    9.17% of all LL-cache accesses  (31.68%)
    68.086874818        105,469,498      mem_inst_retired.any                                          (31.71%)
    68.086874818         52,947,890      branch-instructions                                           (31.70%)
    68.086874818            237,444      branch-misses             #    0.45% of all branches          (31.70%)
    68.086874818        193,947,708      instructions              #    1.49  insn per cycle           (39.62%)
    68.086874818        130,478,810      cycles                                                        (39.63%)
    68.086874818          2,803,852      L1-icache-load-misses                                         (39.63%)
    68.086874818         51,834,282      L1-dcache-loads                                               (39.63%)
    68.086874818          1,299,895      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (44.52%)
    68.086874818            139,597      L2-loads                                                      (36.59%)
    68.086874818              9,993      L2-load-misses            #    6.56% of all LL-cache accesses  (36.59%)
    68.086874818            165,071      LLC-loads                                                     (36.59%)
    68.086874818             11,372      LLC-load-misses           #    7.47% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    68.137204035         88,116,104      mem_inst_retired.any                                          (31.80%)
    68.137204035         40,109,246      branch-instructions                                           (31.79%)
    68.137204035            219,863      branch-misses             #    0.55% of all branches          (31.79%)
    68.137204035        195,565,004      instructions              #    1.50  insn per cycle           (39.74%)
    68.137204035        130,113,867      cycles                                                        (39.74%)
    68.137204035          2,357,561      L1-icache-load-misses                                         (39.74%)
    68.137204035         69,391,722      L1-dcache-loads                                               (39.73%)
    68.137204035          1,293,829      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (42.23%)
    68.137204035            142,725      L2-loads                                                      (36.42%)
    68.137204035              8,004      L2-load-misses            #    6.05% of all LL-cache accesses  (36.42%)
    68.137204035            121,667      LLC-loads                                                     (36.42%)
    68.137204035              7,597      LLC-load-misses           #    5.75% of all LL-cache accesses  (33.94%)
    68.187700486        111,925,001      mem_inst_retired.any                                          (31.68%)
    68.187700486         56,383,457      branch-instructions                                           (31.68%)
    68.187700486            246,056      branch-misses             #    0.44% of all branches          (31.68%)
    68.187700486        204,821,693      instructions              #    1.57  insn per cycle           (39.60%)
    68.187700486        130,592,997      cycles                                                        (39.60%)
    68.187700486          2,584,151      L1-icache-load-misses                                         (39.60%)
    68.187700486         68,515,336      L1-dcache-loads                                               (39.61%)
    68.187700486          1,236,858      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.60%)
    68.187700486            125,454      L2-loads                                                      (36.63%)
    68.187700486              4,258      L2-load-misses            #    2.98% of all LL-cache accesses  (36.63%)
    68.187700486            160,102      LLC-loads                                                     (36.63%)
    68.187700486              3,971      LLC-load-misses           #    2.78% of all LL-cache accesses  (36.64%)
    68.238187269        105,949,707      mem_inst_retired.any                                          (35.76%)
    68.238187269         54,475,089      branch-instructions                                           (31.69%)
    68.238187269            245,335      branch-misses             #    0.45% of all branches          (31.69%)
    68.238187269        210,919,127      instructions              #    1.62  insn per cycle           (39.61%)
    68.238187269        130,543,045      cycles                                                        (39.61%)
    68.238187269          2,947,558      L1-icache-load-misses                                         (39.61%)
    68.238187269         58,764,425      L1-dcache-loads                                               (39.62%)
    68.238187269          1,358,222      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.61%)
    68.238187269            126,783      L2-loads                                                      (32.53%)
    68.238187269              8,944      L2-load-misses            #    6.68% of all LL-cache accesses  (36.62%)
    68.238187269            141,049      LLC-loads                                                     (36.62%)
    68.238187269              8,500      LLC-load-misses           #    6.35% of all LL-cache accesses  (36.62%)
    68.288657317         86,239,859      mem_inst_retired.any                                          (36.59%)
    68.288657317         46,197,723      branch-instructions                                           (32.74%)
    68.288657317            265,589      branch-misses             #    0.57% of all branches          (31.70%)
    68.288657317        208,931,209      instructions              #    1.60  insn per cycle           (39.63%)
    68.288657317        130,488,447      cycles                                                        (39.63%)
    68.288657317          2,535,076      L1-icache-load-misses                                         (39.63%)
    68.288657317         64,752,530      L1-dcache-loads                                               (39.63%)
    68.288657317          1,290,274      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.63%)
    68.288657317            161,536      L2-loads                                                      (31.71%)
    68.288657317              9,201      L2-load-misses            #    5.64% of all LL-cache accesses  (35.54%)
    68.288657317            164,520      LLC-loads                                                     (36.59%)
    68.288657317              9,756      LLC-load-misses           #    5.98% of all LL-cache accesses  (36.59%)
    68.339116562         90,205,212      mem_inst_retired.any                                          (36.59%)
    68.339116562         45,605,202      branch-instructions                                           (36.59%)
    68.339116562            244,588      branch-misses             #    0.54% of all branches          (31.70%)
    68.339116562        178,985,645      instructions              #    1.37  insn per cycle           (39.63%)
    68.339116562        130,410,388      cycles                                                        (39.63%)
    68.339116562          3,364,044      L1-icache-load-misses                                         (39.63%)
    68.339116562         53,640,373      L1-dcache-loads                                               (39.63%)
    68.339116562          1,564,771      L1-dcache-load-misses     #    2.92% of all L1-dcache accesses  (39.63%)
    68.339116562            182,663      L2-loads                                                      (31.71%)
    68.339116562              3,119      L2-load-misses            #    1.73% of all LL-cache accesses  (31.71%)
    68.339116562            178,949      LLC-loads                                                     (36.59%)
    68.339116562              9,602      LLC-load-misses           #    5.31% of all LL-cache accesses  (36.59%)
    68.389603501        103,578,226      mem_inst_retired.any                                          (36.62%)
    68.389603501         57,203,652      branch-instructions                                           (36.62%)
    68.389603501            290,540      branch-misses             #    0.51% of all branches          (34.60%)
    68.389603501        256,932,199      instructions              #    1.97  insn per cycle           (42.53%)
    68.389603501        130,579,720      cycles                                                        (39.61%)
    68.389603501          2,145,030      L1-icache-load-misses                                         (39.61%)
    68.389603501         66,333,720      L1-dcache-loads                                               (39.61%)
    68.389603501          1,259,298      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.61%)
    68.389603501            151,997      L2-loads                                                      (31.69%)
    68.389603501              1,817      L2-load-misses            #    1.12% of all LL-cache accesses  (31.69%)
    68.389603501            173,039      LLC-loads                                                     (33.69%)
    68.389603501              6,911      LLC-load-misses           #    4.25% of all LL-cache accesses  (36.62%)
    68.439916497        114,373,999      mem_inst_retired.any                                          (36.40%)
    68.439916497         57,675,273      branch-instructions                                           (36.40%)
    68.439916497            274,198      branch-misses             #    0.48% of all branches          (36.40%)
    68.439916497        222,308,805      instructions              #    1.71  insn per cycle           (44.34%)
    68.439916497        130,072,299      cycles                                                        (39.74%)
    68.439916497          2,358,607      L1-icache-load-misses                                         (39.74%)
    68.439916497         55,469,827      L1-dcache-loads                                               (39.75%)
    68.439916497          1,479,133      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (39.75%)
    68.439916497            208,934      L2-loads                                                      (31.81%)
    68.439916497              7,680      L2-load-misses            #    4.18% of all LL-cache accesses  (31.81%)
    68.439916497            158,202      LLC-loads                                                     (31.80%)
    68.439916497              9,031      LLC-load-misses           #    4.92% of all LL-cache accesses  (36.41%)
    68.490393455         99,018,659      mem_inst_retired.any                                          (36.60%)
    68.490393455         44,296,475      branch-instructions                                           (36.60%)
    68.490393455            210,221      branch-misses             #    0.47% of all branches          (36.60%)
    68.490393455        170,748,410      instructions              #    1.31  insn per cycle           (44.52%)
    68.490393455        130,512,888      cycles                                                        (44.11%)
    68.490393455          2,544,408      L1-icache-load-misses                                         (39.62%)
    68.490393455         59,358,193      L1-dcache-loads                                               (39.62%)
    68.490393455          1,497,882      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (39.62%)
    68.490393455            142,597      L2-loads                                                      (31.70%)
    68.490393455              4,936      L2-load-misses            #    3.50% of all LL-cache accesses  (31.70%)
    68.490393455            139,689      LLC-loads                                                     (31.70%)
    68.490393455              5,411      LLC-load-misses           #    3.83% of all LL-cache accesses  (32.10%)
    68.540871411        108,250,576      mem_inst_retired.any                                          (35.16%)
    68.540871411         52,984,154      branch-instructions                                           (36.60%)
    68.540871411            266,227      branch-misses             #    0.50% of all branches          (36.60%)
    68.540871411        241,406,416      instructions              #    1.85  insn per cycle           (44.52%)
    68.540871411        130,515,578      cycles                                                        (44.53%)
    68.540871411          2,220,695      L1-icache-load-misses                                         (41.09%)
    68.540871411         69,910,956      L1-dcache-loads                                               (39.62%)
    68.540871411          1,302,538      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.62%)
    68.540871411            158,895      L2-loads                                                      (31.70%)
    68.540871411              2,321      L2-load-misses            #    1.40% of all LL-cache accesses  (31.70%)
    68.540871411            173,816      LLC-loads                                                     (31.70%)
    68.540871411              4,075      LLC-load-misses           #    2.45% of all LL-cache accesses  (31.70%)
    68.591315153         89,736,566      mem_inst_retired.any                                          (31.71%)
    68.591315153         39,803,427      branch-instructions                                           (36.56%)
    68.591315153            205,392      branch-misses             #    0.52% of all branches          (36.56%)
    68.591315153        163,234,467      instructions              #    1.25  insn per cycle           (44.49%)
    68.591315153        130,506,338      cycles                                                        (44.49%)
    68.591315153          2,906,326      L1-icache-load-misses                                         (44.49%)
    68.591315153         55,259,609      L1-dcache-loads                                               (39.65%)
    68.591315153          1,711,565      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (39.65%)
    68.591315153            226,868      L2-loads                                                      (31.73%)
    68.591315153              8,367      L2-load-misses            #    4.21% of all LL-cache accesses  (31.72%)
    68.591315153            170,505      LLC-loads                                                     (31.72%)
    68.591315153             10,344      LLC-load-misses           #    5.21% of all LL-cache accesses  (31.72%)
    68.641647575         80,910,781      mem_inst_retired.any                                          (31.78%)
    68.641647575         42,791,586      branch-instructions                                           (33.41%)
    68.641647575            243,539      branch-misses             #    0.57% of all branches          (36.42%)
    68.641647575        219,726,347      instructions              #    1.69  insn per cycle           (44.37%)
    68.641647575        130,156,585      cycles                                                        (44.37%)
    68.641647575          2,135,044      L1-icache-load-misses                                         (44.37%)
    68.641647575         71,131,755      L1-dcache-loads                                               (42.77%)
    68.641647575          1,477,732      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.74%)
    68.641647575            184,055      L2-loads                                                      (31.80%)
    68.641647575              7,671      L2-load-misses            #    3.86% of all LL-cache accesses  (31.79%)
    68.641647575            213,519      LLC-loads                                                     (31.79%)
    68.641647575              7,764      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.79%)
    68.692133889         82,483,779      mem_inst_retired.any                                          (31.70%)
    68.692133889         40,626,580      branch-instructions                                           (31.67%)
    68.692133889            237,882      branch-misses             #    0.59% of all branches          (36.59%)
    68.692133889        166,692,332      instructions              #    1.28  insn per cycle           (44.54%)
    68.692133889        130,456,893      cycles                                                        (44.54%)
    68.692133889          2,573,021      L1-icache-load-misses                                         (44.54%)
    68.692133889         66,418,772      L1-dcache-loads                                               (44.57%)
    68.692133889          1,231,458      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.66%)
    68.692133889            145,252      L2-loads                                                      (31.69%)
    68.692133889              3,388      L2-load-misses            #    2.02% of all LL-cache accesses  (31.70%)
    68.692133889            189,705      LLC-loads                                                     (31.69%)
    68.692133889              6,426      LLC-load-misses           #    3.84% of all LL-cache accesses  (31.70%)
    68.742616499         84,576,053      mem_inst_retired.any                                          (31.70%)
    68.742616499         40,513,430      branch-instructions                                           (31.70%)
    68.742616499            225,655      branch-misses             #    0.56% of all branches          (31.71%)
    68.742616499        186,959,457      instructions              #    1.43  insn per cycle           (44.51%)
    68.742616499        130,535,261      cycles                                                        (44.51%)
    68.742616499          2,964,351      L1-icache-load-misses                                         (44.51%)
    68.742616499         62,114,841      L1-dcache-loads                                               (44.51%)
    68.742616499          1,452,655      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (44.52%)
    68.742616499            164,440      L2-loads                                                      (31.71%)
    68.742616499              7,408      L2-load-misses            #    5.22% of all LL-cache accesses  (31.71%)
    68.742616499            119,375      LLC-loads                                                     (31.71%)
    68.742616499              6,951      LLC-load-misses           #    4.90% of all LL-cache accesses  (31.71%)
    68.792963912         93,739,842      mem_inst_retired.any                                          (31.78%)
    68.792963912         41,553,764      branch-instructions                                           (31.78%)
    68.792963912            211,559      branch-misses             #    0.51% of all branches          (31.78%)
    68.792963912        179,753,936      instructions              #    1.38  insn per cycle           (42.74%)
    68.792963912        130,206,822      cycles                                                        (44.39%)
    68.792963912          2,331,446      L1-icache-load-misses                                         (44.39%)
    68.792963912         64,108,815      L1-dcache-loads                                               (44.39%)
    68.792963912          1,354,956      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (44.40%)
    68.792963912            139,258      L2-loads                                                      (31.77%)
    68.792963912              7,055      L2-load-misses            #    5.05% of all LL-cache accesses  (31.78%)
    68.792963912            140,191      LLC-loads                                                     (31.78%)
    68.792963912              6,977      LLC-load-misses           #    4.99% of all LL-cache accesses  (31.77%)
    68.843361965        108,773,946      mem_inst_retired.any                                          (31.75%)
    68.843361965         53,670,713      branch-instructions                                           (31.74%)
    68.843361965            244,345      branch-misses             #    0.46% of all branches          (31.74%)
    68.843361965        199,125,977      instructions              #    1.53  insn per cycle           (39.68%)
    68.843361965        130,355,746      cycles                                                        (44.44%)
    68.843361965          2,330,035      L1-icache-load-misses                                         (44.44%)
    68.843361965         71,371,242      L1-dcache-loads                                               (44.44%)
    68.843361965          1,447,758      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.44%)
    68.843361965            210,041      L2-loads                                                      (31.75%)
    68.843361965              8,239      L2-load-misses            #    3.48% of all LL-cache accesses  (31.75%)
    68.843361965            263,820      LLC-loads                                                     (31.75%)
    68.843361965             11,122      LLC-load-misses           #    4.69% of all LL-cache accesses  (31.75%)
    68.893682974        112,290,583      mem_inst_retired.any                                          (31.80%)
    68.893682974         55,330,478      branch-instructions                                           (31.79%)
    68.893682974            234,882      branch-misses             #    0.42% of all branches          (31.80%)
    68.893682974        200,576,535      instructions              #    1.54  insn per cycle           (39.74%)
    68.893682974        130,137,175      cycles                                                        (41.28%)
    68.893682974          2,567,541      L1-icache-load-misses                                         (44.35%)
    68.893682974         68,613,651      L1-dcache-loads                                               (44.36%)
    68.893682974          1,243,048      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.36%)
    68.893682974            141,761      L2-loads                                                      (34.89%)
    68.893682974              5,572      L2-load-misses            #    3.74% of all LL-cache accesses  (31.80%)
    68.893682974            156,525      LLC-loads                                                     (31.80%)
    68.893682974              6,161      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.80%)
    68.944145762        109,752,422      mem_inst_retired.any                                          (31.71%)
    68.944145762         54,489,673      branch-instructions                                           (31.70%)
    68.944145762            240,129      branch-misses             #    0.44% of all branches          (31.70%)
    68.944145762        204,076,067      instructions              #    1.56  insn per cycle           (39.63%)
    68.944145762        130,505,286      cycles                                                        (39.63%)
    68.944145762          2,468,268      L1-icache-load-misses                                         (44.48%)
    68.944145762         68,819,822      L1-dcache-loads                                               (44.52%)
    68.944145762          1,212,155      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (44.51%)
    68.944145762            155,639      L2-loads                                                      (36.58%)
    68.944145762              5,652      L2-load-misses            #    3.56% of all LL-cache accesses  (31.76%)
    68.944145762            161,460      LLC-loads                                                     (31.71%)
    68.944145762              8,757      LLC-load-misses           #    5.52% of all LL-cache accesses  (31.71%)
    68.994590903        111,593,789      mem_inst_retired.any                                          (31.73%)
    68.994590903         56,176,656      branch-instructions                                           (31.72%)
    68.994590903            248,500      branch-misses             #    0.44% of all branches          (31.72%)
    68.994590903        202,146,809      instructions              #    1.55  insn per cycle           (39.65%)
    68.994590903        130,424,448      cycles                                                        (39.65%)
    68.994590903          2,773,683      L1-icache-load-misses                                         (39.64%)
    68.994590903         71,600,906      L1-dcache-loads                                               (44.49%)
    68.994590903          1,273,539      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (44.48%)
    68.994590903            130,811      L2-loads                                                      (36.55%)
    68.994590903              3,180      L2-load-misses            #    2.24% of all LL-cache accesses  (36.57%)
    68.994590903            153,214      LLC-loads                                                     (31.73%)
    68.994590903              5,666      LLC-load-misses           #    3.99% of all LL-cache accesses  (31.73%)
    69.044969229         84,580,880      mem_inst_retired.any                                          (31.76%)
    69.044969229         45,346,658      branch-instructions                                           (31.77%)
    69.044969229            237,093      branch-misses             #    0.52% of all branches          (31.76%)
    69.044969229        184,576,757      instructions              #    1.42  insn per cycle           (39.70%)
    69.044969229        130,271,847      cycles                                                        (39.69%)
    69.044969229          1,886,886      L1-icache-load-misses                                         (39.70%)
    69.044969229         54,529,085      L1-dcache-loads                                               (42.75%)
    69.044969229          1,613,513      L1-dcache-load-misses     #    2.96% of all L1-dcache accesses  (44.41%)
    69.044969229            212,077      L2-loads                                                      (36.48%)
    69.044969229              2,897      L2-load-misses            #    1.43% of all LL-cache accesses  (36.48%)
    69.044969229            192,033      LLC-loads                                                     (33.44%)
    69.044969229              2,285      LLC-load-misses           #    1.13% of all LL-cache accesses  (31.77%)
    69.095455796        100,269,401      mem_inst_retired.any                                          (31.60%)
    69.095455796         45,066,403      branch-instructions                                           (31.72%)
    69.095455796            213,901      branch-misses             #    0.47% of all branches          (31.77%)
    69.095455796        169,767,723      instructions              #    1.30  insn per cycle           (39.72%)
    69.095455796        130,279,169      cycles                                                        (39.72%)
    69.095455796          2,690,629      L1-icache-load-misses                                         (39.72%)
    69.095455796         72,618,770      L1-dcache-loads                                               (39.72%)
    69.095455796          1,459,798      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (44.66%)
    69.095455796            145,384      L2-loads                                                      (36.63%)
    69.095455796              6,561      L2-load-misses            #    4.73% of all LL-cache accesses  (36.50%)
    69.095455796            132,221      LLC-loads                                                     (36.45%)
    69.095455796              6,968      LLC-load-misses           #    5.02% of all LL-cache accesses  (31.51%)
    69.145914005        100,494,285      mem_inst_retired.any                                          (31.71%)
    69.145914005         54,884,157      branch-instructions                                           (31.71%)
    69.145914005            267,133      branch-misses             #    0.49% of all branches          (31.71%)
    69.145914005        216,256,271      instructions              #    1.66  insn per cycle           (39.63%)
    69.145914005        130,478,657      cycles                                                        (39.63%)
    69.145914005          2,475,491      L1-icache-load-misses                                         (39.64%)
    69.145914005         65,383,780      L1-dcache-loads                                               (39.64%)
    69.145914005          1,559,167      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (40.97%)
    69.145914005            162,276      L2-loads                                                      (36.58%)
    69.145914005              7,689      L2-load-misses            #    4.50% of all LL-cache accesses  (36.58%)
    69.145914005            179,113      LLC-loads                                                     (36.58%)
    69.145914005              5,531      LLC-load-misses           #    3.24% of all LL-cache accesses  (35.27%)
    69.196365544         80,698,972      mem_inst_retired.any                                          (32.16%)
    69.196365544         41,008,031      branch-instructions                                           (31.71%)
    69.196365544            230,393      branch-misses             #    0.56% of all branches          (31.71%)
    69.196365544        209,526,291      instructions              #    1.61  insn per cycle           (39.64%)
    69.196365544        130,499,095      cycles                                                        (39.64%)
    69.196365544          2,250,154      L1-icache-load-misses                                         (39.65%)
    69.196365544         69,691,631      L1-dcache-loads                                               (39.64%)
    69.196365544          1,284,586      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.64%)
    69.196365544            162,623      L2-loads                                                      (36.10%)
    69.196365544              8,592      L2-load-misses            #    5.37% of all LL-cache accesses  (36.56%)
    69.196365544            157,593      LLC-loads                                                     (36.57%)
    69.196365544              6,005      LLC-load-misses           #    3.75% of all LL-cache accesses  (36.57%)
    69.246724250         97,566,808      mem_inst_retired.any                                          (36.46%)
    69.246724250         41,874,322      branch-instructions                                           (31.77%)
    69.246724250            200,339      branch-misses             #    0.48% of all branches          (31.77%)
    69.246724250        180,356,817      instructions              #    1.38  insn per cycle           (39.71%)
    69.246724250        130,270,349      cycles                                                        (39.71%)
    69.246724250          2,434,925      L1-icache-load-misses                                         (39.71%)
    69.246724250         70,856,284      L1-dcache-loads                                               (39.71%)
    69.246724250          1,401,852      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.71%)
    69.246724250            173,232      L2-loads                                                      (31.77%)
    69.246724250              3,096      L2-load-misses            #    1.86% of all LL-cache accesses  (36.46%)
    69.246724250            159,133      LLC-loads                                                     (36.46%)
    69.246724250              3,126      LLC-load-misses           #    1.88% of all LL-cache accesses  (36.46%)
    69.297197954        109,160,963      mem_inst_retired.any                                          (36.60%)
    69.297197954         56,265,727      branch-instructions                                           (33.81%)
    69.297197954            240,417      branch-misses             #    0.43% of all branches          (31.69%)
    69.297197954        206,858,550      instructions              #    1.58  insn per cycle           (39.62%)
    69.297197954        130,540,515      cycles                                                        (39.62%)
    69.297197954          2,420,410      L1-icache-load-misses                                         (39.62%)
    69.297197954         71,152,676      L1-dcache-loads                                               (39.62%)
    69.297197954          1,489,365      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.62%)
    69.297197954            151,729      L2-loads                                                      (31.70%)
    69.297197954              3,150      L2-load-misses            #    2.05% of all LL-cache accesses  (34.47%)
    69.297197954            155,394      LLC-loads                                                     (36.60%)
    69.297197954              5,395      LLC-load-misses           #    3.51% of all LL-cache accesses  (36.61%)
    69.347673438         93,487,161      mem_inst_retired.any                                          (36.62%)
    69.347673438         51,386,764      branch-instructions                                           (36.61%)
    69.347673438            264,918      branch-misses             #    0.52% of all branches          (31.70%)
    69.347673438        215,507,103      instructions              #    1.65  insn per cycle           (39.63%)
    69.347673438        130,482,804      cycles                                                        (39.63%)
    69.347673438          2,404,492      L1-icache-load-misses                                         (39.60%)
    69.347673438         60,902,072      L1-dcache-loads                                               (39.61%)
    69.347673438          1,320,720      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.61%)
    69.347673438            209,475      L2-loads                                                      (31.69%)
    69.347673438              6,803      L2-load-misses            #    3.27% of all LL-cache accesses  (31.71%)
    69.347673438            206,411      LLC-loads                                                     (36.61%)
    69.347673438              7,051      LLC-load-misses           #    3.39% of all LL-cache accesses  (36.61%)
#           time             counts unit events
    69.398158312         81,268,026      mem_inst_retired.any                                          (36.62%)
    69.398158312         43,005,705      branch-instructions                                           (36.59%)
    69.398158312            250,548      branch-misses             #    0.58% of all branches          (35.69%)
    69.398158312        205,183,793      instructions              #    1.57  insn per cycle           (43.62%)
    69.398158312        130,470,177      cycles                                                        (39.60%)
    69.398158312          2,278,151      L1-icache-load-misses                                         (39.60%)
    69.398158312         67,226,793      L1-dcache-loads                                               (39.62%)
    69.398158312          1,587,560      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.63%)
    69.398158312            207,886      L2-loads                                                      (31.70%)
    69.398158312              4,604      L2-load-misses            #    2.17% of all LL-cache accesses  (31.71%)
    69.398158312            215,750      LLC-loads                                                     (32.59%)
    69.398158312              7,018      LLC-load-misses           #    3.31% of all LL-cache accesses  (36.62%)
    69.448534985         83,834,404      mem_inst_retired.any                                          (36.51%)
    69.448534985         40,353,367      branch-instructions                                           (36.51%)
    69.448534985            207,887      branch-misses             #    0.52% of all branches          (36.50%)
    69.448534985        162,699,366      instructions              #    1.25  insn per cycle           (44.45%)
    69.448534985        130,142,940      cycles                                                        (40.53%)
    69.448534985          2,820,809      L1-icache-load-misses                                         (39.73%)
    69.448534985         57,129,349      L1-dcache-loads                                               (39.65%)
    69.448534985          1,357,611      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.66%)
    69.448534985            134,615      L2-loads                                                      (31.71%)
    69.448534985              6,853      L2-load-misses            #    5.01% of all LL-cache accesses  (31.71%)
    69.448534985            138,730      LLC-loads                                                     (31.78%)
    69.448534985              6,411      LLC-load-misses           #    4.69% of all LL-cache accesses  (35.68%)
    69.499059746         83,055,567      mem_inst_retired.any                                          (36.69%)
    69.499059746         46,639,109      branch-instructions                                           (36.69%)
    69.499059746            272,816      branch-misses             #    0.58% of all branches          (36.69%)
    69.499059746        226,401,638      instructions              #    1.73  insn per cycle           (44.62%)
    69.499059746        130,589,895      cycles                                                        (44.62%)
    69.499059746          2,108,958      L1-icache-load-misses                                         (39.62%)
    69.499059746         68,718,888      L1-dcache-loads                                               (39.62%)
    69.499059746          1,347,037      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.54%)
    69.499059746            202,803      L2-loads                                                      (31.62%)
    69.499059746             12,499      L2-load-misses            #    5.61% of all LL-cache accesses  (31.62%)
    69.499059746            242,884      LLC-loads                                                     (31.61%)
    69.499059746             15,845      LLC-load-misses           #    7.11% of all LL-cache accesses  (31.69%)
    69.549528516         84,214,354      mem_inst_retired.any                                          (33.83%)
    69.549528516         47,458,786      branch-instructions                                           (36.59%)
    69.549528516            120,338      branch-misses             #    0.25% of all branches          (36.59%)
    69.549528516        172,214,199      instructions              #    1.32  insn per cycle           (44.52%)
    69.549528516        130,466,375      cycles                                                        (44.52%)
    69.549528516          2,747,490      L1-icache-load-misses                                         (42.41%)
    69.549528516         53,718,267      L1-dcache-loads                                               (39.63%)
    69.549528516          1,604,785      L1-dcache-load-misses     #    2.99% of all L1-dcache accesses  (39.63%)
    69.549528516            192,353      L2-loads                                                      (31.71%)
    69.549528516             10,247      L2-load-misses            #    4.67% of all LL-cache accesses  (31.70%)
    69.549528516            246,286      LLC-loads                                                     (31.70%)
    69.549528516            142,229      LLC-load-misses           #   64.85% of all LL-cache accesses  (31.70%)
    69.600005784         44,871,187      mem_inst_retired.any                                          (31.69%)
    69.600005784         32,192,265      branch-instructions                                           (36.61%)
    69.600005784             41,276      branch-misses             #    0.13% of all branches          (36.61%)
    69.600005784        105,184,162      instructions              #    0.81  insn per cycle           (44.54%)
    69.600005784        130,629,229      cycles                                                        (44.54%)
    69.600005784             26,227      L1-icache-load-misses                                         (44.54%)
    69.600005784         43,651,645      L1-dcache-loads                                               (39.62%)
    69.600005784          3,360,468      L1-dcache-load-misses     #    7.70% of all L1-dcache accesses  (39.62%)
    69.600005784            454,447      L2-loads                                                      (31.69%)
    69.600005784            355,838      L2-load-misses            #   85.41% of all LL-cache accesses  (31.69%)
    69.600005784            378,789      LLC-loads                                                     (31.69%)
    69.600005784            388,019      LLC-load-misses           #   93.14% of all LL-cache accesses  (31.69%)
    69.650370444         92,036,366      mem_inst_retired.any                                          (31.77%)
    69.650370444         34,628,799      branch-instructions                                           (32.02%)
    69.650370444            113,744      branch-misses             #    0.33% of all branches          (36.38%)
    69.650370444        162,584,316      instructions              #    1.25  insn per cycle           (44.31%)
    69.650370444        130,443,447      cycles                                                        (44.48%)
    69.650370444             31,386      L1-icache-load-misses                                         (44.48%)
    69.650370444         25,005,235      L1-dcache-loads                                               (44.27%)
    69.650370444          3,960,746      L1-dcache-load-misses     #   15.84% of all L1-dcache accesses  (39.66%)
    69.650370444            968,964      L2-loads                                                      (31.73%)
    69.650370444            725,015      L2-load-misses            #   89.77% of all LL-cache accesses  (31.72%)
    69.650370444            646,393      LLC-loads                                                     (31.90%)
    69.650370444            268,101      LLC-load-misses           #   33.19% of all LL-cache accesses  (31.73%)
