Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9468f58a642449839af4447f3123a3f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_test_tb_behav xil_defaultlib.fifo_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rx_data_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:197]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'rx_len_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx_sof_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx_eof_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx_vld_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx_err_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:202]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx_crc_fail_net' [E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.sim/fifo_test_tb.v:203]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/flow_ctrl.v" Line 7. Module flow_ctrl(TIME_WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/frame_parse.v" Line 7. Module frame_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=38) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=42) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/sync_fifo.v" Line 7. Module sync_fifo(DATA_WIDTH=69) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/sync_fifo.v" Line 7. Module sync_fifo(DATA_WIDTH=69,FIFO_DEPTH=512,ALMOST_FULL_THRESH=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/flow_ctrl.v" Line 7. Module flow_ctrl(TIME_WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/frame_parse.v" Line 7. Module frame_parse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=1,OFFSET=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=34) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(BYTES=2,OFFSET=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=38) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/field_extract.v" Line 9. Module field_extract(OFFSET=42) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/sync_fifo.v" Line 7. Module sync_fifo(DATA_WIDTH=69) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/sync_fifo.v" Line 7. Module sync_fifo(DATA_WIDTH=69,FIFO_DEPTH=512,ALMOST_FULL_THRESH=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/FlowCtrl/FlowCtrl/FlowCtrl.srcs/vabus_mux.v" Line 6. Module vabus_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=12)
Compiling module xil_defaultlib.field_extract(BYTES=1,OFFSET=14)
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=16)
Compiling module xil_defaultlib.field_extract(BYTES=1,OFFSET=23)
Compiling module xil_defaultlib.field_extract(OFFSET=26)
Compiling module xil_defaultlib.field_extract(OFFSET=30)
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=34)
Compiling module xil_defaultlib.field_extract(BYTES=2,OFFSET=36)
Compiling module xil_defaultlib.field_extract(OFFSET=38)
Compiling module xil_defaultlib.field_extract(OFFSET=42)
Compiling module xil_defaultlib.frame_parse
Compiling module xil_defaultlib.sync_fifo(DATA_WIDTH=69)
Compiling module xil_defaultlib.sync_fifo(DATA_WIDTH=69,FIFO_DEP...
Compiling module xil_defaultlib.vabus_mux
Compiling module xil_defaultlib.flow_ctrl(TIME_WIDTH=64)
Compiling module xil_defaultlib.fifo_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_test_tb_behav
