#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1edaae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1edac70 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ed2190 .functor NOT 1, L_0x1f0a8f0, C4<0>, C4<0>, C4<0>;
L_0x1f0a680 .functor XOR 1, L_0x1f0a540, L_0x1f0a5e0, C4<0>, C4<0>;
L_0x1f0a7e0 .functor XOR 1, L_0x1f0a680, L_0x1f0a740, C4<0>, C4<0>;
v0x1f07df0_0 .net *"_ivl_10", 0 0, L_0x1f0a740;  1 drivers
v0x1f07ef0_0 .net *"_ivl_12", 0 0, L_0x1f0a7e0;  1 drivers
v0x1f07fd0_0 .net *"_ivl_2", 0 0, L_0x1f0a4a0;  1 drivers
v0x1f08090_0 .net *"_ivl_4", 0 0, L_0x1f0a540;  1 drivers
v0x1f08170_0 .net *"_ivl_6", 0 0, L_0x1f0a5e0;  1 drivers
v0x1f082a0_0 .net *"_ivl_8", 0 0, L_0x1f0a680;  1 drivers
v0x1f08380_0 .net "a", 0 0, v0x1f06590_0;  1 drivers
v0x1f08420_0 .net "b", 0 0, v0x1f06630_0;  1 drivers
v0x1f084c0_0 .net "c", 0 0, v0x1f066d0_0;  1 drivers
v0x1f085f0_0 .var "clk", 0 0;
v0x1f08690_0 .net "d", 0 0, v0x1f06840_0;  1 drivers
v0x1f08730_0 .net "out_dut", 0 0, L_0x1f0a340;  1 drivers
v0x1f087d0_0 .net "out_ref", 0 0, L_0x1f097a0;  1 drivers
v0x1f08870_0 .var/2u "stats1", 159 0;
v0x1f08910_0 .var/2u "strobe", 0 0;
v0x1f089b0_0 .net "tb_match", 0 0, L_0x1f0a8f0;  1 drivers
v0x1f08a70_0 .net "tb_mismatch", 0 0, L_0x1ed2190;  1 drivers
v0x1f08c40_0 .net "wavedrom_enable", 0 0, v0x1f06930_0;  1 drivers
v0x1f08ce0_0 .net "wavedrom_title", 511 0, v0x1f069d0_0;  1 drivers
L_0x1f0a4a0 .concat [ 1 0 0 0], L_0x1f097a0;
L_0x1f0a540 .concat [ 1 0 0 0], L_0x1f097a0;
L_0x1f0a5e0 .concat [ 1 0 0 0], L_0x1f0a340;
L_0x1f0a740 .concat [ 1 0 0 0], L_0x1f097a0;
L_0x1f0a8f0 .cmp/eeq 1, L_0x1f0a4a0, L_0x1f0a7e0;
S_0x1edae00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1edac70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1edb580 .functor NOT 1, v0x1f066d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed2a50 .functor NOT 1, v0x1f06630_0, C4<0>, C4<0>, C4<0>;
L_0x1f08ef0 .functor AND 1, L_0x1edb580, L_0x1ed2a50, C4<1>, C4<1>;
L_0x1f08f90 .functor NOT 1, v0x1f06840_0, C4<0>, C4<0>, C4<0>;
L_0x1f090c0 .functor NOT 1, v0x1f06590_0, C4<0>, C4<0>, C4<0>;
L_0x1f091c0 .functor AND 1, L_0x1f08f90, L_0x1f090c0, C4<1>, C4<1>;
L_0x1f092a0 .functor OR 1, L_0x1f08ef0, L_0x1f091c0, C4<0>, C4<0>;
L_0x1f09360 .functor AND 1, v0x1f06590_0, v0x1f066d0_0, C4<1>, C4<1>;
L_0x1f09420 .functor AND 1, L_0x1f09360, v0x1f06840_0, C4<1>, C4<1>;
L_0x1f094e0 .functor OR 1, L_0x1f092a0, L_0x1f09420, C4<0>, C4<0>;
L_0x1f09650 .functor AND 1, v0x1f06630_0, v0x1f066d0_0, C4<1>, C4<1>;
L_0x1f096c0 .functor AND 1, L_0x1f09650, v0x1f06840_0, C4<1>, C4<1>;
L_0x1f097a0 .functor OR 1, L_0x1f094e0, L_0x1f096c0, C4<0>, C4<0>;
v0x1ed2400_0 .net *"_ivl_0", 0 0, L_0x1edb580;  1 drivers
v0x1ed24a0_0 .net *"_ivl_10", 0 0, L_0x1f091c0;  1 drivers
v0x1f04d80_0 .net *"_ivl_12", 0 0, L_0x1f092a0;  1 drivers
v0x1f04e40_0 .net *"_ivl_14", 0 0, L_0x1f09360;  1 drivers
v0x1f04f20_0 .net *"_ivl_16", 0 0, L_0x1f09420;  1 drivers
v0x1f05050_0 .net *"_ivl_18", 0 0, L_0x1f094e0;  1 drivers
v0x1f05130_0 .net *"_ivl_2", 0 0, L_0x1ed2a50;  1 drivers
v0x1f05210_0 .net *"_ivl_20", 0 0, L_0x1f09650;  1 drivers
v0x1f052f0_0 .net *"_ivl_22", 0 0, L_0x1f096c0;  1 drivers
v0x1f053d0_0 .net *"_ivl_4", 0 0, L_0x1f08ef0;  1 drivers
v0x1f054b0_0 .net *"_ivl_6", 0 0, L_0x1f08f90;  1 drivers
v0x1f05590_0 .net *"_ivl_8", 0 0, L_0x1f090c0;  1 drivers
v0x1f05670_0 .net "a", 0 0, v0x1f06590_0;  alias, 1 drivers
v0x1f05730_0 .net "b", 0 0, v0x1f06630_0;  alias, 1 drivers
v0x1f057f0_0 .net "c", 0 0, v0x1f066d0_0;  alias, 1 drivers
v0x1f058b0_0 .net "d", 0 0, v0x1f06840_0;  alias, 1 drivers
v0x1f05970_0 .net "out", 0 0, L_0x1f097a0;  alias, 1 drivers
S_0x1f05ad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1edac70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f06590_0 .var "a", 0 0;
v0x1f06630_0 .var "b", 0 0;
v0x1f066d0_0 .var "c", 0 0;
v0x1f067a0_0 .net "clk", 0 0, v0x1f085f0_0;  1 drivers
v0x1f06840_0 .var "d", 0 0;
v0x1f06930_0 .var "wavedrom_enable", 0 0;
v0x1f069d0_0 .var "wavedrom_title", 511 0;
S_0x1f05d70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1f05ad0;
 .timescale -12 -12;
v0x1f05fd0_0 .var/2s "count", 31 0;
E_0x1ed5a30/0 .event negedge, v0x1f067a0_0;
E_0x1ed5a30/1 .event posedge, v0x1f067a0_0;
E_0x1ed5a30 .event/or E_0x1ed5a30/0, E_0x1ed5a30/1;
E_0x1ed5c80 .event negedge, v0x1f067a0_0;
E_0x1ec09f0 .event posedge, v0x1f067a0_0;
S_0x1f060d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f05ad0;
 .timescale -12 -12;
v0x1f062d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f063b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f05ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f06b30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1edac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f09900 .functor AND 1, v0x1f066d0_0, v0x1f06630_0, C4<1>, C4<1>;
L_0x1f09a60 .functor AND 1, v0x1f06840_0, v0x1f06590_0, C4<1>, C4<1>;
L_0x1f09be0 .functor OR 1, L_0x1f09970, L_0x1f09af0, C4<0>, C4<0>;
L_0x1f09cf0 .functor AND 1, v0x1f06590_0, v0x1f066d0_0, C4<1>, C4<1>;
L_0x1f09ea0 .functor AND 1, L_0x1f09cf0, v0x1f06840_0, C4<1>, C4<1>;
L_0x1f0a070 .functor OR 1, L_0x1f09be0, L_0x1f09ea0, C4<0>, C4<0>;
L_0x1f0a1c0 .functor AND 1, v0x1f06630_0, v0x1f066d0_0, C4<1>, C4<1>;
L_0x1f0a230 .functor AND 1, L_0x1f0a1c0, v0x1f06840_0, C4<1>, C4<1>;
L_0x1f0a340 .functor OR 1, L_0x1f0a070, L_0x1f0a230, C4<0>, C4<0>;
v0x1f06e20_0 .net *"_ivl_0", 0 0, L_0x1f09900;  1 drivers
v0x1f06f00_0 .net *"_ivl_10", 0 0, L_0x1f09cf0;  1 drivers
v0x1f06fe0_0 .net *"_ivl_12", 0 0, L_0x1f09ea0;  1 drivers
v0x1f070d0_0 .net *"_ivl_14", 0 0, L_0x1f0a070;  1 drivers
v0x1f071b0_0 .net *"_ivl_16", 0 0, L_0x1f0a1c0;  1 drivers
v0x1f072e0_0 .net *"_ivl_18", 0 0, L_0x1f0a230;  1 drivers
v0x1f073c0_0 .net *"_ivl_3", 0 0, L_0x1f09970;  1 drivers
v0x1f07480_0 .net *"_ivl_4", 0 0, L_0x1f09a60;  1 drivers
v0x1f07560_0 .net *"_ivl_7", 0 0, L_0x1f09af0;  1 drivers
v0x1f07620_0 .net *"_ivl_8", 0 0, L_0x1f09be0;  1 drivers
v0x1f07700_0 .net "a", 0 0, v0x1f06590_0;  alias, 1 drivers
v0x1f077a0_0 .net "b", 0 0, v0x1f06630_0;  alias, 1 drivers
v0x1f07890_0 .net "c", 0 0, v0x1f066d0_0;  alias, 1 drivers
v0x1f07980_0 .net "d", 0 0, v0x1f06840_0;  alias, 1 drivers
v0x1f07a70_0 .net "out", 0 0, L_0x1f0a340;  alias, 1 drivers
L_0x1f09970 .reduce/nor L_0x1f09900;
L_0x1f09af0 .reduce/nor L_0x1f09a60;
S_0x1f07bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1edac70;
 .timescale -12 -12;
E_0x1ed57d0 .event anyedge, v0x1f08910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f08910_0;
    %nor/r;
    %assign/vec4 v0x1f08910_0, 0;
    %wait E_0x1ed57d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f05ad0;
T_3 ;
    %fork t_1, S_0x1f05d70;
    %jmp t_0;
    .scope S_0x1f05d70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f05fd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f06840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f066d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f06630_0, 0;
    %assign/vec4 v0x1f06590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec09f0;
    %load/vec4 v0x1f05fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1f05fd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f06840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f066d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f06630_0, 0;
    %assign/vec4 v0x1f06590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ed5c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f063b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed5a30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f06590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f06630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f066d0_0, 0;
    %assign/vec4 v0x1f06840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1f05ad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1edac70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f085f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f08910_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1edac70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f085f0_0;
    %inv;
    %store/vec4 v0x1f085f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1edac70;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f067a0_0, v0x1f08a70_0, v0x1f08380_0, v0x1f08420_0, v0x1f084c0_0, v0x1f08690_0, v0x1f087d0_0, v0x1f08730_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1edac70;
T_7 ;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1edac70;
T_8 ;
    %wait E_0x1ed5a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f08870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f08870_0, 4, 32;
    %load/vec4 v0x1f089b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f08870_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f08870_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f08870_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f087d0_0;
    %load/vec4 v0x1f087d0_0;
    %load/vec4 v0x1f08730_0;
    %xor;
    %load/vec4 v0x1f087d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f08870_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f08870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f08870_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/kmap2/iter0/response15/top_module.sv";
