// Seed: 988218430
module module_0 #(
    parameter id_4 = 32'd24
) (
    input  id_1,
    output id_2
);
  logic id_3, _id_4, id_5;
  assign id_5[id_4] = 1;
  logic id_6;
  reg   id_7 = id_1;
  logic id_8, id_9 = 1'b0;
  logic id_10;
  initial begin
    id_4 = id_5;
    id_4 <= 1;
    id_1 <= id_7;
    if (1) SystemTFIdentifier(1, (id_3));
  end
endmodule
module module_1 (
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7
);
  always @(posedge 1 or posedge id_4) begin
    id_4 <= id_5;
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd39,
    parameter id_3 = 32'd95
) (
    id_1,
    _id_2
);
  output _id_2;
  output id_1;
  reg _id_3, id_4, id_5, id_6, id_7, id_8;
  logic id_9;
  type_15(
      id_3 == id_4, id_2, ((1)), 1 | 1'b0
  ); type_16(
      1, id_3[id_3], 1
  );
  assign id_1 = id_4;
  always @(posedge 1 or id_6) begin
    wait (1);
    id_3 = 1'b0;
    id_7 <= id_1;
    id_8 <= 1 == id_3;
    if (id_3) begin
      id_1 <= 1;
    end
  end
  logic id_10;
  logic id_11;
  timeunit 1ps;
  type_19 id_12 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (id_5 | !id_8[id_2 : 1]),
      .id_3 (),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (~id_6),
      .id_9 (1),
      .id_10(1),
      .id_11(),
      .id_12(id_6)
  );
endmodule
