
---------- Begin Simulation Statistics ----------
final_tick                               340288617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666880                       # Number of bytes of host memory used
host_op_rate                                   395695                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   465.56                       # Real time elapsed on the host
host_tick_rate                              730926666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340289                       # Number of seconds simulated
sim_ticks                                340288617500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.805772                       # CPI: cycles per instruction
system.cpu.discardedOps                          4365                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       461524514                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146934                       # IPC: instructions per cycle
system.cpu.numCycles                        680577235                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219052721                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2615564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5247740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5263899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            328                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658244                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650008                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650205                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648839                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987174                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81118631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118675                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262128                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 499414783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 499414783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 499414783500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 499414783500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94907.867314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94907.867314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94907.380341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94907.380341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631138                       # number of writebacks
system.cpu.dcache.writebacks::total           2631138                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245176611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245176611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245178024500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245178024500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93157.516956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93157.516956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93157.452295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93157.452295                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631354                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86240.157480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86240.157480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19709000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84952.586207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84952.586207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074754                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 499392878500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 499392878500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94908.285722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94908.285722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 245156902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 245156902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93158.240292                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93158.240292                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1413500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1413500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83147.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83147.058824                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.797414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.797414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175393608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175393608                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086439                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32052858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052858                       # number of overall hits
system.cpu.icache.overall_hits::total        32052858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          459                       # number of overall misses
system.cpu.icache.overall_misses::total           459                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36230500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36230500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36230500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36230500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78933.551198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78933.551198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78933.551198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78933.551198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35771500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35771500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77933.551198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77933.551198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77933.551198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77933.551198                       # average overall mshr miss latency
system.cpu.icache.replacements                    219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           459                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36230500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36230500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78933.551198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78933.551198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35771500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35771500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77933.551198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77933.551198                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.803520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053317                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69832.934641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.803520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64107093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64107093                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 340288617500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   56                       # number of demand (read+write) hits
system.l2.demand_hits::total                      128                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data                  56                       # number of overall hits
system.l2.overall_hits::total                     128                       # number of overall hits
system.l2.demand_misses::.cpu.inst                387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631811                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               387                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631811                       # number of overall misses
system.l2.overall_misses::total               2632198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 241229572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241263820500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 241229572000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241263820500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2631867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2631867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.843137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999979                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.843137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999979                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88497.416021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91659.154856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91658.690000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88497.416021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91659.154856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91658.690000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2615243                       # number of writebacks
system.l2.writebacks::total                   2615243                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214910993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214941344500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214910993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214941344500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.838780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.838780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78833.766234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81659.194036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81658.780771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78833.766234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81659.194036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81658.780771                       # average overall mshr miss latency
system.l2.replacements                        2615880                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          206                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              206                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          206                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 241209349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  241209349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91658.610369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91658.610369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214893299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214893299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81658.614169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81658.614169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.843137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.843137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88497.416021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88497.416021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30351000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30351000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.838780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.838780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78833.766234                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78833.766234                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.823293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98648.780488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98648.780488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17694500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17694500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.795181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89366.161616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89366.161616                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16215.260676                       # Cycle average of tags in use
system.l2.tags.total_refs                     5263829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999734                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.441954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.132454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16210.686268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44742976                       # Number of tag accesses
system.l2.tags.data_accesses                 44742976                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264103500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326889                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326889                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10260865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4920342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632188                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2615243                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264376                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230486                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264376                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230486                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 269245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       326889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.769461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326887    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326889                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.046566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326798     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326889                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334751104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    990.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    983.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  340288568000                       # Total gap between requests
system.mem_ctrls.avgGap                      64848.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336870784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334749504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 144818.243883811374                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 989956074.566614031792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 983722307.432160854340                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230486                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27076000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 201892147500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8276645077250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35163.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38356.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1582385.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336870784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334751104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2615243                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       144818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    989956075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        990100893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       144818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       144818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    983727009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       983727009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    983727009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       144818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    989956075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1973827902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264376                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230461                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328966                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103212173500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       201919223500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19605.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38355.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4859966                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4856059                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       778810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.429686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   772.316682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.522115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2026      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        49793      6.39%      6.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        37508      4.82%     11.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21594      2.77%     14.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        37322      4.79%     19.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        17806      2.29%     21.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        45321      5.82%     27.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        27512      3.53%     30.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       539928     69.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       778810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920064                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334749504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              990.100893                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              983.722307                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2780987160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1478122140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796621200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13653750420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26861611920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  81974877180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61639353600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  207185323620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.851760                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157449585250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11362780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 171476252250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2779730520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1477461810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791023440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26861611920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  81957711060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61653809280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  207170604030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.808504                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157483211500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11362780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 171442626000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2615243                       # Transaction distribution
system.membus.trans_dist::CleanEvict              309                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           583                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7879928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7879928                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671671168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671671168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632188                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26192018500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24388977500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5246381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          249                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7895087                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7896224                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673664512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673751296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2615880                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334751104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5248206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5247818     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    388      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5248206                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 340288617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7894663500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1148498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6579668493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
