$date
	Sun May  5 17:08:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ej3b_gtp2_tb $end
$var wire 1 ! r_test $end
$var reg 1 " a_test $end
$var reg 1 # b_test $end
$var reg 1 $ c_test $end
$var reg 1 % clk $end
$var reg 1 & d_test $end
$scope module UUT $end
$var wire 1 ! R $end
$var wire 1 " a $end
$var wire 1 ' aux1 $end
$var wire 1 ( aux2 $end
$var wire 1 ) aux3 $end
$var wire 1 * aux4 $end
$var wire 1 + aux5 $end
$var wire 1 , aux6 $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 & d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
1(
1'
1&
0%
1$
1#
0"
1!
$end
#50000
1%
#100000
0%
#150000
1%
#200000
0!
0,
1)
0%
0&
0$
1"
#250000
1%
#300000
0%
#350000
1%
#400000
1!
1)
1,
0%
1$
0#
0"
#450000
1%
#500000
0%
#550000
1%
#600000
0%
#650000
1%
#700000
0%
#750000
1%
#800000
0%
#850000
1%
#900000
0%
#950000
1%
#1000000
0%
#1050000
1%
#1100000
0%
#1150000
1%
#1200000
0%
#1250000
1%
#1300000
0%
#1350000
1%
#1400000
0%
#1450000
1%
#1500000
0%
#1550000
1%
#1600000
0%
