`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////
//Company        :    maccura    
//Engineer        :    FuXin     
//Creat Date      :    2023-01-01
//Design Name      :             
//Module Name      :             
//Project Name      :            
//Target Devices    :            
//Tool Version      :            
//Description      :             
//Revisoion      :               
//Additional Comments  :          
//
////////////////////////////////////////////////////////////////
module cmos_top(
  input   wire                   clk    , //system clock 50MHz
  input   wire                   rst_n  , //reset, low valid
  
  output  wire                   iic_scl,
  inout   wire                   iic_sda,
  output  wire                   config_done
);
//Parameter Declarations


//Internal wire/reg declarations
  wire          wr_done,write;
  wire  [23:0]  config_data;
//Module instantiations , self-build module
cmos_config  cmos_config(
  .clk             (clk), //system clock 50MHz
  .rst_n           (rst_n), //reset, low valid

  .wr_done         (wr_done),  
  .write           (write),
  .config_data     (config_data),

  .config_done     (config_done)
);

iic#(
  .IIC_PERIOD (250),
  //.IIC_PERIOD (1),
  .IIC_ADDR_BYTE  (2)//ï¼ˆå¯„å­˜å™¨åœ°å€æœ‰ä¸¤ä¸ªå­—èŠ‚ï¼‰
) iic(
  .clk              ( clk ), //system clock 50MHz
  .rst_n            ( rst_n ), //reset, low valid

  .iic_scl          ( iic_scl ),
  .iic_sda          ( iic_sda ),

  .iic_slave_addr   ( 7'h3c ),//ä»æœºåœ°å€
  .wr_address       ( config_data[23:8] ),//å¯„å­˜å™¨åœ°å?ï¼ˆåˆ†ä¸ºå¤šå­—èŠ‚åœ°å€å’Œå•å­—èŠ‚åœ°å€ï¼?
  
  .write            ( write ),
  .wr_data          ( config_data[7:0] ),
  .wr_done          ( wr_done ),

  .read             (  ),
  .rd_data          (  ),
  .rd_done          (  )

);
  
//Logic Description


endmodule 