RD4,FUNC_0
WR4,FUNC_1
ZSLCR_LOCK,FUNC_2
ZSLCR_UNLOCK,FUNC_3
ZY7_SLCR_FPGA_CLK_CTRL,FUNC_4
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_MASK,VAR_0
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR0_SHIFT,VAR_1
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_MASK,VAR_2
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR1_SHIFT,VAR_3
ZY7_SLCR_FPGA_CLK_CTRL_DIVISOR_MAX,VAR_4
arm_pll_frequency,VAR_5
ddr_pll_frequency,VAR_6
io_pll_frequency,VAR_7
zy7_pl_fclk_get_source,FUNC_5
zy7_slcr_lock,FUNC_6
zy7_slcr_softc_p,VAR_8
zy7_slcr_unlock,FUNC_7
zy7_pl_fclk_set_freq,FUNC_8
unit,VAR_9
frequency,VAR_10
sc,VAR_11
div0,VAR_12
div1,VAR_13
base_frequency,VAR_14
reg,VAR_15
source,VAR_16
