module up_counter(input clk,rst,
                  output reg [7:0]count);
    
    reg [7:0]temp;
    
    always@(posedge clk)begin
        if (rst) 
            temp <= 8'b0;
        else 
            temp <= temp + 1;
    end
    
    assign count = temp;
    
endmodule
