============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Mar 18 2025  08:34:15 pm
  Module:                 filter
  Operating conditions:   TT_1P00V_85C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1093 ps) Late External Delay Assertion at pin y_out1[28]
          Group: clk
     Startpoint: (R) even_samples_reg[11][10]/CLK
          Clock: (R) clk
       Endpoint: (F) y_out1[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       1            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       1            0     
                                              
      Output Delay:-     100                  
     Required Time:=     -99                  
      Launch Clock:-       0                  
         Data Path:-     994                  
             Slack:=   -1093                  

Exceptions/Constraints:
  output_delay             100             timing.sdc_line_5_157_1 

#----------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  even_samples_reg[11][10]/CLK           -       -      R     (arrival)               3328    -     0     0       0    (-,-) 
  even_samples_reg[11][10]/Q             -       CLK->Q R     DFFRPQ_X2_9T_SG40RVT       7  9.1    18    56      56    (-,-) 
  add_151_29_I12_g2948/Z                 -       CLK->Z R     CKOR2_X1_9T_SG40RVT        2  3.0    10    18      74    (-,-) 
  add_151_29_I12_g2670/Z                 -       A->Z   F     ND2_X1P5_9T_SG40RVT        2  3.0    10    12      86    (-,-) 
  add_151_29_I12_g2535/Z                 -       A->Z   R     NR2_X1P5_9T_SG40RVT        1  4.0    12    13     100    (-,-) 
  add_151_29_I12_g2510/Z                 -       B->Z   F     NR2_X4_9T_SG40RVT          6 10.9    16    12     111    (-,-) 
  add_151_29_I12_g2489/Z                 -       B->Z   R     NR2_X1P5_9T_SG40RVT        1  2.1    11    10     122    (-,-) 
  add_151_29_I12_g2482/Z                 -       B->Z   F     NR2_X2_9T_SG40RVT          1  6.0    13    11     133    (-,-) 
  add_151_29_I12_g2409/Z                 -       A->Z   R     ND2_X6_9T_SG40RVT          6 15.7    11    11     144    (-,-) 
  add_151_29_I12_g2403/Z                 -       A->Z   F     IN_X8_9T_SG40RVT          16 27.4    11    12     156    (-,-) 
  add_151_29_I12_g2390/Z                 -       B->Z   R     NR2_X1P5_9T_SG40RVT        1  2.1     9     9     166    (-,-) 
  add_151_29_I12_g2347/Z                 -       B->Z   F     NR2_X2_9T_SG40RVT          2  3.2     8     8     174    (-,-) 
  add_151_29_I12_g2336/Z                 -       A->Z   R     IN_X1_9T_SG40RVT           1  2.0     8     9     183    (-,-) 
  add_151_29_I12_g2324/Z                 -       B->Z   F     ND2_X2_9T_SG40RVT          1  3.9    12    12     195    (-,-) 
  add_151_29_I12_g2297/Z                 -       B->Z   R     ND2_X4_9T_SG40RVT         10 15.4    14    13     208    (-,-) 
  fopt944968/Z                           -       CLK->Z F     CKIN_X1_9T_SG40RVT         2  2.6     9     9     217    (-,-) 
  fopt944961/Z                           -       CLK->Z R     CKIN_X1_9T_SG40RVT         2  2.3     7     8     225    (-,-) 
  fopt944960/Z                           -       CLK->Z F     CKIN_X1_9T_SG40RVT         3  3.9     9     9     234    (-,-) 
  fopt944959/Z                           -       A->Z   R     IN_X1P5_9T_SG40RVT         3  4.6     9     9     244    (-,-) 
  fopt944958/Z                           -       CLK->Z F     CKIN_X1_9T_SG40RVT         2  2.4     7     8     251    (-,-) 
  fopt944957/Z                           -       CLK->Z R     CKIN_X1_9T_SG40RVT         2  3.2     8     8     260    (-,-) 
  fopt944956/Z                           -       CLK->Z F     CKIN_X2_9T_SG40RVT         3  3.3     6     7     267    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g910785/Z -       B->Z   R     NR2_X1_9T_SG40RVT          1  1.1    10     9     276    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g903294/Z -       A1->Z  F     OAI22_X1_9T_SG40RVT        1  3.5    24    19     295    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g885157/S -       B->S   F     FA_X0P5_9T_SG40RVT         3  3.3    18    55     350    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g772566/Z -       A1->Z  R     OAI21_X1_9T_SG40RVT        1  1.1    14    14     364    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g770831/Z -       A->Z   F     ND2_X1_9T_SG40RVT          1  2.8    15    16     380    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g758411/S -       CI->S  R     FAR_X1_9T_SG40RVT          1  3.5    17    51     431    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g752337/S -       A->S   R     FAR_X1_9T_SG40RVT          1  3.5    17    52     484    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g748973/S -       A->S   R     FAR_X1_9T_SG40RVT          1  3.5    17    52     536    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g746673/S -       B->S   F     FA_X0P5_9T_SG40RVT         1  2.8    16    51     587    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g745262/S -       CI->S  F     FA_X0P5_9T_SG40RVT         1  2.8    16    49     637    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g744311/S -       CI->S  F     FAR_X1_9T_SG40RVT          2  2.8    12    48     684    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g916653/Z -       A->Z   R     XNR2_X1_9T_SG40RVT         2  2.7    13    34     719    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g916649/Z -       A->Z   F     XNR2_X1_9T_SG40RVT         1  2.3    10    28     747    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g916646/Z -       S->Z   F     MX2I_X2_9T_SG40RVT         1  3.5    20    28     775    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g743632/S -       A->S   F     FA_X0P5_9T_SG40RVT         1  2.8    16    52     827    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g743527/S -       CI->S  F     FAR_X1_9T_SG40RVT          2  4.1    14    50     877    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g743484/Z -       B->Z   R     ND2_X2_9T_SG40RVT          3  3.0    11     9     885    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g743466/Z -       A1->Z  F     AOI21_X1_9T_SG40RVT        1  1.9    14    14     900    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g916520/Z -       B->Z   R     AOI21_X1P5_9T_SG40RVT      2  2.0    12    14     914    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g743383/Z -       A1->Z  F     OAI21_X0P7_9T_SG40RVT      2  2.8    18    17     931    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g422393/Z -       B->Z   R     ND2_X1P5_9T_SG40RVT        1  1.7     9     8     939    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g422300/Z -       CLK->Z F     CKND2_X2_9T_SG40RVT        1  1.0     7     7     946    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g918934/Z -       B->Z   R     AOI21_X0P7_9T_SG40RVT      1  1.0    12    13     960    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g918923/Z -       B->Z   F     OAI21_X0P7_9T_SG40RVT      2  1.9    16    17     976    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g918922/Z -       A->Z   R     IN_X0P7_9T_SG40RVT         1  0.7     8     8     985    (-,-) 
  WALLACE_CSA_DUMMY_OP2_groupi_g918898/Z -       D1->Z  F     MX2I_X1_9T_SG40RVT         1  0.0    11     9     994    (-,-) 
  y_out1[28]                             <<<     -      F     (port)                     -    -     -     0     994    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

