INFO-FLOW: Workspace C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 opened at Thu Jul 13 22:56:41 -0600 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: U:/VivadoSuite-10-19-2022/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.427 sec.
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.202 sec.
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.275 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.788 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -description=AutoEncoder 
INFO: [HLS 200-1464] Running solution command: config_export -description=AutoEncoder
Execute     config_export -description=AutoEncoder 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=CyberActive-AccelAutoEncoder 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=CyberActive-AccelAutoEncoder
Execute     config_export -display_name=CyberActive-AccelAutoEncoder 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc 
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc
Execute     config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc 
Execute     send_msg_by_id INFO @200-1464@%s config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc 
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc
Execute     config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1
Execute     config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=CyberActive 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=CyberActive
Execute     config_export -vendor=CyberActive 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.2 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.2
Execute     config_export -version=1.2 
Command   open_solution done; 3.936 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.182 sec.
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.263 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.422 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -description AutoEncoder -display_name CyberActive-AccelAutoEncoder -format ip_catalog -ip_xdc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc -ip_xdc_ooc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc -output C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 -rtl verilog -vendor CyberActive -version 1.2 
INFO: [HLS 200-1510] Running: config_export -description AutoEncoder -display_name CyberActive-AccelAutoEncoder -format ip_catalog -ip_xdc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc -ip_xdc_ooc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc -output C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 -rtl verilog -vendor CyberActive -version 1.2 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name Autoencoder Autoencoder 
INFO: [HLS 200-1510] Running: set_directive_top -name Autoencoder Autoencoder 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file FromChatGPT.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS/src/AutoEncoder.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS/src/AutoEncoder.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS/src/AutoEncoder.cpp -foptimization-record-file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot -I U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -hls-platform-db-name=U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.cpp.clang.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.cpp.clang.err.log 
Command       ap_eval done; 4.327 sec.
INFO-FLOW: Done: GCC PP 39 time: 4.3 seconds per iteration
Execute       set_directive_top Autoencoder -name=Autoencoder 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -hls-platform-db-name=U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 9.449 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 9.357 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 10.127 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 8.946 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 19.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 17.018 sec.
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 18.367 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 8.054 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot -I U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.bc -hls-platform-db-name=U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.pp.0.cpp.clang.err.log 
Command       ap_eval done; 9.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 79.079 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.g.bc"  
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/AutoEncoder.g.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.246 sec.
Execute       run_link_or_opt -opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.453 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.464 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 5.589 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 5.595 sec.
Execute       run_link_or_opt -opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Autoencoder -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Autoencoder -reflow-float-conversion -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 2.112 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.121 sec.
Execute       run_link_or_opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.293 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.298 sec.
Execute       run_link_or_opt -opt -out C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Autoencoder 
Execute         ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.223 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.231 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Autoencoder -mllvm -hls-db-dir -mllvm C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 126.342 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<2, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb1EEC2EDq2_i' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1453:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<2, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1455:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2ELb0EEC2EDq2_j' into 'ap_int_base<2, false>::ap_int_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<2, false>::countLeadingZeros() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1242:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::ap_int_base(int)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1088:31)
INFO: [HLS 214-131] Inlining function 'rawBitsToDouble(unsigned long long)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1125:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::countLeadingZeros() const' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1093:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double() const' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1225:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:352:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:355:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:352:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator double() const' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:355:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:355:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'sigmoid(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:352:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(float)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<2, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:360:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:365:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:365:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:361:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:360:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<2, 17, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::plus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:152:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:158:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:184:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:158:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:166:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(float)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:172:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:178:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:178:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 17, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<3, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 17, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 17, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:372:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:372:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:372:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<2, 17, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:372:11)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::minus ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:241:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:252:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:252:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:244:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:244:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:241:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<3, 48, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(int)' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:267:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:290:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:290:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:290:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:277:50)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:277:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<3, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb1EEC2EDq4_i' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb1EEC2EDq4_i' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<4, 34, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb1EEC2EDq1_i' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:312:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:314:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:312:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:312:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:312:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateEncoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:312:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator-() const' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:336:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator+=<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:338:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<4, 34, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:336:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<2, 32, true>::plus ap_fixed_base<3, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<2, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:336:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:336:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<1, 16, true>::mult ap_fixed_base<2, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'BackPropagateDecoderWeights(unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:336:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:32:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:33:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:37:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:60:21)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double) (.3.6)' into 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:359:0)
INFO: [HLS 214-178] Inlining function 'squareError(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' into 'FeedForward(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base(double) (.3.6)' into 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' (HLS/src/AutoEncoder.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' into 'BackPropagateDecoderWeightChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:234:0)
INFO: [HLS 214-178] Inlining function 'sigmoidDerivation(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>)' into 'BackPropagateEncoderWeightsChanges(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int, unsigned int, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:264:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'InputValues'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (HLS/src/AutoEncoder.cpp:98:4)
INFO: [HLS 214-248] Applying array_partition to 'EncoderWeights': Complete partitioning on dimension 1. (HLS/src/AutoEncoder.cpp:39:11)
INFO: [HLS 214-248] Applying array_partition to 'DecoderWeights': Complete partitioning on dimension 1. (HLS/src/AutoEncoder.cpp:40:11)
INFO: [HLS 214-248] Applying array_partition to 'InputValues': Complete partitioning on dimension 1. (HLS/src/AutoEncoder.cpp:42:11)
INFO: [HLS 214-248] Applying array_partition to 'OutputValues': Complete partitioning on dimension 1. (HLS/src/AutoEncoder.cpp:43:11)
INFO: [HLS 214-248] Applying array_partition to 'HiddenValues': Complete partitioning on dimension 1. (HLS/src/AutoEncoder.cpp:77:11)
INFO: [HLS 214-241] Aggregating maxi variable 'DataOut' with compact=none mode in 8-bits (HLS/src/AutoEncoder.cpp:14:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DecWeights' with compact=none mode in 8-bits (HLS/src/AutoEncoder.cpp:14:0)
INFO: [HLS 214-241] Aggregating maxi variable 'EncWeights' with compact=none mode in 8-bits (HLS/src/AutoEncoder.cpp:14:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DataIn' with compact=none mode in 8-bits (HLS/src/AutoEncoder.cpp:14:0)
INFO: [HLS 214-115] Multiple burst reads of length 600 and bit width 8 in loop 'VITIS_LOOP_52_1'(HLS/src/AutoEncoder.cpp:52:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS/src/AutoEncoder.cpp:52:19)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 8 in loop 'VITIS_LOOP_63_3'(HLS/src/AutoEncoder.cpp:63:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS/src/AutoEncoder.cpp:63:19)
INFO: [HLS 214-115] Multiple burst reads of length 40 and bit width 8 in loop 'VITIS_LOOP_69_4'(HLS/src/AutoEncoder.cpp:69:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS/src/AutoEncoder.cpp:69:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i1.i8' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:54:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i1.i8' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:65:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i1.i8' into 'Autoencoder(ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, unsigned int*, unsigned int*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*, ap_fixed<1, 16, (ap_q_mode)1, (ap_o_mode)3, 0>*)' (HLS/src/AutoEncoder.cpp:71:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30 seconds. CPU system time: 1 seconds. Elapsed time: 171.82 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.217 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Autoencoder -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.025 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.576 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1098: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.263 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop1' (HLS/src/AutoEncoder.cpp:152) in function 'FeedForward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (HLS/src/AutoEncoder.cpp:52) in function 'Autoencoder' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' in function 'Autoencoder' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_3' (HLS/src/AutoEncoder.cpp:63) in function 'Autoencoder' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_4' (HLS/src/AutoEncoder.cpp:69) in function 'Autoencoder' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'BackPropagate' (HLS/src/AutoEncoder.cpp:193:1), detected/extracted 4 process function(s): 
	 'BackPropagateDecoderWeightChanges'
	 'BackPropagateEncoderWeightsChanges'
	 'BackPropagateEncoderWeights'
	 'BackPropagateDecoderWeights'.
Command         transform done; 1.949 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS/src/AutoEncoder.cpp:356:1) in function 'sigmoid'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ap_fixed_base<1, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base'... converting 13 basic blocks.
Command         transform done; 0.821 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.782 seconds; current allocated memory: 1.217 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'Loop3' (HLS/src/AutoEncoder.cpp:236:20) in function 'BackPropagateDecoderWeightChanges' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'TotalErrorDeltas' (HLS/src/AutoEncoder.cpp:267:23)
INFO: [HLS 200-472] Inferring partial write operation for 'EncoderWeightChanges' (HLS/src/AutoEncoder.cpp:291:33)
INFO: [HLS 200-472] Inferring partial write operation for 'PrevEncoderWeightChanges' (HLS/src/AutoEncoder.cpp:313:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PrevDecoderWeightChanges' (HLS/src/AutoEncoder.cpp:337:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Deltas' (HLS/src/AutoEncoder.cpp:244:13)
INFO: [HLS 200-472] Inferring partial write operation for 'DecoderWeightChanges' (HLS/src/AutoEncoder.cpp:252:33)
Command         transform done; 2.246 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.254 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.056 sec.
Command     elaborate done; 259.082 sec.
Execute     ap_eval exec zip -j C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.298 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Autoencoder' ...
Execute       ap_set_top_model Autoencoder 
Execute       get_model_list Autoencoder -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Autoencoder 
Execute       preproc_iomode -model BackPropagate 
Execute       preproc_iomode -model BackPropagateDecoderWeights 
Execute       preproc_iomode -model BackPropagateEncoderWeights 
Execute       preproc_iomode -model BackPropagateEncoderWeightsChanges 
Execute       preproc_iomode -model BackPropagateDecoderWeightChanges 
Execute       preproc_iomode -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       preproc_iomode -model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       preproc_iomode -model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       preproc_iomode -model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       preproc_iomode -model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       get_model_list Autoencoder -filter all-wo-channel 
INFO-FLOW: Model list for configure: Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO-FLOW: Configuring Module : Autoencoder_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       apply_spec_resource_limit Autoencoder_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Configuring Module : Autoencoder_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       apply_spec_resource_limit Autoencoder_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Configuring Module : Autoencoder_Pipeline_VITIS_LOOP_63_3 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       apply_spec_resource_limit Autoencoder_Pipeline_VITIS_LOOP_63_3 
INFO-FLOW: Configuring Module : Autoencoder_Pipeline_VITIS_LOOP_69_4 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       apply_spec_resource_limit Autoencoder_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Configuring Module : BackPropagateDecoderWeightChanges_Pipeline_Loop31 ...
Execute       set_default_model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       apply_spec_resource_limit BackPropagateDecoderWeightChanges_Pipeline_Loop31 
INFO-FLOW: Configuring Module : BackPropagateDecoderWeightChanges ...
Execute       set_default_model BackPropagateDecoderWeightChanges 
Execute       apply_spec_resource_limit BackPropagateDecoderWeightChanges 
INFO-FLOW: Configuring Module : BackPropagateEncoderWeightsChanges ...
Execute       set_default_model BackPropagateEncoderWeightsChanges 
Execute       apply_spec_resource_limit BackPropagateEncoderWeightsChanges 
INFO-FLOW: Configuring Module : BackPropagateEncoderWeights ...
Execute       set_default_model BackPropagateEncoderWeights 
Execute       apply_spec_resource_limit BackPropagateEncoderWeights 
INFO-FLOW: Configuring Module : BackPropagateDecoderWeights ...
Execute       set_default_model BackPropagateDecoderWeights 
Execute       apply_spec_resource_limit BackPropagateDecoderWeights 
INFO-FLOW: Configuring Module : BackPropagate ...
Execute       set_default_model BackPropagate 
Execute       apply_spec_resource_limit BackPropagate 
INFO-FLOW: Configuring Module : Autoencoder ...
Execute       set_default_model Autoencoder 
Execute       apply_spec_resource_limit Autoencoder 
INFO-FLOW: Model list for preprocess: Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO-FLOW: Preprocessing Module: Autoencoder_Pipeline_VITIS_LOOP_52_1 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       cdfg_preprocess -model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_52_1 
INFO-FLOW: Preprocessing Module: Autoencoder_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       cdfg_preprocess -model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Preprocessing Module: Autoencoder_Pipeline_VITIS_LOOP_63_3 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       cdfg_preprocess -model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_63_3 
INFO-FLOW: Preprocessing Module: Autoencoder_Pipeline_VITIS_LOOP_69_4 ...
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       cdfg_preprocess -model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_69_4 
INFO-FLOW: Preprocessing Module: BackPropagateDecoderWeightChanges_Pipeline_Loop31 ...
Execute       set_default_model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       cdfg_preprocess -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       rtl_gen_preprocess BackPropagateDecoderWeightChanges_Pipeline_Loop31 
INFO-FLOW: Preprocessing Module: BackPropagateDecoderWeightChanges ...
Execute       set_default_model BackPropagateDecoderWeightChanges 
Execute       cdfg_preprocess -model BackPropagateDecoderWeightChanges 
Execute       rtl_gen_preprocess BackPropagateDecoderWeightChanges 
INFO-FLOW: Preprocessing Module: BackPropagateEncoderWeightsChanges ...
Execute       set_default_model BackPropagateEncoderWeightsChanges 
Execute       cdfg_preprocess -model BackPropagateEncoderWeightsChanges 
Execute       rtl_gen_preprocess BackPropagateEncoderWeightsChanges 
INFO-FLOW: Preprocessing Module: BackPropagateEncoderWeights ...
Execute       set_default_model BackPropagateEncoderWeights 
Execute       cdfg_preprocess -model BackPropagateEncoderWeights 
Execute       rtl_gen_preprocess BackPropagateEncoderWeights 
INFO-FLOW: Preprocessing Module: BackPropagateDecoderWeights ...
Execute       set_default_model BackPropagateDecoderWeights 
Execute       cdfg_preprocess -model BackPropagateDecoderWeights 
Execute       rtl_gen_preprocess BackPropagateDecoderWeights 
INFO-FLOW: Preprocessing Module: BackPropagate ...
Execute       set_default_model BackPropagate 
Execute       cdfg_preprocess -model BackPropagate 
Execute       rtl_gen_preprocess BackPropagate 
INFO-FLOW: Preprocessing Module: Autoencoder ...
Execute       set_default_model Autoencoder 
Execute       cdfg_preprocess -model Autoencoder 
Execute       rtl_gen_preprocess Autoencoder 
INFO-FLOW: Model list for synthesis: Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autoencoder_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       schedule -model Autoencoder_Pipeline_VITIS_LOOP_52_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.sched.adb -f 
INFO-FLOW: Finish scheduling Autoencoder_Pipeline_VITIS_LOOP_52_1.
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       bind -model Autoencoder_Pipeline_VITIS_LOOP_52_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.bind.adb -f 
INFO-FLOW: Finish binding Autoencoder_Pipeline_VITIS_LOOP_52_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autoencoder_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       schedule -model Autoencoder_Pipeline_VITIS_LOOP_58_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.sched.adb -f 
INFO-FLOW: Finish scheduling Autoencoder_Pipeline_VITIS_LOOP_58_2.
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       bind -model Autoencoder_Pipeline_VITIS_LOOP_58_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.bind.adb -f 
INFO-FLOW: Finish binding Autoencoder_Pipeline_VITIS_LOOP_58_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autoencoder_Pipeline_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       schedule -model Autoencoder_Pipeline_VITIS_LOOP_63_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.265 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.sched.adb -f 
INFO-FLOW: Finish scheduling Autoencoder_Pipeline_VITIS_LOOP_63_3.
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       bind -model Autoencoder_Pipeline_VITIS_LOOP_63_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.bind.adb -f 
INFO-FLOW: Finish binding Autoencoder_Pipeline_VITIS_LOOP_63_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autoencoder_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       schedule -model Autoencoder_Pipeline_VITIS_LOOP_69_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.281 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.sched.adb -f 
INFO-FLOW: Finish scheduling Autoencoder_Pipeline_VITIS_LOOP_69_4.
Execute       set_default_model Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       bind -model Autoencoder_Pipeline_VITIS_LOOP_69_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.173 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.bind.adb -f 
INFO-FLOW: Finish binding Autoencoder_Pipeline_VITIS_LOOP_69_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagateDecoderWeightChanges_Pipeline_Loop31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       schedule -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop31'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.sched.adb -f 
INFO-FLOW: Finish scheduling BackPropagateDecoderWeightChanges_Pipeline_Loop31.
Execute       set_default_model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       bind -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.bind.adb -f 
INFO-FLOW: Finish binding BackPropagateDecoderWeightChanges_Pipeline_Loop31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagateDecoderWeightChanges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagateDecoderWeightChanges 
Execute       schedule -model BackPropagateDecoderWeightChanges 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.sched.adb -f 
INFO-FLOW: Finish scheduling BackPropagateDecoderWeightChanges.
Execute       set_default_model BackPropagateDecoderWeightChanges 
Execute       bind -model BackPropagateDecoderWeightChanges 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.bind.adb -f 
INFO-FLOW: Finish binding BackPropagateDecoderWeightChanges.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagateEncoderWeightsChanges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagateEncoderWeightsChanges 
Execute       schedule -model BackPropagateEncoderWeightsChanges 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.sched.adb -f 
INFO-FLOW: Finish scheduling BackPropagateEncoderWeightsChanges.
Execute       set_default_model BackPropagateEncoderWeightsChanges 
Execute       bind -model BackPropagateEncoderWeightsChanges 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.184 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.bind.adb -f 
INFO-FLOW: Finish binding BackPropagateEncoderWeightsChanges.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagateEncoderWeights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagateEncoderWeights 
Execute       schedule -model BackPropagateEncoderWeights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.438 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.sched.adb -f 
Command       db_write done; 0.214 sec.
INFO-FLOW: Finish scheduling BackPropagateEncoderWeights.
Execute       set_default_model BackPropagateEncoderWeights 
Execute       bind -model BackPropagateEncoderWeights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.bind.adb -f 
Command       db_write done; 0.239 sec.
INFO-FLOW: Finish binding BackPropagateEncoderWeights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagateDecoderWeights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagateDecoderWeights 
Execute       schedule -model BackPropagateDecoderWeights 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.523 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.sched.adb -f 
Command       db_write done; 0.198 sec.
INFO-FLOW: Finish scheduling BackPropagateDecoderWeights.
Execute       set_default_model BackPropagateDecoderWeights 
Execute       bind -model BackPropagateDecoderWeights 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.209 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.bind.adb -f 
Command       db_write done; 0.208 sec.
INFO-FLOW: Finish binding BackPropagateDecoderWeights.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackPropagate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BackPropagate 
Execute       schedule -model BackPropagate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.sched.adb -f 
INFO-FLOW: Finish scheduling BackPropagate.
Execute       set_default_model BackPropagate 
Execute       bind -model BackPropagate 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.228 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.202 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.bind.adb -f 
INFO-FLOW: Finish binding BackPropagate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autoencoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autoencoder 
Execute       schedule -model Autoencoder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.235 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.sched.adb -f 
INFO-FLOW: Finish scheduling Autoencoder.
Execute       set_default_model Autoencoder 
Execute       bind -model Autoencoder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.543 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.319 sec.
Execute       db_write -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.bind.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish binding Autoencoder.
Execute       get_model_list Autoencoder -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       rtl_gen_preprocess Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       rtl_gen_preprocess BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       rtl_gen_preprocess BackPropagateDecoderWeightChanges 
Execute       rtl_gen_preprocess BackPropagateEncoderWeightsChanges 
Execute       rtl_gen_preprocess BackPropagateEncoderWeights 
Execute       rtl_gen_preprocess BackPropagateDecoderWeights 
Execute       rtl_gen_preprocess BackPropagate 
Execute       rtl_gen_preprocess Autoencoder 
INFO-FLOW: Model list for RTL generation: Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autoencoder_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autoencoder_Pipeline_VITIS_LOOP_52_1 -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autoencoder_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_52_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autoencoder_Pipeline_VITIS_LOOP_52_1'.
Command       create_rtl_model done; 1.526 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.146 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_52_1 -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_52_1 
Execute       syn_report -csynth -model Autoencoder_Pipeline_VITIS_LOOP_52_1 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_52_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Autoencoder_Pipeline_VITIS_LOOP_52_1 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_52_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Autoencoder_Pipeline_VITIS_LOOP_52_1 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_52_1 -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.adb 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_52_1 -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Autoencoder_Pipeline_VITIS_LOOP_52_1 -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autoencoder_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autoencoder_Pipeline_VITIS_LOOP_58_2 -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autoencoder_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_58_2 
Execute       syn_report -csynth -model Autoencoder_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_58_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Autoencoder_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_58_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Autoencoder_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_58_2 -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.adb 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_58_2 -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Autoencoder_Pipeline_VITIS_LOOP_58_2 -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autoencoder_Pipeline_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autoencoder_Pipeline_VITIS_LOOP_63_3 -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autoencoder_Pipeline_VITIS_LOOP_63_3' pipeline 'VITIS_LOOP_63_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_63_3/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autoencoder_Pipeline_VITIS_LOOP_63_3'.
Command       create_rtl_model done; 1.438 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.834 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_63_3 -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_63_3 -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_63_3 
Execute       syn_report -csynth -model Autoencoder_Pipeline_VITIS_LOOP_63_3 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_63_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Autoencoder_Pipeline_VITIS_LOOP_63_3 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_63_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Autoencoder_Pipeline_VITIS_LOOP_63_3 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_63_3 -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.adb 
Command       db_write done; 0.104 sec.
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_63_3 -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Autoencoder_Pipeline_VITIS_LOOP_63_3 -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autoencoder_Pipeline_VITIS_LOOP_69_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autoencoder_Pipeline_VITIS_LOOP_69_4 -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Autoencoder_Pipeline_VITIS_LOOP_69_4' pipeline 'VITIS_LOOP_69_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Autoencoder_Pipeline_VITIS_LOOP_69_4/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autoencoder_Pipeline_VITIS_LOOP_69_4'.
Command       create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.748 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       gen_rtl Autoencoder_Pipeline_VITIS_LOOP_69_4 -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_Autoencoder_Pipeline_VITIS_LOOP_69_4 
Execute       syn_report -csynth -model Autoencoder_Pipeline_VITIS_LOOP_69_4 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_69_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Autoencoder_Pipeline_VITIS_LOOP_69_4 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_Pipeline_VITIS_LOOP_69_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Autoencoder_Pipeline_VITIS_LOOP_69_4 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_69_4 -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.adb 
Command       db_write done; 0.106 sec.
Execute       db_write -model Autoencoder_Pipeline_VITIS_LOOP_69_4 -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Autoencoder_Pipeline_VITIS_LOOP_69_4 -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagateDecoderWeightChanges_Pipeline_Loop31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagateDecoderWeightChanges_Pipeline_Loop31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagateDecoderWeightChanges_Pipeline_Loop31 -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       gen_rtl BackPropagateDecoderWeightChanges_Pipeline_Loop31 -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagateDecoderWeightChanges_Pipeline_Loop31 
Execute       syn_report -csynth -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeightChanges_Pipeline_Loop31_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeightChanges_Pipeline_Loop31_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.adb 
Execute       db_write -model BackPropagateDecoderWeightChanges_Pipeline_Loop31 -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagateDecoderWeightChanges_Pipeline_Loop31 -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagateDecoderWeightChanges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagateDecoderWeightChanges -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagateDecoderWeightChanges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagateDecoderWeightChanges -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagateDecoderWeightChanges 
Execute       gen_rtl BackPropagateDecoderWeightChanges -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagateDecoderWeightChanges 
Execute       syn_report -csynth -model BackPropagateDecoderWeightChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeightChanges_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BackPropagateDecoderWeightChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeightChanges_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagateDecoderWeightChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BackPropagateDecoderWeightChanges -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.adb 
Execute       db_write -model BackPropagateDecoderWeightChanges -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagateDecoderWeightChanges -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagateEncoderWeightsChanges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagateEncoderWeightsChanges -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagateEncoderWeightsChanges'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagateEncoderWeightsChanges -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagateEncoderWeightsChanges 
Execute       gen_rtl BackPropagateEncoderWeightsChanges -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagateEncoderWeightsChanges 
Execute       syn_report -csynth -model BackPropagateEncoderWeightsChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateEncoderWeightsChanges_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BackPropagateEncoderWeightsChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateEncoderWeightsChanges_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagateEncoderWeightsChanges -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model BackPropagateEncoderWeightsChanges -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.adb 
Execute       db_write -model BackPropagateEncoderWeightsChanges -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagateEncoderWeightsChanges -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagateEncoderWeights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagateEncoderWeights -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_406_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagateEncoderWeights'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagateEncoderWeights -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagateEncoderWeights 
Execute       gen_rtl BackPropagateEncoderWeights -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagateEncoderWeights 
Execute       syn_report -csynth -model BackPropagateEncoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateEncoderWeights_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model BackPropagateEncoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateEncoderWeights_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagateEncoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.137 sec.
Execute       db_write -model BackPropagateEncoderWeights -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.adb 
Command       db_write done; 0.247 sec.
Execute       db_write -model BackPropagateEncoderWeights -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagateEncoderWeights -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagateDecoderWeights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagateDecoderWeights -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_406_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagateDecoderWeights'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.264 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagateDecoderWeights -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagateDecoderWeights 
Execute       gen_rtl BackPropagateDecoderWeights -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagateDecoderWeights 
Execute       syn_report -csynth -model BackPropagateDecoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeights_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BackPropagateDecoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagateDecoderWeights_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagateDecoderWeights -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.137 sec.
Execute       db_write -model BackPropagateDecoderWeights -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.adb 
Command       db_write done; 0.284 sec.
Execute       db_write -model BackPropagateDecoderWeights -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagateDecoderWeights -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BackPropagate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BackPropagate -top_prefix Autoencoder_ -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BackPropagate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.359 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl BackPropagate -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder_BackPropagate 
Execute       gen_rtl BackPropagate -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder_BackPropagate 
Execute       syn_report -csynth -model BackPropagate -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagate_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model BackPropagate -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/BackPropagate_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model BackPropagate -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.233 sec.
Execute       db_write -model BackPropagate -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.adb 
Command       db_write done; 0.104 sec.
Execute       db_write -model BackPropagate -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info BackPropagate -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autoencoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Autoencoder -top_prefix  -sub_prefix Autoencoder_ -mg_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/DataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/DataDimensionP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/HiddenDimensionP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/EncWeights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/DecWeights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/LearningRateP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/MomentumP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/DataOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Autoencoder/ErrorP' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Autoencoder' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'EncWeights', 'DecWeights' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Bundling port 'DataIn', 'DataDimensionP', 'HiddenDimensionP', 'LearningRateP', 'MomentumP', 'DataOut' and 'ErrorP' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autoencoder'.
Command       create_rtl_model done; 1.382 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autoencoder -istop -style xilinx -f -lang vhdl -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/vhdl/Autoencoder 
Command       gen_rtl done; 0.132 sec.
Execute       gen_rtl Autoencoder -istop -style xilinx -f -lang vlog -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/verilog/Autoencoder 
Execute       syn_report -csynth -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/Autoencoder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -model Autoencoder -f -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.adb 
Command       db_write done; 0.26 sec.
Execute       db_write -model Autoencoder -bindview -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Autoencoder -p C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder 
Execute       export_constraint_db -f -tool general -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.constraint.tcl 
Execute       syn_report -designview -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.design.xml 
Command       syn_report done; 0.544 sec.
Execute       syn_report -csynthDesign -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Autoencoder -o C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Autoencoder 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Autoencoder 
INFO-FLOW: Model list for RTL component generation: Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO-FLOW: Handling components in module [Autoencoder_Pipeline_VITIS_LOOP_52_1] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
INFO-FLOW: Found component Autoencoder_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autoencoder_Pipeline_VITIS_LOOP_58_2] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO-FLOW: Found component Autoencoder_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autoencoder_Pipeline_VITIS_LOOP_63_3] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.compgen.tcl 
INFO-FLOW: Found component Autoencoder_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Autoencoder_Pipeline_VITIS_LOOP_69_4] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
INFO-FLOW: Found component Autoencoder_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [BackPropagateDecoderWeightChanges_Pipeline_Loop31] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.compgen.tcl 
INFO-FLOW: Found component Autoencoder_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [BackPropagateDecoderWeightChanges] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.compgen.tcl 
INFO-FLOW: Handling components in module [BackPropagateEncoderWeightsChanges] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.compgen.tcl 
INFO-FLOW: Handling components in module [BackPropagateEncoderWeights] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.compgen.tcl 
INFO-FLOW: Found component Autoencoder_mux_406_1_1_1.
INFO-FLOW: Append model Autoencoder_mux_406_1_1_1
INFO-FLOW: Handling components in module [BackPropagateDecoderWeights] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.compgen.tcl 
INFO-FLOW: Handling components in module [BackPropagate] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.compgen.tcl 
INFO-FLOW: Handling components in module [Autoencoder] ... 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.tcl 
INFO-FLOW: Found component Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W.
INFO-FLOW: Append model Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W
INFO-FLOW: Found component Autoencoder_Deltas_V_RAM_AUTO_0R0W.
INFO-FLOW: Append model Autoencoder_Deltas_V_RAM_AUTO_0R0W
INFO-FLOW: Found component Autoencoder_gmem_m_axi.
INFO-FLOW: Append model Autoencoder_gmem_m_axi
INFO-FLOW: Found component Autoencoder_gmem0_m_axi.
INFO-FLOW: Append model Autoencoder_gmem0_m_axi
INFO-FLOW: Found component Autoencoder_CONTROL_BUS_s_axi.
INFO-FLOW: Append model Autoencoder_CONTROL_BUS_s_axi
INFO-FLOW: Found component Autoencoder_control_s_axi.
INFO-FLOW: Append model Autoencoder_control_s_axi
INFO-FLOW: Append model Autoencoder_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: Append model Autoencoder_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: Append model Autoencoder_Pipeline_VITIS_LOOP_63_3
INFO-FLOW: Append model Autoencoder_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: Append model BackPropagateDecoderWeightChanges_Pipeline_Loop31
INFO-FLOW: Append model BackPropagateDecoderWeightChanges
INFO-FLOW: Append model BackPropagateEncoderWeightsChanges
INFO-FLOW: Append model BackPropagateEncoderWeights
INFO-FLOW: Append model BackPropagateDecoderWeights
INFO-FLOW: Append model BackPropagate
INFO-FLOW: Append model Autoencoder
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Autoencoder_flow_control_loop_pipe_sequential_init Autoencoder_flow_control_loop_pipe_sequential_init Autoencoder_flow_control_loop_pipe_sequential_init Autoencoder_flow_control_loop_pipe_sequential_init Autoencoder_flow_control_loop_pipe_sequential_init Autoencoder_mux_406_1_1_1 Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W Autoencoder_Deltas_V_RAM_AUTO_0R0W Autoencoder_gmem_m_axi Autoencoder_gmem0_m_axi Autoencoder_CONTROL_BUS_s_axi Autoencoder_control_s_axi Autoencoder_Pipeline_VITIS_LOOP_52_1 Autoencoder_Pipeline_VITIS_LOOP_58_2 Autoencoder_Pipeline_VITIS_LOOP_63_3 Autoencoder_Pipeline_VITIS_LOOP_69_4 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateDecoderWeightChanges BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights BackPropagateDecoderWeights BackPropagate Autoencoder
INFO-FLOW: Generating C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Autoencoder_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Autoencoder_mux_406_1_1_1
INFO-FLOW: To file: write model Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W
INFO-FLOW: To file: write model Autoencoder_Deltas_V_RAM_AUTO_0R0W
INFO-FLOW: To file: write model Autoencoder_gmem_m_axi
INFO-FLOW: To file: write model Autoencoder_gmem0_m_axi
INFO-FLOW: To file: write model Autoencoder_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model Autoencoder_control_s_axi
INFO-FLOW: To file: write model Autoencoder_Pipeline_VITIS_LOOP_52_1
INFO-FLOW: To file: write model Autoencoder_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: To file: write model Autoencoder_Pipeline_VITIS_LOOP_63_3
INFO-FLOW: To file: write model Autoencoder_Pipeline_VITIS_LOOP_69_4
INFO-FLOW: To file: write model BackPropagateDecoderWeightChanges_Pipeline_Loop31
INFO-FLOW: To file: write model BackPropagateDecoderWeightChanges
INFO-FLOW: To file: write model BackPropagateEncoderWeightsChanges
INFO-FLOW: To file: write model BackPropagateEncoderWeights
INFO-FLOW: To file: write model BackPropagateDecoderWeights
INFO-FLOW: To file: write model BackPropagate
INFO-FLOW: To file: write model Autoencoder
INFO-FLOW: Generating C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.189 sec.
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.261 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db' modelList='Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_mux_406_1_1_1
Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W
Autoencoder_Deltas_V_RAM_AUTO_0R0W
Autoencoder_gmem_m_axi
Autoencoder_gmem0_m_axi
Autoencoder_CONTROL_BUS_s_axi
Autoencoder_control_s_axi
Autoencoder_Pipeline_VITIS_LOOP_52_1
Autoencoder_Pipeline_VITIS_LOOP_58_2
Autoencoder_Pipeline_VITIS_LOOP_63_3
Autoencoder_Pipeline_VITIS_LOOP_69_4
BackPropagateDecoderWeightChanges_Pipeline_Loop31
BackPropagateDecoderWeightChanges
BackPropagateEncoderWeightsChanges
BackPropagateEncoderWeights
BackPropagateDecoderWeights
BackPropagate
Autoencoder
' expOnly='0'
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.compgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Autoencoder_Deltas_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./CONTROL_BUS.slave.tcl 
Command       ap_source done; 0.566 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.026 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Autoencoder_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name BackPropagate
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_flow_control_loop_pipe_sequential_init
Autoencoder_mux_406_1_1_1
Autoencoder_PrevEncoderWeightChanges_RAM_AUTO_0R0W
Autoencoder_Deltas_V_RAM_AUTO_0R0W
Autoencoder_gmem_m_axi
Autoencoder_gmem0_m_axi
Autoencoder_CONTROL_BUS_s_axi
Autoencoder_control_s_axi
Autoencoder_Pipeline_VITIS_LOOP_52_1
Autoencoder_Pipeline_VITIS_LOOP_58_2
Autoencoder_Pipeline_VITIS_LOOP_63_3
Autoencoder_Pipeline_VITIS_LOOP_69_4
BackPropagateDecoderWeightChanges_Pipeline_Loop31
BackPropagateDecoderWeightChanges
BackPropagateEncoderWeightsChanges
BackPropagateEncoderWeights
BackPropagateDecoderWeights
BackPropagate
Autoencoder
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.dataonly.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.dataonly.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.dataonly.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_52_1.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_58_2.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_63_3.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder_Pipeline_VITIS_LOOP_69_4.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges_Pipeline_Loop31.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeightChanges.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeightsChanges.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateEncoderWeights.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagateDecoderWeights.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/BackPropagate.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.constraint.tcl 
Execute       sc_get_clocks Autoencoder 
Execute       source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE Autoencoder LOOP {} BUNDLEDNAME CONTROL_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Autoencoder LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE Autoencoder LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE Autoencoder LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Autoencoder MODULE2INSTS {Autoencoder Autoencoder Autoencoder_Pipeline_VITIS_LOOP_52_1 grp_Autoencoder_Pipeline_VITIS_LOOP_52_1_fu_542 Autoencoder_Pipeline_VITIS_LOOP_58_2 grp_Autoencoder_Pipeline_VITIS_LOOP_58_2_fu_549 Autoencoder_Pipeline_VITIS_LOOP_63_3 grp_Autoencoder_Pipeline_VITIS_LOOP_63_3_fu_557 Autoencoder_Pipeline_VITIS_LOOP_69_4 grp_Autoencoder_Pipeline_VITIS_LOOP_69_4_fu_604 BackPropagate grp_BackPropagate_fu_651 BackPropagateDecoderWeightChanges BackPropagateDecoderWeightChanges_U0 BackPropagateDecoderWeightChanges_Pipeline_Loop31 grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46 BackPropagateEncoderWeightsChanges BackPropagateEncoderWeightsChanges_U0 BackPropagateEncoderWeights BackPropagateEncoderWeights_U0 BackPropagateDecoderWeights BackPropagateDecoderWeights_U0} INST2MODULE {Autoencoder Autoencoder grp_Autoencoder_Pipeline_VITIS_LOOP_52_1_fu_542 Autoencoder_Pipeline_VITIS_LOOP_52_1 grp_Autoencoder_Pipeline_VITIS_LOOP_58_2_fu_549 Autoencoder_Pipeline_VITIS_LOOP_58_2 grp_Autoencoder_Pipeline_VITIS_LOOP_63_3_fu_557 Autoencoder_Pipeline_VITIS_LOOP_63_3 grp_Autoencoder_Pipeline_VITIS_LOOP_69_4_fu_604 Autoencoder_Pipeline_VITIS_LOOP_69_4 grp_BackPropagate_fu_651 BackPropagate BackPropagateDecoderWeightChanges_U0 BackPropagateDecoderWeightChanges grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46 BackPropagateDecoderWeightChanges_Pipeline_Loop31 BackPropagateEncoderWeightsChanges_U0 BackPropagateEncoderWeightsChanges BackPropagateEncoderWeights_U0 BackPropagateEncoderWeights BackPropagateDecoderWeights_U0 BackPropagateDecoderWeights} INSTDATA {Autoencoder {DEPTH 1 CHILDREN {grp_Autoencoder_Pipeline_VITIS_LOOP_52_1_fu_542 grp_Autoencoder_Pipeline_VITIS_LOOP_58_2_fu_549 grp_Autoencoder_Pipeline_VITIS_LOOP_63_3_fu_557 grp_Autoencoder_Pipeline_VITIS_LOOP_69_4_fu_604 grp_BackPropagate_fu_651}} grp_Autoencoder_Pipeline_VITIS_LOOP_52_1_fu_542 {DEPTH 2 CHILDREN {}} grp_Autoencoder_Pipeline_VITIS_LOOP_58_2_fu_549 {DEPTH 2 CHILDREN {}} grp_Autoencoder_Pipeline_VITIS_LOOP_63_3_fu_557 {DEPTH 2 CHILDREN {}} grp_Autoencoder_Pipeline_VITIS_LOOP_69_4_fu_604 {DEPTH 2 CHILDREN {}} grp_BackPropagate_fu_651 {DEPTH 2 CHILDREN {BackPropagateDecoderWeightChanges_U0 BackPropagateEncoderWeightsChanges_U0 BackPropagateEncoderWeights_U0 BackPropagateDecoderWeights_U0}} BackPropagateDecoderWeightChanges_U0 {DEPTH 3 CHILDREN grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46} grp_BackPropagateDecoderWeightChanges_Pipeline_Loop31_fu_46 {DEPTH 4 CHILDREN {}} BackPropagateEncoderWeightsChanges_U0 {DEPTH 3 CHILDREN {}} BackPropagateEncoderWeights_U0 {DEPTH 3 CHILDREN {}} BackPropagateDecoderWeights_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {Autoencoder_Pipeline_VITIS_LOOP_52_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_81_p2 SOURCE HLS/src/AutoEncoder.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autoencoder_Pipeline_VITIS_LOOP_58_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_104_p2 SOURCE HLS/src/AutoEncoder.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autoencoder_Pipeline_VITIS_LOOP_63_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_477_p2 SOURCE HLS/src/AutoEncoder.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autoencoder_Pipeline_VITIS_LOOP_69_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_477_p2 SOURCE HLS/src/AutoEncoder.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagateDecoderWeightChanges_Pipeline_Loop31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_76_p2 SOURCE HLS/src/AutoEncoder.cpp:247 VARIABLE add_ln247 LOOP Loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_86_p2 SOURCE HLS/src/AutoEncoder.cpp:252 VARIABLE add_ln252 LOOP Loop31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagateDecoderWeightChanges {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_67_p2 SOURCE HLS/src/AutoEncoder.cpp:236 VARIABLE add_ln236 LOOP Loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagateEncoderWeightsChanges {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_104_p2 SOURCE HLS/src/AutoEncoder.cpp:265 VARIABLE add_ln265 LOOP VITIS_LOOP_265_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_fu_129_p2 SOURCE HLS/src/AutoEncoder.cpp:282 VARIABLE add_ln282 LOOP Loop5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_163_p2 SOURCE HLS/src/AutoEncoder.cpp:285 VARIABLE add_ln285 LOOP Loop51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_169_p2 SOURCE HLS/src/AutoEncoder.cpp:291 VARIABLE add_ln291 LOOP Loop51 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagateEncoderWeights {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_1361_p2 SOURCE HLS/src/AutoEncoder.cpp:304 VARIABLE add_ln304 LOOP Loop6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_1395_p2 SOURCE HLS/src/AutoEncoder.cpp:307 VARIABLE add_ln307 LOOP Loop61 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_1401_p2 SOURCE HLS/src/AutoEncoder.cpp:310 VARIABLE add_ln310 LOOP Loop61 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagateDecoderWeights {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_1361_p2 SOURCE HLS/src/AutoEncoder.cpp:328 VARIABLE add_ln328 LOOP Loop7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_1395_p2 SOURCE HLS/src/AutoEncoder.cpp:331 VARIABLE add_ln331 LOOP Loop71 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_1401_p2 SOURCE HLS/src/AutoEncoder.cpp:334 VARIABLE add_ln334 LOOP Loop71 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Autoencoder {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PrevEncoderWeightChanges_U SOURCE {} VARIABLE PrevEncoderWeightChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME EncoderWeightChanges_U SOURCE {} VARIABLE EncoderWeightChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PrevDecoderWeightChanges_U SOURCE {} VARIABLE PrevDecoderWeightChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME DecoderWeightChanges_U SOURCE {} VARIABLE DecoderWeightChanges LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME TotalErrorDeltas_U SOURCE {} VARIABLE TotalErrorDeltas LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Deltas_V_U SOURCE {} VARIABLE Deltas_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME epochs_2_fu_853_p2 SOURCE HLS/src/AutoEncoder.cpp:88 VARIABLE epochs_2 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_865_p2 SOURCE HLS/src/AutoEncoder.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} BackPropagate {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.479 seconds; current allocated memory: 1.217 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Autoencoder.
INFO: [VLOG 209-307] Generating Verilog RTL for Autoencoder.
Execute       syn_report -model Autoencoder -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 38.869 sec.
Command   csynth_design done; 298.284 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60 seconds. CPU system time: 8 seconds. Elapsed time: 298.284 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 303.031 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 opened at Thu Jul 13 23:02:07 -0600 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: U:/VivadoSuite-10-19-2022/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.436 sec.
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.189 sec.
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.272 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.777 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -description=AutoEncoder 
INFO: [HLS 200-1464] Running solution command: config_export -description=AutoEncoder
Execute     config_export -description=AutoEncoder 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=CyberActive-AccelAutoEncoder 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=CyberActive-AccelAutoEncoder
Execute     config_export -display_name=CyberActive-AccelAutoEncoder 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc 
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc
Execute     config_export -ip_xdc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc 
Execute     send_msg_by_id INFO @200-1464@%s config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc 
INFO: [HLS 200-1464] Running solution command: config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc
Execute     config_export -ip_xdc_ooc_file=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1
Execute     config_export -output=C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=CyberActive 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=CyberActive
Execute     config_export -vendor=CyberActive 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.2 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.2
Execute     config_export -version=1.2 
Command   open_solution done; 3.892 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.223 sec.
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.319 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.443 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -description AutoEncoder -display_name CyberActive-AccelAutoEncoder -format ip_catalog -ip_xdc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc -ip_xdc_ooc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc -output C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 -rtl verilog -vendor CyberActive -version 1.2 
INFO: [HLS 200-1510] Running: config_export -description AutoEncoder -display_name CyberActive-AccelAutoEncoder -format ip_catalog -ip_xdc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder.xdc -ip_xdc_ooc_file C:/Users/Terence/Desktop/AccelAutoencoder/HLS/AccelerateAutoencoder_ooc.xdc -output C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1 -rtl verilog -vendor CyberActive -version 1.2 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name Autoencoder Autoencoder 
INFO: [HLS 200-1510] Running: set_directive_top -name Autoencoder Autoencoder 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.186 sec.
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.273 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/test/TestAccelAutoencoder.cpp C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/TestAccelAutoencoder.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/TestAccelAutoencoder.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/TestAccelAutoencoder.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.721 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/src/AutoEncoder.cpp C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/AutoEncoder.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/AutoEncoder.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec U:/VivadoSuite-10-19-2022/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/./sim/autowrap/testbench/AutoEncoder.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.007 sec.
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 167.367 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
Execute     source C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/.autopilot/db/Autoencoder.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 82.552 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 281.402 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 281.402 seconds; current allocated memory: 2.012 MB.
Command ap_source done; error code: 1; 285.928 sec.
Execute cleanup_all 
