Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 15 13:55:44 2019
| Host         : JUSAexcalibur running 64-bit major release  (build 9200)
| Command      : report_drc -file MOD_HW_drc_opted.rpt -pb MOD_HW_drc_opted.pb -rpx MOD_HW_drc_opted.rpx
| Design       : MOD_HW
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| RTSTAT-13   | Critical Warning | Insufficient Routing                                        | 1          |
| PDRC-153    | Warning          | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 2          |
| ZPS7-1      | Warning          | PS7 block required                                          | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-13#1 Critical Warning
Insufficient Routing  
A signficant portion of the design is not routed. Routed nets status (RTSTAT-*) DRC checks will not be run.  For routing information, run report_route_status.  Please run implementation on your design.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net apuf/path1/genblk2[31].adjblock/OUT is a gated clock net sourced by a combinational pin apuf/path1/genblk2[31].adjblock/mux/O, cell apuf/path1/genblk2[31].adjblock/mux. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT apuf/path1/genblk2[31].adjblock/mux is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
apuf/arbiter/inst_RSP
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT chcontrol/control[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
chcontrol/control_reg[0], chcontrol/control_reg[1], chcontrol/control_reg[2], chcontrol/control_reg[3], chcontrol/control_reg[4]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


