
*** Running vivado
    with args -log au_plus_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_plus_top_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: synth_design -top au_plus_top_0 -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25395
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_plus_top_0' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ind_sta_vga_timer_2' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (2#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (3#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ind_sta_vga_timer_2' (4#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'cpu_3' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'instRom_9' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/instRom_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/instRom_9.v:17]
INFO: [Synth 8-6155] done synthesizing module 'instRom_9' (5#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/instRom_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/cpu_3.v:80]
INFO: [Synth 8-6155] done synthesizing module 'cpu_3' (6#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/cpu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'arbiter_4' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/arbiter_4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_4' (7#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/arbiter_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'vga_screen_counter_5' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/vga_screen_counter_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (8#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (9#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_screen_counter_5' (10#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/vga_screen_counter_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_6' [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/simple_dual_ram_6.v:48]
	Parameter SIZE bound to: 4'b1100 
	Parameter DEPTH bound to: 21'b100000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_6' (11#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/simple_dual_ram_6.v:48]
INFO: [Synth 8-6155] done synthesizing module 'au_plus_top_0' (12#1) [/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4908 ; free virtual = 11785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4905 ; free virtual = 11782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4905 ; free virtual = 11782
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4898 ; free virtual = 11775
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spencer/processor-design/spencer-final/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/spencer-final/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/spencer-final/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Parsing XDC File [/home/spencer/processor-design/spencer-final/work/constraint/vga.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/spencer-final/work/constraint/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/spencer-final/work/constraint/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4797 ; free virtual = 11674
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4797 ; free virtual = 11674
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4879 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4879 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4879 ; free virtual = 11756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4870 ; free virtual = 11748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 6     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	           12288K Bit	(1048576 X 12 bit)          RAMs := 1     
+---Muxes : 
	  16 Input  128 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	  16 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4848 ; free virtual = 11736
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 384, Available = 270. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object           | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)   | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+
|au_plus_top_0 | frame_buffer/mem_reg | 1024 K x 12(READ_FIRST) | W |   | 1024 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 384    | 
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4721 ; free virtual = 11610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4711 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object           | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)   | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+
|au_plus_top_0 | frame_buffer/mem_reg | 1024 K x 12(READ_FIRST) | W |   | 1024 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 384    | 
+--------------+----------------------+-------------------------+---+---+--------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_1' (RAMB36E1) to 'frame_buffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_2' (RAMB36E1) to 'frame_buffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_3' (RAMB36E1) to 'frame_buffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_5' (RAMB36E1) to 'frame_buffer/mem_reg_0_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_6' (RAMB36E1) to 'frame_buffer/mem_reg_0_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_7' (RAMB36E1) to 'frame_buffer/mem_reg_0_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_6' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_7' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_9' (RAMB36E1) to 'frame_buffer/mem_reg_0_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_10' (RAMB36E1) to 'frame_buffer/mem_reg_0_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_0_11' (RAMB36E1) to 'frame_buffer/mem_reg_0_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_9' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_10' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_1_11' (RAMB36E1_1) to 'frame_buffer/mem_reg_1_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_1' (RAMB36E1) to 'frame_buffer/mem_reg_2_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_2' (RAMB36E1) to 'frame_buffer/mem_reg_2_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_3' (RAMB36E1) to 'frame_buffer/mem_reg_2_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_5' (RAMB36E1) to 'frame_buffer/mem_reg_2_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_6' (RAMB36E1) to 'frame_buffer/mem_reg_2_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_7' (RAMB36E1) to 'frame_buffer/mem_reg_2_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_6' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_7' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_9' (RAMB36E1) to 'frame_buffer/mem_reg_2_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_10' (RAMB36E1) to 'frame_buffer/mem_reg_2_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_2_11' (RAMB36E1) to 'frame_buffer/mem_reg_2_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_9' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_10' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_3_11' (RAMB36E1_1) to 'frame_buffer/mem_reg_3_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_1' (RAMB36E1) to 'frame_buffer/mem_reg_4_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_2' (RAMB36E1) to 'frame_buffer/mem_reg_4_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_3' (RAMB36E1) to 'frame_buffer/mem_reg_4_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_5' (RAMB36E1) to 'frame_buffer/mem_reg_4_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_6' (RAMB36E1) to 'frame_buffer/mem_reg_4_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_7' (RAMB36E1) to 'frame_buffer/mem_reg_4_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_6' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_7' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_9' (RAMB36E1) to 'frame_buffer/mem_reg_4_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_10' (RAMB36E1) to 'frame_buffer/mem_reg_4_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_4_11' (RAMB36E1) to 'frame_buffer/mem_reg_4_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_9' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_10' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_5_11' (RAMB36E1_1) to 'frame_buffer/mem_reg_5_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_1' (RAMB36E1) to 'frame_buffer/mem_reg_6_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_2' (RAMB36E1) to 'frame_buffer/mem_reg_6_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_3' (RAMB36E1) to 'frame_buffer/mem_reg_6_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_5' (RAMB36E1) to 'frame_buffer/mem_reg_6_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_6' (RAMB36E1) to 'frame_buffer/mem_reg_6_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_7' (RAMB36E1) to 'frame_buffer/mem_reg_6_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_6' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_7' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_9' (RAMB36E1) to 'frame_buffer/mem_reg_6_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_10' (RAMB36E1) to 'frame_buffer/mem_reg_6_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_6_11' (RAMB36E1) to 'frame_buffer/mem_reg_6_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_9' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_10' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_7_11' (RAMB36E1_1) to 'frame_buffer/mem_reg_7_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_1' (RAMB36E1) to 'frame_buffer/mem_reg_8_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_2' (RAMB36E1) to 'frame_buffer/mem_reg_8_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_3' (RAMB36E1) to 'frame_buffer/mem_reg_8_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_5' (RAMB36E1) to 'frame_buffer/mem_reg_8_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_6' (RAMB36E1) to 'frame_buffer/mem_reg_8_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_7' (RAMB36E1) to 'frame_buffer/mem_reg_8_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_6' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_7' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_9' (RAMB36E1) to 'frame_buffer/mem_reg_8_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_10' (RAMB36E1) to 'frame_buffer/mem_reg_8_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_8_11' (RAMB36E1) to 'frame_buffer/mem_reg_8_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_9' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_10' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_9_11' (RAMB36E1_1) to 'frame_buffer/mem_reg_9_8'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_1' (RAMB36E1) to 'frame_buffer/mem_reg_10_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_2' (RAMB36E1) to 'frame_buffer/mem_reg_10_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_3' (RAMB36E1) to 'frame_buffer/mem_reg_10_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_11_1' (RAMB36E1_1) to 'frame_buffer/mem_reg_11_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_11_2' (RAMB36E1_1) to 'frame_buffer/mem_reg_11_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_11_3' (RAMB36E1_1) to 'frame_buffer/mem_reg_11_0'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_5' (RAMB36E1) to 'frame_buffer/mem_reg_10_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_6' (RAMB36E1) to 'frame_buffer/mem_reg_10_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_10_7' (RAMB36E1) to 'frame_buffer/mem_reg_10_4'
INFO: [Synth 8-223] decloning instance 'frame_buffer/mem_reg_11_5' (RAMB36E1_1) to 'frame_buffer/mem_reg_11_4'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_9_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_11_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_11_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_13_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_13_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_13_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_15_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_15_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/mem_reg_15_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4715 ; free virtual = 11603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4714 ; free virtual = 11603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4714 ; free virtual = 11603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4716 ; free virtual = 11604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4716 ; free virtual = 11604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4716 ; free virtual = 11604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4716 ; free virtual = 11604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     4|
|4     |LUT2     |    58|
|5     |LUT3     |    63|
|6     |LUT4     |    37|
|7     |LUT5     |    36|
|8     |LUT6     |    61|
|9     |MUXF7    |    13|
|10    |RAMB36E1 |    48|
|12    |FDRE     |   107|
|13    |FDSE     |     6|
|14    |IBUF     |     3|
|15    |OBUF     |    23|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4716 ; free virtual = 11604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4771 ; free virtual = 11659
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4771 ; free virtual = 11659
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4856 ; free virtual = 11745
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4798 ; free virtual = 11686
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d11d509
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2557.906 ; gain = 64.031 ; free physical = 4951 ; free virtual = 11840
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/spencer-final/work/vivado/spencer-final/spencer-final.runs/synth_1/au_plus_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_synth.rpt -pb au_plus_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 06:04:25 2021...
