Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/MCS/Lab2 (3)/Lab2/TopLevel_TopLevel_sch_tb_isim_beh.exe -prj D:/MCS/Lab2 (3)/Lab2/TopLevel_TopLevel_sch_tb_beh.prj work.TopLevel_TopLevel_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/MCS/Lab2 (3)/Lab2/TransitionLogic.vhd" into library work
Parsing VHDL file "D:/MCS/Lab2 (3)/Lab2/OutputLogic.vhd" into library work
Parsing VHDL file "D:/MCS/Lab2 (3)/Lab2/Schema.vhf" into library work
Parsing VHDL file "D:/MCS/Lab2 (3)/Lab2/TopLevel.vhf" into library work
Parsing VHDL file "D:/MCS/Lab2 (3)/Lab2/TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture transition_logic_arch of entity transition_logic_intf [transition_logic_intf_default]
Compiling architecture out_logic_arch of entity out_logic_intf [out_logic_intf_default]
Compiling architecture behavioral of entity Schema_MUSER_TopLevel [schema_muser_toplevel_default]
Compiling architecture cc16re_hxilinx_toplevel_v of entity CC16RE_HXILINX_TopLevel [cc16re_hxilinx_toplevel_default]
Compiling architecture behavioral of entity TopLevel [toplevel_default]
Compiling architecture behavioral of entity toplevel_toplevel_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable D:/MCS/Lab2 (3)/Lab2/TopLevel_TopLevel_sch_tb_isim_beh.exe
Fuse Memory Usage: 49580 KB
Fuse CPU Usage: 531 ms
