<stg><name>random_int_gen</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:1  %rand_state_load = load i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="rand_state_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="32">
<![CDATA[
hls_label_0:2  %low = trunc i32 %rand_state_load to i15

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="15">
<![CDATA[
hls_label_0:3  %zext_ln8 = zext i15 %low to i32

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:5  %low_1 = mul i32 %zext_ln8, 48271

]]></Node>
<StgValue><ssdm name="low_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:8  %high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="17">
<![CDATA[
hls_label_0:9  %high_1 = zext i17 %high to i32

]]></Node>
<StgValue><ssdm name="high_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %high_2 = mul i32 48271, %high_1

]]></Node>
<StgValue><ssdm name="high_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:13  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_0:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str, [4 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specfucore_ln10"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:11  %trunc_ln12 = trunc i32 %high_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:12  %zext_ln13 = zext i16 %trunc_ln12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:14  %add_ln13 = add i16 15, %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:15  %zext_ln13_1 = zext i16 %add_ln13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %x = shl i32 %zext_ln13, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:17  %x_1 = add i32 %low_1, %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="32">
<![CDATA[
hls_label_0:18  %trunc_ln14 = trunc i32 %x_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:20  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:0  %max_val_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %max_val) nounwind

]]></Node>
<StgValue><ssdm name="max_val_read"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="31">
<![CDATA[
hls_label_0:19  %zext_ln15 = zext i31 %trunc_ln14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1">
<![CDATA[
hls_label_0:21  %zext_ln15_1 = zext i1 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:22  %x_2 = add i32 %zext_ln15_1, %zext_ln15

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:23  store i32 %x_2, i32* @rand_state, align 4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
hls_label_0:24  %zext_ln17 = zext i10 %max_val_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="73" st_id="14" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="74" st_id="15" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="76" st_id="17" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="77" st_id="18" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="78" st_id="19" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="79" st_id="20" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="80" st_id="21" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="81" st_id="22" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="82" st_id="23" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="83" st_id="24" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="84" st_id="25" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="85" st_id="26" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="86" st_id="27" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="87" st_id="28" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="88" st_id="29" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="89" st_id="30" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="90" st_id="31" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="91" st_id="32" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="92" st_id="33" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="93" st_id="34" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="94" st_id="35" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="95" st_id="36" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="96" st_id="37" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="97" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="38" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:25  %urem_ln17 = urem i32 %x_2, %zext_ln17

]]></Node>
<StgValue><ssdm name="urem_ln17"/></StgValue>
</operation>

<operation id="100" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10">
<![CDATA[
hls_label_0:26  %ret_val = trunc i32 %urem_ln17 to i10

]]></Node>
<StgValue><ssdm name="ret_val"/></StgValue>
</operation>

<operation id="101" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="10">
<![CDATA[
hls_label_0:27  ret i10 %ret_val

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
