PROJECT: pcie_extref
		working_path: "C:/MyWork/Project/PCIe_Saphire/PCIE_Basic_ECP5_D32_esr/Clarity/ecp5/pcie_core/pcie_extref/syn_results"
		module: pcie_extref
		verilog_file_list: "C:/eda/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/ecp5um.v" "C:/eda/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/pmi_def.v" "C:/MyWork/Project/PCIe_Saphire/PCIE_Basic_ECP5_D32_esr/Clarity/ecp5/pcie_core/pcie_extref/pcie_extref.v"
		vlog_std_v2001: true
		constraint_file_name: "C:/MyWork/Project/PCIe_Saphire/PCIE_Basic_ECP5_D32_esr/Clarity/ecp5/pcie_core/pcie_extref/pcie_extref.fdc"
		suffix_name: edn
		output_file_name: pcie_extref
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM-85F
		speed_grade: 7
		
