

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 11:40:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      0|     39|    114|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    138|     30|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    141|
|Register         |        -|      -|     86|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|    263|    285|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  69|  15|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  69|  15|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0| 138|  30|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U3  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U4  |matrixmul_mac_muldEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |grp_fu_376_p2                  |     *    |      0|   0|  62|           8|           8|
    |i_1_fu_265_p2                  |     +    |      0|  11|   8|           2|           1|
    |indvar_flatten_next_fu_259_p2  |     +    |      0|  17|   9|           4|           1|
    |j_1_fu_311_p2                  |     +    |      0|  11|   8|           2|           1|
    |tmp_s_fu_358_p2                |     +    |      0|   0|   8|           5|           5|
    |tmp_1_fu_349_p2                |     -    |      0|   0|   8|           5|           5|
    |exitcond_flatten_fu_253_p2     |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_271_p2             |   icmp   |      0|   0|   1|           2|           2|
    |j_mid2_fu_277_p3               |  select  |      0|   0|   2|           1|           1|
    |tmp_mid2_v_fu_285_p3           |  select  |      0|   0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0|  39| 114|          36|          34|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |b_0_address0                  |  15|          3|    2|          6|
    |b_1_address0                  |  15|          3|    2|          6|
    |b_2_address0                  |  15|          3|    2|          6|
    |i_phi_fu_220_p4               |   9|          2|    2|          4|
    |i_reg_216                     |   9|          2|    2|          4|
    |indvar_flatten_phi_fu_209_p4  |   9|          2|    4|          8|
    |indvar_flatten_reg_205        |   9|          2|    4|          8|
    |j_phi_fu_231_p4               |   9|          2|    2|          4|
    |j_reg_227                     |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 141|         29|   24|         58|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_0_load_reg_476                           |   8|   0|    8|          0|
    |a_1_load_reg_481                           |   8|   0|    8|          0|
    |a_2_load_reg_486                           |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_437  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_j_mid2_reg_446            |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_mid2_v_reg_454        |   2|   0|    2|          0|
    |exitcond_flatten_reg_437                   |   1|   0|    1|          0|
    |i_reg_216                                  |   2|   0|    2|          0|
    |indvar_flatten_next_reg_441                |   4|   0|    4|          0|
    |indvar_flatten_reg_205                     |   4|   0|    4|          0|
    |j_1_reg_496                                |   2|   0|    2|          0|
    |j_mid2_reg_446                             |   2|   0|    2|          0|
    |j_reg_227                                  |   2|   0|    2|          0|
    |reg_249                                    |   8|   0|    8|          0|
    |tmp1_reg_501                               |  16|   0|   16|          0|
    |tmp_9_reg_491                              |   8|   0|    8|          0|
    |tmp_mid2_v_reg_454                         |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  86|   0|   86|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_address0  | out |    2|  ap_memory |      a_0     |     array    |
|a_0_ce0       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0        |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0  | out |    2|  ap_memory |      a_1     |     array    |
|a_1_ce0       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0        |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0  | out |    2|  ap_memory |      a_2     |     array    |
|a_2_ce0       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0        |  in |    8|  ap_memory |      a_2     |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

