
*** Running vivado
    with args -log led_display_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_display_ctrl.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_display_ctrl.tcl -notrace
Command: synth_design -top led_display_ctrl -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 431.668 ; gain = 98.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_display_ctrl' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:62]
	Parameter initial_lights bound to: 64'b0000000100000000000000100000000000000000000001000000000100000001 
	Parameter flash bound to: 50000 - type: integer 
	Parameter clk_1s bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_display' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:1]
WARNING: [Synth 8-324] index 4 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:34]
WARNING: [Synth 8-324] index 5 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:35]
WARNING: [Synth 8-324] index 6 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:36]
WARNING: [Synth 8-324] index 7 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:37]
WARNING: [Synth 8-324] index 8 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:38]
WARNING: [Synth 8-324] index 9 out of range [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:39]
WARNING: [Synth 8-6014] Unused sequential element num_reg[3] was removed.  [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:18]
WARNING: [Synth 8-6014] Unused sequential element num_reg[2] was removed.  [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:18]
INFO: [Synth 8-6155] done synthesizing module 'led_display' (1#1) [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_display_ctrl' (2#1) [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 487.918 ; gain = 154.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 487.918 ; gain = 154.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 487.918 ; gain = 154.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_display_ctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_display_ctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.008 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.008 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 832.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "values" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_display_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module led_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/num_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/num_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/data_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/data_reg[0][7] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[15]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[14]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[13]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[12]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[11]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[10]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[9]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[8]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[7]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[6]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[5]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[4]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[3]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[2]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[1]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'values_reg[0]/Q' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.srcs/sources_1/new/led_display_ctrl.v:104]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 832.008 ; gain = 498.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     9|
|7     |LUT6   |    12|
|8     |FDCE   |    35|
|9     |IBUF   |     2|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |    88|
|2     |  display |led_display |    68|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 840.906 ; gain = 163.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 840.906 ; gain = 507.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 853.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 8 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 853.316 ; gain = 532.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 853.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/lab-digital-logic/help/led_display_ctrl/led_display_ctrl.runs/synth_1/led_display_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_display_ctrl_utilization_synth.rpt -pb led_display_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 19:07:40 2021...
