#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 26 13:32:03 2025
# Process ID         : 12728
# Current directory  : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent46784 C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.xpr
# Log file           : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/vivado.log
# Journal file       : C:/Users/maste/OneDrive/Documents/I-CHIP/project_2\vivado.jou
# Running On         : LAPTOP-3K4TLJ9H
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i5-1035G1 CPU @ 1.00GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8320 MB
# Swap memory        : 16106 MB
# Total Virtual      : 24426 MB
# Available Virtual  : 9339 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1214.816 ; gain = 158.980
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v w ]
add_files -fileset sim_1 C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_dma_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_dma_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_dma_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.master_dma_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_dma_controller_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_dma_controller_tb_behav -key {Behavioral:sim_1:Functional:master_dma_controller_tb} -tclbatch {master_dma_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_dma_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Read Address: 10000000
Read Address: 10000004
Write Address: 20000000
Read Address: 10000008
Read Address: 1000000c
WARNING:  The value -10.000000 ns of Delay Control Statement is negative. Considering twos complement. File:C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v :154
Write Address: 20000004
Read Address: 10000010
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.551 ; gain = 10.203
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_dma_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1287.551 ; gain = 14.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_dma_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_dma_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_dma_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.master_dma_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_dma_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_dma_controller_tb_behav -key {Behavioral:sim_1:Functional:master_dma_controller_tb} -tclbatch {master_dma_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_dma_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Read Address: 10000000
Read Address: 10000004
Write Address: 20000000
Read Address: 10000008
Read Address: 1000000c
Write Address: 20000004
Read Address: 10000010
Write Address: 20000008
Read Address: 10000014
Write Address: 2000000c
Read Address: 10000018
Read Address: 1000001c
Write Address: 20000010
Write Address: 20000014
Write Address: 20000018
Write Address: 2000001c
$finish called at time : 390 ns : File "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" Line 121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_dma_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_dma_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_dma_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_dma_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.master_dma_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_dma_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_dma_controller_tb_behav -key {Behavioral:sim_1:Functional:master_dma_controller_tb} -tclbatch {master_dma_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_dma_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Read Address: 10000000
Read Address: 10000004
Read Address: 10000008
Write Address: 20000000
Read Address: 1000000c
Read Address: 10000010
Write Address: 20000004
Read Address: 10000014
Read Address: 10000018
Write Address: 20000008
Read Address: 1000001c
Write Address: 2000000c
Write Address: 20000010
Write Address: 20000014
Write Address: 20000018
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_dma_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3375.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_dma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_dma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_dma_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_tb_behav xil_defaultlib.master_dma_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_tb_behav xil_defaultlib.master_dma_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 1024 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:138]
WARNING: [VRFC 10-3705] select index 1025 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:139]
WARNING: [VRFC 10-3705] select index 1026 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:140]
WARNING: [VRFC 10-3705] select index 1027 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:141]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:143]
WARNING: [VRFC 10-3705] select index 2049 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:144]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:145]
WARNING: [VRFC 10-3705] select index 2051 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:146]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:166]
WARNING: [VRFC 10-3705] select index 2049 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:167]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:168]
WARNING: [VRFC 10-3705] select index 2051 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:169]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:177]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.master_dma_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_dma_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3375.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_dma_tb_behav -key {Behavioral:sim_1:Functional:master_dma_tb} -tclbatch {master_dma_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_dma_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0: done=x, r_addr=0xxxxxxxxx, w_addr=0xxxxxxxxx
Time=5000: done=0, r_addr=0xxxxxxxxx, w_addr=0xxxxxxxxx
Time=135000: done=0, r_addr=0x00001000, w_addr=0xxxxxxxxx
Time=175000: done=0, r_addr=0x00001004, w_addr=0xxxxxxxxx
Time=195000: done=0, r_addr=0x00001004, w_addr=0x00002000
Time=215000: done=0, r_addr=0x00001008, w_addr=0x00002000
Time=255000: done=0, r_addr=0x0000100c, w_addr=0x00002004
Time=315000: done=0, r_addr=0x0000100c, w_addr=0x00002008
Time=375000: done=0, r_addr=0x0000100c, w_addr=0x0000200c
Time=425000: done=1, r_addr=0x0000100c, w_addr=0x0000200c
Time=445000: done=0, r_addr=0x0000100c, w_addr=0x0000200c
Test FAILED: Data mismatch!
Expected: 0xaabbccdd 0x11223344 0x55667788 0x99aabbcc
Got:      0xxxxxxxxx 0xxxxxxxxx 0xxxxxxxxx 0xxxxxxxxx
$finish called at time : 575 ns : File "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_dma_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3375.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
set_property top dma_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dma_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dma_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dma_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dma_tb_behav xil_defaultlib.dma_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dma_tb_behav xil_defaultlib.dma_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 1024 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:117]
WARNING: [VRFC 10-3705] select index 1025 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:118]
WARNING: [VRFC 10-3705] select index 1026 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:119]
WARNING: [VRFC 10-3705] select index 1027 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:120]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:123]
WARNING: [VRFC 10-3705] select index 2049 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:124]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:125]
WARNING: [VRFC 10-3705] select index 2051 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:126]
WARNING: [VRFC 10-3705] select index 1024 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:151]
WARNING: [VRFC 10-3705] select index 1025 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:152]
WARNING: [VRFC 10-3705] select index 1026 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:153]
WARNING: [VRFC 10-3705] select index 1027 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:154]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:157]
WARNING: [VRFC 10-3705] select index 2049 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:158]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:159]
WARNING: [VRFC 10-3705] select index 2051 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:160]
WARNING: [VRFC 10-3705] select index 2048 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:163]
WARNING: [VRFC 10-3705] select index 2049 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:164]
WARNING: [VRFC 10-3705] select index 2050 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:165]
WARNING: [VRFC 10-3705] select index 2051 into 'memory' is out of bounds [C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.dma_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dma_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dma_tb_behav -key {Behavioral:sim_1:Functional:dma_tb} -tclbatch {dma_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dma_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0, Read State=x, Write State=x, Done=x, FIFO Count=x
Time=5000, Read State=0, Write State=0, Done=0, FIFO Count=0
Time=55000, Read State=1, Write State=0, Done=0, FIFO Count=0
Time=65000, Read State=2, Write State=0, Done=0, FIFO Count=0
Time=95000, Read State=1, Write State=0, Done=0, FIFO Count=0
Time=105000, Read State=2, Write State=0, Done=0, FIFO Count=1
Time=115000, Read State=2, Write State=1, Done=0, FIFO Count=2
Time=125000, Read State=2, Write State=2, Done=0, FIFO Count=2
Time=135000, Read State=1, Write State=2, Done=0, FIFO Count=2
Time=145000, Read State=2, Write State=2, Done=0, FIFO Count=3
Time=165000, Read State=2, Write State=3, Done=0, FIFO Count=2
Time=175000, Read State=1, Write State=1, Done=0, FIFO Count=2
Time=185000, Read State=2, Write State=2, Done=0, FIFO Count=3
Time=195000, Read State=2, Write State=2, Done=0, FIFO Count=4
Time=215000, Read State=3, Write State=2, Done=0, FIFO Count=3
Time=225000, Read State=3, Write State=3, Done=0, FIFO Count=3
Time=235000, Read State=3, Write State=1, Done=0, FIFO Count=3
Time=245000, Read State=3, Write State=2, Done=0, FIFO Count=3
Time=275000, Read State=3, Write State=2, Done=0, FIFO Count=2
Time=285000, Read State=3, Write State=3, Done=0, FIFO Count=1
Time=295000, Read State=3, Write State=1, Done=0, FIFO Count=1
Time=305000, Read State=3, Write State=2, Done=0, FIFO Count=1
Time=335000, Read State=3, Write State=2, Done=0, FIFO Count=0
Time=345000, Read State=3, Write State=3, Done=0, FIFO Count=0
Time=355000, Read State=3, Write State=4, Done=1, FIFO Count=0
Time=365000, Read State=0, Write State=4, Done=1, FIFO Count=0
Time=375000, Read State=0, Write State=0, Done=0, FIFO Count=0
DMA Transfer Complete
Source Memory:
0x1000: xxxxxxxx
0x1004: xxxxxxxx
0x1008: xxxxxxxx
0x100C: xxxxxxxx
Destination Memory:
0x2000: xxxxxxxx
0x2004: xxxxxxxx
0x2008: xxxxxxxx
0x200C: xxxxxxxx
TEST FAILED: DMA Transfer data mismatch!
$finish called at time : 505 ns : File "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dma_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3375.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\FIFO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sim_1\new\dma_testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\maste\OneDrive\Documents\I-CHIP\project_2\project_2.srcs\sources_1\new\MASTER-DMA.v:]
set_property top master_dma_controller_tb [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_dma_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_dma_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_dma_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sources_1/new/MASTER-DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_dma_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_dma_controller_tb_behav xil_defaultlib.master_dma_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(ADDR_WIDTH=4)
Compiling module xil_defaultlib.master_dma_controller
Compiling module xil_defaultlib.master_dma_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_dma_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_dma_controller_tb_behav -key {Behavioral:sim_1:Functional:master_dma_controller_tb} -tclbatch {master_dma_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source master_dma_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time:                    0, State: Read=x Write=x, FIFO count= x
Time:                 5000, State: Read=0 Write=0, FIFO count= 0
Starting test: Transfer of 8 words
Time:               125000, State: Read=1 Write=0, FIFO count= 0
Time:               135000, State: Read=2 Write=0, FIFO count= 0
Time:               165000, State: Read=1 Write=0, FIFO count= 0
Time:               175000, State: Read=2 Write=0, FIFO count= 1
Time:               185000, State: Read=2 Write=1, FIFO count= 2
Time:               195000, State: Read=2 Write=2, FIFO count= 2
Time:               205000, State: Read=1 Write=2, FIFO count= 2
Time:               215000, State: Read=2 Write=2, FIFO count= 3
Time:               235000, State: Read=2 Write=3, FIFO count= 2
Time:               245000, State: Read=1 Write=1, FIFO count= 2
Time:               255000, State: Read=2 Write=2, FIFO count= 3
Time:               265000, State: Read=2 Write=2, FIFO count= 4
Time:               285000, State: Read=1 Write=2, FIFO count= 3
Time:               295000, State: Read=2 Write=3, FIFO count= 3
Time:               305000, State: Read=2 Write=1, FIFO count= 4
Time:               315000, State: Read=2 Write=2, FIFO count= 4
Time:               325000, State: Read=1 Write=2, FIFO count= 4
Time:               335000, State: Read=2 Write=2, FIFO count= 5
Time:               355000, State: Read=2 Write=3, FIFO count= 4
Time:               365000, State: Read=1 Write=1, FIFO count= 4
Time:               375000, State: Read=2 Write=2, FIFO count= 5
Time:               385000, State: Read=2 Write=2, FIFO count= 6
Time:               405000, State: Read=1 Write=2, FIFO count= 5
Time:               415000, State: Read=2 Write=3, FIFO count= 5
Time:               425000, State: Read=2 Write=1, FIFO count= 6
Time:               435000, State: Read=2 Write=2, FIFO count= 6
Time:               445000, State: Read=3 Write=2, FIFO count= 6
Time:               455000, State: Read=3 Write=2, FIFO count= 7
Time:               465000, State: Read=3 Write=2, FIFO count= 6
Time:               475000, State: Read=3 Write=3, FIFO count= 5
Time:               485000, State: Read=3 Write=1, FIFO count= 5
Time:               495000, State: Read=3 Write=2, FIFO count= 5
Time:               525000, State: Read=3 Write=2, FIFO count= 4
Time:               535000, State: Read=3 Write=3, FIFO count= 3
Time:               545000, State: Read=3 Write=1, FIFO count= 3
Time:               555000, State: Read=3 Write=2, FIFO count= 3
Time:               585000, State: Read=3 Write=2, FIFO count= 2
Time:               595000, State: Read=3 Write=3, FIFO count= 1
Time:               605000, State: Read=3 Write=1, FIFO count= 1
Time:               615000, State: Read=3 Write=2, FIFO count= 1
Time:               645000, State: Read=3 Write=2, FIFO count= 0
Time:               655000, State: Read=3 Write=3, FIFO count= 0
Time:               665000, State: Read=3 Write=4, FIFO count= 0
Time:               675000, State: Read=0 Write=4, FIFO count= 0
Time:               685000, State: Read=0 Write=0, FIFO count= 0
TEST PASSED: All 8 words transferred correctly!
$finish called at time : 865 ns : File "C:/Users/maste/OneDrive/Documents/I-CHIP/project_2/project_2.srcs/sim_1/new/dma_testbench.v" Line 187
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_dma_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3375.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:17:00 2025...
