// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="viterbi_viterbi,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.618057,HLS_SYN_LAT=303421,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=0,HLS_SYN_FF=26024,HLS_SYN_LUT=30873,HLS_VERSION=2022_2_2}" *)

module viterbi (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        obs_address0,
        obs_ce0,
        obs_q0,
        init_address0,
        init_ce0,
        init_q0,
        transition_address0,
        transition_ce0,
        transition_q0,
        transition_address1,
        transition_ce1,
        transition_q1,
        emission_address0,
        emission_ce0,
        emission_q0,
        path_address0,
        path_ce0,
        path_we0,
        path_d0,
        path_address1,
        path_ce1,
        path_q1,
        ap_return
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] obs_address0;
output   obs_ce0;
input  [7:0] obs_q0;
output  [5:0] init_address0;
output   init_ce0;
input  [63:0] init_q0;
output  [11:0] transition_address0;
output   transition_ce0;
input  [63:0] transition_q0;
output  [11:0] transition_address1;
output   transition_ce1;
input  [63:0] transition_q1;
output  [11:0] emission_address0;
output   emission_ce0;
input  [63:0] emission_q0;
output  [7:0] path_address0;
output   path_ce0;
output   path_we0;
output  [7:0] path_d0;
output  [7:0] path_address1;
output   path_ce1;
input  [7:0] path_q1;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] obs_address0;
reg obs_ce0;
reg[11:0] transition_address0;
reg transition_ce0;
reg[11:0] transition_address1;
reg transition_ce1;
reg[11:0] emission_address0;
reg emission_ce0;
reg[7:0] path_address0;
reg path_ce0;
reg path_we0;
reg[7:0] path_d0;
reg path_ce1;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] obs_load_reg_144;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state6;
wire   [63:0] llike_q0;
reg   [63:0] min_p_reg_154;
wire    ap_CS_fsm_state7;
reg   [13:0] llike_address0;
reg    llike_ce0;
reg    llike_we0;
reg   [63:0] llike_d0;
reg   [13:0] llike_address1;
reg    llike_ce1;
wire   [63:0] llike_q1;
reg    llike_ce2;
wire   [63:0] llike_q2;
wire    grp_viterbi_Pipeline_L_init_fu_91_ap_start;
wire    grp_viterbi_Pipeline_L_init_fu_91_ap_done;
wire    grp_viterbi_Pipeline_L_init_fu_91_ap_idle;
wire    grp_viterbi_Pipeline_L_init_fu_91_ap_ready;
wire   [13:0] grp_viterbi_Pipeline_L_init_fu_91_llike_address0;
wire    grp_viterbi_Pipeline_L_init_fu_91_llike_ce0;
wire    grp_viterbi_Pipeline_L_init_fu_91_llike_we0;
wire   [63:0] grp_viterbi_Pipeline_L_init_fu_91_llike_d0;
wire   [5:0] grp_viterbi_Pipeline_L_init_fu_91_init_address0;
wire    grp_viterbi_Pipeline_L_init_fu_91_init_ce0;
wire   [11:0] grp_viterbi_Pipeline_L_init_fu_91_emission_address0;
wire    grp_viterbi_Pipeline_L_init_fu_91_emission_ce0;
wire   [63:0] grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1;
wire   [1:0] grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_opcode;
wire    grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_idle;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready;
wire   [13:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0;
wire   [13:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1;
wire   [13:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2;
wire   [7:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0;
wire   [11:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0;
wire   [11:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1;
wire   [11:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1;
wire   [1:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_opcode;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1;
wire   [1:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_opcode;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1;
wire   [4:0] grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode;
wire    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce;
wire    grp_viterbi_Pipeline_L_end_fu_113_ap_start;
wire    grp_viterbi_Pipeline_L_end_fu_113_ap_done;
wire    grp_viterbi_Pipeline_L_end_fu_113_ap_idle;
wire    grp_viterbi_Pipeline_L_end_fu_113_ap_ready;
wire   [13:0] grp_viterbi_Pipeline_L_end_fu_113_llike_address0;
wire    grp_viterbi_Pipeline_L_end_fu_113_llike_ce0;
wire   [7:0] grp_viterbi_Pipeline_L_end_fu_113_min_s_out;
wire    grp_viterbi_Pipeline_L_end_fu_113_min_s_out_ap_vld;
wire   [63:0] grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1;
wire   [4:0] grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode;
wire    grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_idle;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready;
wire   [13:0] grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0;
wire   [13:0] grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1;
wire   [7:0] grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0;
wire   [7:0] grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0;
wire   [7:0] grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1;
wire   [11:0] grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0;
wire   [11:0] grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1;
wire   [1:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_opcode;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1;
wire   [1:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_opcode;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0;
wire   [63:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1;
wire   [4:0] grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode;
wire    grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce;
reg    grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg;
wire    ap_CS_fsm_state10;
reg   [11:0] ap_NS_fsm;
wire    ap_NS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [63:0] grp_fu_159_p2;
reg   [63:0] grp_fu_159_p0;
reg   [63:0] grp_fu_159_p1;
reg    grp_fu_159_ce;
wire   [63:0] grp_fu_163_p2;
reg   [63:0] grp_fu_163_p0;
reg   [63:0] grp_fu_163_p1;
reg    grp_fu_163_ce;
wire   [0:0] grp_fu_167_p2;
reg   [63:0] grp_fu_167_p0;
reg   [63:0] grp_fu_167_p1;
reg    grp_fu_167_ce;
reg   [4:0] grp_fu_167_opcode;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg = 1'b0;
#0 grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg = 1'b0;
#0 grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg = 1'b0;
#0 grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg = 1'b0;
end

viterbi_llike_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 8960 ),
    .AddressWidth( 14 ))
llike_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(llike_address0),
    .ce0(llike_ce0),
    .we0(llike_we0),
    .d0(llike_d0),
    .q0(llike_q0),
    .address1(llike_address1),
    .ce1(llike_ce1),
    .q1(llike_q1),
    .address2(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2),
    .ce2(llike_ce2),
    .q2(llike_q2)
);

viterbi_viterbi_Pipeline_L_init grp_viterbi_Pipeline_L_init_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_viterbi_Pipeline_L_init_fu_91_ap_start),
    .ap_done(grp_viterbi_Pipeline_L_init_fu_91_ap_done),
    .ap_idle(grp_viterbi_Pipeline_L_init_fu_91_ap_idle),
    .ap_ready(grp_viterbi_Pipeline_L_init_fu_91_ap_ready),
    .llike_address0(grp_viterbi_Pipeline_L_init_fu_91_llike_address0),
    .llike_ce0(grp_viterbi_Pipeline_L_init_fu_91_llike_ce0),
    .llike_we0(grp_viterbi_Pipeline_L_init_fu_91_llike_we0),
    .llike_d0(grp_viterbi_Pipeline_L_init_fu_91_llike_d0),
    .init_address0(grp_viterbi_Pipeline_L_init_fu_91_init_address0),
    .init_ce0(grp_viterbi_Pipeline_L_init_fu_91_init_ce0),
    .init_q0(init_q0),
    .zext_ln13(obs_load_reg_144),
    .emission_address0(grp_viterbi_Pipeline_L_init_fu_91_emission_address0),
    .emission_ce0(grp_viterbi_Pipeline_L_init_fu_91_emission_ce0),
    .emission_q0(emission_q0),
    .grp_fu_159_p_din0(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0),
    .grp_fu_159_p_din1(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1),
    .grp_fu_159_p_opcode(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_opcode),
    .grp_fu_159_p_dout0(grp_fu_159_p2),
    .grp_fu_159_p_ce(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce)
);

viterbi_viterbi_Pipeline_L_timestep_L_curr_state grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start),
    .ap_done(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done),
    .ap_idle(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_idle),
    .ap_ready(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready),
    .llike_address0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0),
    .llike_ce0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0),
    .llike_we0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0),
    .llike_d0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0),
    .llike_q0(llike_q0),
    .llike_address1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1),
    .llike_ce1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1),
    .llike_q1(llike_q1),
    .llike_address2(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2),
    .llike_ce2(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2),
    .llike_q2(llike_q2),
    .obs_address0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0),
    .obs_ce0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0),
    .obs_q0(obs_q0),
    .transition_address0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0),
    .transition_ce0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0),
    .transition_q0(transition_q0),
    .transition_address1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1),
    .transition_ce1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1),
    .transition_q1(transition_q1),
    .emission_address0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0),
    .emission_ce0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0),
    .emission_q0(emission_q0),
    .grp_fu_159_p_din0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0),
    .grp_fu_159_p_din1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1),
    .grp_fu_159_p_opcode(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_opcode),
    .grp_fu_159_p_dout0(grp_fu_159_p2),
    .grp_fu_159_p_ce(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce),
    .grp_fu_163_p_din0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0),
    .grp_fu_163_p_din1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1),
    .grp_fu_163_p_opcode(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_opcode),
    .grp_fu_163_p_dout0(grp_fu_163_p2),
    .grp_fu_163_p_ce(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce),
    .grp_fu_167_p_din0(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0),
    .grp_fu_167_p_din1(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1),
    .grp_fu_167_p_opcode(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode),
    .grp_fu_167_p_dout0(grp_fu_167_p2),
    .grp_fu_167_p_ce(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce)
);

viterbi_viterbi_Pipeline_L_end grp_viterbi_Pipeline_L_end_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_viterbi_Pipeline_L_end_fu_113_ap_start),
    .ap_done(grp_viterbi_Pipeline_L_end_fu_113_ap_done),
    .ap_idle(grp_viterbi_Pipeline_L_end_fu_113_ap_idle),
    .ap_ready(grp_viterbi_Pipeline_L_end_fu_113_ap_ready),
    .min_p(min_p_reg_154),
    .llike_address0(grp_viterbi_Pipeline_L_end_fu_113_llike_address0),
    .llike_ce0(grp_viterbi_Pipeline_L_end_fu_113_llike_ce0),
    .llike_q0(llike_q0),
    .min_s_out(grp_viterbi_Pipeline_L_end_fu_113_min_s_out),
    .min_s_out_ap_vld(grp_viterbi_Pipeline_L_end_fu_113_min_s_out_ap_vld),
    .grp_fu_167_p_din0(grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0),
    .grp_fu_167_p_din1(grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1),
    .grp_fu_167_p_opcode(grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode),
    .grp_fu_167_p_dout0(grp_fu_167_p2),
    .grp_fu_167_p_ce(grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce)
);

viterbi_viterbi_Pipeline_L_backtrack grp_viterbi_Pipeline_L_backtrack_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start),
    .ap_done(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done),
    .ap_idle(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_idle),
    .ap_ready(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready),
    .llike_address0(grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0),
    .llike_ce0(grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0),
    .llike_q0(llike_q0),
    .llike_address1(grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1),
    .llike_ce1(grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1),
    .llike_q1(llike_q1),
    .path_address0(grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0),
    .path_ce0(grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0),
    .path_we0(grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0),
    .path_d0(grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0),
    .path_address1(grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1),
    .path_ce1(grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1),
    .path_q1(path_q1),
    .transition_address0(grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0),
    .transition_ce0(grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0),
    .transition_q0(transition_q0),
    .transition_address1(grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1),
    .transition_ce1(grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1),
    .transition_q1(transition_q1),
    .grp_fu_159_p_din0(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0),
    .grp_fu_159_p_din1(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1),
    .grp_fu_159_p_opcode(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_opcode),
    .grp_fu_159_p_dout0(grp_fu_159_p2),
    .grp_fu_159_p_ce(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce),
    .grp_fu_163_p_din0(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0),
    .grp_fu_163_p_din1(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1),
    .grp_fu_163_p_opcode(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_opcode),
    .grp_fu_163_p_dout0(grp_fu_163_p2),
    .grp_fu_163_p_ce(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce),
    .grp_fu_167_p_din0(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0),
    .grp_fu_167_p_din1(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1),
    .grp_fu_167_p_opcode(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode),
    .grp_fu_167_p_dout0(grp_fu_167_p2),
    .grp_fu_167_p_ce(grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce)
);

viterbi_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_159_p0),
    .din1(grp_fu_159_p1),
    .ce(grp_fu_159_ce),
    .dout(grp_fu_159_p2)
);

viterbi_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_163_p0),
    .din1(grp_fu_163_p1),
    .ce(grp_fu_163_ce),
    .dout(grp_fu_163_p2)
);

viterbi_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_167_p0),
    .din1(grp_fu_167_p1),
    .ce(grp_fu_167_ce),
    .opcode(grp_fu_167_opcode),
    .dout(grp_fu_167_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state11) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready == 1'b1)) begin
            grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_viterbi_Pipeline_L_end_fu_113_ap_ready == 1'b1)) begin
            grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_viterbi_Pipeline_L_init_fu_91_ap_ready == 1'b1)) begin
            grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready == 1'b1)) begin
            grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        min_p_reg_154 <= llike_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        obs_load_reg_144 <= obs_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_viterbi_Pipeline_L_init_fu_91_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_viterbi_Pipeline_L_end_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        emission_address0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        emission_address0 = grp_viterbi_Pipeline_L_init_fu_91_emission_address0;
    end else begin
        emission_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        emission_ce0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        emission_ce0 = grp_viterbi_Pipeline_L_init_fu_91_emission_ce0;
    end else begin
        emission_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_159_ce = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_159_ce = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_159_ce = grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce;
    end else begin
        grp_fu_159_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_159_p0 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_159_p0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_159_p0 = grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0;
    end else begin
        grp_fu_159_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_159_p1 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_159_p1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_159_p1 = grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1;
    end else begin
        grp_fu_159_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_163_ce = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_163_ce = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce;
    end else begin
        grp_fu_163_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_163_p0 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_163_p0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0;
    end else begin
        grp_fu_163_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_163_p1 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_163_p1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1;
    end else begin
        grp_fu_163_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_167_ce = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_167_ce = grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_167_ce = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce;
    end else begin
        grp_fu_167_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_167_opcode = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_167_opcode = grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_167_opcode = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode;
    end else begin
        grp_fu_167_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_167_p0 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_167_p0 = grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_167_p0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0;
    end else begin
        grp_fu_167_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_167_p1 = grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_167_p1 = grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_167_p1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1;
    end else begin
        grp_fu_167_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        llike_address0 = 64'd8896;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        llike_address0 = grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llike_address0 = grp_viterbi_Pipeline_L_end_fu_113_llike_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_address0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llike_address0 = grp_viterbi_Pipeline_L_init_fu_91_llike_address0;
    end else begin
        llike_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        llike_address1 = grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_address1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1;
    end else begin
        llike_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        llike_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        llike_ce0 = grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        llike_ce0 = grp_viterbi_Pipeline_L_end_fu_113_llike_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_ce0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llike_ce0 = grp_viterbi_Pipeline_L_init_fu_91_llike_ce0;
    end else begin
        llike_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        llike_ce1 = grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_ce1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1;
    end else begin
        llike_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_ce2 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2;
    end else begin
        llike_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_d0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llike_d0 = grp_viterbi_Pipeline_L_init_fu_91_llike_d0;
    end else begin
        llike_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llike_we0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        llike_we0 = grp_viterbi_Pipeline_L_init_fu_91_llike_we0;
    end else begin
        llike_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        obs_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        obs_address0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0;
    end else begin
        obs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        obs_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        obs_ce0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0;
    end else begin
        obs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        path_address0 = 64'd139;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        path_address0 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0;
    end else begin
        path_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        path_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        path_ce0 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0;
    end else begin
        path_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        path_ce1 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1;
    end else begin
        path_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        path_d0 = grp_viterbi_Pipeline_L_end_fu_113_min_s_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        path_d0 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0;
    end else begin
        path_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        path_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        path_we0 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0;
    end else begin
        path_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        transition_address0 = grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        transition_address0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0;
    end else begin
        transition_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        transition_address1 = grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        transition_address1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1;
    end else begin
        transition_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        transition_ce0 = grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        transition_ce0 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0;
    end else begin
        transition_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        transition_ce1 = grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        transition_ce1 = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1;
    end else begin
        transition_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_viterbi_Pipeline_L_init_fu_91_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_viterbi_Pipeline_L_end_fu_113_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state11 = ap_NS_fsm[32'd10];

assign ap_return = 32'd0;

assign grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start = grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg;

assign grp_viterbi_Pipeline_L_end_fu_113_ap_start = grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg;

assign grp_viterbi_Pipeline_L_init_fu_91_ap_start = grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg;

assign grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start = grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg;

assign init_address0 = grp_viterbi_Pipeline_L_init_fu_91_init_address0;

assign init_ce0 = grp_viterbi_Pipeline_L_init_fu_91_init_ce0;

assign path_address1 = grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1;

endmodule //viterbi
