
 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'proj_extender'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_extender'

No empty modules in design 'proj_extender'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'proj_extender'

design 'proj_extender' has the following unloaded port(s)
port:proj_extender/in_fragment[63]
port:proj_extender/in_fragment[62]
port:proj_extender/in_fragment[61]
port:proj_extender/in_fragment[60]
port:proj_extender/in_fragment[59]
port:proj_extender/in_fragment[58]
port:proj_extender/in_fragment[57]
port:proj_extender/in_fragment[56]
port:proj_extender/in_fragment[55]
port:proj_extender/in_fragment[54]
port:proj_extender/in_fragment[53]
port:proj_extender/in_fragment[52]
port:proj_extender/in_fragment[51]
port:proj_extender/in_fragment[50]
port:proj_extender/in_fragment[49]
port:proj_extender/in_fragment[48]
port:proj_extender/in_fragment[47]
port:proj_extender/in_fragment[46]
port:proj_extender/in_fragment[45]
port:proj_extender/in_fragment[44]
port:proj_extender/in_fragment[43]
port:proj_extender/in_fragment[42]
port:proj_extender/in_fragment[41]
port:proj_extender/in_fragment[40]
port:proj_extender/in_fragment[39]
port:proj_extender/in_fragment[38]
port:proj_extender/in_fragment[37]
port:proj_extender/in_fragment[36]
port:proj_extender/in_fragment[35]
port:proj_extender/in_fragment[34]
port:proj_extender/in_fragment[33]
port:proj_extender/in_fragment[32]
Total number of unloaded ports in design 'proj_extender' : 32

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'proj_extender'

 Assigns
 ------- 
Total number of assign statements in design 'proj_extender' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'proj_extender'

No undriven sequential pin in 'proj_extender'

No undriven hierarchical pin in 'proj_extender'

No undriven port in 'proj_extender'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'proj_extender'

No multidriven sequential pin in 'proj_extender'

No multidriven hierarchical pin in 'proj_extender'

No multidriven ports in 'proj_extender'

No multidriven unloaded nets in 'proj_extender'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'proj_extender'

No constant sequential pin(s) in design 'proj_extender'

design 'proj_extender' has the following constant input hierarchical pin(s)
hpin:proj_extender/add_49_77/B 	 (fanout : 2)
hpin:proj_extender/add_70_64/B 	 (fanout : 2)
hpin:proj_extender/sub_72_43/A[9] 	 (fanout : 1)
hpin:proj_extender/sub_72_43/B[3] 	 (fanout : 1)
hpin:proj_extender/sub_72_43/B[2] 	 (fanout : 1)
hpin:proj_extender/sub_72_43/B[1] 	 (fanout : 1)
hpin:proj_extender/sub_72_43/B[0] 	 (fanout : 2)
hpin:proj_extender/mux_47_49/in_0 	 (fanout : 1)
hpin:proj_extender/mux_47_49/in_1 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_0[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_0[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_0[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_0[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_1[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_1[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_1[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_1[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_2[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_2[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_2[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_2[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_3[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_3[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_3[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_23/in_3[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_0[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_0[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_0[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_0[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_1[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_1[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_1[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_1[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_2[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_2[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_2[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_2[0] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_3[3] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_3[2] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_3[1] 	 (fanout : 1)
hpin:proj_extender/mux_out_gfm_58_41/in_3[0] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'proj_extender' : 41

No constant connected ports in design 'proj_extender'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'proj_extender'
No preserved sequential instance(s) in design 'proj_extender'
No preserved hierarchical instance(s) in design 'proj_extender'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'proj_extender'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'proj_extender'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TR
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TR
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TR
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TL
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TL
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TL
lib_cell:default_emulate_libset_max/physical_cells/ENDCAPTIE2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL128_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL16_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL1_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL32_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL4_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL64_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILL8_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE128_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE16_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE2_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE32_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE4_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE64_A9TH
lib_cell:default_emulate_libset_max/physical_cells/FILLTIE8_A9TH
lib_cell:default_emulate_libset_max/physical_cells/WELLANTENNATIEPW2_A9TH
Total number cell(s) with only physical (LEF) Info : 51

 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                            32
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)                41
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        51
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0

  Done Checking the design.
