#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug  1 08:51:16 2020
# Process ID: 528
# Current directory: C:/Users/kxdn/Desktop/Generator/Generator SSS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8168 C:\Users\kxdn\Desktop\Generator\Generator SSS\Generator SSS.xpr
# Log file: C:/Users/kxdn/Desktop/Generator/Generator SSS/vivado.log
# Journal file: C:/Users/kxdn/Desktop/Generator/Generator SSS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 907.004 ; gain = 277.277
update_compile_order -fileset sources_1
set_property top sim_triangle_controller [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_triangle_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_triangle_controller_vlog.prj"
"xvhdl --incr --relax -prj sim_triangle_controller_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xelab -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'triangle_out' on this module [C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sim_1/new/sim_triangle_controller.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 926.566 ; gain = 2.191
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 08:52:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 931.281 ; gain = 4.715
launch_runs impl_1 -jobs 4
[Sat Aug  1 08:53:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_triangle_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_triangle_controller_vlog.prj"
"xvhdl --incr --relax -prj sim_triangle_controller_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xelab -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'triangle_out' on this module [C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sim_1/new/sim_triangle_controller.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 08:58:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 08:59:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_triangle_controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_triangle_controller_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sources_1/new/triangle_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module triangle_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sim_1/new/sim_triangle_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_triangle_controller
"xvhdl --incr --relax -prj sim_triangle_controller_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
"xelab -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 368fe7f98cd14e558f36c93b97b85bdc --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_utils_v2_0_6 -L cordic_v6_0_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_triangle_controller_behav xil_defaultlib.sim_triangle_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sources_1/new/triangle_controller.v" Line 1. Module triangle_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cordic_v6_0_16.cordic_v6_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_16.cordic_pack
Compiling package cordic_v6_0_16.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=2,family="s...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=1,family="s...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_eng [\cordic_eng(p_xdevicefamily="spa...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_round [\cordic_round(p_xdevicefamily="s...]
Compiling architecture struct_all of entity cordic_v6_0_16.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_synth [\cordic_v6_0_16_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_16.cordic_v6_0_16_viv [\cordic_v6_0_16_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_16.cordic_v6_0_16 [\cordic_v6_0_16(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.triangle_controller
Compiling module xil_defaultlib.sim_triangle_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_triangle_controller_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kxdn/Desktop/Generator/Generator -notrace
couldn't read file "C:/Users/kxdn/Desktop/Generator/Generator": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  1 09:01:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 966.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_triangle_controller_behav -key {Behavioral:sim_1:Functional:sim_triangle_controller} -tclbatch {sim_triangle_controller.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_triangle_controller.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_triangle_controller_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 992.000 ; gain = 25.875
run all
$finish called at time : 4001062 ns : File "C:/Users/kxdn/Desktop/Generator/Generator SSS/Generator SSS.srcs/sim_1/new/sim_triangle_controller.v" Line 45
run all
run: Time (s): cpu = 00:15:53 ; elapsed = 01:23:47 . Memory (MB): peak = 1087.863 ; gain = 74.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1087.863 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 10:45:34 2020...
