INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.sim/sim_1/synth/timing/xsim/PG_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit_0
INFO: [VRFC 10-311] analyzing module max2to1_32bit_1
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/PG_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG_tb
