{"Source Block": ["oh/elink/hdl/etx.v@75:85@HdlIdDef", "   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrr_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxwr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxwr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxwr_fifo_wait;\t\t// From etx_core of etx_core.v\n  \n   /************************************************************/\n   /*Clocks                                                    */\n   /************************************************************/\n   etx_clocks etx_clocks (.etx_io_nreset\t(etx_io_nreset),\n"], "Clone Blocks": [["oh/elink/hdl/etx.v@73:83", "   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrr_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxwr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxwr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxwr_fifo_wait;\t\t// From etx_core of etx_core.v\n  \n   /************************************************************/\n   /*Clocks                                                    */\n"], ["oh/elink/hdl/etx.v@74:84", "   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrr_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxwr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxwr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxwr_fifo_wait;\t\t// From etx_core of etx_core.v\n  \n   /************************************************************/\n   /*Clocks                                                    */\n   /************************************************************/\n"], ["oh/elink/hdl/etx.v@72:82", "   wire\t\t\ttxrd_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrd_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrd_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxrr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxrr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxrr_fifo_wait;\t\t// From etx_core of etx_core.v\n   wire\t\t\ttxwr_fifo_access;\t// From etx_fifo of etx_fifo.v\n   wire [PW-1:0]\ttxwr_fifo_packet;\t// From etx_fifo of etx_fifo.v\n   wire\t\t\ttxwr_fifo_wait;\t\t// From etx_core of etx_core.v\n  \n   /************************************************************/\n"]], "Diff Content": {"Delete": [], "Add": [[80, "   wire \t\tetx_io_nreset;\n"]]}}