IP Upgrade report for Top
Sat Feb 13 19:54:19 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Feb 13 19:54:19 2021           ;
; Quartus Prime Version        ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                ; Top                                         ;
; Top-level Entity Name        ; Top                                         ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                                                                     ;
+---------------------------+----------------+---------+-------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+---------+
; Entity Name               ; Component Name ; Version ; Original Source File                                              ; Generation File Path           ; New Source File                                                   ; Message ;
+---------------------------+----------------+---------+-------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+---------+
; NiosII_Controlled_Section ; Qsys           ; 17.0    ; NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.qip ; NiosII_Controlled_Section.qsys ; NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.qip ;         ;
+---------------------------+----------------+---------+-------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "NiosII_Controlled_Section.qsys" to "NiosII_Controlled_Section.BAK.qsys"
Info (11902): Backing up file "NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.v" to "NiosII_Controlled_Section.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "NiosII_Controlled_Section.qsys"
Info: 2021.02.13.19:52:48 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2021.02.13.19:52:48 Info: Finished upgrading the ip cores
Info: 2021.02.13.19:52:57 Info: Saving generation log to E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section
Info: 2021.02.13.19:52:57 Info: Starting: Create simulation model
Info: 2021.02.13.19:52:57 Info: qsys-generate E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2021.02.13.19:52:57 Info: Loading Three_Phase_Power_Analyzer
Info: 2021.02.13.19:52:57 Info: Reading input file
Info: 2021.02.13.19:52:57 Info: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Alpha_Blender
Info: 2021.02.13.19:52:57 Info: Adding Channel1_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel1_Analog
Info: 2021.02.13.19:52:57 Info: Adding Channel2_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel2_Analog
Info: 2021.02.13.19:52:57 Info: Adding Channel3_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel3_Analog
Info: 2021.02.13.19:52:57 Info: Adding Channel4_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel4_Analog
Info: 2021.02.13.19:52:57 Info: Adding Channel5_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel5_Analog
Info: 2021.02.13.19:52:57 Info: Adding Channel6_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Channel6_Analog
Info: 2021.02.13.19:52:57 Info: Adding Character_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Character_Buffer
Info: 2021.02.13.19:52:57 Info: Adding FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module FIFO
Info: 2021.02.13.19:52:57 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module JTAG
Info: 2021.02.13.19:52:57 Info: Adding NiosII [altera_nios2_gen2 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module NiosII
Info: 2021.02.13.19:52:57 Info: Adding OnChip_Memory [altera_avalon_onchip_memory2 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module OnChip_Memory
Info: 2021.02.13.19:52:57 Info: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Pixel_Buffer
Info: 2021.02.13.19:52:57 Info: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module RGB_Resampler
Info: 2021.02.13.19:52:57 Info: Adding Read_Address [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Read_Address
Info: 2021.02.13.19:52:57 Info: Adding Read_New_Sample [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Read_New_Sample
Info: 2021.02.13.19:52:57 Info: Adding SRAM [altera_up_avalon_sram 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module SRAM
Info: 2021.02.13.19:52:57 Info: Adding System_ID [altera_avalon_sysid_qsys 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module System_ID
Info: 2021.02.13.19:52:57 Info: Adding Timer [altera_avalon_timer 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Timer
Info: 2021.02.13.19:52:57 Info: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module VGA_Controller
Info: 2021.02.13.19:52:57 Info: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module VGA_PLL
Info: 2021.02.13.19:52:57 Info: Adding Writing_Finish_Flag [altera_avalon_pio 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module Writing_Finish_Flag
Info: 2021.02.13.19:52:57 Info: Adding clk_0 [clock_source 18.0]
Info: 2021.02.13.19:52:57 Info: Parameterizing module clk_0
Info: 2021.02.13.19:52:57 Info: Building connections
Info: 2021.02.13.19:52:57 Info: Parameterizing connections
Info: 2021.02.13.19:52:57 Info: Validating
Info: 2021.02.13.19:52:58 Info: Done reading input file
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel1_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel2_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel3_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel4_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel5_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Channel6_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Character_Buffer: Character Resolution: 80 x 60
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Read_New_Sample: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.System_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.System_ID: Time stamp will be automatically updated when this component is generated.
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section.Writing_Finish_Flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2021.02.13.19:52:59 Warning: NiosII_Controlled_Section.RGB_Resampler: RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: 2021.02.13.19:52:59 Info: NiosII_Controlled_Section: Generating NiosII_Controlled_Section "NiosII_Controlled_Section" for SIM_VERILOG
Info: 2021.02.13.19:53:05 Info: Alpha_Blender: Starting Generation of the Alpha Blender
Info: 2021.02.13.19:53:06 Info: Alpha_Blender: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blender"
Info: 2021.02.13.19:53:06 Info: Channel1_Analog: Starting RTL generation for module 'NiosII_Controlled_Section_Channel1_Analog'
Info: 2021.02.13.19:53:06 Info: Channel1_Analog:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Channel1_Analog --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0003_Channel1_Analog_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0003_Channel1_Analog_gen//NiosII_Controlled_Section_Channel1_Analog_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0003_Channel1_Analog_gen
Info: 2021.02.13.19:53:06 Info: Channel1_Analog: Done RTL generation for module 'NiosII_Controlled_Section_Channel1_Analog'
Info: 2021.02.13.19:53:06 Info: Channel1_Analog: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Channel1_Analog"
Info: 2021.02.13.19:53:06 Info: Character_Buffer: Starting Generation of Character Buffer
Info: 2021.02.13.19:53:06 Info: Character_Buffer: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_character_buffer_with_dma "Character_Buffer"
Info: 2021.02.13.19:53:06 Info: FIFO: Starting Generation of the Dual Clock Buffer
Info: 2021.02.13.19:53:06 Info: FIFO: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_dual_clock_buffer "FIFO"
Info: 2021.02.13.19:53:06 Info: JTAG: Starting RTL generation for module 'NiosII_Controlled_Section_JTAG'
Info: 2021.02.13.19:53:06 Info: JTAG:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_Controlled_Section_JTAG --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0006_JTAG_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0006_JTAG_gen//NiosII_Controlled_Section_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0006_JTAG_gen
Info: 2021.02.13.19:53:07 Info: JTAG: Done RTL generation for module 'NiosII_Controlled_Section_JTAG'
Info: 2021.02.13.19:53:07 Info: JTAG: "NiosII_Controlled_Section" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2021.02.13.19:53:07 Info: NiosII: "NiosII_Controlled_Section" instantiated altera_nios2_gen2 "NiosII"
Info: 2021.02.13.19:53:07 Info: OnChip_Memory: Starting RTL generation for module 'NiosII_Controlled_Section_OnChip_Memory'
Info: 2021.02.13.19:53:07 Info: OnChip_Memory:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_Controlled_Section_OnChip_Memory --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0007_OnChip_Memory_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0007_OnChip_Memory_gen//NiosII_Controlled_Section_OnChip_Memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0007_OnChip_Memory_gen
Info: 2021.02.13.19:53:07 Info: OnChip_Memory: Done RTL generation for module 'NiosII_Controlled_Section_OnChip_Memory'
Info: 2021.02.13.19:53:07 Info: OnChip_Memory: "NiosII_Controlled_Section" instantiated altera_avalon_onchip_memory2 "OnChip_Memory"
Info: 2021.02.13.19:53:07 Info: Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: 2021.02.13.19:53:08 Info: Pixel_Buffer: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer"
Info: 2021.02.13.19:53:08 Info: RGB_Resampler: Starting Generation of Video RGB Resampler
Info: 2021.02.13.19:53:08 Info: RGB_Resampler: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_rgb_resampler "RGB_Resampler"
Info: 2021.02.13.19:53:08 Info: Read_Address: Starting RTL generation for module 'NiosII_Controlled_Section_Read_Address'
Info: 2021.02.13.19:53:08 Info: Read_Address:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Read_Address --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0010_Read_Address_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0010_Read_Address_gen//NiosII_Controlled_Section_Read_Address_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0010_Read_Address_gen
Info: 2021.02.13.19:53:08 Info: Read_Address: Done RTL generation for module 'NiosII_Controlled_Section_Read_Address'
Info: 2021.02.13.19:53:08 Info: Read_Address: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Read_Address"
Info: 2021.02.13.19:53:08 Info: Read_New_Sample: Starting RTL generation for module 'NiosII_Controlled_Section_Read_New_Sample'
Info: 2021.02.13.19:53:08 Info: Read_New_Sample:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Read_New_Sample --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0011_Read_New_Sample_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0011_Read_New_Sample_gen//NiosII_Controlled_Section_Read_New_Sample_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0011_Read_New_Sample_gen
Info: 2021.02.13.19:53:08 Info: Read_New_Sample: Done RTL generation for module 'NiosII_Controlled_Section_Read_New_Sample'
Info: 2021.02.13.19:53:08 Info: Read_New_Sample: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Read_New_Sample"
Info: 2021.02.13.19:53:08 Info: SRAM: Starting Generation of the SRAM Controller
Info: 2021.02.13.19:53:08 Info: SRAM: "NiosII_Controlled_Section" instantiated altera_up_avalon_sram "SRAM"
Info: 2021.02.13.19:53:08 Info: System_ID: "NiosII_Controlled_Section" instantiated altera_avalon_sysid_qsys "System_ID"
Info: 2021.02.13.19:53:08 Info: Timer: Starting RTL generation for module 'NiosII_Controlled_Section_Timer'
Info: 2021.02.13.19:53:08 Info: Timer:   Generation command is [exec F:/Quartus_18/quartus/bin64//perl/bin/perl.exe -I F:/Quartus_18/quartus/bin64//perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_Controlled_Section_Timer --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0014_Timer_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0014_Timer_gen//NiosII_Controlled_Section_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0014_Timer_gen
Info: 2021.02.13.19:53:08 Info: Timer: Done RTL generation for module 'NiosII_Controlled_Section_Timer'
Info: 2021.02.13.19:53:08 Info: Timer: "NiosII_Controlled_Section" instantiated altera_avalon_timer "Timer"
Info: 2021.02.13.19:53:08 Info: VGA_Controller: Starting Generation of VGA Controller
Info: 2021.02.13.19:53:08 Info: VGA_Controller: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: 2021.02.13.19:53:09 Info: VGA_PLL: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:13 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:14 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:15 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:15 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:15 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:53:18 Info: mm_interconnect_0: "NiosII_Controlled_Section" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.02.13.19:53:18 Info: irq_mapper: "NiosII_Controlled_Section" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.02.13.19:53:18 Info: rst_controller: "NiosII_Controlled_Section" instantiated altera_reset_controller "rst_controller"
Info: 2021.02.13.19:53:18 Info: cpu: Starting RTL generation for module 'NiosII_Controlled_Section_NiosII_cpu'
Info: 2021.02.13.19:53:18 Info: cpu:   Generation command is [exec F:/Quartus_18/quartus/bin64//eperlcmd.exe -I F:/Quartus_18/quartus/bin64//perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_Controlled_Section_NiosII_cpu --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0018_cpu_gen/ --quartus_bindir=F:/Quartus_18/quartus/bin64/ --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0018_cpu_gen//NiosII_Controlled_Section_NiosII_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0018_cpu_gen
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*) Starting Nios II generation
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   Checking for plaintext license.
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   Plaintext license not found.
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:19 (*)   Checking for encrypted license (non-evaluation).
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   Elaborating CPU configuration settings
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)   Creating all objects for CPU
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)     Testbench
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)     Instruction decoding
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)       Instruction fields
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)       Instruction decodes
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)       Signals for RTL simulation waveforms
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)       Instruction controls
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:20 (*)     Pipeline frontend
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:21 (*)     Pipeline backend
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:23 (*)   Creating 'C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0018_cpu_gen/
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:23 (*)   Generating RTL from CPU objects
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:25 (*)   Creating encrypted RTL
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:25 (*)   Creating IP functional simulation model
Info: 2021.02.13.19:53:39 Info: cpu: # 2021.02.13 19:53:39 (*) Done Nios II generation
Info: 2021.02.13.19:53:39 Info: cpu: Done RTL generation for module 'NiosII_Controlled_Section_NiosII_cpu'
Info: 2021.02.13.19:53:39 Info: cpu: "NiosII" instantiated altera_nios2_gen2_unit "cpu"
Info: 2021.02.13.19:53:39 Info: video_pll: Generating simgen model
Info: 2021.02.13.19:53:51 Info: video_pll: Simgen was successful
Info: 2021.02.13.19:53:51 Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: 2021.02.13.19:53:51 Info: reset_from_locked: "VGA_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2021.02.13.19:53:51 Info: Pixel_Buffer_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Pixel_Buffer_avalon_pixel_dma_master_translator"
Info: 2021.02.13.19:53:51 Info: SRAM_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SRAM_avalon_sram_slave_translator"
Info: 2021.02.13.19:53:51 Info: Pixel_Buffer_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Pixel_Buffer_avalon_pixel_dma_master_agent"
Info: 2021.02.13.19:53:51 Info: SRAM_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SRAM_avalon_sram_slave_agent"
Info: 2021.02.13.19:53:51 Info: SRAM_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SRAM_avalon_sram_slave_agent_rsp_fifo"
Info: 2021.02.13.19:53:51 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2021.02.13.19:53:51 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2021.02.13.19:53:51 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2021.02.13.19:53:51 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2021.02.13.19:53:51 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2021.02.13.19:53:51 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2021.02.13.19:53:51 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2021.02.13.19:53:51 Info: NiosII_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosII_data_master_limiter"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: SRAM_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_avalon_sram_slave_burst_adapter"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.02.13.19:53:51 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2021.02.13.19:53:51 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2021.02.13.19:53:51 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.02.13.19:53:51 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.02.13.19:53:51 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: SRAM_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_avalon_sram_slave_rsp_width_adapter"
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:51 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation/submodules
Info: 2021.02.13.19:53:52 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.02.13.19:53:52 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2021.02.13.19:53:52 Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2021.02.13.19:53:52 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:53:52 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:53:52 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:53:52 Info: NiosII_Controlled_Section: Done "NiosII_Controlled_Section" with 53 modules, 100 files
Info: 2021.02.13.19:53:52 Info: qsys-generate succeeded.
Info: 2021.02.13.19:53:52 Info: Finished: Create simulation model
Info: 2021.02.13.19:53:52 Info: Starting: Create Modelsim Project.
Info: 2021.02.13.19:53:52 Info: sim-script-gen --spd=E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section\NiosII_Controlled_Section.spd --output-directory=E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:52 Info: Doing: ip-make-simscript --spd=E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section\NiosII_Controlled_Section.spd --output-directory=E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info: Generating the following file(s) for MODELSIM simulator in E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info:     mentor
Info: 2021.02.13.19:53:53 Info: Generating the following file(s) for VCS simulator in E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info:     synopsys/vcs
Info: 2021.02.13.19:53:53 Info: Generating the following file(s) for VCSMX simulator in E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info:     synopsys/vcsmx
Info: 2021.02.13.19:53:53 Info:     synopsys/vcsmx
Info: 2021.02.13.19:53:53 Info: Generating the following file(s) for NCSIM simulator in E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info:     cadence
Info: 2021.02.13.19:53:53 Info:     cadence
Info: 2021.02.13.19:53:53 Info:     cadence
Info: 2021.02.13.19:53:53 Info:     50 .cds.lib files in cadence/cds_libs
Info: 2021.02.13.19:53:53 Info: Generating the following file(s) for RIVIERA simulator in E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info:     aldec
Info: 2021.02.13.19:53:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/simulation
Info: 2021.02.13.19:53:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2021.02.13.19:53:53 Info: Finished: Create Modelsim Project.
Info: 2021.02.13.19:53:53 Info: Starting: Create block symbol file (.bsf)
Info: 2021.02.13.19:53:53 Info: qsys-generate E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section.qsys --block-symbol-file --output-directory=E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2021.02.13.19:53:53 Info: Loading Three_Phase_Power_Analyzer
Info: 2021.02.13.19:53:53 Info: Reading input file
Info: 2021.02.13.19:53:53 Info: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Alpha_Blender
Info: 2021.02.13.19:53:53 Info: Adding Channel1_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel1_Analog
Info: 2021.02.13.19:53:53 Info: Adding Channel2_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel2_Analog
Info: 2021.02.13.19:53:53 Info: Adding Channel3_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel3_Analog
Info: 2021.02.13.19:53:53 Info: Adding Channel4_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel4_Analog
Info: 2021.02.13.19:53:53 Info: Adding Channel5_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel5_Analog
Info: 2021.02.13.19:53:53 Info: Adding Channel6_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Channel6_Analog
Info: 2021.02.13.19:53:53 Info: Adding Character_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Character_Buffer
Info: 2021.02.13.19:53:53 Info: Adding FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module FIFO
Info: 2021.02.13.19:53:53 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module JTAG
Info: 2021.02.13.19:53:53 Info: Adding NiosII [altera_nios2_gen2 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module NiosII
Info: 2021.02.13.19:53:53 Info: Adding OnChip_Memory [altera_avalon_onchip_memory2 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module OnChip_Memory
Info: 2021.02.13.19:53:53 Info: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Pixel_Buffer
Info: 2021.02.13.19:53:53 Info: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module RGB_Resampler
Info: 2021.02.13.19:53:53 Info: Adding Read_Address [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Read_Address
Info: 2021.02.13.19:53:53 Info: Adding Read_New_Sample [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Read_New_Sample
Info: 2021.02.13.19:53:53 Info: Adding SRAM [altera_up_avalon_sram 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module SRAM
Info: 2021.02.13.19:53:53 Info: Adding System_ID [altera_avalon_sysid_qsys 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module System_ID
Info: 2021.02.13.19:53:53 Info: Adding Timer [altera_avalon_timer 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Timer
Info: 2021.02.13.19:53:53 Info: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module VGA_Controller
Info: 2021.02.13.19:53:53 Info: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module VGA_PLL
Info: 2021.02.13.19:53:53 Info: Adding Writing_Finish_Flag [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module Writing_Finish_Flag
Info: 2021.02.13.19:53:53 Info: Adding clk_0 [clock_source 18.0]
Info: 2021.02.13.19:53:53 Info: Parameterizing module clk_0
Info: 2021.02.13.19:53:53 Info: Building connections
Info: 2021.02.13.19:53:53 Info: Parameterizing connections
Info: 2021.02.13.19:53:53 Info: Validating
Info: 2021.02.13.19:53:53 Info: Done reading input file
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel1_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel2_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel3_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel4_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel5_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Channel6_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Character_Buffer: Character Resolution: 80 x 60
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Read_New_Sample: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.System_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.System_ID: Time stamp will be automatically updated when this component is generated.
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: 2021.02.13.19:53:54 Info: NiosII_Controlled_Section.Writing_Finish_Flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2021.02.13.19:53:54 Warning: NiosII_Controlled_Section.RGB_Resampler: RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: 2021.02.13.19:53:54 Info: qsys-generate succeeded.
Info: 2021.02.13.19:53:54 Info: Finished: Create block symbol file (.bsf)
Info: 2021.02.13.19:53:54 Info:
Info: 2021.02.13.19:53:54 Info: Starting: Create HDL design files for synthesis
Info: 2021.02.13.19:53:54 Info: qsys-generate E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section.qsys --synthesis=VERILOG --output-directory=E:\LearningC++\Harmonic_Injection\Harmonic-Injection\Three_Phase_Power_Analyzer\NiosII_Controlled_Section\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2021.02.13.19:53:54 Info: Loading Three_Phase_Power_Analyzer
Info: 2021.02.13.19:53:55 Info: Reading input file
Info: 2021.02.13.19:53:55 Info: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Alpha_Blender
Info: 2021.02.13.19:53:55 Info: Adding Channel1_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel1_Analog
Info: 2021.02.13.19:53:55 Info: Adding Channel2_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel2_Analog
Info: 2021.02.13.19:53:55 Info: Adding Channel3_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel3_Analog
Info: 2021.02.13.19:53:55 Info: Adding Channel4_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel4_Analog
Info: 2021.02.13.19:53:55 Info: Adding Channel5_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel5_Analog
Info: 2021.02.13.19:53:55 Info: Adding Channel6_Analog [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Channel6_Analog
Info: 2021.02.13.19:53:55 Info: Adding Character_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Character_Buffer
Info: 2021.02.13.19:53:55 Info: Adding FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module FIFO
Info: 2021.02.13.19:53:55 Info: Adding JTAG [altera_avalon_jtag_uart 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module JTAG
Info: 2021.02.13.19:53:55 Info: Adding NiosII [altera_nios2_gen2 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module NiosII
Info: 2021.02.13.19:53:55 Info: Adding OnChip_Memory [altera_avalon_onchip_memory2 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module OnChip_Memory
Info: 2021.02.13.19:53:55 Info: Adding Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Pixel_Buffer
Info: 2021.02.13.19:53:55 Info: Adding RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module RGB_Resampler
Info: 2021.02.13.19:53:55 Info: Adding Read_Address [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Read_Address
Info: 2021.02.13.19:53:55 Info: Adding Read_New_Sample [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Read_New_Sample
Info: 2021.02.13.19:53:55 Info: Adding SRAM [altera_up_avalon_sram 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module SRAM
Info: 2021.02.13.19:53:55 Info: Adding System_ID [altera_avalon_sysid_qsys 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module System_ID
Info: 2021.02.13.19:53:55 Info: Adding Timer [altera_avalon_timer 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Timer
Info: 2021.02.13.19:53:55 Info: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module VGA_Controller
Info: 2021.02.13.19:53:55 Info: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module VGA_PLL
Info: 2021.02.13.19:53:55 Info: Adding Writing_Finish_Flag [altera_avalon_pio 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module Writing_Finish_Flag
Info: 2021.02.13.19:53:55 Info: Adding clk_0 [clock_source 18.0]
Info: 2021.02.13.19:53:55 Info: Parameterizing module clk_0
Info: 2021.02.13.19:53:55 Info: Building connections
Info: 2021.02.13.19:53:55 Info: Parameterizing connections
Info: 2021.02.13.19:53:55 Info: Validating
Info: 2021.02.13.19:53:55 Info: Done reading input file
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel1_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel2_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel3_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel4_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel5_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Channel6_Analog: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Character_Buffer: Character Resolution: 80 x 60
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Read_New_Sample: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.System_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.System_ID: Time stamp will be automatically updated when this component is generated.
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section.Writing_Finish_Flag: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2021.02.13.19:53:56 Warning: NiosII_Controlled_Section.RGB_Resampler: RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: 2021.02.13.19:53:56 Info: NiosII_Controlled_Section: Generating NiosII_Controlled_Section "NiosII_Controlled_Section" for QUARTUS_SYNTH
Info: 2021.02.13.19:54:01 Info: Alpha_Blender: Starting Generation of the Alpha Blender
Info: 2021.02.13.19:54:01 Info: Alpha_Blender: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blender"
Info: 2021.02.13.19:54:01 Info: Channel1_Analog: Starting RTL generation for module 'NiosII_Controlled_Section_Channel1_Analog'
Info: 2021.02.13.19:54:01 Info: Channel1_Analog:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Channel1_Analog --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0050_Channel1_Analog_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0050_Channel1_Analog_gen/
Info: 2021.02.13.19:54:01 Info: Channel1_Analog: Done RTL generation for module 'NiosII_Controlled_Section_Channel1_Analog'
Info: 2021.02.13.19:54:01 Info: Channel1_Analog: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Channel1_Analog"
Info: 2021.02.13.19:54:01 Info: Character_Buffer: Starting Generation of Character Buffer
Info: 2021.02.13.19:54:01 Info: Character_Buffer: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_character_buffer_with_dma "Character_Buffer"
Info: 2021.02.13.19:54:01 Info: FIFO: Starting Generation of the Dual Clock Buffer
Info: 2021.02.13.19:54:01 Info: FIFO: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_dual_clock_buffer "FIFO"
Info: 2021.02.13.19:54:01 Info: JTAG: Starting RTL generation for module 'NiosII_Controlled_Section_JTAG'
Info: 2021.02.13.19:54:01 Info: JTAG:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_Controlled_Section_JTAG --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0053_JTAG_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0053_JTAG_gen/
Info: 2021.02.13.19:54:01 Info: JTAG: Done RTL generation for module 'NiosII_Controlled_Section_JTAG'
Info: 2021.02.13.19:54:01 Info: JTAG: "NiosII_Controlled_Section" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2021.02.13.19:54:02 Info: NiosII: "NiosII_Controlled_Section" instantiated altera_nios2_gen2 "NiosII"
Info: 2021.02.13.19:54:02 Info: OnChip_Memory: Starting RTL generation for module 'NiosII_Controlled_Section_OnChip_Memory'
Info: 2021.02.13.19:54:02 Info: OnChip_Memory:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_Controlled_Section_OnChip_Memory --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0054_OnChip_Memory_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0054_OnChip_Memory_gen/
Info: 2021.02.13.19:54:02 Info: OnChip_Memory: Done RTL generation for module 'NiosII_Controlled_Section_OnChip_Memory'
Info: 2021.02.13.19:54:02 Info: OnChip_Memory: "NiosII_Controlled_Section" instantiated altera_avalon_onchip_memory2 "OnChip_Memory"
Info: 2021.02.13.19:54:02 Info: Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: 2021.02.13.19:54:02 Info: Pixel_Buffer: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer"
Info: 2021.02.13.19:54:02 Info: RGB_Resampler: Starting Generation of Video RGB Resampler
Info: 2021.02.13.19:54:02 Info: RGB_Resampler: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_rgb_resampler "RGB_Resampler"
Info: 2021.02.13.19:54:02 Info: Read_Address: Starting RTL generation for module 'NiosII_Controlled_Section_Read_Address'
Info: 2021.02.13.19:54:02 Info: Read_Address:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Read_Address --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0057_Read_Address_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0057_Read_Address_gen/
Info: 2021.02.13.19:54:02 Info: Read_Address: Done RTL generation for module 'NiosII_Controlled_Section_Read_Address'
Info: 2021.02.13.19:54:02 Info: Read_Address: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Read_Address"
Info: 2021.02.13.19:54:02 Info: Read_New_Sample: Starting RTL generation for module 'NiosII_Controlled_Section_Read_New_Sample'
Info: 2021.02.13.19:54:02 Info: Read_New_Sample:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_Controlled_Section_Read_New_Sample --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0058_Read_New_Sample_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0058_Read_New_Sample_gen/
Info: 2021.02.13.19:54:02 Info: Read_New_Sample: Done RTL generation for module 'NiosII_Controlled_Section_Read_New_Sample'
Info: 2021.02.13.19:54:02 Info: Read_New_Sample: "NiosII_Controlled_Section" instantiated altera_avalon_pio "Read_New_Sample"
Info: 2021.02.13.19:54:02 Info: SRAM: Starting Generation of the SRAM Controller
Info: 2021.02.13.19:54:02 Info: SRAM: "NiosII_Controlled_Section" instantiated altera_up_avalon_sram "SRAM"
Info: 2021.02.13.19:54:02 Info: System_ID: "NiosII_Controlled_Section" instantiated altera_avalon_sysid_qsys "System_ID"
Info: 2021.02.13.19:54:02 Info: Timer: Starting RTL generation for module 'NiosII_Controlled_Section_Timer'
Info: 2021.02.13.19:54:02 Info: Timer:   Generation command is [exec F:/Quartus_18/quartus/bin64//perl/bin/perl.exe -I F:/Quartus_18/quartus/bin64//perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_Controlled_Section_Timer --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0061_Timer_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0061_Timer_gen/
Info: 2021.02.13.19:54:03 Info: Timer: Done RTL generation for module 'NiosII_Controlled_Section_Timer'
Info: 2021.02.13.19:54:03 Info: Timer: "NiosII_Controlled_Section" instantiated altera_avalon_timer "Timer"
Info: 2021.02.13.19:54:03 Info: VGA_Controller: Starting Generation of VGA Controller
Info: 2021.02.13.19:54:03 Info: VGA_Controller: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: 2021.02.13.19:54:03 Info: VGA_PLL: "NiosII_Controlled_Section" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:08 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:09 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2021.02.13.19:54:11 Info: mm_interconnect_0: "NiosII_Controlled_Section" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.02.13.19:54:11 Info: irq_mapper: "NiosII_Controlled_Section" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.02.13.19:54:11 Info: rst_controller: "NiosII_Controlled_Section" instantiated altera_reset_controller "rst_controller"
Info: 2021.02.13.19:54:11 Info: cpu: Starting RTL generation for module 'NiosII_Controlled_Section_NiosII_cpu'
Info: 2021.02.13.19:54:11 Info: cpu:   Generation command is [exec F:/Quartus_18/quartus/bin64//eperlcmd.exe -I F:/Quartus_18/quartus/bin64//perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_Controlled_Section_NiosII_cpu --dir=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0065_cpu_gen/ --quartus_bindir=F:/Quartus_18/quartus/bin64/ --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8671_3673200126157808783.dir/0065_cpu_gen/
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*) Starting Nios II generation
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   Checking for plaintext license.
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   Plaintext license not found.
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:12 (*)   Checking for encrypted license (non-evaluation).
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   Elaborating CPU configuration settings
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)   Creating all objects for CPU
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)     Testbench
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)     Instruction decoding
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)       Instruction fields
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)       Instruction decodes
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)       Signals for RTL simulation waveforms
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)       Instruction controls
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:13 (*)     Pipeline frontend
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:14 (*)     Pipeline backend
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:15 (*)   Generating RTL from CPU objects
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:17 (*)   Creating encrypted RTL
Info: 2021.02.13.19:54:18 Info: cpu: # 2021.02.13 19:54:18 (*) Done Nios II generation
Info: 2021.02.13.19:54:18 Info: cpu: Done RTL generation for module 'NiosII_Controlled_Section_NiosII_cpu'
Info: 2021.02.13.19:54:18 Info: cpu: "NiosII" instantiated altera_nios2_gen2_unit "cpu"
Info: 2021.02.13.19:54:18 Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: 2021.02.13.19:54:18 Info: reset_from_locked: "VGA_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2021.02.13.19:54:18 Info: Pixel_Buffer_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Pixel_Buffer_avalon_pixel_dma_master_translator"
Info: 2021.02.13.19:54:18 Info: SRAM_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SRAM_avalon_sram_slave_translator"
Info: 2021.02.13.19:54:18 Info: Pixel_Buffer_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Pixel_Buffer_avalon_pixel_dma_master_agent"
Info: 2021.02.13.19:54:18 Info: SRAM_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SRAM_avalon_sram_slave_agent"
Info: 2021.02.13.19:54:18 Info: SRAM_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SRAM_avalon_sram_slave_agent_rsp_fifo"
Info: 2021.02.13.19:54:18 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2021.02.13.19:54:18 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2021.02.13.19:54:18 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2021.02.13.19:54:18 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2021.02.13.19:54:18 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2021.02.13.19:54:18 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2021.02.13.19:54:18 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2021.02.13.19:54:18 Info: NiosII_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosII_data_master_limiter"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: SRAM_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_avalon_sram_slave_burst_adapter"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.02.13.19:54:18 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2021.02.13.19:54:18 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2021.02.13.19:54:18 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.02.13.19:54:18 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.02.13.19:54:18 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: SRAM_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_avalon_sram_slave_rsp_width_adapter"
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: Reusing file E:/LearningC++/Harmonic_Injection/Harmonic-Injection/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules
Info: 2021.02.13.19:54:18 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.02.13.19:54:18 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2021.02.13.19:54:19 Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: 2021.02.13.19:54:19 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:54:19 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:54:19 Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: 2021.02.13.19:54:19 Info: NiosII_Controlled_Section: Done "NiosII_Controlled_Section" with 53 modules, 89 files
Info: 2021.02.13.19:54:19 Info: qsys-generate succeeded.
Info: 2021.02.13.19:54:19 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "NiosII_Controlled_Section.qsys"
Info (23030): Evaluation of Tcl script f:/quartus_18/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Sat Feb 13 19:54:20 2021
    Info: Elapsed time: 00:01:54
    Info: Total CPU time (on all processors): 00:02:26


