Doron Bustan , John Havlicek, Some complexity results for systemverilog assertions, Proceedings of the 18th international conference on Computer Aided Verification, August 17-20, 2006, Seattle, WA[doi>10.1007/11817963_21]
B. Candaele. 2005. SoC Design for Avanced Applications. http://www.ics.ele.tue.nl/dsd/dsd2005/files/DSD05ThalesSept1rstPorto.pdf.
K. Claessen and J. Martensson. 2004. An operational semantics for weak PSL. In Proceedings of FMCAD'04.
Anat Dahan , Daniel Geist , Leonid Gluhovsky , Dmitry Pidan , Gil Shapir , Yaron Wolfsthal , Lyes Benalycherif , Romain Kamdem , Younes Lahbib, Combining System Level Modeling with Assertion Based Verification, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.310-315, March 21-23, 2005[doi>10.1109/ISQED.2005.32]
W. Ecker , V. Esen , M. Hull, Execution semantics and formalisms for multi-abstraction TLM assertions, Proceedings of the Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings., p.93-102, July 27-30, 2006[doi>10.1109/MEMCOD.2006.1695910]
Wolfgang Ecker , Volkan Esen , Thomas Steininger , Michael Velten , Michael Hull, Interactive presentation: Implementation of a transaction level assertion framework in SystemC, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Cindy Eisner , Dana Fisman, A Practical Introduction to PSL (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Cindy Eisner , Dana Fisman, Augmenting a regular expression-based temporal logic with local variables, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-8, November 17-20, 2008, Portland, Oregon
Volkan Esen. 2008. A New Assertion Language Covering Multiple Levels of Abstraction. Ph.D. Dissertation. Technical University of Munich (Germany).
Luca Ferro , Laurence Pierre, Formal semantics for PSL modeling layer and application to the verification of transactional models, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Harry Foster, Applied Assertion-Based Verification: An Industry Perspective, Foundations and Trends in Electronic Design Automation, v.3 n.1, p.1-95, January 2009[doi>10.1561/1000000013]
Harry Foster , David Lacey , Adam Krolnik, Assertion-Based Design, Kluwer Academic Publishers, Norwell, MA, 2003
Mark Glasser. 2006. Applying Transaction-Level Models for Design and Testbenches. SOC Central.
Richard Goering. 2006. Transaction models offer new deal for EDA. EETimes, http://www.eetimes.com/showArticle.jhtml?articleID&equals;181503693.
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
John Havlicek and Yaron Wolfsthal. 2005. PSL and SVA: Two standard assertion languages addressing complementary engineering needs. In Proceedings of DVCon'05.
Younes Lahbib. 2006. Extension of Assertion-Based Verification Approaches for the Verification of SystemC SoC Models. Ph.D. Dissertation. University of Monastir (Tunisia).
Jiang Long , Andrew Seawright, Synthesizing SVA local variables for formal verification, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278500]
Katell Morin-Allory , Dominique Borrione, Proven correct monitors from PSL specifications, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
D. Pidan and S. Ruah. 2009. Design verification using directives having local variables (Patent US 2009/0216513 A1).
L. Pierre and L. Ferro. 2010. Enhancing the assertion-based verification of TLM designs with reentrancy. In Proceedings of MEMOCODE'10.
L. Pierre and L. Ferro. 2011. Dynamic verification of SystemC transactional models (Chapter 22). In Model-Based Testing for Embedded Systems. CRC Press. http://www-tima.imag.fr/vds/Isis/.
L. Pierre, L. Ferro, Z. Bel Hadj Amor, P Bourgon, and J. Qu√©vremont. 2012. Integrating PSL properties into SystemC transactional modeling: Application to the verification of a modem SoC. In Proceedings of the IEEE International Symposium on Industrial Embedded Systems (SIES'12).
PSL. 2005. IEEE Std 1850--2005, IEEE Standard for Property Specification Language (PSL). IEEE.
PSL. 2010. IEEE Std 1850--2010, IEEE Standard for Property Specification Language (PSL). IEEE.
SVA. 2005. IEEE Std 1800--2005, IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language. IEEE.
SVA. 2009. IEEE Std 1800--2009, IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language. IEEE.
SystemC. 2011. IEEE Std 1666--2011, IEEE Standard System C Language Reference Manual. IEEE.
D. Tabakov and M. Vardi. 2010. Monitoring temporal SystemC Properties. In Proceedings of MEMOCODE'10.
