Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "nf10_10g_interface_2_wrapper_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/nf10_10g_interface_2_wrapper.ngc"

---- Source Options
Top Module Name                    : nf10_10g_interface_2_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/nf10_axis_converter.v" in library nf10_axis_converter_v1_00_a
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v" in library nf10_axis_converter_v1_00_a
Module <nf10_axis_converter> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library nf10_axis_converter_v1_00_a
Module <small_fifo> compiled
Module <fallthrough_small_fifo> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/rocketio_wrapper.v" in library nf10_10g_interface_v1_10_a
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/rocketio_wrapper_tile.v" in library nf10_10g_interface_v1_10_a
Module <ROCKETIO_WRAPPER> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xaui_block.v" in library nf10_10g_interface_v1_10_a
Module <ROCKETIO_WRAPPER_TILE> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/tx_queue.v" in library nf10_10g_interface_v1_10_a
Module <xaui_block> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/rx_queue.v" in library nf10_10g_interface_v1_10_a
Module <tx_queue> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/nf10_10g_interface.v" in library nf10_10g_interface_v1_10_a
Module <rx_queue> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v" in library nf10_10g_interface_v1_10_a
Module <nf10_10g_interface> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v" in library nf10_10g_interface_v1_10_a
Module <fifo_mem> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/chanbond_monitor.v" in library nf10_10g_interface_v1_10_a
Module <TX_SYNC> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" in library nf10_10g_interface_v1_10_a
Module <chanbond_monitor> compiled
Module <CC_2B_1SKP> compiled
Module <CC_2B_1SKP_DATA_PATH> compiled
Module <CC_2B_1SKP_PATTERN_MATCH> compiled
Module <CC_2B_1SKP_RFSM> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xgmac.v" in library nf10_10g_interface_v1_10_a
Module <CC_2B_1SKP_WFSM> compiled
Compiling verilog file "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xaui.v" in library nf10_10g_interface_v1_10_a
Module <xgmac> compiled
Module <xaui> compiled
Compiling verilog file "../hdl/nf10_10g_interface_2_wrapper.v" in library work
Module <nf10_10g_interface_2_wrapper> compiled
No errors in compilation
Analysis of file <"nf10_10g_interface_2_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nf10_10g_interface_2_wrapper> in library <work>.

Analyzing hierarchy for module <nf10_10g_interface> in library <nf10_10g_interface_v1_10_a> with parameters.
	C_DEFAULT_DST_PORT = "00000000"
	C_DEFAULT_SRC_PORT = "00010000"
	C_DEFAULT_VALUE_ENABLE = "00000000000000000000000000000001"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_DATA_WIDTH_INTERNAL = "00000000000000000000000001000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_DATA_WIDTH_INTERNAL = "00000000000000000000000001000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_XAUI_CONFIGURATION = "00000000"
	C_XAUI_REVERSE = "00000000000000000000000000000001"
	C_XGMAC_CONFIGURATION = "000010000000010110000011000000000000000000000000000000000000000000000000"

Analyzing hierarchy for module <xaui_block> in library <nf10_10g_interface_v1_10_a> with parameters.
	REVERSE_LANES = "00000000000000000000000000000001"
	WRAPPER_SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000001"
	WRAPPER_SIM_MODE = "FAST"

Analyzing hierarchy for module <rx_queue> in library <nf10_10g_interface_v1_10_a> with parameters.
	AXI_DATA_WIDTH = "00000000000000000000000001000000"
	DROP = "00000000000000000000000000000010"
	ERR_BUBBLE = "00000000000000000000000000000010"
	ERR_IDLE = "00000000000000000000000000000000"
	ERR_WAIT = "00000000000000000000000000000001"
	IDLE = "00000000000000000000000000000000"
	WAIT_FOR_EOP = "00000000000000000000000000000001"

Analyzing hierarchy for module <tx_queue> in library <nf10_10g_interface_v1_10_a> with parameters.
	AXI_DATA_WIDTH = "00000000000000000000000001000000"
	IDLE = "00000000000000000000000000000000"
	IFG = "00000000000000000000000000000011"
	SEND_PKT = "00000000000000000000000000000010"
	WAIT_FOR_ACK = "00000000000000000000000000000001"

Analyzing hierarchy for module <nf10_axis_converter> in library <nf10_axis_converter_v1_00_a> with parameters.
	C_DEFAULT_DST_PORT = "00000000"
	C_DEFAULT_SRC_PORT = "00010000"
	C_DEFAULT_VALUE_ENABLE = "00000000000000000000000000000001"
	C_DPT_WIDTH = "00000000000000000000000000001000"
	C_LEN_WIDTH = "00000000000000000000000000010000"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_SPT_WIDTH = "00000000000000000000000000001000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000001000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	IN_FIFO_DEPTH_BIT = "00000000000000000000000000001000"
	LENGTH_COUNTER_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000011001000000"
	METADATA_STATE_WAIT_END = "00000000000000000000000000000001"
	METADATA_STATE_WAIT_START = "00000000000000000000000000000000"
	M_S_RATIO_COUNT = "00000000000000000000000000000100"
	S_M_RATIO_COUNT = "00000000000000000000000000000000"

Analyzing hierarchy for module <nf10_axis_converter> in library <nf10_axis_converter_v1_00_a> with parameters.
	C_DEFAULT_DST_PORT = "00000000000000000000000000000000"
	C_DEFAULT_SRC_PORT = "00000000000000000000000000000000"
	C_DEFAULT_VALUE_ENABLE = "00000000000000000000000000000000"
	C_DPT_WIDTH = "00000000000000000000000000001000"
	C_LEN_WIDTH = "00000000000000000000000000010000"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000001000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_SPT_WIDTH = "00000000000000000000000000001000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	IN_FIFO_DEPTH_BIT = "00000000000000000000000000000110"
	LENGTH_COUNTER_WIDTH = "00000000000000000000000000000101"
	MAX_PKT_SIZE = "00000000000000000000011001000000"
	METADATA_STATE_WAIT_END = "00000000000000000000000000000001"
	METADATA_STATE_WAIT_START = "00000000000000000000000000000000"
	M_S_RATIO_COUNT = "00000000000000000000000000000000"
	S_M_RATIO_COUNT = "00000000000000000000000000000100"

Analyzing hierarchy for module <ROCKETIO_WRAPPER> in library <nf10_10g_interface_v1_10_a> with parameters.
	REVERSE_LANES = "00000000000000000000000000000001"
	WRAPPER_SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000001"
	WRAPPER_SIM_MODE = "FAST"
	WRAPPER_SIM_PLL_PERDIV2 = "101000000"

Analyzing hierarchy for module <TX_SYNC> in library <nf10_10g_interface_v1_10_a> with parameters.
	C_DRP_AWIDTH = "00000000000000000000000000000111"
	C_DRP_COMPLETE = "100000"
	C_DRP_DWIDTH = "00000000000000000000000000010000"
	C_DRP_IDLE = "000010"
	C_DRP_READ = "000100"
	C_DRP_RESET = "000001"
	C_DRP_WAIT = "010000"
	C_DRP_WRITE = "001000"
	C_GTX0_TX_XCLK_ADDR = "0111010"
	C_GTX1_TX_XCLK_ADDR = "0010101"
	C_IDLE = "0010"
	C_RESET = "0001"
	C_SYNC_DONE = "1000000"
	C_SYNC_IDLE = "0000001"
	C_SYNC_PHASE_ALIGN = "0000100"
	C_SYNC_REVERT_DRP = "0001000"
	C_SYNC_START_DRP = "0000010"
	C_SYNC_TXRESET = "0010000"
	C_SYNC_WAIT_RESETDONE = "0100000"
	C_USER_DRP_OP = "1000"
	C_XD_DONE = "1000000000000000"
	C_XD_DRP_OP = "0100"
	C_XD_IDLE = "0000000000000010"
	C_XD_MD_XCLK0_TXOUT = "0000010000000000"
	C_XD_MD_XCLK0_TXUSR = "0000000000001000"
	C_XD_MD_XCLK1_TXOUT = "0010000000000000"
	C_XD_MD_XCLK1_TXUSR = "0000000001000000"
	C_XD_RD_XCLK0_TXOUT = "0000001000000000"
	C_XD_RD_XCLK0_TXUSR = "0000000000000100"
	C_XD_RD_XCLK1_TXOUT = "0001000000000000"
	C_XD_RD_XCLK1_TXUSR = "0000000000100000"
	C_XD_RESET = "0000000000000001"
	C_XD_WAIT = "0000000100000000"
	C_XD_WR_XCLK0_TXOUT = "0000100000000000"
	C_XD_WR_XCLK0_TXUSR = "0000000000010000"
	C_XD_WR_XCLK1_TXOUT = "0100000000000000"
	C_XD_WR_XCLK1_TXUSR = "0000000010000000"
	PLL_DIVSEL_OUT = "00000000000000000000000000000001"

Analyzing hierarchy for module <chanbond_monitor> in library <nf10_10g_interface_v1_10_a> with parameters.
	CB_SEARCH = "0100"
	IDLE = "0001"
	RESET = "1000"
	WAIT_FOR_ALIGN = "0010"

Analyzing hierarchy for module <small_async_fifo> in library <nf10_10g_interface_v1_10_a> with parameters.
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"
	ALMOST_FULL_SIZE = "00000000000000000000000000000101"
	ASIZE = "00000000000000000000000000001001"
	DSIZE = "00000000000000000000000000000001"

Analyzing hierarchy for module <small_async_fifo> in library <nf10_10g_interface_v1_10_a> with parameters.
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"
	ALMOST_FULL_SIZE = "00000000000000000000000111110100"
	ASIZE = "00000000000000000000000000001001"
	DSIZE = "00000000000000000000000000000001"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000001000"
	PROG_FULL_THRESHOLD = "00000000000000000000000011111111"
	WIDTH = "00000000000000000000000001001001"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000101"
	PROG_FULL_THRESHOLD = "00000000000000000000000000011111"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000110"
	PROG_FULL_THRESHOLD = "00000000000000000000000000111111"
	WIDTH = "00000000000000000000000100100001"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000101"
	PROG_FULL_THRESHOLD = "00000000000000000000000000011111"
	WIDTH = "00000000000000000000000010000000"

Analyzing hierarchy for module <ROCKETIO_WRAPPER_TILE> in library <nf10_10g_interface_v1_10_a> with parameters.
	REVERSE_LANES = "00000000000000000000000000000001"
	TILE_CHAN_BOND_LEVEL_0 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_LEVEL_1 = "00000000000000000000000000000000"
	TILE_CHAN_BOND_MODE_0 = "SLAVE"
	TILE_CHAN_BOND_MODE_1 = "SLAVE"
	TILE_SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000001"
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "101000000"

Analyzing hierarchy for module <CC_2B_1SKP> in library <nf10_10g_interface_v1_10_a> with parameters.
	ALIGN_CHAR = "01111100"
	ALIGN_PARALLEL_CHECK = "1"
	CC_CHAR = "00011100"
	CHAN_BOND_MODE = "SLAVE"
	FIFO_ALMOST_EMPTY_OFFSET = "00000000000000000000000000000101"
	FIFO_ALMOST_FULL_OFFSET = "00000000000000000000000111110010"
	USE_AUTORECOVER = "1"

Analyzing hierarchy for module <ROCKETIO_WRAPPER_TILE> in library <nf10_10g_interface_v1_10_a> with parameters.
	REVERSE_LANES = "00000000000000000000000000000001"
	TILE_CHAN_BOND_LEVEL_0 = "00000000000000000000000000000010"
	TILE_CHAN_BOND_LEVEL_1 = "00000000000000000000000000000001"
	TILE_CHAN_BOND_MODE_0 = "MASTER"
	TILE_CHAN_BOND_MODE_1 = "SLAVE"
	TILE_SIM_GTXRESET_SPEEDUP = "00000000000000000000000000000001"
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = "101000000"

Analyzing hierarchy for module <CC_2B_1SKP> in library <nf10_10g_interface_v1_10_a> with parameters.
	ALIGN_CHAR = "01111100"
	ALIGN_PARALLEL_CHECK = "1"
	CC_CHAR = "00011100"
	CHAN_BOND_MODE = "MASTER"
	FIFO_ALMOST_EMPTY_OFFSET = "00000000000000000000000000000101"
	FIFO_ALMOST_FULL_OFFSET = "00000000000000000000000111110010"
	USE_AUTORECOVER = "1"

Analyzing hierarchy for module <sync_r2w> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"

Analyzing hierarchy for module <sync_w2r> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"

Analyzing hierarchy for module <fifo_mem> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"
	DATASIZE = "00000000000000000000000000000001"
	DEPTH = "00000000000000000000001000000000"

Analyzing hierarchy for module <rptr_empty> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <wptr_full> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"
	ALMOST_FULL_SIZE = "00000000000000000000000000000101"

Analyzing hierarchy for module <wptr_full> in library <nf10_10g_interface_v1_10_a> with parameters.
	ADDRSIZE = "00000000000000000000000000001001"
	ALMOST_FULL_SIZE = "00000000000000000000000111110100"

Analyzing hierarchy for module <small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000100000000"
	MAX_DEPTH_BITS = "00000000000000000000000000001000"
	PROG_FULL_THRESHOLD = "00000000000000000000000011111111"
	WIDTH = "00000000000000000000000001001001"

Analyzing hierarchy for module <small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000100000"
	MAX_DEPTH_BITS = "00000000000000000000000000000101"
	PROG_FULL_THRESHOLD = "00000000000000000000000000011111"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000001000000"
	MAX_DEPTH_BITS = "00000000000000000000000000000110"
	PROG_FULL_THRESHOLD = "00000000000000000000000000111111"
	WIDTH = "00000000000000000000000100100001"

Analyzing hierarchy for module <small_fifo> in library <nf10_axis_converter_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000100000"
	MAX_DEPTH_BITS = "00000000000000000000000000000101"
	PROG_FULL_THRESHOLD = "00000000000000000000000000011111"
	WIDTH = "00000000000000000000000010000000"

Analyzing hierarchy for module <CC_2B_1SKP_DATA_PATH> in library <nf10_10g_interface_v1_10_a>.

Analyzing hierarchy for module <CC_2B_1SKP_PATTERN_MATCH> in library <nf10_10g_interface_v1_10_a> with parameters.
	CC_CHAR = "00011100"

Analyzing hierarchy for module <CC_2B_1SKP_WFSM> in library <nf10_10g_interface_v1_10_a> with parameters.
	DEL_CNT0_0 = "00000000000000000000000000000011"
	DEL_CNT0_1 = "00000000000000000000000000000100"
	DEL_CNT1_0 = "00000000000000000000000000000110"
	DEL_CNT1_1 = "00000000000000000000000000000111"
	DEL_CNT1_2 = "00000000000000000000000000001000"
	INIT = "00000000000000000000000000000000"
	USE_AUTORECOVER = "1"
	WAIT_FIFO_CLEAR = "00000000000000000000000000001001"
	WRITE_CNT0 = "00000000000000000000000000000001"
	WRITE_CNT0_WAIT = "00000000000000000000000000000010"
	WRITE_CNT1 = "00000000000000000000000000000101"

Analyzing hierarchy for module <CC_2B_1SKP_RFSM> in library <nf10_10g_interface_v1_10_a> with parameters.
	INIT = "00000000000000000000000000000000"
	INS_CNT0_0 = "00000000000000000000000000000011"
	INS_CNT0_1 = "00000000000000000000000000000100"
	INS_CNT1_0 = "00000000000000000000000000000110"
	INS_CNT1_1 = "00000000000000000000000000000111"
	INS_CNT1_2 = "00000000000000000000000000001000"
	READ_CNT0 = "00000000000000000000000000000001"
	READ_CNT0_WAIT = "00000000000000000000000000000010"
	READ_CNT1 = "00000000000000000000000000000101"
	USE_AUTORECOVER = "1"
	WAIT_FIFO_CLEAR = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nf10_10g_interface_2_wrapper>.
Module <nf10_10g_interface_2_wrapper> is correct for synthesis.
 
Analyzing module <nf10_10g_interface> in library <nf10_10g_interface_v1_10_a>.
	C_DEFAULT_DST_PORT = 8'b00000000
	C_DEFAULT_SRC_PORT = 8'b00010000
	C_DEFAULT_VALUE_ENABLE = 32'sb00000000000000000000000000000001
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_DATA_WIDTH_INTERNAL = 32'sb00000000000000000000000001000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_DATA_WIDTH_INTERNAL = 32'sb00000000000000000000000001000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_XAUI_CONFIGURATION = 8'b00000000
	C_XAUI_REVERSE = 32'sb00000000000000000000000000000001
	C_XGMAC_CONFIGURATION = 72'b000010000000010110000011000000000000000000000000000000000000000000000000
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xgmac.v" line 208: Instantiating black box module <xgmac>.
Module <nf10_10g_interface> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <xgmac> in unit <nf10_10g_interface>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <xgmac> in unit <nf10_10g_interface>.
Analyzing module <xaui_block> in library <nf10_10g_interface_v1_10_a>.
	REVERSE_LANES = 32'sb00000000000000000000000000000001
	WRAPPER_SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	WRAPPER_SIM_MODE = "FAST"
	Calling function <IsBufError>.
	Calling function <IsBufError>.
	Calling function <IsBufError>.
	Calling function <IsBufError>.
WARNING:Xst:2211 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xaui.v" line 243: Instantiating black box module <xaui>.
Module <xaui_block> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <xaui_core> in unit <xaui_block>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <xaui_core> in unit <xaui_block>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <clk_156_reset_txsync_r1>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <mgt_rxlock_r1>.
    Set property "SYN_NOPRUNE = 1" for unit <xaui>.
Analyzing module <ROCKETIO_WRAPPER> in library <nf10_10g_interface_v1_10_a>.
	REVERSE_LANES = 32'sb00000000000000000000000000000001
	WRAPPER_SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	WRAPPER_SIM_MODE = "FAST"
	WRAPPER_SIM_PLL_PERDIV2 = 9'b101000000
Module <ROCKETIO_WRAPPER> is correct for synthesis.
 
Analyzing module <ROCKETIO_WRAPPER_TILE.1> in library <nf10_10g_interface_v1_10_a>.
	REVERSE_LANES = 32'sb00000000000000000000000000000001
	TILE_CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000000
	TILE_CHAN_BOND_MODE_0 = "SLAVE"
	TILE_CHAN_BOND_MODE_1 = "SLAVE"
	TILE_SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = 9'b101000000
Module <ROCKETIO_WRAPPER_TILE.1> is correct for synthesis.
 
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CB2_INH_CC_PERIOD_0 =  8" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CB2_INH_CC_PERIOD_1 =  8" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CDR_PH_ADJ_TIME =  01010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_MODE_0 =  SLAVE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_MODE_1 =  SLAVE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK25_DIVIDER =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLKRCV_TRST =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_CORRECT_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_CORRECT_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  20" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  20" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  18" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  18" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CM_TRIM_0 =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "CM_TRIM_1 =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  0001111111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  0001111111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DFE_CAL_TIME =  00110" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DFE_CFG_0 =  1001111011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "DFE_CFG_1 =  1001111011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "GEARBOX_ENDEC_0 =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "GEARBOX_ENDEC_1 =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "OOB_CLK_DIVIDER =  6" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_COM_CFG =  21680A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_CP_CFG =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_DIVSEL_FB =  2" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_FB_DCCEN =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_LKDET_CFG =  101" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_TDCC_CFG =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_CDR_SCAN_0 =  640403A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_CDR_SCAN_1 =  640403A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_COM_CFG =  000000000000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_RXSYNC_CFG_0 =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_RXSYNC_CFG_1 =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_RX_CFG_0 =  0F44088" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_RX_CFG_1 =  0F44088" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_TX_CFG_0 =  80082" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PMA_TX_CFG_1 =  80082" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RXGEARBOX_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RXGEARBOX_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_HOLD_CDR =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_RESET_FR =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_EN_IDLE_RESET_PH =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_IDLE_HI_CNT_0 =  1000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_IDLE_HI_CNT_1 =  1000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_IDLE_LO_CNT_0 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_IDLE_LO_CNT_1 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SIM_GTXRESET_SPEEDUP =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SIM_MODE =  FAST" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SIM_PLL_PERDIV2 =  140" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  03C" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  03C" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  19" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  19" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  064" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  064" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TXGEARBOX_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TXGEARBOX_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TXRX_INVERT_0 =  011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TXRX_INVERT_1 =  011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_DETECT_RX_CFG_0 =  1832" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_DETECT_RX_CFG_1 =  1832" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_IDLE_DELAY_0 =  010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_IDLE_DELAY_1 =  010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.1>.
Analyzing module <CC_2B_1SKP.1> in library <nf10_10g_interface_v1_10_a>.
	ALIGN_CHAR = 8'b01111100
	ALIGN_PARALLEL_CHECK = 1'b1
	CC_CHAR = 8'b00011100
	CHAN_BOND_MODE = "SLAVE"
	FIFO_ALMOST_EMPTY_OFFSET = 32'sb00000000000000000000000000000101
	FIFO_ALMOST_FULL_OFFSET = 32'sb00000000000000000000000111110010
	USE_AUTORECOVER = 1'b1
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 472: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 474: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 481: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 483: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 490: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <CC_2B_1SKP.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxchanisaligned_i> in unit <CC_2B_1SKP.1>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxchanrealign_i> in unit <CC_2B_1SKP.1>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxlossofsync0_i> in unit <CC_2B_1SKP.1>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxlossofsync1_i> in unit <CC_2B_1SKP.1>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxvalid_i> in unit <CC_2B_1SKP.1>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  005" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "ALMOST_FULL_OFFSET =  1F2" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "DO_REG =  1" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "EN_SYN =  FALSE" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <cc_fifo> in unit <CC_2B_1SKP.1>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxclkcorcnt_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxvalid_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxvalid_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxchanrealign_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxbufstatus_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <upper_user_data_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxlossofsync_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxchanisaligned_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_align_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxchanisaligned_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <lower_user_data_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <deleted_cc_r>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10" for signal <reset_rxrecclk_r>.
    Set property "shreg_extract = no" for signal <reset_rxrecclk_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_rxrecclk_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxlossofsync_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r3>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_r>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10" for signal <reset_rxusrclk2_r>.
    Set property "shreg_extract = no" for signal <reset_rxusrclk2_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_rxusrclk2_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_rxrecclk_domain_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r3>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <inserted_cc_r>.
Analyzing module <CC_2B_1SKP_DATA_PATH> in library <nf10_10g_interface_v1_10_a>.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 871: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 872: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 873: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 874: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 882: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <CC_2B_1SKP_DATA_PATH> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <data_s1_0>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <data_s2_0>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <data_s2_1>.
Analyzing module <CC_2B_1SKP_PATTERN_MATCH> in library <nf10_10g_interface_v1_10_a>.
	CC_CHAR = 8'b00011100
Module <CC_2B_1SKP_PATTERN_MATCH> is correct for synthesis.
 
Analyzing module <CC_2B_1SKP_WFSM> in library <nf10_10g_interface_v1_10_a>.
	DEL_CNT0_0 = 32'sb00000000000000000000000000000011
	DEL_CNT0_1 = 32'sb00000000000000000000000000000100
	DEL_CNT1_0 = 32'sb00000000000000000000000000000110
	DEL_CNT1_1 = 32'sb00000000000000000000000000000111
	DEL_CNT1_2 = 32'sb00000000000000000000000000001000
	INIT = 32'sb00000000000000000000000000000000
	USE_AUTORECOVER = 1'b1
	WAIT_FIFO_CLEAR = 32'sb00000000000000000000000000001001
	WRITE_CNT0 = 32'sb00000000000000000000000000000001
	WRITE_CNT0_WAIT = 32'sb00000000000000000000000000000010
	WRITE_CNT1 = 32'sb00000000000000000000000000000101
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1270: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1271: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1272: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1273: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1278: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 1280: Found Parallel Case directive in module <CC_2B_1SKP_WFSM>.
Module <CC_2B_1SKP_WFSM> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <CurrentState>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <mailbox_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <status_WCNT0_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <status_WCNT1_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wait_fifo_clear_cnt_r>.
Analyzing module <CC_2B_1SKP_RFSM> in library <nf10_10g_interface_v1_10_a>.
	INIT = 32'sb00000000000000000000000000000000
	INS_CNT0_0 = 32'sb00000000000000000000000000000011
	INS_CNT0_1 = 32'sb00000000000000000000000000000100
	INS_CNT1_0 = 32'sb00000000000000000000000000000110
	INS_CNT1_1 = 32'sb00000000000000000000000000000111
	INS_CNT1_2 = 32'sb00000000000000000000000000001000
	READ_CNT0 = 32'sb00000000000000000000000000000001
	READ_CNT0_WAIT = 32'sb00000000000000000000000000000010
	READ_CNT1 = 32'sb00000000000000000000000000000101
	USE_AUTORECOVER = 1'b1
	WAIT_FIFO_CLEAR = 32'sb00000000000000000000000000001001
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 987: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 988: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 989: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 990: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 995: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 997: Found Parallel Case directive in module <CC_2B_1SKP_RFSM>.
Module <CC_2B_1SKP_RFSM> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <CurrentState>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <mailbox_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <status_RCNT0_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wait_fifo_clear_cnt_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <status_RCNT1_r>.
Analyzing module <ROCKETIO_WRAPPER_TILE.2> in library <nf10_10g_interface_v1_10_a>.
	REVERSE_LANES = 32'sb00000000000000000000000000000001
	TILE_CHAN_BOND_LEVEL_0 = 32'sb00000000000000000000000000000010
	TILE_CHAN_BOND_LEVEL_1 = 32'sb00000000000000000000000000000001
	TILE_CHAN_BOND_MODE_0 = "MASTER"
	TILE_CHAN_BOND_MODE_1 = "SLAVE"
	TILE_SIM_GTXRESET_SPEEDUP = 32'sb00000000000000000000000000000001
	TILE_SIM_MODE = "FAST"
	TILE_SIM_PLL_PERDIV2 = 9'b101000000
Module <ROCKETIO_WRAPPER_TILE.2> is correct for synthesis.
 
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CB2_INH_CC_PERIOD_0 =  8" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CB2_INH_CC_PERIOD_1 =  8" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CDR_PH_ADJ_TIME =  01010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_KEEP_ALIGN_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  2" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_MODE_0 =  SLAVE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_MODE_1 =  MASTER" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK25_DIVIDER =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLKRCV_TRST =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_CORRECT_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_CORRECT_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  20" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  20" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  18" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  18" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0100000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CM_TRIM_0 =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "CM_TRIM_1 =  10" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  0001111111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  0001111111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DFE_CAL_TIME =  00110" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DFE_CFG_0 =  1001111011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "DFE_CFG_1 =  1001111011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "GEARBOX_ENDEC_0 =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "GEARBOX_ENDEC_1 =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  111" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "OOB_CLK_DIVIDER =  6" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_COM_CFG =  21680A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_CP_CFG =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_DIVSEL_FB =  2" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_DIVSEL_REF =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_FB_DCCEN =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_LKDET_CFG =  101" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_TDCC_CFG =  000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_CDR_SCAN_0 =  640403A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_CDR_SCAN_1 =  640403A" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_COM_CFG =  000000000000000000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_RXSYNC_CFG_0 =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_RXSYNC_CFG_1 =  00" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_RX_CFG_0 =  0F44088" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_RX_CFG_1 =  0F44088" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_TX_CFG_0 =  80082" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PMA_TX_CFG_1 =  80082" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RXGEARBOX_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RXGEARBOX_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_HOLD_CDR =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_HOLD_DFE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_RESET_BUF_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_RESET_FR =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_EN_IDLE_RESET_PH =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_IDLE_HI_CNT_0 =  1000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_IDLE_HI_CNT_1 =  1000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_IDLE_LO_CNT_0 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_IDLE_LO_CNT_1 =  0000" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SIM_GTXRESET_SPEEDUP =  1" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SIM_MODE =  FAST" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SIM_PLL_PERDIV2 =  140" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  03C" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  03C" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  19" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  19" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  064" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  064" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TXGEARBOX_USE_0 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TXGEARBOX_USE_1 =  FALSE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TXRX_INVERT_0 =  011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TXRX_INVERT_1 =  011" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_DETECT_RX_CFG_0 =  1832" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_DETECT_RX_CFG_1 =  1832" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_IDLE_DELAY_0 =  010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_IDLE_DELAY_1 =  010" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <USE_REVERSE_LANES.gtx_dual_i> in unit <ROCKETIO_WRAPPER_TILE.2>.
Analyzing module <CC_2B_1SKP.2> in library <nf10_10g_interface_v1_10_a>.
	ALIGN_CHAR = 8'b01111100
	ALIGN_PARALLEL_CHECK = 1'b1
	CC_CHAR = 8'b00011100
	CHAN_BOND_MODE = "MASTER"
	FIFO_ALMOST_EMPTY_OFFSET = 32'sb00000000000000000000000000000101
	FIFO_ALMOST_FULL_OFFSET = 32'sb00000000000000000000000111110010
	USE_AUTORECOVER = 1'b1
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 472: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 474: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 481: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 483: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v" line 490: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <CC_2B_1SKP.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxchanisaligned_i> in unit <CC_2B_1SKP.2>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxchanrealign_i> in unit <CC_2B_1SKP.2>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxlossofsync0_i> in unit <CC_2B_1SKP.2>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxlossofsync1_i> in unit <CC_2B_1SKP.2>.
    Set user-defined property "INIT =  0000" for instance <srl16_user_rxvalid_i> in unit <CC_2B_1SKP.2>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  005" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "ALMOST_FULL_OFFSET =  1F2" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "DO_REG =  1" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "EN_SYN =  FALSE" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <cc_fifo> in unit <CC_2B_1SKP.2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxclkcorcnt_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxvalid_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxvalid_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxchanrealign_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxbufstatus_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <upper_user_data_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxlossofsync_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxchanisaligned_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_align_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <gt_rxchanisaligned_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <lower_user_data_status_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <deleted_cc_r>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10" for signal <reset_rxrecclk_r>.
    Set property "shreg_extract = no" for signal <reset_rxrecclk_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_rxrecclk_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <user_rxlossofsync_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r3>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_r>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10" for signal <reset_rxusrclk2_r>.
    Set property "shreg_extract = no" for signal <reset_rxusrclk2_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_rxusrclk2_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_err_rxrecclk_domain_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_full_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <almost_empty_r3>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <inserted_cc_r>.
Analyzing module <TX_SYNC> in library <nf10_10g_interface_v1_10_a>.
	C_DRP_AWIDTH = 32'sb00000000000000000000000000000111
	C_DRP_COMPLETE = 6'b100000
	C_DRP_DWIDTH = 32'sb00000000000000000000000000010000
	C_DRP_IDLE = 6'b000010
	C_DRP_READ = 6'b000100
	C_DRP_RESET = 6'b000001
	C_DRP_WAIT = 6'b010000
	C_DRP_WRITE = 6'b001000
	C_GTX0_TX_XCLK_ADDR = 7'b0111010
	C_GTX1_TX_XCLK_ADDR = 7'b0010101
	C_IDLE = 4'b0010
	C_RESET = 4'b0001
	C_SYNC_DONE = 7'b1000000
	C_SYNC_IDLE = 7'b0000001
	C_SYNC_PHASE_ALIGN = 7'b0000100
	C_SYNC_REVERT_DRP = 7'b0001000
	C_SYNC_START_DRP = 7'b0000010
	C_SYNC_TXRESET = 7'b0010000
	C_SYNC_WAIT_RESETDONE = 7'b0100000
	C_USER_DRP_OP = 4'b1000
	C_XD_DONE = 16'b1000000000000000
	C_XD_DRP_OP = 4'b0100
	C_XD_IDLE = 16'b0000000000000010
	C_XD_MD_XCLK0_TXOUT = 16'b0000010000000000
	C_XD_MD_XCLK0_TXUSR = 16'b0000000000001000
	C_XD_MD_XCLK1_TXOUT = 16'b0010000000000000
	C_XD_MD_XCLK1_TXUSR = 16'b0000000001000000
	C_XD_RD_XCLK0_TXOUT = 16'b0000001000000000
	C_XD_RD_XCLK0_TXUSR = 16'b0000000000000100
	C_XD_RD_XCLK1_TXOUT = 16'b0001000000000000
	C_XD_RD_XCLK1_TXUSR = 16'b0000000000100000
	C_XD_RESET = 16'b0000000000000001
	C_XD_WAIT = 16'b0000000100000000
	C_XD_WR_XCLK0_TXOUT = 16'b0000100000000000
	C_XD_WR_XCLK0_TXUSR = 16'b0000000000010000
	C_XD_WR_XCLK1_TXOUT = 16'b0100000000000000
	C_XD_WR_XCLK1_TXUSR = 16'b0000000010000000
	PLL_DIVSEL_OUT = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v" line 442: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v" line 444: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v" line 464: Delay is ignored for synthesis.
WARNING:Xst:916 - "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v" line 466: Delay is ignored for synthesis.
Module <TX_SYNC> is correct for synthesis.
 
    Set property "fsm_encoding = one-hot" for signal <db_state>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <start_drp_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <restart_sync_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_usrclk_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <resetdone_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <revert_drp_done_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <revert_drp_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <dclk_fsms_rdy_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <start_drp_done_r>.
    Set property "fsm_encoding = one-hot" for signal <sync_state>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_dclk_r>.
    Set property "fsm_encoding = one-hot" for signal <xd_state>.
    Set property "fsm_encoding = one-hot" for signal <drp_state>.
Analyzing module <chanbond_monitor> in library <nf10_10g_interface_v1_10_a>.
	CB_SEARCH = 4'b0100
	IDLE = 4'b0001
	RESET = 4'b1000
	WAIT_FOR_ALIGN = 4'b0010
Module <chanbond_monitor> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <xgmac>.
Analyzing module <rx_queue> in library <nf10_10g_interface_v1_10_a>.
	AXI_DATA_WIDTH = 32'sb00000000000000000000000001000000
	DROP = 32'sb00000000000000000000000000000010
	ERR_BUBBLE = 32'sb00000000000000000000000000000010
	ERR_IDLE = 32'sb00000000000000000000000000000000
	ERR_WAIT = 32'sb00000000000000000000000000000001
	IDLE = 32'sb00000000000000000000000000000000
	WAIT_FOR_EOP = 32'sb00000000000000000000000000000001
Module <rx_queue> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  00A" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "ALMOST_FULL_OFFSET =  12C" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "DO_REG =  1" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "EN_SYN =  FALSE" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <rx_fifo> in unit <rx_queue>.
    Set user-defined property "SIM_MODE =  FAST" for instance <rx_fifo> in unit <rx_queue>.
Analyzing module <small_async_fifo.1> in library <nf10_10g_interface_v1_10_a>.
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000000000101
	ASIZE = 32'sb00000000000000000000000000001001
	DSIZE = 32'sb00000000000000000000000000000001
Module <small_async_fifo.1> is correct for synthesis.
 
Analyzing module <sync_r2w> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
Module <sync_r2w> is correct for synthesis.
 
Analyzing module <sync_w2r> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
Module <sync_w2r> is correct for synthesis.
 
Analyzing module <fifo_mem> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
	DATASIZE = 32'sb00000000000000000000000000000001
	DEPTH = 32'sb00000000000000000000001000000000
Module <fifo_mem> is correct for synthesis.
 
Analyzing module <rptr_empty> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
Module <rptr_empty> is correct for synthesis.
 
Analyzing module <wptr_full.1> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000000000101
Module <wptr_full.1> is correct for synthesis.
 
Analyzing module <tx_queue> in library <nf10_10g_interface_v1_10_a>.
	AXI_DATA_WIDTH = 32'sb00000000000000000000000001000000
	IDLE = 32'sb00000000000000000000000000000000
	IFG = 32'sb00000000000000000000000000000011
	SEND_PKT = 32'sb00000000000000000000000000000010
	WAIT_FOR_ACK = 32'sb00000000000000000000000000000001
Module <tx_queue> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  00A" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00A" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "DO_REG =  1" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "EN_SYN =  FALSE" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <tx_fifo> in unit <tx_queue>.
    Set user-defined property "SIM_MODE =  FAST" for instance <tx_fifo> in unit <tx_queue>.
Analyzing module <small_async_fifo.2> in library <nf10_10g_interface_v1_10_a>.
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000111110100
	ASIZE = 32'sb00000000000000000000000000001001
	DSIZE = 32'sb00000000000000000000000000000001
Module <small_async_fifo.2> is correct for synthesis.
 
Analyzing module <wptr_full.2> in library <nf10_10g_interface_v1_10_a>.
	ADDRSIZE = 32'sb00000000000000000000000000001001
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000111110100
Module <wptr_full.2> is correct for synthesis.
 
Analyzing module <nf10_axis_converter.1> in library <nf10_axis_converter_v1_00_a>.
	Calling function <log2>.
	Calling function <log2>.
	Calling function <log2>.
	C_DEFAULT_DST_PORT = 8'b00000000
	C_DEFAULT_SRC_PORT = 8'b00010000
	C_DEFAULT_VALUE_ENABLE = 32'sb00000000000000000000000000000001
	C_DPT_WIDTH = 32'sb00000000000000000000000000001000
	C_LEN_WIDTH = 32'sb00000000000000000000000000010000
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_SPT_WIDTH = 32'sb00000000000000000000000000001000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	IN_FIFO_DEPTH_BIT = 32'sb00000000000000000000000000001000
	LENGTH_COUNTER_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000011001000000
	METADATA_STATE_WAIT_END = 32'sb00000000000000000000000000000001
	METADATA_STATE_WAIT_START = 32'sb00000000000000000000000000000000
	M_S_RATIO_COUNT = 32'sb00000000000000000000000000000100
	S_M_RATIO_COUNT = 32'sb00000000000000000000000000000000
Module <nf10_axis_converter.1> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.1> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000001000
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000011111111
	WIDTH = 32'sb00000000000000000000000001001001
Module <fallthrough_small_fifo.1> is correct for synthesis.
 
Analyzing module <small_fifo.1> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000100000000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000001000
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000011111111
	WIDTH = 32'sb00000000000000000000000001001001
Module <small_fifo.1> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.2> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000101
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000011111
	WIDTH = 32'sb00000000000000000000000000010000
Module <fallthrough_small_fifo.2> is correct for synthesis.
 
Analyzing module <small_fifo.2> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000100000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000101
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000011111
	WIDTH = 32'sb00000000000000000000000000010000
Module <small_fifo.2> is correct for synthesis.
 
Analyzing module <nf10_axis_converter.2> in library <nf10_axis_converter_v1_00_a>.
	Calling function <log2>.
	Calling function <log2>.
	Calling function <log2>.
	C_DEFAULT_DST_PORT = 32'sb00000000000000000000000000000000
	C_DEFAULT_SRC_PORT = 32'sb00000000000000000000000000000000
	C_DEFAULT_VALUE_ENABLE = 32'sb00000000000000000000000000000000
	C_DPT_WIDTH = 32'sb00000000000000000000000000001000
	C_LEN_WIDTH = 32'sb00000000000000000000000000010000
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_SPT_WIDTH = 32'sb00000000000000000000000000001000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	IN_FIFO_DEPTH_BIT = 32'sb00000000000000000000000000000110
	LENGTH_COUNTER_WIDTH = 32'sb00000000000000000000000000000101
	MAX_PKT_SIZE = 32'sb00000000000000000000011001000000
	METADATA_STATE_WAIT_END = 32'sb00000000000000000000000000000001
	METADATA_STATE_WAIT_START = 32'sb00000000000000000000000000000000
	M_S_RATIO_COUNT = 32'sb00000000000000000000000000000000
	S_M_RATIO_COUNT = 32'sb00000000000000000000000000000100
Module <nf10_axis_converter.2> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.3> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000110
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000111111
	WIDTH = 32'sb00000000000000000000000100100001
Module <fallthrough_small_fifo.3> is correct for synthesis.
 
Analyzing module <small_fifo.3> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000001000000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000110
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000111111
	WIDTH = 32'sb00000000000000000000000100100001
Module <small_fifo.3> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.4> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000101
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000011111
	WIDTH = 32'sb00000000000000000000000010000000
Module <fallthrough_small_fifo.4> is correct for synthesis.
 
Analyzing module <small_fifo.4> in library <nf10_axis_converter_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000100000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000101
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000011111
	WIDTH = 32'sb00000000000000000000000010000000
Module <small_fifo.4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TX_SYNC>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/tx_sync.v".
WARNING:Xst:646 - Signal <xd_fsm_name> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sync_fsm_name> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <drp_fsm_name> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <db_fsm_name> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <sync_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 10                                             |
    | Clock              | USER_CLK                  (rising_edge)        |
    | Reset              | reset_usrclk_r<0>         (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <db_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | DCLK                      (rising_edge)        |
    | Reset              | reset_dclk_r<0>           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <xd_state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 23                                             |
    | Clock              | DCLK                      (rising_edge)        |
    | Reset              | reset_dclk_r<0>           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000001                               |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <drp_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | DCLK                      (rising_edge)        |
    | Reset              | reset_dclk_r<0>           (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <USER_DRDY>.
    Found 1-bit register for signal <GT_DEN>.
    Found 7-bit register for signal <GT_DADDR>.
    Found 16-bit register for signal <USER_DO>.
    Found 1-bit register for signal <TXRESET>.
    Found 1-bit register for signal <dclk_fsms_rdy_r>.
    Found 1-bit register for signal <dclk_fsms_rdy_r2>.
    Found 1-bit register for signal <en_phase_align_r>.
    Found 16-bit register for signal <gt_do_r>.
    Found 1-bit register for signal <gt_drdy_r>.
    Found 1-bit register for signal <phase_align_done_r>.
    Found 2-bit register for signal <reset_dclk_r>.
    Found 2-bit register for signal <reset_usrclk_r>.
    Found 1-bit register for signal <resetdone_r>.
    Found 1-bit register for signal <resetdone_r2>.
    Found 1-bit register for signal <restart_sync_r>.
    Found 1-bit register for signal <restart_sync_r2>.
    Found 1-bit register for signal <revert_drp>.
    Found 1-bit register for signal <revert_drp_done_r>.
    Found 1-bit register for signal <revert_drp_done_r2>.
    Found 1-bit register for signal <revert_drp_r>.
    Found 1-bit register for signal <revert_drp_r2>.
    Found 1-bit register for signal <set_phase_r>.
    Found 1-bit register for signal <start_drp>.
    Found 1-bit register for signal <start_drp_done_r>.
    Found 1-bit register for signal <start_drp_done_r2>.
    Found 1-bit register for signal <start_drp_r>.
    Found 1-bit register for signal <start_drp_r2>.
    Found 16-bit up counter for signal <sync_counter_r>.
    Found 1-bit register for signal <txreset_done_r>.
    Found 7-bit register for signal <user_daddr_r>.
    Found 1-bit register for signal <user_den_r>.
    Found 16-bit register for signal <user_di_r>.
    Found 1-bit register for signal <user_dwe_r>.
    Found 1-bit register for signal <user_req>.
    Found 6-bit up counter for signal <wait_before_sync_r>.
    Found 1-bit register for signal <xd_drp_done>.
    Found 1-bit register for signal <xd_read>.
    Found 1-bit register for signal <xd_req>.
    Found 16-bit register for signal <xd_wr_wreg>.
    Found 1-bit register for signal <xd_write>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 113 D-type flip-flop(s).
Unit <TX_SYNC> synthesized.


Synthesizing Unit <chanbond_monitor>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/chanbond_monitor.v".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit up counter for signal <cnt>.
    Found 1-bit register for signal <enable_cnt>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <chanbond_monitor> synthesized.


Synthesizing Unit <CC_2B_1SKP_DATA_PATH>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
    Found 14-bit register for signal <data_s0_0>.
    Found 14-bit register for signal <data_s0_1>.
    Found 14-bit register for signal <data_s1_0>.
    Found 14-bit register for signal <data_s1_1>.
    Found 14-bit register for signal <data_s2_0>.
    Found 14-bit register for signal <data_s2_1>.
    Summary:
	inferred  84 D-type flip-flop(s).
Unit <CC_2B_1SKP_DATA_PATH> synthesized.


Synthesizing Unit <CC_2B_1SKP_PATTERN_MATCH>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
WARNING:Xst:647 - Input <DATA_IN<27:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATA_IN<13:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <CC_2B_1SKP_PATTERN_MATCH> synthesized.


Synthesizing Unit <CC_2B_1SKP_WFSM>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
    Found 1-bit register for signal <MAILBOX_OVERFLOW>.
    Found 10-bit register for signal <CurrentState>.
    Found 2-bit register for signal <mailbox_r>.
    Found 2-bit addsub for signal <mailbox_r$addsub0000>.
    Found 2-bit register for signal <status_WCNT0_r>.
    Found 2-bit register for signal <status_WCNT1_r>.
    Found 2-bit down counter for signal <wait_fifo_clear_cnt_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CC_2B_1SKP_WFSM> synthesized.


Synthesizing Unit <CC_2B_1SKP_RFSM>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
    Found 1-bit register for signal <MAILBOX_OVERFLOW>.
    Found 10-bit register for signal <CurrentState>.
    Found 2-bit register for signal <mailbox_r>.
    Found 2-bit addsub for signal <mailbox_r$addsub0000>.
    Found 2-bit register for signal <status_RCNT0_r>.
    Found 2-bit register for signal <status_RCNT1_r>.
    Found 2-bit down counter for signal <wait_fifo_clear_cnt_r>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CC_2B_1SKP_RFSM> synthesized.


Synthesizing Unit <sync_r2w>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
    Found 10-bit register for signal <wq2_rptr>.
    Found 10-bit register for signal <wq1_rptr>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <sync_r2w> synthesized.


Synthesizing Unit <sync_w2r>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
    Found 10-bit register for signal <rq2_wptr>.
    Found 10-bit register for signal <rq1_wptr>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <sync_w2r> synthesized.


Synthesizing Unit <fifo_mem>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
    Found 512x1-bit dual-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <fifo_mem> synthesized.


Synthesizing Unit <rptr_empty>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
WARNING:Xst:646 - Signal <subtract<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rempty>.
    Found 10-bit register for signal <rptr>.
    Found 1-bit register for signal <r_almost_empty>.
    Found 10-bit register for signal <rbin>.
    Found 10-bit adder for signal <rbinnext>.
    Found 10-bit comparator equal for signal <rempty_val>.
    Found 1-bit xor2 for signal <rgraynext$xor0000> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0001> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0002> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0003> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0004> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0005> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0006> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0007> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0008> created at line 133.
    Found 9-bit xor2 for signal <rq2_wptr_bin<8:0>>.
    Found 10-bit subtractor for signal <subtract>.
    Found 10-bit adder carry out for signal <subtract$addsub0000> created at line 145.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rptr_empty> synthesized.


Synthesizing Unit <wptr_full_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
WARNING:Xst:646 - Signal <subtract<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <wptr>.
    Found 1-bit register for signal <wfull>.
    Found 1-bit register for signal <w_almost_full>.
    Found 10-bit subtractor for signal <subtract>.
    Found 10-bit subtractor for signal <subtract$addsub0000> created at line 205.
    Found 10-bit register for signal <wbin>.
    Found 10-bit adder for signal <wbinnext>.
    Found 10-bit comparator equal for signal <wfull_val>.
    Found 1-bit xor2 for signal <wgraynext$xor0000> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0001> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0002> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0003> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0004> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0005> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0006> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0007> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0008> created at line 188.
    Found 9-bit xor2 for signal <wq2_rptr_bin<8:0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <wptr_full_1> synthesized.


Synthesizing Unit <wptr_full_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
WARNING:Xst:646 - Signal <subtract<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <wptr>.
    Found 1-bit register for signal <wfull>.
    Found 1-bit register for signal <w_almost_full>.
    Found 10-bit subtractor for signal <subtract>.
    Found 10-bit subtractor for signal <subtract$addsub0000> created at line 205.
    Found 10-bit register for signal <wbin>.
    Found 10-bit adder for signal <wbinnext>.
    Found 10-bit comparator equal for signal <wfull_val>.
    Found 1-bit xor2 for signal <wgraynext$xor0000> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0001> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0002> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0003> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0004> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0005> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0006> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0007> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0008> created at line 188.
    Found 9-bit xor2 for signal <wq2_rptr_bin<8:0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <wptr_full_2> synthesized.


Synthesizing Unit <small_fifo_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 256x73-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 9-bit comparator greatequal for signal <nearly_full>.
    Found 9-bit comparator greatequal for signal <prog_full>.
    Found 73-bit register for signal <dout>.
    Found 9-bit updown counter for signal <depth>.
    Found 8-bit up counter for signal <rd_ptr>.
    Found 8-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  73 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_1> synthesized.


Synthesizing Unit <small_fifo_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 32x16-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 6-bit comparator greatequal for signal <nearly_full>.
    Found 6-bit comparator greatequal for signal <prog_full>.
    Found 16-bit register for signal <dout>.
    Found 6-bit updown counter for signal <depth>.
    Found 5-bit up counter for signal <rd_ptr>.
    Found 5-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_2> synthesized.


Synthesizing Unit <small_fifo_3>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 64x289-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 7-bit comparator greatequal for signal <nearly_full>.
    Found 7-bit comparator greatequal for signal <prog_full>.
    Found 289-bit register for signal <dout>.
    Found 7-bit updown counter for signal <depth>.
    Found 6-bit up counter for signal <rd_ptr>.
    Found 6-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 289 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_3> synthesized.


Synthesizing Unit <small_fifo_4>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 32x128-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 6-bit comparator greatequal for signal <nearly_full>.
    Found 6-bit comparator greatequal for signal <prog_full>.
    Found 128-bit register for signal <dout>.
    Found 6-bit updown counter for signal <depth>.
    Found 5-bit up counter for signal <rd_ptr>.
    Found 5-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_4> synthesized.


Synthesizing Unit <ROCKETIO_WRAPPER_TILE_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/rocketio_wrapper_tile.v".
WARNING:Xst:1780 - Signal <txrundisp1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txrundisp0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txkerr1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txkerr0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata0_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_WRAPPER_TILE_1> synthesized.


Synthesizing Unit <CC_2B_1SKP_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXCLKCORCNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXBUFSTATUS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <CCO> is never assigned. Tied to value 0000000.
WARNING:Xst:646 - Signal <wfsm_idle_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfsm_idle_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_rxusrclk2_r<3:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_rxrecclk_r<3:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_data_fifo_i<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almost_full_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almost_full_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <almost_full_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <almost_empty_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <almost_empty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <deleted_cc_r>.
    Found 1-bit xor2 for signal <generate_s_align.align_status_i$xor0000>.
    Found 1-bit xor2 for signal <generate_s_align.align_status_i$xor0001>.
    Found 1-bit register for signal <gt_rxchanisaligned_r>.
    Found 1-bit register for signal <gt_rxchanrealign_r>.
    Found 2-bit register for signal <gt_rxlossofsync_r>.
    Found 1-bit register for signal <gt_rxvalid_r>.
    Found 1-bit register for signal <inserted_cc_r>.
    Found 1-bit register for signal <lower_user_data_status_r>.
    Found 1-bit register for signal <upper_user_data_status_r>.
    Found 1-bit register for signal <user_align_status_r>.
    Found 3-bit register for signal <user_rxbufstatus_r>.
    Found 1-bit register for signal <user_rxchanisaligned_r>.
    Found 1-bit register for signal <user_rxchanrealign_r>.
    Found 3-bit register for signal <user_rxclkcorcnt_r>.
    Found 2-bit register for signal <user_rxlossofsync_r>.
    Found 1-bit register for signal <user_rxvalid_r>.
    Found 1-bit register for signal <wr_err_r>.
    Found 1-bit register for signal <wr_err_r2>.
    Found 1-bit register for signal <wr_err_rxrecclk_domain_r>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <CC_2B_1SKP_1> synthesized.


Synthesizing Unit <ROCKETIO_WRAPPER_TILE_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/rocketio_wrapper_tile.v".
WARNING:Xst:1780 - Signal <txrundisp1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txrundisp0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txkerr1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txkerr0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxrundisp0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata0_i<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_WRAPPER_TILE_2> synthesized.


Synthesizing Unit <CC_2B_1SKP_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/cc_2b_1skp.v".
WARNING:Xst:647 - Input <GT_RXCLKCORCNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXBUFSTATUS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CCI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <user_align_status_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_data_fifo_i<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <empty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <almost_full_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <almost_empty_r>.
    Found 1-bit register for signal <almost_empty_r2>.
    Found 1-bit xor2 for signal <almost_empty_r2$xor0000> created at line 313.
    Found 1-bit register for signal <almost_empty_r3>.
    Found 1-bit register for signal <almost_full_r2>.
    Found 1-bit xor2 for signal <almost_full_r2$xor0000> created at line 297.
    Found 1-bit register for signal <almost_full_r3>.
    Found 1-bit register for signal <deleted_cc_r>.
    Found 1-bit register for signal <gt_rxchanisaligned_r>.
    Found 1-bit register for signal <gt_rxchanrealign_r>.
    Found 2-bit register for signal <gt_rxlossofsync_r>.
    Found 1-bit register for signal <gt_rxvalid_r>.
    Found 1-bit register for signal <inserted_cc_r>.
    Found 1-bit register for signal <lower_user_data_status_r>.
    Found 4-bit register for signal <reset_rxrecclk_r>.
    Found 4-bit register for signal <reset_rxusrclk2_r>.
    Found 1-bit register for signal <upper_user_data_status_r>.
    Found 3-bit register for signal <user_rxbufstatus_r>.
    Found 1-bit register for signal <user_rxchanisaligned_r>.
    Found 1-bit register for signal <user_rxchanrealign_r>.
    Found 3-bit register for signal <user_rxclkcorcnt_r>.
    Found 2-bit register for signal <user_rxlossofsync_r>.
    Found 1-bit register for signal <user_rxvalid_r>.
    Found 1-bit register for signal <wr_err_r>.
    Found 1-bit register for signal <wr_err_r2>.
    Found 1-bit register for signal <wr_err_rxrecclk_domain_r>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <CC_2B_1SKP_2> synthesized.


Synthesizing Unit <small_async_fifo_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
Unit <small_async_fifo_1> synthesized.


Synthesizing Unit <small_async_fifo_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/small_async_fifo.v".
Unit <small_async_fifo_2> synthesized.


Synthesizing Unit <fallthrough_small_fifo_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 73-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 73-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
    Summary:
	inferred 149 D-type flip-flop(s).
Unit <fallthrough_small_fifo_1> synthesized.


Synthesizing Unit <fallthrough_small_fifo_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 16-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 16-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <fallthrough_small_fifo_2> synthesized.


Synthesizing Unit <fallthrough_small_fifo_3>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 289-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 289-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
INFO:Xst:738 - HDL ADVISOR - 289 flip-flops were inferred for signal <middle_dout>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 581 D-type flip-flop(s).
Unit <fallthrough_small_fifo_3> synthesized.


Synthesizing Unit <fallthrough_small_fifo_4>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 128-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 128-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
    Summary:
	inferred 259 D-type flip-flop(s).
Unit <fallthrough_small_fifo_4> synthesized.


Synthesizing Unit <rx_queue>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/rx_queue.v".
WARNING:Xst:647 - Input <rx_good_frame> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <err_tvalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk156                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <err_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 010                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tstrb>.
    Found 64-bit register for signal <tdata>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  72 D-type flip-flop(s).
Unit <rx_queue> synthesized.


Synthesizing Unit <tx_queue>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/tx_queue.v".
WARNING:Xst:1780 - Signal <tlast_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eop_axi_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 011 is never reached in FSM <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk156                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <info_fifo_wr_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <tx_queue> synthesized.


Synthesizing Unit <nf10_axis_converter_1>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/nf10_axis_converter.v".
WARNING:Xst:647 - Input <s_axis_tuser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <metadata_state_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <metadata_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <s_axis_tready>.
    Found 1-bit register for signal <first_time>.
    Found 16-bit adder for signal <length_in>.
    Found 16-bit register for signal <length_prev>.
    Found 256-bit register for signal <m_axis_tdata_prev>.
    Found 32-bit register for signal <m_axis_tstrb_prev>.
    Found 2-bit register for signal <MASTER_WIDER.counter>.
    Found 2-bit adder for signal <MASTER_WIDER.counter_plus_1>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <m_axis_tdata_prev>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 308 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <nf10_axis_converter_1> synthesized.


Synthesizing Unit <nf10_axis_converter_2>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_axis_converter_v1_00_a/hdl/verilog/nf10_axis_converter.v".
WARNING:Xst:646 - Signal <tuser_spt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tuser_len> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tuser_dpt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_axis_tstrb_prev_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_axis_tstrb_prev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_axis_tdata_prev_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_axis_tdata_prev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_sum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <length_prev_next> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <length_prev> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <length_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <k> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 1-bit register for signal <s_axis_tready>.
    Found 1-bit register for signal <first_time>.
    Found 1-bit register for signal <metadata_state>.
    Found 2-bit register for signal <SLAVE_WIDER.counter>.
    Found 2-bit adder for signal <SLAVE_WIDER.counter_plus_1>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nf10_axis_converter_2> synthesized.


Synthesizing Unit <ROCKETIO_WRAPPER>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/rocketio_wrapper.v".
WARNING:Xst:647 - Input <TILE0_RXUSRCLK1_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TILE1_RXUSRCLK0_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TILE0_RXUSRCLK0_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TILE1_RXUSRCLK1_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tile1_rxrecclk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxrecclk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxrecclk0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxchbondo1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxchbondo0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ROCKETIO_WRAPPER> synthesized.


Synthesizing Unit <xaui_block>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/xilinx/xaui_block.v".
WARNING:Xst:646 - Signal <mgt_rxlossofsync<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mgt_rxlossofsync<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mgt_rxlossofsync<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mgt_rxlossofsync<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mgt_rxbyterealign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mgt_rxbyteisaligned> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_156_reset_txsync_r1>.
    Found 1-bit register for signal <clk_156_reset_txsync_r2>.
    Found 1-bit register for signal <clk_156_reset_txsync_r3>.
    Found 8-bit register for signal <mgt_codecomma_reg>.
    Found 1-bit register for signal <mgt_powerdown_falling>.
    Found 1-bit register for signal <mgt_powerdown_r>.
    Found 4-bit register for signal <mgt_rxcdr_reset>.
    Found 8-bit register for signal <mgt_rxcharisk_reg>.
    Found 64-bit register for signal <mgt_rxdata_reg>.
    Found 8-bit register for signal <mgt_rxdisperr_reg>.
    Found 4-bit register for signal <mgt_rxlock_r1>.
    Found 4-bit register for signal <mgt_rxlock_reg>.
    Found 8-bit register for signal <mgt_rxnotintable_reg>.
    Summary:
	inferred 113 D-type flip-flop(s).
Unit <xaui_block> synthesized.


Synthesizing Unit <nf10_10g_interface>.
    Related source file is "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_10_a/hdl/verilog/nf10/nf10_10g_interface.v".
WARNING:Xst:646 - Signal <s_axis_tuser_internal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nf10_10g_interface> synthesized.


Synthesizing Unit <nf10_10g_interface_2_wrapper>.
    Related source file is "../hdl/nf10_10g_interface_2_wrapper.v".
Unit <nf10_10g_interface_2_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 256x73-bit dual-port RAM                              : 1
 32x128-bit dual-port RAM                              : 1
 32x16-bit dual-port RAM                               : 1
 512x1-bit dual-port RAM                               : 2
 64x289-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 4
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 6
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 2-bit addsub                                          : 8
# Counters                                             : 25
 16-bit up counter                                     : 2
 2-bit down counter                                    : 8
 5-bit up counter                                      : 4
 6-bit up counter                                      : 4
 6-bit updown counter                                  : 2
 7-bit updown counter                                  : 1
 8-bit up counter                                      : 3
 9-bit updown counter                                  : 1
# Registers                                            : 392
 1-bit register                                        : 243
 10-bit register                                       : 16
 128-bit register                                      : 3
 14-bit register                                       : 48
 16-bit register                                       : 12
 2-bit register                                        : 38
 256-bit register                                      : 1
 289-bit register                                      : 3
 3-bit register                                        : 8
 32-bit register                                       : 1
 4-bit register                                        : 5
 64-bit register                                       : 2
 7-bit register                                        : 4
 73-bit register                                       : 3
 8-bit register                                        : 5
# Comparators                                          : 12
 10-bit comparator equal                               : 4
 6-bit comparator greatequal                           : 4
 7-bit comparator greatequal                           : 2
 9-bit comparator greatequal                           : 2
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <nf10_10g_interface_2/tx_queue/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | unreached
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <nf10_10g_interface_2/rx_queue/err_state/FSM> on signal <err_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 11
 001   | 01
 010   | 00
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <nf10_10g_interface_2/rx_queue/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <nf10_10g_interface_2/xaui_block/chanbond_monitor_i/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state/FSM> on signal <drp_state[1:6]> with one-hot encoding.
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state/FSM> on signal <drp_state[1:6]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 001000 | 000100
 000100 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state/FSM> on signal <xd_state[1:16]> with one-hot encoding.
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state/FSM> on signal <xd_state[1:16]> with one-hot encoding.
--------------------------------------
 State            | Encoding
--------------------------------------
 0000000000000001 | 0000000000000001
 0000000000000010 | 0000000000000010
 0000000000000100 | 0000000000000100
 0000000000001000 | 0000000000001000
 0000000000010000 | 0000000000010000
 0000000000100000 | 0000000000100000
 0000000001000000 | 0000000001000000
 0000000010000000 | 0000000010000000
 0000000100000000 | 0000000100000000
 0000001000000000 | 0000001000000000
 0000010000000000 | 0000010000000000
 0000100000000000 | 0000100000000000
 0001000000000000 | 0001000000000000
 0010000000000000 | 0010000000000000
 0100000000000000 | 0100000000000000
 1000000000000000 | 1000000000000000
--------------------------------------
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/db_state/FSM> on signal <db_state[1:4]> with one-hot encoding.
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/db_state/FSM> on signal <db_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0100  | 0100
 1000  | 1000
-------------------
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state/FSM> on signal <sync_state[1:7]> with one-hot encoding.
Optimizing FSM <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state/FSM> on signal <sync_state[1:7]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 0000001
 0000010 | 0000010
 0000100 | 0000100
 0001000 | 0001000
 0010000 | 0010000
 0100000 | 0100000
 1000000 | 1000000
---------------------

Synthesizing (advanced) Unit <CC_2B_1SKP_RFSM>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal mailbox_r may hinder XST clustering optimizations.
Unit <CC_2B_1SKP_RFSM> synthesized (advanced).

Synthesizing (advanced) Unit <CC_2B_1SKP_WFSM>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal mailbox_r may hinder XST clustering optimizations.
Unit <CC_2B_1SKP_WFSM> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_mem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 1-bit                    |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 1-bit                    |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
Unit <fifo_mem> synthesized (advanced).

Synthesizing (advanced) Unit <rptr_empty>.
The following registers are absorbed into accumulator <rbin>: 1 register on signal <rbin>.
Unit <rptr_empty> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_1>.
INFO:Xst:3226 - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 73-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 73-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <small_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_2>.
INFO:Xst:3231 - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_3>.
INFO:Xst:3226 - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 289-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 289-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <small_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_4>.
INFO:Xst:3226 - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 128-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <small_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <wptr_full_1>.
The following registers are absorbed into accumulator <wbin>: 1 register on signal <wbin>.
Unit <wptr_full_1> synthesized (advanced).

Synthesizing (advanced) Unit <wptr_full_2>.
The following registers are absorbed into accumulator <wbin>: 1 register on signal <wbin>.
Unit <wptr_full_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# RAMs                                                 : 6
 256x73-bit dual-port block RAM                        : 1
 32x128-bit dual-port block RAM                        : 1
 32x16-bit dual-port distributed RAM                   : 1
 512x1-bit dual-port distributed RAM                   : 2
 64x289-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 4
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 6
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 2-bit addsub                                          : 8
# Counters                                             : 25
 16-bit up counter                                     : 2
 2-bit down counter                                    : 8
 5-bit up counter                                      : 4
 6-bit up counter                                      : 4
 6-bit updown counter                                  : 2
 7-bit updown counter                                  : 1
 8-bit up counter                                      : 3
 9-bit updown counter                                  : 1
# Accumulators                                         : 4
 10-bit up accumulator                                 : 4
# Registers                                            : 2811
 Flip-Flops                                            : 2811
# Comparators                                          : 12
 10-bit comparator equal                               : 4
 6-bit comparator greatequal                           : 4
 7-bit comparator greatequal                           : 2
 9-bit comparator greatequal                           : 2
# Xors                                                 : 84
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <user_rxclkcorcnt_r_1> in Unit <CC_2B_1SKP_1> is equivalent to the following FF/Latch, which will be removed : <user_rxclkcorcnt_r_2> 
WARNING:Xst:638 - in unit CC_2B_1SKP_1 Conflict on KEEP property on signal user_rxclkcorcnt_r<1> and user_rxclkcorcnt_r<2> user_rxclkcorcnt_r<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <user_rxclkcorcnt_r_1> in Unit <CC_2B_1SKP_2> is equivalent to the following FF/Latch, which will be removed : <user_rxclkcorcnt_r_2> 
WARNING:Xst:638 - in unit CC_2B_1SKP_2 Conflict on KEEP property on signal user_rxclkcorcnt_r<1> and user_rxclkcorcnt_r<2> user_rxclkcorcnt_r<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <mgt_rxcdr_reset_0> in Unit <xaui_block> is equivalent to the following 3 FFs/Latches, which will be removed : <mgt_rxcdr_reset_1> <mgt_rxcdr_reset_2> <mgt_rxcdr_reset_3> 
WARNING:Xst:2677 - Node <rx_info_fifo/rptr_empty/r_almost_empty> of sequential type is unconnected in block <rx_queue>.
WARNING:Xst:2677 - Node <tx_info_fifo/rptr_empty/r_almost_empty> of sequential type is unconnected in block <tx_queue>.
WARNING:Xst:2677 - Node <sync_counter_r_14> of sequential type is unconnected in block <TX_SYNC>.
WARNING:Xst:2677 - Node <sync_counter_r_15> of sequential type is unconnected in block <TX_SYNC>.
INFO:Xst:1901 - Instance rx_fifo in unit rx_queue of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance tx_fifo in unit tx_queue of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:2261 - The FF/Latch <drp_state_FSM_FFd6> in Unit <TX_SYNC> is equivalent to the following 2 FFs/Latches, which will be removed : <xd_state_FSM_FFd16> <db_state_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <wptr_9> in Unit <wptr_full_1> is equivalent to the following FF/Latch, which will be removed : <wbin_9> 
INFO:Xst:2261 - The FF/Latch <wptr_9> in Unit <wptr_full_2> is equivalent to the following FF/Latch, which will be removed : <wbin_9> 
INFO:Xst:2261 - The FF/Latch <rx_info_fifo/rptr_empty/rptr_9> in Unit <rx_queue> is equivalent to the following FF/Latch, which will be removed : <rx_info_fifo/rptr_empty/rbin_9> 
INFO:Xst:2261 - The FF/Latch <tx_info_fifo/rptr_empty/rptr_9> in Unit <tx_queue> is equivalent to the following FF/Latch, which will be removed : <tx_info_fifo/rptr_empty/rbin_9> 

Optimizing unit <nf10_10g_interface_2_wrapper> ...

Optimizing unit <TX_SYNC> ...

Optimizing unit <CC_2B_1SKP_DATA_PATH> ...

Optimizing unit <wptr_full_1> ...

Optimizing unit <wptr_full_2> ...

Optimizing unit <small_fifo_1> ...

Optimizing unit <small_fifo_2> ...

Optimizing unit <small_fifo_3> ...

Optimizing unit <small_fifo_4> ...

Optimizing unit <CC_2B_1SKP_1> ...

Optimizing unit <CC_2B_1SKP_2> ...

Optimizing unit <fallthrough_small_fifo_1> ...

Optimizing unit <fallthrough_small_fifo_2> ...

Optimizing unit <fallthrough_small_fifo_3> ...

Optimizing unit <fallthrough_small_fifo_4> ...

Optimizing unit <rx_queue> ...

Optimizing unit <tx_queue> ...

Optimizing unit <nf10_axis_converter_1> ...
WARNING:Xst:1710 - FF/Latch <m_axis_tdata_prev_244> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_243> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_242> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_241> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_240> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_239> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_238> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_237> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_236> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_235> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_234> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_233> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_232> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_231> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_230> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_229> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_228> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_31> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_30> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_29> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_28> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_27> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_26> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_25> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_255> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_254> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_253> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_252> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_251> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_250> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_249> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_248> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_247> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_246> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_245> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_209> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_208> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_207> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_206> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_205> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_204> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_203> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_202> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_201> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_200> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_199> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_198> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_197> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_196> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_195> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_194> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_193> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_227> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_226> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_225> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_224> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_223> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_222> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_221> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_220> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_219> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_218> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_217> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_216> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_215> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_214> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_213> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_212> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_211> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tdata_prev_210> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_axis_tdata_prev_192> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_24> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_axis_tdata_prev_192> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tstrb_prev_24> (without init value) has a constant value of 0 in block <nf10_axis_converter_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <nf10_axis_converter_2> ...

Optimizing unit <xaui_block> ...

Optimizing unit <nf10_10g_interface> ...
WARNING:Xst:1710 - FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd1> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_6> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_5> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_4> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_3> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_2> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_1> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_daddr_r_0> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_15> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_14> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_13> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_12> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_11> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_10> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_9> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_8> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_7> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_6> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_5> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_4> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_3> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_2> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_1> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_di_r_0> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_dwe_r> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_6> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_4> (without init value) has a constant value of 1 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_den_r> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd1> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_6> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_5> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_4> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_3> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_2> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_1> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_daddr_r_0> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_15> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_14> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_13> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_12> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_11> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_10> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_9> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_8> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_7> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_6> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_5> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_4> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_3> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_2> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_1> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_di_r_0> has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_dwe_r> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_6> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_4> (without init value) has a constant value of 1 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_den_r> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/user_req> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/user_req> (without init value) has a constant value of 0 in block <nf10_10g_interface_2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DRDY> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_15> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_14> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_13> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_12> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_11> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_10> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_9> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_8> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_7> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_6> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_5> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/USER_DO_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DRDY> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_15> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_14> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_13> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_12> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_11> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_10> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_9> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_8> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_7> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_6> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_5> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/USER_DO_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxchanrealign_r> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxchanrealign_r> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxchanrealign_r> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxchanrealign_r> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/Mram_queue2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/Mram_queue1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/Mram_queue3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/Mram_queue4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/wr_ptr_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/wr_ptr_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/wr_ptr_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/wr_ptr_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/wr_ptr_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/rd_ptr_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/rd_ptr_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/rd_ptr_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/rd_ptr_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/rd_ptr_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_127> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_126> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_125> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_124> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_123> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_122> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_121> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_120> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_119> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_118> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_117> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_116> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_115> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_114> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_113> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_112> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_111> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_110> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_109> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_108> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_107> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_106> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_105> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_104> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_103> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_102> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_101> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_100> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_99> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_98> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_97> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_96> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_95> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_94> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_93> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_92> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_91> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_90> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_89> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_88> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_87> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_86> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_85> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_84> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_83> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_82> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_81> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_80> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_79> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_78> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_77> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_76> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_75> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_74> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_73> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_72> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_71> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_70> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_69> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_68> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_67> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_66> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_65> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_64> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_63> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_62> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_61> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_60> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_59> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_58> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_57> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_56> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_55> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_54> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_53> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_52> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_51> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_50> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_49> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_48> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_47> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_46> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_45> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_44> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_43> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_42> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_41> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_40> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_39> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_38> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_37> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_36> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_35> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_34> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_33> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_32> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_31> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_30> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_29> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_28> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_27> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_26> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_25> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_24> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_23> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_22> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_21> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_20> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_19> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_18> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_17> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_16> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_15> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_14> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_13> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_12> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_11> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_10> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_9> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_8> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_7> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_6> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_5> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_dout_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_127> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_126> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_125> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_124> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_123> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_122> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_121> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_120> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_119> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_118> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_117> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_116> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_115> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_114> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_113> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_112> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_111> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_110> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_109> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_108> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_107> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_106> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_105> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_104> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_103> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_102> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_101> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_100> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_99> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_98> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_97> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_96> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_95> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_94> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_93> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_92> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_91> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_90> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_89> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_88> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_87> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_86> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_85> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_84> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_83> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_82> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_81> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_80> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_79> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_78> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_77> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_76> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_75> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_74> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_73> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_72> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_71> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_70> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_69> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_68> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_67> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_66> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_65> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_64> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_63> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_62> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_61> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_60> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_59> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_58> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_57> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_56> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_55> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_54> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_53> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_52> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_51> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_50> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_49> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_48> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_47> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_46> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_45> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_44> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_43> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_42> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_41> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_40> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_39> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_38> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_37> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_36> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_35> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_34> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_33> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_32> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_31> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_30> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_29> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_28> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_27> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_26> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_25> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_24> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_23> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_22> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_21> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_20> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_19> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_18> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_17> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_16> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_15> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_14> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_13> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_12> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_11> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_10> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_9> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_8> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_7> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_6> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_5> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_4> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_3> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_2> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_1> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_0> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/w_almost_full> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.
WARNING:Xst:2677 - Node <nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/w_almost_full> of sequential type is unconnected in block <nf10_10g_interface_2_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r_1> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r_1> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r<1> and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r<1> nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/restart_sync_r> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/restart_sync_r> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/restart_sync_r and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/restart_sync_r nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/restart_sync_r signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_5> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_3> <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_1> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_5> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_3> <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_1> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_2> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_0> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_2> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_0> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_1> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r_1> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r<1> and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r<1> nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_0> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_0> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState<0> and nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState<0> nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState<0> signal will be lost.
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState<0> and nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState<0> nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState<0> signal will be lost.
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState<0> and nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState<0> nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r_0> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r<0> and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r<0> nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_dclk_r<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r_0> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r_0> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r<0> and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r<0> nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/reset_usrclk_r<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_13> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/restart_sync_r2> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/restart_sync_r2> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd6> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd6> 
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/dclk_fsms_rdy_r> 
WARNING:Xst:638 - in unit nf10_10g_interface_2_wrapper Conflict on KEEP property on signal nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r and nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/dclk_fsms_rdy_r nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/dclk_fsms_rdy_r signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r2> in Unit <nf10_10g_interface_2_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/dclk_fsms_rdy_r2> 
FlipFlop nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0 has been replicated 21 time(s)
FlipFlop nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1 has been replicated 2 time(s)
FlipFlop nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0 has been replicated 28 time(s)
FlipFlop nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2639
 Flip-Flops                                            : 2639

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/nf10_10g_interface_2_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 858

Cell Usage :
# BELS                             : 2471
#      GND                         : 1
#      INV                         : 43
#      LUT1                        : 59
#      LUT2                        : 132
#      LUT3                        : 451
#      LUT4                        : 485
#      LUT5                        : 192
#      LUT6                        : 959
#      MUXCY                       : 70
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 77
# FlipFlops/Latches                : 2639
#      FD                          : 567
#      FDC                         : 162
#      FDE                         : 150
#      FDP                         : 67
#      FDR                         : 1105
#      FDRE                        : 485
#      FDRS                        : 55
#      FDRSE                       : 17
#      FDS                         : 10
#      FDSE                        : 21
# RAMS                             : 18
#      RAM32M                      : 2
#      RAM32X1D                    : 4
#      RAMB18                      : 2
#      RAMB18SDP                   : 10
# Shift Registers                  : 20
#      SRL16                       : 20
# Clock Buffers                    : 2
#      BUFG                        : 2
# GigabitIOs                       : 2
#      GTX_DUAL                    : 2
# Others                           : 8
#      FIFO18_36                   : 4
#      FIFO36_72_EXP               : 2
#      xaui                        : 1
#      xgmac                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2639  out of  149760     1%  
 Number of Slice LUTs:                 2357  out of  149760     1%  
    Number used as Logic:              2321  out of  149760     1%  
    Number used as Memory:               36  out of  39360     0%  
       Number used as RAM:               16
       Number used as SRL:               20

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3179
   Number with an unused Flip Flop:     540  out of   3179    16%  
   Number with an unused LUT:           822  out of   3179    25%  
   Number of fully used LUT-FF pairs:  1817  out of   3179    57%  
   Number of unique control sets:       256

IO Utilization: 
 Number of IOs:                         858
 Number of bonded IOBs:                  16  out of    680     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    324     3%  
    Number using Block RAM only:          6
    Number using FIFO only:               4
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of GTX_DUALs:                     2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)                                                  | Load  |
---------------------------------------------------------------------+------------------------------------------------------------------------+-------+
nf10_10g_interface_2/txoutclk                                        | BUFG                                                                   | 830   |
dclk                                                                 | NONE(nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd2)| 135   |
nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1| BUFG                                                                   | 458   |
axi_aclk                                                             | NONE(nf10_10g_interface_2/converter_slave/metadata_state)              | 1266  |
---------------------------------------------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                       | Buffer(FF name)                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------+
nf10_10g_interface_2/converter_master/axi_resetn_inv(nf10_10g_interface_2/reset1_INV_0:O)                                                                                                            | NONE(nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1)                                                | 164   |
nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                | NONE(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)  | 34    |
nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)| NONE(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6) | 9     |
nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)| NONE(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)| 9     |
nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)| NONE(nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)   | 9     |
m_axis_tuser<20>(XST_VCC:P)                                                                                                                                                                          | NONE(nf10_10g_interface_2/rx_queue/rx_fifo)                                                           | 8     |
nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                   | NONE(nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                  | 4     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.545ns (Maximum Frequency: 282.117MHz)
   Minimum input arrival time before clock: 3.826ns
   Maximum output required time after clock: 1.511ns
   Maximum combinational path delay: 0.680ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/txoutclk'
  Clock period: 3.029ns (frequency: 330.093MHz)
  Total number of paths / destination ports: 6073 / 1028
-------------------------------------------------------------------------
Delay:               3.029ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty (FF)
  Destination:       nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty (FF)
  Source Clock:      nf10_10g_interface_2/txoutclk rising
  Destination Clock: nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty to nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.396   0.628  nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty (nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty)
     LUT3:I0->O            9   0.086   0.449  nf10_10g_interface_2/tx_queue/tx_start1 (nf10_10g_interface_2/tx_start)
     LUT6:I5->O            4   0.086   0.613  nf10_10g_interface_2/tx_queue/Result<4>1 (nf10_10g_interface_2/tx_queue/Result<4>)
     LUT6:I3->O            1   0.086   0.600  nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty_val10177_SW0 (N263)
     LUT6:I3->O            1   0.086   0.000  nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty_val10185 (nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty_val)
     FDP:D                    -0.022          nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty
    ----------------------------------------
    Total                      3.029ns (0.740ns logic, 2.289ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dclk'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 414 / 244
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5 (FF)
  Destination:       nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_5 (FF)
  Source Clock:      dclk rising
  Destination Clock: dclk rising

  Data Path: nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5 to nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5 (nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_mux0000<1>3_SW0 (N84)
     LUT6:I5->O            1   0.086   0.286  nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_mux0000<1>3 (nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/N32)
     FDSE:S                    0.468          nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_aclk'
  Clock period: 3.545ns (frequency: 282.117MHz)
  Total number of paths / destination ports: 32556 / 2040
-------------------------------------------------------------------------
Delay:               3.545ns (Levels of Logic = 5)
  Source:            nf10_10g_interface_2/converter_slave/input_fifo/dout_266 (FF)
  Destination:       nf10_10g_interface_2/converter_slave/input_fifo/dout_288 (FF)
  Source Clock:      axi_aclk rising
  Destination Clock: axi_aclk rising

  Data Path: nf10_10g_interface_2/converter_slave/input_fifo/dout_266 to nf10_10g_interface_2/converter_slave/input_fifo/dout_288
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.910  nf10_10g_interface_2/converter_slave/input_fifo/dout_266 (nf10_10g_interface_2/converter_slave/input_fifo/dout_266)
     LUT6:I0->O            3   0.086   0.421  nf10_10g_interface_2/converter_slave/SLAVE_WIDER_counter_next<0>4_SW0 (N201)
     LUT6:I5->O            2   0.086   0.416  nf10_10g_interface_2/converter_slave/SLAVE_WIDER_counter_next<0>4_SW1 (N209)
     LUT6:I5->O            1   0.086   0.412  nf10_10g_interface_2/converter_slave/in_fifo_rd_en1_1 (nf10_10g_interface_2/converter_slave/in_fifo_rd_en1)
     LUT4:I3->O          289   0.086   0.560  nf10_10g_interface_2/converter_slave/input_fifo/will_update_dout1 (nf10_10g_interface_2/converter_slave/input_fifo/will_update_dout)
     LUT5:I4->O            1   0.086   0.000  nf10_10g_interface_2/converter_slave/input_fifo/dout_288_rstpot (nf10_10g_interface_2/converter_slave/input_fifo/dout_288_rstpot)
     FDR:D                    -0.022          nf10_10g_interface_2/converter_slave/input_fifo/dout_288
    ----------------------------------------
    Total                      3.545ns (0.826ns logic, 2.719ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nf10_10g_interface_2/txoutclk'
  Total number of paths / destination ports: 412 / 116
-------------------------------------------------------------------------
Offset:              3.826ns (Levels of Logic = 6)
  Source:            nf10_10g_interface_2/xgmac:rx_data_valid<2> (PAD)
  Destination:       nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull (FF)
  Destination Clock: nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/xgmac:rx_data_valid<2> to nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    xgmac:rx_data_valid<2>    3   0.000   0.609  nf10_10g_interface_2/xgmac (nf10_10g_interface_2/rx_data_valid<2>)
     LUT3:I0->O            1   0.086   0.412  nf10_10g_interface_2/rx_queue/state_cmp_eq0000_SW0 (N197)
     LUT6:I5->O            7   0.086   0.628  nf10_10g_interface_2/rx_queue/state_cmp_eq0000 (nf10_10g_interface_2/rx_queue/state_cmp_eq0000)
     LUT3:I0->O           11   0.086   0.458  nf10_10g_interface_2/rx_queue/info_fifo_wr_en1 (nf10_10g_interface_2/rx_queue/info_fifo_wr_en)
     LUT6:I5->O            2   0.086   0.604  nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/Mxor_wgraynext_xor0006_Result1 (nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wgraynext<2>)
     LUT6:I3->O            1   0.086   0.600  nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull_val10184_SW0 (N265)
     LUT6:I3->O            1   0.086   0.000  nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull_val10192 (nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull_val)
     FDC:D                    -0.022          nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull
    ----------------------------------------
    Total                      3.826ns (0.516ns logic, 3.310ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_aclk'
  Total number of paths / destination ports: 1836 / 1835
-------------------------------------------------------------------------
Offset:              2.081ns (Levels of Logic = 2)
  Source:            m_axis_tready (PAD)
  Destination:       nf10_10g_interface_2/converter_master/input_fifo/dout_valid (FF)
  Destination Clock: axi_aclk rising

  Data Path: m_axis_tready to nf10_10g_interface_2/converter_master/input_fifo/dout_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            4   0.086   0.425  nf10_10g_interface_2/converter_master/in_fifo_rd_en1 (nf10_10g_interface_2/converter_master/in_fifo_rd_en)
     LUT4:I3->O           75   0.086   0.401  nf10_10g_interface_2/converter_master/input_fifo/will_update_dout1 (nf10_10g_interface_2/converter_master/input_fifo/will_update_dout)
     FDRSE:S                   0.468          nf10_10g_interface_2/converter_master/input_fifo/dout_valid
    ----------------------------------------
    Total                      2.081ns (1.255ns logic, 0.826ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_aclk'
  Total number of paths / destination ports: 1108 / 307
-------------------------------------------------------------------------
Offset:              1.511ns (Levels of Logic = 1)
  Source:            nf10_10g_interface_2/converter_master/input_fifo/dout_valid (FF)
  Destination:       m_axis_tvalid (PAD)
  Source Clock:      axi_aclk rising

  Data Path: nf10_10g_interface_2/converter_master/input_fifo/dout_valid to m_axis_tvalid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q          160   0.396   1.029  nf10_10g_interface_2/converter_master/input_fifo/dout_valid (nf10_10g_interface_2/converter_master/input_fifo/dout_valid)
     LUT6:I0->O            0   0.086   0.000  nf10_10g_interface_2/converter_master/m_axis_tvalid1 (m_axis_tvalid)
    ----------------------------------------
    Total                      1.511ns (0.482ns logic, 1.029ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nf10_10g_interface_2/txoutclk'
  Total number of paths / destination ports: 131 / 113
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 1)
  Source:            nf10_10g_interface_2/tx_queue/state_FSM_FFd1 (FF)
  Destination:       nf10_10g_interface_2/xgmac:tx_data_valid<7> (PAD)
  Source Clock:      nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/tx_queue/state_FSM_FFd1 to nf10_10g_interface_2/xgmac:tx_data_valid<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.396   0.975  nf10_10g_interface_2/tx_queue/state_FSM_FFd1 (nf10_10g_interface_2/tx_queue/state_FSM_FFd1)
     LUT6:I0->O            0   0.086   0.000  nf10_10g_interface_2/tx_queue/tx_data_valid<7>1 (nf10_10g_interface_2/tx_data_valid<7>)
    xgmac:tx_data_valid<7>        0.000          nf10_10g_interface_2/xgmac
    ----------------------------------------
    Total                      1.457ns (0.482ns logic, 0.975ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 146 / 146
-------------------------------------------------------------------------
Delay:               0.680ns (Levels of Logic = 1)
  Source:            axi_resetn (PAD)
  Destination:       nf10_10g_interface_2/xaui_block/xaui_core:reset (PAD)

  Data Path: axi_resetn to nf10_10g_interface_2/xaui_block/xaui_core:reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O           1245   0.212   0.468  nf10_10g_interface_2/reset1_INV_0 (nf10_10g_interface_2/converter_master/axi_resetn_inv)
    xgmac:reset                0.000          nf10_10g_interface_2/xgmac
    ----------------------------------------
    Total                      0.680ns (0.212ns logic, 0.468ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_10g_interface_2/xaui_block/xaui_core.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_10g_interface_2/xaui_block/xaui_core.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_10g_interface_2/xgmac.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_10g_interface_2/xgmac.


Total REAL time to Xst completion: 84.00 secs
Total CPU time to Xst completion: 82.94 secs
 
--> 


Total memory usage is 1801096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  612 (   0 filtered)
Number of infos    :   44 (   0 filtered)

