empirical evaluation features instruction set processor architectures paper presents methods empirical evaluation features processors isps isp evaluated terms time saved feature based analysis traces program executions concept register life troduced answer questions registers simultaneously sufficient overhead number reduced lives discusses problem detecting desirable non existing instructions problems briefly discussed experimental results presented obtained analyzing 41 programs running dec system 10 cacm march 1977 lunde computer architecture behavior instruction sets op code utilization structures simultaneous tracing execution 6 20 21 33 ca770303 jb december 30 1 00 1653 4 2989 2411 2709 2889 2937 3005 3025 3101 1069 5 2138  