// Seed: 1955119654
module module_0 #(
    parameter id_2 = 32'd5
);
  wire id_1;
  localparam id_2 = 1;
  generate
    wire [id_2 : -1  ==  id_2  -  1 'd0] id_3;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  output tri1 id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9 = -1;
  module_0 modCall_1 ();
  logic [7:0][1 : 1 'h0] id_10 = id_5;
  wire id_11[-1 : id_4];
  ;
  assign id_3 = id_9 - id_4;
endmodule
