// RUN: rm -rf %t
// RUN: mkdir -p %t/bin %t/src
// RUN: cp %S/../../utils/run_opentitan_connectivity_circt_bmc.py %t/run_opentitan_connectivity_circt_bmc.py
// RUN: printf 'target_name\tflow\tsub_flow\tfusesoc_core\trel_path\tbbox_cmd\tconn_csv_count\tconn_csvs\tcfg_file\nchip_earlgrey_asic\tformal\tconn\tlowrisc:systems:chip_earlgrey_asic:0.1\thw/top_earlgrey/formal\t\t1\t[]\t%t/chip_conn_cfg.hjson\n' > %t/target.tsv
// RUN: printf 'rule_id\trule_type\tcsv_file\tcsv_row\trule_name\tsrc_block\tsrc_signal\tdest_block\tdest_signal\nchip.csv:RULE_CLK\tCONNECTION\t%t/chip.csv\t10\tRULE_CLK\ttop_earlgrey.u_src\tclk_o\ttop_earlgrey.u_dst\tclk_i\n' > %t/rules.tsv
// RUN: printf 'module top_earlgrey;\n  logic clk_o, clk_i;\n  assign clk_i = clk_o;\n  u_src_t u_src();\n  u_dst_t u_dst();\nendmodule\nmodule u_src_t; logic clk_o; endmodule\nmodule u_dst_t; logic clk_i; endmodule\n' > %t/src/top.sv
// RUN: printf '#!/usr/bin/env python3\nimport pathlib, sys\ntarget = sys.argv[sys.argv.index(\"--target\") + 1]\ntool = sys.argv[sys.argv.index(\"--tool\") + 1]\nout_dir = pathlib.Path.cwd() / \"build\" / \"fake\" / f\"{target}-{tool}\"\nout_dir.mkdir(parents=True, exist_ok=True)\n(out_dir / \"fake.eda.yml\").write_text(\"\"\"toplevel: top_earlgrey\\nfiles:\\n- name: %t/src/top.sv\\n  file_type: systemVerilogSource\\n\"\"\")\n' > %t/bin/fusesoc
// RUN: printf '#!/usr/bin/env python3\nimport pathlib, sys\ncases=\"\"\nout=\"\"\ncover=\"\"\nseen_cover=False\nargs=sys.argv[1:]\ni=0\nwhile i < len(args):\n  if args[i]==\"--cases-file\":\n    cases=args[i+1]; i+=2; continue\n  if args[i]==\"--results-file\":\n    out=args[i+1]; i+=2; continue\n  if args[i]==\"--cover-results-file\":\n    cover=args[i+1]; i+=2; continue\n  if args[i]==\"--cover-granular\":\n    seen_cover=True; i+=1; continue\n  i+=1\nif not seen_cover:\n  raise SystemExit(31)\nif not cases or not out or not cover:\n  raise SystemExit(32)\nrows=[line for line in pathlib.Path(cases).read_text(encoding=\"utf-8\").splitlines() if line.strip()]\nif len(rows)!=1:\n  raise SystemExit(33)\nparts=rows[0].split(\"\\t\")\ncase_id=parts[0]\ncase_path=parts[4]\npathlib.Path(out).write_text(f\"PASS\\t{case_id}\\t{case_path}\\topentitan\\tCONNECTIVITY_BMC\\tUNSAT\\n\", encoding=\"utf-8\")\npathlib.Path(cover).write_text(f\"COVERED\\t{case_id}\\t{case_path}\\tc0000\\tline_1\\tSAT\\tsat\\n\", encoding=\"utf-8\")\n' > %t/bin/fake_pairwise.py
// RUN: chmod +x %t/run_opentitan_connectivity_circt_bmc.py %t/bin/fusesoc %t/bin/fake_pairwise.py
// RUN: env BMC_COVER_GRANULAR=1 BMC_COVER_RESULTS_OUT=%t/covers.tsv python3 %t/run_opentitan_connectivity_circt_bmc.py --target-manifest %t/target.tsv --rules-manifest %t/rules.tsv --opentitan-root %t --workdir %t/work --rule-filter 'RULE_CLK' --fusesoc-bin %t/bin/fusesoc --pairwise-runner %t/bin/fake_pairwise.py --results-file %t/results.tsv
// RUN: FileCheck %s --check-prefix=RESULTS < %t/results.tsv
// RUN: FileCheck %s --check-prefix=COVERS < %t/covers.tsv
//
// RESULTS: PASS{{[[:space:]]+}}connectivity::chip.csv:RULE_CLK{{[[:space:]]+}}{{.*}}CONNECTIVITY_BMC{{[[:space:]]+}}UNSAT
// COVERS: COVERED{{[[:space:]]+}}connectivity::chip.csv:RULE_CLK{{[[:space:]]+}}{{.*}}{{[[:space:]]+}}c0000{{[[:space:]]+}}line_1{{[[:space:]]+}}SAT{{[[:space:]]+}}sat
