{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512401081239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512401081241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:24:40 2017 " "Processing started: Mon Dec 04 10:24:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512401081241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512401081241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF g21_lab5 -c g21_lab3 " "Command: quartus_sim --simulation_results_format=VWF g21_lab5 -c g21_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512401081241 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_FSM_sim.vwf " "Using vector source file \"C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 5/g21_FSM_sim.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082169 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|Dealer_legal " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|Dealer_legal\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082374 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|Player_legal " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|Player_legal\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082374 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|altera_reserved_tms " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|altera_reserved_tms\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082380 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|altera_reserved_tck " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|altera_reserved_tck\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082380 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|altera_reserved_tdi " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|altera_reserved_tdi\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082380 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Deal_FSM\|auto_stp_external_clock_0 " "Can't find signal in vector source file for input pin \"\|Deal_FSM\|auto_stp_external_clock_0\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512401082380 ""}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "Register: \|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[2\] " "Register: \|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[1\] " "Register: \|Deal_FSM\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] " "Register: \|Deal_FSM\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1512401082381 ""}  } {  } 0 328054 "Inverted registers were found during simulation" 0 0 "Quartus II" 0 -1 1512401082381 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1512401082397 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1512401082397 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1512401082414 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      4.42 % " "Simulation coverage is       4.42 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1512401082446 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "710 " "Number of transitions in simulation is 710" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1512401082447 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "g21_lab3.sim.vwf " "Vector file g21_lab3.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1512401082455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Simulator was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512401082651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:24:42 2017 " "Processing ended: Mon Dec 04 10:24:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512401082651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512401082651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512401082651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512401082651 ""}
