#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  3 21:41:27 2024
# Process ID: 4644
# Current directory: F:/Desktop/Vivado_prj/current_conv_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9436 F:\Desktop\Vivado_prj\current_conv_test\current_conv_test.xpr
# Log file: F:/Desktop/Vivado_prj/current_conv_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/current_conv_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0/component.xml. It will be created.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
open_bd_design {F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:hls:conv:1.0 - conv_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets conv_0_m_axi_gmem] [get_bd_cells conv_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
set_property location {2.5 664 -87} [get_bd_cells conv_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_0/s_axi_AXILiteS]
</conv_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_gmem]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_gmem> at <0x00000000 [ 1G ]>
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /conv_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\Vivado_prj\current_conv_test\current_conv_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_conv_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
Exporting to file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e61a66b19430793a; cache size = 48.926 MB.
catch { config_ip_cache -export [get_ips -all design_1_conv_0_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_conv_0_0_synth_1
[Wed Apr  3 21:43:09 2024] Launched design_1_conv_0_0_synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
Exporting to file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr  3 21:44:04 2024] Launched design_1_conv_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_conv_0_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/runme.log
synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/synth_1/runme.log
[Wed Apr  3 21:44:04 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.516 ; gain = 96.723
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 21:54:27 2024...
