-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_edot_426_Pipeline_edot is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    primalInfeasBound_fifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_fifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_ub_i_empty_n : IN STD_LOGIC;
    primalInfeasBound_fifo_ub_i_read : OUT STD_LOGIC;
    hasUpper_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    hasUpper_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    hasUpper_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    hasUpper_fifo_i_empty_n : IN STD_LOGIC;
    hasUpper_fifo_i_read : OUT STD_LOGIC;
    primalInfeasBound_edotfifo_ub_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_edotfifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_edotfifo_ub_i_full_n : IN STD_LOGIC;
    primalInfeasBound_edotfifo_ub_i_write : OUT STD_LOGIC;
    n : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Infeasi_Res_S2_edot_426_Pipeline_edot is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln273_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal primalInfeasBound_fifo_ub_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal hasUpper_fifo_i_blk_n : STD_LOGIC;
    signal primalInfeasBound_edotfifo_ub_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bitcast_ln275_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_1_fu_257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_2_fu_261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_3_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_4_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_5_fu_273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_6_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln275_7_fu_281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_1_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_2_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_3_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_4_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_5_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_6_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln276_7_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_68 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln273_fu_159_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (30 downto 0);
    signal primalInfeasBound_fifo_ub_i_read_local : STD_LOGIC;
    signal hasUpper_fifo_i_read_local : STD_LOGIC;
    signal or_ln282_i_fu_489_p9 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal primalInfeasBound_edotfifo_ub_i_write_local : STD_LOGIC;
    signal grp_fu_97_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_97_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_101_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln269_fu_149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln275_fu_179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_7_fu_183_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_8_fu_193_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_9_fu_203_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_s_fu_213_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_1_fu_223_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_2_fu_233_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln275_3_fu_243_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_fu_287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_7_fu_291_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_8_fu_301_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_9_fu_311_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_s_fu_321_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_1_fu_331_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_2_fu_341_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln276_3_fu_351_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_97_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_7_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_6_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_5_fu_477_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_4_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_3_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_2_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_1_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln282_fu_457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_97_ce : STD_LOGIC;
    signal pre_grp_fu_97_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_97_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_101_ce : STD_LOGIC;
    signal pre_grp_fu_101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_101_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_105_ce : STD_LOGIC;
    signal pre_grp_fu_105_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_105_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_109_ce : STD_LOGIC;
    signal pre_grp_fu_109_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_109_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_113_ce : STD_LOGIC;
    signal pre_grp_fu_113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_113_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_ce : STD_LOGIC;
    signal pre_grp_fu_117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_117_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_121_ce : STD_LOGIC;
    signal pre_grp_fu_121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_121_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_125_ce : STD_LOGIC;
    signal pre_grp_fu_125_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_125_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (6 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (3 downto 0);
    signal pf_primalInfeasBound_edotfifo_ub_i_U_data_out : STD_LOGIC_VECTOR (511 downto 0);
    signal pf_primalInfeasBound_edotfifo_ub_i_U_data_out_vld : STD_LOGIC;
    signal pf_primalInfeasBound_edotfifo_ub_i_U_pf_ready : STD_LOGIC;
    signal pf_primalInfeasBound_edotfifo_ub_i_U_pf_done : STD_LOGIC;
    signal ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30 : STD_LOGIC;
    signal ap_frp_data_req_primalInfeasBound_fifo_ub_i : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_next_issued_hasUpper_fifo_i : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_frp_data_issued_nxt_hasUpper_fifo_i_op48 : STD_LOGIC;
    signal ap_frp_data_req_hasUpper_fifo_i : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_frp_data_req_hasUpper_fifo_i_op48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_frp_roi_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
    signal pf_all_done : STD_LOGIC := '0';
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Infeasi_Res_S2_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (6 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component Infeasi_Res_S2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    dmul_64ns_64ns_64_5_med_dsp_1_U518 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_97_p0,
        din1 => grp_fu_97_p1,
        ce => grp_fu_97_ce,
        dout => pre_grp_fu_97_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U519 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_101_p0,
        din1 => grp_fu_101_p1,
        ce => grp_fu_101_ce,
        dout => pre_grp_fu_101_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U520 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_105_p0,
        din1 => grp_fu_105_p1,
        ce => grp_fu_105_ce,
        dout => pre_grp_fu_105_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U521 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_109_p0,
        din1 => grp_fu_109_p1,
        ce => grp_fu_109_ce,
        dout => pre_grp_fu_109_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U522 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_113_p0,
        din1 => grp_fu_113_p1,
        ce => grp_fu_113_ce,
        dout => pre_grp_fu_113_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U523 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_117_p0,
        din1 => grp_fu_117_p1,
        ce => grp_fu_117_ce,
        dout => pre_grp_fu_117_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U524 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_121_p0,
        din1 => grp_fu_121_p1,
        ce => grp_fu_121_ce,
        dout => pre_grp_fu_121_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U525 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_125_p0,
        din1 => grp_fu_125_p1,
        ce => grp_fu_125_ce,
        dout => pre_grp_fu_125_p2);

    flow_control_loop_pipe_sequential_init_U : component Infeasi_Res_S2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done);

    frp_pipeline_valid_U : component Infeasi_Res_S2_frp_pipeline_valid
    generic map (
        PipelineLatency => 7,
        PipelineII => 1,
        CeilLog2Stages => 3,
        ExitLatency => 0)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => frp_pipeline_valid_U_exitcond,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_primalInfeasBound_edotfifo_ub_i_U : component Infeasi_Res_S2_frp_fifoout
    generic map (
        BlockingType => 1,
        PipeLatency => 7,
        PipelineII => 1,
        DataWidth => 512,
        NumWrites => 1,
        CeilLog2Stages => 3,
        CeilLog2FDepth => 3,
        PfAllDoneEnable => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => or_ln282_i_fu_489_p9,
        data_out => pf_primalInfeasBound_edotfifo_ub_i_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => primalInfeasBound_edotfifo_ub_i_write_local,
        data_out_vld => pf_primalInfeasBound_edotfifo_ub_i_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => ap_const_logic_1,
        pf_all_done => pf_all_done,
        pf_ready => pf_primalInfeasBound_edotfifo_ub_i_U_pf_ready,
        pf_done => pf_primalInfeasBound_edotfifo_ub_i_U_pf_done,
        data_out_read => primalInfeasBound_edotfifo_ub_i_full_n,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_frp_data_req_hasUpper_fifo_i_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_hasUpper_fifo_i <= ap_const_lv3_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_hasUpper_fifo_i <= std_logic_vector(unsigned(ap_frp_data_req_hasUpper_fifo_i) - unsigned(ap_frp_data_next_issued_hasUpper_fifo_i));
                else 
                    ap_frp_data_req_hasUpper_fifo_i <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_hasUpper_fifo_i) + unsigned(ap_frp_data_req_hasUpper_fifo_i_op48))) - unsigned(ap_frp_data_next_issued_hasUpper_fifo_i));
                end if; 
            end if;
        end if;
    end process;


    ap_frp_data_req_primalInfeasBound_fifo_ub_i_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_frp_data_req_primalInfeasBound_fifo_ub_i <= ap_const_lv3_0;
            else
                if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_0)) then 
                    ap_frp_data_req_primalInfeasBound_fifo_ub_i <= std_logic_vector(unsigned(ap_frp_data_req_primalInfeasBound_fifo_ub_i) - unsigned(ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i));
                else 
                    ap_frp_data_req_primalInfeasBound_fifo_ub_i <= std_logic_vector(unsigned(std_logic_vector(unsigned(ap_frp_data_req_primalInfeasBound_fifo_ub_i) + unsigned(ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30))) - unsigned(ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i));
                end if; 
            end if;
        end if;
    end process;


    pf_all_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pf_all_done <= ap_const_logic_0;
            else
                pf_all_done <= (pf_primalInfeasBound_edotfifo_ub_i_U_pf_done);
            end if;
        end if;
    end process;


    grp_fu_101_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_105_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_109_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_113_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_117_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_121_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_125_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    grp_fu_97_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    i_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln273_fu_153_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                i_fu_68 <= add_ln273_fu_159_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_68 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then
                grp_fu_101_p0 <= bitcast_ln275_1_fu_257_p1;
                grp_fu_101_p1 <= bitcast_ln276_1_fu_365_p1;
                grp_fu_105_p0 <= bitcast_ln275_2_fu_261_p1;
                grp_fu_105_p1 <= bitcast_ln276_2_fu_369_p1;
                grp_fu_109_p0 <= bitcast_ln275_3_fu_265_p1;
                grp_fu_109_p1 <= bitcast_ln276_3_fu_373_p1;
                grp_fu_113_p0 <= bitcast_ln275_4_fu_269_p1;
                grp_fu_113_p1 <= bitcast_ln276_4_fu_377_p1;
                grp_fu_117_p0 <= bitcast_ln275_5_fu_273_p1;
                grp_fu_117_p1 <= bitcast_ln276_5_fu_381_p1;
                grp_fu_121_p0 <= bitcast_ln275_6_fu_277_p1;
                grp_fu_121_p1 <= bitcast_ln276_6_fu_385_p1;
                grp_fu_125_p0 <= bitcast_ln275_7_fu_281_p1;
                grp_fu_125_p1 <= bitcast_ln276_7_fu_389_p1;
                grp_fu_97_p0 <= bitcast_ln275_fu_253_p1;
                grp_fu_97_p1 <= bitcast_ln276_fu_361_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_101_ce = ap_const_logic_1)) then
                pre_grp_fu_101_p2_reg <= pre_grp_fu_101_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_105_ce = ap_const_logic_1)) then
                pre_grp_fu_105_p2_reg <= pre_grp_fu_105_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_109_ce = ap_const_logic_1)) then
                pre_grp_fu_109_p2_reg <= pre_grp_fu_109_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_113_ce = ap_const_logic_1)) then
                pre_grp_fu_113_p2_reg <= pre_grp_fu_113_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_117_ce = ap_const_logic_1)) then
                pre_grp_fu_117_p2_reg <= pre_grp_fu_117_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_121_ce = ap_const_logic_1)) then
                pre_grp_fu_121_p2_reg <= pre_grp_fu_121_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_125_ce = ap_const_logic_1)) then
                pre_grp_fu_125_p2_reg <= pre_grp_fu_125_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_97_ce = ap_const_logic_1)) then
                pre_grp_fu_97_p2_reg <= pre_grp_fu_97_p2;
            end if;
        end if;
    end process;
    grp_fu_97_ce <= '1';
    grp_fu_101_ce <= '1';
    grp_fu_105_ce <= '1';
    grp_fu_109_ce <= '1';
    grp_fu_113_ce <= '1';
    grp_fu_117_ce <= '1';
    grp_fu_121_ce <= '1';
    grp_fu_125_ce <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln273_fu_159_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_01001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;
        ap_block_state2_pp0_stage0_iter1 <= (ap_const_logic_1 = ap_const_logic_0);
        ap_block_state7_pp0_stage0_iter6 <= (ap_const_logic_1 = ap_const_logic_0);

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln273_fu_153_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln273_fu_153_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_primalInfeasBound_edotfifo_ub_i_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= (pf_primalInfeasBound_edotfifo_ub_i_U_pf_ready = ap_const_logic_1);
    end process;


    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_frp_roi_pvb_no_fwd_prs_assign_proc : process(primalInfeasBound_fifo_ub_i_num_data_valid, hasUpper_fifo_i_num_data_valid, ap_frp_data_req_primalInfeasBound_fifo_ub_i, ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30, ap_frp_data_req_hasUpper_fifo_i, ap_frp_data_req_hasUpper_fifo_i_op48)
    begin
                ap_condition_frp_roi_pvb_no_fwd_prs <= not(((unsigned(hasUpper_fifo_i_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_hasUpper_fifo_i) + unsigned(ap_frp_data_req_hasUpper_fifo_i_op48)))) or (unsigned(primalInfeasBound_fifo_ub_i_num_data_valid) < unsigned(std_logic_vector(unsigned(ap_frp_data_req_primalInfeasBound_fifo_ub_i) + unsigned(ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30))))));
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(3) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(4) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(5) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(6) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_issued_nxt_hasUpper_fifo_i_op48_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_frp_data_issued_nxt_hasUpper_fifo_i_op48 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_hasUpper_fifo_i_op48 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30 <= ap_const_logic_1;
        else 
            ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_data_next_issued_hasUpper_fifo_i_assign_proc : process(ap_frp_data_issued_nxt_hasUpper_fifo_i_op48)
    begin
        if ((ap_frp_data_issued_nxt_hasUpper_fifo_i_op48 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_hasUpper_fifo_i <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_hasUpper_fifo_i <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i_assign_proc : process(ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30)
    begin
        if ((ap_frp_data_issued_nxt_primalInfeasBound_fifo_ub_i_op30 = ap_const_logic_1)) then 
            ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i <= ap_const_lv1_1;
        else 
            ap_frp_data_next_issued_primalInfeasBound_fifo_ub_i <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_hasUpper_fifo_i_op48_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln273_fu_153_p2)
    begin
        if ((not((icmp_ln273_fu_153_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_frp_data_req_hasUpper_fifo_i_op48 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_hasUpper_fifo_i_op48 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln273_fu_153_p2)
    begin
        if ((not((icmp_ln273_fu_153_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30 <= ap_const_lv1_1;
        else 
            ap_frp_data_req_primalInfeasBound_fifo_ub_i_op30 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_roi_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_roi_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_68, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_68;
        end if; 
    end process;

    bitcast_ln275_1_fu_257_p1 <= trunc_ln275_7_fu_183_p4;
    bitcast_ln275_2_fu_261_p1 <= trunc_ln275_8_fu_193_p4;
    bitcast_ln275_3_fu_265_p1 <= trunc_ln275_9_fu_203_p4;
    bitcast_ln275_4_fu_269_p1 <= trunc_ln275_s_fu_213_p4;
    bitcast_ln275_5_fu_273_p1 <= trunc_ln275_1_fu_223_p4;
    bitcast_ln275_6_fu_277_p1 <= trunc_ln275_2_fu_233_p4;
    bitcast_ln275_7_fu_281_p1 <= trunc_ln275_3_fu_243_p4;
    bitcast_ln275_fu_253_p1 <= trunc_ln275_fu_179_p1;
    bitcast_ln276_1_fu_365_p1 <= trunc_ln276_7_fu_291_p4;
    bitcast_ln276_2_fu_369_p1 <= trunc_ln276_8_fu_301_p4;
    bitcast_ln276_3_fu_373_p1 <= trunc_ln276_9_fu_311_p4;
    bitcast_ln276_4_fu_377_p1 <= trunc_ln276_s_fu_321_p4;
    bitcast_ln276_5_fu_381_p1 <= trunc_ln276_1_fu_331_p4;
    bitcast_ln276_6_fu_385_p1 <= trunc_ln276_2_fu_341_p4;
    bitcast_ln276_7_fu_389_p1 <= trunc_ln276_3_fu_351_p4;
    bitcast_ln276_fu_361_p1 <= trunc_ln276_fu_287_p1;
    bitcast_ln282_1_fu_461_p1 <= grp_fu_101_p2;
    bitcast_ln282_2_fu_465_p1 <= grp_fu_105_p2;
    bitcast_ln282_3_fu_469_p1 <= grp_fu_109_p2;
    bitcast_ln282_4_fu_473_p1 <= grp_fu_113_p2;
    bitcast_ln282_5_fu_477_p1 <= grp_fu_117_p2;
    bitcast_ln282_6_fu_481_p1 <= grp_fu_121_p2;
    bitcast_ln282_7_fu_485_p1 <= grp_fu_125_p2;
    bitcast_ln282_fu_457_p1 <= grp_fu_97_p2;

    frp_pipeline_valid_U_exitcond_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln273_fu_153_p2)
    begin
        if (((icmp_ln273_fu_153_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_1;
        else 
            frp_pipeline_valid_U_exitcond <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_101_p2_assign_proc : process(grp_fu_101_ce, pre_grp_fu_101_p2, pre_grp_fu_101_p2_reg)
    begin
        if ((grp_fu_101_ce = ap_const_logic_1)) then 
            grp_fu_101_p2 <= pre_grp_fu_101_p2;
        else 
            grp_fu_101_p2 <= pre_grp_fu_101_p2_reg;
        end if; 
    end process;


    grp_fu_105_p2_assign_proc : process(grp_fu_105_ce, pre_grp_fu_105_p2, pre_grp_fu_105_p2_reg)
    begin
        if ((grp_fu_105_ce = ap_const_logic_1)) then 
            grp_fu_105_p2 <= pre_grp_fu_105_p2;
        else 
            grp_fu_105_p2 <= pre_grp_fu_105_p2_reg;
        end if; 
    end process;


    grp_fu_109_p2_assign_proc : process(grp_fu_109_ce, pre_grp_fu_109_p2, pre_grp_fu_109_p2_reg)
    begin
        if ((grp_fu_109_ce = ap_const_logic_1)) then 
            grp_fu_109_p2 <= pre_grp_fu_109_p2;
        else 
            grp_fu_109_p2 <= pre_grp_fu_109_p2_reg;
        end if; 
    end process;


    grp_fu_113_p2_assign_proc : process(grp_fu_113_ce, pre_grp_fu_113_p2, pre_grp_fu_113_p2_reg)
    begin
        if ((grp_fu_113_ce = ap_const_logic_1)) then 
            grp_fu_113_p2 <= pre_grp_fu_113_p2;
        else 
            grp_fu_113_p2 <= pre_grp_fu_113_p2_reg;
        end if; 
    end process;


    grp_fu_117_p2_assign_proc : process(grp_fu_117_ce, pre_grp_fu_117_p2, pre_grp_fu_117_p2_reg)
    begin
        if ((grp_fu_117_ce = ap_const_logic_1)) then 
            grp_fu_117_p2 <= pre_grp_fu_117_p2;
        else 
            grp_fu_117_p2 <= pre_grp_fu_117_p2_reg;
        end if; 
    end process;


    grp_fu_121_p2_assign_proc : process(grp_fu_121_ce, pre_grp_fu_121_p2, pre_grp_fu_121_p2_reg)
    begin
        if ((grp_fu_121_ce = ap_const_logic_1)) then 
            grp_fu_121_p2 <= pre_grp_fu_121_p2;
        else 
            grp_fu_121_p2 <= pre_grp_fu_121_p2_reg;
        end if; 
    end process;


    grp_fu_125_p2_assign_proc : process(grp_fu_125_ce, pre_grp_fu_125_p2, pre_grp_fu_125_p2_reg)
    begin
        if ((grp_fu_125_ce = ap_const_logic_1)) then 
            grp_fu_125_p2 <= pre_grp_fu_125_p2;
        else 
            grp_fu_125_p2 <= pre_grp_fu_125_p2_reg;
        end if; 
    end process;


    grp_fu_97_p2_assign_proc : process(grp_fu_97_ce, pre_grp_fu_97_p2, pre_grp_fu_97_p2_reg)
    begin
        if ((grp_fu_97_ce = ap_const_logic_1)) then 
            grp_fu_97_p2 <= pre_grp_fu_97_p2;
        else 
            grp_fu_97_p2 <= pre_grp_fu_97_p2_reg;
        end if; 
    end process;

    hasUpper_fifo_i_blk_n <= ap_const_logic_1;
    hasUpper_fifo_i_read <= hasUpper_fifo_i_read_local;

    hasUpper_fifo_i_read_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            hasUpper_fifo_i_read_local <= ap_const_logic_1;
        else 
            hasUpper_fifo_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln273_fu_153_p2 <= "1" when (signed(zext_ln269_fu_149_p1) < signed(n)) else "0";
    or_ln282_i_fu_489_p9 <= (((((((bitcast_ln282_7_fu_485_p1 & bitcast_ln282_6_fu_481_p1) & bitcast_ln282_5_fu_477_p1) & bitcast_ln282_4_fu_473_p1) & bitcast_ln282_3_fu_469_p1) & bitcast_ln282_2_fu_465_p1) & bitcast_ln282_1_fu_461_p1) & bitcast_ln282_fu_457_p1);
    primalInfeasBound_edotfifo_ub_i_blk_n <= ap_const_logic_1;
    primalInfeasBound_edotfifo_ub_i_din <= pf_primalInfeasBound_edotfifo_ub_i_U_data_out;

    primalInfeasBound_edotfifo_ub_i_write_assign_proc : process(pf_primalInfeasBound_edotfifo_ub_i_U_data_out_vld)
    begin
        if ((pf_primalInfeasBound_edotfifo_ub_i_U_data_out_vld = ap_const_logic_1)) then 
            primalInfeasBound_edotfifo_ub_i_write <= ap_const_logic_1;
        else 
            primalInfeasBound_edotfifo_ub_i_write <= ap_const_logic_0;
        end if; 
    end process;


    primalInfeasBound_edotfifo_ub_i_write_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            primalInfeasBound_edotfifo_ub_i_write_local <= ap_const_logic_1;
        else 
            primalInfeasBound_edotfifo_ub_i_write_local <= ap_const_logic_0;
        end if; 
    end process;

    primalInfeasBound_fifo_ub_i_blk_n <= ap_const_logic_1;
    primalInfeasBound_fifo_ub_i_read <= primalInfeasBound_fifo_ub_i_read_local;

    primalInfeasBound_fifo_ub_i_read_local_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1))) then 
            primalInfeasBound_fifo_ub_i_read_local <= ap_const_logic_1;
        else 
            primalInfeasBound_fifo_ub_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln275_1_fu_223_p4 <= primalInfeasBound_fifo_ub_i_dout(383 downto 320);
    trunc_ln275_2_fu_233_p4 <= primalInfeasBound_fifo_ub_i_dout(447 downto 384);
    trunc_ln275_3_fu_243_p4 <= primalInfeasBound_fifo_ub_i_dout(511 downto 448);
    trunc_ln275_7_fu_183_p4 <= primalInfeasBound_fifo_ub_i_dout(127 downto 64);
    trunc_ln275_8_fu_193_p4 <= primalInfeasBound_fifo_ub_i_dout(191 downto 128);
    trunc_ln275_9_fu_203_p4 <= primalInfeasBound_fifo_ub_i_dout(255 downto 192);
    trunc_ln275_fu_179_p1 <= primalInfeasBound_fifo_ub_i_dout(64 - 1 downto 0);
    trunc_ln275_s_fu_213_p4 <= primalInfeasBound_fifo_ub_i_dout(319 downto 256);
    trunc_ln276_1_fu_331_p4 <= hasUpper_fifo_i_dout(383 downto 320);
    trunc_ln276_2_fu_341_p4 <= hasUpper_fifo_i_dout(447 downto 384);
    trunc_ln276_3_fu_351_p4 <= hasUpper_fifo_i_dout(511 downto 448);
    trunc_ln276_7_fu_291_p4 <= hasUpper_fifo_i_dout(127 downto 64);
    trunc_ln276_8_fu_301_p4 <= hasUpper_fifo_i_dout(191 downto 128);
    trunc_ln276_9_fu_311_p4 <= hasUpper_fifo_i_dout(255 downto 192);
    trunc_ln276_fu_287_p1 <= hasUpper_fifo_i_dout(64 - 1 downto 0);
    trunc_ln276_s_fu_321_p4 <= hasUpper_fifo_i_dout(319 downto 256);
    zext_ln269_fu_149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_load),32));
end behav;
