{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 15:20:36 2006 " "Info: Processing started: Wed Jan 25 15:20:36 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex3 -c ex3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex3 -c ex3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SWITCH4 LED7 10.840 ns Longest " "Info: Longest tpd from source pin \"SWITCH4\" to destination pin \"LED7\" is 10.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH4 1 PIN PIN_M14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 2; PIN Node = 'SWITCH4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex3" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex3/db/ex3.quartus_db" { Floorplan "C:/altera/FPGA_course/ex3/" "" "" { SWITCH4 } "NODE_NAME" } "" } } { "ex3.bdf" "" { Schematic "C:/altera/FPGA_course/ex3/ex3.bdf" { { 264 96 264 280 "SWITCH4" "" } { 256 264 336 272 "SWITCH4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.522 ns) 6.645 ns ex3_VHDL:inst\|OUT6~18 2 COMB LC_X48_Y1_N6 2 " "Info: 2: + IC(4.824 ns) + CELL(0.522 ns) = 6.645 ns; Loc. = LC_X48_Y1_N6; Fanout = 2; COMB Node = 'ex3_VHDL:inst\|OUT6~18'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex3" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex3/db/ex3.quartus_db" { Floorplan "C:/altera/FPGA_course/ex3/" "" "5.346 ns" { SWITCH4 ex3_VHDL:inst|OUT6~18 } "NODE_NAME" } "" } } { "ex3_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex3/ex3_VHDL.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(1.865 ns) 10.840 ns LED7 3 PIN PIN_T11 0 " "Info: 3: + IC(2.330 ns) + CELL(1.865 ns) = 10.840 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex3" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex3/db/ex3.quartus_db" { Floorplan "C:/altera/FPGA_course/ex3/" "" "4.195 ns" { ex3_VHDL:inst|OUT6~18 LED7 } "NODE_NAME" } "" } } { "ex3.bdf" "" { Schematic "C:/altera/FPGA_course/ex3/ex3.bdf" { { 328 592 768 344 "LED7" "" } { 320 464 592 336 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 34.00 % ) " "Info: Total cell delay = 3.686 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.154 ns ( 66.00 % ) " "Info: Total interconnect delay = 7.154 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex3" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex3/db/ex3.quartus_db" { Floorplan "C:/altera/FPGA_course/ex3/" "" "10.840 ns" { SWITCH4 ex3_VHDL:inst|OUT6~18 LED7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.840 ns" { SWITCH4 SWITCH4~out0 ex3_VHDL:inst|OUT6~18 LED7 } { 0.000ns 0.000ns 4.824ns 2.330ns } { 0.000ns 1.299ns 0.522ns 1.865ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 15:20:37 2006 " "Info: Processing ended: Wed Jan 25 15:20:37 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
