#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Apr 21 10:25:52 2017
# Process ID: 17956
# Current directory: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.runs/synth_1/cpu.vds
# Journal file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19336 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/data_path.v:85]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 337.844 ; gain = 128.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'scpu_ctrl' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:23]
	Parameter alu_add bound to: 3'b010 
	Parameter alu_sub bound to: 3'b110 
	Parameter alu_and bound to: 3'b000 
	Parameter alu_or bound to: 3'b001 
	Parameter alu_slt bound to: 3'b111 
	Parameter alu_nor bound to: 3'b100 
	Parameter alu_srl bound to: 3'b101 
	Parameter alu_xor bound to: 3'b011 
	Parameter br_pc bound to: 2'b00 
	Parameter br_offset bound to: 2'b01 
	Parameter br_jump bound to: 2'b10 
	Parameter br_reg bound to: 2'b11 
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:52]
WARNING: [Synth 8-151] case item 6'b001010 is unreachable [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:52]
WARNING: [Synth 8-3848] Net jump in module/entity scpu_ctrl does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:30]
WARNING: [Synth 8-3848] Net cpu_mio in module/entity scpu_ctrl does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:35]
INFO: [Synth 8-256] done synthesizing module 'scpu_ctrl' (1#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'mem2reg' does not match port width (1) of module 'scpu_ctrl' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:54]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-638] synthesizing module 'regs' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/regs.v:23]
INFO: [Synth 8-256] done synthesizing module 'regs' (2#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/regs.v:23]
INFO: [Synth 8-638] synthesizing module 'sign_ext' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/sign_ext.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_ext' (3#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/sign_ext.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'and32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/and32.v:21]
INFO: [Synth 8-256] done synthesizing module 'and32' (4#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/and32.v:21]
INFO: [Synth 8-638] synthesizing module 'or32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/or32.v:21]
INFO: [Synth 8-256] done synthesizing module 'or32' (5#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/or32.v:21]
INFO: [Synth 8-638] synthesizing module 'xor32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/xor32.v:21]
INFO: [Synth 8-256] done synthesizing module 'xor32' (6#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/xor32.v:21]
INFO: [Synth 8-638] synthesizing module 'nor32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/nor32.v:21]
INFO: [Synth 8-256] done synthesizing module 'nor32' (7#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/nor32.v:21]
INFO: [Synth 8-638] synthesizing module 'SignalExt_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/SignalExt_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'SignalExt_32' (8#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/SignalExt_32.v:21]
INFO: [Synth 8-638] synthesizing module 'ADC32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/addc_32.v:21]
WARNING: [Synth 8-3848] Net Co in module/entity ADC32 does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/addc_32.v:25]
INFO: [Synth 8-256] done synthesizing module 'ADC32' (9#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/addc_32.v:21]
WARNING: [Synth 8-689] width (3) of port connection 'C0' does not match port width (1) of module 'ADC32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:50]
WARNING: [Synth 8-350] instance 'X7' of module 'ADC32' requires 5 connections, but only 4 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:50]
INFO: [Synth 8-638] synthesizing module 'srl32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/srl32.v:21]
INFO: [Synth 8-256] done synthesizing module 'srl32' (10#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/srl32.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'shfit' does not match port width (5) of module 'srl32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:59]
INFO: [Synth 8-638] synthesizing module 'sll32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/srl32.v:30]
INFO: [Synth 8-256] done synthesizing module 'sll32' (11#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/Element/srl32.v:30]
WARNING: [Synth 8-689] width (32) of port connection 'shfit' does not match port width (5) of module 'sll32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:62]
INFO: [Synth 8-638] synthesizing module 'MUX16T1_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:52]
INFO: [Synth 8-256] done synthesizing module 'MUX16T1_32' (12#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
WARNING: [Synth 8-350] instance 'X0' of module 'MUX16T1_32' requires 18 connections, but only 11 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:64]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_path' (14#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/data_path.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'mem2reg' does not match port width (1) of module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:70]
WARNING: [Synth 8-689] width (2) of port connection 'branch' does not match port width (1) of module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'pc_out' does not match port width (1) of module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'addr_out' does not match port width (1) of module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:76]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (1) of module 'data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:77]
INFO: [Synth 8-256] done synthesizing module 'cpu' (15#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3917] design cpu has port pc_out[31] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[30] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[29] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[28] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[27] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[26] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[25] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[24] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[23] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[22] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[21] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[20] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[19] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[18] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[17] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[16] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[15] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[14] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[13] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[12] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[11] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[10] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[9] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[8] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[31] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[30] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[29] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[28] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[27] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[26] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[25] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[24] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[23] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[22] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[21] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[20] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[19] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[18] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[17] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[16] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[15] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[14] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[13] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[12] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[11] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[10] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[9] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[8] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port addr_out[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[31] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[30] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[29] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[28] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[27] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[26] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[25] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[24] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[23] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[22] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[21] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[20] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[19] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[18] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[17] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[16] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[15] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[14] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[13] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[12] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[11] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[10] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[9] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[8] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port data_out[1] driven by constant 0
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[31]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[30]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[29]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[28]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[27]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[26]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[25]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[24]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[23]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[22]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[21]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[20]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[19]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[18]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[17]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[16]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[15]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[14]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[13]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[12]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[11]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[10]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[9]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[8]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[7]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[6]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[5]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[4]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[3]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[2]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[1]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I8[0]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[31]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[30]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[29]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[28]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[27]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[26]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[25]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[24]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[23]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[22]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[21]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[20]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[19]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[18]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[17]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[16]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[15]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[14]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[13]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[12]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[11]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[10]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[9]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[8]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[7]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[6]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[5]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[4]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[3]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[2]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[1]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I9[0]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[31]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[30]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[29]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[28]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[27]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[26]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[25]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[24]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[23]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[22]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[21]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[20]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[19]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[18]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[17]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[16]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[15]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[14]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[13]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[12]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[11]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[10]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[9]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[8]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[7]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[6]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[5]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[4]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[3]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[2]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[1]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I10[0]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I11[31]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I11[30]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I11[29]
WARNING: [Synth 8-3331] design MUX16T1_32 has unconnected port I11[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 357.453 ; gain = 148.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 357.453 ; gain = 148.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 357.453 ; gain = 148.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_dst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src_b" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem2reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_w" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'reg_dst_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_b_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'mem2reg_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'alu_control_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'mem_w_reg' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.srcs/sources_1/new/scpu_ctrl.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 378.621 ; gain = 169.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 3     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scpu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ADC32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design cpu has port pc_out[31] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[30] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[29] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[28] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[27] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[26] driven by constant 0
WARNING: [Synth 8-3917] design cpu has port pc_out[25] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Controller/mem2reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Controller/reg_write_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Controller/alu_src_b_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16_0/\Data_path/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Controller/mem_w_reg )
WARNING: [Synth 8-3332] Sequential element (Controller/reg_dst_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/alu_src_b_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/mem2reg_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/branch_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/branch_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/reg_write_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Controller/mem_w_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/r0/register_reg[0][0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Data_path/pc_out_reg) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |     5|
|4     |LUT3   |    16|
|5     |LUT4   |    16|
|6     |LUT5   |    66|
|7     |LUT6   |   287|
|8     |MUXF7  |   141|
|9     |MUXF8  |    68|
|10    |XORCY  |     1|
|11    |FDCE   |   992|
|12    |FDRE   |     2|
|13    |LD     |     3|
|14    |IBUF   |    66|
|15    |OBUF   |    97|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  1767|
|2     |  Controller |scpu_ctrl |    12|
|3     |  Data_path  |data_path |  1590|
|4     |    a0       |ALU       |     6|
|5     |      X7     |ADC32     |     1|
|6     |    r0       |regs      |  1582|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 549 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 674.063 ; gain = 387.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 674.063 ; gain = 464.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'regs' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 739.309 ; gain = 502.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/single/single.runs/synth_1/cpu.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 739.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 10:26:32 2017...
