<stg><name>stencil3d</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @stencil3d_Pipeline_height_bound_col_height_bound_row, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @stencil3d_Pipeline_height_bound_col_height_bound_row, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @stencil3d_Pipeline_col_bound_height_col_bound_row, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @stencil3d_Pipeline_row_bound_height_row_bound_col, i32 %orig, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %C_addr = getelementptr i32 %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="16" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1">
<![CDATA[
entry:11 %C_load = load i1 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %C_addr_1 = getelementptr i32 %C, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="1">
<![CDATA[
entry:13 %C_load_1 = load i1 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="19" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1">
<![CDATA[
entry:11 %C_load = load i1 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="1">
<![CDATA[
entry:13 %C_load_1 = load i1 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i32 %orig, i32 %C_load, i32 %C_load_1, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="22" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @stencil3d_Pipeline_loop_height_loop_col_loop_row, i32 %orig, i32 %C_load, i32 %C_load_1, i32 %sol

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
entry:15 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="orig" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="sol" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="stencil3d_Pipeline_height_bound_col_height_bound_row" to="call_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="43" from="orig" to="call_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="44" from="sol" to="call_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="45" from="stencil3d_Pipeline_height_bound_col_height_bound_row" to="call_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="46" from="orig" to="call_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="47" from="sol" to="call_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="49" from="stencil3d_Pipeline_col_bound_height_col_bound_row" to="call_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="orig" to="call_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="51" from="sol" to="call_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="52" from="stencil3d_Pipeline_col_bound_height_col_bound_row" to="call_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="53" from="orig" to="call_ln0" fromId="39" toId="12">
</dataflow>
<dataflow id="54" from="sol" to="call_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="56" from="stencil3d_Pipeline_row_bound_height_row_bound_col" to="call_ln0" fromId="55" toId="13">
</dataflow>
<dataflow id="57" from="orig" to="call_ln0" fromId="39" toId="13">
</dataflow>
<dataflow id="58" from="sol" to="call_ln0" fromId="40" toId="13">
</dataflow>
<dataflow id="59" from="stencil3d_Pipeline_row_bound_height_row_bound_col" to="call_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="60" from="orig" to="call_ln0" fromId="39" toId="14">
</dataflow>
<dataflow id="61" from="sol" to="call_ln0" fromId="40" toId="14">
</dataflow>
<dataflow id="62" from="C" to="C_addr" fromId="38" toId="15">
</dataflow>
<dataflow id="64" from="StgValue_63" to="C_addr" fromId="63" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_63" to="C_addr" fromId="63" toId="15">
</dataflow>
<dataflow id="66" from="C_addr" to="C_load" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="C" to="C_addr_1" fromId="38" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_63" to="C_addr_1" fromId="63" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_69" to="C_addr_1" fromId="69" toId="17">
</dataflow>
<dataflow id="71" from="C_addr_1" to="C_load_1" fromId="17" toId="18">
</dataflow>
<dataflow id="72" from="C_addr" to="C_load" fromId="15" toId="19">
</dataflow>
<dataflow id="73" from="C_addr_1" to="C_load_1" fromId="17" toId="20">
</dataflow>
<dataflow id="75" from="stencil3d_Pipeline_loop_height_loop_col_loop_row" to="call_ln0" fromId="74" toId="21">
</dataflow>
<dataflow id="76" from="orig" to="call_ln0" fromId="39" toId="21">
</dataflow>
<dataflow id="77" from="C_load" to="call_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="78" from="C_load_1" to="call_ln0" fromId="20" toId="21">
</dataflow>
<dataflow id="79" from="sol" to="call_ln0" fromId="40" toId="21">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln10" fromId="80" toId="22">
</dataflow>
<dataflow id="83" from="empty_1" to="spectopmodule_ln10" fromId="82" toId="22">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="86" from="C" to="specinterface_ln0" fromId="38" toId="23">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="87" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="100" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="102" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="24">
</dataflow>
<dataflow id="110" from="C" to="specbitsmap_ln0" fromId="38" toId="24">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="25">
</dataflow>
<dataflow id="112" from="orig" to="specinterface_ln0" fromId="39" toId="25">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="87" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="92" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="26">
</dataflow>
<dataflow id="131" from="orig" to="specbitsmap_ln0" fromId="39" toId="26">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="27">
</dataflow>
<dataflow id="133" from="sol" to="specinterface_ln0" fromId="40" toId="27">
</dataflow>
<dataflow id="134" from="empty" to="specinterface_ln0" fromId="87" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="144" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="145" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="108" toId="28">
</dataflow>
<dataflow id="152" from="sol" to="specbitsmap_ln0" fromId="40" toId="28">
</dataflow>
<dataflow id="153" from="stencil3d_Pipeline_loop_height_loop_col_loop_row" to="call_ln0" fromId="74" toId="29">
</dataflow>
<dataflow id="154" from="orig" to="call_ln0" fromId="39" toId="29">
</dataflow>
<dataflow id="155" from="C_load" to="call_ln0" fromId="19" toId="29">
</dataflow>
<dataflow id="156" from="C_load_1" to="call_ln0" fromId="20" toId="29">
</dataflow>
<dataflow id="157" from="sol" to="call_ln0" fromId="40" toId="29">
</dataflow>
</dataflows>


</stg>
