// Seed: 2276628963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_3 = {1, id_4, id_4, id_2};
  wire id_6;
  tri0 id_7 = 1, id_8;
  wire id_9;
  assign id_5[1] = 1;
  id_10(
      id_1, 1
  );
  tri id_11, id_12;
  wire id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_12 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1
);
  logic id_3;
  assign id_3 = id_1;
  always begin
    id_3 <= id_3;
  end
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
