-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MultiSine is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 12;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of MultiSine is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MultiSine_MultiSine,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.931750,HLS_SYN_LAT=389,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=654,HLS_SYN_LUT=738,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_30 : STD_LOGIC_VECTOR (8 downto 0) := "000110000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_60 : STD_LOGIC_VECTOR (8 downto 0) := "001100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_17F : STD_LOGIC_VECTOR (8 downto 0) := "101111111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal phaseInc_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal phaseInc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal samples_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal accumulators_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal accumulators_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sine_lut_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sine_lut_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln48_fu_255_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln48_reg_518 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln48_reg_518_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln48_reg_518_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal first_iter_0_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_0_reg_523 : STD_LOGIC_VECTOR (0 downto 0);
    signal accumulators_addr_reg_527 : STD_LOGIC_VECTOR (2 downto 0);
    signal accumulators_addr_reg_527_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_538_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal phaseInc_load_reg_547 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln4911_phi_fu_184_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_fu_412_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln49_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten5_fu_84 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln46_2_fu_299_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten5_load : STD_LOGIC_VECTOR (8 downto 0);
    signal sineIdx6_fu_88 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal sineIdx_fu_263_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_sineIdx6_load : STD_LOGIC_VECTOR (8 downto 0);
    signal i7_fu_92 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_fu_271_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i7_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv78_fu_96 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln46_2_fu_279_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvars_iv78_load : STD_LOGIC_VECTOR (8 downto 0);
    signal sineIdx_110_fu_100 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal sineIdx_1_fu_305_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_sineIdx_110_load : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln4612_fu_104 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln46_fu_317_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_add_ln4612_load : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln46_113_fu_108 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln46_1_fu_323_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln46_113_load : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln5114_fu_112 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln51_fu_329_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln5114_load : STD_LOGIC_VECTOR (8 downto 0);
    signal accumulators_load19_fu_116 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_fu_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln51_1_fu_397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulators_ce1_local : STD_LOGIC;
    signal accumulators_we0_local : STD_LOGIC;
    signal add_ln49_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulators_ce0_local : STD_LOGIC;
    signal phaseInc_ce0_local : STD_LOGIC;
    signal sine_lut_ce0_local : STD_LOGIC;
    signal samples_we0_local : STD_LOGIC;
    signal samples_ce0_local : STD_LOGIC;
    signal address_fu_402_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln49_fu_417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln49_1_fu_422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln49_fu_427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_118 : BOOLEAN;
    signal ap_condition_402 : BOOLEAN;
    signal ap_condition_405 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MultiSine_accumulators_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MultiSine_sine_lut_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MultiSine_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        phaseInc_address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        phaseInc_ce0 : IN STD_LOGIC;
        phaseInc_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        samples_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        samples_ce0 : IN STD_LOGIC;
        samples_we0 : IN STD_LOGIC;
        samples_d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component MultiSine_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    accumulators_U : component MultiSine_accumulators_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => accumulators_addr_reg_527_pp0_iter1_reg,
        ce0 => accumulators_ce0_local,
        we0 => accumulators_we0_local,
        d0 => add_ln49_fu_433_p2,
        address1 => accumulators_address1,
        ce1 => accumulators_ce1_local,
        q1 => accumulators_q1);

    sine_lut_U : component MultiSine_sine_lut_ROM_AUTO_1R
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sine_lut_address0,
        ce0 => sine_lut_ce0_local,
        q0 => sine_lut_q0);

    control_s_axi_U : component MultiSine_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        phaseInc_address0 => phaseInc_address0,
        phaseInc_ce0 => phaseInc_ce0_local,
        phaseInc_q0 => phaseInc_q0,
        samples_address0 => samples_address0,
        samples_ce0 => samples_ce0_local,
        samples_we0 => samples_we0_local,
        samples_d0 => sine_lut_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    flow_control_loop_delay_pipe_U : component MultiSine_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_const_logic_1,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    add_ln4612_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                add_ln4612_fu_104 <= add_ln46_fu_317_p2;
            end if;
        end if;
    end process;

    add_ln46_113_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                add_ln46_113_fu_108 <= add_ln46_1_fu_323_p2;
            end if;
        end if;
    end process;

    add_ln5114_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                add_ln5114_fu_112 <= add_ln51_fu_329_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    empty_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_405)) then 
                    empty_fu_120 <= accumulators_q1;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_120 <= add_ln51_1_fu_397_p2;
                end if;
            end if; 
        end if;
    end process;

    i7_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                i7_fu_92 <= i_fu_271_p3;
            end if;
        end if;
    end process;

    indvar_flatten5_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                indvar_flatten5_fu_84 <= add_ln46_2_fu_299_p2;
            end if;
        end if;
    end process;

    indvars_iv78_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                indvars_iv78_fu_96 <= select_ln46_2_fu_279_p3;
            end if;
        end if;
    end process;

    sineIdx6_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                sineIdx6_fu_88 <= sineIdx_fu_263_p3;
            end if;
        end if;
    end process;

    sineIdx_110_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_118)) then
                sineIdx_110_fu_100 <= sineIdx_1_fu_305_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                accumulators_addr_reg_527 <= zext_ln46_fu_293_p1(3 - 1 downto 0);
                accumulators_addr_reg_527_pp0_iter1_reg <= accumulators_addr_reg_527;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                first_iter_0_reg_523 <= first_iter_0_fu_287_p2;
                icmp_ln46_reg_543 <= icmp_ln46_fu_335_p2;
                icmp_ln49_reg_538_pp0_iter1_reg <= icmp_ln49_reg_538;
                phaseInc_load_reg_547 <= phaseInc_q0;
                select_ln48_reg_518 <= select_ln48_fu_255_p3;
                select_ln48_reg_518_pp0_iter1_reg <= select_ln48_reg_518;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (first_iter_0_reg_523 = ap_const_lv1_1))) then
                accumulators_load19_fu_116 <= accumulators_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                select_ln48_reg_518_pp0_iter2_reg <= select_ln48_reg_518_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln49_reg_538 <= icmp_ln49_fu_311_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    accumulators_address1 <= zext_ln46_fu_293_p1(3 - 1 downto 0);

    accumulators_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            accumulators_ce0_local <= ap_const_logic_1;
        else 
            accumulators_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    accumulators_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            accumulators_ce1_local <= ap_const_logic_1;
        else 
            accumulators_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    accumulators_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln49_reg_538_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln49_reg_538_pp0_iter1_reg = ap_const_lv1_1))) then 
            accumulators_we0_local <= ap_const_logic_1;
        else 
            accumulators_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln46_1_fu_323_p2 <= std_logic_vector(unsigned(select_ln46_2_fu_279_p3) + unsigned(ap_const_lv9_30));
    add_ln46_2_fu_299_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten5_load) + unsigned(ap_const_lv9_1));
    add_ln46_fu_317_p2 <= std_logic_vector(unsigned(i_fu_271_p3) + unsigned(ap_const_lv4_1));
    add_ln49_fu_433_p2 <= std_logic_vector(unsigned(accumulators_load19_fu_116) + unsigned(sub_ln49_fu_427_p2));
    add_ln51_1_fu_397_p2 <= std_logic_vector(unsigned(phaseInc_load_reg_547) + unsigned(empty_fu_120));
    add_ln51_fu_329_p2 <= std_logic_vector(unsigned(sineIdx_fu_263_p3) + unsigned(ap_const_lv9_30));
    address_fu_402_p4 <= add_ln51_1_fu_397_p2(31 downto 20);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_118_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_118 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_402_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln46_reg_543, ap_block_pp0_stage0)
    begin
                ap_condition_402 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_543 = ap_const_lv1_0));
    end process;


    ap_condition_405_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, first_iter_0_reg_523)
    begin
                ap_condition_405 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (first_iter_0_reg_523 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_335_p2)
    begin
        if (((icmp_ln46_fu_335_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln4911_phi_fu_184_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln49_reg_538, ap_loop_init, ap_condition_402)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_402)) then 
                ap_phi_mux_icmp_ln4911_phi_fu_184_p4 <= icmp_ln49_reg_538;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln4911_phi_fu_184_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_icmp_ln4911_phi_fu_184_p4 <= icmp_ln49_reg_538;
            end if;
        else 
            ap_phi_mux_icmp_ln4911_phi_fu_184_p4 <= icmp_ln49_reg_538;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_add_ln4612_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, add_ln4612_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_add_ln4612_load <= ap_const_lv4_1;
        else 
            ap_sig_allocacmp_add_ln4612_load <= add_ln4612_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln46_113_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, add_ln46_113_fu_108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_add_ln46_113_load <= ap_const_lv9_60;
        else 
            ap_sig_allocacmp_add_ln46_113_load <= add_ln46_113_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln5114_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, add_ln5114_fu_112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_add_ln5114_load <= ap_const_lv9_30;
        else 
            ap_sig_allocacmp_add_ln5114_load <= add_ln5114_fu_112;
        end if; 
    end process;


    ap_sig_allocacmp_i7_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, i7_fu_92)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i7_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i7_load <= i7_fu_92;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten5_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten5_fu_84)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten5_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten5_load <= indvar_flatten5_fu_84;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv78_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, indvars_iv78_fu_96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvars_iv78_load <= ap_const_lv9_30;
        else 
            ap_sig_allocacmp_indvars_iv78_load <= indvars_iv78_fu_96;
        end if; 
    end process;


    ap_sig_allocacmp_sineIdx6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, sineIdx6_fu_88)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_sineIdx6_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_sineIdx6_load <= sineIdx6_fu_88;
        end if; 
    end process;


    ap_sig_allocacmp_sineIdx_110_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0, sineIdx_110_fu_100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_sineIdx_110_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_sineIdx_110_load <= sineIdx_110_fu_100;
        end if; 
    end process;

    first_iter_0_fu_287_p2 <= "1" when (select_ln48_fu_255_p3 = sineIdx_fu_263_p3) else "0";
    i_fu_271_p3 <= 
        ap_sig_allocacmp_add_ln4612_load when (ap_phi_mux_icmp_ln4911_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_i7_load;
    icmp_ln46_fu_335_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten5_load = ap_const_lv9_17F) else "0";
    icmp_ln49_fu_311_p2 <= "1" when (sineIdx_1_fu_305_p2 = select_ln46_2_fu_279_p3) else "0";
    phaseInc_address0 <= zext_ln46_fu_293_p1(3 - 1 downto 0);

    phaseInc_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phaseInc_ce0_local <= ap_const_logic_1;
        else 
            phaseInc_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    samples_address0 <= zext_ln49_fu_445_p1(9 - 1 downto 0);

    samples_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            samples_ce0_local <= ap_const_logic_1;
        else 
            samples_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    samples_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            samples_we0_local <= ap_const_logic_1;
        else 
            samples_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln46_2_fu_279_p3 <= 
        ap_sig_allocacmp_add_ln46_113_load when (ap_phi_mux_icmp_ln4911_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_indvars_iv78_load;
    select_ln48_fu_255_p3 <= 
        ap_sig_allocacmp_add_ln5114_load when (ap_phi_mux_icmp_ln4911_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_sineIdx_110_load;
    shl_ln49_1_fu_422_p2 <= std_logic_vector(shift_left(unsigned(phaseInc_load_reg_547),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln49_fu_417_p2 <= std_logic_vector(shift_left(unsigned(phaseInc_load_reg_547),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    sineIdx_1_fu_305_p2 <= std_logic_vector(unsigned(select_ln48_fu_255_p3) + unsigned(ap_const_lv9_1));
    sineIdx_fu_263_p3 <= 
        ap_sig_allocacmp_add_ln5114_load when (ap_phi_mux_icmp_ln4911_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_sineIdx6_load;
    sine_lut_address0 <= zext_ln54_fu_412_p1(12 - 1 downto 0);

    sine_lut_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            sine_lut_ce0_local <= ap_const_logic_1;
        else 
            sine_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln49_fu_427_p2 <= std_logic_vector(unsigned(shl_ln49_fu_417_p2) - unsigned(shl_ln49_1_fu_422_p2));
    zext_ln46_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_271_p3),64));
    zext_ln49_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_reg_518_pp0_iter2_reg),64));
    zext_ln54_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(address_fu_402_p4),64));
end behav;
