{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668250161704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250161704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:19:21 2022 " "Processing started: Sat Nov 12 16:19:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250161704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250161704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Design -c Processor_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250161705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668250162101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668250162101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(28) " "Verilog HDL warning at maindec.v(28): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668250170811 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(32) " "Verilog HDL warning at maindec.v(32): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668250170811 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maindec.v(13) " "Verilog HDL information at maindec.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668250170811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d divider.v(1) " "Verilog HDL Declaration information at divider.v(1): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Adder " "Found entity 1: One_Bit_Full_Adder" {  } { { "One_Bit_Full_Adder.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/One_Bit_Full_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_module.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_module " "Found entity 1: divide_module" {  } { { "divide_module.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Subtractor " "Found entity 1: One_Bit_Full_Subtractor" {  } { { "One_Bit_Full_Subtractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/One_Bit_Full_Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/two_one_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170853 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Full_Adder_Substract.v " "Can't analyze file -- file Full_Adder_Substract.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668250170856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextliok.v 1 1 " "Found 1 design units, including 1 entities, in source file signextliok.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextLiOk " "Found entity 1: signextLiOk" {  } { { "signextLiOk.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/signextLiOk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_isa.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_isa.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_ISA " "Found entity 1: Processor_ISA" {  } { { "Processor_ISA.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250170859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668250170912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_ISA Processor_ISA:Process " "Elaborating entity \"Processor_ISA\" for hierarchy \"Processor_ISA:Process\"" {  } { { "top.v" "Process" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Processor_ISA:Process\|controller:c " "Elaborating entity \"controller\" for hierarchy \"Processor_ISA:Process\|controller:c\"" {  } { { "Processor_ISA.v" "c" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alucontrol controller.v(7) " "Output port \"alucontrol\" at controller.v(7) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668250170930 "|top|Processor_ISA:Process|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec Processor_ISA:Process\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"Processor_ISA:Process\|controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processor_ISA:Process\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"Processor_ISA:Process\|datapath:dp\"" {  } { { "Processor_ISA.v" "dp" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Processor_ISA:Process\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Processor_ISA:Process\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 Processor_ISA:Process\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.v" "immsh" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Processor_ISA:Process\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|mux2:pcbrmux\"" {  } { { "datapath.v" "pcbrmux" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Processor_ISA:Process\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|regfile:rf\"" {  } { { "datapath.v" "rf" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(10) " "Verilog HDL assignment warning at regfile.v(10): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668250170941 "|top|Processor_ISA:mips|datapath:dp|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Processor_ISA:Process\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.v" "wrmux" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextLiOk Processor_ISA:Process\|datapath:dp\|signextLiOk:sel " "Elaborating entity \"signextLiOk\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|signextLiOk:sel\"" {  } { { "datapath.v" "sel" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Processor_ISA:Process\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b0 B0 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b0\" differs only in case from object \"B0\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b2 B2 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b2\" differs only in case from object \"B2\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b3 B3 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b3\" differs only in case from object \"B3\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b4 B4 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b4\" differs only in case from object \"B4\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b5 B5 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b5\" differs only in case from object \"B5\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b6 B6 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b6\" differs only in case from object \"B6\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b7 B7 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b7\" differs only in case from object \"B7\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b8 B8 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b8\" differs only in case from object \"B8\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b9 B9 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b9\" differs only in case from object \"B9\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b10 B10 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b10\" differs only in case from object \"B10\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b11 B11 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b11\" differs only in case from object \"B11\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b12 B12 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b12\" differs only in case from object \"B12\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b13 B13 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b13\" differs only in case from object \"B13\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b14 B14 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b14\" differs only in case from object \"B14\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b15 B15 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b15\" differs only in case from object \"B15\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b16 B16 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b16\" differs only in case from object \"B16\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b17 B17 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b17\" differs only in case from object \"B17\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b18 B18 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b18\" differs only in case from object \"B18\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b19 B19 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b19\" differs only in case from object \"B19\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b20 B20 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b20\" differs only in case from object \"B20\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b21 B21 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b21\" differs only in case from object \"B21\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b22 B22 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b22\" differs only in case from object \"B22\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b23 B23 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b23\" differs only in case from object \"B23\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b24 B24 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b24\" differs only in case from object \"B24\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b25 B25 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b25\" differs only in case from object \"B25\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b26 B26 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b26\" differs only in case from object \"B26\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b27 B27 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b27\" differs only in case from object \"B27\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b28 B28 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b28\" differs only in case from object \"B28\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b29 B29 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b29\" differs only in case from object \"B29\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b30 B30 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b30\" differs only in case from object \"B30\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_substractor.v 1 1 " "Using design file full_adder_substractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Substractor " "Found entity 1: Full_Adder_Substractor" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250170958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668250170958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Substractor Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add " "Elaborating entity \"Full_Adder_Substractor\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\"" {  } { { "alu.v" "add" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170959 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "error 0 full_adder_substractor.v(8) " "Net \"error\" at full_adder_substractor.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250170960 "|top|mips:mips|datapath:dp|alu:alu|Full_Adder_Substractor:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Adder Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\|One_Bit_Full_Adder:B0 " "Elaborating entity \"One_Bit_Full_Adder\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\|One_Bit_Full_Adder:B0\"" {  } { { "full_adder_substractor.v" "B0" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Processor_ISA:Process\|datapath:dp\|alu:alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250170972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250171069 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout1\[31\] 0 divider.v(6) " "Net \"dout1\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171082 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout2\[31\] 0 divider.v(6) " "Net \"dout2\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171082 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout3\[31\] 0 divider.v(6) " "Net \"dout3\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171082 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout4\[31\] 0 divider.v(6) " "Net \"dout4\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171082 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout5\[31\] 0 divider.v(6) " "Net \"dout5\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout6\[31\] 0 divider.v(6) " "Net \"dout6\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout7\[31\] 0 divider.v(6) " "Net \"dout7\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout8\[31\] 0 divider.v(6) " "Net \"dout8\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout9\[31\] 0 divider.v(6) " "Net \"dout9\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout10\[31\] 0 divider.v(7) " "Net \"dout10\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout11\[31\] 0 divider.v(7) " "Net \"dout11\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout12\[31\] 0 divider.v(7) " "Net \"dout12\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout13\[31\] 0 divider.v(7) " "Net \"dout13\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout14\[31\] 0 divider.v(7) " "Net \"dout14\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout15\[31\] 0 divider.v(7) " "Net \"dout15\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout16\[31\] 0 divider.v(7) " "Net \"dout16\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout17\[31\] 0 divider.v(8) " "Net \"dout17\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout18\[31\] 0 divider.v(8) " "Net \"dout18\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout19\[31\] 0 divider.v(8) " "Net \"dout19\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout20\[31\] 0 divider.v(8) " "Net \"dout20\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout21\[31\] 0 divider.v(8) " "Net \"dout21\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout22\[31\] 0 divider.v(8) " "Net \"dout22\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout23\[31\] 0 divider.v(8) " "Net \"dout23\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout24\[31\] 0 divider.v(9) " "Net \"dout24\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout25\[31\] 0 divider.v(9) " "Net \"dout25\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout26\[31\] 0 divider.v(9) " "Net \"dout26\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout27\[31\] 0 divider.v(9) " "Net \"dout27\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout28\[31\] 0 divider.v(9) " "Net \"dout28\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout29\[31\] 0 divider.v(9) " "Net \"dout29\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout30\[31\] 0 divider.v(9) " "Net \"dout30\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q\[31\] divider.v(3) " "Output port \"q\[31\]\" at divider.v(3) has no driver" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668250171083 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_module Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00 " "Elaborating entity \"divide_module\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\"" {  } { { "divider.v" "m00" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250171084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Subtractor Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|One_Bit_Full_Subtractor:ss " "Elaborating entity \"One_Bit_Full_Subtractor\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|One_Bit_Full_Subtractor:ss\"" {  } { { "divide_module.v" "ss" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250171085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|two_one_mux:mm " "Elaborating entity \"two_one_mux\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|two_one_mux:mm\"" {  } { { "divide_module.v" "mm" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250171087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:InstructionMemory " "Elaborating entity \"imem\" for hierarchy \"imem:InstructionMemory\"" {  } { { "top.v" "InstructionMemory" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250172271 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 imem.v(5) " "Verilog HDL warning at imem.v(5): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 5 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1668250172273 "|top|imem:imem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 imem.v(6) " "Verilog HDL assignment warning at imem.v(6): truncated value with size 32 to match size of target (24)" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668250172273 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(3) " "Net \"RAM.data_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250172273 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(3) " "Net \"RAM.waddr_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250172273 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(3) " "Net \"RAM.we_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250172274 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:DataMemory " "Elaborating entity \"dmem\" for hierarchy \"dmem:DataMemory\"" {  } { { "top.v" "DataMemory" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250172274 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[31\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[31\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[30\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[30\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[29\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[29\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[28\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[28\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[27\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[27\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[26\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[26\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[25\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[25\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[24\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[24\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[23\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[23\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[22\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[22\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[21\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[21\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[20\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[20\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[19\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[19\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[18\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[18\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[17\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[17\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[16\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[16\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[15\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[15\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[14\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[14\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[13\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[13\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[12\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[12\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[11\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[11\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[10\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[10\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[9\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[9\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[8\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[8\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[7\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[7\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[6\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[6\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[5\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[5\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250172634 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668250172634 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1668250173464 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor_ISA:Process\|datapath:dp\|regfile:rf\|rf " "RAM logic \"Processor_ISA:Process\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668250173479 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "imem:InstructionMemory\|RAM " "RAM logic \"imem:InstructionMemory\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "imem.v" "RAM" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1668250173479 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:DataMemory\|RAM " "RAM logic \"dmem:DataMemory\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/dmem.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668250173479 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668250173479 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1668250173481 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668250173741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[5\] GND " "Pin \"writedata\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[6\] GND " "Pin \"writedata\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[7\] GND " "Pin \"writedata\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[8\] GND " "Pin \"writedata\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[9\] GND " "Pin \"writedata\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[10\] GND " "Pin \"writedata\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[11\] GND " "Pin \"writedata\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[12\] GND " "Pin \"writedata\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[13\] GND " "Pin \"writedata\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[14\] GND " "Pin \"writedata\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[15\] GND " "Pin \"writedata\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[16\] GND " "Pin \"writedata\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[17\] GND " "Pin \"writedata\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[18\] GND " "Pin \"writedata\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[19\] GND " "Pin \"writedata\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[20\] GND " "Pin \"writedata\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[21\] GND " "Pin \"writedata\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[22\] GND " "Pin \"writedata\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[23\] GND " "Pin \"writedata\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[24\] GND " "Pin \"writedata\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[25\] GND " "Pin \"writedata\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[26\] GND " "Pin \"writedata\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[27\] GND " "Pin \"writedata\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[28\] GND " "Pin \"writedata\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[29\] GND " "Pin \"writedata\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[30\] GND " "Pin \"writedata\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[31\] GND " "Pin \"writedata\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[5\] GND " "Pin \"dataadr\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[6\] GND " "Pin \"dataadr\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[7\] GND " "Pin \"dataadr\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[8\] GND " "Pin \"dataadr\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[9\] GND " "Pin \"dataadr\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[10\] GND " "Pin \"dataadr\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[11\] GND " "Pin \"dataadr\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[12\] GND " "Pin \"dataadr\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[13\] GND " "Pin \"dataadr\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[14\] GND " "Pin \"dataadr\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[15\] GND " "Pin \"dataadr\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[16\] GND " "Pin \"dataadr\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[17\] GND " "Pin \"dataadr\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[18\] GND " "Pin \"dataadr\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[19\] GND " "Pin \"dataadr\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[20\] GND " "Pin \"dataadr\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[21\] GND " "Pin \"dataadr\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[22\] GND " "Pin \"dataadr\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[23\] GND " "Pin \"dataadr\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[24\] GND " "Pin \"dataadr\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[25\] GND " "Pin \"dataadr\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[26\] GND " "Pin \"dataadr\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[27\] GND " "Pin \"dataadr\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[28\] GND " "Pin \"dataadr\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[29\] GND " "Pin \"dataadr\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[30\] GND " "Pin \"dataadr\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[31\] GND " "Pin \"dataadr\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|dataadr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250173852 "|top|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668250173852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668250173909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668250174282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.map.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250174340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668250174840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250174840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668250174984 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668250174984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668250174984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668250174984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250175110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:19:35 2022 " "Processing ended: Sat Nov 12 16:19:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250175110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250175110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250175110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250175110 ""}
