Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Xilinx_programy/Gray_adder/gray_schemat_gray_schemat_sch_tb_isim_beh.exe -prj D:/Xilinx_programy/Gray_adder/gray_schemat_gray_schemat_sch_tb_beh.prj work.gray_schemat_gray_schemat_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx_programy/Gray_adder/gray_schemat.vhf" into library work
Parsing VHDL file "D:/Xilinx_programy/Gray_adder/test_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture add4_hxilinx_gray_schemat_v of entity ADD4_HXILINX_gray_schemat [add4_hxilinx_gray_schemat_defaul...]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity gray_schemat [gray_schemat_default]
Compiling architecture behavioral of entity gray_schemat_gray_schemat_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/Xilinx_programy/Gray_adder/gray_schemat_gray_schemat_sch_tb_isim_beh.exe
Fuse Memory Usage: 51740 KB
Fuse CPU Usage: 764 ms
