<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cpu/esp8266/include/periph_cpu.h File Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="global.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
    <script type="text/javascript">
      DoxygenAwesomeParagraphLink.init();
    </script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
      <script type="text/javascript">
          DoxygenAwesomeInteractiveToc.init()
      </script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.error("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('esp8266_2include_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__esp8266.html">ESP8266 / ESP8285</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions and functions for peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions and functions for peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Gunar Schorcht <a href="#" onclick="location.href='mai'+'lto:'+'gun'+'ar'+'@sc'+'ho'+'rch'+'t.'+'net'; return false;">gunar<span class="obfuscator">.nosp@m.</span>@sch<span class="obfuscator">.nosp@m.</span>orcht<span class="obfuscator">.nosp@m.</span>.net</a> </dd></dl>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;eagle_soc.h&quot;</code><br />
<code>#include &quot;<a class="el" href="esp8266_2include_2cpu__conf_8h.html">cpu_conf.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="units_8h.html">macros/units.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="esp8266_2include_2periph__cpu_8h__incl.svg" width="554" height="207"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration structure.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604" id="r_a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604" name="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_UNDEF</b>&#160;&#160;&#160;((<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>)(UINT_MAX))</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1" id="r_ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a CPU specific GPIO pin generator macro.  <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77546a5cc91deda999da3cb862fc3f98" id="r_a77546a5cc91deda999da3cb862fc3f98"><td class="memItemLeft" align="right" valign="top"><a id="a77546a5cc91deda999da3cb862fc3f98" name="a77546a5cc91deda999da3cb862fc3f98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_GPIO</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a77546a5cc91deda999da3cb862fc3f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports on ESP8266. <br /></td></tr>
<tr class="separator:a77546a5cc91deda999da3cb862fc3f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868f2d79bdced071714fb44a357c0018" id="r_a868f2d79bdced071714fb44a357c0018"><td class="memItemLeft" align="right" valign="top"><a id="a868f2d79bdced071714fb44a357c0018" name="a868f2d79bdced071714fb44a357c0018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN_NUMOF</b>&#160;&#160;&#160;(17)</td></tr>
<tr class="memdesc:a868f2d79bdced071714fb44a357c0018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CPU specific number of GPIO pins. <br /></td></tr>
<tr class="separator:a868f2d79bdced071714fb44a357c0018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd04a76b55e9fef358e904400cde4db7" id="r_afd04a76b55e9fef358e904400cde4db7"><td class="memItemLeft" align="right" valign="top"><a id="afd04a76b55e9fef358e904400cde4db7" name="afd04a76b55e9fef358e904400cde4db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_TIMER_PROVIDES_SET</b></td></tr>
<tr class="memdesc:afd04a76b55e9fef358e904400cde4db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent shared timer functions from being used. <br /></td></tr>
<tr class="separator:afd04a76b55e9fef358e904400cde4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca" id="r_a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top"><a id="a1943715eaeaa63e28b7b4e207f655fca" name="a1943715eaeaa63e28b7b4e207f655fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_LEN</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets. <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39609ca78463e2f63f038cb8693f296" id="r_aa39609ca78463e2f63f038cb8693f296"><td class="memItemLeft" align="right" valign="top"><a id="aa39609ca78463e2f63f038cb8693f296" name="aa39609ca78463e2f63f038cb8693f296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CYCLES_PER_LOOP</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:aa39609ca78463e2f63f038cb8693f296"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU cycles per busy wait loop. <br /></td></tr>
<tr class="separator:aa39609ca78463e2f63f038cb8693f296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPIO configuration</h2></td></tr>
<tr class="memitem:a759f553fbddd2915b49e50c967661fb1" id="r_a759f553fbddd2915b49e50c967661fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a759f553fbddd2915b49e50c967661fb1">HAVE_GPIO_T</a></td></tr>
<tr class="memdesc:a759f553fbddd2915b49e50c967661fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default gpio_t type definition.  <br /></td></tr>
<tr class="separator:a759f553fbddd2915b49e50c967661fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Predefined GPIO names</h2></td></tr>
<tr class="memitem:a20f88dbc839eb32b5fec903474befdd7" id="r_a20f88dbc839eb32b5fec903474befdd7"><td class="memItemLeft" align="right" valign="top"><a id="a20f88dbc839eb32b5fec903474befdd7" name="a20f88dbc839eb32b5fec903474befdd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO0</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 0))</td></tr>
<tr class="separator:a20f88dbc839eb32b5fec903474befdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe59d3a7ce7a18e9440bd54cae1f3fc8" id="r_abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memItemLeft" align="right" valign="top"><a id="abe59d3a7ce7a18e9440bd54cae1f3fc8" name="abe59d3a7ce7a18e9440bd54cae1f3fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO1</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 1))</td></tr>
<tr class="separator:abe59d3a7ce7a18e9440bd54cae1f3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a95401ea8409c83cbda42f31450cd0" id="r_a88a95401ea8409c83cbda42f31450cd0"><td class="memItemLeft" align="right" valign="top"><a id="a88a95401ea8409c83cbda42f31450cd0" name="a88a95401ea8409c83cbda42f31450cd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO2</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 2))</td></tr>
<tr class="separator:a88a95401ea8409c83cbda42f31450cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cc04d651b622d5323d74dc2f0999a0" id="r_af3cc04d651b622d5323d74dc2f0999a0"><td class="memItemLeft" align="right" valign="top"><a id="af3cc04d651b622d5323d74dc2f0999a0" name="af3cc04d651b622d5323d74dc2f0999a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO3</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 3))</td></tr>
<tr class="separator:af3cc04d651b622d5323d74dc2f0999a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98aeff9c8b3bbdfd119e4ec4d3f615c8" id="r_a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memItemLeft" align="right" valign="top"><a id="a98aeff9c8b3bbdfd119e4ec4d3f615c8" name="a98aeff9c8b3bbdfd119e4ec4d3f615c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO4</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 4))</td></tr>
<tr class="separator:a98aeff9c8b3bbdfd119e4ec4d3f615c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a96368c99d63b0e715b7e0421f4a209" id="r_a1a96368c99d63b0e715b7e0421f4a209"><td class="memItemLeft" align="right" valign="top"><a id="a1a96368c99d63b0e715b7e0421f4a209" name="a1a96368c99d63b0e715b7e0421f4a209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO5</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 5))</td></tr>
<tr class="separator:a1a96368c99d63b0e715b7e0421f4a209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46027cd97ff756e5ddadcc10811b5699" id="r_a46027cd97ff756e5ddadcc10811b5699"><td class="memItemLeft" align="right" valign="top"><a id="a46027cd97ff756e5ddadcc10811b5699" name="a46027cd97ff756e5ddadcc10811b5699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO6</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 6))</td></tr>
<tr class="separator:a46027cd97ff756e5ddadcc10811b5699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820cacb614277004870fc37b33ad084" id="r_a3820cacb614277004870fc37b33ad084"><td class="memItemLeft" align="right" valign="top"><a id="a3820cacb614277004870fc37b33ad084" name="a3820cacb614277004870fc37b33ad084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO7</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 7))</td></tr>
<tr class="separator:a3820cacb614277004870fc37b33ad084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951be0ce26f788049a86e407a70ae20" id="r_aa951be0ce26f788049a86e407a70ae20"><td class="memItemLeft" align="right" valign="top"><a id="aa951be0ce26f788049a86e407a70ae20" name="aa951be0ce26f788049a86e407a70ae20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO8</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 8))</td></tr>
<tr class="separator:aa951be0ce26f788049a86e407a70ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4c4d28729daf18e1923a1878e7352" id="r_ae2a4c4d28729daf18e1923a1878e7352"><td class="memItemLeft" align="right" valign="top"><a id="ae2a4c4d28729daf18e1923a1878e7352" name="ae2a4c4d28729daf18e1923a1878e7352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO9</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 9))</td></tr>
<tr class="separator:ae2a4c4d28729daf18e1923a1878e7352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae285b2475841ecb1ac23d8511b360d0e" id="r_ae285b2475841ecb1ac23d8511b360d0e"><td class="memItemLeft" align="right" valign="top"><a id="ae285b2475841ecb1ac23d8511b360d0e" name="ae285b2475841ecb1ac23d8511b360d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO10</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 10))</td></tr>
<tr class="separator:ae285b2475841ecb1ac23d8511b360d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac376b1c124378935df7b3c171b2bef35" id="r_ac376b1c124378935df7b3c171b2bef35"><td class="memItemLeft" align="right" valign="top"><a id="ac376b1c124378935df7b3c171b2bef35" name="ac376b1c124378935df7b3c171b2bef35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO11</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 11))</td></tr>
<tr class="separator:ac376b1c124378935df7b3c171b2bef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfa6e5489489f2797d3d80c718716ce" id="r_a1dfa6e5489489f2797d3d80c718716ce"><td class="memItemLeft" align="right" valign="top"><a id="a1dfa6e5489489f2797d3d80c718716ce" name="a1dfa6e5489489f2797d3d80c718716ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO12</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 12))</td></tr>
<tr class="separator:a1dfa6e5489489f2797d3d80c718716ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d9a3961712ddd2a58532f4dcedc1d" id="r_a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memItemLeft" align="right" valign="top"><a id="a4b7d9a3961712ddd2a58532f4dcedc1d" name="a4b7d9a3961712ddd2a58532f4dcedc1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO13</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 13))</td></tr>
<tr class="separator:a4b7d9a3961712ddd2a58532f4dcedc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42a78782c6bb99ad7e7c1ec975b5b96" id="r_ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memItemLeft" align="right" valign="top"><a id="ad42a78782c6bb99ad7e7c1ec975b5b96" name="ad42a78782c6bb99ad7e7c1ec975b5b96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO14</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 14))</td></tr>
<tr class="separator:ad42a78782c6bb99ad7e7c1ec975b5b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc2f003b1495cd03eef1fae31e6847a" id="r_aabc2f003b1495cd03eef1fae31e6847a"><td class="memItemLeft" align="right" valign="top"><a id="aabc2f003b1495cd03eef1fae31e6847a" name="aabc2f003b1495cd03eef1fae31e6847a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO15</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 15))</td></tr>
<tr class="separator:aabc2f003b1495cd03eef1fae31e6847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209f1a013588f481824ff0f57d2fc21e" id="r_a209f1a013588f481824ff0f57d2fc21e"><td class="memItemLeft" align="right" valign="top"><a id="a209f1a013588f481824ff0f57d2fc21e" name="a209f1a013588f481824ff0f57d2fc21e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO16</b>&#160;&#160;&#160;(<a class="el" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="el" href="esp32_2include_2periph__cpu_8h.html#a77546a5cc91deda999da3cb862fc3f98">PORT_GPIO</a>, 16))</td></tr>
<tr class="separator:a209f1a013588f481824ff0f57d2fc21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">I2C configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>ESP8266 provides up to two bit-banging I2C interfaces.</p>
<p>The board-specific configuration of the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> requires the definition of</p>
<p>I2Cn_SPEED, the bus speed, I2Cn_SCL, the GPIO used as SCL signal, and I2Cn_SDA, the GPIO used as SDA signal,</p>
<p>where n can be 0 or 1. If they are not defined, the I2C interface <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> is not used.</p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the I2C interfaces <a class="el" href="group__drivers__periph__i2c.html#ga9f14916eda80b19ff41d08e25eee56fb" title="Default I2C device access macro.">I2C_DEV(n)</a> must be in continuous ascending order of n.</dd></dl>
<p>I2C_NUMOF is determined automatically from board-specific peripheral definitions of I2Cn_SPEED, I2Cn_SCK, and I2Cn_SDA. </p>
</td></tr>
<tr class="memitem:aadb90ea077587669088351156a157867" id="r_aadb90ea077587669088351156a157867"><td class="memItemLeft" align="right" valign="top"><a id="aadb90ea077587669088351156a157867" name="aadb90ea077587669088351156a157867"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_NUMOF_MAX</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:aadb90ea077587669088351156a157867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of I2C interfaces that can be used by board definitions. <br /></td></tr>
<tr class="separator:aadb90ea077587669088351156a157867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755" id="r_a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top"><a id="a5ee5980de0aba9d9d03729b400287755" name="a5ee5980de0aba9d9d03729b400287755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_I2C_NEED_READ_REG</b></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_reg required <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6" id="r_a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top"><a id="a9df7b75f47f1d07ab97efc582ab242c6" name="a9df7b75f47f1d07ab97efc582ab242c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_I2C_NEED_READ_REGS</b></td></tr>
<tr class="memdesc:a9df7b75f47f1d07ab97efc582ab242c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_regs required <br /></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b" id="r_a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top"><a id="a826c22d1182510f6ff3129f831b1107b" name="a826c22d1182510f6ff3129f831b1107b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_I2C_NEED_WRITE_REG</b></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_reg required <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5896b5b60b2972fe3bc25ee53fa823" id="r_a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memItemLeft" align="right" valign="top"><a id="a2d5896b5b60b2972fe3bc25ee53fa823" name="a2d5896b5b60b2972fe3bc25ee53fa823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_I2C_NEED_WRITE_REGS</b></td></tr>
<tr class="memdesc:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_regs required <br /></td></tr>
<tr class="separator:a2d5896b5b60b2972fe3bc25ee53fa823"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PWM configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>The hardware implementation of ESP8266 PWM supports only frequencies as power of two.</p>
<p>Therefore a software implementation of one PWM device <a class="el" href="group__drivers__periph__pwm.html#gad7999c048ca3b0783f3fb62b93b056db" title="Default PWM access macro.">PWM_DEV(0)</a> with up to 8 PWM channels (<a class="el" href="#a8b967c03fbfe9d5b391c689b9b060b55" title="Maximum number of channels per PWM device.">PWM_CHANNEL_NUM_MAX</a>) is used. The GPIOs that can be used as PWM channels are defined by PWM0_GPIOS in board definition.</p>
<dl class="section note"><dt>Note</dt><dd>The minimum PWM period that can be realized is 10 us or 100.000 PWM clock cycles per second. Therefore, the product of frequency and resolution should not be greater than 100.000. Otherwise the frequency is scaled down automatically. </dd></dl>
</td></tr>
<tr class="memitem:a384d72c648cf3953b0d71fd122c57a29" id="r_a384d72c648cf3953b0d71fd122c57a29"><td class="memItemLeft" align="right" valign="top"><a id="a384d72c648cf3953b0d71fd122c57a29" name="a384d72c648cf3953b0d71fd122c57a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_NUMOF_MAX</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a384d72c648cf3953b0d71fd122c57a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of PWM devices. <br /></td></tr>
<tr class="separator:a384d72c648cf3953b0d71fd122c57a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b967c03fbfe9d5b391c689b9b060b55" id="r_a8b967c03fbfe9d5b391c689b9b060b55"><td class="memItemLeft" align="right" valign="top"><a id="a8b967c03fbfe9d5b391c689b9b060b55" name="a8b967c03fbfe9d5b391c689b9b060b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_CHANNEL_NUM_MAX</b>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:a8b967c03fbfe9d5b391c689b9b060b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels per PWM device. <br /></td></tr>
<tr class="separator:a8b967c03fbfe9d5b391c689b9b060b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RNG configuration</h2></td></tr>
<tr class="memitem:a1c8140ba01d43a1872af952c3e61d9b2" id="r_a1c8140ba01d43a1872af952c3e61d9b2"><td class="memItemLeft" align="right" valign="top"><a id="a1c8140ba01d43a1872af952c3e61d9b2" name="a1c8140ba01d43a1872af952c3e61d9b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RNG_DATA_REG_ADDR</b>&#160;&#160;&#160;(0x3ff20e44)</td></tr>
<tr class="memdesc:a1c8140ba01d43a1872af952c3e61d9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The address of the register for accessing the hardware RNG. <br /></td></tr>
<tr class="separator:a1c8140ba01d43a1872af952c3e61d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RTT and RTC configuration</h2></td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99" id="r_afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top"><a id="afec7c948b8c70db3c9394fc3dc145a99" name="afec7c948b8c70db3c9394fc3dc145a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_FREQUENCY</b>&#160;&#160;&#160;(312500UL)</td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6" id="r_a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top"><a id="a57f384110fe2e8f4b3c4b9ba246517c6" name="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_MAX_VALUE</b>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SPI configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>ESP8266 has two SPI controllers:</p>
<ul>
<li><em>CSPI</em> for caching and accessing the flash memory<br  />
</li>
<li><em>HSPI</em> for peripherals</li>
</ul>
<p>Thus, <em>HSPI</em> is the only SPI interface that is available for peripherals. It is exposed as RIOT's <a class="el" href="group__drivers__periph__spi.html#gafb9420809bc7722e41488a090b53eaf9" title="Default SPI device access macro.">SPI_DEV(0)</a>. The pin configuration of the <em>HSPI</em> interface is fixed as shown in following table.</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Signal   </th><th class="markdownTableHeadNone">Pin    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#aabba8137ea69a9180bedb49e83873988" title="HSPI / SPI_DEV(0) MISO pin.">SPI0_MISO</a>   </td><td class="markdownTableBodyNone">GPIO12    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a16ce69be83444ff939653090fb7fa151" title="HSPI / SPI_DEV(0) MOSI pin.">SPI0_MOSI</a>   </td><td class="markdownTableBodyNone">GPIO13    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a85a885041758879c90a08fed7a75d2e2" title="HSPI / SPI_DEV(0) SCK pin.">SPI0_SCK</a>   </td><td class="markdownTableBodyNone">GPIO14    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="HSPI / SPI_DEV(0) CS default pin, only used when cs parameter in spi_acquire is GPIO_UNDEF.">SPI0_CS0</a>   </td><td class="markdownTableBodyNone">GPIOn with n = 0, 2, 4, 5, 15, 16 (additionally 9, 10 in DOUT flash mode)   </td></tr>
</table>
<p>The only pin definition that can be overridden by an application-specific board configuration is the CS signal defined by <a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a5b44b397784631135a7c50730f5b8ffb" title="HSPI / SPI_DEV(0) CS default pin, only used when cs parameter in spi_acquire is GPIO_UNDEF.">SPI0_CS0</a>. </p>
</td></tr>
<tr class="memitem:ad6d9d193934d2c1c598837398369a197" id="r_ad6d9d193934d2c1c598837398369a197"><td class="memItemLeft" align="right" valign="top"><a id="ad6d9d193934d2c1c598837398369a197" name="ad6d9d193934d2c1c598837398369a197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HAVE_SPI_CLK_T</b></td></tr>
<tr class="memdesc:ad6d9d193934d2c1c598837398369a197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI clock speed values. <br /></td></tr>
<tr class="separator:ad6d9d193934d2c1c598837398369a197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca218aaab0f949219155ba184ee0ecf" id="r_a4ca218aaab0f949219155ba184ee0ecf"><td class="memItemLeft" align="right" valign="top"><a id="a4ca218aaab0f949219155ba184ee0ecf" name="a4ca218aaab0f949219155ba184ee0ecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_NUMOF_MAX</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a4ca218aaab0f949219155ba184ee0ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of SPI interfaces. <br /></td></tr>
<tr class="separator:a4ca218aaab0f949219155ba184ee0ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f" id="r_af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f" name="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_BYTE</b></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_byte <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17" id="r_ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17" name="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REG</b></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_reg <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d" id="r_afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d" name="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REGS</b></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">requires function spi_transfer_regs <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad268301d3b918e279269ec49f803488d" id="r_ad268301d3b918e279269ec49f803488d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a> { <a class="el" href="#ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316">HSPI</a> = 1
 }</td></tr>
<tr class="memdesc:ad268301d3b918e279269ec49f803488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controllers that can be used for peripheral interfaces.  <a href="#ad268301d3b918e279269ec49f803488d">More...</a><br /></td></tr>
<tr class="separator:ad268301d3b918e279269ec49f803488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81cec9f03084065c25089e514a57337" id="r_ae81cec9f03084065c25089e514a57337"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae81cec9f03084065c25089e514a57337">spi_clk_t</a> { <br />
&#160;&#160;<a class="el" href="#ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1)
, <a class="el" href="#ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5)
, <br />
&#160;&#160;<a class="el" href="#ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = MHZ(10)
<br />
 }</td></tr>
<tr class="separator:ae81cec9f03084065c25089e514a57337"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">UART configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>All ESP8266 boards have exactly one UART device with fixed pin mapping. </p>
</td></tr>
<tr class="memitem:a1045548f8795e9aa17f4cda6f630576a" id="r_a1045548f8795e9aa17f4cda6f630576a"><td class="memItemLeft" align="right" valign="top"><a id="a1045548f8795e9aa17f4cda6f630576a" name="a1045548f8795e9aa17f4cda6f630576a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_NUMOF_MAX</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:a1045548f8795e9aa17f4cda6f630576a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UART interfaces. <br /></td></tr>
<tr class="separator:a1045548f8795e9aa17f4cda6f630576a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae29846b3ecd19a0b7c44ff80a37ae7c1" name="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29846b3ecd19a0b7c44ff80a37ae7c1">&#9670;&#160;</a></span>GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PIN</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>y</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((x &amp; 0) | y)</div>
</div><!-- fragment -->
<p>Define a CPU specific GPIO pin generator macro. </p>

</div>
</div>
<a id="a759f553fbddd2915b49e50c967661fb1" name="a759f553fbddd2915b49e50c967661fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759f553fbddd2915b49e50c967661fb1">&#9670;&#160;</a></span>HAVE_GPIO_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAVE_GPIO_T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default gpio_t type definition. </p>
<p>This is required here to have gpio_t defined in this file. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae81cec9f03084065c25089e514a57337" name="ae81cec9f03084065c25089e514a57337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81cec9f03084065c25089e514a57337">&#9670;&#160;</a></span>spi_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27" name="ae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3" name="ae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111" name="ae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58" name="ae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d" name="ae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
</table>

</div>
</div>
<a id="ad268301d3b918e279269ec49f803488d" name="ad268301d3b918e279269ec49f803488d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad268301d3b918e279269ec49f803488d">&#9670;&#160;</a></span>spi_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI controllers that can be used for peripheral interfaces. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316" name="ad268301d3b918e279269ec49f803488daec0adc8052cc721325ac9af556329316"></a>HSPI&#160;</td><td class="fielddoc"><p>HSPI interface controller. </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_e044a8aa4fa93b4b793fe5bf1589b6a4.html">esp8266</a></li><li class="navelem"><a class="el" href="dir_ca616537462b726d2d61505695356394.html">include</a></li><li class="navelem"><a class="el" href="esp8266_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
    <li class="footer">Generated on Tue Oct 1 2024 17:01:59 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
