#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Mar 13 00:35:34 2021
# Process ID: 26286
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_w_1_synth_1
# Command line: vivado -log pr_region_2_auto_rs_w_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_rs_w_1.tcl
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_w_1_synth_1/pr_region_2_auto_rs_w_1.vds
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_w_1_synth_1/vivado.jou
#-----------------------------------------------------------
source pr_region_2_auto_rs_w_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.262 ; gain = 21.000 ; free physical = 58055 ; free virtual = 60683
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_w_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/synth/pr_region_2_auto_rs_w_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_w_1' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/synth/pr_region_2_auto_rs_w_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.762 ; gain = 61.500 ; free physical = 58041 ; free virtual = 60670
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.762 ; gain = 61.500 ; free physical = 58013 ; free virtual = 60643
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1902.723 ; gain = 0.000 ; free physical = 54423 ; free virtual = 57056
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53439 ; free virtual = 56072
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53438 ; free virtual = 56071
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53438 ; free virtual = 56071
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53363 ; free virtual = 55996
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53260 ; free virtual = 55892
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2065.801 ; gain = 845.539 ; free physical = 51038 ; free virtual = 53671
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2076.816 ; gain = 856.555 ; free physical = 51015 ; free virtual = 53649
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50964 ; free virtual = 53597
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50859 ; free virtual = 53492
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50866 ; free virtual = 53499
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50886 ; free virtual = 53519
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50885 ; free virtual = 53519
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50872 ; free virtual = 53505
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50868 ; free virtual = 53501

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |   145|
|4     |LUT5 |     2|
|5     |FDRE |   294|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50866 ; free virtual = 53499
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2146.480 ; gain = 984.648 ; free physical = 51154 ; free virtual = 53788
