Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 13:30:20 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.214        0.000                      0                 1467        0.094        0.000                      0                 1467       54.305        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.214        0.000                      0                 1463        0.094        0.000                      0                 1463       54.305        0.000                       0                   538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.366        0.000                      0                    4        0.763        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.032ns  (logic 60.422ns (58.080%)  route 43.610ns (41.920%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.837   105.251    sm/M_alum_out[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.375 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.684   106.059    display/M_sm_bra[0]
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124   106.183 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           2.008   108.191    sm/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.152   108.343 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.838   109.182    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.396    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.396    
                         arrival time                        -109.182    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.750ns  (logic 60.394ns (58.211%)  route 43.356ns (41.789%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.837   105.251    sm/M_alum_out[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.375 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.684   106.059    display/M_sm_bra[0]
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124   106.183 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           2.008   108.191    sm/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I0_O)        0.124   108.315 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.584   108.900    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.900    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.108ns  (logic 60.394ns (58.574%)  route 42.714ns (41.427%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.173   105.586    sm/M_alum_out[0]
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.710 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.598   106.308    sm/D_states_q[2]_i_12_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124   106.432 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.890   107.322    sm/D_states_q[2]_i_4_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.446 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.811   108.257    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.105   116.079    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.079    
                         arrival time                        -108.257    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.875ns  (logic 60.394ns (58.706%)  route 42.481ns (41.294%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.173   105.586    sm/M_alum_out[0]
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.710 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.598   106.308    sm/D_states_q[2]_i_12_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124   106.432 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.881   107.313    sm/D_states_q[2]_i_4_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.437 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.587   108.024    sm/D_states_d__0[2]
    SLICE_X30Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk
    SLICE_X30Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X30Y4          FDRE (Setup_fdre_C_D)       -0.031   116.169    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.169    
                         arrival time                        -108.024    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.449ns  (logic 60.590ns (59.142%)  route 41.859ns (40.858%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.044   105.457    sm/M_alum_out[0]
    SLICE_X30Y6          LUT5 (Prop_lut5_I4_O)        0.116   105.573 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.474   106.047    sm/D_states_q[4]_i_15_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I4_O)        0.328   106.375 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.309   106.684    sm/D_states_q[4]_i_6_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.808 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.790   107.598    sm/D_states_d__0[4]
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y6          FDSE (Setup_fdse_C_D)       -0.105   116.095    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                        -107.598    
  -------------------------------------------------------------------
                         slack                                  8.497    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.412ns  (logic 60.131ns (58.715%)  route 42.281ns (41.285%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.469   103.791    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          LUT4 (Prop_lut4_I1_O)        0.124   103.915 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.444   104.359    sm/D_states_q[3]_i_32_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I2_O)        0.124   104.483 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.674   105.157    sm/D_states_q[3]_i_26_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.124   105.281 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.783   106.064    sm/D_states_q[3]_i_7_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I1_O)        0.124   106.188 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.304   106.492    sm/D_states_q[3]_i_2_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124   106.616 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.945   107.561    sm/D_states_d__0[3]
    SLICE_X32Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk
    SLICE_X32Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.277   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X32Y5          FDSE (Setup_fdse_C_D)       -0.105   116.098    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.098    
                         arrival time                        -107.561    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.273ns  (logic 60.394ns (59.052%)  route 41.879ns (40.948%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.960   105.374    sm/M_alum_out[0]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.124   105.498 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.446   105.944    sm/D_states_q[1]_i_17_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.068 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.648   106.716    sm/D_states_q[1]_i_4_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.840 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.582   107.422    sm/D_states_d__0[1]
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y5          FDRE (Setup_fdre_C_D)       -0.103   116.122    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.122    
                         arrival time                        -107.422    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.039ns  (logic 60.394ns (59.187%)  route 41.646ns (40.813%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.062   105.476    sm/M_alum_out[0]
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   105.600 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.310   105.910    sm/D_states_q[0]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.034 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.456   106.490    sm/D_states_q[0]_i_6_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I4_O)        0.124   106.614 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.575   107.189    sm/D_states_d__0[0]
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)       -0.103   116.081    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.081    
                         arrival time                        -107.189    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.526ns  (logic 60.270ns (59.364%)  route 41.256ns (40.636%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.855   105.268    sm/M_alum_out[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124   105.392 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.317   105.709    sm/D_states_q[7]_i_10_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I2_O)        0.124   105.833 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.842   106.675    sm/D_states_d__0[7]
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    sm/clk
    SLICE_X33Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y3          FDSE (Setup_fdse_C_D)       -0.103   116.097    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.097    
                         arrival time                        -106.675    
  -------------------------------------------------------------------
                         slack                                  9.422    

Slack (MET) :             9.777ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.227ns  (logic 60.270ns (59.540%)  route 40.957ns (40.460%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.454     7.060    sm/D_states_q[1]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.152     7.212 f  sm/ram_reg_i_155/O
                         net (fo=1, routed)           0.651     7.863    sm/ram_reg_i_155_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.189 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.648     8.837    sm/ram_reg_i_129_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.961 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          0.929     9.890    L_reg/M_sm_ra1[0]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.812    10.826    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I2_O)        0.152    10.978 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.617    11.595    sm/M_alum_a[31]
    SLICE_X37Y15         LUT2 (Prop_lut2_I1_O)        0.326    11.921 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    11.921    alum/S[0]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.453 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    12.453    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.567 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    12.567    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.681 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.681    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.795 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    12.795    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.909 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.909    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.023    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.137    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.251 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.251    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.522 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.005    14.527    alum/temp_out0[31]
    SLICE_X36Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.356 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.470 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.470    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.584 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.584    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.698 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.698    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.812 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.812    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.926 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.926    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.040 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.040    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.154 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.154    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.311 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.066    17.377    alum/temp_out0[30]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    17.706 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    17.706    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.256 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.256    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.370 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.370    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.484 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.484    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.598    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.712 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.712    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.826 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.826    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.940 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.940    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.054 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.009    19.063    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.220 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.941    20.161    alum/temp_out0[29]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.490 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.040 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.040    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.154    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.268    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.382    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.610 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.610    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.724 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.724    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.838 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    21.847    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.004 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.096    23.100    alum/temp_out0[28]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    23.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    23.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.962 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    23.962    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.079 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.196 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.196    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.313 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.313    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.430 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.430    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.547 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.547    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.664 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.664    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.781 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.781    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.938 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.055    25.993    alum/temp_out0[27]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    26.325 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.325    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.875 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.989 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.989    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.103 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.103    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.217    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.331    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.445    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.559 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.559    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.673 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.673    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.830 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.273    29.104    alum/temp_out0[26]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.329    29.433 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    29.433    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.983 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    29.983    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.097 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.097    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.211 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.211    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.325 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.325    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.667    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.824 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.079    31.903    alum/temp_out0[25]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.329    32.232 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.232    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.782 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.782    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.896 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.896    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.010    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.124    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.238 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.238    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.352 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.352    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    33.475    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.589 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.589    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.746 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.968    34.713    alum/temp_out0[24]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    35.042 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.042    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.592 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.592    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.706 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.706    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.820 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.820    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.934 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.009    36.171    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.285 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.285    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.399 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.399    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.556 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.199    37.756    alum/temp_out0[23]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    38.556 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.556    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.673 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.673    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.790 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.790    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.907 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.024 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.024    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.141 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    39.150    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.267 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.267    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.384 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.384    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.541 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.231    40.772    alum/temp_out0[22]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.332    41.104 r  alum/D_registers_q[7][21]_i_64/O
                         net (fo=1, routed)           0.000    41.104    alum/D_registers_q[7][21]_i_64_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.484 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.484    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.601 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.601    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.718 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.835 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.835    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.952 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.952    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.069 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.009    42.078    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.195 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.195    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.312 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.312    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.469 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.987    43.456    alum/temp_out0[21]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    43.788 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.788    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.338 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.338    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.452 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.452    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.566 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.566    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.680 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.680    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.794 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.794    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.908 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    45.031    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.145 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.145    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.302 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.319    46.620    alum/temp_out0[20]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.949 r  alum/D_registers_q[7][19]_i_55/O
                         net (fo=1, routed)           0.000    46.949    alum/D_registers_q[7][19]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.499 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.499    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.613 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.613    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.727 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.727    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.340 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.053    49.393    alum/temp_out0[19]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.722 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.722    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.272 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.272    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.386 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.386    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.500 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.500    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.614 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.614    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.728 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.842 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.842    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.956 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.956    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.070 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.070    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.227 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.220    52.448    alum/temp_out0[18]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    52.777 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.777    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    53.175 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.175    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.289 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.289    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.403 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.403    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.631 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.631    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.745 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.745    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.859 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.859    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.973 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.973    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.130 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.269    55.398    alum/temp_out0[17]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.727 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.727    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.277 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.277    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.391 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.391    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.505 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.505    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.619 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.619    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.733 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.733    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.847 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.847    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.961 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.961    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.075 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.075    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.232 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.989    58.221    alum/temp_out0[16]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    58.550 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.550    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.083 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.200 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.200    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.317 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.317    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.434 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.434    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.551 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.551    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.668 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.785 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.785    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.902 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.059 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.988    61.047    alum/temp_out0[15]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    61.379 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.379    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.929 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.929    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.043 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.043    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.157 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.157    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.271 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.271    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.385 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.385    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.499 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.499    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.613 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.613    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.727 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.727    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.884 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.109    63.993    alum/temp_out0[14]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    64.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    64.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.110    66.937    alum/temp_out0[13]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.722 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.722    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.836 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.836    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.950 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.950    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.064 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.064    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.178 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.178    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.292 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.292    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.406 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.406    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.520 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.520    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.677 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.914    69.591    alum/temp_out0[12]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.253    72.682    alum/temp_out0[11]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.470 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.470    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.584 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.584    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.812 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.812    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.926 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.926    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.040 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.040    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.154 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.154    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.268 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.268    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.425 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.044    75.470    alum/temp_out0[10]
    SLICE_X46Y2          LUT3 (Prop_lut3_I0_O)        0.329    75.799 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.799    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.332 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.449 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.449    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.566 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.566    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.683 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.683    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.800 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.800    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.917 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.917    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.034 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.034    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.151 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.151    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.308 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.046    78.354    alum/temp_out0[9]
    SLICE_X45Y0          LUT3 (Prop_lut3_I0_O)        0.332    78.686 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.686    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.236 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.236    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.350 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.350    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.464 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.464    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.692 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.692    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.806 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.806    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.920 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.920    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.034 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.034    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.191 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.867    81.058    alum/temp_out0[8]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    81.387 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.387    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.937 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.937    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.051 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.051    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.165 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.165    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.279 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.279    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.393 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.393    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.507 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.621 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.621    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.735 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.735    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.892 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.780    83.672    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    84.001 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.001    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.534 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.651 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.651    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.768 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.768    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.885 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.885    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.002 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.002    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.119 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.119    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.236 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.236    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.353 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.510 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.030    86.540    alum/temp_out0[6]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.343 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.343    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.460 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.460    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.577 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.577    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.694 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.694    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.811 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.811    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.928 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.928    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.045 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.045    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.162 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.162    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.319 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.121    89.440    alum/temp_out0[5]
    SLICE_X31Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    90.228 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.228    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.342 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.342    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.456 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.456    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.570 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.570    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.684 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.684    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.798 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.798    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.912 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.912    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.183 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.033    92.216    alum/temp_out0[4]
    SLICE_X32Y2          LUT3 (Prop_lut3_I0_O)        0.329    92.545 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.545    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.095 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.095    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.209 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.209    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.323 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.323    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.437 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.437    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.551 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.551    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.665 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.665    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.779 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.779    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.893 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.893    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.050 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.897    94.947    alum/temp_out0[3]
    SLICE_X33Y2          LUT3 (Prop_lut3_I0_O)        0.329    95.276 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.826 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.826    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.940 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.940    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.054 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.054    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.168 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.168    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.282 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.282    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.396 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.396    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.510 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.510    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.624 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.624    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.781 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.042    97.824    alum/temp_out0[2]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.329    98.153 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.153    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.703 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.703    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.817 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.817    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.931 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.931    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.045 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.045    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.159 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.159    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.273 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.273    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.387 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.387    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.501 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.501    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.658 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.902   100.560    alum/temp_out0[1]
    SLICE_X39Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.889 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.889    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.439 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.553 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.553    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.667 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.667    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.781 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.781    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.895 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.895    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.009 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.009    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.123 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.123    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.237 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.237    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.394 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.599   102.993    sm/temp_out0[0]
    SLICE_X44Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.322 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.322    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X44Y9          MUXF7 (Prop_muxf7_I0_O)      0.212   103.534 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.581   104.115    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I0_O)        0.299   104.414 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.855   105.268    sm/M_alum_out[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I4_O)        0.124   105.392 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.312   105.704    sm/D_states_q[7]_i_10_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.828 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.548   106.376    sm/D_states_d__0[6]
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444   115.960    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.031   116.153    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -106.376    
  -------------------------------------------------------------------
                         slack                                  9.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.551%)  route 0.279ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.551%)  route 0.279ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.551%)  route 0.279ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.551%)  route 0.279ns (66.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.927    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.523    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.897%)  route 0.331ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.331     1.979    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.897%)  route 0.331ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.331     1.979    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.897%)  route 0.331ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.331     1.979    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.897%)  route 0.331ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.331     1.979    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.507    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.713    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.075     1.582    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.559     1.503    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/clk
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.709    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.827     2.017    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/clk
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y24   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y13   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y16   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y18   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y17   L_reg/D_registers_q_reg[0][14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.366ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.704ns (16.333%)  route 3.606ns (83.667%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.146     6.752    sm/D_states_q[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.674     8.550    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.786     9.460    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                106.366    

Slack (MET) :             106.505ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.704ns (16.874%)  route 3.468ns (83.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.146     6.752    sm/D_states_q[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.674     8.550    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.648     9.321    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                106.505    

Slack (MET) :             106.505ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.704ns (16.874%)  route 3.468ns (83.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.146     6.752    sm/D_states_q[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.674     8.550    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.648     9.321    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                106.505    

Slack (MET) :             106.505ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.704ns (16.874%)  route 3.468ns (83.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.149    sm/clk
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[4]/Q
                         net (fo=192, routed)         1.146     6.752    sm/D_states_q[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.674     8.550    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.648     9.321    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                106.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.494%)  route 0.476ns (69.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.229     1.899    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.248     2.191    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.494%)  route 0.476ns (69.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.229     1.899    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.248     2.191    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.494%)  route 0.476ns (69.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.229     1.899    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.248     2.191    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.289%)  route 0.530ns (71.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.506    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  sm/D_states_q_reg[6]/Q
                         net (fo=160, routed)         0.229     1.899    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.944 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.301     2.244    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.817    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.186ns  (logic 11.591ns (32.030%)  route 24.595ns (67.970%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.965    33.126    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.124    33.250 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.532    37.782    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.337 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.337    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.085ns  (logic 11.834ns (32.794%)  route 24.251ns (67.206%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.689    32.850    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.150    33.000 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.463    37.464    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.237 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.237    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.048ns  (logic 11.588ns (32.147%)  route 24.460ns (67.853%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.859    33.020    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124    33.144 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.502    37.646    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.200 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.200    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.649ns  (logic 11.790ns (33.071%)  route 23.859ns (66.929%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.445    32.606    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.116    32.722 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.315    37.038    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.800 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.800    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.588ns  (logic 11.579ns (32.536%)  route 24.009ns (67.464%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.689    32.850    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.124    32.974 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.221    37.195    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.740 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.740    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.532ns  (logic 11.998ns (33.765%)  route 23.535ns (66.235%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.522     7.128    L_reg/M_sm_pac[3]
    SLICE_X58Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.280 f  L_reg/L_797c483e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.049     8.329    L_reg/L_797c483e_remainder0_carry_i_25_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.326     8.655 f  L_reg/L_797c483e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.976     9.631    L_reg/L_797c483e_remainder0_carry_i_12_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.152     9.783 f  L_reg/L_797c483e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.435    L_reg/L_797c483e_remainder0_carry_i_20_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.326    10.761 r  L_reg/L_797c483e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.983    11.745    L_reg/L_797c483e_remainder0_carry_i_10_n_0
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.869 r  L_reg/L_797c483e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.447 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.496    12.943    L_reg/L_797c483e_remainder0[2]
    SLICE_X57Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.270 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.718    14.988    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.326    15.314 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.656    15.970    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.152    16.122 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.000    17.122    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.354    17.476 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.816    18.291    L_reg/i__carry_i_19_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.352    18.643 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.148    19.792    L_reg/i__carry_i_11_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.120 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.623    20.742    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.249 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.249    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.363 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.363    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.697 f  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    22.507    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.810 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.912    24.126    L_reg/i__carry_i_14_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.150    24.276 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.620    24.895    L_reg/i__carry_i_25_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.328    25.223 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.810    26.033    L_reg/i__carry_i_20_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    26.157 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.613    L_reg/i__carry_i_13_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.763 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.465    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.326    27.791 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.791    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.341 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.341    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.455    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.768 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.993    29.761    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.306    30.067 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.695    31.149    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I1_O)        0.124    31.273 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    31.785    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.124    31.909 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.954    32.863    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.152    33.015 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.890    36.905    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.683 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.683    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.226ns  (logic 11.818ns (33.550%)  route 23.408ns (66.450%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.965    33.126    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.153    33.279 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.344    36.623    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.378 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.378    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.058ns  (logic 11.765ns (33.560%)  route 23.292ns (66.440%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.522     7.128    L_reg/M_sm_pac[3]
    SLICE_X58Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.280 f  L_reg/L_797c483e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.049     8.329    L_reg/L_797c483e_remainder0_carry_i_25_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.326     8.655 f  L_reg/L_797c483e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.976     9.631    L_reg/L_797c483e_remainder0_carry_i_12_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.152     9.783 f  L_reg/L_797c483e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.435    L_reg/L_797c483e_remainder0_carry_i_20_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.326    10.761 r  L_reg/L_797c483e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.983    11.745    L_reg/L_797c483e_remainder0_carry_i_10_n_0
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.869 r  L_reg/L_797c483e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.447 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.496    12.943    L_reg/L_797c483e_remainder0[2]
    SLICE_X57Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.270 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.718    14.988    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.326    15.314 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.656    15.970    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.152    16.122 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.000    17.122    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.354    17.476 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.816    18.291    L_reg/i__carry_i_19_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.352    18.643 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.148    19.792    L_reg/i__carry_i_11_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.120 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.623    20.742    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.249 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.249    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.363 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.363    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.697 f  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    22.507    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.810 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.912    24.126    L_reg/i__carry_i_14_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.150    24.276 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.620    24.895    L_reg/i__carry_i_25_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.328    25.223 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.810    26.033    L_reg/i__carry_i_20_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    26.157 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.613    L_reg/i__carry_i_13_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.763 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.465    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.326    27.791 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.791    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.341 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.341    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.455    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.768 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.993    29.761    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.306    30.067 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.695    31.149    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I1_O)        0.124    31.273 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    31.785    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.124    31.909 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.851    32.760    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.124    32.884 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.751    36.635    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.208 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.208    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.030ns  (logic 11.760ns (33.572%)  route 23.270ns (66.428%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.522     7.128    L_reg/M_sm_pac[3]
    SLICE_X58Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.280 f  L_reg/L_797c483e_remainder0_carry_i_25/O
                         net (fo=1, routed)           1.049     8.329    L_reg/L_797c483e_remainder0_carry_i_25_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.326     8.655 f  L_reg/L_797c483e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.976     9.631    L_reg/L_797c483e_remainder0_carry_i_12_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.152     9.783 f  L_reg/L_797c483e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.435    L_reg/L_797c483e_remainder0_carry_i_20_n_0
    SLICE_X57Y16         LUT5 (Prop_lut5_I4_O)        0.326    10.761 r  L_reg/L_797c483e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.983    11.745    L_reg/L_797c483e_remainder0_carry_i_10_n_0
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.124    11.869 r  L_reg/L_797c483e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.447 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[2]
                         net (fo=1, routed)           0.496    12.943    L_reg/L_797c483e_remainder0[2]
    SLICE_X57Y14         LUT4 (Prop_lut4_I1_O)        0.327    13.270 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.718    14.988    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.326    15.314 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.656    15.970    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.152    16.122 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.000    17.122    L_reg/i__carry__1_i_9_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.354    17.476 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.816    18.291    L_reg/i__carry_i_19_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.352    18.643 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.148    19.792    L_reg/i__carry_i_11_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.328    20.120 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.623    20.742    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.249 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.249    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.363 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.363    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.697 f  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.810    22.507    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.303    22.810 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.912    24.126    L_reg/i__carry_i_14_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.150    24.276 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.620    24.895    L_reg/i__carry_i_25_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I0_O)        0.328    25.223 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.810    26.033    L_reg/i__carry_i_20_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.124    26.157 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.613    L_reg/i__carry_i_13_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.763 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.465    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.326    27.791 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.791    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.341 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.341    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.455    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.768 r  aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.993    29.761    aseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y15         LUT6 (Prop_lut6_I0_O)        0.306    30.067 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I1_O)        0.124    30.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.695    31.149    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I1_O)        0.124    31.273 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.512    31.785    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.124    31.909 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.954    32.863    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.124    32.987 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.625    36.612    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.180 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.180    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.490ns  (logic 11.586ns (33.591%)  route 22.904ns (66.409%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.186     7.856    L_reg/M_sm_timer[8]
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.150     8.005 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.670     8.675    L_reg/i__carry_i_14__4_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     9.001 f  L_reg/L_797c483e_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.030    10.031    L_reg/L_797c483e_remainder0_carry_i_16__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.183 f  L_reg/L_797c483e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.735    10.918    L_reg/L_797c483e_remainder0_carry_i_19__1_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I3_O)        0.320    11.238 r  L_reg/L_797c483e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.109    L_reg/L_797c483e_remainder0_carry_i_10__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.435 r  L_reg/L_797c483e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.435    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.075 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_carry/O[3]
                         net (fo=1, routed)           0.628    13.703    L_reg/L_797c483e_remainder0_3[3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.306    14.009 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.645    15.655    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.124    15.779 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.418    16.196    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I3_O)        0.116    16.312 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.856    17.168    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.356    17.524 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.176    L_reg/i__carry_i_19__3_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.530 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.817    19.346    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I1_O)        0.332    19.678 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.150    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.657 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.657    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.771 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.771    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.084 f  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.833    21.918    L_reg/L_797c483e_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.306    22.224 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.385    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.124    22.509 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.839    23.348    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y6          LUT2 (Prop_lut2_I0_O)        0.124    23.472 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.998    24.470    L_reg/i__carry_i_13__3_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.124    24.594 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.661    25.255    L_reg/i__carry_i_24__3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    25.379 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    26.192    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.834    27.179    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y6          LUT5 (Prop_lut5_I0_O)        0.332    27.511 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.511    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.345    timerseg_driver/decimal_renderer/L_797c483e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.299    29.644 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.304    29.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.072 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.114    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.238 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.037    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.161 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.445    32.606    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.124    32.730 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.360    36.091    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.641 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.641    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.431ns (67.103%)  route 0.702ns (32.897%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.335     1.976    bseg_driver/ctr/S[0]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.021 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.387    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.632 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.632    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.433ns (65.409%)  route 0.758ns (34.591%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.336     1.977    bseg_driver/ctr/S[0]
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.022 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.444    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.691 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.691    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.475ns (66.195%)  route 0.753ns (33.805%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.336     1.977    bseg_driver/ctr/S[0]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.049     2.026 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.443    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.728 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.728    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.458ns (65.330%)  route 0.774ns (34.670%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.500    bseg_driver/ctr/clk
    SLICE_X57Y26         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.335     1.976    bseg_driver/ctr/S[0]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.048     2.024 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.462    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.731 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.731    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.453ns (60.676%)  route 0.942ns (39.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.550     1.494    display/clk
    SLICE_X30Y24         FDRE                                         r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  display/D_rgb_data_0_q_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.942     2.600    lopt_4
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.889 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.889    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.410ns (58.473%)  route 1.001ns (41.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.550     1.494    display/clk
    SLICE_X28Y25         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.001     2.636    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.905 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.905    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.409ns (58.169%)  route 1.013ns (41.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.550     1.494    display/clk
    SLICE_X28Y24         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.013     2.648    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.916 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.430ns (58.430%)  route 1.017ns (41.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.552     1.496    display/clk
    SLICE_X34Y28         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           1.017     2.677    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.943 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.943    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.401ns (55.813%)  route 1.110ns (44.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.553     1.497    display/clk
    SLICE_X33Y28         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.110     2.734    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.273     4.008 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.008    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.441ns (57.273%)  route 1.075ns (42.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.552     1.496    display/clk
    SLICE_X34Y28         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           1.075     2.734    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.011 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.011    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.643ns (32.755%)  route 3.373ns (67.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.440     3.959    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.083 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.933     5.016    reset_cond/M_reset_cond_in
    SLICE_X46Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442     4.847    reset_cond/clk
    SLICE_X46Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.643ns (34.687%)  route 3.093ns (65.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.440     3.959    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.083 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.654     4.736    reset_cond/M_reset_cond_in
    SLICE_X44Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.438     4.843    reset_cond/clk
    SLICE_X44Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.643ns (35.550%)  route 2.978ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.440     3.959    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.083 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.539     4.621    reset_cond/M_reset_cond_in
    SLICE_X43Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.437     4.842    reset_cond/clk
    SLICE_X43Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.643ns (35.550%)  route 2.978ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.440     3.959    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.083 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.539     4.621    reset_cond/M_reset_cond_in
    SLICE_X43Y18         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.437     4.842    reset_cond/clk
    SLICE_X43Y18         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.641ns (41.393%)  route 2.324ns (58.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.842    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y0          LUT1 (Prop_lut1_I0_O)        0.124     3.966 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.966    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.451     4.856    cond_butt_next_play/sync/clk
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.639ns (41.352%)  route 2.324ns (58.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.324     3.838    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.962 r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.962    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.447     4.852    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.640ns (43.131%)  route 2.162ns (56.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.162     3.679    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.803 r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.803    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.431     4.836    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.658ns (45.746%)  route 1.967ns (54.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.967     3.501    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.625 r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.625    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.440     4.845    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/clk
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 1.653ns (49.262%)  route 1.703ns (50.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.703     3.232    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.356 r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.356    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.443     4.848    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/clk
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 1.630ns (48.819%)  route 1.709ns (51.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.709     3.215    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.339 r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.339    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.443     4.848    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/clk
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_957141115[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.313ns (31.773%)  route 0.672ns (68.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.672     0.940    forLoop_idx_0_957141115[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.985 r  forLoop_idx_0_957141115[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.985    forLoop_idx_0_957141115[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.829     2.019    forLoop_idx_0_957141115[1].cond_butt_dirs/sync/clk
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.319ns (31.139%)  route 0.705ns (68.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.705     0.979    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.024 r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.024    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.829     2.019    forLoop_idx_0_957141115[0].cond_butt_dirs/sync/clk
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.341ns (33.018%)  route 0.693ns (66.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.693     0.989    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.034    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.829     2.019    forLoop_idx_0_957141115[3].cond_butt_dirs/sync/clk
    SLICE_X14Y16         FDRE                                         r  forLoop_idx_0_957141115[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.347ns (27.613%)  route 0.909ns (72.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.909     1.211    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.256 r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.256    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.827     2.017    forLoop_idx_0_957141115[2].cond_butt_dirs/sync/clk
    SLICE_X32Y14         FDRE                                         r  forLoop_idx_0_957141115[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.329ns (25.471%)  route 0.961ns (74.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.961     1.245    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.290 r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.290    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.819     2.009    forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_1670915499[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.330ns (25.222%)  route 0.978ns (74.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.263    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.308 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.308    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.837     2.027    cond_butt_next_play/sync/clk
    SLICE_X12Y0          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.327ns (23.856%)  route 1.044ns (76.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.044     1.326    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.371 r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.371    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.833     2.023    forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/clk
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_1670915499[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.331ns (20.933%)  route 1.251ns (79.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.068     1.354    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.399 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.184     1.583    reset_cond/M_reset_cond_in
    SLICE_X43Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     2.014    reset_cond/clk
    SLICE_X43Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.331ns (20.933%)  route 1.251ns (79.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.068     1.354    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.399 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.184     1.583    reset_cond/M_reset_cond_in
    SLICE_X43Y18         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     2.014    reset_cond/clk
    SLICE_X43Y18         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.331ns (19.999%)  route 1.325ns (80.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.068     1.354    reset_cond/butt_reset_IBUF
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.399 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.258     1.657    reset_cond/M_reset_cond_in
    SLICE_X44Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.825     2.015    reset_cond/clk
    SLICE_X44Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





