

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Oct 19 20:19:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cordic
* Solution:       loop_pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Rotate  |   11|   11|         2|          1|          1|    11|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    444|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      4|
|Multiplexer      |        -|      -|       -|     85|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     134|    533|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |angles_V_U  |cordiccart2pol_angles_V  |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                         |        0|  13|   4|    16|   13|     1|          208|
    +------------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_265_p2           |     +    |      0|  0|   4|           4|           1|
    |p_Val2_13_fu_480_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_16_fu_561_p2     |     +    |      0|  0|   3|          16|          16|
    |p_Val2_24_fu_299_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_26_fu_348_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_27_fu_310_p2     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_6_fu_396_p2      |     +    |      0|  0|   3|          16|          16|
    |r_V                     |     +    |      0|  0|   3|          16|          16|
    |tmp2_fu_470_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_524_p2          |     +    |      0|  0|   9|           9|           9|
    |p_Val2_15_fu_553_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_18_fu_570_p2     |     -    |      0|  0|   3|          16|          16|
    |p_Val2_1_fu_194_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_22_fu_287_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_29_fu_322_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_30_fu_354_p2     |     -    |      0|  0|  16|          16|          16|
    |p_Val2_3_fu_200_p2      |     -    |      0|  0|  16|           1|          16|
    |p_Val2_8_fu_416_p2      |     -    |      0|  0|   3|          16|          16|
    |p_Val2_s_5_fu_436_p2    |     -    |      0|  0|   3|          16|          16|
    |p_Val2_2_fu_214_p3      |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_206_p3      |  Select  |      0|  0|  16|           1|          16|
    |storemerge1_fu_222_p3   |  Select  |      0|  0|  15|           1|          14|
    |storemerge2_fu_230_p3   |  Select  |      0|  0|  15|           1|          15|
    |storemerge_fu_360_p3    |  Select  |      0|  0|  16|           1|          16|
    |x_V_buf_2_ph_fu_243_p3  |  Select  |      0|  0|  16|           1|          16|
    |x_V_buf_3_fu_328_p3     |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_2_ph_fu_251_p3  |  Select  |      0|  0|  16|           1|          16|
    |y_V_buf_3_fu_336_p3     |  Select  |      0|  0|  16|           1|          16|
    |p_Val2_21_fu_281_p2     |   ashr   |      0|  0|  37|          16|          16|
    |p_Val2_28_fu_316_p2     |   ashr   |      0|  0|  37|          16|          16|
    |exitcond_fu_259_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_1_fu_188_p2         |   icmp   |      0|  0|   6|          16|           1|
    |tmp_s_fu_271_p2         |   icmp   |      0|  0|   6|          16|           1|
    |p_Val2_23_fu_293_p2     |   lshr   |      0|  0|  37|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 444|         344|         473|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          5|    1|          5|
    |p_Val2_10_reg_140        |  16|          2|   16|         32|
    |p_Val2_11_phi_fu_153_p4  |  16|          2|   16|         32|
    |p_Val2_11_reg_150        |  16|          2|   16|         32|
    |p_Val2_12_reg_160        |  16|          2|   16|         32|
    |p_s_reg_169              |   4|          2|    4|          8|
    |theta_V                  |  16|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  85|         18|   85|        189|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_601       |   1|   0|    1|          0|
    |p_Val2_10_reg_140      |  16|   0|   16|          0|
    |p_Val2_11_reg_150      |  16|   0|   16|          0|
    |p_Val2_12_reg_160      |  16|   0|   16|          0|
    |p_Val2_13_reg_635      |  16|   0|   16|          0|
    |p_s_reg_169            |   4|   0|    4|          0|
    |tmp3_reg_645           |   9|   0|    9|          0|
    |tmp_11_reg_650         |   6|   0|    6|          0|
    |tmp_12_reg_655         |   5|   0|    5|          0|
    |tmp_6_reg_640          |   9|   0|    9|          0|
    |tmp_s_reg_610          |   1|   0|    1|          0|
    |x_V_buf_3_reg_620      |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 121|   0|  121|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle         | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready        | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x_V             |  in |   16|   ap_none  |       x_V      |    scalar    |
|y_V             |  in |   16|   ap_none  |       y_V      |    scalar    |
|r_V             | out |   16|   ap_vld   |       r_V      |    pointer   |
|r_V_ap_vld      | out |    1|   ap_vld   |       r_V      |    pointer   |
|theta_V         | out |   16|   ap_vld   |     theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |     theta_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

