strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f302becee90>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f302bececd0>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f302bf31450>]",
		style=filled,
		typ=Block];
	"17:IF" -> "22:BL"	[cond="['reset']",
		label="!((reset == 1'b0))",
		lineno=17];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f302bf23110>",
		fillcolor=turquoise,
		label="18:BL
r_reg <= 5'b00000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f302bece290>]",
		style=filled,
		typ=Block];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label="(reset == 1'b0)",
		lineno=17];
	"28:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f302bf26450>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="28:AS
r_next = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f302bf23d10>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"28:AS" -> "16:AL";
	"27:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f302bf26e90>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="27:AS
feedback_value = r_reg[3:0] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"22:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"18:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f302bf23790>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"Leaf_16:AL" -> "28:AS";
	"Leaf_16:AL" -> "27:AS";
	"29:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f302bf26290>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="29:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_16:AL" -> "29:AS";
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
