// Seed: 3174178994
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    output wor id_6
);
  always {(id_3)} <= id_0;
  wire id_8 = ~id_3;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri1  id_8,
    output logic id_9,
    input  wor   id_10
);
  always #1 id_9 <= -1;
  logic [1 'b0 : -1] id_12 = -1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_3,
      id_5,
      id_3
  );
endmodule
