# Project 13
Design and verify a SISO shift register.

## Interface Definition
The module should have the following interface:

```verilog
  input              reset_n - Reset signal.
  input              clk - Clock signal. 
  input              sdi - Serial data in.
  output             sdo - Serial data out.
```
