// Seed: 1456411043
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input wire  id_2
);
endmodule
module module_1 #(
    parameter id_28 = 32'd52
) (
    output supply1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri id_5,
    output logic id_6,
    input wand id_7,
    input tri id_8,
    output uwire id_9
    , id_27,
    output wire id_10,
    output supply0 id_11,
    output logic id_12,
    output tri1 id_13,
    input wand id_14,
    input supply0 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output wire id_19,
    output uwire id_20,
    input tri1 id_21,
    output tri0 id_22,
    output tri0 id_23,
    output uwire id_24,
    output tri1 id_25
);
  localparam id_28 = -1;
  always @(id_18 or 1) begin : LABEL_0
    id_6  <= 1;
    id_12 <= id_21;
    assume (-1)
    else;
  end
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8
  );
  assign modCall_1.id_1 = 0;
  wire id_29;
  wire id_30;
  always_comb @(-1'd0 or posedge 1'b0) begin : LABEL_1
    disable id_31;
  end
  logic [1 : id_28] id_32, id_33;
endmodule
