
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003311                       # Number of seconds simulated
sim_ticks                                  3310828408                       # Number of ticks simulated
final_tick                               1425278640408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78350                       # Simulator instruction rate (inst/s)
host_op_rate                                   140135                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64850586                       # Simulator tick rate (ticks/s)
host_mem_usage                                4559136                       # Number of bytes of host memory used
host_seconds                                    51.05                       # Real time elapsed on the host
sim_insts                                     3999996                       # Number of instructions simulated
sim_ops                                       7154315                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        56960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        82752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        56704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        83904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        84352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             563712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        56960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        56704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        228032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         2240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            35                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 35                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             38661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             96653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             38661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             96653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             38661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             96653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             38661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             96653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     17146162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     25187654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     17204153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     24994349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     17126831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     25342298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     17242814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     25477612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170263128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        38661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        38661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        38661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        38661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     17146162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     17204153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     17126831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     17242814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68874605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          676568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               676568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          676568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            38661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            96653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            38661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            96653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            38661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            96653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            38661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            96653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     17146162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     25187654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     17204153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     24994349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     17126831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     25342298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     17242814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     25477612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170939696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        8780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         35                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       35                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 560128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  561920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3296320111                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   35                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.848604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.572433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.595641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3572     73.88%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          801     16.57%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          221      4.57%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      1.78%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      1.10%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      0.72%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.35%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.17%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4835                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    324924559                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               489024559                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   43760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     37125.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55875.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       169.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3917                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     373944.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    44.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 20963040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11142120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39519900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         161650320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            104519760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9037440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       378609960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       206305920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        438310260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1370058720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            413.812662                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3054897955                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     16441236                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      68740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1690533408                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    537259321                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     167564600                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    830279843                       # Time in different power states
system.mem_ctrls_1.actEnergy                 13558860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  7206705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22969380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         161035680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             78465060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10087680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       355421790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       221021760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        459343920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1329110835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            401.444759                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3106368303                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     18800965                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      68534000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1757469097                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    575584534                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     111026079                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    779403733                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3310828408                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          6                       # Number of instructions committed
system.cpu0.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           5                       # number of integer instructions
system.cpu0.num_fp_insts                            4                       # number of float instructions
system.cpu0.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         7                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            28932                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          127.450100                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             471572                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            28932                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.299323                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1422005278610                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.042119                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   127.407982                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000329                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4106492                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4106492                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       348817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         348817                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       130171                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        130171                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       478988                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          478988                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       478988                       # number of overall hits
system.cpu0.dcache.overall_hits::total         478988                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26754                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3937                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        30686                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30691                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        30686                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30691                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    704796302                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    704796302                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    105125433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    105125433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    809921735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    809921735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    809921735                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    809921735                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       375566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       375571                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       134108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       134108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       509674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       509679                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       509674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       509679                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.071223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.071236                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029357                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.060207                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.060207                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060216                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26348.510299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26343.586081                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26701.913386                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26701.913386                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26393.851757                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26389.551823                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26393.851757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26389.551823                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         5103                       # number of writebacks
system.cpu0.dcache.writebacks::total             5103                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          393                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1238                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1631                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        26356                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        26356                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2699                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2699                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        29055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        29055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        29055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        29055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    649725839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    649725839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     72143631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     72143631                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    721869470                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    721869470                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    721869470                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    721869470                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.070177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.020126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.057007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.057007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24651.913758                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24651.913758                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26729.763246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26729.763246                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24844.930993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24844.930993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24844.930993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24844.930993                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            17629                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.545099                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             329713                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.702876                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1422007995023                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.013013                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   127.532086                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000102                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996344                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996446                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2802989                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2802989                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            8                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       330389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         330397                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            8                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       330389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          330397                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            8                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       330389                       # number of overall hits
system.cpu0.icache.overall_hits::total         330397                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        17755                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17757                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        17755                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17757                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        17755                       # number of overall misses
system.cpu0.icache.overall_misses::total        17757                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    485634835                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    485634835                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    485634835                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    485634835                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    485634835                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    485634835                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       348144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       348154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst           10                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst       348144                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       348154                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           10                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       348144                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       348154                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.050999                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.051003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.200000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.050999                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.051003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.200000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.050999                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.051003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 27352.004224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27348.923523                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 27352.004224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27348.923523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 27352.004224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27348.923523                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        17629                       # number of writebacks
system.cpu0.icache.writebacks::total            17629                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        17755                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17755                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        17755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        17755                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17755                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    456055005                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    456055005                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    456055005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    456055005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    456055005                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    456055005                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.050999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050998                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.050999                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.050998                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.050999                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.050998                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 25686.004224                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25686.004224                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 25686.004224                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25686.004224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 25686.004224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25686.004224                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3310828408                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          6                       # Number of instructions committed
system.cpu1.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_fp_insts                            4                       # number of float instructions
system.cpu1.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         7                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            28935                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          127.455828                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             471736                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            28935                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.303301                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1422005230296                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.041883                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   127.413945                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000327                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.995421                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995749                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4107199                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4107199                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       348891                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         348891                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       130181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        130181                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       479072                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          479072                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       479072                       # number of overall hits
system.cpu1.dcache.overall_hits::total         479072                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        26751                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        26756                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3939                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3939                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        30690                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         30695                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        30690                       # number of overall misses
system.cpu1.dcache.overall_misses::total        30695                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    705117007                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    705117007                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    104334083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    104334083                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    809451090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    809451090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    809451090                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    809451090                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       375642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       375647                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       134120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       134120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       509762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       509767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       509762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       509767                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.071214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.071226                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.029369                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.029369                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060205                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060205                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060214                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26358.528915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26353.603192                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 26487.454430                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26487.454430                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26375.076246                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26370.779932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26375.076246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26370.779932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5106                       # number of writebacks
system.cpu1.dcache.writebacks::total             5106                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          392                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1240                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1240                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1632                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1632                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        26359                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        26359                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2699                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2699                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        29058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        29058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        29058                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        29058                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    649251862                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    649251862                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     71882902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     71882902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    721134764                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    721134764                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    721134764                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    721134764                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.070171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.020124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020124                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.057003                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057003                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.057003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057003                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24631.126446                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24631.126446                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26633.161171                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26633.161171                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24817.081836                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24817.081836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24817.081836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24817.081836                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            17621                       # number of replacements
system.cpu1.icache.tags.tagsinuse          127.548187                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             329687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17621                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.709892                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1422007990025                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.012824                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   127.535363                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000100                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996470                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2803037                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2803037                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            8                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       330404                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         330412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            8                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       330404                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          330412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            8                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       330404                       # number of overall hits
system.cpu1.icache.overall_hits::total         330412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        17747                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17749                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        17747                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        17747                       # number of overall misses
system.cpu1.icache.overall_misses::total        17749                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    486022180                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    486022180                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    486022180                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    486022180                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    486022180                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    486022180                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       348151                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       348161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst           10                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst       348151                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       348161                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst           10                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       348151                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       348161                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.050975                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.050979                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.200000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.050975                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.050979                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.200000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.050975                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.050979                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 27386.159914                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27383.073976                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 27386.159914                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27383.073976                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 27386.159914                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27383.073976                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        17621                       # number of writebacks
system.cpu1.icache.writebacks::total            17621                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        17747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17747                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        17747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        17747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17747                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    456455678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    456455678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    456455678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    456455678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    456455678                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    456455678                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.050975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.050974                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.050975                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.050974                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.050975                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.050974                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 25720.159914                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25720.159914                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 25720.159914                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25720.159914                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 25720.159914                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25720.159914                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3310828408                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          6                       # Number of instructions committed
system.cpu2.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_fp_insts                            4                       # number of float instructions
system.cpu2.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         7                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            28929                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          127.446291                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             471557                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            28929                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.300494                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1422005446876                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.042407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   127.403884                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995343                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995674                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4106105                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4106105                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       348784                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         348784                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       130163                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        130163                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       478947                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          478947                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       478947                       # number of overall hits
system.cpu2.dcache.overall_hits::total         478947                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26751                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3933                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3933                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        30679                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         30684                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        30679                       # number of overall misses
system.cpu2.dcache.overall_misses::total        30684                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    707474397                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    707474397                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    103729325                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    103729325                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    811203722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    811203722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    811203722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    811203722                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       375530                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       375535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       134096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       134096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       509626                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       509631                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       509626                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       509631                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.071222                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.071234                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.029330                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.029330                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.060199                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.060208                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.060199                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.060208                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26451.596388                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26446.652349                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 26374.097381                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 26374.097381                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26441.661136                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26437.352431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26441.661136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26437.352431                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5103                       # number of writebacks
system.cpu2.dcache.writebacks::total             5103                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          393                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1234                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1234                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1627                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1627                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1627                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1627                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        26353                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        26353                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2699                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2699                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        29052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        29052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        29052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        29052                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    650607986                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    650607986                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     71464736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     71464736                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    722072722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    722072722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    722072722                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    722072722                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.070175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.070175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.057007                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057006                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.057007                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057006                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24688.194361                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24688.194361                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26478.227492                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26478.227492                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24854.492703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24854.492703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24854.492703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24854.492703                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            17631                       # number of replacements
system.cpu2.icache.tags.tagsinuse          127.541592                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             329713                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            17631                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            18.700754                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1422008037506                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.013109                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   127.528483                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000102                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996316                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.996419                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2802751                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2802751                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            8                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       330357                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         330365                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            8                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       330357                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          330365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            8                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       330357                       # number of overall hits
system.cpu2.icache.overall_hits::total         330365                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        17757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17759                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        17757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17759                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        17757                       # number of overall misses
system.cpu2.icache.overall_misses::total        17759                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    485822260                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    485822260                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    485822260                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    485822260                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    485822260                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    485822260                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       348114                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       348124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst           10                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst       348114                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       348124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           10                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       348114                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       348124                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.051009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.051013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.200000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.051009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.051013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.200000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.051009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.051013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 27359.478516                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27356.397320                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 27359.478516                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27356.397320                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 27359.478516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27356.397320                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        17631                       # number of writebacks
system.cpu2.icache.writebacks::total            17631                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        17757                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        17757                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        17757                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        17757                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        17757                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        17757                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    456239098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    456239098                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    456239098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    456239098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    456239098                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    456239098                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.051009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.051008                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.051009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.051008                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.051009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.051008                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 25693.478516                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25693.478516                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 25693.478516                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25693.478516                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 25693.478516                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25693.478516                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3310828408                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              11                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          6                       # Number of instructions committed
system.cpu3.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_fp_insts                            4                       # number of float instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        11                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                         7                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            28929                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          127.452006                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             471546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            28929                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.300114                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     1422004828790                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.041924                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   127.410082                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000328                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.995391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4106249                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4106249                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       348801                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         348801                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       130152                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        130152                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       478953                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          478953                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       478953                       # number of overall hits
system.cpu3.dcache.overall_hits::total         478953                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        26747                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26752                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3944                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3944                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        30691                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         30696                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        30691                       # number of overall misses
system.cpu3.dcache.overall_misses::total        30696                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    710086685                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    710086685                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    104922181                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    104922181                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    815008866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    815008866                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    815008866                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    815008866                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       375548                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       375553                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       134096                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       134096                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::switch_cpus3.data       509644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       509649                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       509644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       509649                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071221                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071234                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.029412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029412                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.060220                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.060230                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.060220                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060230                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26548.274012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26543.312089                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 26602.987069                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26602.987069                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26555.305008                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26550.979476                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26555.305008                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26550.979476                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5102                       # number of writebacks
system.cpu3.dcache.writebacks::total             5102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          394                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1245                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1245                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1639                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1639                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        26353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        26353                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2699                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        29052                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        29052                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        29052                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        29052                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    653651768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    653651768                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     72070327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     72070327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    725722095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    725722095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    725722095                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    725722095                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.070172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070171                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.057004                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.057004                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.057004                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.057004                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24803.694760                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24803.694760                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26702.603557                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26702.603557                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24980.107910                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24980.107910                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24980.107910                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24980.107910                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            17636                       # number of replacements
system.cpu3.icache.tags.tagsinuse          127.546599                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             329709                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17636                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.695226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     1422007307798                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.012962                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   127.533637                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000101                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996357                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996458                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2802860                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2802860                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst            8                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       330365                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         330373                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst            8                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       330365                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          330373                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst            8                       # number of overall hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       330365                       # number of overall hits
system.cpu3.icache.overall_hits::total         330373                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        17762                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17764                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        17762                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17764                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        17762                       # number of overall misses
system.cpu3.icache.overall_misses::total        17764                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    481626439                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    481626439                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    481626439                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    481626439                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    481626439                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    481626439                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       348127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       348137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst           10                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::switch_cpus3.inst       348127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       348137                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           10                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       348127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       348137                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.051022                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.051026                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.200000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.051022                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.051026                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.200000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.051022                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.051026                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 27115.552246                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27112.499381                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 27115.552246                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27112.499381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 27115.552246                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27112.499381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        17636                       # number of writebacks
system.cpu3.icache.writebacks::total            17636                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        17762                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17762                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        17762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        17762                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17762                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    452034947                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    452034947                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    452034947                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    452034947                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    452034947                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    452034947                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.051022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.051020                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.051022                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.051020                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.051022                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.051020                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 25449.552246                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25449.552246                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 25449.552246                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25449.552246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 25449.552246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25449.552246                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       556                       # number of replacements
system.l2.tags.tagsinuse                  7098.106328                       # Cycle average of tags in use
system.l2.tags.total_refs                        3088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.553957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst         1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         4.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         4.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         4.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         4.999992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   768.359165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1001.365202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   766.151225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   999.842221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   768.870890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   998.214643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   769.025931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   998.277087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.046897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.061118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.046762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.061026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.046928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.060926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.046938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.060930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.433234                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7315                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.503662                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2996872                       # Number of tag accesses
system.l2.tags.data_accesses                  2996872                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        20414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20414                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        70517                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70517                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data         2504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         2515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10054                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        16868                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        16857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        16871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        16870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67466                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        25248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        25248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        25223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        25219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            100938                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        16868                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27752                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        16857                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27765                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16871                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27741                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        16870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        27734                       # number of demand (read+write) hits
system.l2.demand_hits::total                   178458                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        16868                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27752                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        16857                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27765                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16871                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27741                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        16870                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        27734                       # number of overall hits
system.l2.overall_hits::total                  178458                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 742                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3563                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4503                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          886                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1318                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8808                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu0.data                 5                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu2.data                 5                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu3.data                 5                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          887                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1303                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          890                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1293                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          886                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1311                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          892                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1318                       # number of overall misses
system.l2.overall_misses::total                  8808                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data     20625080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     20130278                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     19639641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     20276886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80671885                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst    107481157                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    107084649                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst    106737288                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst    102752216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    424055310                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    138645353                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    138337143                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    140043127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data    143127726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    560153349                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    107481157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    159270433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    107084649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    158467421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    106737288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    159682768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    102752216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    163404612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1064880544                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    107481157                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    159270433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    107084649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    158467421                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    106737288                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    159682768                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    102752216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    163404612                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1064880544                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        20414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        70517                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70517                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        17755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        17747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        17757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        17762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        26356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        26359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        26353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data        26353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        105441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        17755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        29055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        17747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        29058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        17757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        29052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        17762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        29052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187266                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        17755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        29055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        17747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        29058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        17757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        29052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        17762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        29052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187266                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.072249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.067432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.067062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.068173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068729                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.049958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.050149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.049896                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.050220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050163                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.042040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.042149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.042879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.043031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042706                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.049958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.044846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.050149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.044497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.049896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.045126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.050220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.045367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047035                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.049958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.044846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.050149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.044497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.049896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.045126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.050220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.045367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047035                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 105769.641026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 110605.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 108506.303867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 110200.467391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108722.216981                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 121173.795941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 120319.830337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 120470.979684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 115193.067265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119016.365422                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 125131.185018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 124515.880288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 123931.970796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 126214.925926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124395.591606                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 121173.795941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 122233.640061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 120319.830337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122557.943542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 120470.979684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 121802.263921                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 115193.067265                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 123979.220030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120899.244323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 121173.795941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 122233.640061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 120319.830337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122557.943542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 120470.979684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 121802.263921                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 115193.067265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 123979.220030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120899.244323                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   35                       # number of writebacks
system.l2.writebacks::total                        35                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            742                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst          892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3555                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         1108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         1111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         1130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data         1134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4483                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8780                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     17296689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     17018683                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     16544029                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     17135284                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     67994685                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     92328267                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     91895751                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     91626939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst     87525427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    363376384                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    119722822                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    119364007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    120742758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data    123763163                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    483592750                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     92328267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    137019511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     91895751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    136382690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     91626939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    137286787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     87525427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    140898447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    914963819                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     92328267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    137019511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     91895751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    136382690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     91626939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    137286787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     87525427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    140898447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    914963819                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.072249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.067432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.067062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.068173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.068729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.049958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.050149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.049896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.050220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.042040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.042149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.042879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.043031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042517                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.049958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.044846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.050149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.044497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.049896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.045126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.050220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.045367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.049958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.044846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.050149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.044497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.049896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.045126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.050220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.045367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046885                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 88700.969231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 93509.247253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 91403.475138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 93126.543478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91637.041779                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 104090.492672                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 103253.652809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 103416.409707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 98122.676009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102215.579184                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108053.088448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 107438.350135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 106851.998230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 109138.591711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107872.574169                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104090.492672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105156.953952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 103253.652809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105477.718484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 103416.409707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104719.135774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98122.676009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106903.222307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104210.002164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104090.492672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105156.953952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 103253.652809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105477.718484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 103416.409707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104719.135774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98122.676009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106903.222307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104210.002164                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          9364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq               742                       # Transaction distribution
system.membus.trans_dist::ReadExResp              742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8066                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       565952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       565952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  565952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8808                       # Request fanout histogram
system.membus.reqLayer8.occupancy            14167810                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47796764                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   3310828408                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 3974573                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus0.committedOps              1788592                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps               339683                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.974569                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.251600                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass         9302      0.52%      0.52% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu        1052550     58.85%     59.37% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult           312      0.02%     59.39% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv              0      0.00%     59.39% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd       262716     14.69%     74.07% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv           61      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead        180343     10.08%     84.16% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite       108968      6.09%     90.25% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead       149199      8.34%     98.59% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite        25141      1.41%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total         1788592                       # Class of committed instruction
system.switch_cpus0.tickCycles                3083416                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles                 891157                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   3310828408                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 3974573                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts            1000275                       # Number of instructions committed
system.switch_cpus1.committedOps              1788988                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps               339699                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.973480                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.251669                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass         9302      0.52%      0.52% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu        1052750     58.85%     59.37% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult           312      0.02%     59.38% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv              0      0.00%     59.38% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd       262828     14.69%     74.07% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv           61      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead        180365     10.08%     84.16% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite       108973      6.09%     90.25% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead       149250      8.34%     98.59% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite        25147      1.41%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total         1788988                       # Class of committed instruction
system.switch_cpus1.tickCycles                3083952                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles                 890621                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   3310828408                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 3974573                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             999827                       # Number of instructions committed
system.switch_cpus2.committedOps              1788317                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps               339659                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.975261                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.251556                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass         9302      0.52%      0.52% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu        1052395     58.85%     59.37% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult           312      0.02%     59.39% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv              0      0.00%     59.39% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd       262644     14.69%     74.07% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv           61      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead        180328     10.08%     84.16% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite       108963      6.09%     90.25% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead       149179      8.34%     98.59% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite        25133      1.41%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total         1788317                       # Class of committed instruction
system.switch_cpus2.tickCycles                3082890                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles                 891683                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups              0                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON   3310828408                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                 3974573                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts             999869                       # Number of instructions committed
system.switch_cpus3.committedOps              1788390                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps               339680                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.975094                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.251566                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass         9302      0.52%      0.52% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu        1052429     58.85%     59.37% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult           312      0.02%     59.39% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv              0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd       262667     14.69%     74.07% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv           61      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead        180333     10.08%     84.16% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite       108963      6.09%     90.25% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead       149190      8.34%     98.59% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite        25133      1.41%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total         1788390                       # Class of committed instruction
system.switch_cpus3.tickCycles                3083109                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles                 891464                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests       373508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       186242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1425278640408                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            176470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        70517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       105441                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        53143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        87052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        53119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        87061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        53149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        87043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        53164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        87043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                560774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2264704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2186432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2263680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2186816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2264960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2186240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2265600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2186176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17804608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             556                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           187822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187822    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             187822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          462599886                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44396369                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72648381                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          44372217                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          72662532                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          44398038                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          72640882                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         44412198                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         72640884                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.315461                       # Number of seconds simulated
sim_ticks                                315460980114                       # Number of ticks simulated
final_tick                               1740739620522                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69057                       # Simulator instruction rate (inst/s)
host_op_rate                                   126212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53932235                       # Simulator tick rate (ticks/s)
host_mem_usage                                4623252                       # Number of bytes of host memory used
host_seconds                                  5849.21                       # Real time elapsed on the host
sim_insts                                   403927914                       # Number of instructions simulated
sim_ops                                     738242073                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst       514496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1703040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       652544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1545152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       606400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1582848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       710400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      1614400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8929280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       514496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       652544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       606400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       710400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2483840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1416256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1416256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        26610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        10196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        24143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         9475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        24732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        11100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        25225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              139520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1630934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      5398576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2068541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4898076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1922266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      5017571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2251943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      5117590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28305498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1630934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2068541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1922266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2251943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7873684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4489481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4489481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4489481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1630934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      5398576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2068541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4898076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1922266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      5017571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2251943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      5117590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32794978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      139520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22129                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8673600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  255680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1348416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8929280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1416256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3995                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1072                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  315454833407                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    109.740115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.462856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   114.904542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64732     70.88%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19172     20.99%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3940      4.31%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1591      1.74%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          800      0.88%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          354      0.39%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          203      0.22%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          162      0.18%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          371      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.603849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.004555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.892348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1228     98.48%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           17      1.36%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1247                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.895750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.862538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              709     56.86%     56.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.84%     58.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              463     37.13%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      3.37%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.64%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1247                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8857775105                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11398868855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  677625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     65358.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                84108.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        27.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    54983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10286                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1951480.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    41.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                421681260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                224128905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               656487300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               68068800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12592129680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4138519770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            739131360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     29150336940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     18278595840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      49917607740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           116189579505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            364.487771                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         304698737039                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1391244007                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5288762000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 194547620614                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  47063258759                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4074241246                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  63095853488                       # Time in different power states
system.mem_ctrls_1.actEnergy                264901140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                140798295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               373650480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               41911380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9754336800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3190742580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            642682560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19459291560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14908390560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      57411101505                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           106189407600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            333.114095                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         306971744619                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1270792177                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4085458000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 226848177675                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  38242312222                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3119688085                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  41894551955                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                 102                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2875741                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49054318                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2875869                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.057216                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data          128                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        419645109                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       419645109                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     35374797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35374797                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13672105                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13672105                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     49046902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        49046902                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     49046902                       # number of overall hits
system.cpu0.dcache.overall_hits::total       49046902                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2615694                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2615694                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       433575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       433575                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3049269                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3049269                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3049269                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3049269                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  60226624710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  60226624710                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   9189188687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9189188687                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  69415813397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69415813397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  69415813397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69415813397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     37990491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37990491                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     14105680                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14105680                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     52096171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     52096171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     52096171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     52096171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.068851                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068851                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030738                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030738                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.058532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.058532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058532                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23025.103361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23025.103361                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 21194.000316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21194.000316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 22764.739155                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22764.739155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 22764.739155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22764.739155                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       572682                       # number of writebacks
system.cpu0.dcache.writebacks::total           572682                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33918                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       139610                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       139610                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       173528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       173528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       173528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       173528                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2581776                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2581776                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       293965                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       293965                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2875741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2875741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2875741                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2875741                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  54905504843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54905504843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   6365840978                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6365840978                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  61271345821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61271345821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  61271345821                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61271345821                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.055201                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055201                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.055201                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055201                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21266.564118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21266.564118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21655.098321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21655.098321                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21306.280997                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21306.280997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21306.280997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21306.280997                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1622345                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35143181                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1622473                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            21.660256                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        295741081                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       295741081                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     35142497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       35142497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     35142497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        35142497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     35142497                       # number of overall hits
system.cpu0.icache.overall_hits::total       35142497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1622345                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1622345                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1622345                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1622345                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1622345                       # number of overall misses
system.cpu0.icache.overall_misses::total      1622345                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  37062267494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  37062267494                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  37062267494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  37062267494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  37062267494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  37062267494                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     36764842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36764842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     36764842                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36764842                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     36764842                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36764842                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.044128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.044128                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.044128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.044128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.044128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.044128                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 22844.874237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22844.874237                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 22844.874237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22844.874237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 22844.874237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22844.874237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1622345                       # number of writebacks
system.cpu0.icache.writebacks::total          1622345                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1622345                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1622345                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1622345                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1622345                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1622345                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1622345                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  34359440724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  34359440724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  34359440724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  34359440724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  34359440724                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  34359440724                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.044128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.044128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.044128                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.044128                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.044128                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.044128                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 21178.874237                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21178.874237                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 21178.874237                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21178.874237                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 21178.874237                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21178.874237                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                 102                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2875751                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49054787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2875879                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.057320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data          128                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        419648839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       419648839                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     35375235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35375235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     13672216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13672216                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     49047451                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        49047451                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     49047451                       # number of overall hits
system.cpu1.dcache.overall_hits::total       49047451                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2615693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2615693                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       433492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       433492                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3049185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3049185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3049185                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3049185                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  59900920877                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  59900920877                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   9023764050                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9023764050                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  68924684927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  68924684927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  68924684927                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  68924684927                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     37990928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     37990928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     14105708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14105708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     52096636                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     52096636                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     52096636                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     52096636                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.068850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.068850                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030732                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030732                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.058529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.058529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.058529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.058529                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22900.593027                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22900.593027                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20816.448862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20816.448862                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22604.297518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22604.297518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22604.297518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22604.297518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       574146                       # number of writebacks
system.cpu1.dcache.writebacks::total           574146                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33906                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       139527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139527                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       173433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       173433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       173433                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       173433                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2581787                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2581787                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       293965                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       293965                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2875752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2875752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2875752                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2875752                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  54678808891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54678808891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   6270012658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6270012658                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  60948821549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60948821549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  60948821549                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60948821549                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21178.667679                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21178.667679                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21329.112847                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21329.112847                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21194.046479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21194.046479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21194.046479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21194.046479                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1621895                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35142021                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1622023                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.665550                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        295727423                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       295727423                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     35141296                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35141296                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     35141296                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35141296                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     35141296                       # number of overall hits
system.cpu1.icache.overall_hits::total       35141296                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1621895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1621895                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1621895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1621895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1621895                       # number of overall misses
system.cpu1.icache.overall_misses::total      1621895                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  37376413452                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  37376413452                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  37376413452                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  37376413452                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  37376413452                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  37376413452                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     36763191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36763191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     36763191                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36763191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     36763191                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36763191                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.044117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.044117                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.044117                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.044117                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.044117                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.044117                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23044.903309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23044.903309                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23044.903309                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23044.903309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23044.903309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23044.903309                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1621895                       # number of writebacks
system.cpu1.icache.writebacks::total          1621895                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1621895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1621895                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1621895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1621895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1621895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1621895                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  34674336382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  34674336382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  34674336382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  34674336382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  34674336382                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  34674336382                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.044117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.044117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.044117                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.044117                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.044117                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.044117                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21378.903309                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21378.903309                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21378.903309                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21378.903309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21378.903309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21378.903309                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                 102                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2873422                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           49017525                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2873550                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.058177                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data          128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        419328806                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       419328806                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     35348422                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       35348422                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13661713                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13661713                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     49010135                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        49010135                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     49010135                       # number of overall hits
system.cpu2.dcache.overall_hits::total       49010135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2613627                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2613627                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       433161                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       433161                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3046788                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3046788                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3046788                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3046788                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  60172191492                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  60172191492                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   9025010218                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9025010218                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  69197201710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  69197201710                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  69197201710                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  69197201710                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     37962049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     37962049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     14094874                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14094874                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     52056923                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     52056923                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     52056923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     52056923                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.068848                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.068848                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.030732                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030732                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.058528                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.058528                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.058528                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.058528                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23022.486182                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23022.486182                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 20835.232669                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20835.232669                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 22711.524960                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 22711.524960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 22711.524960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 22711.524960                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       572748                       # number of writebacks
system.cpu2.dcache.writebacks::total           572748                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        33914                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        33914                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       139451                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       139451                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       173365                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       173365                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       173365                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       173365                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2579713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2579713                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       293710                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       293710                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2873423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2873423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2873423                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2873423                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  54977036219                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54977036219                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   6261070403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6261070403                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  61238106622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  61238106622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  61238106622                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  61238106622                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.067955                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.067955                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.020838                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020838                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.055198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.055198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055198                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21311.299443                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21311.299443                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21317.184989                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21317.184989                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21311.901040                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21311.901040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21311.901040                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21311.901040                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1621619                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35114885                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1621747                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.652505                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        295508435                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       295508435                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35114233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35114233                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35114233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35114233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35114233                       # number of overall hits
system.cpu2.icache.overall_hits::total       35114233                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1621619                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1621619                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1621619                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1621619                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1621619                       # number of overall misses
system.cpu2.icache.overall_misses::total      1621619                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  37166938109                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  37166938109                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  37166938109                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  37166938109                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  37166938109                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  37166938109                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     36735852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36735852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     36735852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36735852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     36735852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36735852                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.044143                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044143                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.044143                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044143                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.044143                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044143                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 22919.648887                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22919.648887                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 22919.648887                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22919.648887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 22919.648887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22919.648887                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1621619                       # number of writebacks
system.cpu2.icache.writebacks::total          1621619                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1621619                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1621619                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1621619                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1621619                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1621619                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1621619                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  34465320855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  34465320855                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  34465320855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  34465320855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  34465320855                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  34465320855                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.044143                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.044143                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.044143                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.044143                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.044143                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.044143                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 21253.648887                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21253.648887                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 21253.648887                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21253.648887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 21253.648887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21253.648887                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls                 102                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON   315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          2875730                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           49054394                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2875858                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.057307                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data          128                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        419646210                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       419646210                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35374869                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35374869                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     13672118                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13672118                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     49046987                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        49046987                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     49046987                       # number of overall hits
system.cpu3.dcache.overall_hits::total       49046987                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2615790                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2615790                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       433533                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       433533                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3049323                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3049323                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3049323                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3049323                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  59845089885                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  59845089885                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   9012448578                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9012448578                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  68857538463                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  68857538463                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  68857538463                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  68857538463                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     37990659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     37990659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     14105651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14105651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     52096310                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52096310                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     52096310                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     52096310                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.068854                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.068854                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.030735                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.030735                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.058532                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058532                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.058532                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058532                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 22878.399981                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22878.399981                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 20788.379611                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 20788.379611                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 22581.254417                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 22581.254417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 22581.254417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 22581.254417                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       574523                       # number of writebacks
system.cpu3.dcache.writebacks::total           574523                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34025                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34025                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       139568                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       139568                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       173593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       173593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       173593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       173593                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2581765                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2581765                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       293965                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       293965                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      2875730                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2875730                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      2875730                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2875730                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  54669423480                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  54669423480                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   6258277354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6258277354                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  60927700834                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60927700834                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  60927700834                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  60927700834                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.067958                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.020840                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.055200                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055200                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.055200                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055200                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21175.212880                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21175.212880                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21289.192094                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21289.192094                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21186.864147                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21186.864147                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21186.864147                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21186.864147                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          1622261                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           35141784                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1622389                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            21.660517                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        295729309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       295729309                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     35141120                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       35141120                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     35141120                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        35141120                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     35141120                       # number of overall hits
system.cpu3.icache.overall_hits::total       35141120                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1622261                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1622261                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1622261                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1622261                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1622261                       # number of overall misses
system.cpu3.icache.overall_misses::total      1622261                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  37373788669                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  37373788669                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  37373788669                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  37373788669                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  37373788669                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  37373788669                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     36763381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36763381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     36763381                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36763381                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     36763381                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36763381                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.044127                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.044127                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.044127                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.044127                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.044127                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.044127                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23038.086146                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23038.086146                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23038.086146                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23038.086146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23038.086146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23038.086146                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      1622261                       # number of writebacks
system.cpu3.icache.writebacks::total          1622261                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      1622261                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1622261                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      1622261                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1622261                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      1622261                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1622261                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  34671101843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  34671101843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  34671101843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  34671101843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  34671101843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  34671101843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.044127                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.044127                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.044127                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.044127                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.044127                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.044127                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21372.086146                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21372.086146                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21372.086146                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21372.086146                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21372.086146                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21372.086146                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    131427                       # number of replacements
system.l2.tags.tagsinuse                 16134.694975                       # Cycle average of tags in use
system.l2.tags.total_refs                    36199592                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147798                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    244.926129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.049335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         4.724606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.342769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.031227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         2.919793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.059068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         4.031369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1103.669205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2839.649504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1094.889339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2872.133249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1102.507035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3064.937988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  1135.557819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2901.192670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.067363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.173318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.066827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.175301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.067292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.187069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.069309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.177075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15514                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999207                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 287959778                       # Number of tag accesses
system.l2.tags.data_accesses                287959778                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2294099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2294099                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      6488120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6488120                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data       289452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       290987                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       290784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       290938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1162161                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      1614306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1611699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1612144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1611161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6449310                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2559679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2560622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2557907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2559567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10237775                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      1614306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2849131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1611699                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2851609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1612144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2848691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1611161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2850505                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17849246                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      1614306                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2849131                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1611699                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2851609                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1612144                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2848691                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1611161                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2850505                       # number of overall hits
system.l2.overall_hits::total                17849246                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data         4513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         3027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13444                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         8039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        10196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         9475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        11100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38810                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        22097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        21165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        21806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        22198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87266                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         8039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        26610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        10196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        24143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         9475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        24732                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        11100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        25225                       # number of demand (read+write) misses
system.l2.demand_misses::total                 139520                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         8039                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        26610                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        10196                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        24143                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         9475                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        24732                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        11100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        25225                       # number of overall misses
system.l2.overall_misses::total                139520                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data    458145835                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    334418679                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    339022670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    326840045                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1458427229                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   1222824008                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   1559924114                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   1504015653                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst   1642975880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5929739655                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data   3369656598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   3125994935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   3480712991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   3141055575                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13117420099                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1222824008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3827802433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1559924114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3460413614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1504015653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3819735661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   1642975880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3467895620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20505586983                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1222824008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3827802433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1559924114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3460413614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1504015653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3819735661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   1642975880                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3467895620                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20505586983                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2294099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2294099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      6488120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6488120                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       293965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       293965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       293710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       293965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1175605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1622345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1621895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1621619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1622261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6488120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2581776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2581787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2579713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2581765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10325041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1622345                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2875741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1621895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2875752                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1621619                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2873423                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1622261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2875730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17988766                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1622345                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2875741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1621895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2875752                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1621619                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2873423                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1622261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2875730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17988766                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.015352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.010130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.009962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.010297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011436                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.004955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.006286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.005843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.006842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005982                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.008559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.008198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.008453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.008598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008452                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.004955                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.009253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.006286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.008395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.005843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.008607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.006842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.008772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007756                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.004955                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.009253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.006286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.008395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.005843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.008607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.006842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.008772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007756                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 101516.914469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 112296.399933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 115865.574163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 107974.907499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108481.644525                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 152111.457644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 152993.734209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 158735.161266                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 148015.845045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 152788.963025                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 152493.849753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 147696.429719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 159621.800926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 141501.737769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 150315.358777                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152111.457644                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 143848.268809                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152993.734209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 143329.893302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 158735.161266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 154445.077673                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148015.845045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 137478.518137                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 146972.383766                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152111.457644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 143848.268809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152993.734209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 143329.893302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 158735.161266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 154445.077673                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148015.845045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 137478.518137                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 146972.383766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22129                       # number of writebacks
system.l2.writebacks::total                     22129                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         4513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         3027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13444                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst         8039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        10196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst         9475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst        11100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38810                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data        22097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        21165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        21806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        22198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87266                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         8039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        26610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        10196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        24143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         9475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        24732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        11100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        25225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            139520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         8039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        26610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        10196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        24143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         9475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        24732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        11100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        25225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           139520                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    380968843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    283494689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    288984087                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    275106986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1228554605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   1085528375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst   1385835746                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   1342273452                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst   1453387939                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5267025512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data   2992294681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   2764685772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   3108429204                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   2762003190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11627412847                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1085528375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3373263524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   1385835746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3048180461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1342273452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   3397413291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1453387939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   3037110176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18122992964                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1085528375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3373263524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   1385835746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3048180461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1342273452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   3397413291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1453387939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   3037110176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18122992964                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.015352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.010130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.009962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.010297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.004955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.006286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.005843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.006842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.008559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.008198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.008453                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.008598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008452                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.004955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.009253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.006286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.008395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.005843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.008607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.006842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.008772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.004955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.009253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.006286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.008395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.005843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.008607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.006842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.008772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007756                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84415.874806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 95196.336132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 98764.212919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90884.369343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91383.115516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 135032.762159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 135919.551393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 141664.744274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 130935.850360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 135713.102602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 135416.331674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 130625.361304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 142549.261855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 124425.767637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133241.042869                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 135032.762159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 126766.761518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 135919.551393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 126255.248354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 141664.744274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 137369.128700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 130935.850360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 120400.799841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129895.305075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 135032.762159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 126766.761518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 135919.551393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 126255.248354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 141664.744274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 137369.128700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 130935.850360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 120400.799841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 129895.305075                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        270921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       131401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22129                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109272                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13444                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126076                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       410441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       410441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 410441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10345536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10345536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10345536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            139520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  139520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              139520                       # Request fanout histogram
system.membus.reqLayer8.occupancy           492963794                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          759287787                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups            204                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted          204                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          102                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups           92                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups           92                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits           88                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               378704658                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts           99999999                       # Number of instructions committed
system.switch_cpus0.committedOps            182805832                       # Number of ops (including micro ops) committed
system.switch_cpus0.discardedOps             36404133                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus0.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus0.cpi                      3.787047                       # CPI: cycles per instruction
system.switch_cpus0.ipc                      0.264058                       # IPC: instructions per cycle
system.switch_cpus0.op_class_0::No_OpClass       960995      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.op_class_0::IntAlu      111735023     61.12%     61.65% # Class of committed instruction
system.switch_cpus0.op_class_0::IntMult         27184      0.01%     61.66% # Class of committed instruction
system.switch_cpus0.op_class_0::IntDiv           1757      0.00%     61.66% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatAdd     22835025     12.49%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatDiv         3345      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAdd             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdAlu             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCmp             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdCvt             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus0.op_class_0::MemRead      19455511     10.64%     84.80% # Class of committed instruction
system.switch_cpus0.op_class_0::MemWrite     11852374      6.48%     91.28% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemRead     13681337      7.48%     98.77% # Class of committed instruction
system.switch_cpus0.op_class_0::FloatMemWrite      2253281      1.23%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.op_class_0::total       182805832                       # Class of committed instruction
system.switch_cpus0.tickCycles              310173998                       # Number of cycles that the object actually ticked
system.switch_cpus0.idleCycles               68530660                       # Total number of cycles that the object has spent stopped
system.switch_cpus1.branchPred.lookups            204                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted          204                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          102                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups           92                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups           92                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits           88                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               378704658                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts          100000107                       # Number of instructions committed
system.switch_cpus1.committedOps            182806144                       # Number of ops (including micro ops) committed
system.switch_cpus1.discardedOps             36403984                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus1.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus1.cpi                      3.787043                       # CPI: cycles per instruction
system.switch_cpus1.ipc                      0.264058                       # IPC: instructions per cycle
system.switch_cpus1.op_class_0::No_OpClass       960995      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.op_class_0::IntAlu      111735276     61.12%     61.65% # Class of committed instruction
system.switch_cpus1.op_class_0::IntMult         27184      0.01%     61.66% # Class of committed instruction
system.switch_cpus1.op_class_0::IntDiv           1757      0.00%     61.66% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatAdd     22835005     12.49%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatDiv         3345      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAdd             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdAlu             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCmp             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdCvt             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.op_class_0::MemRead      19455560     10.64%     84.80% # Class of committed instruction
system.switch_cpus1.op_class_0::MemWrite     11852409      6.48%     91.28% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemRead     13681338      7.48%     98.77% # Class of committed instruction
system.switch_cpus1.op_class_0::FloatMemWrite      2253275      1.23%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.op_class_0::total       182806144                       # Class of committed instruction
system.switch_cpus1.tickCycles              310178870                       # Number of cycles that the object actually ticked
system.switch_cpus1.idleCycles               68525788                       # Total number of cycles that the object has spent stopped
system.switch_cpus2.branchPred.lookups            204                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted          204                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          102                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups           92                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups           92                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits           88                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               378704651                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts           99928070                       # Number of instructions committed
system.switch_cpus2.committedOps            182670462                       # Number of ops (including micro ops) committed
system.switch_cpus2.discardedOps             36375066                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus2.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus2.cpi                      3.789772                       # CPI: cycles per instruction
system.switch_cpus2.ipc                      0.263868                       # IPC: instructions per cycle
system.switch_cpus2.op_class_0::No_OpClass       960212      0.53%      0.53% # Class of committed instruction
system.switch_cpus2.op_class_0::IntAlu      111650875     61.12%     61.65% # Class of committed instruction
system.switch_cpus2.op_class_0::IntMult         27160      0.01%     61.66% # Class of committed instruction
system.switch_cpus2.op_class_0::IntDiv           1757      0.00%     61.66% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatAdd     22820338     12.49%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatDiv         3345      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAdd             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdAlu             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCmp             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdCvt             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus2.op_class_0::MemRead      19440291     10.64%     84.80% # Class of committed instruction
system.switch_cpus2.op_class_0::MemWrite     11843012      6.48%     91.28% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemRead     13671634      7.48%     98.77% # Class of committed instruction
system.switch_cpus2.op_class_0::FloatMemWrite      2251838      1.23%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.op_class_0::total       182670462                       # Class of committed instruction
system.switch_cpus2.tickCycles              309938304                       # Number of cycles that the object actually ticked
system.switch_cpus2.idleCycles               68766347                       # Total number of cycles that the object has spent stopped
system.switch_cpus3.branchPred.lookups            204                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted          204                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect          102                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups           92                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups           92                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits           88                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::ON 315460980114                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               378704641                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts           99999742                       # Number of instructions committed
system.switch_cpus3.committedOps            182805320                       # Number of ops (including micro ops) committed
system.switch_cpus3.discardedOps             36404518                       # Number of ops (including micro ops) which were discarded before commit
system.switch_cpus3.numFetchSuspends                0                       # Number of times Execute suspended instruction fetching
system.switch_cpus3.cpi                      3.787056                       # CPI: cycles per instruction
system.switch_cpus3.ipc                      0.264057                       # IPC: instructions per cycle
system.switch_cpus3.op_class_0::No_OpClass       960995      0.53%      0.53% # Class of committed instruction
system.switch_cpus3.op_class_0::IntAlu      111734705     61.12%     61.65% # Class of committed instruction
system.switch_cpus3.op_class_0::IntMult         27184      0.01%     61.66% # Class of committed instruction
system.switch_cpus3.op_class_0::IntDiv           1757      0.00%     61.66% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatAdd     22834969     12.49%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatDiv         3345      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAdd             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdAlu             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCmp             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdCvt             0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.op_class_0::MemRead      19455456     10.64%     84.80% # Class of committed instruction
system.switch_cpus3.op_class_0::MemWrite     11852338      6.48%     91.28% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemRead     13681282      7.48%     98.77% # Class of committed instruction
system.switch_cpus3.op_class_0::FloatMemWrite      2253289      1.23%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.op_class_0::total       182805320                       # Class of committed instruction
system.switch_cpus3.tickCycles              310174761                       # Number of cycles that the object actually ticked
system.switch_cpus3.idleCycles               68529880                       # Total number of cycles that the object has spent stopped
system.tol2bus.snoop_filter.tot_requests     35977529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17988763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             29                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           29                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 315460980114                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16813159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2316228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6488120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9315842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1175605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1175605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6488120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10325041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4867035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8627223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4865685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8627254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      4864857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8620267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      4866783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8627189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53966293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    207660160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220699072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    207602560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220793408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    207567232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    220554880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    207649408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    220816192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1713342912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131427                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1416256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18120193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001265                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18120164    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18120193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        44600458511                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4056132854                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7189323765                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        4055235429                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7189208960                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        4054048206                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        7183199117                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       4055798155                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       7189135689                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
