<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/B936D768-A528-4ABB-A6FA-D5F91D6FD0F4"><gtr:id>B936D768-A528-4ABB-A6FA-D5F91D6FD0F4</gtr:id><gtr:name>Defence Science &amp; Technology Laboratory (DSTL)</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/3EAE04CA-9D62-4483-B9C4-F91AD9F4C5A9"><gtr:id>3EAE04CA-9D62-4483-B9C4-F91AD9F4C5A9</gtr:id><gtr:name>University of Oxford</gtr:name><gtr:address><gtr:line1>University Chest</gtr:line1><gtr:line2>Wellington Square</gtr:line2><gtr:line4>Oxford</gtr:line4><gtr:postCode>OX1 2JD</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/47656B2A-AD76-4F65-AC28-26EA91F155EB"><gtr:id>47656B2A-AD76-4F65-AC28-26EA91F155EB</gtr:id><gtr:name>University of Malaga</gtr:name><gtr:address><gtr:line1>Campus de Teatinos</gtr:line1><gtr:region>Outside UK</gtr:region></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/E61A2489-7683-4481-85A0-1E7EB28FAEFA"><gtr:id>E61A2489-7683-4481-85A0-1E7EB28FAEFA</gtr:id><gtr:name>Qioptic</gtr:name></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/B936D768-A528-4ABB-A6FA-D5F91D6FD0F4"><gtr:id>B936D768-A528-4ABB-A6FA-D5F91D6FD0F4</gtr:id><gtr:name>Defence Science &amp; Technology Laboratory (DSTL)</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3EAE04CA-9D62-4483-B9C4-F91AD9F4C5A9"><gtr:id>3EAE04CA-9D62-4483-B9C4-F91AD9F4C5A9</gtr:id><gtr:name>University of Oxford</gtr:name><gtr:address><gtr:line1>University Chest</gtr:line1><gtr:line2>Wellington Square</gtr:line2><gtr:line4>Oxford</gtr:line4><gtr:postCode>OX1 2JD</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/47656B2A-AD76-4F65-AC28-26EA91F155EB"><gtr:id>47656B2A-AD76-4F65-AC28-26EA91F155EB</gtr:id><gtr:name>University of Malaga</gtr:name><gtr:address><gtr:line1>Campus de Teatinos</gtr:line1><gtr:region>Outside UK</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/E61A2489-7683-4481-85A0-1E7EB28FAEFA"><gtr:id>E61A2489-7683-4481-85A0-1E7EB28FAEFA</gtr:id><gtr:name>Qioptic</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/49AEE688-5FF6-41D1-8A9E-A5B2CAE8D638"><gtr:id>49AEE688-5FF6-41D1-8A9E-A5B2CAE8D638</gtr:id><gtr:name>Xilinx Ireland</gtr:name><gtr:address><gtr:line1>Logic Drive</gtr:line1><gtr:line2>Citywest Business Campus</gtr:line2><gtr:line3>Saggart</gtr:line3><gtr:line4>Co. Dublin</gtr:line4><gtr:region>Outside UK</gtr:region><gtr:country>Ireland</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3CF6A5EC-C9C8-44D4-B1D9-12215484F2DC"><gtr:id>3CF6A5EC-C9C8-44D4-B1D9-12215484F2DC</gtr:id><gtr:name>Qioptiq Ltd</gtr:name><gtr:address><gtr:line1>Unit 2 Kinmel Park Industrial Estate</gtr:line1><gtr:postCode>LL18 5TY</gtr:postCode><gtr:region>Wales</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/097E3267-16D3-48A9-A31E-63E309FACBCE"><gtr:id>097E3267-16D3-48A9-A31E-63E309FACBCE</gtr:id><gtr:firstName>Simon</gtr:firstName><gtr:surname>McIntosh-Smith</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/A9D5E8B7-3D69-470A-A929-6E229C609057"><gtr:id>A9D5E8B7-3D69-470A-A929-6E229C609057</gtr:id><gtr:firstName>Jose</gtr:firstName><gtr:surname>Nunez-Yanez</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FL00321X%2F1"><gtr:id>890C2A8D-2D91-48AD-83CC-D88935E16902</gtr:id><gtr:title>Energy Proportional Computing With Heterogeneous and Reconfigurable Processors (ENPOWER)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/L00321X/1</gtr:grantReference><gtr:abstractText>Energy efficiency is one of the primary design constraints for modern processing systems. Limited battery life and excessive internal power densities limit the number of transistors that can be active simultaneous in a silicon chip. Energy and power reduction in conventional computing is limited by the inability of modifying the architecture or adapting to changes in the fabrication process, temperature or application requirements after chip fabrication. When these changes are possible are limited by the need of &amp;quot;margining&amp;quot; that introduces safety margins so devices operate under worst conditions. Worst conditions are rarely the case an important energy and performance gains are possible if technology can adapt to the real conditions of operation. This research addresses this challenge by investigating energy proportional computing with a novel voltage, frequency and logic scaling triplet to adapt to changes in applications, fabrication or operating conditions. The results from this research are expected to deliver new fundamental insights to the question of: How future computers can obtain orders of magnitude higher performance with limited energy budgets?</gtr:abstractText><gtr:potentialImpactText>The potential beneficiaries of this research are the electronics and semiconductor companies involved in the creation of the multi-core processing platforms that will be at the centre of future super-computing devices. A good indication of the challenges that this industry faces over the next 20 years is available in the International Technology Roadmap for Semiconductors (ITRS). This report identified energy as a fundamental challenge that future integrated circuits will face. It is expected that the process variability in deep submicron technologies will make designing chips assuming worst case conditions wasteful and uneconomical. 
The objective set by the IRTS in terms of energy requirements is to maintain the static and dynamic power at current or decreasing levels despite the exponential growth in logic complexity and throughput. Self-regulating processing cores able to control their own voltage supplies, activation periods, clock frequencies, active logic etc will be needed since the effects of scaling and variability will add up increasing the problems of power density and leakage. The proposed technology is highly relevant to servers dealing with offline analytics, web applications and large data sets applications in areas, including meteorology, seismic, genomics, complex physics simulations. etc. These applications offer high level of parallelism so that multiple cores can work on the problem at a time but the power requirements of these large collections of server processors becomes very high. Kernel acceleration using FPGA fabrics able to compute at the limit could offer power reductions of orders of magnitude. To make sure that the knowledge and know-how permeates adequately into the industry environment the following actions will be taken:
1. The hardware demonstrators will be presented with a series of visits to the industrial collaborators Qioptiq and Xilinx and other companies working in the areas of interest such as Maxeler and ESA. These visits will be organized at key stages of the project to ensure that adequate feedback is received. Short secondments of academic staff to industry will be arranged together with the visits. Additional contacts will be made with companies developing server systems around ARM technology (e.g. Calxeda) to demonstrate the potential improvements in energy of the approach. The technology could also extend the design flows of companies targeting high-performance computing using FPGAs such as Maxeler. The authors already have a working relationship with Maxeler and this will be used to demonstrate the technology on a Maxeler acceleration system. 
2. In the EACO workshops we intend to organise a series of seminars/demonstrations to bring the project in contact with industry and academia. We believe that an interactive demonstration around a multimedia application in the area of video processing should be able to attract plenty of general interest.
3. The traditional avenues of journal and conference publications will be also fully utilized. We have identified conferences such as DATE (Design and Test in Europe), FPL (Field Programmable Logic), DAC (Design Automation Conference) as high quality conferences adequate for this work. Journals such as IEEE TVLSI, IEEE Computers and IET CDT will be targeted. 
The expected impacts of this research can be summarised as:
1. To understand how available chips can compute to the limit by tracking the optimal hardware and software configuration.
2. To deliver one order of magnitude better energy/performance operating exploiting a scalability triplet formed by logic, voltage and frequency operating at the limit of reliability. 
3. To show how this approach can be applied to high-performance and embedded computing systems used in industrial applications.</gtr:potentialImpactText><gtr:fund><gtr:end>2017-04-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-11-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>392717</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>ARM</gtr:description><gtr:id>60D1205C-F165-494E-A8F6-685DCE19BDDD</gtr:id><gtr:impact>publications, PhD students.</gtr:impact><gtr:outcomeId>545cda92c2c016.88010578-1</gtr:outcomeId><gtr:partnerContribution>inter ships, engineering support</gtr:partnerContribution><gtr:piContribution>CASE award to develop power models for ARM big.LITTLE microprocessors</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2012-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Qioptic</gtr:collaboratingOrganisation><gtr:country>Germany, Federal Republic of</gtr:country><gtr:description>qioptiq</gtr:description><gtr:id>C8DA9B93-11A1-4AB7-8DF8-A4AC5C7D4349</gtr:id><gtr:impact>a product to be commercialized is under development.</gtr:impact><gtr:outcomeId>545cd9d59377e3.04862950-1</gtr:outcomeId><gtr:partnerContribution>Equipment, interface IP cores, cameras</gtr:partnerContribution><gtr:piContribution>Create video low-power fusion system using FPGAs and ARM microprocessors</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2012-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>University of Malaga</gtr:collaboratingOrganisation><gtr:country>Spain, Kingdom of</gtr:country><gtr:description>University of Malaga</gtr:description><gtr:id>5963B6F7-C6B2-4F9F-8159-3B74786E308C</gtr:id><gtr:impact>We are writing publications on the topic that will be available soon</gtr:impact><gtr:outcomeId>56d9979289b285.12838384-1</gtr:outcomeId><gtr:partnerContribution>Algorithms for video analysis and OpenCL implementation</gtr:partnerContribution><gtr:piContribution>low-power FPGA technology</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2015-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>University College Oxford</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>oxford</gtr:description><gtr:id>DC11E5D5-6FD7-4F60-AF9E-E2C1DCD1528E</gtr:id><gtr:impact>Outputs not yet available</gtr:impact><gtr:outcomeId>545ce3870da8f1.36553734-1</gtr:outcomeId><gtr:partnerContribution>benchmarks</gtr:partnerContribution><gtr:piContribution>Evaluation of OpenCL for energy proportional FPGA targets</gtr:piContribution><gtr:sector>Academic/University</gtr:sector><gtr:start>2014-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Defence Science &amp; Technology Laboratory (DSTL)</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>DSTL</gtr:description><gtr:id>930C443D-1AAB-424C-AD89-396D9D1B2575</gtr:id><gtr:impact>publications, technology transfer to the company for further development</gtr:impact><gtr:outcomeId>545cdbed290fe1.59973582-1</gtr:outcomeId><gtr:partnerContribution>data sets</gtr:partnerContribution><gtr:piContribution>Video super-resolution algorithms and hardware systems for low power and low cost sensors</gtr:piContribution><gtr:sector>Public</gtr:sector><gtr:start>2013-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs><gtr:disseminationOutput><gtr:description>Special journal issue with the IET in energy efficient low power computing and workshop in the HIPEAC conference</gtr:description><gtr:form>A magazine, newsletter or online publication</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>4F6149EF-C5BE-4CCA-B602-8E7255B613FB</gtr:id><gtr:impact>High quality papers published, interesting discussions with peers and colleagues, plans for future grant applications.

increase the presence of the Bristol group at an international level and the importance of the topic.</gtr:impact><gtr:outcomeId>54648f2a6fa510.55286531</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Other academic audiences (collaborators, peers etc.)</gtr:primaryAudience><gtr:url>http://seis.bris.ac.uk/~eejlny/eehco.htm</gtr:url><gtr:year>2014</gtr:year></gtr:disseminationOutput></gtr:disseminationOutputs><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>The systems has been demonstrated in a portable application that performs video fusion needs to operate at a low energy point. This is a defense application and the results have been published in P. Sun, A. Achim, I. Hasler, P. Hill and J. Nunez-Yanez, &amp;quot;Energy efficient video fusion with heterogeneous CPU-FPGA devices,&amp;quot; 2016 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE), Dresden, 2016, pp. 1399-1404. The project partner is Qioptiq which is a defence company based in the UK .</gtr:description><gtr:firstYearOfImpact>2016</gtr:firstYearOfImpact><gtr:id>F8DFA965-A1D4-4CB8-973F-C2984D6FACF4</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>545cce08e08461.25455521</gtr:outcomeId><gtr:sector>Aerospace, Defence and Marine</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The techniques of adaptive voltage scaling were applied to the FPGA computing nodes of the reconfigurable platform and how a distributed control strategy could be used to achieve an optimal energy/performance working point.

The processing nodes are able to regulate their power and react to application demands occurring in the network. Initial results have demonstrated energy and power savings closed to one order of magnitude. There is the opportunity of exploiting the technology commercially in high performance computing areas such as finance modelling and signal processing. This is currently being explored.</gtr:description><gtr:exploitationPathways>A number of companies are funding the development of prototypes to evaluate the application of this technology to some of their problems. These are partially funded by TSB and the companies themselves.</gtr:exploitationPathways><gtr:id>F59271F1-53F9-4D36-9F19-AC738BDD5A75</gtr:id><gtr:outcomeId>545ccdaa06f0f4.41525023</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Electronics,Energy,Financial Services, and Management Consultancy</gtr:sector></gtr:sectors><gtr:url>http://www.bristol.ac.uk/engineering/research/microelectronics/enpower/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>E77FF7C0-146D-46C7-AA19-7AD520F564F0</gtr:id><gtr:title>Energy efficient Reconfigurable Computing with Adaptive Voltage and Logic scaling</gtr:title><gtr:parentPublicationTitle>ACM SIGARCH Computer Architecture News</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>doi_55f9449443a5e883</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B99AA42A-7925-4050-9FF1-FF3D60127552</gtr:id><gtr:title>Run-time power and performance scaling in 28 nm FPGAs</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6e04d2cd92f4bfd80b634a900231c111"><gtr:id>6e04d2cd92f4bfd80b634a900231c111</gtr:id><gtr:otherNames>Beldachi A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5675ed5c74c5b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2CF0302C-ACE5-4243-A379-885B10C3A659</gtr:id><gtr:title>Energy proportional streaming spiking neural network in a reconfigurable system</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0f3d43fcc176ef9343617426f38e7e51"><gtr:id>0f3d43fcc176ef9343617426f38e7e51</gtr:id><gtr:otherNames>Galindo Sanchez F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>0141-9331</gtr:issn><gtr:outcomeId>5a82f8e6939395.06810389</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2E8782C1-D222-4100-BEDC-EBCEED160DD3</gtr:id><gtr:title>Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675ed5dda194</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2551EFEF-1BA0-4BEA-84D9-E8EFE08F66B5</gtr:id><gtr:title>Run-time power gating in hybrid ARM-FPGA devices</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5675ed5f56269</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2AFBDA6C-9959-4E85-9F08-B96FE4B4D501</gtr:id><gtr:title>Run-time power and performance scaling with CPU-FPGA hybrids</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>545cd78fd8b572.22569678</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>05F9A218-5B69-49E9-8B33-81F1794F2824</gtr:id><gtr:title>Evaluation of Hybrid Run-Time Power Models for the ARM Big.LITTLE Architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/d31a06b6ac521bfe7261b1bc6727e79a"><gtr:id>d31a06b6ac521bfe7261b1bc6727e79a</gtr:id><gtr:otherNames>Nikov K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56cc861b0afd39.99436298</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5746C705-5B92-40A9-9D84-5DB93439A9E3</gtr:id><gtr:title>Guest Editorial</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5675ed5e97a9d</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FF1958FD-B05A-40A9-AAA6-93D90C45C445</gtr:id><gtr:title>A systematic approach to design and optimise streaming applications on FPGA using high-level synthesis</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a82f874c93664.67677074</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8041E536-AE2A-424F-88AB-CE0888557C8B</gtr:id><gtr:title>Energy optimization of FPGA-based stream-oriented computing with power gating</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56cc861aa51206.52126923</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>5DCB6E6D-85A7-4170-BE0A-2B889FC4E5C4</gtr:id><gtr:title>Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56cc861ad403b2.08079202</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D22D08D4-F2C8-4F7B-8730-F529C4AFA64A</gtr:id><gtr:title>Adaptive voltage scaling in a heterogeneous FPGA device with memory and logic in-situ detectors</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a82f874769b56.40439523</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>C8B0EB01-EA8A-4C14-A35E-22BDE816E82B</gtr:id><gtr:title>Accurate power control and monitoring in ZYNQ boards</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6e04d2cd92f4bfd80b634a900231c111"><gtr:id>6e04d2cd92f4bfd80b634a900231c111</gtr:id><gtr:otherNames>Beldachi A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5675ed601367b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>162509AA-A1F0-4826-AA08-50586B220334</gtr:id><gtr:title>Energy Optimization in Commercial FPGAs with Voltage, Frequency and Logic Scaling</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f9020d8101cbe110d766db33c0e1ee94"><gtr:id>f9020d8101cbe110d766db33c0e1ee94</gtr:id><gtr:otherNames>Luis Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5675ef187309c</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8E4E5A35-98F6-435F-98E5-8591073A0940</gtr:id><gtr:title>Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:outcomeId>545cd72076e734.10541670</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>784EE4FB-B94B-4D78-8BB1-650D01CF6EDB</gtr:id><gtr:title>CPCIe: A compression-enabled PCIe core for energy and performance optimization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f66c756d3b3aac42371956c03b9c4f33"><gtr:id>f66c756d3b3aac42371956c03b9c4f33</gtr:id><gtr:otherNames>Zainol M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58bd5ded4ac6b9.74112402</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0F82B0E0-D157-42CF-81D1-87D72B93C1C1</gtr:id><gtr:title>Editorial to special issue on energy efficient architectures for embedded systems</gtr:title><gtr:parentPublicationTitle>EURASIP Journal on Embedded Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4d25862c5658cfefbb94d2405e8f0e60"><gtr:id>4d25862c5658cfefbb94d2405e8f0e60</gtr:id><gtr:otherNames>Roma N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d4b949e8381.03117014</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/L00321X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>