<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.v7r.Cache</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015-2018, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Cache.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.v7r;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    import xdc.runtime.Assert;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Cache ========
</span>    44    <span class="xdoc"> *  ARMv7-R Cache Module
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module manages the data and instruction caches on Cortex-R5
</span>    47    <span class="xdoc"> *  processors. It provides a list of functions that perform cache operations.
</span>    48    <span class="xdoc"> *  The functions operate on a per cache line except for the 'All' functions
</span>    49    <span class="xdoc"> *  which operate on the entire cache specified.  Any Address that is not
</span>    50    <span class="xdoc"> *  aligned to a cache line gets rounded down to the address of the nearest
</span>    51    <span class="xdoc"> *  cache line.
</span>    52    <span class="xdoc"> *
</span>    53    <span class="xdoc"> *  The L1 data and program caches are enabled by default early during the
</span>    54    <span class="xdoc"> *  startup sequence (prior to any Module_startup()s).
</span>    55    <span class="xdoc"> *  Data caching requires the MPU to be enabled and attributes for the
</span>    56    <span class="xdoc"> *  memory region to be set as cacheable.
</span>    57    <span class="xdoc"> *  Program caching does not require the MPU to be enabled and therefore
</span>    58    <span class="xdoc"> *  occurs when the L1 program cache is enabled.
</span>    59    <span class="xdoc"> *
</span>    60    <span class="xdoc"> *  (See the {<b>@link</b> ti.sysbios.family.arm.Mpu} module for information
</span>    61    <span class="xdoc"> *   about the MPU.)
</span>    62    <span class="xdoc"> *
</span>    63    <span class="xdoc"> *  Unconstrained Functions
</span>    64    <span class="xdoc"> *  All functions
</span>    65    <span class="xdoc"> *
</span>    66    <span class="xdoc"> *  <b>@p(html)</b>
</span>    67    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    68    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    69    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;
</span>    70    <span class="xdoc"> *    &lt;/colgroup&gt;
</span>    71    <span class="xdoc"> *
</span>    72    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;
</span>    73    <span class="xdoc"> *    &lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>    74    <span class="xdoc"> *    &lt;!--                               --&gt;
</span>    75    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    76    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    77    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    78    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    79    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #inv}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    80    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    81    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1dAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    82    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    83    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1pAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    84    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    85    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wait}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    86    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    87    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wb}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    88    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    89    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbAll}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    90    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    91    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInv}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    92    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    93    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    94    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    95    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>    96    <span class="xdoc"> *       &lt;ul&gt;
</span>    97    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>    98    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>    99    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>   100    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>   101    <span class="xdoc"> *           &lt;ul&gt;
</span>   102    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started
</span>   103    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>   104    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>   105    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>   106    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>   107    <span class="xdoc"> *           &lt;/ul&gt;
</span>   108    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>   109    <span class="xdoc"> *           &lt;ul&gt;
</span>   110    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>   111    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started
</span>   112    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>   113    <span class="xdoc"> *           &lt;/ul&gt;
</span>   114    <span class="xdoc"> *       &lt;/ul&gt;
</span>   115    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   116    <span class="xdoc"> *
</span>   117    <span class="xdoc"> *  &lt;/table&gt;
</span>   118    <span class="xdoc"> *  <b>@p</b>
</span>   119    <span class="xdoc"> */</span>
   120    
   121    <span class=key>module</span> Cache <span class=key>inherits</span> ti.sysbios.interfaces.ICache
   122    {
   123        <span class="xdoc">/*!
</span>   124    <span class="xdoc">     *  ======== ModView ========
</span>   125    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   126    <span class="xdoc">     */</span>
   127        <span class=key>metaonly</span> <span class=key>struct</span> CacheInfoView {
   128            String      cache;
   129            SizeT       cacheSize;
   130            SizeT       lineSize;
   131            UInt        ways;
   132            SizeT       waySize;
   133        };
   134    
   135        <span class="xdoc">/*!
</span>   136    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   137    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   138    <span class="xdoc">     */</span>
   139        @Facet
   140        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   141            ViewInfo.create({
   142                viewMap: [
   143                    [<span class="string">'Cache Info'</span>,  { type: ViewInfo.MODULE_DATA,
   144                                      viewInitFxn: <span class="string">'viewInitCacheInfo'</span>,
   145                                      structName: <span class="string">'CacheInfoView'</span>}]
   146                ]
   147            });
   148    
   149        <span class="xdoc">/*! Asserted in Cache_lock */</span>
   150        <span class=key>config</span> Assert.Id A_badBlockLength = {
   151            msg: <span class="string">"A_badBlockLength: Block length too large. Must be &lt;= L2 way size."</span>
   152        };
   153    
   154        <span class="xdoc">/*! Asserted in Cache_lock */</span>
   155        <span class=key>config</span> Assert.Id A_blockCrossesPage = {
   156            msg: <span class="string">"A_blockCrossesPage: Memory block crosses L2 way page boundary."</span>
   157        };
   158    
   159        <span class="xdoc">/*!
</span>   160    <span class="xdoc">     *  Enable L1 data and program caches.
</span>   161    <span class="xdoc">     *
</span>   162    <span class="xdoc">     *  To enable a subset of the caches, set this parameter
</span>   163    <span class="xdoc">     *  to 'false' and call Cache_enable() within main, passing it only
</span>   164    <span class="xdoc">     *  the {<b>@link</b> Cache#Type Cache_Type(s)} to be enabled.
</span>   165    <span class="xdoc">     *
</span>   166    <span class="xdoc">     *  Data caching requires the MMU and the memory section/page
</span>   167    <span class="xdoc">     *  descriptor cacheable attribute to be enabled.
</span>   168    <span class="xdoc">     */</span>
   169        <span class=key>config</span> Bool enableCache = <span class=key>true</span>;
   170    
   171        <span class="xdoc">/*!
</span>   172    <span class="xdoc">     *  ======== disable ========
</span>   173    <span class="xdoc">     *  Disables the 'type' cache(s)
</span>   174    <span class="xdoc">     *
</span>   175    <span class="xdoc">     *  This function internally disables interrupts to ensure the cache
</span>   176    <span class="xdoc">     *  operations performed before disabling the cache are not interrupted.
</span>   177    <span class="xdoc">     *  Since cache maintenance operations can take a long time, this
</span>   178    <span class="xdoc">     *  function may disable interrupts for a long period of time.
</span>   179    <span class="xdoc">     *
</span>   180    <span class="xdoc">     *  On certain Cortex-R devices, the FIQ interrupt cannot be disabled
</span>   181    <span class="xdoc">     *  by software. Therefore, this function only disables IRQ interrupts
</span>   182    <span class="xdoc">     *  on such devices. If this function needs to be called to disable
</span>   183    <span class="xdoc">     *  interrupts, then care must be take that the FIQ ISR does not
</span>   184    <span class="xdoc">     *  interfere with the cache flush maintenance operations performed
</span>   185    <span class="xdoc">     *  by this function before disabling the cache.
</span>   186    <span class="xdoc">     */</span>
   187        <span class=key>override</span> Void disable(Bits16 type);
   188    
   189        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   190    <span class="xdoc">     *  ======== getEnabled ========
</span>   191    <span class="xdoc">     *  Get the 'type' bitmask of cache(s) enabled.
</span>   192    <span class="xdoc">     */</span>
   193        Bits16 getEnabled();
   194    
   195        <span class="xdoc">/*!
</span>   196    <span class="xdoc">     *  ======== invL1dAll ========
</span>   197    <span class="xdoc">     *  Invalidate all of L1 data cache.
</span>   198    <span class="xdoc">     *
</span>   199    <span class="xdoc">     *  This function should be used with caution.  In general, the
</span>   200    <span class="xdoc">     *  L1 data cache may contain some stack variable or valid data
</span>   201    <span class="xdoc">     *  that should not be invalidated.  This function should be used
</span>   202    <span class="xdoc">     *  only when all contents of L1 data cache is unwanted.
</span>   203    <span class="xdoc">     */</span>
   204        Void invL1dAll();
   205    
   206        <span class="xdoc">/*!
</span>   207    <span class="xdoc">     *  ======== invL1pAll ========
</span>   208    <span class="xdoc">     *  Invalidate all of L1 program cache.
</span>   209    <span class="xdoc">     */</span>
   210        Void invL1pAll();
   211    
   212        <span class="xdoc">/*!
</span>   213    <span class="xdoc">     *  ======== invBPAll ========
</span>   214    <span class="xdoc">     *  Invalidate all branch predictors
</span>   215    <span class="xdoc">     */</span>
   216        Void invBPAll();
   217    
   218    <span class=key>internal</span>:
   219    
   220        <span class="comment">/*
</span>   221    <span class="comment">     *  ======== initModuleState ========
</span>   222    <span class="comment">     *  Initializes the module state.
</span>   223    <span class="comment">     *
</span>   224    <span class="comment">     *  This function initializes module state fields like
</span>   225    <span class="comment">     *  L1D/L1P cache size and number of cache lines/sets. It
</span>   226    <span class="comment">     *  is registered as a first function.
</span>   227    <span class="comment">     */</span>
   228        Void initModuleState();
   229    
   230        <span class="comment">/*
</span>   231    <span class="comment">     *  ======== startup ========
</span>   232    <span class="comment">     *  startup function to enable cache early during climb-up (run as a reset
</span>   233    <span class="comment">     *  function)
</span>   234    <span class="comment">     */</span>
   235        Void startup();
   236    
   237        <span class="xdoc">/*!
</span>   238    <span class="xdoc">     *  ======== disableL1d ========
</span>   239    <span class="xdoc">     *  Disable L1 data cache
</span>   240    <span class="xdoc">     *
</span>   241    <span class="xdoc">     *  This function performs a write back invalidate all of
</span>   242    <span class="xdoc">     *  L1 data cache before it disables the cache.
</span>   243    <span class="xdoc">     */</span>
   244        Void disableL1d();
   245    
   246        <span class="xdoc">/*!
</span>   247    <span class="xdoc">     *  ======== disableL1p ========
</span>   248    <span class="xdoc">     *  Disable L1 Program cache
</span>   249    <span class="xdoc">     *
</span>   250    <span class="xdoc">     *  This function performs an invalidate all of L1 program cache
</span>   251    <span class="xdoc">     *  before it disables the cache.
</span>   252    <span class="xdoc">     */</span>
   253        Void disableL1p();
   254    
   255        <span class="xdoc">/*!
</span>   256    <span class="xdoc">     *  ======== enableL1d ========
</span>   257    <span class="xdoc">     *  Enable L1 data cache.
</span>   258    <span class="xdoc">     */</span>
   259        Void enableL1d();
   260    
   261        <span class="xdoc">/*!
</span>   262    <span class="xdoc">     *  ======== enableL1p ========
</span>   263    <span class="xdoc">     *  Enable L1 program cache.
</span>   264    <span class="xdoc">     */</span>
   265        Void enableL1p();
   266    
   267        <span class="comment">/*
</span>   268    <span class="comment">     *  ======== invL1d ========
</span>   269    <span class="comment">     *  Invalidates range in L1 data cache.
</span>   270    <span class="comment">     */</span>
   271        Void invL1d(Ptr blockPtr, SizeT byteCnt, Bool wait);
   272    
   273        <span class="comment">/*
</span>   274    <span class="comment">     *  ======== invL1p ========
</span>   275    <span class="comment">     *  Invalidates range in L1 program cache.
</span>   276    <span class="comment">     */</span>
   277        Void invL1p(Ptr blockPtr, SizeT byteCnt, Bool wait);
   278    
   279        <span class="comment">/*
</span>   280    <span class="comment">     *  ======== wbInvAllI ========
</span>   281    <span class="comment">     *  Write back invalidate all caches
</span>   282    <span class="comment">     */</span>
   283        Void wbInvAllI();
   284    
   285        <span class="comment">/*
</span>   286    <span class="comment">     *  ======== getCacheLevelInfo ========
</span>   287    <span class="comment">     *  returns Cache Size Id Register of corresponding Cache level
</span>   288    <span class="comment">     *
</span>   289    <span class="comment">     *  level values
</span>   290    <span class="comment">     *      0 = L1D
</span>   291    <span class="comment">     *      1 = L1P
</span>   292    <span class="comment">     */</span>
   293        Bits32 getCacheLevelInfo(UInt level);
   294    
   295        <span class=key>struct</span> Module_State {
   296            UInt32  l1dCacheLineSize;   <span class=comment>// Size of L1D cache line in bytes</span>
   297            UInt32  l1pCacheLineSize;   <span class=comment>// Size of L1P cache line in bytes</span>
   298            Bits32  l1dInfo;
   299            Bits32  l1pInfo;
   300        }
   301    }
</pre>
</body></html>
