Determining the location of the ModelSim executable...

Using: /home/rhyan/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off out25 -c out25 --vector_source="/home/rhyan/Documents/ua/ISD/projetos-quartus/GateDemo.vwf" --testbench_file="/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/GateDemo.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Wed Oct 25 21:40:39 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off out25 -c out25 --vector_source=/home/rhyan/Documents/ua/ISD/projetos-quartus/GateDemo.vwf --testbench_file=/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/GateDemo.vwf.vhtInfo (119004): Automatically selected device EP4CE6E22C6 for design out25Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/" out25 -c out25

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Wed Oct 25 21:40:40 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/ out25 -c out25Info (119004): Automatically selected device EP4CE6E22C6 for design out25Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file out25.vho in folder "/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 593 megabytes    Info: Processing ended: Wed Oct 25 21:40:40 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/out25.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/rhyan/.intel_fpga_lite/22.1.2/questa_fse/linux_x86_64//vsim -c -do out25.do

Reading pref.tcl
# 2021.2
# do out25.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:40:41 on Oct 25,2023
# vcom -work work out25.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity out25
# -- Compiling architecture structure of out25
# End time: 21:40:41 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:40:41 on Oct 25,2023
# vcom -work work GateDemo.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164# -- Compiling entity out25_vhd_vec_tst
# -- Compiling architecture out25_arch of out25_vhd_vec_tst
# End time: 21:40:41 on Oct 25,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.out25_vhd_vec_tst # Start time: 21:40:41 on Oct 25,2023# ** Note: (vsim-3813) Design is being optimized due to module recompilation...# //  Questa Intel Starter FPGA Edition-64# //  Version 2021.2 linux_x86_64 Apr 14 2021# //# //  Copyright 1991-2021 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  QuestaSim and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.out25_vhd_vec_tst(out25_arch)#1# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.out25(structure)#1# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)#1# Loading cycloneive.cycloneive_io_ibuf(arch)#1# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# after#32
# End time: 21:40:42 on Oct 25,2023, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/rhyan/Documents/ua/ISD/projetos-quartus/GateDemo.vwf...

Reading /home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/out25.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/rhyan/Documents/ua/ISD/projetos-quartus/simulation/qsim/out25_20231025214042.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.