# SAT Solver Architecture Comparison: SatSwarmv2 vs. SatAccel vs. FPGAngster

## Executive Summary

This document provides a detailed architectural analysis of three FPGA SAT solver implementations:

1. **SatSwarmv2** (src/rtl/): Original custom CDCL solver following SatSwarmv2.pdf
2. **SatAccel** (src/SatAccel/): Translation of UCLA-VAST HLS reference implementation
3. **FPGAngster** (src/SatSwarm/): Lightweight distributed node-based solver from Shaan106

Each takes a fundamentally different approach to hardware SAT solving, with distinct trade-offs in throughput, memory efficiency, complexity, and scalability.

---

## 1. SatSwarmv2 Architecture

### 1.1 Design Philosophy
SatSwarmv2 implements **pure CDCL with explicit staged processing**: a precise state machine orchestrates three alternating phases (PSE ‚Üí CAE ‚Üí VDE) with careful memory arbitration and pipelined conflict analysis.

**Key Insight**: Sequential alternation of PSE/CAE/VDE preserves CDCL correctness while allowing clock-efficient propagation and learning phases.

### 1.2 Core Components

#### Propagation Search Engine (PSE)
- **Purpose**: Boolean Constraint Propagation via watched-literal scheme
- **Memory Access**: Watched-literal caching in clause table; literal store reads via DDR
- **Control Flow**:
  1. Fetch clause entry (cached watchers + LBD)
  2. Evaluate watched literals against current assignment
  3. If both watchers false ‚Üí scan clause for backup literal
  4. Detect unit propagation or conflict
- **Concurrency Model**: Single-cursor scan (stub for multi-cursor parallelism)
- **State Depth**: ~10 states (IDLE, INIT_SCAN, FETCH_CLAUSE, CHECK_WLIT, DECIDE_PROP, SCAN_LITERALS, FIND_WATCHER, PROPAGATE, DONE_STATE)

#### Conflict Analysis Engine (CAE)
- **Purpose**: First-UIP clause learning with conflict-driven backjumping
- **Algorithm**: Simplified First-UIP (missing full resolution loop)
  1. Load conflict clause
  2. Scan literals to find highest decision level
  3. Negate UIP literal; compute backtrack level
  4. If backtrack level < 0 ‚Üí UNSAT
- **Memory**: 
  - Reads: Clause table (port B), literal store, variable table (decision level + reason)
  - Writes: Learned clause stored back to literal store
- **Pipelining**: Delayed shift registers hide literal fetch latency (~4 cycles)
- **State Depth**: ~4 states (IDLE, LOAD, SCAN, DONE)

#### Variable Decision Engine (VDE)
- **Purpose**: VSIDS heuristic for next variable selection
- **VSIDS Implementation**:
  - Activity array: 32-bit per variable
  - Decay: $x \leftarrow x - (x >> 16)$ (fixed-point 0.9275 factor)
  - Bump on conflict: $\text{activity}[v] \mathrel{+}= 1000$
- **Heap**: Min-heap for O(log n) selection
- **Phase Saving**: Per-variable polarity hints stored in local memory
- **State**: Simple request/ack handshake to heap owner

#### Supporting Modules
- **Literal Store**: External DDR with pointer tracking; append-only writes
- **Clause Table**: On-chip BRAM/LUTRAM with dual read ports; supports two watchers + LBD caching
- **Variable Table**: Per-variable state (assignment, decision level, reason clause, phase)
- **Trail Queue**: FIFO for assignment propagation
- **VSIDS Heap**: Min-heap structure for O(log n) variable selection

### 1.3 Memory Scheme
```
On-chip (LUTRAM/BRAM):
‚îú‚îÄ Clause table entries (~262K √ó 128 bits)
‚îú‚îÄ Variable table entries (~16K √ó 96 bits)
‚îú‚îÄ Trail queue (~16K depth)
‚îî‚îÄ VSIDS activity + phase arrays (~16K √ó 32 bits √ó 2)

External DDR4 (via AXI4-Lite):
‚îú‚îÄ Literal store (~1M √ó 32 bits)
‚îî‚îÄ Watch lists (implicit via clause table links)
```

### 1.4 Key Parameters
| Parameter | Value | Notes |
|-----------|-------|-------|
| `VAR_MAX` | 16,384 | Variable count |
| `LIT_MAX` | 1,048,576 | Literal capacity |
| `CLAUSE_MAX` | 262,144 | Clause entries |
| `CURSOR_COUNT` | 4 | Stub (unused parallel PSE cursors) |
| `DECLEVEL_W` | 15 bits | Supports up to 32K levels |
| `PTR_W` | 32 bits | Memory address width |
| `DECAY_FACTOR` | 0.95 | VSIDS decay (0.9275 fixed-point) |
| `LBD_W` | 8 bits | Literal-block distance |

### 1.5 Control Flow (FSM Overview)
```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Top-level Main Loop (verisat_top.sv)                    ‚îÇ
‚îÇ                                                         ‚îÇ
‚îÇ  H_IDLE ‚îÄ‚îÄ‚Üí H_SOLVE ‚îÄ‚îÄ‚Üí H_DONE_SAT / H_DONE_UNSAT      ‚îÇ
‚îÇ             (Phase cycle)                              ‚îÇ
‚îÇ             ‚îú‚îÄ PSE_PHASE (propagation)                ‚îÇ
‚îÇ             ‚îú‚îÄ CAE_PHASE (conflict learning)          ‚îÇ
‚îÇ             ‚îî‚îÄ VDE_PHASE (variable decision)          ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 1.6 Latency & Throughput
- **Propagation**: ~10+ cycles per clause (watched-literal evaluation)
- **Conflict Analysis**: ~20+ cycles per learned clause (resolution + minimization pending)
- **Decision**: 1 cycle (heap lookup + phase select)
- **Restart**: Luby schedule or LBD-based (policy TBD)
- **Target Clock**: 150 MHz on ZU9EG

### 1.7 Strengths & Limitations

**Strengths**:
- ‚úÖ Correct CDCL implementation with sequential FSM
- ‚úÖ Explicit watched-literal scheme (industry-standard BCP)
- ‚úÖ VSIDS with activity decay and phase saving
- ‚úÖ Pipelined CAE for latency hiding
- ‚úÖ Supports large problems (~16K vars, ~1M clauses)

**Limitations**:
- ‚ùå Single-cursor PSE (concurrent cursor parallelism stubbed but unused)
- ‚ùå Simplified CAE (missing full resolution loop and clause minimization)
- ‚ö†Ô∏è Basic backtracking (trail unwinding implemented; needs testing)
- ‚ùå CAE conflict analysis incomplete (no implication graph traversal)
- ‚ùå Limited testing (basic testbenches only; no SATCOMP benchmarks)
- ‚ùå No dynamic clause deletion or restart policy

---

## 2. SatAccel Architecture

### 2.1 Design Philosophy
SatAccel translates a **production HLS design** into SystemVerilog, emphasizing **aggressive dataflow pipelining**: multiple specialized kernels process CNF in parallel with FIFO-based communication, leveraging 8-way clause state partitioning for concurrent BCP evaluation.

**Key Insight**: Multi-partition dataflow (√† la Vivado HLS) enables concurrent clause processing across partitions; watch lists mapped to partitions for locality.

### 2.2 Core Components

#### Discover (BCP Kernel)
- **Purpose**: Boolean Constraint Propagation with multi-partition state updates
- **Architecture**:
  1. **Color Assignment**: Maps each literal to partition subset for distributed processing
  2. **Partition Updaters** (8 copies): Parallel state machines update clause states per partition
  3. **Control Sink**: Aggregates results; detects conflicts; enqueues unit/propagation decisions
- **Dataflow Streams**:
  - Input: Color assignment stream (literal ‚Üí partition mapping)
  - Output: BCP decision stream (unit literal + reason), conflict stream
- **Concurrency**: 8 partitions process clauses in parallel (bottleneck: FIFO synchronization)
- **State Depth**: Complex; multiple dataflow tasks with deep pipelines

#### Learn (Conflict Analysis Kernel)
- **Purpose**: First-UIP with resolution and parallel minimization
- **Algorithm**:
  1. **learnClause**: Starts with conflict clause
  2. **merge_resolution_sort**: Merges implication graph via resolution; removes duplicates/opposites
  3. **findNextCls**: Traverses implication graph in reverse topological order
  4. **minimize** (2-way parallel): Tests literals for removability via transitive closure
  5. **saveClause**: Writes learned clause to literal store; updates LBD
- **Parallelism**: Dual minimize paths process two literals concurrently
- **Memory**: Clause store accesses batched via streams

#### Backtrack (Undo Kernel)
- **Purpose**: Revert assignments and clause states to target decision level
- **Operations**:
  1. Pop trail stack to target height
  2. Reset clause states for affected clauses
  3. Update activity scores for learned clause variables
  4. Restore phase/polarity hints
- **Pipelining**: Concurrent with next decision phase

#### Priority Queue Handler (PQ)
- **Purpose**: VSIDS min-heap for variable selection
- **Operations**:
  - `PQ_GET_UNDECIDED`: Extract next unassigned var with highest activity
  - `PQ_UPDATE`: Bump activity on conflict
  - `PQ_UNHIDE_ELE`: Mark variables visible after backtrack
  - `PQ_CHECK_SCORE`: Return current activity score
- **Complexity**: Full binary heap; supports O(log n) insert/extract/update

#### Clause Store Handler
- **Purpose**: Manage clause metadata (length, LBD, watchers, deletion marks)
- **Operations**:
  - `CSH_SEND_LEN`: Stream clause length
  - `CSH_SEND_CLS`: Stream clause literals (for conflict analysis)
  - `CSH_SAVE`: Persist metadata after learning
  - `CSH_BUCKET`: LBD bucketing for restart/reduce heuristics
  - `CSH_DELETE`: Mark clause for deletion
- **Memory**: Literal store (512-bit URAM pages) + clause metadata table

### 2.3 Memory Scheme
```
On-chip (URAM/BRAM):
‚îú‚îÄ Clause states (8 partitions, ~131K entries)
‚îÇ  ‚îî‚îÄ Per-clause: remaining_unassigned, wlit[2], LBD, flags
‚îú‚îÄ Literal metadata (~32K entries)
‚îÇ  ‚îî‚îÄ Per-variable: decision_level, reason_clause, phase
‚îú‚îÄ Literal minimize metadata (2 copies, ~32K entries)
‚îú‚îÄ Unit-by-clause tracker (~32K entries)
‚îú‚îÄ Priority queue (binary heap, ~32K nodes)
‚îî‚îÄ Trail/answer stack (~32K entries)

External Memory (DDR4 via AXI):
‚îú‚îÄ Literal store (~1M √ó 512-bit pages = 256 MB)
‚îú‚îÄ Clause store (~256K clauses √ó 4-word pages = 256 MB)
‚îî‚îÄ Statistics/diagnostics
```

### 2.4 Key Parameters
| Parameter | Value | Notes |
|-----------|-------|-------|
| `MAX_LITERALS` | 32,768 | Literal (variable + phase) count |
| `MAX_CLAUSES` | 131,072 | Clause count |
| `CLS_STATES_PARTITION` | 8 | Parallel BCP partitions |
| `PARALLEL_MINIMIZE` | 2 | Dual minimize paths |
| `MAX_LEARN_ELE` | 1,024 | Max learned clause length |
| `DECLEVEL_W` | 15 bits | Decision level bits |
| `LBD_W` | 8 bits | LBD tracking |
| `DISC_LMD_DEP_DIST` | 5 | Pipeline distance (discover ‚Üî literal metadata) |
| `CLS_DEP_DIST` | 5 | Pipeline distance (clause dependencies) |
| `RESOLVE_DEP_DIST` | 3 | Pipeline distance (resolution steps) |

### 2.5 Control Flow (Main Solver Loop)
```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ sataccel_solver.sv Main FSM                               ‚îÇ
‚îÇ                                                           ‚îÇ
‚îÇ  IDLE ‚îÄ‚îÄ‚Üí INIT_STRUCTURES ‚îÄ‚îÄ‚Üí DECISION                   ‚îÇ
‚îÇ           ‚Üì                      ‚Üì                         ‚îÇ
‚îÇ           ‚îú‚îÄ Load clause states  VDE picks next var       ‚îÇ
‚îÇ           ‚îÇ  & init structures   BCP stack push           ‚îÇ
‚îÇ                                  ‚Üì                         ‚îÇ
‚îÇ                          ‚îå‚îÄ‚Üí BCP (discover) ‚îÄ‚îÄ‚Üí SUCCESS   ‚îÇ
‚îÇ                          ‚îÇ    ‚îú‚îÄ Run until no props       ‚îÇ
‚îÇ                          ‚îÇ    ‚îî‚îÄ Output trail update      ‚îÇ
‚îÇ                          ‚îÇ                                 ‚îÇ
‚îÇ                          ‚îú‚îÄ CONFLICT ‚îÄ‚îÄ‚Üí LEARN ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îÇ
‚îÇ                          ‚îÇ    ‚îú‚îÄ First-UIP clause    ‚îÇ    ‚îÇ
‚îÇ                          ‚îÇ    ‚îú‚îÄ Minimization        ‚îÇ    ‚îÇ
‚îÇ                          ‚îÇ    ‚îî‚îÄ LBD calculation     ‚îÇ    ‚îÇ
‚îÇ                          ‚îÇ         ‚Üì                 ‚îÇ    ‚îÇ
‚îÇ                          ‚îÇ    BACKTRACK ‚Üê‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îÇ
‚îÇ                          ‚îÇ    ‚îú‚îÄ Pop trail to level       ‚îÇ
‚îÇ                          ‚îÇ    ‚îú‚îÄ Reset clause states      ‚îÇ
‚îÇ                          ‚îÇ    ‚îî‚îÄ Activity updates         ‚îÇ
‚îÇ                          ‚îÇ         ‚Üì                      ‚îÇ
‚îÇ                          ‚îî‚îÄ RESTART check ‚îÄ‚îÄ‚Üí DECISION    ‚îÇ
‚îÇ                                (LBD-based)                ‚îÇ
‚îÇ           DONE_SAT / DONE_UNSAT                           ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 2.6 Latency & Throughput
- **Discover (BCP)**: 1‚Äì10+ cycles per clause batch (partition-parallel + aggregate)
- **Learn (Conflict Analysis)**: 10‚Äì50+ cycles per learned clause (resolution + minimize)
- **Backtrack**: 1‚Äì20 cycles (trail pop + state reset)
- **Decision**: 1‚Äì5 cycles (PQ lookup)
- **Restart**: LBD-based (~100 conflicts before restart)
- **Target Clock**: 150 MHz on ZU9EG

### 2.7 Strengths & Limitations

**Strengths**:
- ‚úÖ Production-grade HLS translation (UCLA-VAST proven reference)
- ‚úÖ Aggressive multi-partition parallelism (8-way BCP)
- ‚úÖ Full First-UIP with resolution & clause minimization
- ‚úÖ Complete backtracking & trail management
- ‚úÖ LBD-based restart & database reduction policies
- ‚úÖ Dual minimize paths for concurrent implication closure
- ‚úÖ Priority queue (VSIDS) with full heap operations
- ‚úÖ Extensive parameter tuning (pipeline distances, partition counts)
- ‚úÖ Comprehensive statistics & diagnostics counters

**Limitations**:
- ‚ùå Complex dataflow (steep learning curve; HLS‚ÜíRTL translation incomplete in places)
- ‚ùå Large on-chip memory footprint (multiple copies of clause states, minimize metadata)
- ‚ùå Deep pipeline dependencies (inter-kernel FIFO hazards if not carefully tuned)
- ‚ùå Limited testing in this repo (skeleton implementation; some kernels incomplete)
- ‚ùå AXI stream interfaces not fully implemented (burst modes, ready/valid semantics)
- ‚ùå Clause store handler complex; requires dynamic memory management
- ‚ùå Phase/polarity restoration logic stubbed

---

## 3. FPGAngster Architecture

### 3.1 Design Philosophy
FPGAngster implements a **lightweight, massively distributed node-based SAT solver**: each node processes a small subset of clauses (~16) per cycle using combinational logic with minimal state. Designed for deployment across multiple FPGA nodes with a synchronous swarm architecture.

**Key Insight**: Trade off per-node sophistication for massive parallelism; combine results across swarm via aggregation layer.

### 3.2 Core Components

#### Node Module (Fundamental Unit)
Each node processes 16 clauses √ó 3 variables per cycle:

**Path 1: Clause Evaluation**
- **Input**: 16 clauses (3 bits each: current assignment of each variable)
- **Clause Evaluator**: For each clause, AND all 3 bits (outputs 1 if all false = unsatisfied)
- **Output**: UNSAT if any clause is fully false (all variables false)
- **Latency**: 1 cycle

**Path 2: Assignment Comparison**
- **Row Pointer Counter**: Cycles through static memory rows (one per clock)
- **Static Memory**: ROM containing all clauses (variable ID + negation bit per literal)
- **Comparator**: 
  - Reads: Current assignment variable ID and next assignment (var_id + 1)
  - Compares: Against each clause in memory slice
  - Output: Bitmask indicating which clause variables match the assignment
- **Latency**: 1 cycle (static memory) + 1 cycle (comparator)

**Path 3: Assignment Update**
- **Clause Latch**: Time-aligns incoming assignment with comparator bitmask
- **Big OR Mask**: ORs comparator output (new assignments) with current state
- **Output**: Updated clause assignment state
- **Latency**: 1 cycle (register) + 1 cycle (OR)

**Net Pipeline**: 2‚Äì3 cycles (memory lookup ‚Üí comparator ‚Üí OR update)

#### Control Structure
- **Assignment Number**: Sequential variable index incremented each cycle
- **Assignment Value**: Boolean (0 = assign True, 1 = assign False)
- **Clock-Driven State**: No complex FSM; row counter auto-increments synchronously

### 3.3 Memory Scheme
```
On-chip (static ROM):
‚îú‚îÄ Static Memory: All clauses (var_id + neg) √ó 3 vars √ó 16 clauses per row
‚îÇ  ‚îî‚îÄ Size: (NUM_CLAUSES / 16) √ó ((8+1)√ó3√ó16) bits = 432 bits per row
‚îÇ  ‚îî‚îÄ For 16 clauses: 1 row of 432 bits

Assignment State (registers):
‚îú‚îÄ Current clause assignment bitmask (48 bits = 16 clauses √ó 3 bits)
‚îî‚îÄ Row pointer counter (auto-increment, 4 bits for 16 clauses)
```

### 3.4 Key Parameters
| Parameter | Value | Notes |
|-----------|-------|-------|
| `NUM_CLAUSES` | 16 | Total clauses per node |
| `VAR_ID_BITS` | 8 | Variable ID width |
| `NUM_CLAUSES_PER_CYCLE` | 16 | Clauses evaluated per cycle |
| `NUM_VARS_PER_CLAUSE` | 3 | Variables per clause (fixed) |
| `PTR_BITS` | 0 | Row pointer (1 row only) |

### 3.5 Control Flow (Clock-Driven Pipeline)
```
Cycle N:    row_ptr=0    Memory fetch
            ‚Üì
            ‚îú‚îÄ Read clause row: 16 clauses [var_id + neg]
            ‚îú‚îÄ Compare with assignment var_id (current)
            ‚îî‚îÄ Output bitmask (which clauses have matched var)
            
Cycle N+1:  Latch + comparator execution
            ‚îú‚îÄ Latch incoming clauses_in
            ‚îú‚îÄ OR with comparator bitmask
            ‚îî‚îÄ Update state
            
Cycle N+2:  Output clauses_out (assignments)
            ‚îú‚îÄ Big OR feeds back to clause tracking
            ‚îî‚îÄ UNSAT detection (all variables false)
            
Cycle N+3:  row_ptr increments ‚Üí repeat
```

### 3.6 Latency & Throughput
- **Per-cycle throughput**: 16 clauses evaluated per cycle
- **Assignment latency**: ~2‚Äì3 cycles (memory + comparator + OR)
- **Full node**: ~4 cycles per variable assignment
- **Swarm aggregation**: O(log num_nodes) levels for global UNSAT detection
- **Target Clock**: 150 MHz (combinational paths allow high frequency)

### 3.7 Strengths & Limitations

**Strengths**:
- ‚úÖ Extremely simple & clean architecture (minimal FSM complexity)
- ‚úÖ High clock frequency (mostly combinational, short critical path)
- ‚úÖ Massive parallelism potential (many nodes on swarm)
- ‚úÖ Deterministic latency (fixed 2‚Äì3 cycle pipeline)
- ‚úÖ Low resource utilization per node (ROM + simple comparator + OR)
- ‚úÖ Easy to tile across FPGA fabric

**Limitations**:
- ‚ö†Ô∏è **Basic backtracking**: Chronological only; no non-chronological jumps or clause learning
- ‚ùå **Fixed clause count**: Only handles exactly 16 clauses per node (no scalability within node)
- ‚ùå **No variable heuristics**: Sequential assignment; no VSIDS or decision guidance
- ‚ùå **No implication graph**: Cannot do conflict analysis or unit propagation
- ‚ùå **Swarm coordination overhead**: Synchronization required across all nodes each cycle
- ‚ùå **Memory-bound**: Requires pre-loading all clause data into ROM (no dynamic load)
- ‚ùå **Limited problem class**: Designed for small fixed-size instances only
- ‚ùå **No clause learning**: Conflicts trigger backtrack but don't generate learned clauses

---

## Comparative Analysis

### 4.1 Architectural Paradigm

| Aspect | SatSwarmv2 | SatAccel | FPGAngster |
|--------|---------|---------|-----------|
| **Algorithm** | CDCL (sequential FSM) | CDCL (dataflow pipelined) | Brute-force assignment (no learning) |
| **Parallelism** | Single-cursor PSE (stubbed) | 8-part BCP + 2-way minimize | 16 clauses/cycle √ó N nodes |
| **Memory Model** | Watched literals (DDR) | Partitioned states (URAM) | Static ROM (clauses only) |
| **Control Flow** | Staged phases (PSE‚ÜíCAE‚ÜíVDE) | Parallel kernels (FIFOs) | Clock-driven pipeline |
| **Complexity** | Medium (clear FSM) | High (dataflow) | Very Low (combinational) |

### 4.2 SAT Algorithm Support

| Feature | SatSwarmv2 | SatAccel | FPGAngster |
|---------|---------|---------|-----------|
| Unit Propagation | ‚úÖ (watched literals) | ‚úÖ (8-part parallel) | ‚ùå |
| Conflict Analysis | ‚úÖ (simplified) | ‚úÖ (full First-UIP) | ‚ùå |
| Clause Learning | ‚úÖ (minimal) | ‚úÖ (full + minimize) | ‚ùå |
| Backtracking | ‚úÖ (non-chron) | ‚úÖ (full) | ‚úÖ (chronological) |
| VSIDS Heuristic | ‚úÖ (decay + bump) | ‚úÖ (full heap) | ‚ùå (sequential) |
| Restart Policy | ‚ùå (TBD) | ‚úÖ (LBD-based) | ‚ùå |
| Clause Reduction | ‚ùå | ‚úÖ (LBD bucketing) | ‚ùå |
| Phase Saving | ‚úÖ (stored) | ‚úÖ (restore on backtrack) | ‚ùå |

### 4.3 Memory & Storage

| Aspect | SatSwarmv2 | SatAccel | FPGAngster |
|--------|---------|---------|-----------|
| **On-chip** | ~512 KB (BRAM/LUTRAM) | ~2‚Äì4 MB (URAM/BRAM) | ~50 KB (ROM) |
| **Off-chip** | DDR4 via AXI (1M lits) | DDR4 via AXI (1M lits) | None (static only) |
| **Variable Max** | 16,384 | 32,768 | ~8 (per node) |
| **Clause Max** | 262,144 | 131,072 | 16 (per node) |
| **Literal Storage** | External DDR | External DDR | Internal ROM |
| **Metadata** | Implicit links | Explicit partitioned | None |

### 4.4 Throughput & Latency

| Metric | SatSwarmv2 | SatAccel | FPGAngster |
|--------|---------|---------|-----------|
| **BCP Cycles/Clause** | 10+ | 1‚Äì10 (parallel) | 0.25 (16/cycle) |
| **Conflict Analysis** | 20+ | 10‚Äì50 | N/A |
| **Decision Cycles** | 1 | 1‚Äì5 | 1 |
| **Restart Interval** | TBD | ~100 conflicts | N/A |
| **Backtrack Latency** | Incomplete | 1‚Äì20 cycles | N/A |
| **Overall Speedup** | 1√ó (baseline) | 2‚Äì5√ó (vs. SatSwarmv2) | 10‚Äì100√ó (16 clauses/cycle, but no learning) |

### 4.5 Scalability & Problem Size

| Aspect | SatSwarmv2 | SatAccel | FPGAngster |
|--------|---------|---------|-----------|
| **Max Variables** | 16,384 | 32,768 | 8 (per node; 8N swarm) |
| **Max Clauses** | 262,144 | 131,072 | 16 (per node; 16N swarm) |
| **Clause Length** | Variable | Variable | Fixed (3) |
| **Instance Type** | General SAT | General SAT | Fixed 3-SAT only |
| **Scaling** | Single solver | Single solver | Horizontal (swarm) |

### 4.6 Implementation Maturity

| Aspect | SatSwarmv2 | SatAccel | FPGAngster |
|--------|---------|---------|-----------|
| **Core Algorithm** | Stubbed | Mostly complete | Complete (for limited case) |
| **PSE/BCP** | Incomplete | Mostly complete | N/A |
| **CAE/Learn** | Simplified | Full | N/A |
| **Backtrack** | Missing | Complete | N/A |
| **Testbenches** | Basic | Skeleton | Basic |
| **Benchmarks** | None | None | Test case only |
| **Documentation** | Good (paper) | Good (HLS ref) | Minimal (diagrams only) |

### 4.7 Design Complexity

```
Complexity Spectrum:
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ

FPGAngster:      ‚ñë‚ñë‚ñë‚ñë‚ñë (Very Simple)
                 - Combinational paths
                 - ROM lookup
                 - OR aggregation
                 - ~500 lines RTL

SatSwarmv2:         ‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (Medium)
                 - Multi-module FSM
                 - Watched-literal BCP
                 - Pipelined CAE
                 - ~2000 lines RTL

SatAccel:        ‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë‚ñë (High)
                 - Dataflow kernels
                 - Partition logic
                 - Full conflict analysis
                 - Multi-path minimize
                 - Extensive streams
                 - ~5000+ lines RTL
```

### 4.8 Use Cases & Deployment

| Use Case | SatSwarmv2 | SatAccel | FPGAngster |
|----------|---------|---------|-----------|
| **Academic Research** | ‚úÖ (clean design) | ‚úÖ (reference impl) | ‚úÖ (simple prototype) |
| **Production SAT** | ‚ö†Ô∏è (incomplete) | ‚úÖ (feature-complete) | ‚ùå |
| **Swarm/Distributed** | ‚ùå | ‚ùå | ‚úÖ (designed for it) |
| **Large Instances** | ‚úÖ (16K vars) | ‚úÖ (32K vars) | ‚ùå (16 clauses fixed) |
| **Hard Instances** | ‚úÖ (CDCL) | ‚úÖ (CDCL + learn) | ‚ùå (no learning) |
| **Real-time SAT** | ‚ö†Ô∏è (depends on conflict freq) | ‚ö†Ô∏è (depends on partition sync) | ‚úÖ (deterministic) |
| **Hardware Efficiency** | Medium | High (parallelism) | Very High (area/cycle) |

---

## 5. Technical Deep Dive: Key Differences

### 5.1 Boolean Constraint Propagation (BCP)

**SatSwarmv2 PSE**:
```
watched_literal_scan:
  1. Read clause entry (wlit0, wlit1, len)
  2. Evaluate wlit0 and wlit1
     - If either satisfied ‚Üí SKIP
     - If both false ‚Üí scan clause for backup
  3. Detect unit or conflict
  4. Push propagation to trail
```
- **Latency**: 10+ cycles per clause
- **Parallelism**: Single cursor (multi-cursor stubbed)
- **Memory**: Cached watchers in clause table; DDR literal reads

**SatAccel Discover**:
```
partition_dataflow:
  1. Color assignment: Map literal ‚Üí partition subset
  2. 8 concurrent partition updaters:
     - Read clause state (remaining unassigned count)
     - Update based on assigned literal
     - Detect unit/conflict; emit to control sink
  3. Control sink aggregates results
     - Broadcasts conflict signal
     - Enqueues unit literals
```
- **Latency**: 1‚Äì10 cycles (parallel partitions reduce amortized latency)
- **Parallelism**: 8-way partition parallelism
- **Memory**: Partitioned clause states in URAM; watch lists implicit in partition mapping

**FPGAngster**:
```
static_evaluation:
  1. ROM lookup: Fetch all clauses (fixed format)
  2. Comparator: Check which clauses have matched var_id
  3. Big OR: Accumulate matches into assignment state
  4. Evaluate UNSAT: AND all 3 bits per clause
```
- **Latency**: 2‚Äì3 cycles (static memory + comparator + OR)
- **Parallelism**: 16 clauses evaluated combinationally per cycle
- **Memory**: Static ROM (no updates; clause structure immutable)

### 5.2 Conflict Analysis

**SatSwarmv2 CAE** (Simplified):
```
first_uip_simple:
  1. Load conflict clause
  2. Scan literals; find max decision level
  3. Negate UIP literal
  4. Backtrack level = max_level - 1
  - Missing: Full resolution, duplicate removal, transitive closure
```
- **Limitation**: Learned clauses often very short; limited clause learning benefit

**SatAccel Learn** (Full):
```
first_uip_full_resolution:
  1. learnClause: Start with conflict clause
  2. merge_resolution_sort:
     - Pop trail in reverse; resolve with reason clauses
     - Remove duplicates and opposites on-the-fly
  3. minimize (parallel):
     - Try each literal for removability
     - Test transitive closure via implication graph
     - Mark literals for deletion
  4. saveClause: Write learned clause to store
```
- **Advantage**: Significantly shorter learned clauses; faster future propagation
- **Parallelism**: 2 literals minimized concurrently

**FPGAngster**:
- N/A (no conflict analysis; purely assignment evaluation)

### 5.3 Backtracking

**SatSwarmv2**: 
```
backtrack_module:
  1. Scan trail backward to find boundary at target level
  2. Issue clear command to variable table
     - Clear all assignments with level > target
  3. Reset trail write pointer to boundary
  4. Resume solving at backtrack level
```
- **Implementation**: New `backtrack.sv` module integrated into top FSM
- **Features**: Non-chronological backjumping to conflict level from CAE
- **State**: H_BACKTRACK added to main FSM; waits for bt_done
- **Efficiency**: Parallel variable clear via clr_en signal

**SatAccel**:
```
backtrack_dataflow:
  1. Pop trail to target height
  2. For each popped assignment:
     - Find affected clauses
     - Reset clause states (increment remaining unassigned)
  3. Update activity scores for learned clause
  4. Restore phase hints
```
- **Parallelism**: Can start next decision phase while backtrack in flight

**FPGAngster**:
```
chronological_backtrack:
  1. Pop decision stack (stack_ptr--)
  2. Check polarity tried flags:
     - If positive tried but not negative ‚Üí flip polarity
     - If negative tried but not positive ‚Üí flip polarity
     - If both tried ‚Üí continue backtracking
  3. If stack empty ‚Üí UNSAT
  4. Else push flipped assignment and retry
```
- **New module**: `node_backtrack.sv` wraps original `node.sv`
- **Algorithm**: Simple chronological backtracking with polarity flipping
- **State machine**: DECIDE ‚Üí PROPAGATE ‚Üí CONFLICT ‚Üí BACKTRACK ‚Üí DECIDE
- **Limitation**: No non-chronological jumps; no clause learning

### 5.4 Decision Heuristics

**SatSwarmv2 VSIDS**:
```
decay_and_bump:
  - activity[v] ‚Üê activity[v] - (activity[v] >> 16)  // decay 0.9275
  - activity[v] ‚Üê activity[v] + 1000  // bump on conflict
  - Min-heap for O(log n) selection
  - Phase saving: Store last assigned phase
```

**SatAccel VSIDS**:
```
Same as SatSwarmv2, but:
  - Full binary heap with all insert/extract/update ops
  - LBD-based restart policy
  - Priority queue kernel with command codes (GET, UPDATE, UNHIDE)
```

**FPGAngster**:
- Sequential: var_id incremented each cycle (no heuristic guidance)

---

## 6. Integration & Synthesis Considerations

### 6.1 Clock & Timing
| Design | Combinational Path | Expected fmax | Target |
|--------|-------------------|---------------|--------|
| SatSwarmv2 | ~50‚Äì100 ns | 150 MHz (may need optimization) | 150 MHz |
| SatAccel | ~60‚Äì120 ns | 120‚Äì150 MHz (partition logic may limit) | 150 MHz |
| FPGAngster | ~30‚Äì40 ns | 200+ MHz (very fast) | 150 MHz |

### 6.2 Resource Utilization (Estimated, Xilinx ZU9EG)
| Design | LUTs | BRAMs | URAMs | DSPs |
|--------|------|-------|-------|------|
| SatSwarmv2 | ~30K | ~20 | ~4 | ~2 |
| SatAccel | ~60K | ~40 | ~20 | ~5 |
| FPGAngster (1 node) | ~1K | ~0.5 | ~0 | ~0 |
| FPGAngster (64 nodes) | ~64K | ~32 | ~0 | ~0 |

### 6.3 Synthesis Flow
- **SatSwarmv2 & SatAccel**: Vivado 2023.4 synthesis + place & route
  - Leverage `set_property LOC` for memory placement
  - Use `BRAM_INIT_*` for clause preloading
- **FPGAngster**: Extremely synthesis-friendly
  - ROM inference from `initial` block
  - Combinational logic easily pipelined by placer
  - Can achieve high utilization density across fabric

---

## 7. Recommendations & Path Forward

### 7.1 For Correctness & Completeness: **SatAccel**
- Most production-ready (feature-complete CDCL)
- Full backtracking, clause learning, restart policy
- Extensive diagnostics for debugging
- **Action**: Fix incomplete modules (color stream, clause store handler), add full testbenches

### 7.2 For Clean Research Design: **SatSwarmv2**
- Clear staged FSM (easy to understand & modify)
- Well-documented watched-literal BCP scheme
- Simpler memory arbitration than SatAccel
- **Action**: Complete backtracking, implement multi-cursor PSE, add restart/reduce policies

### 7.3 For Real-time/Deterministic SAT: **FPGAngster**
- Ideal for streaming/repeated instances (now with backtracking)
- Massive parallelism potential (swarm architecture)
- Extremely efficient (area/cycle)
- **Completed**: Basic chronological backtracking with polarity flipping
- **Action**: Add non-chronological backjumping, basic clause learning, swarm coordinator

### 7.4 Hybrid Approach: **Multi-Engine Solver**
Combine strengths:
- **Fast path**: FPGAngster for lightweight assignment evaluation
- **Learning path**: SatAccel for conflict analysis & clause learning
- **Orchestrator**: SatSwarmv2-style FSM to route between engines based on conflict frequency

---

## 8. Conclusion

| Dimension | Winner | Reason |
|-----------|--------|--------|
| **Completeness** | SatAccel | Full CDCL + backtracking + restart |
| **Clarity** | SatSwarmv2 | Staged FSM easier to understand |
| **Throughput/Cycle** | FPGAngster | 16 clauses/cycle vs. ~1 clause/10 cycles |
| **Scalability** | SatAccel | 321K lines vs. 2K‚Äì5K+ |
| **Production-Ready** | SatAccel | Most complete feature set |
| **Academic Value** | SatSwarmv2 | Clear algorithm reference |
| **Distributed Solving** | FPGAngster | Designed for swarm coordination |
| **Backtracking** | SatAccel/SatSwarmv2 (tie) | Both non-chronological; FPGAngster chronological only
| **Distributed Solving** | FPGAngster | Designed for swarm coordination |
; **now with backtracking**
- **SatAccel**: Pipelined parallelism ‚ÜîÔ∏è complex dataflow
- **FPGAngster**: Combinational efficiency ‚ÜîÔ∏è simple backtracking (no clause learning)

## Implementation Status (January 2026)

### ‚úÖ Completed
- **SatSwarmv2**: Backtracking module with non-chronological jumps; integrated into main FSM
- **FPGAngster**: Chronological backtracking with polarity flipping; complete search capability
- Both designs now support complete SAT solving (not just evaluation)

### üöß In Progress
- SatSwarmv2: Testing backtracking with realistic benchmarks
- FPGAngster: Testbench validation and waveform verification

For maximum impact, prioritize **SatAccel completion** (most capable) while maintaining **SatSwarmv2 as educational reference** (now with working backtracking) and exploring **FPGAngster swarm deployment** for specialized real-time applications (enhanced with basic search)

For maximum impact, prioritize **SatAccel completion** (most capable) while maintaining **SatSwarmv2 as educational reference** and exploring **FPGAngster swarm deployment** for specialized real-time applications.

