
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/client_002.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2511796 heartbeat IPC: 3.98122 cumulative IPC: 3.98122 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5023607 heartbeat IPC: 3.98119 cumulative IPC: 3.9812 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6279476 (Simulation time: 0 hr 1 min 9 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 9189044 heartbeat IPC: 2.40071 cumulative IPC: 1.71847 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14990892 heartbeat IPC: 1.72359 cumulative IPC: 1.72188 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 20717857 heartbeat IPC: 1.74613 cumulative IPC: 1.7315 (Simulation time: 0 hr 2 min 42 sec) 
Finished CPU 0 instructions: 25000003 cycles: 14438381 cumulative IPC: 1.7315 (Simulation time: 0 hr 2 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7315 instructions: 25000003 cycles: 14438381
cpu0_DTLB TOTAL     ACCESS:    4707522  HIT:    4626163  MISS:      81359
cpu0_DTLB LOAD      ACCESS:    2827840  HIT:    2751694  MISS:      76146
cpu0_DTLB RFO       ACCESS:    1879682  HIT:    1874469  MISS:       5213
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4496 cycles
cpu0_ITLB TOTAL     ACCESS:    1797474  HIT:    1748246  MISS:      49228
cpu0_ITLB LOAD      ACCESS:    1797474  HIT:    1748246  MISS:      49228
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.30948 cycles
cpu0_L1I TOTAL     ACCESS:    9725813  HIT:    9255027  MISS:     470786
cpu0_L1I LOAD      ACCESS:    2516478  HIT:    2444759  MISS:      71719
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:    7209335  HIT:    6810268  MISS:     399067
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:   11548281  ISSUED:    7238716  USEFUL:     357196  USELESS:      55479
cpu0_L1I AVERAGE MISS LATENCY: 13.2273 cycles
cpu0_STLB TOTAL     ACCESS:     130587  HIT:     126589  MISS:       3998
cpu0_STLB LOAD      ACCESS:     125374  HIT:     121641  MISS:       3733
cpu0_STLB RFO       ACCESS:       5213  HIT:       4948  MISS:        265
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 32.7441 cycles
cpu0_L1D TOTAL     ACCESS:    9395266  HIT:    9223731  MISS:     171535
cpu0_L1D LOAD      ACCESS:    3103683  HIT:    3044162  MISS:      59521
cpu0_L1D RFO       ACCESS:    3221253  HIT:    3175994  MISS:      45259
cpu0_L1D PREFETCH  ACCESS:    3066368  HIT:    3000399  MISS:      65969
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       3962  HIT:       3176  MISS:        786
cpu0_L1D PREFETCH  REQUESTED:    3109293  ISSUED:    3093475  USEFUL:      56145  USELESS:      14563
cpu0_L1D AVERAGE MISS LATENCY: 50.218 cycles
cpu0_L2C TOTAL     ACCESS:     705304  HIT:     587436  MISS:     117868
cpu0_L2C LOAD      ACCESS:     113695  HIT:      91436  MISS:      22259
cpu0_L2C RFO       ACCESS:      44418  HIT:      12228  MISS:      32190
cpu0_L2C PREFETCH  ACCESS:     483413  HIT:     420419  MISS:      62994
cpu0_L2C WRITEBACK ACCESS:      62992  HIT:      62666  MISS:        326
cpu0_L2C TRANSLATION ACCESS:        786  HIT:        687  MISS:         99
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 69.4955 cycles
LLC TOTAL     ACCESS:     157622  HIT:     134380  MISS:      23242
LLC LOAD      ACCESS:      22258  HIT:      18856  MISS:       3402
LLC RFO       ACCESS:      32190  HIT:      17391  MISS:      14799
LLC PREFETCH  ACCESS:      62994  HIT:      58014  MISS:       4980
LLC WRITEBACK ACCESS:      40081  HIT:      40024  MISS:         57
LLC TRANSLATION ACCESS:         99  HIT:         95  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 246.222 cycles
CPU 0 L1I Entangling prefetcher final stats
IP accesses: ca30 328c00 20573 / 2520916
IP misses: d70f 35c3c0 565 / 76158
IP hits: 0 0 0 / 0
IP late: 85b4 216d00 389 / 47758
IP wrong: a0a5 282940 620 / 131049
miss rate: 0.0302104
coverage: 0
coverage_late: 0.627091
accuracy: 0
accuracy_late: 0.267092
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 17812
max bb size: 15
formats: 2832 940 14537 3246 2302 5581 0 
hist_lookups: 11023 15192 13167 10289 8464 6042 4315 3305 2426 1464 932 767 356 138 130 0 0 2470 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 3.06909 %
bb_found_hist: 0 701641 358199 191424 78747 30444 15695 1620 9411 29 2010 657 0 0 0 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 2668190 1389896 1.9197
entangled_found_hist: 0 320643 299484 721395 114260 16423 10855 0 
entangled_found_summary: 3688081 1483060 2.4868
bb_ent_found_hist: 0 1304569 643900 411498 152547 102884 52762 9303 8861 9 2833 1941 0 0 0 54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 5454624 2691161 2.02687

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9317  ROW_BUFFER_MISS:      13867
 DBUS AVG_CONGESTED_CYCLE:     3.9443
 WQ ROW_BUFFER_HIT:       1868  ROW_BUFFER_MISS:      11977  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.0444% MPKI: 7.48676 Average ROB Occupancy at Mispredict: 165.101
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05004
BRANCH_INDIRECT: 0.66856
BRANCH_CONDITIONAL: 6.25044
BRANCH_DIRECT_CALL: 0.09008
BRANCH_INDIRECT_CALL: 0.37956
BRANCH_RETURN: 0.04808

