Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/nw-rodinia-3.1/2048_10/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/nw-rodinia-3.1/2048_10/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g
Accel-Sim [build accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0]

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                  10000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f6958000000,16793604
launching memcpy command : MemcpyHtoD,0x00007f6959200000,16793604
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x2cb0370, kernel=0x7ada6c80
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9420
gpu_sim_insn = 8931
gpu_ipc =       0.9481
gpu_tot_sim_cycle = 9420
gpu_tot_sim_insn = 8931
gpu_tot_ipc =       0.9481
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0118
partiton_level_parallism_total  =       0.0118
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4268 GB/Sec
L2_BW_total  =       0.4268 GB/Sec
gpu_total_sim_rate=115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 25216
gpgpu_n_tot_w_icount = 788
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2	W0_Idle:13452	W0_Scoreboard:3436	W1:33	W2:30	W3:30	W4:30	W5:30	W6:30	W7:30	W8:30	W9:30	W10:30	W11:30	W12:30	W13:30	W14:30	W15:30	W16:333	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:788	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 332 
max_icnt2mem_latency = 30 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 326 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:29 	6 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5361      5834         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5839      5838         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5844      5843         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  3.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/33 = 1.969697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         3         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         3         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 65
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        329       328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        327       326    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        327       327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         327       899    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        327       327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        329       328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        329       328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        327       327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        893       890    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        904       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        892       704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        894       897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        905       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        900       903    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        315       890       327    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       330       326         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        329       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        330       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7065 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008483
n_activity=46 dram_eff=0.1304
bk0: 3a 7059i bk1: 3a 7059i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.454545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454545 

BW Util details:
bwutil = 0.000848 
total_CMD = 7073 
util_bw = 6 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7050 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7065 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00706914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7066 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007069
n_activity=47 dram_eff=0.1064
bk0: 3a 7059i bk1: 2a 7060i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454545
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.000707 
total_CMD = 7073 
util_bw = 5 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7051 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7066 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0049484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7065 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008483
n_activity=47 dram_eff=0.1277
bk0: 3a 7059i bk1: 3a 7059i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000848 
total_CMD = 7073 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7049 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7065 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00664499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7067 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005655
n_activity=80 dram_eff=0.05
bk0: 0a 7073i bk1: 3a 7059i bk2: 1a 7061i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000566 
total_CMD = 7073 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 7043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7067 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000566 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00353457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7065 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008483
n_activity=47 dram_eff=0.1277
bk0: 3a 7059i bk1: 3a 7059i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000848 
total_CMD = 7073 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7049 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7065 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00664499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7065 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008483
n_activity=46 dram_eff=0.1304
bk0: 3a 7059i bk1: 3a 7059i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.454545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454545 

BW Util details:
bwutil = 0.000848 
total_CMD = 7073 
util_bw = 6 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7050 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7065 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00706914
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7065 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008483
n_activity=46 dram_eff=0.1304
bk0: 3a 7059i bk1: 3a 7059i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.454545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454545 

BW Util details:
bwutil = 0.000848 
total_CMD = 7073 
util_bw = 6 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 7050 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7065 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00706914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7066 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007069
n_activity=43 dram_eff=0.1163
bk0: 3a 7059i bk1: 2a 7060i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000707 
total_CMD = 7073 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 7055 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7066 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00523116
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7059i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7060i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7059i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7060i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7059i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7060i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7069 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002828
n_activity=43 dram_eff=0.04651
bk0: 1a 7059i bk1: 1a 7061i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000283 
total_CMD = 7073 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 7057 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7069 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7063 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009897
n_activity=135 dram_eff=0.05185
bk0: 3a 7060i bk1: 1a 7061i bk2: 3a 7059i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000990 
total_CMD = 7073 
util_bw = 7 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 7027 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7063 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.000990 
Either_Row_CoL_Bus_Util = 0.001414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00353457
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7073 n_nop=7073 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7073i bk1: 0a 7073i bk2: 0a 7073i bk3: 0a 7073i bk4: 0a 7073i bk5: 0a 7073i bk6: 0a 7073i bk7: 0a 7073i bk8: 0a 7073i bk9: 0a 7073i bk10: 0a 7073i bk11: 0a 7073i bk12: 0a 7073i bk13: 0a 7073i bk14: 0a 7073i bk15: 0a 7073i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7073 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7073 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7073 
n_nop = 7073 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 97
L2_total_cache_miss_rate = 0.8739
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9420
Req_Network_injected_packets_per_cycle =       0.0118 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9420
Reply_Network_injected_packets_per_cycle =        0.0118
Reply_Network_conflicts_per_cycle =        0.0003
Reply_Network_conflicts_per_cycle_util =       0.0270
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 115 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)
gpgpu_silicon_slowdown = 9278688x
Processing kernel ./traces/kernel-2.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x44b34b0, kernel=0x2c9a360
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5cb6470, kernel=0x2c9a360
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9384
gpu_sim_insn = 17862
gpu_ipc =       1.9035
gpu_tot_sim_cycle = 18804
gpu_tot_sim_insn = 26793
gpu_tot_ipc =       1.4249
gpu_tot_issued_cta = 3
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0237
partiton_level_parallism_total  =       0.0177
partiton_level_parallism_util =       1.2982
partiton_level_parallism_util_total  =       1.1809
L2_BW  =       0.8570 GB/Sec
L2_BW_total  =       0.6415 GB/Sec
gpu_total_sim_rate=184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 75648
gpgpu_n_tot_w_icount = 2364
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6	W0_Idle:39879	W0_Scoreboard:10149	W1:99	W2:90	W3:90	W4:90	W5:90	W6:90	W7:90	W8:90	W9:90	W10:90	W11:90	W12:90	W13:90	W14:90	W15:90	W16:999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2364	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 332 
max_icnt2mem_latency = 30 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 286 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:91 	24 	0 	0 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	328 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5361      5834      5848         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0      5833         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0      5495         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  5.000000  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  5.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  2.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000  2.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/65 = 2.692308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         5         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         4         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         5         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         4         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         2         2         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         2         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         2         1         3         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         2         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         1         3         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         2         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         2         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 175
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        359       358       895       898    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        358       317       906       714    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        358       358       900       904    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         358      1171       891    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        358       358       894       891    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        359       358       905       890    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        359       358       894       889    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        358       320       893       705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        884       882       328       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        895       881       327       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        883       881       327       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        882      1271       328       328    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        884       889       327       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        896      1288       328       325    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        891       895       328       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        350       882       357       327    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none         897    none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none         328    none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       330       326       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0       324         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0       331         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008499
n_activity=111 dram_eff=0.1081
bk0: 5a 14105i bk1: 5a 14104i bk2: 1a 14105i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522727
Bank_Level_Parallism_Col = 1.452381
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452381 

BW Util details:
bwutil = 0.000850 
total_CMD = 14119 
util_bw = 12 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14075 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14103 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14104 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007791
n_activity=111 dram_eff=0.0991
bk0: 5a 14104i bk1: 4a 14105i bk2: 1a 14106i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477273
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.000779 
total_CMD = 14119 
util_bw = 11 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 14075 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14104 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.001062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00247893
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008499
n_activity=112 dram_eff=0.1071
bk0: 5a 14104i bk1: 5a 14105i bk2: 1a 14105i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.418605
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418605 

BW Util details:
bwutil = 0.000850 
total_CMD = 14119 
util_bw = 12 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 14074 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14103 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14108 n_act=3 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=148 dram_eff=0.05405
bk0: 0a 14119i bk1: 5a 14105i bk2: 2a 14107i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 14119 
util_bw = 8 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 14073 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14108 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 8 
Row_Bus_Util =  0.000212 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000779 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00177066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008499
n_activity=111 dram_eff=0.1081
bk0: 5a 14104i bk1: 5a 14104i bk2: 1a 14105i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.409091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409091 

BW Util details:
bwutil = 0.000850 
total_CMD = 14119 
util_bw = 12 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 14073 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14103 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008499
n_activity=111 dram_eff=0.1081
bk0: 5a 14104i bk1: 5a 14104i bk2: 1a 14106i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.441860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441860 

BW Util details:
bwutil = 0.000850 
total_CMD = 14119 
util_bw = 12 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 14074 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14103 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14103 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008499
n_activity=111 dram_eff=0.1081
bk0: 5a 14104i bk1: 5a 14104i bk2: 1a 14105i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511111
Bank_Level_Parallism_Col = 1.441860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441860 

BW Util details:
bwutil = 0.000850 
total_CMD = 14119 
util_bw = 12 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 14074 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14103 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14104 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007791
n_activity=104 dram_eff=0.1058
bk0: 5a 14104i bk1: 4a 14104i bk2: 1a 14105i bk3: 1a 14107i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.675000
Bank_Level_Parallism_Col = 1.605263
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605263 

BW Util details:
bwutil = 0.000779 
total_CMD = 14119 
util_bw = 11 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 14079 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14104 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.001062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00269141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14105 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007083
n_activity=103 dram_eff=0.09709
bk0: 2a 14105i bk1: 2a 14107i bk2: 3a 14105i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560976
Bank_Level_Parallism_Col = 1.487180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487180 

BW Util details:
bwutil = 0.000708 
total_CMD = 14119 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 14078 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14105 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14105 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007083
n_activity=105 dram_eff=0.09524
bk0: 2a 14106i bk1: 2a 14107i bk2: 3a 14105i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000708 
total_CMD = 14119 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14077 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14105 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14105 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007083
n_activity=104 dram_eff=0.09615
bk0: 2a 14105i bk1: 2a 14107i bk2: 3a 14105i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523810
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000708 
total_CMD = 14119 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14077 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14105 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354133
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14107 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=99 dram_eff=0.08081
bk0: 2a 14106i bk1: 1a 14107i bk2: 3a 14105i bk3: 2a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742857
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.000567 
total_CMD = 14119 
util_bw = 8 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 14084 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14107 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00254976
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14105 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007083
n_activity=104 dram_eff=0.09615
bk0: 2a 14105i bk1: 2a 14107i bk2: 3a 14105i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523810
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000708 
total_CMD = 14119 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14077 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14105 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00339967
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14107 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005666
n_activity=102 dram_eff=0.07843
bk0: 2a 14106i bk1: 1a 14107i bk2: 3a 14105i bk3: 2a 14106i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.527778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527778 

BW Util details:
bwutil = 0.000567 
total_CMD = 14119 
util_bw = 8 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 14081 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14107 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00262058
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14105 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007083
n_activity=103 dram_eff=0.09709
bk0: 2a 14105i bk1: 2a 14107i bk2: 3a 14105i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560976
Bank_Level_Parallism_Col = 1.487180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487180 

BW Util details:
bwutil = 0.000708 
total_CMD = 14119 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 14078 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14105 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0034705
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14100 n_act=4 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001062
n_activity=218 dram_eff=0.06881
bk0: 5a 14106i bk1: 2a 14107i bk2: 5a 14104i bk3: 3a 14105i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001062 
total_CMD = 14119 
util_bw = 15 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 14050 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14100 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 15 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001062 
Either_Row_CoL_Bus_Util = 0.001346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00339967
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14117 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.083e-05
n_activity=40 dram_eff=0.025
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 1a 14107i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 14119 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 14106 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14117 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14115 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=40 dram_eff=0.075
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 3a 14105i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 14119 
util_bw = 3 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 14102 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14115 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00177066
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14119 n_nop=14119 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14119i bk1: 0a 14119i bk2: 0a 14119i bk3: 0a 14119i bk4: 0a 14119i bk5: 0a 14119i bk6: 0a 14119i bk7: 0a 14119i bk8: 0a 14119i bk9: 0a 14119i bk10: 0a 14119i bk11: 0a 14119i bk12: 0a 14119i bk13: 0a 14119i bk14: 0a 14119i bk15: 0a 14119i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14119 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14119 
n_nop = 14119 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 271
L2_total_cache_miss_rate = 0.8138
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 18804
Req_Network_injected_packets_per_cycle =       0.0177 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.1809
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 18804
Reply_Network_injected_packets_per_cycle =        0.0177
Reply_Network_conflicts_per_cycle =        0.0012
Reply_Network_conflicts_per_cycle_util =       0.0701
Reply_Bank_Level_Parallism =       1.0605
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 184 (inst/sec)
gpgpu_simulation_rate = 129 (cycle/sec)
gpgpu_silicon_slowdown = 8775193x
Processing kernel ./traces/kernel-3.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x74b9430, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x8cbc3f0, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xa4bf3b0, kernel=0x7aedf0d0
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9384
gpu_sim_insn = 26793
gpu_ipc =       2.8552
gpu_tot_sim_cycle = 28188
gpu_tot_sim_insn = 53586
gpu_tot_ipc =       1.9010
gpu_tot_issued_cta = 6
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0355
partiton_level_parallism_total  =       0.0236
partiton_level_parallism_util =       1.6404
partiton_level_parallism_util_total  =       1.3732
L2_BW  =       1.2854 GB/Sec
L2_BW_total  =       0.8559 GB/Sec
gpu_total_sim_rate=258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 151296
gpgpu_n_tot_w_icount = 4728
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:79272	W0_Scoreboard:20136	W1:198	W2:180	W3:180	W4:180	W5:180	W6:180	W7:180	W8:180	W9:180	W10:180	W11:180	W12:180	W13:180	W14:180	W15:180	W16:1998	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4728	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 332 
max_icnt2mem_latency = 30 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 271 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:193 	49 	0 	0 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	656 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5361      5834      5848         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0      5838      5839         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  7.000000  6.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  7.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  7.000000  6.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  3.000000  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  3.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  3.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  4.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/98 = 3.377551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         7         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         6         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         7         3         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         7         7         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         7         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         7         7         2         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         7         6         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         3         3         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         3         3         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         3         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         3         1         5         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         3         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         1         5         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         3         6         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         7         3         6         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         1         1         1         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         2         1         2         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         4         3         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         4         3         1         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 331
min_bank_accesses = 0!
chip skew: 21/2 = 10.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        372       371       885       889    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        371       315       896      1289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        371       371       986       896    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         371      1199       883    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        371       371       883       883    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        372       372       896       882    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        372       372       884       881    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        371       317       883      1271    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        880       879       358       357    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        892       879       358       358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        880       879       358       358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        879      1837       358       319    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        881       886       358       358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        893      1863       358       318    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        888       892       350       357    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        366       880       381       358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none         890       895    none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none         905       890    none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none         894       890    none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none         892       704    none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none         895       898    none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none         906       714    none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none        1091       904       325    none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none        1075       891       327    none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none         327       327    none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none         327       326    none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none         323       328    none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none         370       327       710    none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none         327       328    none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none         327       327    none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none         327       327    none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none         327       328    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       330       326       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0       326       331         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0       329       326         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0       330       326         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0       328       325         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0       331       328         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0       330       327         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0       331       328       325         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0       324       327       329         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0       330       330         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0       330       328         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0       330       331       190         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0       331       330       327         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0       330       331         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0       330       330         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0       330       330         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0       330       330         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008504
n_activity=148 dram_eff=0.1216
bk0: 7a 21151i bk1: 7a 21150i bk2: 2a 21152i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442308
Bank_Level_Parallism_Col = 1.380000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380000 

BW Util details:
bwutil = 0.000850 
total_CMD = 21166 
util_bw = 18 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21114 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=145 dram_eff=0.1103
bk0: 7a 21150i bk1: 6a 21151i bk2: 2a 21153i bk3: 1a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.411765
Bank_Level_Parallism_Col = 1.367347
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367347 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21115 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008504
n_activity=147 dram_eff=0.1224
bk0: 7a 21150i bk1: 7a 21151i bk2: 2a 21152i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415094
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.000850 
total_CMD = 21166 
util_bw = 18 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21113 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00222054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21151 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005669
n_activity=187 dram_eff=0.06417
bk0: 0a 21166i bk1: 7a 21151i bk2: 3a 21154i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000567 
total_CMD = 21166 
util_bw = 12 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 21115 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21151 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00118114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008504
n_activity=146 dram_eff=0.1233
bk0: 7a 21150i bk1: 7a 21150i bk2: 2a 21152i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407407
Bank_Level_Parallism_Col = 1.346154
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.346154 

BW Util details:
bwutil = 0.000850 
total_CMD = 21166 
util_bw = 18 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21112 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00222054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008504
n_activity=148 dram_eff=0.1216
bk0: 7a 21150i bk1: 7a 21150i bk2: 2a 21153i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415094
Bank_Level_Parallism_Col = 1.372549
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372549 

BW Util details:
bwutil = 0.000850 
total_CMD = 21166 
util_bw = 18 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21113 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008504
n_activity=147 dram_eff=0.1224
bk0: 7a 21150i bk1: 7a 21150i bk2: 2a 21152i bk3: 2a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.433962
Bank_Level_Parallism_Col = 1.372549
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372549 

BW Util details:
bwutil = 0.000850 
total_CMD = 21166 
util_bw = 18 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21113 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.001039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=133 dram_eff=0.1203
bk0: 7a 21151i bk1: 6a 21151i bk2: 2a 21152i bk3: 1a 21154i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.534884
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534884 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 21121 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179533
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=138 dram_eff=0.1159
bk0: 3a 21152i bk1: 3a 21154i bk2: 5a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469388
Bank_Level_Parallism_Col = 1.404255
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404255 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 21117 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=142 dram_eff=0.1127
bk0: 3a 21153i bk1: 3a 21154i bk2: 5a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420000
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21116 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=140 dram_eff=0.1143
bk0: 3a 21152i bk1: 3a 21154i bk2: 5a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21116 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21149 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006142
n_activity=128 dram_eff=0.1016
bk0: 3a 21153i bk1: 1a 21154i bk2: 5a 21152i bk3: 4a 21152i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.650000
Bank_Level_Parallism_Col = 1.578947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.578947 

BW Util details:
bwutil = 0.000614 
total_CMD = 21166 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21126 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21149 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170084
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007559
n_activity=141 dram_eff=0.1135
bk0: 3a 21152i bk1: 3a 21154i bk2: 5a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000756 
total_CMD = 21166 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21116 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00226779
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21149 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006142
n_activity=136 dram_eff=0.09559
bk0: 3a 21153i bk1: 1a 21154i bk2: 5a 21151i bk3: 4a 21152i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488889
Bank_Level_Parallism_Col = 1.441860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441860 

BW Util details:
bwutil = 0.000614 
total_CMD = 21166 
util_bw = 13 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 21121 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21149 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174809
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21145 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008032
n_activity=151 dram_eff=0.1126
bk0: 3a 21152i bk1: 3a 21154i bk2: 6a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460000
Bank_Level_Parallism_Col = 1.395833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395833 

BW Util details:
bwutil = 0.000803 
total_CMD = 21166 
util_bw = 17 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 21116 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21145 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000803 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00231503
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21141 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009922
n_activity=274 dram_eff=0.07664
bk0: 7a 21152i bk1: 3a 21154i bk2: 6a 21151i bk3: 5a 21151i bk4: 0a 21166i bk5: 0a 21166i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000992 
total_CMD = 21166 
util_bw = 21 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 21089 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21141 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000992 
Either_Row_CoL_Bus_Util = 0.001181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00226779
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21154i bk5: 1a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21154i bk5: 1a 21154i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21152i bk5: 1a 21154i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21153i bk5: 1a 21154i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21152i bk5: 1a 21154i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21162 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.449e-05
n_activity=43 dram_eff=0.04651
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21153i bk5: 1a 21154i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.600000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600000 

BW Util details:
bwutil = 0.000094 
total_CMD = 21166 
util_bw = 2 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 21150 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21162 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21160 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001417
n_activity=83 dram_eff=0.03614
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 1a 21152i bk5: 1a 21154i bk6: 1a 21154i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413793
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000142 
total_CMD = 21166 
util_bw = 3 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21137 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21160 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21158 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002362
n_activity=133 dram_eff=0.03759
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 2a 21154i bk5: 1a 21154i bk6: 2a 21153i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000236 
total_CMD = 21166 
util_bw = 5 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 21124 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21158 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000566947
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21158 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002835
n_activity=47 dram_eff=0.1277
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 3a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000283 
total_CMD = 21166 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21142 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21158 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21159 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002362
n_activity=47 dram_eff=0.1064
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 2a 21153i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454545
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.000236 
total_CMD = 21166 
util_bw = 5 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 21144 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21159 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174809
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21157 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003307
n_activity=60 dram_eff=0.1167
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 4a 21152i bk5: 3a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000331 
total_CMD = 21166 
util_bw = 7 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21141 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21157 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21155 n_act=3 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000378
n_activity=133 dram_eff=0.06015
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 4a 21152i bk5: 3a 21152i bk6: 1a 21154i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000378 
total_CMD = 21166 
util_bw = 8 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 21118 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21155 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 8 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00236228
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21158 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002835
n_activity=47 dram_eff=0.1277
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 3a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000283 
total_CMD = 21166 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21142 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21158 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21158 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002835
n_activity=47 dram_eff=0.1277
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 3a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000283 
total_CMD = 21166 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21142 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21158 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21158 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002835
n_activity=47 dram_eff=0.1277
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 3a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416667
Bank_Level_Parallism_Col = 1.391304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.391304 

BW Util details:
bwutil = 0.000283 
total_CMD = 21166 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21142 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21158 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000283 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236228
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21166 n_nop=21159 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002362
n_activity=43 dram_eff=0.1163
bk0: 0a 21166i bk1: 0a 21166i bk2: 0a 21166i bk3: 0a 21166i bk4: 3a 21152i bk5: 2a 21152i bk6: 0a 21166i bk7: 0a 21166i bk8: 0a 21166i bk9: 0a 21166i bk10: 0a 21166i bk11: 0a 21166i bk12: 0a 21166i bk13: 0a 21166i bk14: 0a 21166i bk15: 0a 21166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000236 
total_CMD = 21166 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 21148 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21166 
n_nop = 21159 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14, Miss = 12, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26, Miss = 15, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 14, Miss = 12, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 13, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16, Miss = 13, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 19, Miss = 15, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20, Miss = 15, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 10, Miss = 5, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.7853
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 28188
Req_Network_injected_packets_per_cycle =       0.0236 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.3732
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 28188
Reply_Network_injected_packets_per_cycle =        0.0236
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.0803
Reply_Bank_Level_Parallism =       1.2153
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 27 sec (207 sec)
gpgpu_simulation_rate = 258 (inst/sec)
gpgpu_simulation_rate = 136 (cycle/sec)
gpgpu_silicon_slowdown = 8323529x
Processing kernel ./traces/kernel-4.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0xbcc2370, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xd4c5330, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xecc82f0, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x104cb2b0, kernel=0x7aedf0d0
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 9388
gpu_sim_insn = 35724
gpu_ipc =       3.8053
gpu_tot_sim_cycle = 37576
gpu_tot_sim_insn = 89310
gpu_tot_ipc =       2.3768
gpu_tot_issued_cta = 10
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0473
partiton_level_parallism_total  =       0.0295
partiton_level_parallism_util =       2.0943
partiton_level_parallism_util_total  =       1.5925
L2_BW  =       1.7132 GB/Sec
L2_BW_total  =       1.0701 GB/Sec
gpu_total_sim_rate=334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 252160
gpgpu_n_tot_w_icount = 7880
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20	W0_Idle:131664	W0_Scoreboard:33408	W1:330	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3330	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:7880	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 334 
max_icnt2mem_latency = 30 
maxmrqlatency = 19 
max_icnt2sh_latency = 4 
averagemflatency = 263 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:349 	79 	5 	2 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1096 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0      5838      5839      5433      5441         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000  8.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  9.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  8.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  1.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  1.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  5.000000  4.000000  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  5.000000  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  7.000000  5.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  5.000000  4.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/130 = 4.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         9         8         3         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         9         4         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         9         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         9         9         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         9         9         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         9         9         3         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         9         8         3         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         1         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         1         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         4         9         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         4         7         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         2         2         3         3         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         2         2         3         3         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         2         2         3         3         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         2         1         3         2         3         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         2         2         3         3         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         2         1         3         2         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         3         2         5         3         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         2         2         3         3         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         5         5         1         1         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         5         4         1         1         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         7         5         2         1         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         5         5         1         1         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         5         5         1         1         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         5         5         1         1         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         5         5         1         1         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         5         4         1         1         1         0         0         0         0         0         0         0 
total dram reads = 533
min_bank_accesses = 0!
chip skew: 26/8 = 3.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        379       379       883       889    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        378       313       892      1860    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        387       378       933       891    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        325       378      1387       882    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        379       378       883       879    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        379       379       890       879    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        379       379       881       881    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        379       315       880      1834    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        881       878       372       371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        889       878       371       371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        879       878       371       371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        878      2400       372       316    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        881       886       371       371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        891      2434       371       315    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        733       890       379       370    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        406       880       370       371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none         886       884       322       321    none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none         892       882       317       317    none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none         884       886       317       322    none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none         883      1267       321       326       328    none      none      none      none      none      none      none  
dram[20]:     none      none      none      none         887       893       322       322    none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none         895      1285       316       317    none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none         950       893       351       316    none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none        1357       885       321       321    none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none         357       358       900       903    none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none         358       317       903       711    none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none         371       358       984       901    none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none         358       357      1274       896    none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none         358       358       903       891    none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none         358       358       898       890    none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none         357       358       894       894    none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none         358       319       893       709       899    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        325       330       326       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0       326       331       328       328         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331         0         0         0         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28187 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008506
n_activity=194 dram_eff=0.1237
bk0: 9a 28200i bk1: 9a 28199i bk2: 3a 28201i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396552
Bank_Level_Parallism_Col = 1.339286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.339286 

BW Util details:
bwutil = 0.000851 
total_CMD = 28215 
util_bw = 24 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 28157 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28187 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28190 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007443
n_activity=192 dram_eff=0.1094
bk0: 9a 28199i bk1: 8a 28200i bk2: 3a 28202i bk3: 1a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000744 
total_CMD = 28215 
util_bw = 21 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 28159 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28190 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000744 
Either_Row_CoL_Bus_Util = 0.000886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124047
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28187 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008506
n_activity=199 dram_eff=0.1206
bk0: 8a 28199i bk1: 9a 28200i bk2: 4a 28201i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372881
Bank_Level_Parallism_Col = 1.315789
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315789 

BW Util details:
bwutil = 0.000851 
total_CMD = 28215 
util_bw = 24 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 28156 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28187 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28195 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005671
n_activity=252 dram_eff=0.06349
bk0: 1a 28203i bk1: 9a 28200i bk2: 3a 28203i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.000567 
total_CMD = 28215 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 28149 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28195 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000886054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28187 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008506
n_activity=181 dram_eff=0.1326
bk0: 9a 28198i bk1: 9a 28198i bk2: 3a 28201i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.300000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300000 

BW Util details:
bwutil = 0.000851 
total_CMD = 28215 
util_bw = 24 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 28153 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28187 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00166578
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28187 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008506
n_activity=184 dram_eff=0.1304
bk0: 9a 28198i bk1: 9a 28198i bk2: 3a 28202i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360656
Bank_Level_Parallism_Col = 1.322034
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322034 

BW Util details:
bwutil = 0.000851 
total_CMD = 28215 
util_bw = 24 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 28154 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28187 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28187 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008506
n_activity=179 dram_eff=0.1341
bk0: 9a 28198i bk1: 9a 28197i bk2: 3a 28201i bk3: 3a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393443
Bank_Level_Parallism_Col = 1.338983
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338983 

BW Util details:
bwutil = 0.000851 
total_CMD = 28215 
util_bw = 24 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 28154 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28187 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28190 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007443
n_activity=167 dram_eff=0.1257
bk0: 9a 28199i bk1: 8a 28199i bk2: 3a 28201i bk3: 1a 28203i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519231
Bank_Level_Parallism_Col = 1.460000
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460000 

BW Util details:
bwutil = 0.000744 
total_CMD = 28215 
util_bw = 21 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 28163 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28190 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000744 
Either_Row_CoL_Bus_Util = 0.000886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013468
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28189 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007797
n_activity=174 dram_eff=0.1264
bk0: 4a 28201i bk1: 4a 28203i bk2: 7a 28199i bk3: 7a 28199i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403509
Bank_Level_Parallism_Col = 1.345455
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345455 

BW Util details:
bwutil = 0.000780 
total_CMD = 28215 
util_bw = 22 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 28158 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28189 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28189 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007797
n_activity=178 dram_eff=0.1236
bk0: 4a 28202i bk1: 4a 28203i bk2: 7a 28199i bk3: 7a 28199i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362069
Bank_Level_Parallism_Col = 1.321429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321429 

BW Util details:
bwutil = 0.000780 
total_CMD = 28215 
util_bw = 22 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 28157 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28189 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28189 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007797
n_activity=171 dram_eff=0.1287
bk0: 4a 28201i bk1: 4a 28203i bk2: 7a 28198i bk3: 7a 28199i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421053
Bank_Level_Parallism_Col = 1.363636
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363636 

BW Util details:
bwutil = 0.000780 
total_CMD = 28215 
util_bw = 22 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 28158 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28189 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28193 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000638
n_activity=162 dram_eff=0.1111
bk0: 4a 28202i bk1: 1a 28203i bk2: 7a 28200i bk3: 6a 28200i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.553192
Bank_Level_Parallism_Col = 1.488889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488889 

BW Util details:
bwutil = 0.000638 
total_CMD = 28215 
util_bw = 18 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 28168 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28193 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28189 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007797
n_activity=187 dram_eff=0.1176
bk0: 4a 28201i bk1: 4a 28203i bk2: 7a 28200i bk3: 7a 28200i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392857
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000780 
total_CMD = 28215 
util_bw = 22 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 28159 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28189 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170122
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28193 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000638
n_activity=183 dram_eff=0.09836
bk0: 4a 28202i bk1: 1a 28203i bk2: 7a 28200i bk3: 6a 28201i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.395833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395833 

BW Util details:
bwutil = 0.000638 
total_CMD = 28215 
util_bw = 18 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28165 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28193 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000780 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131136
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28186 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008861
n_activity=226 dram_eff=0.1106
bk0: 5a 28201i bk1: 4a 28203i bk2: 9a 28200i bk3: 7a 28200i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396552
Bank_Level_Parallism_Col = 1.339286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.339286 

BW Util details:
bwutil = 0.000886 
total_CMD = 28215 
util_bw = 25 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 28157 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28186 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173666
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28185 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009215
n_activity=332 dram_eff=0.07831
bk0: 8a 28201i bk1: 4a 28203i bk2: 7a 28200i bk3: 7a 28200i bk4: 0a 28215i bk5: 0a 28215i bk6: 0a 28215i bk7: 0a 28215i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 28215 
util_bw = 26 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 28133 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28185 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00170122
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28201 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=103 dram_eff=0.09709
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28203i bk5: 2a 28201i bk6: 3a 28201i bk7: 3a 28201i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.560976
Bank_Level_Parallism_Col = 1.487180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487180 

BW Util details:
bwutil = 0.000354 
total_CMD = 28215 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 28174 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28201 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000850611
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28201 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=104 dram_eff=0.09615
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28203i bk5: 2a 28203i bk6: 3a 28201i bk7: 3a 28201i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476190
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000354 
total_CMD = 28215 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28201 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000212653
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28201 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=104 dram_eff=0.09615
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28201i bk5: 2a 28203i bk6: 3a 28201i bk7: 3a 28201i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523810
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000354 
total_CMD = 28215 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28201 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000567074
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28200 n_act=5 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003899
n_activity=116 dram_eff=0.09483
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28202i bk5: 1a 28203i bk6: 3a 28201i bk7: 2a 28202i bk8: 3a 28201i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425926
Bank_Level_Parallism_Col = 1.365385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365385 

BW Util details:
bwutil = 0.000390 
total_CMD = 28215 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 28161 

BW Util Bottlenecks: 
RCDc_limit = 55 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28200 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 11 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.066667 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180755
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28201 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=104 dram_eff=0.09615
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28201i bk5: 2a 28203i bk6: 3a 28201i bk7: 3a 28201i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523810
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000354 
total_CMD = 28215 
util_bw = 10 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28201 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00099238
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28203 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002835
n_activity=102 dram_eff=0.07843
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28202i bk5: 1a 28203i bk6: 3a 28202i bk7: 2a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567568
Bank_Level_Parallism_Col = 1.514286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514286 

BW Util details:
bwutil = 0.000284 
total_CMD = 28215 
util_bw = 8 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 28178 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28203 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28198 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=161 dram_eff=0.08075
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 3a 28201i bk5: 2a 28203i bk6: 5a 28202i bk7: 3a 28202i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226415
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000461 
total_CMD = 28215 
util_bw = 13 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 28162 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28198 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28201 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003544
n_activity=186 dram_eff=0.05376
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 2a 28203i bk5: 2a 28203i bk6: 3a 28202i bk7: 3a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000354 
total_CMD = 28215 
util_bw = 10 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 28156 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28201 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000886054
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28199 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=122 dram_eff=0.09836
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28201i bk5: 5a 28201i bk6: 1a 28202i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477273
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 28171 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28199 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28200 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003899
n_activity=124 dram_eff=0.08871
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28201i bk5: 4a 28202i bk6: 1a 28201i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523810
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450000 

BW Util details:
bwutil = 0.000390 
total_CMD = 28215 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 28173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28200 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131136
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28196 n_act=4 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005316
n_activity=171 dram_eff=0.08772
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 7a 28201i bk5: 5a 28201i bk6: 2a 28203i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196429
Bank_Level_Parallism_Col = 1.188679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188679 

BW Util details:
bwutil = 0.000532 
total_CMD = 28215 
util_bw = 15 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 28159 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28196 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 15 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28199 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=205 dram_eff=0.05854
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28201i bk5: 5a 28201i bk6: 1a 28203i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 28151 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28199 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00177211
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28199 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=111 dram_eff=0.1081
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28200i bk5: 5a 28200i bk6: 1a 28201i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.409091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409091 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 28169 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28199 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28199 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=112 dram_eff=0.1071
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28200i bk5: 5a 28200i bk6: 1a 28202i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456522
Bank_Level_Parallism_Col = 1.409091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409091 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 28169 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28199 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177211
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28199 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=108 dram_eff=0.1111
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28200i bk5: 5a 28199i bk6: 1a 28202i bk7: 1a 28203i bk8: 0a 28215i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478261
Bank_Level_Parallism_Col = 1.431818
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.431818 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 28169 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28199 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000567 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180755
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28215 n_nop=28198 n_act=5 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004253
n_activity=110 dram_eff=0.1091
bk0: 0a 28215i bk1: 0a 28215i bk2: 0a 28215i bk3: 0a 28215i bk4: 5a 28200i bk5: 4a 28200i bk6: 1a 28202i bk7: 1a 28198i bk8: 1a 28203i bk9: 0a 28215i bk10: 0a 28215i bk11: 0a 28215i bk12: 0a 28215i bk13: 0a 28215i bk14: 0a 28215i bk15: 0a 28215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.583333
Row_Buffer_Locality_read = 0.583333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.953488
Bank_Level_Parallism_Col = 1.756098
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.756098 

BW Util details:
bwutil = 0.000425 
total_CMD = 28215 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 28172 

BW Util Bottlenecks: 
RCDc_limit = 55 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28215 
n_nop = 28198 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23, Miss = 17, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 21, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13, Miss = 10, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 18, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 12, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 9, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 8, Miss = 7, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 13, Miss = 10, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 15, Miss = 11, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 12, Miss = 8, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 853
L2_total_cache_miss_rate = 0.7685
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 37576
Req_Network_injected_packets_per_cycle =       0.0295 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.5925
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 37576
Reply_Network_injected_packets_per_cycle =        0.0295
Reply_Network_conflicts_per_cycle =        0.0022
Reply_Network_conflicts_per_cycle_util =       0.1055
Reply_Bank_Level_Parallism =       1.3945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 27 sec (267 sec)
gpgpu_simulation_rate = 334 (inst/sec)
gpgpu_simulation_rate = 140 (cycle/sec)
gpgpu_silicon_slowdown = 8085714x
Processing kernel ./traces/kernel-5.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 80 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x11cce270, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 88 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x134d1230, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 96 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x14cd41f0, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 104 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x164d71b0, kernel=0x7aedf0d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 112 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x17cda170, kernel=0x7aedf0d0
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9385
gpu_sim_insn = 44655
gpu_ipc =       4.7581
gpu_tot_sim_cycle = 46961
gpu_tot_sim_insn = 133965
gpu_tot_ipc =       2.8527
gpu_tot_issued_cta = 15
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0591
partiton_level_parallism_total  =       0.0355
partiton_level_parallism_util =       2.7340
partiton_level_parallism_util_total  =       1.8500
L2_BW  =       2.1422 GB/Sec
L2_BW_total  =       1.2843 GB/Sec
gpu_total_sim_rate=409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 378240
gpgpu_n_tot_w_icount = 11820
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30	W0_Idle:197019	W0_Scoreboard:49953	W1:495	W2:450	W3:450	W4:450	W5:450	W6:450	W7:450	W8:450	W9:450	W10:450	W11:450	W12:450	W13:450	W14:450	W15:450	W16:4995	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:11820	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 334 
max_icnt2mem_latency = 32 
maxmrqlatency = 20 
max_icnt2sh_latency = 4 
averagemflatency = 258 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:539 	107 	5 	2 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1664 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1651 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406         0         0         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423         0         0         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387         0         0         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835         0         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459         0         0         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442         0         0         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479         0         0         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491         0         0         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839         0         0         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840         0         0         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836         0         0         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833         0         0         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844         0         0         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841         0         0         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847         0         0         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495         0         0         0         0         0 
average row accesses per activate:
dram[0]: 11.000000 11.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 11.000000 10.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000 11.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 11.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.000000 11.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.000000 10.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  4.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  2.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000  4.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  5.000000  2.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  5.000000 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  9.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  4.000000  5.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  4.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  7.000000  6.000000  2.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  9.000000  7.000000  3.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  7.000000  6.000000  2.000000  2.000000  2.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/162 = 4.820988
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        11         4         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        11        10         4         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8        11         5         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3        11         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        11        11         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        11        11         4         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        11        10         4         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         5         5         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         4         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         2         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         4         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         2         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         7         5        11         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         9         5         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         3         3         5         5         3         3         0         0         0         0         0         0 
dram[17]:         0         0         0         0         3         3         5         5         3         2         0         0         0         0         0         0 
dram[18]:         0         0         0         0         3         2         5         5         3         3         0         0         0         0         0         0 
dram[19]:         0         0         0         0         3         2         5         4         5         3         1         0         0         0         0         0 
dram[20]:         0         0         0         0         3         2         5         5         3         3         0         0         0         0         0         0 
dram[21]:         0         0         0         0         3         2         5         4         3         3         0         0         0         0         0         0 
dram[22]:         0         0         0         0         4         3         7         5         3         3         0         0         0         0         0         0 
dram[23]:         0         0         0         0         3         3         5         5         3         2         0         0         0         0         0         0 
dram[24]:         0         0         0         0         7         7         2         1         1         1         0         0         0         0         0         0 
dram[25]:         0         0         0         0         7         6         2         2         1         1         0         0         0         0         0         0 
dram[26]:         0         0         0         0         9         7         3         2         1         1         0         0         0         0         0         0 
dram[27]:         0         0         0         0         7         7         2         2         1         1         0         0         0         0         0         0 
dram[28]:         0         0         0         0         7         7         2         2         1         1         0         0         0         0         0         0 
dram[29]:         0         0         0         0         7         7         2         2         1         1         0         0         0         0         0         0 
dram[30]:         0         0         0         0         7         7         2         1         1         1         0         0         0         0         0         0 
dram[31]:         0         0         0         0         7         6         2         2         2         1         3         0         0         0         0         0 
total dram reads = 781
min_bank_accesses = 0!
chip skew: 32/19 = 1.68
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        383       366       884      1081    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        383       331       888      1370    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        387       383      1035       887    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        378       383      1261       883    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        383       383       884       878    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        383       383       887       878    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        383       367       879      1070    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        383       333       878      1354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       877       379       378    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        886       877       378       379    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        878      1020       378       358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        877      1637       379       338    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        882      1029       378       357    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        887      1657       379       337    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        639       887       383       378    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        459       881       378       378    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none         886       880       355       354       327       327    none      none      none      none      none      none  
dram[17]:     none      none      none      none         887       880       352       352       326       325    none      none      none      none      none      none  
dram[18]:     none      none      none      none         881      1169       351       318       327       327    none      none      none      none      none      none  
dram[19]:     none      none      none      none         880      1070       355       365       358       327       899    none      none      none      none      none  
dram[20]:     none      none      none      none         887      1181       355       317       328       327    none      none      none      none      none      none  
dram[21]:     none      none      none      none         888      1083       352       360       327       327    none      none      none      none      none      none  
dram[22]:     none      none      none      none        1074       887       366       351       327       330    none      none      none      none      none      none  
dram[23]:     none      none      none      none        1198       886       354       354       328       328    none      none      none      none      none      none  
dram[24]:     none      none      none      none         371       344       893      1478       893       890    none      none      none      none      none      none  
dram[25]:     none      none      none      none         371       346       889       796       910       889    none      none      none      none      none      none  
dram[26]:     none      none      none      none         378       371      1138       888       893       889    none      none      none      none      none      none  
dram[27]:     none      none      none      none         371       371      1078       891       892       704    none      none      none      none      none      none  
dram[28]:     none      none      none      none         371       371       895       882       894       897    none      none      none      none      none      none  
dram[29]:     none      none      none      none         371       371       887       884       908       717    none      none      none      none      none      none  
dram[30]:     none      none      none      none         371       345       883      1460       900       903    none      none      none      none      none      none  
dram[31]:     none      none      none      none         372       347       884       791      1172       890       328    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        325       330       326       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0       326       331       328       328       330       330         0         0         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327         0         0         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330         0         0         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326         0         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330         0         0         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330         0         0         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333         0         0         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329       331       330         0         0         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326         0         0         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325         0         0         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325         0         0         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328       328       325         0         0         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327         0         0         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326         0         0         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327         0         0         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35229 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008224
n_activity=228 dram_eff=0.1272
bk0: 11a 35246i bk1: 11a 35245i bk2: 4a 35248i bk3: 3a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.353846
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000822 
total_CMD = 35262 
util_bw = 29 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35197 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35229 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000822 
Either_Row_CoL_Bus_Util = 0.000936 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007657
n_activity=227 dram_eff=0.1189
bk0: 11a 35245i bk1: 10a 35246i bk2: 4a 35249i bk3: 2a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328125
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.000766 
total_CMD = 35262 
util_bw = 27 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 35198 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35231 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000766 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00099257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007941
n_activity=237 dram_eff=0.1181
bk0: 8a 35246i bk1: 11a 35246i bk2: 5a 35248i bk3: 4a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343750
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.000794 
total_CMD = 35262 
util_bw = 28 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35198 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35230 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35236 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006239
n_activity=288 dram_eff=0.07639
bk0: 3a 35249i bk1: 11a 35246i bk2: 4a 35250i bk3: 4a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.000624 
total_CMD = 35262 
util_bw = 22 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 35188 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35236 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000708979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35228 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008508
n_activity=217 dram_eff=0.1382
bk0: 11a 35244i bk1: 11a 35244i bk2: 4a 35248i bk3: 4a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.314286
Bank_Level_Parallism_Col = 1.264706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264706 

BW Util details:
bwutil = 0.000851 
total_CMD = 35262 
util_bw = 30 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 35192 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35228 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35228 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008508
n_activity=220 dram_eff=0.1364
bk0: 11a 35244i bk1: 11a 35245i bk2: 4a 35249i bk3: 4a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.323529
Bank_Level_Parallism_Col = 1.287879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287879 

BW Util details:
bwutil = 0.000851 
total_CMD = 35262 
util_bw = 30 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 35194 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35228 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35229 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008224
n_activity=210 dram_eff=0.1381
bk0: 11a 35244i bk1: 11a 35243i bk2: 4a 35248i bk3: 3a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.352941
Bank_Level_Parallism_Col = 1.303030
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.303030 

BW Util details:
bwutil = 0.000822 
total_CMD = 35262 
util_bw = 29 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 35194 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35229 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000822 
Either_Row_CoL_Bus_Util = 0.000936 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007657
n_activity=203 dram_eff=0.133
bk0: 11a 35245i bk1: 10a 35245i bk2: 4a 35248i bk3: 2a 35250i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450000
Bank_Level_Parallism_Col = 1.396552
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396552 

BW Util details:
bwutil = 0.000766 
total_CMD = 35262 
util_bw = 27 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 35202 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35231 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000766 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107765
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007941
n_activity=210 dram_eff=0.1333
bk0: 5a 35248i bk1: 5a 35250i bk2: 9a 35245i bk3: 9a 35245i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.353846
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000794 
total_CMD = 35262 
util_bw = 28 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 35197 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35230 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007941
n_activity=214 dram_eff=0.1308
bk0: 5a 35249i bk1: 5a 35250i bk2: 9a 35245i bk3: 9a 35246i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.323077
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000794 
total_CMD = 35262 
util_bw = 28 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 35197 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35230 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007657
n_activity=202 dram_eff=0.1337
bk0: 5a 35248i bk1: 4a 35250i bk2: 9a 35244i bk3: 9a 35245i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.322581
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322581 

BW Util details:
bwutil = 0.000766 
total_CMD = 35262 
util_bw = 27 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 35198 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35231 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000766 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35234 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006806
n_activity=198 dram_eff=0.1212
bk0: 5a 35249i bk1: 2a 35250i bk2: 9a 35246i bk3: 8a 35246i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472727
Bank_Level_Parallism_Col = 1.415094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415094 

BW Util details:
bwutil = 0.000681 
total_CMD = 35262 
util_bw = 24 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 35207 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35234 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000681 
Either_Row_CoL_Bus_Util = 0.000794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102093
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007657
n_activity=221 dram_eff=0.1222
bk0: 5a 35248i bk1: 4a 35250i bk2: 9a 35246i bk3: 9a 35246i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.349206
Bank_Level_Parallism_Col = 1.295082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295082 

BW Util details:
bwutil = 0.000766 
total_CMD = 35262 
util_bw = 27 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35199 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35231 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000766 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136124
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35234 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006806
n_activity=218 dram_eff=0.1101
bk0: 5a 35249i bk1: 2a 35250i bk2: 9a 35246i bk3: 8a 35247i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379310
Bank_Level_Parallism_Col = 1.339286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.339286 

BW Util details:
bwutil = 0.000681 
total_CMD = 35262 
util_bw = 24 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 35204 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35234 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000681 
Either_Row_CoL_Bus_Util = 0.000794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104929
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35226 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009075
n_activity=284 dram_eff=0.1127
bk0: 7a 35247i bk1: 5a 35250i bk2: 11a 35246i bk3: 9a 35246i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338235
Bank_Level_Parallism_Col = 1.287879
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287879 

BW Util details:
bwutil = 0.000907 
total_CMD = 35262 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35194 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35226 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000907 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013896
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35226 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009075
n_activity=368 dram_eff=0.08696
bk0: 9a 35248i bk1: 5a 35250i bk2: 9a 35246i bk3: 9a 35246i bk4: 0a 35262i bk5: 0a 35262i bk6: 0a 35262i bk7: 0a 35262i bk8: 0a 35262i bk9: 0a 35262i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000907 
total_CMD = 35262 
util_bw = 32 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 35172 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35226 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.000907 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136124
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35234 n_act=6 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006239
n_activity=167 dram_eff=0.1317
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35250i bk5: 3a 35248i bk6: 5a 35247i bk7: 5a 35247i bk8: 3a 35248i bk9: 3a 35248i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452055
Bank_Level_Parallism_Col = 1.400000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400000 

BW Util details:
bwutil = 0.000624 
total_CMD = 35262 
util_bw = 22 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35189 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35234 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 22 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00209858
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35235 n_act=6 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005955
n_activity=168 dram_eff=0.125
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35250i bk5: 3a 35250i bk6: 5a 35247i bk7: 5a 35248i bk8: 3a 35248i bk9: 2a 35249i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.422535
Bank_Level_Parallism_Col = 1.397059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397059 

BW Util details:
bwutil = 0.000596 
total_CMD = 35262 
util_bw = 21 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35191 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35235 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 21 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121944
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35235 n_act=6 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005955
n_activity=182 dram_eff=0.1154
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35248i bk5: 2a 35250i bk6: 5a 35247i bk7: 5a 35247i bk8: 3a 35248i bk9: 3a 35248i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438356
Bank_Level_Parallism_Col = 1.385714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385714 

BW Util details:
bwutil = 0.000596 
total_CMD = 35262 
util_bw = 21 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 35189 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35235 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 21 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018717
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35233 n_act=7 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006523
n_activity=242 dram_eff=0.09504
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35249i bk5: 2a 35250i bk6: 5a 35247i bk7: 4a 35248i bk8: 5a 35247i bk9: 3a 35248i bk10: 1a 35250i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695652
Row_Buffer_Locality_read = 0.695652
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242105
Bank_Level_Parallism_Col = 1.208791
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208791 

BW Util details:
bwutil = 0.000652 
total_CMD = 35262 
util_bw = 23 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 35167 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35233 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 23 
Row_Bus_Util =  0.000199 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000822 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.034483 
queue_avg = 0.002155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00215529
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35235 n_act=6 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005955
n_activity=184 dram_eff=0.1141
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35248i bk5: 2a 35250i bk6: 5a 35247i bk7: 5a 35247i bk8: 3a 35248i bk9: 3a 35248i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458333
Bank_Level_Parallism_Col = 1.405797
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405797 

BW Util details:
bwutil = 0.000596 
total_CMD = 35262 
util_bw = 21 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35190 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35235 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 21 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00218365
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35236 n_act=6 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005672
n_activity=184 dram_eff=0.1087
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35249i bk5: 2a 35250i bk6: 5a 35248i bk7: 4a 35249i bk8: 3a 35248i bk9: 3a 35248i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449275
Bank_Level_Parallism_Col = 1.409091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409091 

BW Util details:
bwutil = 0.000567 
total_CMD = 35262 
util_bw = 20 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 35193 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35236 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 20 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35231 n_act=6 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000709
n_activity=247 dram_eff=0.1012
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 4a 35248i bk5: 3a 35250i bk6: 7a 35248i bk7: 5a 35248i bk8: 3a 35248i bk9: 3a 35247i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760000
Row_Buffer_Locality_read = 0.760000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000709 
total_CMD = 35262 
util_bw = 25 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 35178 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35231 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 25 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35235 n_act=6 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005955
n_activity=265 dram_eff=0.07925
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 3a 35250i bk5: 3a 35250i bk6: 5a 35248i bk7: 5a 35249i bk8: 3a 35248i bk9: 2a 35249i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164706
Bank_Level_Parallism_Col = 1.162500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162500 

BW Util details:
bwutil = 0.000596 
total_CMD = 35262 
util_bw = 21 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35177 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35235 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 21 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00175827
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35237 n_act=6 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=197 dram_eff=0.09645
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35247i bk5: 7a 35247i bk6: 2a 35249i bk7: 1a 35250i bk8: 1a 35248i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684211
Row_Buffer_Locality_read = 0.684211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492537
Bank_Level_Parallism_Col = 1.421875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421875 

BW Util details:
bwutil = 0.000539 
total_CMD = 35262 
util_bw = 19 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 35195 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35237 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 19 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35237 n_act=6 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=199 dram_eff=0.09548
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35247i bk5: 6a 35248i bk6: 2a 35248i bk7: 2a 35250i bk8: 1a 35249i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684211
Row_Buffer_Locality_read = 0.684211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.428571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.000539 
total_CMD = 35262 
util_bw = 19 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 35196 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35237 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 19 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104929
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35233 n_act=6 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006523
n_activity=259 dram_eff=0.0888
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 9a 35247i bk5: 7a 35247i bk6: 3a 35250i bk7: 2a 35250i bk8: 1a 35248i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739130
Row_Buffer_Locality_read = 0.739130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287500
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000652 
total_CMD = 35262 
util_bw = 23 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 35182 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35233 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 23 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000822 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35236 n_act=6 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005672
n_activity=274 dram_eff=0.07299
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35247i bk5: 7a 35247i bk6: 2a 35250i bk7: 2a 35250i bk8: 1a 35249i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.108434
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108434 

BW Util details:
bwutil = 0.000567 
total_CMD = 35262 
util_bw = 20 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 35174 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35236 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 20 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141796
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35236 n_act=6 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005672
n_activity=190 dram_eff=0.1053
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35246i bk5: 7a 35246i bk6: 2a 35248i bk7: 2a 35250i bk8: 1a 35248i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485714
Bank_Level_Parallism_Col = 1.402985
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402985 

BW Util details:
bwutil = 0.000567 
total_CMD = 35262 
util_bw = 20 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35192 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35236 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 20 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35236 n_act=6 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005672
n_activity=191 dram_eff=0.1047
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35246i bk5: 7a 35247i bk6: 2a 35249i bk7: 2a 35250i bk8: 1a 35249i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463768
Bank_Level_Parallism_Col = 1.409091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409091 

BW Util details:
bwutil = 0.000567 
total_CMD = 35262 
util_bw = 20 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 35193 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35236 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 20 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141796
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35237 n_act=6 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=182 dram_eff=0.1044
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35246i bk5: 7a 35245i bk6: 2a 35249i bk7: 1a 35250i bk8: 1a 35248i bk9: 1a 35250i bk10: 0a 35262i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684211
Row_Buffer_Locality_read = 0.684211
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492754
Bank_Level_Parallism_Col = 1.424242
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424242 

BW Util details:
bwutil = 0.000539 
total_CMD = 35262 
util_bw = 19 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35193 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35237 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 19 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000539 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144632
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35262 n_nop=35232 n_act=7 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006523
n_activity=224 dram_eff=0.1027
bk0: 0a 35262i bk1: 0a 35262i bk2: 0a 35262i bk3: 0a 35262i bk4: 7a 35246i bk5: 6a 35246i bk6: 2a 35249i bk7: 2a 35245i bk8: 2a 35250i bk9: 1a 35250i bk10: 3a 35248i bk11: 0a 35262i bk12: 0a 35262i bk13: 0a 35262i bk14: 0a 35262i bk15: 0a 35262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695652
Row_Buffer_Locality_read = 0.695652
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.397436
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397436 

BW Util details:
bwutil = 0.000652 
total_CMD = 35262 
util_bw = 23 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 35180 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35262 
n_nop = 35232 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 23 
Row_Bus_Util =  0.000199 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 23, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 22, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 22, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 39, Miss = 26, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 15, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 39, Miss = 23, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 30, Miss = 23, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 30, Miss = 22, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 27, Miss = 22, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 31, Miss = 24, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 31, Miss = 24, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 24, Miss = 19, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 29, Miss = 20, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 20, Miss = 15, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 19, Miss = 15, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 29, Miss = 19, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 20, Miss = 15, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 26, Miss = 18, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 1261
L2_total_cache_miss_rate = 0.7574
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 46961
Req_Network_injected_packets_per_cycle =       0.0355 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0044
Req_Bank_Level_Parallism =       1.8500
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 46961
Reply_Network_injected_packets_per_cycle =        0.0355
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.1074
Reply_Bank_Level_Parallism =       1.6103
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 27 sec (327 sec)
gpgpu_simulation_rate = 409 (inst/sec)
gpgpu_simulation_rate = 143 (cycle/sec)
gpgpu_silicon_slowdown = 7916083x
Processing kernel ./traces/kernel-6.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 120 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x194dd130, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 128 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1ace00f0, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 136 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1c4e30b0, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 144 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1dce6070, kernel=0x7aedf0d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 152 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1f4e9030, kernel=0x7aedf0d0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 160 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x20cebff0, kernel=0x7aedf0d0
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 9385
gpu_sim_insn = 53586
gpu_ipc =       5.7097
gpu_tot_sim_cycle = 56346
gpu_tot_sim_insn = 187551
gpu_tot_ipc =       3.3286
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0710
partiton_level_parallism_total  =       0.0414
partiton_level_parallism_util =       3.2970
partiton_level_parallism_util_total  =       2.1152
L2_BW  =       2.5706 GB/Sec
L2_BW_total  =       1.4986 GB/Sec
gpu_total_sim_rate=479

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 529536
gpgpu_n_tot_w_icount = 16548
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42	W0_Idle:275349	W0_Scoreboard:69775	W1:693	W2:630	W3:630	W4:630	W5:630	W6:630	W7:630	W8:630	W9:630	W10:630	W11:630	W12:630	W13:630	W14:630	W15:630	W16:6993	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:16548	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 334 
max_icnt2mem_latency = 32 
maxmrqlatency = 20 
max_icnt2sh_latency = 4 
averagemflatency = 255 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:772 	138 	5 	2 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2329 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2314 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833         0         0         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495         0         0         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]: 13.000000 13.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.000000 12.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000 13.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 13.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 13.000000 13.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 13.000000 12.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  6.000000  4.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  3.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan 
dram[12]:  6.000000  4.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  3.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  9.000000  6.000000 13.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 10.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000  5.000000  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  4.000000  2.000000  7.000000  7.000000  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  6.000000  7.000000  5.000000  2.000000  1.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  4.000000  2.000000  7.000000  7.000000  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  6.000000  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  5.000000  4.000000  9.000000  7.000000  5.000000  5.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000  5.000000  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  1.000000  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  9.000000  8.000000  3.000000  3.000000  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan 11.000000  9.000000  4.000000  3.000000  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000  2.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000  2.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  1.000000  2.000000  2.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  9.000000  8.000000  3.000000  3.000000  3.000000  2.000000  5.000000  3.000000      -nan      -nan      -nan      -nan 
average row locality = 1075/194 = 5.541237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        13         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        13        12         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8        13         6         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5        13         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        13        13         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        13         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        13        13         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        13        12         5         3         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         6         6        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         6        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         6         4        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6         3        11        10         0         0         0         0         0         0         0         0         3         0         0         0 
dram[12]:         6         4        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         3        11        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         9         6        13        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        10         6        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         4         4         7         7         5         5         1         1         0         0         0         0 
dram[17]:         0         0         0         0         4         4         7         7         5         4         1         1         0         0         0         0 
dram[18]:         0         0         0         0         4         2         7         7         5         5         1         1         0         0         0         0 
dram[19]:         0         0         0         0         4         3         7         6         7         5         2         1         0         0         0         0 
dram[20]:         0         0         0         0         4         2         7         7         5         5         1         1         0         0         0         0 
dram[21]:         0         0         0         0         4         3         7         6         5         5         1         1         0         0         0         0 
dram[22]:         0         0         0         0         5         4         9         7         5         5         1         1         0         0         0         0 
dram[23]:         0         0         0         0         4         4         7         7         5         4         1         1         0         0         0         0 
dram[24]:         0         0         0         0         9         9         3         1         2         2         3         3         0         0         0         0 
dram[25]:         0         0         0         0         9         8         3         3         2         2         3         3         0         0         0         0 
dram[26]:         0         0         0         0        11         9         4         3         2         2         3         3         0         0         0         0 
dram[27]:         0         0         0         0         9         9         3         3         2         1         3         2         0         0         0         0 
dram[28]:         0         0         0         0         9         9         3         3         2         2         3         3         0         0         0         0 
dram[29]:         0         0         0         0         9         9         3         3         2         1         3         2         0         0         0         0 
dram[30]:         0         0         0         0         9         9         3         1         2         2         3         3         0         0         0         0 
dram[31]:         0         0         0         0         9         8         3         3         3         2         5         3         0         0         0         0 
total dram reads = 1075
min_bank_accesses = 0!
chip skew: 39/28 = 1.39
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        386       357       884      1272    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        386       344       885      1207    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        387       386      1103       884    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        388       386      1185       884    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        386       386       885       877    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        387       387       884       877    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        387       358       877      1259    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        387       345       877      1194    none      none      none      none      none      none      none      none         898    none      none      none  
dram[8]:        883       876       383       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        884       876       383       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        877      1162       383       350    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        877      1382       384       352    none      none      none      none      none      none      none      none         328    none      none      none  
dram[12]:        883      1173       383       349    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        885      1398       383       350    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        587       885       386       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        501       882       382       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none         887       879       369       369       358       358       895       898    none      none      none      none  
dram[17]:     none      none      none      none         884       879       367       367       357       317       909       719    none      none      none      none  
dram[18]:     none      none      none      none         879      1452       367       316       357       357       900       904    none      none      none      none  
dram[19]:     none      none      none      none         878      1005       369       379       371       358      1171       891    none      none      none      none  
dram[20]:     none      none      none      none         886      1468       369       315       358       357       894       891    none      none      none      none  
dram[21]:     none      none      none      none         885      1015       366       375       358       359       910       890    none      none      none      none  
dram[22]:     none      none      none      none        1148       884       374       366       358       360       894       889    none      none      none      none  
dram[23]:     none      none      none      none        1118       887       368       368       358       320       893       705    none      none      none      none  
dram[24]:     none      none      none      none         378       336       890      2053       884       882       328       327    none      none      none      none  
dram[25]:     none      none      none      none         378       361       884       824       899       882       327       329    none      none      none      none  
dram[26]:     none      none      none      none         383       379      1214       884       883       881       327       330    none      none      none      none  
dram[27]:     none      none      none      none         378       378      1012       890       882      1271       328       328    none      none      none      none  
dram[28]:     none      none      none      none         379       379       893       879       884       889       327       329    none      none      none      none  
dram[29]:     none      none      none      none         378       378       883       880       897      1292       328       325    none      none      none      none  
dram[30]:     none      none      none      none         378       338       880      2027       890       896       326       327    none      none      none      none  
dram[31]:     none      none      none      none         379       362       880       819      1263       882       358       327    none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        325       330       326       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0       325         0         0         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0       331         0         0         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0       326       331       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42271 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=262 dram_eff=0.1298
bk0: 13a 42292i bk1: 13a 42291i bk2: 5a 42295i bk3: 3a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319444
Bank_Level_Parallism_Col = 1.271429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271429 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 42237 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42271 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42272 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00078
n_activity=264 dram_eff=0.125
bk0: 13a 42292i bk1: 12a 42292i bk2: 5a 42296i bk3: 3a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295775
Bank_Level_Parallism_Col = 1.260870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260870 

BW Util details:
bwutil = 0.000780 
total_CMD = 42309 
util_bw = 33 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 42238 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42272 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000875 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000827247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42273 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=276 dram_eff=0.1159
bk0: 8a 42293i bk1: 13a 42292i bk2: 6a 42295i bk3: 5a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.318841
Bank_Level_Parallism_Col = 1.268657
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268657 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 42240 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42273 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42277 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006618
n_activity=324 dram_eff=0.08642
bk0: 5a 42296i bk1: 13a 42293i bk2: 5a 42297i bk3: 5a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012500
Bank_Level_Parallism_Col = 1.013158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013158 

BW Util details:
bwutil = 0.000662 
total_CMD = 42309 
util_bw = 28 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 42229 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42277 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000590891
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008509
n_activity=255 dram_eff=0.1412
bk0: 13a 42291i bk1: 13a 42290i bk2: 5a 42295i bk3: 5a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.240000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240000 

BW Util details:
bwutil = 0.000851 
total_CMD = 42309 
util_bw = 36 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 42232 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00111087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008509
n_activity=255 dram_eff=0.1412
bk0: 13a 42290i bk1: 13a 42291i bk2: 5a 42296i bk3: 5a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289474
Bank_Level_Parallism_Col = 1.256757
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.256757 

BW Util details:
bwutil = 0.000851 
total_CMD = 42309 
util_bw = 36 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 42233 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42271 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=241 dram_eff=0.1411
bk0: 13a 42290i bk1: 13a 42289i bk2: 5a 42295i bk3: 3a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320000
Bank_Level_Parallism_Col = 1.273973
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273973 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 42234 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42271 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42270 n_act=5 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=278 dram_eff=0.1223
bk0: 13a 42292i bk1: 12a 42291i bk2: 5a 42295i bk3: 3a 42297i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 1a 42297i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852941
Row_Buffer_Locality_read = 0.852941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.337500
Bank_Level_Parallism_Col = 1.298701
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.298701 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 42229 

BW Util Bottlenecks: 
RCDc_limit = 57 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42270 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 34 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000898154
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42271 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=248 dram_eff=0.1371
bk0: 6a 42295i bk1: 6a 42297i bk2: 11a 42292i bk3: 11a 42291i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319444
Bank_Level_Parallism_Col = 1.271429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271429 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 42237 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42271 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42271 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=249 dram_eff=0.1365
bk0: 6a 42296i bk1: 6a 42297i bk2: 11a 42291i bk3: 11a 42292i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.287671
Bank_Level_Parallism_Col = 1.253521
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253521 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 42236 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42271 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42273 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=233 dram_eff=0.1373
bk0: 6a 42295i bk1: 4a 42297i bk2: 11a 42290i bk3: 11a 42291i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338028
Bank_Level_Parallism_Col = 1.289855
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289855 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 42238 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42273 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42271 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00078
n_activity=272 dram_eff=0.1213
bk0: 6a 42296i bk1: 3a 42297i bk2: 11a 42293i bk3: 10a 42292i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 3a 42295i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329114
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000780 
total_CMD = 42309 
util_bw = 33 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 42230 

BW Util Bottlenecks: 
RCDc_limit = 57 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42271 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144177
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42273 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=255 dram_eff=0.1255
bk0: 6a 42295i bk1: 4a 42297i bk2: 11a 42292i bk3: 11a 42292i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.314286
Bank_Level_Parallism_Col = 1.264706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264706 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 42239 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42273 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113451
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42275 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007091
n_activity=255 dram_eff=0.1176
bk0: 6a 42296i bk1: 3a 42297i bk2: 11a 42293i bk3: 10a 42293i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338462
Bank_Level_Parallism_Col = 1.301587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301587 

BW Util details:
bwutil = 0.000709 
total_CMD = 42309 
util_bw = 30 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42244 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42275 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000874518
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42266 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009218
n_activity=342 dram_eff=0.114
bk0: 9a 42293i bk1: 6a 42297i bk2: 13a 42292i bk3: 11a 42292i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294872
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.000922 
total_CMD = 42309 
util_bw = 39 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 42231 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42266 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000922 
Either_Row_CoL_Bus_Util = 0.001016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115815
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42267 n_act=4 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008982
n_activity=404 dram_eff=0.09406
bk0: 10a 42295i bk1: 6a 42297i bk2: 11a 42293i bk3: 11a 42293i bk4: 0a 42309i bk5: 0a 42309i bk6: 0a 42309i bk7: 0a 42309i bk8: 0a 42309i bk9: 0a 42309i bk10: 0a 42309i bk11: 0a 42309i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000898 
total_CMD = 42309 
util_bw = 38 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 42213 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42267 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 38 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000898 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00113451
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42267 n_act=8 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=271 dram_eff=0.1255
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42297i bk5: 4a 42295i bk6: 7a 42294i bk7: 7a 42293i bk8: 5a 42295i bk9: 5a 42294i bk10: 1a 42295i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445545
Bank_Level_Parallism_Col = 1.381443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381443 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 42208 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42267 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 34 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00174904
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42268 n_act=8 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00078
n_activity=267 dram_eff=0.1236
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42297i bk5: 4a 42297i bk6: 7a 42293i bk7: 7a 42294i bk8: 5a 42294i bk9: 4a 42295i bk10: 1a 42296i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757576
Row_Buffer_Locality_read = 0.757576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405941
Bank_Level_Parallism_Col = 1.371134
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371134 

BW Util details:
bwutil = 0.000780 
total_CMD = 42309 
util_bw = 33 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 42208 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42268 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 33 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101633
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=278 dram_eff=0.1151
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42295i bk5: 2a 42297i bk6: 7a 42293i bk7: 7a 42293i bk8: 5a 42295i bk9: 5a 42295i bk10: 1a 42295i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440000
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 42209 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155995
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42267 n_act=8 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008272
n_activity=348 dram_eff=0.1006
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42296i bk5: 3a 42297i bk6: 7a 42294i bk7: 6a 42294i bk8: 7a 42293i bk9: 5a 42294i bk10: 2a 42297i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771429
Row_Buffer_Locality_read = 0.771429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188525
Bank_Level_Parallism_Col = 1.162393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162393 

BW Util details:
bwutil = 0.000827 
total_CMD = 42309 
util_bw = 35 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 42187 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42267 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 35 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.023810 
queue_avg = 0.001796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179631
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=280 dram_eff=0.1143
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42295i bk5: 2a 42297i bk6: 7a 42293i bk7: 7a 42293i bk8: 5a 42294i bk9: 5a 42294i bk10: 1a 42295i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445545
Bank_Level_Parallism_Col = 1.381443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381443 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 42208 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00181994
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=284 dram_eff=0.1127
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42296i bk5: 3a 42297i bk6: 7a 42295i bk7: 6a 42295i bk8: 5a 42295i bk9: 5a 42294i bk10: 1a 42296i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432990
Bank_Level_Parallism_Col = 1.387097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387097 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 42212 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42264 n_act=8 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008745
n_activity=356 dram_eff=0.1039
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 5a 42295i bk5: 4a 42297i bk6: 9a 42294i bk7: 7a 42294i bk8: 5a 42295i bk9: 5a 42293i bk10: 1a 42295i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783784
Row_Buffer_Locality_read = 0.783784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.318584
Bank_Level_Parallism_Col = 1.268519
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268519 

BW Util details:
bwutil = 0.000875 
total_CMD = 42309 
util_bw = 37 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 42196 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42264 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 37 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118178
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42268 n_act=8 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00078
n_activity=353 dram_eff=0.09348
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 4a 42297i bk5: 4a 42297i bk6: 7a 42295i bk7: 7a 42296i bk8: 5a 42294i bk9: 4a 42295i bk10: 1a 42295i bk11: 1a 42297i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757576
Row_Buffer_Locality_read = 0.757576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230088
Bank_Level_Parallism_Col = 1.205608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205608 

BW Util details:
bwutil = 0.000780 
total_CMD = 42309 
util_bw = 33 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 42196 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42268 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 33 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146541
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=280 dram_eff=0.1143
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42293i bk5: 9a 42293i bk6: 3a 42296i bk7: 1a 42297i bk8: 2a 42295i bk9: 2a 42297i bk10: 3a 42295i bk11: 3a 42295i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.389474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389474 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 42210 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00233993
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42268 n_act=8 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00078
n_activity=287 dram_eff=0.115
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42294i bk5: 8a 42294i bk6: 3a 42295i bk7: 3a 42297i bk8: 2a 42296i bk9: 2a 42297i bk10: 3a 42295i bk11: 3a 42295i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757576
Row_Buffer_Locality_read = 0.757576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420000
Bank_Level_Parallism_Col = 1.364583
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364583 

BW Util details:
bwutil = 0.000780 
total_CMD = 42309 
util_bw = 33 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 42209 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42268 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 33 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000780 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00200903
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42264 n_act=8 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008745
n_activity=346 dram_eff=0.1069
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 11a 42293i bk5: 9a 42293i bk6: 4a 42297i bk7: 3a 42297i bk8: 2a 42295i bk9: 2a 42297i bk10: 3a 42295i bk11: 3a 42294i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783784
Row_Buffer_Locality_read = 0.783784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309734
Bank_Level_Parallism_Col = 1.277778
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277778 

BW Util details:
bwutil = 0.000875 
total_CMD = 42309 
util_bw = 37 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 42196 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42264 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 37 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00236356
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=362 dram_eff=0.0884
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42294i bk5: 9a 42294i bk6: 3a 42297i bk7: 3a 42297i bk8: 2a 42296i bk9: 1a 42297i bk10: 3a 42295i bk11: 2a 42296i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221239
Bank_Level_Parallism_Col = 1.205608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205608 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 42196 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020563
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42267 n_act=8 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008036
n_activity=257 dram_eff=0.1323
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42293i bk5: 9a 42292i bk6: 3a 42295i bk7: 3a 42297i bk8: 2a 42295i bk9: 2a 42297i bk10: 3a 42295i bk11: 3a 42295i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413462
Bank_Level_Parallism_Col = 1.350000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.000804 
total_CMD = 42309 
util_bw = 34 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 42205 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42267 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 34 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000804 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00231629
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=255 dram_eff=0.1255
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42292i bk5: 9a 42293i bk6: 3a 42296i bk7: 3a 42297i bk8: 2a 42296i bk9: 1a 42297i bk10: 3a 42295i bk11: 2a 42296i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434343
Bank_Level_Parallism_Col = 1.389474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389474 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 42210 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020563
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42269 n_act=8 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007563
n_activity=270 dram_eff=0.1185
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42292i bk5: 9a 42291i bk6: 3a 42296i bk7: 1a 42297i bk8: 2a 42295i bk9: 2a 42297i bk10: 3a 42295i bk11: 3a 42295i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.431373
Bank_Level_Parallism_Col = 1.377551
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377551 

BW Util details:
bwutil = 0.000756 
total_CMD = 42309 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 42207 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42269 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 32 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0023872
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42309 n_nop=42265 n_act=8 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008509
n_activity=323 dram_eff=0.1115
bk0: 0a 42309i bk1: 0a 42309i bk2: 0a 42309i bk3: 0a 42309i bk4: 9a 42293i bk5: 8a 42292i bk6: 3a 42296i bk7: 3a 42292i bk8: 3a 42297i bk9: 2a 42297i bk10: 5a 42294i bk11: 3a 42295i bk12: 0a 42309i bk13: 0a 42309i bk14: 0a 42309i bk15: 0a 42309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369369
Bank_Level_Parallism_Col = 1.292453
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292453 

BW Util details:
bwutil = 0.000851 
total_CMD = 42309 
util_bw = 36 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 42198 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42309 
n_nop = 42265 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 36 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 26, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 49, Miss = 31, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 28, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 36, Miss = 26, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 30, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 37, Miss = 29, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 38, Miss = 29, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 37, Miss = 29, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 42, Miss = 31, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 37, Miss = 27, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 35, Miss = 27, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 35, Miss = 27, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 33, Miss = 27, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 41, Miss = 29, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 33, Miss = 27, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38, Miss = 29, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 46, Miss = 30, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 38, Miss = 26, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 33, Miss = 27, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 34, Miss = 27, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 38, Miss = 29, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 46, Miss = 30, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 36, Miss = 26, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 35, Miss = 27, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 35, Miss = 27, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 33, Miss = 26, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 33, Miss = 27, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 43, Miss = 29, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 37, Miss = 29, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 1747
L2_total_cache_miss_rate = 0.7495
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 56346
Req_Network_injected_packets_per_cycle =       0.0414 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0073
Req_Bank_Level_Parallism =       2.1152
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 56346
Reply_Network_injected_packets_per_cycle =        0.0414
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.1115
Reply_Bank_Level_Parallism =       1.8311
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 31 sec (391 sec)
gpgpu_simulation_rate = 479 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
Processing kernel ./traces/kernel-7.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 168 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x224eefb0, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 176 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x23cf1f70, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 184 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x254f4f30, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 192 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x26cf7ef0, kernel=0x7aedf0d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 200 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x284faeb0, kernel=0x7aedf0d0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 208 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x29cfde70, kernel=0x7aedf0d0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 216 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2b500e30, kernel=0x7aedf0d0
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 9382
gpu_sim_insn = 62517
gpu_ipc =       6.6635
gpu_tot_sim_cycle = 65728
gpu_tot_sim_insn = 250068
gpu_tot_ipc =       3.8046
gpu_tot_issued_cta = 28
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0828
partiton_level_parallism_total  =       0.0473
partiton_level_parallism_util =       3.8850
partiton_level_parallism_util_total  =       2.3871
L2_BW  =       3.0000 GB/Sec
L2_BW_total  =       1.7129 GB/Sec
gpu_total_sim_rate=552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 706048
gpgpu_n_tot_w_icount = 22064
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56	W0_Idle:366606	W0_Scoreboard:92858	W1:924	W2:840	W3:840	W4:840	W5:840	W6:840	W7:840	W8:840	W9:840	W10:840	W11:840	W12:840	W13:840	W14:840	W15:840	W16:9324	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:22064	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 334 
max_icnt2mem_latency = 32 
maxmrqlatency = 20 
max_icnt2sh_latency = 4 
averagemflatency = 253 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1029 	192 	5 	2 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3106 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3091 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837         0         0 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837         0         0 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833         0         0 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831         0         0 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495         0 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839         0         0 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845         0         0 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495         0 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407         0         0 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423         0         0 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387         0         0 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832         0 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459         0         0 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443         0         0 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478         0         0 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490         0         0 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 15.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[1]: 15.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[2]:  8.000000 15.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[3]:  7.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[4]: 15.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan 
dram[5]: 15.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[6]: 15.000000 15.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[7]: 15.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan 
dram[8]:  7.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.000000      -nan      -nan 
dram[9]:  7.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000      -nan      -nan 
dram[10]:  7.000000  4.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan 
dram[11]:  7.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.000000  1.000000      -nan 
dram[12]:  7.000000  4.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan 
dram[13]:  7.000000  4.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan 
dram[14]: 11.000000  7.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000      -nan      -nan 
dram[15]: 11.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000  8.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000  7.000000  6.000000  2.000000  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  5.000000  2.000000  9.000000  9.000000  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  5.000000  4.000000  9.000000  8.000000  8.000000  7.000000  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  5.000000  2.000000  9.000000  9.000000  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  5.000000  4.000000 10.000000  8.000000  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  6.000000  5.000000 10.000000  9.000000  7.000000  7.000000  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000  7.000000  6.000000  2.000000  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  1.000000  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan 12.000000 10.000000  4.000000  4.000000  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan 12.000000 11.000000  5.000000  4.000000  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000  3.000000  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000  3.000000  3.000000  6.000000  5.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000  3.000000  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  1.000000  3.000000  3.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan 11.000000 10.000000  4.000000  4.000000  4.000000  3.000000  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 1415/227 = 6.233480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        15         6         3         0         0         0         0         0         0         0         0         1         1         0         0 
dram[1]:        15        14         6         4         0         0         0         0         0         0         0         0         1         1         0         0 
dram[2]:         8        15         7         6         0         0         0         0         0         0         0         0         1         1         0         0 
dram[3]:         7        15         6         6         0         0         0         0         0         0         0         0         1         1         0         0 
dram[4]:        15        15         6         6         0         0         0         0         0         0         0         0         1         1         1         0 
dram[5]:        15        15         6         6         0         0         0         0         0         0         0         0         1         1         0         0 
dram[6]:        15        15         6         3         0         0         0         0         0         0         0         0         1         1         0         0 
dram[7]:        15        14         6         4         0         0         0         0         0         0         0         0         2         1         2         0 
dram[8]:         7         7        13        13         0         0         0         0         0         0         0         0         4         3         0         0 
dram[9]:         7         7        13        13         0         0         0         0         0         0         0         0         3         2         0         0 
dram[10]:         7         4        13        13         0         0         0         0         0         0         0         0         3         3         0         0 
dram[11]:         7         4        13        12         0         0         0         0         0         0         0         0         4         3         1         0 
dram[12]:         7         4        13        13         0         0         0         0         0         0         0         0         3         3         0         0 
dram[13]:         7         4        14        12         0         0         0         0         0         0         0         0         3         3         0         0 
dram[14]:        11         7        14        13         0         0         0         0         0         0         0         0         3         3         0         0 
dram[15]:        11         7        13        13         0         0         0         0         0         0         0         0         3         2         0         0 
dram[16]:         0         0         0         0         5         5         9         9         8         7         2         2         0         0         0         0 
dram[17]:         0         0         0         0         5         5         9         9         7         6         2         1         0         0         0         0 
dram[18]:         0         0         0         0         5         2         9         9         7         7         2         2         0         0         0         0 
dram[19]:         0         0         0         0         5         4         9         8         8         7         3         2         0         0         0         0 
dram[20]:         0         0         0         0         5         2         9         9         7         7         2         2         0         0         0         0 
dram[21]:         0         0         0         0         5         4        10         8         7         7         2         2         0         0         0         0 
dram[22]:         0         0         0         0         6         5        10         9         7         7         2         2         0         0         0         0 
dram[23]:         0         0         0         0         5         5         9         9         7         6         2         1         0         0         0         0 
dram[24]:         0         0         0         0        11        11         4         1         3         3         5         5         0         0         0         0 
dram[25]:         0         0         0         0        12        10         4         4         3         3         5         5         0         0         0         0 
dram[26]:         0         0         0         0        12        11         5         4         3         3         5         5         0         0         0         0 
dram[27]:         0         0         0         0        11        11         4         4         3         1         5         4         0         0         0         0 
dram[28]:         0         0         0         0        11        11         4         4         3         3         6         5         0         0         0         0 
dram[29]:         0         0         0         0        11        11         4         4         3         1         5         4         0         0         0         0 
dram[30]:         0         0         0         0        11        11         4         1         3         3         5         5         0         0         0         0 
dram[31]:         0         0         0         0        11        10         4         4         4         3         6         5         0         0         0         0 
total dram reads = 1415
min_bank_accesses = 0!
chip skew: 51/36 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        389       351       885      1464    none      none      none      none      none      none      none      none         889       895    none      none  
dram[1]:        389       352       915      1125    none      none      none      none      none      none      none      none         908       890    none      none  
dram[2]:        387       389      1125       883    none      none      none      none      none      none      none      none         894       890    none      none  
dram[3]:        392       388      1134       884    none      none      none      none      none      none      none      none         892       704    none      none  
dram[4]:        389       389       885       876    none      none      none      none      none      none      none      none        1085       898       325    none  
dram[5]:        389       389       883       877    none      none      none      none      none      none      none      none         907       716    none      none  
dram[6]:        389       352       877      1448    none      none      none      none      none      none      none      none         897       907    none      none  
dram[7]:        389       353       877      1114    none      none      none      none      none      none      none      none        1076       891       327    none  
dram[8]:        884       876       387       386    none      none      none      none      none      none      none      none         322       329    none      none  
dram[9]:        883       876       386       386    none      none      none      none      none      none      none      none         328       325    none      none  
dram[10]:        876      1303       386       344    none      none      none      none      none      none      none      none         328       327    none      none  
dram[11]:        876      1255       387       360    none      none      none      none      none      none      none      none         370       327       709    none  
dram[12]:        883      1317       386       343    none      none      none      none      none      none      none      none         328       327    none      none  
dram[13]:        884      1269       381       359    none      none      none      none      none      none      none      none         327       329    none      none  
dram[14]:        553       883       394       386    none      none      none      none      none      none      none      none         327       328    none      none  
dram[15]:        536       883       386       386    none      none      none      none      none      none      none      none         328       328    none      none  
dram[16]:     none      none      none      none         887       877       377       377       364       372       980       889    none      none      none      none  
dram[17]:     none      none      none      none         882       878       375       375       371       314       898      1294    none      none      none      none  
dram[18]:     none      none      none      none         878      1735       375       315       370       371       890       895    none      none      none      none  
dram[19]:     none      none      none      none         877       972       377       385       387       372      1199       883    none      none      none      none  
dram[20]:     none      none      none      none         886      1756       377       314       371       371       884       882    none      none      none      none  
dram[21]:     none      none      none      none         921       982       368       382       371       372       898       882    none      none      none      none  
dram[22]:     none      none      none      none        1166       882       387       375       371       373       884       881    none      none      none      none  
dram[23]:     none      none      none      none        1071       887       376       376       371       317       884      1271    none      none      none      none  
dram[24]:     none      none      none      none         383       331       889      2628       880       879       358       358    none      none      none      none  
dram[25]:     none      none      none      none         377       370       929       838       895       879       358       359    none      none      none      none  
dram[26]:     none      none      none      none         393       383      1222       881       880       878       358       360    none      none      none      none  
dram[27]:     none      none      none      none         383       383       979       889       880      1837       358       320    none      none      none      none  
dram[28]:     none      none      none      none         384       383       891       878       944       886       350       359    none      none      none      none  
dram[29]:     none      none      none      none         383       383       881       879       894      1867       358       317    none      none      none      none  
dram[30]:     none      none      none      none         383       333       878      2593       887       893       357       358    none      none      none      none  
dram[31]:     none      none      none      none         384       370       879       832      1261       880       381       358    none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0       325       331         0         0
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0       329       326         0         0
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0       330       326         0         0
dram[3]:        325       330       326       327         0         0         0         0         0         0         0         0       328       325         0         0
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0       331       328       325         0
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0       330       327         0         0
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0       327       331         0         0
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0       325       327       328         0
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0       330       332       190         0
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0       331       327         0         0
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0       331       330         0         0
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0       331       330       326         0
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0       331       330         0         0
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0       330       332         0         0
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0       330       332         0         0
dram[15]:        325       326       330       330         0         0         0         0         0         0         0         0       331       330         0         0
dram[16]:          0         0         0         0       326       331       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49307 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008307
n_activity=335 dram_eff=0.1224
bk0: 15a 49336i bk1: 15a 49335i bk2: 6a 49340i bk3: 3a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49342i bk13: 1a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368421
Bank_Level_Parallism_Col = 1.304348
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304348 

BW Util details:
bwutil = 0.000831 
total_CMD = 49354 
util_bw = 41 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 49259 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49307 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49307 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008307
n_activity=338 dram_eff=0.1213
bk0: 15a 49336i bk1: 14a 49336i bk2: 6a 49341i bk3: 4a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49341i bk13: 1a 49342i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.336842
Bank_Level_Parallism_Col = 1.293478
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293478 

BW Util details:
bwutil = 0.000831 
total_CMD = 49354 
util_bw = 41 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 49259 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49307 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49310 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007699
n_activity=348 dram_eff=0.1092
bk0: 8a 49338i bk1: 15a 49336i bk2: 7a 49340i bk3: 6a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49340i bk13: 1a 49342i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377778
Bank_Level_Parallism_Col = 1.310345
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310345 

BW Util details:
bwutil = 0.000770 
total_CMD = 49354 
util_bw = 38 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 49264 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49310 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000770 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49312 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007294
n_activity=392 dram_eff=0.09184
bk0: 7a 49340i bk1: 15a 49338i bk2: 6a 49342i bk3: 6a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49340i bk13: 1a 49342i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126214
Bank_Level_Parallism_Col = 1.102041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102041 

BW Util details:
bwutil = 0.000729 
total_CMD = 49354 
util_bw = 36 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 49251 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49312 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000729 
Either_Row_CoL_Bus_Util = 0.000851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000506545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49302 n_act=7 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009118
n_activity=374 dram_eff=0.1203
bk0: 15a 49335i bk1: 15a 49334i bk2: 6a 49340i bk3: 6a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49340i bk13: 1a 49342i bk14: 1a 49342i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844444
Row_Buffer_Locality_read = 0.844444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298246
Bank_Level_Parallism_Col = 1.245455
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245455 

BW Util details:
bwutil = 0.000912 
total_CMD = 49354 
util_bw = 45 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 49240 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49302 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 45 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000912 
Either_Row_CoL_Bus_Util = 0.001054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49304 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008915
n_activity=334 dram_eff=0.1317
bk0: 15a 49334i bk1: 15a 49335i bk2: 6a 49341i bk3: 6a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49340i bk13: 1a 49342i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340000
Bank_Level_Parallism_Col = 1.288660
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288660 

BW Util details:
bwutil = 0.000892 
total_CMD = 49354 
util_bw = 44 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 49254 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49304 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49307 n_act=6 n_pre=0 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008307
n_activity=315 dram_eff=0.1302
bk0: 15a 49334i bk1: 15a 49332i bk2: 6a 49340i bk3: 3a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 1a 49342i bk13: 1a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853659
Row_Buffer_Locality_read = 0.853659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377551
Bank_Level_Parallism_Col = 1.315789
Bank_Level_Parallism_Ready = 1.048780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315789 

BW Util details:
bwutil = 0.000831 
total_CMD = 49354 
util_bw = 41 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 49256 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49307 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 41 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=7 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008915
n_activity=392 dram_eff=0.1122
bk0: 15a 49336i bk1: 14a 49335i bk2: 6a 49340i bk3: 4a 49342i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 2a 49342i bk13: 1a 49342i bk14: 2a 49341i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840909
Row_Buffer_Locality_read = 0.840909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.205357
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205357 

BW Util details:
bwutil = 0.000892 
total_CMD = 49354 
util_bw = 44 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 49237 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 44 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101309
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49301 n_act=6 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=326 dram_eff=0.1442
bk0: 7a 49340i bk1: 7a 49342i bk2: 13a 49336i bk3: 13a 49335i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 4a 49340i bk13: 3a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.872340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301887
Bank_Level_Parallism_Col = 1.262136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262136 

BW Util details:
bwutil = 0.000952 
total_CMD = 49354 
util_bw = 47 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 49248 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49301 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 47 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000952 
Either_Row_CoL_Bus_Util = 0.001074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=6 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009118
n_activity=312 dram_eff=0.1442
bk0: 7a 49341i bk1: 7a 49342i bk2: 13a 49335i bk3: 13a 49336i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 2a 49341i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313725
Bank_Level_Parallism_Col = 1.282828
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282828 

BW Util details:
bwutil = 0.000912 
total_CMD = 49354 
util_bw = 45 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 49252 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 45 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000912 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49305 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=310 dram_eff=0.1387
bk0: 7a 49340i bk1: 4a 49342i bk2: 13a 49334i bk3: 13a 49334i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 3a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356436
Bank_Level_Parallism_Col = 1.316326
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316326 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 49253 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49305 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00202618
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=7 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008915
n_activity=397 dram_eff=0.1108
bk0: 7a 49341i bk1: 4a 49342i bk2: 13a 49337i bk3: 12a 49336i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 4a 49340i bk13: 3a 49340i bk14: 1a 49342i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840909
Row_Buffer_Locality_read = 0.840909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.220339
Bank_Level_Parallism_Col = 1.194690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.194690 

BW Util details:
bwutil = 0.000892 
total_CMD = 49354 
util_bw = 44 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 44 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170199
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49305 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=335 dram_eff=0.1284
bk0: 7a 49340i bk1: 4a 49342i bk2: 13a 49336i bk3: 13a 49336i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 3a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330000
Bank_Level_Parallism_Col = 1.288660
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288660 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 49254 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49305 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198565
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49305 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=350 dram_eff=0.1229
bk0: 7a 49341i bk1: 4a 49342i bk2: 14a 49337i bk3: 12a 49337i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 3a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313131
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 49255 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49305 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172225
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49297 n_act=6 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001033
n_activity=432 dram_eff=0.1181
bk0: 11a 49337i bk1: 7a 49342i bk2: 14a 49337i bk3: 13a 49336i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 3a 49339i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309091
Bank_Level_Parallism_Col = 1.271028
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271028 

BW Util details:
bwutil = 0.001033 
total_CMD = 49354 
util_bw = 51 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 49244 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49297 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 51 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.001033 
Either_Row_CoL_Bus_Util = 0.001155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00202618
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49299 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009928
n_activity=483 dram_eff=0.1014
bk0: 11a 49340i bk1: 7a 49342i bk2: 13a 49337i bk3: 13a 49338i bk4: 0a 49354i bk5: 0a 49354i bk6: 0a 49354i bk7: 0a 49354i bk8: 0a 49354i bk9: 0a 49354i bk10: 0a 49354i bk11: 0a 49354i bk12: 3a 49340i bk13: 2a 49340i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123967
Bank_Level_Parallism_Col = 1.112069
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112069 

BW Util details:
bwutil = 0.000993 
total_CMD = 49354 
util_bw = 49 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 49233 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49299 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170199
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49299 n_act=8 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=343 dram_eff=0.137
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49342i bk5: 5a 49340i bk6: 9a 49338i bk7: 9a 49337i bk8: 8a 49339i bk9: 7a 49338i bk10: 2a 49340i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381356
Bank_Level_Parallism_Col = 1.324561
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324561 

BW Util details:
bwutil = 0.000952 
total_CMD = 49354 
util_bw = 47 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49299 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 47 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000952 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149937
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49302 n_act=8 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008915
n_activity=327 dram_eff=0.1346
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49342i bk5: 5a 49342i bk6: 9a 49337i bk7: 9a 49338i bk8: 7a 49338i bk9: 6a 49339i bk10: 2a 49341i bk11: 1a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.353448
Bank_Level_Parallism_Col = 1.321429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321429 

BW Util details:
bwutil = 0.000892 
total_CMD = 49354 
util_bw = 44 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 49238 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49302 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000871257
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=340 dram_eff=0.1265
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49340i bk5: 2a 49342i bk6: 9a 49337i bk7: 9a 49336i bk8: 7a 49339i bk9: 7a 49340i bk10: 2a 49340i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.394737
Bank_Level_Parallism_Col = 1.336364
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336364 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 49240 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00135754
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49301 n_act=8 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000932
n_activity=419 dram_eff=0.1098
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49341i bk5: 4a 49342i bk6: 9a 49338i bk7: 8a 49338i bk8: 8a 49338i bk9: 7a 49338i bk10: 3a 49342i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169118
Bank_Level_Parallism_Col = 1.145038
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145038 

BW Util details:
bwutil = 0.000932 
total_CMD = 49354 
util_bw = 46 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 49218 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49301 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 46 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.001074 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.018868 
queue_avg = 0.001540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0015399
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=340 dram_eff=0.1265
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49340i bk5: 2a 49342i bk6: 9a 49337i bk7: 9a 49337i bk8: 7a 49338i bk9: 7a 49338i bk10: 2a 49340i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387931
Bank_Level_Parallism_Col = 1.330357
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330357 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 49238 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00156016
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49301 n_act=8 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009118
n_activity=356 dram_eff=0.1264
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49341i bk5: 4a 49342i bk6: 10a 49339i bk7: 8a 49339i bk8: 7a 49339i bk9: 7a 49338i bk10: 2a 49341i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822222
Row_Buffer_Locality_read = 0.822222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368421
Bank_Level_Parallism_Col = 1.327273
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.327273 

BW Util details:
bwutil = 0.000912 
total_CMD = 49354 
util_bw = 45 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 49240 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49301 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 45 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000912 
Either_Row_CoL_Bus_Util = 0.001074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101309
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49298 n_act=8 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009726
n_activity=427 dram_eff=0.1124
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 6a 49340i bk5: 5a 49342i bk6: 10a 49339i bk7: 9a 49338i bk8: 7a 49339i bk9: 7a 49337i bk10: 2a 49340i bk11: 2a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283465
Bank_Level_Parallism_Col = 1.237705
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.237705 

BW Util details:
bwutil = 0.000973 
total_CMD = 49354 
util_bw = 48 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 49227 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49298 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 48 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000973 
Either_Row_CoL_Bus_Util = 0.001135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101309
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49302 n_act=8 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008915
n_activity=415 dram_eff=0.106
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 5a 49342i bk5: 5a 49342i bk6: 9a 49339i bk7: 9a 49341i bk8: 7a 49338i bk9: 6a 49338i bk10: 2a 49340i bk11: 1a 49342i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212598
Bank_Level_Parallism_Col = 1.190083
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190083 

BW Util details:
bwutil = 0.000892 
total_CMD = 49354 
util_bw = 44 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 49227 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49302 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127649
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=340 dram_eff=0.1265
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49337i bk5: 11a 49337i bk6: 4a 49341i bk7: 1a 49342i bk8: 3a 49340i bk9: 3a 49342i bk10: 5a 49339i bk11: 5a 49339i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385965
Bank_Level_Parallism_Col = 1.336364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336364 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 49240 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00200592
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49300 n_act=8 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000932
n_activity=359 dram_eff=0.1281
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 12a 49338i bk5: 10a 49338i bk6: 4a 49340i bk7: 4a 49342i bk8: 3a 49341i bk9: 3a 49342i bk10: 5a 49339i bk11: 5a 49339i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.309734
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.309734 

BW Util details:
bwutil = 0.000932 
total_CMD = 49354 
util_bw = 46 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 49237 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49300 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 46 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.001094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172225
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49298 n_act=8 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009726
n_activity=417 dram_eff=0.1151
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 12a 49338i bk5: 11a 49337i bk6: 5a 49342i bk7: 4a 49342i bk8: 3a 49340i bk9: 3a 49342i bk10: 5a 49339i bk11: 5a 49338i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275591
Bank_Level_Parallism_Col = 1.245902
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245902 

BW Util details:
bwutil = 0.000973 
total_CMD = 49354 
util_bw = 48 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 49227 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49298 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 48 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000973 
Either_Row_CoL_Bus_Util = 0.001135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00202618
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=424 dram_eff=0.1014
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49338i bk5: 11a 49339i bk6: 4a 49342i bk7: 4a 49342i bk8: 3a 49341i bk9: 1a 49342i bk10: 5a 49339i bk11: 4a 49339i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204724
Bank_Level_Parallism_Col = 1.190083
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190083 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 49227 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178304
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49299 n_act=8 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=329 dram_eff=0.1429
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49337i bk5: 11a 49336i bk6: 4a 49340i bk7: 4a 49342i bk8: 3a 49340i bk9: 3a 49342i bk10: 6a 49339i bk11: 5a 49339i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355372
Bank_Level_Parallism_Col = 1.299145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.299145 

BW Util details:
bwutil = 0.000952 
total_CMD = 49354 
util_bw = 47 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 49233 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49299 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 47 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000952 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198565
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=315 dram_eff=0.1365
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49336i bk5: 11a 49337i bk6: 4a 49341i bk7: 4a 49342i bk8: 3a 49341i bk9: 1a 49342i bk10: 5a 49339i bk11: 4a 49340i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.377193
Bank_Level_Parallism_Col = 1.336364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336364 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 49240 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176278
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49303 n_act=8 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008713
n_activity=332 dram_eff=0.1295
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49336i bk5: 11a 49334i bk6: 4a 49341i bk7: 1a 49342i bk8: 3a 49340i bk9: 3a 49342i bk10: 5a 49339i bk11: 5a 49340i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387931
Bank_Level_Parallism_Col = 1.339286
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.339286 

BW Util details:
bwutil = 0.000871 
total_CMD = 49354 
util_bw = 43 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 49238 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49303 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 43 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020667
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49354 n_nop=49299 n_act=8 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009523
n_activity=394 dram_eff=0.1193
bk0: 0a 49354i bk1: 0a 49354i bk2: 0a 49354i bk3: 0a 49354i bk4: 11a 49337i bk5: 10a 49336i bk6: 4a 49341i bk7: 4a 49337i bk8: 4a 49342i bk9: 3a 49342i bk10: 6a 49339i bk11: 5a 49339i bk12: 0a 49354i bk13: 0a 49354i bk14: 0a 49354i bk15: 0a 49354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829787
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328000
Bank_Level_Parallism_Col = 1.258333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258333 

BW Util details:
bwutil = 0.000952 
total_CMD = 49354 
util_bw = 47 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 49229 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49354 
n_nop = 49299 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 47 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000952 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46, Miss = 36, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 46, Miss = 33, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 45, Miss = 35, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 62, Miss = 38, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 36, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 49, Miss = 36, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 46, Miss = 36, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 46, Miss = 33, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 51, Miss = 37, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 49, Miss = 38, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 47, Miss = 37, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 45, Miss = 34, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 51, Miss = 38, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 44, Miss = 33, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 47, Miss = 36, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 46, Miss = 36, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 57, Miss = 38, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 48, Miss = 37, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 51, Miss = 38, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 62, Miss = 39, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 47, Miss = 36, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 51, Miss = 36, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 48, Miss = 37, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 49, Miss = 38, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 51, Miss = 38, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 62, Miss = 39, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 49, Miss = 36, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 47, Miss = 36, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 46, Miss = 34, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 59, Miss = 38, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 2311
L2_total_cache_miss_rate = 0.7436
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 65728
Req_Network_injected_packets_per_cycle =       0.0473 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0077
Req_Bank_Level_Parallism =       2.3871
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 65728
Reply_Network_injected_packets_per_cycle =        0.0473
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.1154
Reply_Bank_Level_Parallism =       2.0610
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 33 sec (453 sec)
gpgpu_simulation_rate = 552 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-8.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 224 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x2cd03df0, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 232 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2e506db0, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 240 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2fd09d70, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 248 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3150cd30, kernel=0x7aedf0d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 256 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x32d0fcf0, kernel=0x7aedf0d0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 264 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x34512cb0, kernel=0x7aedf0d0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 272 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x35d15c70, kernel=0x7aedf0d0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 280 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x37518c30, kernel=0x7aedf0d0
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 9387
gpu_sim_insn = 71448
gpu_ipc =       7.6114
gpu_tot_sim_cycle = 75115
gpu_tot_sim_insn = 321516
gpu_tot_ipc =       4.2803
gpu_tot_issued_cta = 36
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0946
partiton_level_parallism_total  =       0.0532
partiton_level_parallism_util =       3.8777
partiton_level_parallism_util_total  =       2.6101
L2_BW  =       3.4268 GB/Sec
L2_BW_total  =       1.9271 GB/Sec
gpu_total_sim_rate=621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 907776
gpgpu_n_tot_w_icount = 28368
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72	W0_Idle:470934	W0_Scoreboard:119250	W1:1188	W2:1080	W3:1080	W4:1080	W5:1080	W6:1080	W7:1080	W8:1080	W9:1080	W10:1080	W11:1080	W12:1080	W13:1080	W14:1080	W15:1080	W16:11988	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:28368	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 346 
max_icnt2mem_latency = 32 
maxmrqlatency = 35 
max_icnt2sh_latency = 5 
averagemflatency = 251 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:1327 	271 	5 	2 	194 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2195 	1801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3994 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3971 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 17.000000  7.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000 
dram[1]: 16.000000 16.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000 
dram[2]:  9.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000 
dram[3]:  6.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  2.000000 
dram[4]: 17.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  3.000000 
dram[5]: 17.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.000000  3.000000  2.000000 
dram[6]: 17.000000 17.000000  7.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000 
dram[7]: 17.000000 16.000000  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.000000  3.000000 
dram[8]:  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  5.000000  2.000000  1.000000 
dram[9]:  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  1.000000  1.000000 
dram[10]:  8.000000  4.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000 
dram[11]:  8.000000  5.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000 
dram[12]:  8.000000  4.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000 
dram[13]:  9.000000  5.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000 
dram[14]: 12.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  1.000000  1.000000 
dram[15]:  6.500000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  1.000000  1.000000 
dram[16]:      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000 11.000000  9.000000  4.000000  3.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000  9.000000  8.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  6.000000  2.000000 11.000000 11.000000  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  6.000000  5.000000 11.000000 10.000000  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  6.000000  2.000000 11.000000 11.000000  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  7.000000  5.000000 13.000000 10.000000  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000  9.000000  9.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000  9.000000  8.000000  3.000000  1.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  1.000000  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan 15.000000 12.000000  6.000000  5.000000  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000  4.000000  1.000000  7.000000  6.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000  5.000000  4.000000  9.000000  7.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000  4.000000  1.000000  7.000000  6.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  1.000000  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan 13.000000 12.000000  5.000000  5.000000  4.000000  4.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
average row locality = 1801/258 = 6.980620
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17         7         3         0         0         0         0         0         0         0         0         2         2         3         3 
dram[1]:        16        16         8         5         0         0         0         0         0         0         0         0         2         2         3         3 
dram[2]:         9        17         7         7         0         0         0         0         0         0         0         0         2         2         3         3 
dram[3]:        12        17         7         7         0         0         0         0         0         0         0         0         2         1         3         2 
dram[4]:        17        17         7         7         0         0         0         0         0         0         0         0         3         2         5         3 
dram[5]:        17        17         7         7         0         0         0         0         0         0         0         0         2         1         3         2 
dram[6]:        17        17         7         3         0         0         0         0         0         0         0         0         2         2         3         3 
dram[7]:        17        16         7         5         0         0         0         0         0         0         0         0         2         2         3         3 
dram[8]:         8         8        15        15         0         0         0         0         0         0         0         0         7         5         2         1 
dram[9]:         8         8        15        15         0         0         0         0         0         0         0         0         5         4         1         1 
dram[10]:         8         4        15        15         0         0         0         0         0         0         0         0         5         5         1         1 
dram[11]:         8         5        15        14         0         0         0         0         0         0         0         0         5         5         1         1 
dram[12]:         8         4        15        15         0         0         0         0         0         0         0         0         5         5         1         1 
dram[13]:         9         5        17        14         0         0         0         0         0         0         0         0         5         5         1         1 
dram[14]:        12         8        15        15         0         0         0         0         0         0         0         0         5         5         1         1 
dram[15]:        13         8        15        15         0         0         0         0         0         0         0         0         5         4         1         1 
dram[16]:         0         0         0         0         6         6        11        11        11         9         4         3         0         0         0         0 
dram[17]:         0         0         0         0         6         6        11        11         9         8         3         1         0         0         0         0 
dram[18]:         0         0         0         0         6         2        11        11         9         9         3         3         0         0         0         0 
dram[19]:         0         0         0         0         6         5        11        10         9         9         3         3         0         0         0         0 
dram[20]:         0         0         0         0         6         2        11        11         9         9         3         3         0         0         0         0 
dram[21]:         0         0         0         0         7         5        13        10         9         9         3         3         0         0         0         0 
dram[22]:         0         0         0         0         6         6        11        11         9         9         3         3         0         0         0         0 
dram[23]:         0         0         0         0         6         6        11        11         9         8         3         1         0         0         0         0 
dram[24]:         0         0         0         0        13        13         5         1         4         4         7         7         0         0         0         0 
dram[25]:         0         0         0         0        15        12         6         5         4         4         7         7         0         0         0         0 
dram[26]:         0         0         0         0        13        13         5         5         4         4         7         7         0         0         0         0 
dram[27]:         0         0         0         0        13        13         5         5         4         1         7         6         0         0         0         0 
dram[28]:         0         0         0         0        13        13         5         5         5         4         9         7         0         0         0         0 
dram[29]:         0         0         0         0        13        13         5         5         4         1         7         6         0         0         0         0 
dram[30]:         0         0         0         0        13        13         5         1         4         4         7         7         0         0         0         0 
dram[31]:         0         0         0         0        13        12         5         5         4         4         7         7         0         0         0         0 
total dram reads = 1801
min_bank_accesses = 0!
chip skew: 62/50 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        390       346       885      1655    none      none      none      none      none      none      none      none         881       886       315       317
dram[1]:        396       359       906      1076    none      none      none      none      none      none      none      none         893       882       316       316
dram[2]:        378       390      1205       882    none      none      none      none      none      none      none      none         888       882       321       321
dram[3]:        382       390      1098       885    none      none      none      none      none      none      none      none         883      1267       321       327
dram[4]:        391       390       884       876    none      none      none      none      none      none      none      none         947       888       351       316
dram[5]:        391       391       881       877    none      none      none      none      none      none      none      none         896      1289       315       317
dram[6]:        391       347       876      1635    none      none      none      none      none      none      none      none         890       897       321       322
dram[7]:        391       360       877      1066    none      none      none      none      none      none      none      none        1357       884       321       322
dram[8]:        883       875       389       389    none      none      none      none      none      none      none      none         371       359       981       896
dram[9]:        882       876       388       389    none      none      none      none      none      none      none      none         358       317       904       712
dram[10]:        876      1444       388       339    none      none      none      none      none      none      none      none         358       357       902       906
dram[11]:        877      1179       389       367    none      none      none      none      none      none      none      none         358       358      1271       893
dram[12]:        883      1460       388       338    none      none      none      none      none      none      none      none         358       358       894       896
dram[13]:        798      1191       391       366    none      none      none      none      none      none      none      none         358       359       897       890
dram[14]:        564       882       389       389    none      none      none      none      none      none      none      none         358       359       902       889
dram[15]:        591       883       388       388    none      none      none      none      none      none      none      none         358       319       893       701
dram[16]:     none      none      none      none         885       877       382       382       383       379       929       885    none      none      none      none  
dram[17]:     none      none      none      none         881       878       380       381       378       313       894      1867    none      none      none      none  
dram[18]:     none      none      none      none         877      2017       380       314       378       378       888       893    none      none      none      none  
dram[19]:     none      none      none      none         878       952       382       389       379       379      1386       881    none      none      none      none  
dram[20]:     none      none      none      none         886      2042       381       313       378       378       880       880    none      none      none      none  
dram[21]:     none      none      none      none         908       961       384       387       379       379       891       879    none      none      none      none  
dram[22]:     none      none      none      none        1259       881       380       380       379       380       883       878    none      none      none      none  
dram[23]:     none      none      none      none        1040       887       381       381       378       315       880      1834    none      none      none      none  
dram[24]:     none      none      none      none         386       328       888      3201       879       878       371       371    none      none      none      none  
dram[25]:     none      none      none      none         389       375       912       846       890       878       372       372    none      none      none      none  
dram[26]:     none      none      none      none         386       387      1335       880       881       877       371       373    none      none      none      none  
dram[27]:     none      none      none      none         386       386       960       889       878      2400       371       317    none      none      none      none  
dram[28]:     none      none      none      none         387       387       888       877       918       884       379       372    none      none      none      none  
dram[29]:     none      none      none      none         386       386       879       878       891      2440       371       314    none      none      none      none  
dram[30]:     none      none      none      none         386       329       877      3156       886       892       370       371    none      none      none      none  
dram[31]:     none      none      none      none         387       376       878       841      1401       879       371       371    none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       331       331       328         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        330       327       330       327         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        330       330       330       328         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        346       330       326       327         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        330       330       330       327         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        332       331       329       326         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        332       331       330       325         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        330       329       329       326         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        329       326       331       330         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        328       325       330       330         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        329       325       330       330         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        328       325       331       330         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        330       327       330       330         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        329       326       331       327         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        330       327       331       330         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        341       326       330       330         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       326       331       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=438 dram_eff=0.1233
bk0: 17a 56384i bk1: 17a 56383i bk2: 7a 56388i bk3: 3a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56390i bk13: 2a 56388i bk14: 3a 56389i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320312
Bank_Level_Parallism_Col = 1.266129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266129 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56274 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000886493
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56339 n_act=8 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009751
n_activity=437 dram_eff=0.1259
bk0: 16a 56384i bk1: 16a 56384i bk2: 8a 56389i bk3: 5a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56389i bk13: 2a 56390i bk14: 3a 56389i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.854545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294574
Bank_Level_Parallism_Col = 1.256000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.256000 

BW Util details:
bwutil = 0.000975 
total_CMD = 56402 
util_bw = 55 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56273 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56339 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 55 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000620545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56344 n_act=8 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008865
n_activity=450 dram_eff=0.1111
bk0: 9a 56386i bk1: 17a 56384i bk2: 7a 56388i bk3: 7a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56388i bk13: 2a 56390i bk14: 3a 56389i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350000
Bank_Level_Parallism_Col = 1.293103
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293103 

BW Util details:
bwutil = 0.000886 
total_CMD = 56402 
util_bw = 50 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 56282 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56344 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 50 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00125882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56341 n_act=9 n_pre=1 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009042
n_activity=538 dram_eff=0.0948
bk0: 12a 56362i bk1: 17a 56386i bk2: 7a 56390i bk3: 7a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56388i bk13: 1a 56390i bk14: 3a 56389i bk15: 2a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129630
Bank_Level_Parallism_Col = 1.118881
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118881 

BW Util details:
bwutil = 0.000904 
total_CMD = 56402 
util_bw = 51 
Wasted_Col = 99 
Wasted_Row = 12 
Idle = 56240 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56341 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 51 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.000904 
Either_Row_CoL_Bus_Util = 0.001082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173753
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56333 n_act=8 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001082
n_activity=479 dram_eff=0.1273
bk0: 17a 56382i bk1: 17a 56381i bk2: 7a 56388i bk3: 7a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 3a 56388i bk13: 2a 56390i bk14: 5a 56388i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868852
Row_Buffer_Locality_read = 0.868852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.231292
Bank_Level_Parallism_Col = 1.190141
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190141 

BW Util details:
bwutil = 0.001082 
total_CMD = 56402 
util_bw = 61 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 56255 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56333 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 61 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001082 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000833304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56338 n_act=8 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009929
n_activity=417 dram_eff=0.1343
bk0: 17a 56381i bk1: 17a 56382i bk2: 7a 56389i bk3: 7a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56388i bk13: 1a 56390i bk14: 3a 56389i bk15: 2a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300752
Bank_Level_Parallism_Col = 1.255814
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.255814 

BW Util details:
bwutil = 0.000993 
total_CMD = 56402 
util_bw = 56 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 56269 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56338 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 56 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000886493
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=407 dram_eff=0.1327
bk0: 17a 56381i bk1: 17a 56379i bk2: 7a 56388i bk3: 3a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56390i bk13: 2a 56388i bk14: 3a 56389i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 56270 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56339 n_act=8 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009751
n_activity=482 dram_eff=0.1141
bk0: 17a 56383i bk1: 16a 56382i bk2: 7a 56388i bk3: 5a 56390i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 2a 56390i bk13: 2a 56390i bk14: 3a 56389i bk15: 3a 56389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.854545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188811
Bank_Level_Parallism_Col = 1.167883
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167883 

BW Util details:
bwutil = 0.000975 
total_CMD = 56402 
util_bw = 55 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 56259 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56339 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 55 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109925
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56333 n_act=8 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001082
n_activity=467 dram_eff=0.1306
bk0: 8a 56388i bk1: 8a 56390i bk2: 15a 56383i bk3: 15a 56382i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 7a 56387i bk13: 5a 56388i bk14: 2a 56390i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868852
Row_Buffer_Locality_read = 0.868852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243056
Bank_Level_Parallism_Col = 1.215827
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215827 

BW Util details:
bwutil = 0.001082 
total_CMD = 56402 
util_bw = 61 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 56258 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56333 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 61 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001082 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56337 n_act=8 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001011
n_activity=426 dram_eff=0.1338
bk0: 8a 56389i bk1: 8a 56390i bk2: 15a 56382i bk3: 15a 56383i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56388i bk13: 4a 56389i bk14: 1a 56389i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.859649
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330769
Bank_Level_Parallism_Col = 1.293651
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293651 

BW Util details:
bwutil = 0.001011 
total_CMD = 56402 
util_bw = 57 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56272 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56337 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 57 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=427 dram_eff=0.1265
bk0: 8a 56388i bk1: 4a 56390i bk2: 15a 56381i bk3: 15a 56381i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56388i bk13: 5a 56388i bk14: 1a 56388i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.322581
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.322581 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56274 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177299
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=505 dram_eff=0.1069
bk0: 8a 56389i bk1: 5a 56390i bk2: 15a 56384i bk3: 14a 56383i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56388i bk13: 5a 56388i bk14: 1a 56390i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183099
Bank_Level_Parallism_Col = 1.161765
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161765 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 56260 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148931
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=448 dram_eff=0.1205
bk0: 8a 56388i bk1: 4a 56390i bk2: 15a 56384i bk3: 15a 56384i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56387i bk13: 5a 56387i bk14: 1a 56388i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354331
Bank_Level_Parallism_Col = 1.300813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300813 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173753
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56337 n_act=8 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001011
n_activity=488 dram_eff=0.1168
bk0: 9a 56389i bk1: 5a 56390i bk2: 17a 56384i bk3: 14a 56385i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56387i bk13: 5a 56387i bk14: 1a 56389i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.859649
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.323077
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.001011 
total_CMD = 56402 
util_bw = 57 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56272 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56337 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 57 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150704
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56332 n_act=8 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001099
n_activity=554 dram_eff=0.1119
bk0: 12a 56385i bk1: 8a 56390i bk2: 15a 56385i bk3: 15a 56384i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56387i bk13: 5a 56386i bk14: 1a 56388i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335766
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.016129
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.001099 
total_CMD = 56402 
util_bw = 62 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 56265 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56332 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 62 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001099 
Either_Row_CoL_Bus_Util = 0.001241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177299
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56330 n_act=9 n_pre=1 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001099
n_activity=607 dram_eff=0.1021
bk0: 13a 56364i bk1: 8a 56390i bk2: 15a 56385i bk3: 15a 56386i bk4: 0a 56402i bk5: 0a 56402i bk6: 0a 56402i bk7: 0a 56402i bk8: 0a 56402i bk9: 0a 56402i bk10: 0a 56402i bk11: 0a 56402i bk12: 5a 56387i bk13: 4a 56387i bk14: 1a 56388i bk15: 1a 56390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854839
Row_Buffer_Locality_read = 0.854839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272152
Bank_Level_Parallism_Col = 1.172185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172185 

BW Util details:
bwutil = 0.001099 
total_CMD = 56402 
util_bw = 62 
Wasted_Col = 95 
Wasted_Row = 1 
Idle = 56244 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56330 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 62 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.001099 
Either_Row_CoL_Bus_Util = 0.001277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148931
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56333 n_act=8 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001082
n_activity=433 dram_eff=0.1409
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56390i bk5: 6a 56388i bk6: 11a 56385i bk7: 11a 56384i bk8: 11a 56386i bk9: 9a 56386i bk10: 4a 56388i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868852
Row_Buffer_Locality_read = 0.868852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.282443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282443 

BW Util details:
bwutil = 0.001082 
total_CMD = 56402 
util_bw = 61 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56267 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56333 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 61 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001082 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131201
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56339 n_act=8 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009751
n_activity=401 dram_eff=0.1372
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56390i bk5: 6a 56390i bk6: 11a 56384i bk7: 11a 56385i bk8: 9a 56386i bk9: 8a 56387i bk10: 3a 56389i bk11: 1a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.854545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317829
Bank_Level_Parallism_Col = 1.288000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288000 

BW Util details:
bwutil = 0.000975 
total_CMD = 56402 
util_bw = 55 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56273 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56339 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 55 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000762384
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=423 dram_eff=0.1277
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56388i bk5: 2a 56390i bk6: 11a 56384i bk7: 11a 56383i bk8: 9a 56387i bk9: 9a 56388i bk10: 3a 56388i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354331
Bank_Level_Parallism_Col = 1.300813
Bank_Level_Parallism_Ready = 1.018519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300813 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011879
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56339 n_act=8 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009929
n_activity=495 dram_eff=0.1131
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56389i bk5: 5a 56390i bk6: 11a 56385i bk7: 10a 56385i bk8: 9a 56386i bk9: 9a 56386i bk10: 3a 56390i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155405
Bank_Level_Parallism_Col = 1.132867
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132867 

BW Util details:
bwutil = 0.000993 
total_CMD = 56402 
util_bw = 56 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 56254 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56339 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 56 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001117 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.015873 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134747
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=414 dram_eff=0.1304
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56388i bk5: 2a 56390i bk6: 11a 56385i bk7: 11a 56385i bk8: 9a 56385i bk9: 9a 56385i bk10: 3a 56388i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.348837
Bank_Level_Parallism_Col = 1.296000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.296000 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 56273 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013652
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56335 n_act=8 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001046
n_activity=446 dram_eff=0.1323
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 7a 56389i bk5: 5a 56390i bk6: 13a 56386i bk7: 10a 56387i bk8: 9a 56386i bk9: 9a 56385i bk10: 3a 56389i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864407
Row_Buffer_Locality_read = 0.864407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320611
Bank_Level_Parallism_Col = 1.283465
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283465 

BW Util details:
bwutil = 0.001046 
total_CMD = 56402 
util_bw = 59 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 56271 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56335 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 59 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001046 
Either_Row_CoL_Bus_Util = 0.001188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000886493
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56336 n_act=8 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001028
n_activity=503 dram_eff=0.1153
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56388i bk5: 6a 56390i bk6: 11a 56387i bk7: 11a 56386i bk8: 9a 56386i bk9: 9a 56384i bk10: 3a 56388i bk11: 3a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258993
Bank_Level_Parallism_Col = 1.216418
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216418 

BW Util details:
bwutil = 0.001028 
total_CMD = 56402 
util_bw = 58 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 56263 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56336 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 58 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001028 
Either_Row_CoL_Bus_Util = 0.001170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000886493
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56339 n_act=8 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009751
n_activity=498 dram_eff=0.1104
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 6a 56390i bk5: 6a 56390i bk6: 11a 56387i bk7: 11a 56389i bk8: 9a 56385i bk9: 8a 56385i bk10: 3a 56388i bk11: 1a 56390i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854545
Row_Buffer_Locality_read = 0.854545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192857
Bank_Level_Parallism_Col = 1.171642
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171642 

BW Util details:
bwutil = 0.000975 
total_CMD = 56402 
util_bw = 55 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 56262 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56339 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 55 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111698
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=414 dram_eff=0.1304
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56385i bk5: 13a 56385i bk6: 5a 56389i bk7: 1a 56390i bk8: 4a 56388i bk9: 4a 56390i bk10: 7a 56386i bk11: 7a 56386i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346457
Bank_Level_Parallism_Col = 1.300813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300813 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175526
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56334 n_act=8 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001064
n_activity=449 dram_eff=0.1336
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 15a 56385i bk5: 12a 56386i bk6: 6a 56388i bk7: 5a 56390i bk8: 4a 56389i bk9: 4a 56390i bk10: 7a 56386i bk11: 7a 56386i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313433
Bank_Level_Parallism_Col = 1.269231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269231 

BW Util details:
bwutil = 0.001064 
total_CMD = 56402 
util_bw = 60 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 56268 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56334 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 60 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001064 
Either_Row_CoL_Bus_Util = 0.001206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150704
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56336 n_act=8 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001028
n_activity=493 dram_eff=0.1176
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56386i bk5: 13a 56385i bk6: 5a 56390i bk7: 5a 56390i bk8: 4a 56388i bk9: 4a 56390i bk10: 7a 56386i bk11: 7a 56385i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251799
Bank_Level_Parallism_Col = 1.223881
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.223881 

BW Util details:
bwutil = 0.001028 
total_CMD = 56402 
util_bw = 58 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 56263 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56336 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 58 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001028 
Either_Row_CoL_Bus_Util = 0.001170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177299
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=507 dram_eff=0.1065
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56386i bk5: 13a 56387i bk6: 5a 56390i bk7: 5a 56390i bk8: 4a 56389i bk9: 1a 56390i bk10: 7a 56386i bk11: 6a 56386i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185714
Bank_Level_Parallism_Col = 1.171642
Bank_Level_Parallism_Ready = 1.018519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171642 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 56262 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156023
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56333 n_act=8 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001082
n_activity=419 dram_eff=0.1456
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56384i bk5: 13a 56383i bk6: 5a 56388i bk7: 5a 56390i bk8: 5a 56388i bk9: 4a 56390i bk10: 9a 56386i bk11: 7a 56387i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868852
Row_Buffer_Locality_read = 0.868852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.311594
Bank_Level_Parallism_Col = 1.261194
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261194 

BW Util details:
bwutil = 0.001082 
total_CMD = 56402 
util_bw = 61 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 56264 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56333 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 61 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001082 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00173753
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=389 dram_eff=0.1388
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56383i bk5: 13a 56384i bk6: 5a 56389i bk7: 5a 56390i bk8: 4a 56389i bk9: 1a 56390i bk10: 7a 56387i bk11: 6a 56388i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.338583
Bank_Level_Parallism_Col = 1.300813
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300813 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 56275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0015425
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56340 n_act=8 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009574
n_activity=415 dram_eff=0.1301
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56383i bk5: 13a 56381i bk6: 5a 56389i bk7: 1a 56390i bk8: 4a 56388i bk9: 4a 56390i bk10: 7a 56387i bk11: 7a 56388i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.348837
Bank_Level_Parallism_Col = 1.304000
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304000 

BW Util details:
bwutil = 0.000957 
total_CMD = 56402 
util_bw = 54 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 56273 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56340 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180845
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56402 n_nop=56337 n_act=8 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001011
n_activity=470 dram_eff=0.1213
bk0: 0a 56402i bk1: 0a 56402i bk2: 0a 56402i bk3: 0a 56402i bk4: 13a 56384i bk5: 12a 56383i bk6: 5a 56389i bk7: 5a 56385i bk8: 4a 56390i bk9: 4a 56390i bk10: 7a 56387i bk11: 7a 56387i bk12: 0a 56402i bk13: 0a 56402i bk14: 0a 56402i bk15: 0a 56402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859649
Row_Buffer_Locality_read = 0.859649
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299270
Bank_Level_Parallism_Col = 1.234848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234848 

BW Util details:
bwutil = 0.001011 
total_CMD = 56402 
util_bw = 57 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 56265 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56402 
n_nop = 56337 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 57 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 45, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 48, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 51, Miss = 39, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 75, Miss = 47, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 73, Miss = 49, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 62, Miss = 47, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 66, Miss = 50, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 57, Miss = 43, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 59, Miss = 46, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 70, Miss = 46, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 65, Miss = 48, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 75, Miss = 47, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 67, Miss = 50, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 75, Miss = 47, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 66, Miss = 49, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 60, Miss = 46, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 59, Miss = 47, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 59, Miss = 43, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 72, Miss = 46, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 62, Miss = 47, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 2953
L2_total_cache_miss_rate = 0.7390
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 75115
Req_Network_injected_packets_per_cycle =       0.0532 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0072
Req_Bank_Level_Parallism =       2.6101
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 75115
Reply_Network_injected_packets_per_cycle =        0.0532
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.1357
Reply_Bank_Level_Parallism =       2.2602
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 37 sec (517 sec)
gpgpu_simulation_rate = 621 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-9.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 9
-grid dim = (9,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 288 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x38d1bbf0, kernel=0x7aedf0d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 296 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3a51ebb0, kernel=0x7aedf0d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 304 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3bd21b70, kernel=0x7aedf0d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 312 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3d524b30, kernel=0x7aedf0d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 320 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3ed27af0, kernel=0x7aedf0d0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 328 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4052aab0, kernel=0x7aedf0d0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 336 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x41d2da70, kernel=0x7aedf0d0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 344 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x43530a30, kernel=0x7aedf0d0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 352 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x44d339f0, kernel=0x7aedf0d0
thread block = 8,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9537
gpu_sim_insn = 80379
gpu_ipc =       8.4281
gpu_tot_sim_cycle = 84652
gpu_tot_sim_insn = 401895
gpu_tot_ipc =       4.7476
gpu_tot_issued_cta = 45
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1047
partiton_level_parallism_total  =       0.0590
partiton_level_parallism_util =       4.0282
partiton_level_parallism_util_total  =       2.8078
L2_BW  =       3.7945 GB/Sec
L2_BW_total  =       2.1374 GB/Sec
gpu_total_sim_rate=690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5040
	L1D_total_cache_misses = 4365
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2070

Total_core_cache_fail_stats:
ctas_completed 45, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 1134720
gpgpu_n_tot_w_icount = 35460
gpgpu_n_stall_shd_mem = 19485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2925
gpgpu_n_mem_write_global = 2070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13005
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 82125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18900
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 585
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90	W0_Idle:588834	W0_Scoreboard:149118	W1:1485	W2:1350	W3:1350	W4:1350	W5:1350	W6:1350	W7:1350	W8:1350	W9:1350	W10:1350	W11:1350	W12:1350	W13:1350	W14:1350	W15:1350	W16:14985	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35460	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23400 {8:2925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82800 {40:2070,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 117000 {40:2925,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16560 {8:2070,}
maxmflatency = 386 
max_icnt2mem_latency = 32 
maxmrqlatency = 68 
max_icnt2sh_latency = 5 
averagemflatency = 245 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1618 	356 	5 	8 	204 	38 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2762 	2233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4993 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4964 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]: 11.000000 11.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  5.000000 
dram[1]:  9.500000 10.000000  9.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000 
dram[2]:  4.666667  7.333333  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000 
dram[3]:  4.000000  7.333333  4.500000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  4.000000 
dram[4]:  7.333333  7.333333  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  5.000000 
dram[5]:  7.333333  7.333333  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  4.000000 
dram[6]: 11.000000 11.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  5.000000  5.000000 
dram[7]: 11.000000 10.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.000000  5.000000  5.000000 
dram[8]:  3.333333  3.333333 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  7.000000  3.000000  2.000000 
dram[9]:  3.333333  4.500000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  6.000000  2.000000  2.000000 
dram[10]:  3.333333  2.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  1.000000 
dram[11]:  3.333333  2.333333 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000 
dram[12]:  3.333333  2.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  1.000000 
dram[13]:  4.000000  2.333333 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000 
dram[14]:  4.666667  3.333333 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000  2.000000  2.000000 
dram[15]:  5.000000  4.500000 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  6.000000  2.000000  2.000000 
dram[16]:      -nan      -nan      -nan      -nan  7.000000  7.000000 13.000000 13.000000 13.000000 11.000000  5.000000  4.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 13.000000 11.000000 10.000000  4.000000  2.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  7.000000  3.000000 13.000000 13.000000 11.000000 11.000000  4.000000  3.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 12.000000 11.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  7.000000  3.000000 13.000000 13.000000 11.000000 11.000000  4.000000  3.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  8.000000  6.000000 15.000000 12.000000 11.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  7.000000  7.000000 13.000000 13.000000 11.000000 11.000000  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 13.000000 11.000000 10.000000  4.000000  2.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  2.000000  5.000000  4.000000  9.000000  9.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan 17.000000 14.000000  7.000000  6.000000  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  6.000000  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  5.000000  5.000000  2.000000  9.000000  8.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  6.000000  6.000000  5.000000 11.000000  9.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  5.000000  5.000000  2.000000  9.000000  8.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  2.000000  5.000000  4.000000  9.000000  9.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan 15.000000 14.000000  6.000000  6.000000  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan 
average row locality = 2233/313 = 7.134185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        22        22         8         4         0         0         0         0         0         0         0         0         3         2         5         5 
dram[1]:        19        20         9         6         0         0         0         0         0         0         0         0         3         3         5         5 
dram[2]:        14        22         8         8         0         0         0         0         0         0         0         0         3         3         5         5 
dram[3]:        16        22         9         7         0         0         0         0         0         0         0         0         3         2         5         4 
dram[4]:        22        22         8         8         0         0         0         0         0         0         0         0         4         3         7         5 
dram[5]:        22        22         8         7         0         0         0         0         0         0         0         0         3         2         5         4 
dram[6]:        22        22         8         4         0         0         0         0         0         0         0         0         3         2         5         5 
dram[7]:        22        20         8         6         0         0         0         0         0         0         0         0         3         3         5         5 
dram[8]:        10        10        17        17         0         0         0         0         0         0         0         0         9         7         3         2 
dram[9]:        10         9        17        17         0         0         0         0         0         0         0         0         7         6         2         2 
dram[10]:        10         6        17        17         0         0         0         0         0         0         0         0         7         7         2         1 
dram[11]:        10         7        17        16         0         0         0         0         0         0         0         0         7         7         2         2 
dram[12]:        10         6        17        17         0         0         0         0         0         0         0         0         7         7         2         1 
dram[13]:        12         7        19        16         0         0         0         0         0         0         0         0         7         7         2         2 
dram[14]:        14        10        17        17         0         0         0         0         0         0         0         0         7         7         2         2 
dram[15]:        15         9        20        17         0         0         0         0         0         0         0         0         7         6         2         2 
dram[16]:         0         0         0         0         7         7        13        13        13        11         5         4         0         0         0         0 
dram[17]:         0         0         0         0         7         6        13        13        11        10         4         2         0         0         0         0 
dram[18]:         0         0         0         0         7         3        13        13        11        11         4         3         0         0         0         0 
dram[19]:         0         0         0         0         7         6        13        12        11        11         4         4         0         0         0         0 
dram[20]:         0         0         0         0         7         3        13        13        11        11         4         3         0         0         0         0 
dram[21]:         0         0         0         0         8         6        15        12        11        11         4         4         0         0         0         0 
dram[22]:         0         0         0         0         7         7        13        13        11        11         4         4         0         0         0         0 
dram[23]:         0         0         0         0         7         6        13        13        11        10         4         2         0         0         0         0 
dram[24]:         0         0         0         0        15        15         6         2         5         4         9         9         0         0         0         0 
dram[25]:         0         0         0         0        17        14         7         6         5         5         9         9         0         0         0         0 
dram[26]:         0         0         0         0        15        15         6         6         5         5         9         9         0         0         0         0 
dram[27]:         0         0         0         0        15        15         6         5         5         2         9         8         0         0         0         0 
dram[28]:         0         0         0         0        15        15         6         6         6         5        11         9         0         0         0         0 
dram[29]:         0         0         0         0        15        15         6         5         5         2         9         8         0         0         0         0 
dram[30]:         0         0         0         0        15        15         6         2         5         4         9         9         0         0         0         0 
dram[31]:         0         0         0         0        15        14         6         6         5         5         9         9         0         0         0         0 
total dram reads = 2233
min_bank_accesses = 0!
chip skew: 79/65 = 1.22
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        385       351       884      1463    none      none      none      none      none      none      none      none         879      1169       351       314
dram[1]:        387       362       966      1043    none      none      none      none      none      none      none      none         886       879       351       352
dram[2]:        384       391      1164       882    none      none      none      none      none      none      none      none         888       879       354       354
dram[3]:        395       379      1055       967    none      none      none      none      none      none      none      none         880      1070       355       365
dram[4]:        392       391       882       875    none      none      none      none      none      none      none      none        1072       884       366       351
dram[5]:        388       380       881       958    none      none      none      none      none      none      none      none         891      1088       351       360
dram[6]:        385       352       876      1445    none      none      none      none      none      none      none      none         889      1185       354       317
dram[7]:        386       363       879      1033    none      none      none      none      none      none      none      none        1197       883       354       355
dram[8]:        892       885       391       391    none      none      none      none      none      none      none      none         378       372      1135       886
dram[9]:        893       942       390       380    none      none      none      none      none      none      none      none         371       346       893       800
dram[10]:        886      1270       390       347    none      none      none      none      none      none      none      none         371       344       894      1481
dram[11]:        887      1079       391       371    none      none      none      none      none      none      none      none         371       371      1073       888
dram[12]:        892      1284       390       346    none      none      none      none      none      none      none      none         371       345       884      1462
dram[13]:        748      1088       392       371    none      none      none      none      none      none      none      none         371       372       887       882
dram[14]:        616       893       391       390    none      none      none      none      none      none      none      none         371       372       895       882
dram[15]:        670       950       383       379    none      none      none      none      none      none      none      none         371       347       883       787
dram[16]:     none      none      none      none         883       876       385       385       386       383      1032       883    none      none      none      none  
dram[17]:     none      none      none      none         880       972       384       370       383       331       891      1377    none      none      none      none  
dram[18]:     none      none      none      none         877      1636       384       328       383       366       888      1084    none      none      none      none  
dram[19]:     none      none      none      none         879       939       385       392       383       383      1259       881    none      none      none      none  
dram[20]:     none      none      none      none         885      1657       385       327       383       366       879      1069    none      none      none      none  
dram[21]:     none      none      none      none         975       947       387       390       383       384       887       878    none      none      none      none  
dram[22]:     none      none      none      none        1205       881       384       384       383       384       884       877    none      none      none      none  
dram[23]:     none      none      none      none        1018       983       385       370       383       333       879      1354    none      none      none      none  
dram[24]:     none      none      none      none         388       338       887      2044       878      1020       378       358    none      none      none      none  
dram[25]:     none      none      none      none         390       379       988       851       887       877       379       379    none      none      none      none  
dram[26]:     none      none      none      none         389       389      1258       880       882       876       379       380    none      none      none      none  
dram[27]:     none      none      none      none         388       376       948      1004       877      1637       378       338    none      none      none      none  
dram[28]:     none      none      none      none         389       389       885       876      1006       882       383       379    none      none      none      none  
dram[29]:     none      none      none      none         388       376       878       992       890      1663       378       337    none      none      none      none  
dram[30]:     none      none      none      none         388       339       877      2015       886      1035       378       357    none      none      none      none  
dram[31]:     none      none      none      none         389       380       879       846      1296       879       378       379    none      none      none      none  
maximum mf latency per bank:
dram[0]:        346       346       331       328         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        346       344       330       327         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        379       379       330       328         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        346       346       342       327         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        379       379       330       327         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        346       349       329       326         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        346       346       330       325         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        346       345       329       326         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        383       380       331       330         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        386       342       330       330         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        378       374       330       330         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        374       371       331       330         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        378       377       330       330         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        346       372       331       327         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        383       380       331       330         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        343       343       346       330         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       326       331       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       324       327       329       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       331       330       327       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63481 n_act=10 n_pre=2 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001117
n_activity=548 dram_eff=0.1296
bk0: 22a 63519i bk1: 22a 63518i bk2: 8a 63550i bk3: 4a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63552i bk13: 2a 63550i bk14: 5a 63551i bk15: 5a 63551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355932
Bank_Level_Parallism_Col = 1.262500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262500 

BW Util details:
bwutil = 0.001117 
total_CMD = 63564 
util_bw = 71 
Wasted_Col = 94 
Wasted_Row = 12 
Idle = 63387 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63481 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 71 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.001306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00232836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63482 n_act=10 n_pre=2 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=551 dram_eff=0.127
bk0: 19a 63520i bk1: 20a 63520i bk2: 9a 63551i bk3: 6a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63551i bk13: 3a 63552i bk14: 5a 63550i bk15: 5a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.340909
Bank_Level_Parallism_Col = 1.257862
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257862 

BW Util details:
bwutil = 0.001101 
total_CMD = 63564 
util_bw = 70 
Wasted_Col = 94 
Wasted_Row = 12 
Idle = 63388 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63482 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 70 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63480 n_act=12 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=567 dram_eff=0.1199
bk0: 14a 63486i bk1: 22a 63484i bk2: 8a 63550i bk3: 8a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63550i bk13: 3a 63552i bk14: 5a 63550i bk15: 5a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545455
Bank_Level_Parallism_Col = 1.294118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294118 

BW Util details:
bwutil = 0.001070 
total_CMD = 63564 
util_bw = 68 
Wasted_Col = 108 
Wasted_Row = 22 
Idle = 63366 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63480 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 68 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001070 
Either_Row_CoL_Bus_Util = 0.001322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00470392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63476 n_act=14 n_pre=6 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=760 dram_eff=0.08947
bk0: 16a 63474i bk1: 22a 63497i bk2: 9a 63528i bk3: 7a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63550i bk13: 2a 63552i bk14: 5a 63550i bk15: 4a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794118
Row_Buffer_Locality_read = 0.794118
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159575
Bank_Level_Parallism_Col = 1.132701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132701 

BW Util details:
bwutil = 0.001070 
total_CMD = 63564 
util_bw = 68 
Wasted_Col = 154 
Wasted_Row = 60 
Idle = 63282 

BW Util Bottlenecks: 
RCDc_limit = 160 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63476 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 68 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.001070 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00344535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63469 n_act=12 n_pre=4 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001243
n_activity=617 dram_eff=0.128
bk0: 22a 63482i bk1: 22a 63481i bk2: 8a 63550i bk3: 8a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 4a 63550i bk13: 3a 63552i bk14: 7a 63549i bk15: 5a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848101
Row_Buffer_Locality_read = 0.848101
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.425439
Bank_Level_Parallism_Col = 1.237113
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.237113 

BW Util details:
bwutil = 0.001243 
total_CMD = 63564 
util_bw = 79 
Wasted_Col = 122 
Wasted_Row = 27 
Idle = 63336 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63469 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 79 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001243 
Either_Row_CoL_Bus_Util = 0.001495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00435781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63475 n_act=12 n_pre=4 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=560 dram_eff=0.1304
bk0: 22a 63492i bk1: 22a 63489i bk2: 8a 63551i bk3: 7a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63550i bk13: 2a 63552i bk14: 5a 63550i bk15: 4a 63551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835616
Row_Buffer_Locality_read = 0.835616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419048
Bank_Level_Parallism_Col = 1.283333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283333 

BW Util details:
bwutil = 0.001148 
total_CMD = 63564 
util_bw = 73 
Wasted_Col = 113 
Wasted_Row = 24 
Idle = 63354 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63475 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 73 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001148 
Either_Row_CoL_Bus_Util = 0.001400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00311497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63481 n_act=10 n_pre=2 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001117
n_activity=517 dram_eff=0.1373
bk0: 22a 63516i bk1: 22a 63514i bk2: 8a 63550i bk3: 4a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63552i bk13: 2a 63550i bk14: 5a 63550i bk15: 5a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859155
Row_Buffer_Locality_read = 0.859155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360656
Bank_Level_Parallism_Col = 1.271084
Bank_Level_Parallism_Ready = 1.028169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271084 

BW Util details:
bwutil = 0.001117 
total_CMD = 63564 
util_bw = 71 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 63381 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63481 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 71 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.001306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00272167
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63480 n_act=10 n_pre=2 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=599 dram_eff=0.1202
bk0: 22a 63518i bk1: 20a 63517i bk2: 8a 63550i bk3: 6a 63552i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 3a 63552i bk13: 3a 63552i bk14: 5a 63550i bk15: 5a 63550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.211765
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211765 

BW Util details:
bwutil = 0.001133 
total_CMD = 63564 
util_bw = 72 
Wasted_Col = 105 
Wasted_Row = 12 
Idle = 63375 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63480 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 72 
Row_Bus_Util =  0.000189 
CoL_Bus_Util = 0.001133 
Either_Row_CoL_Bus_Util = 0.001322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210811
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63473 n_act=12 n_pre=4 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00118
n_activity=624 dram_eff=0.1202
bk0: 10a 63485i bk1: 10a 63489i bk2: 17a 63544i bk3: 17a 63543i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 9a 63548i bk13: 7a 63549i bk14: 3a 63552i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444444
Bank_Level_Parallism_Col = 1.262295
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262295 

BW Util details:
bwutil = 0.001180 
total_CMD = 63564 
util_bw = 75 
Wasted_Col = 115 
Wasted_Row = 35 
Idle = 63339 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63473 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 75 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001180 
Either_Row_CoL_Bus_Util = 0.001432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00198225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63480 n_act=11 n_pre=3 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=558 dram_eff=0.1254
bk0: 10a 63487i bk1: 9a 63528i bk2: 17a 63544i bk3: 17a 63545i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63549i bk13: 6a 63550i bk14: 2a 63551i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842857
Row_Buffer_Locality_read = 0.842857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.326923
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278788 

BW Util details:
bwutil = 0.001101 
total_CMD = 63564 
util_bw = 70 
Wasted_Col = 101 
Wasted_Row = 37 
Idle = 63356 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63480 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 70 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163615
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63481 n_act=12 n_pre=4 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001054
n_activity=564 dram_eff=0.1188
bk0: 10a 63486i bk1: 6a 63489i bk2: 17a 63542i bk3: 17a 63542i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63549i bk13: 7a 63549i bk14: 2a 63550i bk15: 1a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820895
Row_Buffer_Locality_read = 0.820895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538462
Bank_Level_Parallism_Col = 1.347305
Bank_Level_Parallism_Ready = 1.029851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.347305 

BW Util details:
bwutil = 0.001054 
total_CMD = 63564 
util_bw = 67 
Wasted_Col = 106 
Wasted_Row = 35 
Idle = 63356 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63481 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 67 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001054 
Either_Row_CoL_Bus_Util = 0.001306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018564
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63480 n_act=12 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=644 dram_eff=0.1056
bk0: 10a 63486i bk1: 7a 63489i bk2: 17a 63545i bk3: 16a 63544i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63549i bk13: 7a 63549i bk14: 2a 63552i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414414
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.001070 
total_CMD = 63564 
util_bw = 68 
Wasted_Col = 120 
Wasted_Row = 34 
Idle = 63342 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63480 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 68 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001070 
Either_Row_CoL_Bus_Util = 0.001322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154175
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63481 n_act=12 n_pre=4 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001054
n_activity=589 dram_eff=0.1138
bk0: 10a 63486i bk1: 6a 63489i bk2: 17a 63545i bk3: 17a 63545i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63549i bk13: 7a 63549i bk14: 2a 63550i bk15: 1a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820895
Row_Buffer_Locality_read = 0.820895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524272
Bank_Level_Parallism_Col = 1.335366
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335366 

BW Util details:
bwutil = 0.001054 
total_CMD = 63564 
util_bw = 67 
Wasted_Col = 103 
Wasted_Row = 36 
Idle = 63358 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63481 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 67 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001054 
Either_Row_CoL_Bus_Util = 0.001306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182493
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63476 n_act=12 n_pre=4 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=687 dram_eff=0.1048
bk0: 12a 63500i bk1: 7a 63489i bk2: 19a 63545i bk3: 16a 63546i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63548i bk13: 7a 63548i bk14: 2a 63551i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292373
Bank_Level_Parallism_Col = 1.248619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248619 

BW Util details:
bwutil = 0.001133 
total_CMD = 63564 
util_bw = 72 
Wasted_Col = 116 
Wasted_Row = 48 
Idle = 63328 

BW Util Bottlenecks: 
RCDc_limit = 135 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63476 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 72 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001133 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182493
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63472 n_act=12 n_pre=4 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001196
n_activity=699 dram_eff=0.1087
bk0: 14a 63482i bk1: 10a 63489i bk2: 17a 63546i bk3: 17a 63545i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63548i bk13: 7a 63547i bk14: 2a 63550i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502283
Bank_Level_Parallism_Col = 1.316384
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316384 

BW Util details:
bwutil = 0.001196 
total_CMD = 63564 
util_bw = 76 
Wasted_Col = 107 
Wasted_Row = 36 
Idle = 63345 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63472 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 76 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001196 
Either_Row_CoL_Bus_Util = 0.001447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00201372
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63470 n_act=12 n_pre=4 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001227
n_activity=777 dram_eff=0.1004
bk0: 15a 63502i bk1: 9a 63528i bk2: 20a 63520i bk3: 17a 63547i bk4: 0a 63564i bk5: 0a 63564i bk6: 0a 63564i bk7: 0a 63564i bk8: 0a 63564i bk9: 0a 63564i bk10: 0a 63564i bk11: 0a 63564i bk12: 7a 63548i bk13: 6a 63548i bk14: 2a 63550i bk15: 2a 63552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239496
Bank_Level_Parallism_Col = 1.131707
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131707 

BW Util details:
bwutil = 0.001227 
total_CMD = 63564 
util_bw = 78 
Wasted_Col = 135 
Wasted_Row = 25 
Idle = 63326 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63470 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 78 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001227 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00209238
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63483 n_act=8 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=506 dram_eff=0.1443
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63552i bk5: 7a 63550i bk6: 13a 63546i bk7: 13a 63545i bk8: 13a 63547i bk9: 11a 63547i bk10: 5a 63550i bk11: 4a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890411
Row_Buffer_Locality_read = 0.890411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298013
Bank_Level_Parallism_Col = 1.251701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.251701 

BW Util details:
bwutil = 0.001148 
total_CMD = 63564 
util_bw = 73 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 63413 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63483 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 73 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001148 
Either_Row_CoL_Bus_Util = 0.001274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00116418
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63490 n_act=8 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=461 dram_eff=0.1432
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63552i bk5: 6a 63552i bk6: 13a 63546i bk7: 13a 63547i bk8: 11a 63547i bk9: 10a 63548i bk10: 4a 63551i bk11: 2a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288732
Bank_Level_Parallism_Col = 1.260870
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260870 

BW Util details:
bwutil = 0.001038 
total_CMD = 63564 
util_bw = 66 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 63422 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63490 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 66 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000676484
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=483 dram_eff=0.1346
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63550i bk5: 3a 63552i bk6: 13a 63545i bk7: 13a 63544i bk8: 11a 63548i bk9: 11a 63549i bk10: 4a 63550i bk11: 3a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316901
Bank_Level_Parallism_Col = 1.268116
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268116 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 63422 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105406
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63489 n_act=8 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00107
n_activity=557 dram_eff=0.1221
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63551i bk5: 6a 63552i bk6: 13a 63546i bk7: 12a 63546i bk8: 11a 63547i bk9: 11a 63547i bk10: 4a 63552i bk11: 4a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140244
Bank_Level_Parallism_Col = 1.119497
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119497 

BW Util details:
bwutil = 0.001070 
total_CMD = 63564 
util_bw = 68 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 63400 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63489 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 68 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001070 
Either_Row_CoL_Bus_Util = 0.001180 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.013333 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119565
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=474 dram_eff=0.1371
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63550i bk5: 3a 63552i bk6: 13a 63546i bk7: 13a 63546i bk8: 11a 63547i bk9: 11a 63547i bk10: 4a 63550i bk11: 3a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316901
Bank_Level_Parallism_Col = 1.268116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268116 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 63422 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121138
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63485 n_act=8 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001117
n_activity=519 dram_eff=0.1368
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 8a 63551i bk5: 6a 63552i bk6: 15a 63547i bk7: 12a 63548i bk8: 11a 63547i bk9: 11a 63546i bk10: 4a 63551i bk11: 4a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887324
Row_Buffer_Locality_read = 0.887324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.251748
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.251748 

BW Util details:
bwutil = 0.001117 
total_CMD = 63564 
util_bw = 71 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 63417 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63485 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 71 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.001243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000786609
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63486 n_act=8 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=565 dram_eff=0.1239
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63550i bk5: 7a 63552i bk6: 13a 63548i bk7: 13a 63547i bk8: 11a 63547i bk9: 11a 63545i bk10: 4a 63550i bk11: 4a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232258
Bank_Level_Parallism_Col = 1.193333
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193333 

BW Util details:
bwutil = 0.001101 
total_CMD = 63564 
util_bw = 70 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 63409 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63486 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 70 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000786609
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63490 n_act=8 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=558 dram_eff=0.1183
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 7a 63552i bk5: 6a 63552i bk6: 13a 63548i bk7: 13a 63550i bk8: 11a 63546i bk9: 10a 63546i bk10: 4a 63550i bk11: 2a 63552i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174194
Bank_Level_Parallism_Col = 1.154362
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154362 

BW Util details:
bwutil = 0.001038 
total_CMD = 63564 
util_bw = 66 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 63409 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63490 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 66 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000991127
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=474 dram_eff=0.1371
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63546i bk5: 15a 63546i bk6: 6a 63551i bk7: 2a 63552i bk8: 5a 63550i bk9: 4a 63552i bk10: 9a 63548i bk11: 9a 63548i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.314286
Bank_Level_Parallism_Col = 1.272059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272059 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 63424 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00155749
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63484 n_act=8 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=522 dram_eff=0.1379
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 17a 63546i bk5: 14a 63547i bk6: 7a 63550i bk7: 6a 63552i bk8: 5a 63551i bk9: 5a 63552i bk10: 9a 63547i bk11: 9a 63547i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280000
Bank_Level_Parallism_Col = 1.239726
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239726 

BW Util details:
bwutil = 0.001133 
total_CMD = 63564 
util_bw = 72 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 63414 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63484 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 72 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001133 
Either_Row_CoL_Bus_Util = 0.001259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133723
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63486 n_act=8 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=555 dram_eff=0.1261
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63547i bk5: 15a 63546i bk6: 6a 63552i bk7: 6a 63552i bk8: 5a 63550i bk9: 5a 63552i bk10: 9a 63547i bk11: 9a 63546i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225806
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.001101 
total_CMD = 63564 
util_bw = 70 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 63409 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63486 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 70 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.001227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157322
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=567 dram_eff=0.1146
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63547i bk5: 15a 63548i bk6: 6a 63552i bk7: 5a 63552i bk8: 5a 63551i bk9: 2a 63552i bk10: 9a 63547i bk11: 8a 63547i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167742
Bank_Level_Parallism_Col = 1.154362
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154362 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 63409 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138443
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63483 n_act=8 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=492 dram_eff=0.1484
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63545i bk5: 15a 63544i bk6: 6a 63550i bk7: 6a 63552i bk8: 6a 63550i bk9: 5a 63552i bk10: 11a 63547i bk11: 9a 63548i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890411
Row_Buffer_Locality_read = 0.890411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.279221
Bank_Level_Parallism_Col = 1.233333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233333 

BW Util details:
bwutil = 0.001148 
total_CMD = 63564 
util_bw = 73 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 63410 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63483 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 73 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001148 
Either_Row_CoL_Bus_Util = 0.001274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00154175
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=449 dram_eff=0.1448
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63545i bk5: 15a 63546i bk6: 6a 63551i bk7: 5a 63552i bk8: 5a 63551i bk9: 2a 63552i bk10: 9a 63548i bk11: 8a 63549i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307143
Bank_Level_Parallism_Col = 1.272059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272059 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 63424 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013687
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63491 n_act=8 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=475 dram_eff=0.1368
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63544i bk5: 15a 63542i bk6: 6a 63551i bk7: 2a 63552i bk8: 5a 63550i bk9: 4a 63552i bk10: 9a 63548i bk11: 9a 63549i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876923
Row_Buffer_Locality_read = 0.876923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.271429
Bank_Level_Parallism_Ready = 1.030769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271429 

BW Util details:
bwutil = 0.001023 
total_CMD = 63564 
util_bw = 65 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 63420 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63491 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 65 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160468
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63564 n_nop=63487 n_act=8 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001086
n_activity=532 dram_eff=0.1297
bk0: 0a 63564i bk1: 0a 63564i bk2: 0a 63564i bk3: 0a 63564i bk4: 15a 63545i bk5: 14a 63544i bk6: 6a 63551i bk7: 6a 63547i bk8: 5a 63552i bk9: 5a 63552i bk10: 9a 63548i bk11: 9a 63548i bk12: 0a 63564i bk13: 0a 63564i bk14: 0a 63564i bk15: 0a 63564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884058
Row_Buffer_Locality_read = 0.884058
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267974
Bank_Level_Parallism_Col = 1.209459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209459 

BW Util details:
bwutil = 0.001086 
total_CMD = 63564 
util_bw = 69 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 63411 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63564 
n_nop = 63487 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 69 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.001086 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75, Miss = 59, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 75, Miss = 56, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 68, Miss = 52, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 60, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 70, Miss = 54, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 89, Miss = 60, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 83, Miss = 62, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 77, Miss = 59, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 75, Miss = 59, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 75, Miss = 56, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 76, Miss = 57, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 63, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 84, Miss = 62, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 79, Miss = 60, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 79, Miss = 59, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 61, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 81, Miss = 60, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 77, Miss = 56, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 86, Miss = 63, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 77, Miss = 58, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 85, Miss = 60, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 59, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 72, Miss = 55, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 84, Miss = 56, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 75, Miss = 56, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 79, Miss = 58, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 83, Miss = 59, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 89, Miss = 57, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 77, Miss = 55, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 89, Miss = 57, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 75, Miss = 55, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 85, Miss = 60, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 80, Miss = 59, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 86, Miss = 56, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 76, Miss = 57, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4995
L2_total_cache_misses = 3673
L2_total_cache_miss_rate = 0.7353
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2070
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4995
icnt_total_pkts_simt_to_mem=4995
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4995
Req_Network_cycles = 84652
Req_Network_injected_packets_per_cycle =       0.0590 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0062
Req_Bank_Level_Parallism =       2.8078
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 4995
Reply_Network_cycles = 84652
Reply_Network_injected_packets_per_cycle =        0.0590
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.1423
Reply_Bank_Level_Parallism =       2.4096
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 42 sec (582 sec)
gpgpu_simulation_rate = 690 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-10.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 10
-grid dim = (10,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 360 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x465369b0, kernel=0x7bcc1660
thread block = 0,0,0
GPGPU-Sim uArch: Shader 368 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x47d39970, kernel=0x7bcc1660
thread block = 1,0,0
GPGPU-Sim uArch: Shader 376 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4953c930, kernel=0x7bcc1660
thread block = 2,0,0
GPGPU-Sim uArch: Shader 384 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4ad3f8f0, kernel=0x7bcc1660
thread block = 3,0,0
GPGPU-Sim uArch: Shader 392 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4c5428b0, kernel=0x7bcc1660
thread block = 4,0,0
GPGPU-Sim uArch: Shader 400 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4dd45870, kernel=0x7bcc1660
thread block = 5,0,0
GPGPU-Sim uArch: Shader 408 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4f548830, kernel=0x7bcc1660
thread block = 6,0,0
GPGPU-Sim uArch: Shader 416 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x50d4b7f0, kernel=0x7bcc1660
thread block = 7,0,0
GPGPU-Sim uArch: Shader 424 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5254e7b0, kernel=0x7bcc1660
thread block = 8,0,0
GPGPU-Sim uArch: Shader 432 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x53d51770, kernel=0x7bcc1660
thread block = 9,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 9553
gpu_sim_insn = 89310
gpu_ipc =       9.3489
gpu_tot_sim_cycle = 94205
gpu_tot_sim_insn = 491205
gpu_tot_ipc =       5.2142
gpu_tot_issued_cta = 55
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1162
partiton_level_parallism_total  =       0.0648
partiton_level_parallism_util =       2.5995
partiton_level_parallism_util_total  =       2.7675
L2_BW  =       4.2090 GB/Sec
L2_BW_total  =       2.3475 GB/Sec
gpu_total_sim_rate=755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6160
	L1D_total_cache_misses = 5335
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2530

Total_core_cache_fail_stats:
ctas_completed 55, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 1386880
gpgpu_n_tot_w_icount = 43340
gpgpu_n_stall_shd_mem = 23815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3575
gpgpu_n_mem_write_global = 2530
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15895
gpgpu_n_store_insn = 14080
gpgpu_n_shmem_insn = 100375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 23100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 715
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110	W0_Idle:721309	W0_Scoreboard:182795	W1:1815	W2:1650	W3:1650	W4:1650	W5:1650	W6:1650	W7:1650	W8:1650	W9:1650	W10:1650	W11:1650	W12:1650	W13:1650	W14:1650	W15:1650	W16:18315	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:43340	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28600 {8:3575,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 101200 {40:2530,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143000 {40:3575,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20240 {8:2530,}
maxmflatency = 396 
max_icnt2mem_latency = 33 
maxmrqlatency = 69 
max_icnt2sh_latency = 5 
averagemflatency = 246 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:1931 	419 	6 	13 	225 	101 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3394 	2711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6099 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6069 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0        17         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  6.500000  6.500000  3.333333  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  2.000000  7.000000  7.000000 
dram[1]: 10.500000  6.000000  3.666667  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000 
dram[2]:  3.600000  5.200000  3.333333  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000 
dram[3]:  3.333333  5.200000  3.666667  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  6.000000 
dram[4]:  5.200000  5.200000  3.333333  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  9.000000  7.000000 
dram[5]:  5.200000  5.200000  3.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.000000  7.000000  6.000000 
dram[6]:  6.500000  6.500000  3.333333  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  2.000000  7.000000  7.000000 
dram[7]:  6.500000  6.000000  3.333333  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  7.000000  7.000000 
dram[8]:  3.000000  3.000000  7.333333  7.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000  9.000000  4.000000  3.000000 
dram[9]:  3.000000  5.000000  7.333333  7.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  8.000000  3.000000  3.000000 
dram[10]:  2.400000  1.600000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  1.000000 
dram[11]:  2.400000  2.666667 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000 
dram[12]:  2.400000  1.600000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  1.000000 
dram[13]:  3.000000  2.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000 
dram[14]:  4.000000  3.000000  7.333333  7.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  9.000000  3.000000  3.000000 
dram[15]:  3.400000  5.000000  6.000000  7.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  8.000000  3.000000  3.000000 
dram[16]:      -nan      -nan      -nan      -nan  8.000000  8.000000 15.000000 15.000000 15.000000 13.000000  6.000000  5.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  8.000000  6.000000 15.000000 15.000000 13.000000 12.000000  5.000000  3.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  8.000000  4.000000 15.000000 15.000000 13.000000 13.000000  5.000000  3.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  8.000000  7.000000 15.000000 14.000000 13.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  8.000000  4.000000 15.000000 15.000000 13.000000 13.000000  5.000000  3.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  9.000000  7.000000 17.000000 14.000000 13.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  8.000000  8.000000 15.000000 15.000000 13.000000 13.000000  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  4.500000  6.000000 15.000000 15.000000 13.000000 12.000000  5.000000  3.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  3.000000  6.000000  4.000000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan 19.000000 16.000000  8.000000  7.000000  6.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  7.000000  6.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan 10.000000 17.000000  7.000000  5.000000  6.000000  3.000000 11.000000 10.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  7.000000  7.000000  6.000000 13.000000 11.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  5.000000  6.000000  3.000000 11.000000 10.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  3.000000  6.000000  4.000000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan 17.000000 16.000000  7.000000  7.000000  6.000000  6.000000 11.000000 11.000000      -nan      -nan      -nan      -nan 
average row locality = 2711/418 = 6.485646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        26        10         6         0         0         0         0         0         0         0         0         4         2         7         7 
dram[1]:        21        24        11         8         0         0         0         0         0         0         0         0         4         4         7         7 
dram[2]:        18        26        10        10         0         0         0         0         0         0         0         0         4         4         7         7 
dram[3]:        20        26        11         8         0         0         0         0         0         0         0         0         4         3         7         6 
dram[4]:        26        26        10        10         0         0         0         0         0         0         0         0         5         4         9         7 
dram[5]:        26        26        10         8         0         0         0         0         0         0         0         0         4         3         7         6 
dram[6]:        26        26        10         6         0         0         0         0         0         0         0         0         4         2         7         7 
dram[7]:        26        24        10         8         0         0         0         0         0         0         0         0         4         4         7         7 
dram[8]:        12        12        22        22         0         0         0         0         0         0         0         0        11         9         4         3 
dram[9]:        12        10        22        22         0         0         0         0         0         0         0         0         9         8         3         3 
dram[10]:        12         8        22        22         0         0         0         0         0         0         0         0         9         9         3         1 
dram[11]:        12         8        22        20         0         0         0         0         0         0         0         0         9         9         3         3 
dram[12]:        12         8        22        22         0         0         0         0         0         0         0         0         9         9         3         1 
dram[13]:        15         8        24        20         0         0         0         0         0         0         0         0         9         9         3         3 
dram[14]:        16        12        22        22         0         0         0         0         0         0         0         0         9         9         3         3 
dram[15]:        17        10        24        22         0         0         0         0         0         0         0         0         9         8         3         3 
dram[16]:         0         0         0         0         8         8        15        15        15        13         6         5         0         0         0         0 
dram[17]:         0         0         0         0         8         6        15        15        13        12         5         3         0         0         0         0 
dram[18]:         0         0         0         0         8         4        15        15        13        13         5         3         0         0         0         0 
dram[19]:         0         0         0         0         8         7        15        14        13        13         5         5         0         0         0         0 
dram[20]:         0         0         0         0         8         4        15        15        13        13         5         3         0         0         0         0 
dram[21]:         0         0         0         0         9         7        17        14        13        13         5         5         0         0         0         0 
dram[22]:         0         0         0         0         8         8        15        15        13        13         5         5         0         0         0         0 
dram[23]:         0         0         0         0         9         6        15        15        13        12         5         3         0         0         0         0 
dram[24]:         0         0         0         0        17        17         7         3         6         4        11        11         0         0         0         0 
dram[25]:         0         0         0         0        19        16         8         7         6         6        11        11         0         0         0         0 
dram[26]:         0         0         0         0        17        17         7         7         6         6        11        11         0         0         0         0 
dram[27]:         0         0         0         0        20        17         7         5         6         3        11        10         0         0         0         0 
dram[28]:         0         0         0         0        17        17         7         7         7         6        13        11         0         0         0         0 
dram[29]:         0         0         0         0        17        17         7         5         6         3        11        10         0         0         0         0 
dram[30]:         0         0         0         0        17        17         7         3         6         4        11        11         0         0         0         0 
dram[31]:         0         0         0         0        17        16         7         7         6         6        11        11         0         0         0         0 
total dram reads = 2711
min_bank_accesses = 0!
chip skew: 97/76 = 1.28
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        396       367       893      1287    none      none      none      none      none      none      none      none         878      1454       366       313
dram[1]:        389       366      1012       990    none      none      none      none      none      none      none      none         883       878       366       366
dram[2]:        399       401      1117       893    none      none      none      none      none      none      none      none         887       878       369       368
dram[3]:        403       381      1078      1032    none      none      none      none      none      none      none      none         880      1005       369       378
dram[4]:        401       401       891       885    none      none      none      none      none      none      none      none        1146       881       375       366
dram[5]:        396       382       892      1022    none      none      none      none      none      none      none      none         889      1021       366       375
dram[6]:        396       367       886      1270    none      none      none      none      none      none      none      none         888      1472       368       315
dram[7]:        393       367       888       983    none      none      none      none      none      none      none      none        1116       882       368       369
dram[8]:        892       886       392       391    none      none      none      none      none      none      none      none         383       379      1213       882
dram[9]:        893       992       388       372    none      none      none      none      none      none      none      none         378       361       889       829
dram[10]:        894      1185       385       352    none      none      none      none      none      none      none      none         378       337       892      2056
dram[11]:        895      1124       386       372    none      none      none      none      none      none      none      none         379       378      1007       886
dram[12]:        900      1198       385       351    none      none      none      none      none      none      none      none         379       337       880      2029
dram[13]:        718      1133       390       371    none      none      none      none      none      none      none      none         379       379       882       879
dram[14]:        651       894       391       392    none      none      none      none      none      none      none      none         379       379       893       879
dram[15]:        733      1000       392       371    none      none      none      none      none      none      none      none         379       361       880       816
dram[16]:     none      none      none      none         882       876       388       388       389       387      1101       881    none      none      none      none  
dram[17]:     none      none      none      none         879      1067       387       362       386       343       889      1213    none      none      none      none  
dram[18]:     none      none      none      none         876      1445       386       338       386       357       889      1278    none      none      none      none  
dram[19]:     none      none      none      none         881       929       388       393       386       386      1182       882    none      none      none      none  
dram[20]:     none      none      none      none         885      1464       387       337       386       358       878      1258    none      none      none      none  
dram[21]:     none      none      none      none        1027       936       389       392       387       387       884       877    none      none      none      none  
dram[22]:     none      none      none      none        1163       881       386       387       386       387       886       876    none      none      none      none  
dram[23]:     none      none      none      none         992      1079       387       362       386       345       878      1194    none      none      none      none  
dram[24]:     none      none      none      none         390       346       886      1658       877      1162       383       349    none      none      none      none  
dram[25]:     none      none      none      none         392       382      1045       854       885       876       383       384    none      none      none      none  
dram[26]:     none      none      none      none         390       391      1203       880       883       876       383       384    none      none      none      none  
dram[27]:     none      none      none      none         383       368       939      1119       877      1382       383       352    none      none      none      none  
dram[28]:     none      none      none      none         391       391       884       876      1074       881       386       384    none      none      none      none  
dram[29]:     none      none      none      none         390       369       878      1105       888      1404       383       350    none      none      none      none  
dram[30]:     none      none      none      none         390       347       876      1634       886      1179       383       349    none      none      none      none  
dram[31]:     none      none      none      none         391       383       880       850      1226       880       383       383    none      none      none      none  
maximum mf latency per bank:
dram[0]:        379       380       378       376         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        346       345       387       370         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        379       380       378       383         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        346       346       343       343         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        379       379       381       379         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        346       349       385       342         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        379       379       377       374         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        346       349       369       374         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        383       380       379       379         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        386       342       347       349         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        395       392       347       346         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        390       371       346       345         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        396       393       347       346         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        346       372       346       345         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        383       380       379       380         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        366       343       346       347         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       326       331       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       329       326       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       330       326       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       328       325       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       331       328       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       330       327       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       331       328       325       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       341       327       329       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       330       330       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       330       328       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       330       331       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       346       330       327       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       330       331       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       330       330       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       330       330       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       330       330       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70621 n_act=18 n_pre=10 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=756 dram_eff=0.1164
bk0: 26a 70629i bk1: 26a 70628i bk2: 10a 70658i bk3: 6a 70662i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70725i bk13: 2a 70723i bk14: 7a 70723i bk15: 7a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795455
Row_Buffer_Locality_read = 0.795455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571865
Bank_Level_Parallism_Col = 1.302905
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302905 

BW Util details:
bwutil = 0.001244 
total_CMD = 70737 
util_bw = 88 
Wasted_Col = 162 
Wasted_Row = 77 
Idle = 70410 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70621 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 88 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00486308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70627 n_act=16 n_pre=8 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=762 dram_eff=0.1129
bk0: 21a 70693i bk1: 24a 70643i bk2: 11a 70659i bk3: 8a 70662i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70724i bk13: 4a 70725i bk14: 7a 70722i bk15: 7a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402597
Bank_Level_Parallism_Col = 1.259912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.259912 

BW Util details:
bwutil = 0.001216 
total_CMD = 70737 
util_bw = 86 
Wasted_Col = 150 
Wasted_Row = 72 
Idle = 70429 

BW Util Bottlenecks: 
RCDc_limit = 181 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70627 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 8 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 86 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00257291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70619 n_act=20 n_pre=12 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=777 dram_eff=0.1107
bk0: 18a 70596i bk1: 26a 70594i bk2: 10a 70660i bk3: 10a 70660i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70723i bk13: 4a 70725i bk14: 7a 70722i bk15: 7a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767442
Row_Buffer_Locality_read = 0.767442
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690962
Bank_Level_Parallism_Col = 1.317460
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317460 

BW Util details:
bwutil = 0.001216 
total_CMD = 70737 
util_bw = 86 
Wasted_Col = 176 
Wasted_Row = 81 
Idle = 70394 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70619 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 12 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 86 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00709671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70620 n_act=20 n_pre=12 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001202
n_activity=989 dram_eff=0.08595
bk0: 20a 70597i bk1: 26a 70619i bk2: 11a 70677i bk3: 8a 70701i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70723i bk13: 3a 70725i bk14: 7a 70722i bk15: 6a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204380
Bank_Level_Parallism_Col = 1.138408
Bank_Level_Parallism_Ready = 1.011765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138408 

BW Util details:
bwutil = 0.001202 
total_CMD = 70737 
util_bw = 85 
Wasted_Col = 219 
Wasted_Row = 107 
Idle = 70326 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70620 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 12 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 85 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.001202 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00443898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70608 n_act=20 n_pre=12 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001371
n_activity=844 dram_eff=0.1149
bk0: 26a 70592i bk1: 26a 70593i bk2: 10a 70658i bk3: 10a 70662i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 5a 70723i bk13: 4a 70725i bk14: 9a 70721i bk15: 7a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793814
Row_Buffer_Locality_read = 0.793814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592000
Bank_Level_Parallism_Col = 1.284672
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284672 

BW Util details:
bwutil = 0.001371 
total_CMD = 70737 
util_bw = 97 
Wasted_Col = 188 
Wasted_Row = 90 
Idle = 70362 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70608 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 12 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 97 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.001371 
Either_Row_CoL_Bus_Util = 0.001824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00682811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70617 n_act=19 n_pre=11 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001272
n_activity=790 dram_eff=0.1139
bk0: 26a 70615i bk1: 26a 70608i bk2: 10a 70660i bk3: 8a 70701i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70723i bk13: 3a 70725i bk14: 7a 70723i bk15: 6a 70723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788889
Row_Buffer_Locality_read = 0.788889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447293
Bank_Level_Parallism_Col = 1.299213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.299213 

BW Util details:
bwutil = 0.001272 
total_CMD = 70737 
util_bw = 90 
Wasted_Col = 174 
Wasted_Row = 87 
Idle = 70386 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70617 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 90 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.001272 
Either_Row_CoL_Bus_Util = 0.001696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00445312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70621 n_act=18 n_pre=10 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=747 dram_eff=0.1178
bk0: 26a 70626i bk1: 26a 70624i bk2: 10a 70658i bk3: 6a 70662i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70725i bk13: 2a 70723i bk14: 7a 70723i bk15: 7a 70722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795455
Row_Buffer_Locality_read = 0.795455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574018
Bank_Level_Parallism_Col = 1.315574
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315574 

BW Util details:
bwutil = 0.001244 
total_CMD = 70737 
util_bw = 88 
Wasted_Col = 165 
Wasted_Row = 78 
Idle = 70406 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70621 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 88 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00521651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70619 n_act=18 n_pre=10 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001272
n_activity=828 dram_eff=0.1087
bk0: 26a 70641i bk1: 24a 70636i bk2: 10a 70660i bk3: 8a 70660i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 4a 70725i bk13: 4a 70725i bk14: 7a 70722i bk15: 7a 70723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496970
Bank_Level_Parallism_Col = 1.283401
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283401 

BW Util details:
bwutil = 0.001272 
total_CMD = 70737 
util_bw = 90 
Wasted_Col = 168 
Wasted_Row = 72 
Idle = 70407 

BW Util Bottlenecks: 
RCDc_limit = 205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70619 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 90 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001272 
Either_Row_CoL_Bus_Util = 0.001668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00352008
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70615 n_act=18 n_pre=10 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001343
n_activity=815 dram_eff=0.1166
bk0: 12a 70631i bk1: 12a 70637i bk2: 22a 70655i bk3: 22a 70654i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 11a 70720i bk13: 9a 70721i bk14: 4a 70725i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810526
Row_Buffer_Locality_read = 0.810526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561194
Bank_Level_Parallism_Col = 1.289683
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289683 

BW Util details:
bwutil = 0.001343 
total_CMD = 70737 
util_bw = 95 
Wasted_Col = 167 
Wasted_Row = 73 
Idle = 70402 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70615 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 95 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001725 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.008197 
queue_avg = 0.005033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00503273
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70624 n_act=16 n_pre=8 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001258
n_activity=743 dram_eff=0.1198
bk0: 12a 70636i bk1: 10a 70701i bk2: 22a 70666i bk3: 22a 70663i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70722i bk13: 8a 70722i bk14: 3a 70724i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820225
Row_Buffer_Locality_read = 0.820225
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.374194
Bank_Level_Parallism_Col = 1.280702
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280702 

BW Util details:
bwutil = 0.001258 
total_CMD = 70737 
util_bw = 89 
Wasted_Col = 148 
Wasted_Row = 73 
Idle = 70427 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70624 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 8 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 89 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.001258 
Either_Row_CoL_Bus_Util = 0.001597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00359077
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70623 n_act=18 n_pre=10 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=763 dram_eff=0.1127
bk0: 12a 70594i bk1: 8a 70599i bk2: 22a 70688i bk3: 22a 70688i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70722i bk13: 9a 70721i bk14: 3a 70723i bk15: 1a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790698
Row_Buffer_Locality_read = 0.790698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616099
Bank_Level_Parallism_Col = 1.372294
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372294 

BW Util details:
bwutil = 0.001216 
total_CMD = 70737 
util_bw = 86 
Wasted_Col = 154 
Wasted_Row = 83 
Idle = 70414 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70623 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 86 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00373213
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70627 n_act=16 n_pre=8 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=843 dram_eff=0.102
bk0: 12a 70596i bk1: 8a 70662i bk2: 22a 70691i bk3: 20a 70690i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70721i bk13: 9a 70722i bk14: 3a 70725i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813953
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.225532
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225532 

BW Util details:
bwutil = 0.001216 
total_CMD = 70737 
util_bw = 86 
Wasted_Col = 160 
Wasted_Row = 84 
Idle = 70407 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70627 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 8 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 86 
Row_Bus_Util =  0.000339 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00268601
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70623 n_act=18 n_pre=10 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=787 dram_eff=0.1093
bk0: 12a 70594i bk1: 8a 70599i bk2: 22a 70692i bk3: 22a 70691i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70721i bk13: 9a 70720i bk14: 3a 70723i bk15: 1a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790698
Row_Buffer_Locality_read = 0.790698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610592
Bank_Level_Parallism_Col = 1.368421
Bank_Level_Parallism_Ready = 1.011628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368421 

BW Util details:
bwutil = 0.001216 
total_CMD = 70737 
util_bw = 86 
Wasted_Col = 151 
Wasted_Row = 84 
Idle = 70416 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70623 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 86 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00370386
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70620 n_act=17 n_pre=9 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001286
n_activity=933 dram_eff=0.09753
bk0: 15a 70624i bk1: 8a 70662i bk2: 24a 70667i bk3: 20a 70693i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70720i bk13: 9a 70720i bk14: 3a 70724i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813187
Row_Buffer_Locality_read = 0.813187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252078
Bank_Level_Parallism_Col = 1.207843
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.207843 

BW Util details:
bwutil = 0.001286 
total_CMD = 70737 
util_bw = 91 
Wasted_Col = 175 
Wasted_Row = 95 
Idle = 70376 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70620 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 91 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332217
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70613 n_act=18 n_pre=10 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001357
n_activity=872 dram_eff=0.1101
bk0: 16a 70628i bk1: 12a 70637i bk2: 22a 70657i bk3: 22a 70656i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70720i bk13: 9a 70719i bk14: 3a 70723i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611621
Bank_Level_Parallism_Col = 1.318548
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.318548 

BW Util details:
bwutil = 0.001357 
total_CMD = 70737 
util_bw = 96 
Wasted_Col = 161 
Wasted_Row = 70 
Idle = 70410 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70613 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 96 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001357 
Either_Row_CoL_Bus_Util = 0.001753 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00503273
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70613 n_act=18 n_pre=10 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001357
n_activity=1021 dram_eff=0.09403
bk0: 17a 70612i bk1: 10a 70701i bk2: 24a 70643i bk3: 22a 70668i bk4: 0a 70737i bk5: 0a 70737i bk6: 0a 70737i bk7: 0a 70737i bk8: 0a 70737i bk9: 0a 70737i bk10: 0a 70737i bk11: 0a 70737i bk12: 9a 70720i bk13: 8a 70720i bk14: 3a 70723i bk15: 3a 70725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212121
Bank_Level_Parallism_Col = 1.132867
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132867 

BW Util details:
bwutil = 0.001357 
total_CMD = 70737 
util_bw = 96 
Wasted_Col = 203 
Wasted_Row = 97 
Idle = 70341 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70613 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 96 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.001357 
Either_Row_CoL_Bus_Util = 0.001753 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036049
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70644 n_act=8 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001202
n_activity=586 dram_eff=0.1451
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70725i bk5: 8a 70723i bk6: 15a 70718i bk7: 15a 70717i bk8: 15a 70719i bk9: 13a 70719i bk10: 6a 70723i bk11: 5a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.269461
Bank_Level_Parallism_Col = 1.226994
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226994 

BW Util details:
bwutil = 0.001202 
total_CMD = 70737 
util_bw = 85 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 70570 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70644 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 85 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001202 
Either_Row_CoL_Bus_Util = 0.001315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104613
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70652 n_act=8 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001089
n_activity=532 dram_eff=0.1447
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70725i bk5: 6a 70725i bk6: 15a 70718i bk7: 15a 70719i bk8: 13a 70720i bk9: 12a 70720i bk10: 5a 70724i bk11: 3a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896104
Row_Buffer_Locality_read = 0.896104
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262820
Bank_Level_Parallism_Col = 1.236842
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.236842 

BW Util details:
bwutil = 0.001089 
total_CMD = 70737 
util_bw = 77 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 70581 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70652 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 77 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001089 
Either_Row_CoL_Bus_Util = 0.001202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000607886
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70653 n_act=8 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=551 dram_eff=0.1379
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70723i bk5: 4a 70725i bk6: 15a 70717i bk7: 15a 70716i bk8: 13a 70721i bk9: 13a 70721i bk10: 5a 70723i bk11: 3a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288462
Bank_Level_Parallism_Col = 1.243421
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.243421 

BW Util details:
bwutil = 0.001074 
total_CMD = 70737 
util_bw = 76 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 70581 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70653 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00094717
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70650 n_act=8 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001131
n_activity=623 dram_eff=0.1284
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70724i bk5: 7a 70725i bk6: 15a 70718i bk7: 14a 70718i bk8: 13a 70719i bk9: 13a 70720i bk10: 5a 70725i bk11: 5a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128492
Bank_Level_Parallism_Col = 1.109195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109195 

BW Util details:
bwutil = 0.001131 
total_CMD = 70737 
util_bw = 80 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 70558 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70650 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 80 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001131 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.011494 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010744
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70653 n_act=8 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=531 dram_eff=0.1431
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70723i bk5: 4a 70725i bk6: 15a 70719i bk7: 15a 70718i bk8: 13a 70719i bk9: 13a 70718i bk10: 5a 70723i bk11: 3a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294872
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.001074 
total_CMD = 70737 
util_bw = 76 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 70581 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70653 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110268
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70646 n_act=8 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001173
n_activity=598 dram_eff=0.1388
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 9a 70724i bk5: 7a 70725i bk6: 17a 70719i bk7: 14a 70720i bk8: 13a 70719i bk9: 13a 70718i bk10: 5a 70724i bk11: 5a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903614
Row_Buffer_Locality_read = 0.903614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.257669
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.001173 
total_CMD = 70737 
util_bw = 83 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 70574 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70646 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 83 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000706844
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70647 n_act=8 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=626 dram_eff=0.131
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 8a 70723i bk5: 8a 70725i bk6: 15a 70720i bk7: 15a 70720i bk8: 13a 70719i bk9: 13a 70717i bk10: 5a 70723i bk11: 5a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902439
Row_Buffer_Locality_read = 0.902439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211765
Bank_Level_Parallism_Col = 1.175758
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175758 

BW Util details:
bwutil = 0.001159 
total_CMD = 70737 
util_bw = 82 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 70567 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70647 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 82 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001159 
Either_Row_CoL_Bus_Util = 0.001272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000706844
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70649 n_act=9 n_pre=1 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001103
n_activity=671 dram_eff=0.1162
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 9a 70701i bk5: 6a 70725i bk6: 15a 70721i bk7: 15a 70722i bk8: 13a 70718i bk9: 12a 70718i bk10: 5a 70723i bk11: 3a 70725i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139175
Bank_Level_Parallism_Col = 1.131429
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131429 

BW Util details:
bwutil = 0.001103 
total_CMD = 70737 
util_bw = 78 
Wasted_Col = 104 
Wasted_Row = 12 
Idle = 70543 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70649 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 78 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.001103 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000890623
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70653 n_act=8 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=541 dram_eff=0.1405
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70719i bk5: 17a 70718i bk6: 7a 70724i bk7: 3a 70725i bk8: 6a 70723i bk9: 4a 70725i bk10: 11a 70719i bk11: 11a 70720i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300654
Bank_Level_Parallism_Col = 1.261745
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261745 

BW Util details:
bwutil = 0.001074 
total_CMD = 70737 
util_bw = 76 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 70584 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70653 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139955
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70645 n_act=8 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=595 dram_eff=0.1412
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 19a 70718i bk5: 16a 70719i bk6: 8a 70723i bk7: 7a 70725i bk8: 6a 70724i bk9: 6a 70725i bk10: 11a 70719i bk11: 11a 70719i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253012
Bank_Level_Parallism_Col = 1.216049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216049 

BW Util details:
bwutil = 0.001187 
total_CMD = 70737 
util_bw = 84 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 70571 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70645 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 84 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120163
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70647 n_act=8 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001159
n_activity=627 dram_eff=0.1308
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70719i bk5: 17a 70719i bk6: 7a 70725i bk7: 7a 70725i bk8: 6a 70723i bk9: 6a 70725i bk10: 11a 70719i bk11: 11a 70718i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902439
Row_Buffer_Locality_read = 0.902439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205882
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.001159 
total_CMD = 70737 
util_bw = 82 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 70567 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70647 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 82 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001159 
Either_Row_CoL_Bus_Util = 0.001272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141369
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70648 n_act=9 n_pre=1 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001117
n_activity=691 dram_eff=0.1143
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 20a 70694i bk5: 17a 70720i bk6: 7a 70725i bk7: 5a 70725i bk8: 6a 70724i bk9: 3a 70725i bk10: 11a 70719i bk11: 10a 70719i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886076
Row_Buffer_Locality_read = 0.886076
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131313
Bank_Level_Parallism_Col = 1.128492
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128492 

BW Util details:
bwutil = 0.001117 
total_CMD = 70737 
util_bw = 79 
Wasted_Col = 107 
Wasted_Row = 12 
Idle = 70539 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70648 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 79 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.001258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193675
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70644 n_act=8 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001202
n_activity=571 dram_eff=0.1489
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70717i bk5: 17a 70716i bk6: 7a 70723i bk7: 7a 70725i bk8: 7a 70723i bk9: 6a 70725i bk10: 13a 70719i bk11: 11a 70720i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252941
Bank_Level_Parallism_Col = 1.210843
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210843 

BW Util details:
bwutil = 0.001202 
total_CMD = 70737 
util_bw = 85 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 70567 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70644 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 85 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001202 
Either_Row_CoL_Bus_Util = 0.001315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138541
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70653 n_act=8 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=517 dram_eff=0.147
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70717i bk5: 17a 70717i bk6: 7a 70724i bk7: 5a 70725i bk8: 6a 70724i bk9: 3a 70725i bk10: 11a 70721i bk11: 10a 70721i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.285714
Bank_Level_Parallism_Col = 1.253333
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253333 

BW Util details:
bwutil = 0.001074 
total_CMD = 70737 
util_bw = 76 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 70583 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70653 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124404
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70653 n_act=8 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=545 dram_eff=0.1394
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70716i bk5: 17a 70714i bk6: 7a 70724i bk7: 3a 70725i bk8: 6a 70723i bk9: 4a 70725i bk10: 11a 70721i bk11: 11a 70721i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284810
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.001074 
total_CMD = 70737 
util_bw = 76 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 70579 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70653 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 76 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00144196
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70737 n_nop=70648 n_act=8 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001145
n_activity=602 dram_eff=0.1346
bk0: 0a 70737i bk1: 0a 70737i bk2: 0a 70737i bk3: 0a 70737i bk4: 17a 70717i bk5: 16a 70716i bk6: 7a 70724i bk7: 7a 70720i bk8: 6a 70725i bk9: 6a 70725i bk10: 11a 70720i bk11: 11a 70721i bk12: 0a 70737i bk13: 0a 70737i bk14: 0a 70737i bk15: 0a 70737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901235
Row_Buffer_Locality_read = 0.901235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244048
Bank_Level_Parallism_Col = 1.190184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190184 

BW Util details:
bwutil = 0.001145 
total_CMD = 70737 
util_bw = 81 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 70569 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70737 
n_nop = 70648 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 81 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001145 
Either_Row_CoL_Bus_Util = 0.001258 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 95, Miss = 71, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 69, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 107, Miss = 75, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 75, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 69, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 109, Miss = 74, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 77, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97, Miss = 74, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 72, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 71, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 101, Miss = 74, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 113, Miss = 79, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 105, Miss = 78, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99, Miss = 76, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 98, Miss = 73, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 96, Miss = 74, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 99, Miss = 74, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 97, Miss = 72, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 74, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 100, Miss = 76, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 95, Miss = 70, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 102, Miss = 76, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 98, Miss = 72, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 109, Miss = 79, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 97, Miss = 72, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 94, Miss = 69, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 86, Miss = 65, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 85, Miss = 65, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 85, Miss = 63, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 98, Miss = 66, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 89, Miss = 66, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 85, Miss = 65, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 85, Miss = 63, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 93, Miss = 68, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 100, Miss = 69, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 103, Miss = 67, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 90, Miss = 68, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 90, Miss = 64, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 85, Miss = 65, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 85, Miss = 63, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 92, Miss = 68, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 101, Miss = 70, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 103, Miss = 67, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 102, Miss = 70, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 94, Miss = 69, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 85, Miss = 64, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 86, Miss = 64, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 85, Miss = 65, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 85, Miss = 63, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 100, Miss = 66, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 90, Miss = 67, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6105
L2_total_cache_misses = 4471
L2_total_cache_miss_rate = 0.7324
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 475
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2530
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6105
icnt_total_pkts_simt_to_mem=6105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6105
Req_Network_cycles = 94205
Req_Network_injected_packets_per_cycle =       0.0648 
Req_Network_conflicts_per_cycle =       0.0003
Req_Network_conflicts_per_cycle_util =       0.0127
Req_Bank_Level_Parallism =       2.7675
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 6105
Reply_Network_cycles = 94205
Reply_Network_injected_packets_per_cycle =        0.0648
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.1351
Reply_Bank_Level_Parallism =       2.3571
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 50 sec (650 sec)
gpgpu_simulation_rate = 755 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
Processing kernel ./traces/kernel-11.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 11
-grid dim = (11,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-11.traceg
GPGPU-Sim uArch: Shader 440 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x55554730, kernel=0x7be6a690
thread block = 0,0,0
GPGPU-Sim uArch: Shader 448 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x56d576f0, kernel=0x7be6a690
thread block = 1,0,0
GPGPU-Sim uArch: Shader 456 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5855a6b0, kernel=0x7be6a690
thread block = 2,0,0
GPGPU-Sim uArch: Shader 464 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x59d5d670, kernel=0x7be6a690
thread block = 3,0,0
GPGPU-Sim uArch: Shader 472 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5b560630, kernel=0x7be6a690
thread block = 4,0,0
GPGPU-Sim uArch: Shader 480 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5cd635f0, kernel=0x7be6a690
thread block = 5,0,0
GPGPU-Sim uArch: Shader 488 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5e5665b0, kernel=0x7be6a690
thread block = 6,0,0
GPGPU-Sim uArch: Shader 496 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5fd69570, kernel=0x7be6a690
thread block = 7,0,0
GPGPU-Sim uArch: Shader 504 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6156c530, kernel=0x7be6a690
thread block = 8,0,0
GPGPU-Sim uArch: Shader 512 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x62d6f4f0, kernel=0x7be6a690
thread block = 9,0,0
GPGPU-Sim uArch: Shader 520 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x645724b0, kernel=0x7be6a690
thread block = 10,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9555
gpu_sim_insn = 98241
gpu_ipc =      10.2816
gpu_tot_sim_cycle = 103760
gpu_tot_sim_insn = 589446
gpu_tot_ipc =       5.6809
gpu_tot_issued_cta = 66
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1278
partiton_level_parallism_total  =       0.0706
partiton_level_parallism_util =       3.4202
partiton_level_parallism_util_total  =       2.8584
L2_BW  =       4.6289 GB/Sec
L2_BW_total  =       2.5576 GB/Sec
gpu_total_sim_rate=823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7392
	L1D_total_cache_misses = 6402
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3036

Total_core_cache_fail_stats:
ctas_completed 66, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 1664256
gpgpu_n_tot_w_icount = 52008
gpgpu_n_stall_shd_mem = 28578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4290
gpgpu_n_mem_write_global = 3036
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19074
gpgpu_n_store_insn = 16896
gpgpu_n_shmem_insn = 120450
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27720
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 858
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:132	W0_Idle:866718	W0_Scoreboard:219734	W1:2178	W2:1980	W3:1980	W4:1980	W5:1980	W6:1980	W7:1980	W8:1980	W9:1980	W10:1980	W11:1980	W12:1980	W13:1980	W14:1980	W15:1980	W16:21978	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:52008	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34320 {8:4290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 121440 {40:3036,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 171600 {40:4290,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24288 {8:3036,}
maxmflatency = 397 
max_icnt2mem_latency = 33 
maxmrqlatency = 71 
max_icnt2sh_latency = 5 
averagemflatency = 247 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:2254 	474 	8 	20 	258 	185 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4091 	3235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7320 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7284 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         8         6         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         8         4         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         8         7         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         8         4         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         9         7         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0        19        19         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0        19        18         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0        17        17         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0        17        17         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0        17        17         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0        19        19         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0        19        18         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000  5.000000  2.400000  1.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000  9.000000  9.000000 
dram[1]: 11.500000  4.666667  3.250000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000 
dram[2]:  2.875000  4.285714  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000 
dram[3]:  2.875000  4.285714  2.600000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  9.000000  8.000000 
dram[4]:  4.285714  4.285714  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 10.000000  9.000000 
dram[5]:  4.285714  4.285714  3.000000  4.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000 10.000000  8.000000 
dram[6]:  5.000000  5.000000  2.400000  1.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  2.000000  9.000000  9.000000 
dram[7]:  5.000000  4.666667  2.400000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  9.000000  9.000000 
dram[8]:  2.333333  2.333333  5.200000  5.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 11.000000  5.000000  4.000000 
dram[9]:  2.333333  5.500000  5.200000  5.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 12.000000 10.000000  4.000000  4.000000 
dram[10]:  2.000000  1.428571  6.500000  6.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  1.000000 
dram[11]:  2.000000  3.000000  6.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000 
dram[12]:  2.000000  1.428571  5.400000  6.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  1.000000 
dram[13]:  2.571429  3.000000  5.400000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000 
dram[14]:  3.000000  2.333333  4.500000  5.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  4.000000  4.000000 
dram[15]:  2.714286  5.500000  4.500000  5.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 10.000000  4.000000  4.000000 
dram[16]:      -nan      -nan      -nan      -nan  3.333333  3.333333 17.000000 17.000000 16.000000 15.000000  7.000000  6.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  3.333333  3.500000 17.000000 17.000000 16.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  3.333333  2.000000 17.000000 17.000000 15.000000 15.000000  6.000000  3.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  3.333333  3.000000 17.000000 16.000000 15.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  3.333333  2.000000 18.000000 17.000000 15.000000 15.000000  6.000000  3.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  3.666667  3.000000 18.000000 16.000000 15.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  3.333333  3.333333  9.000000 17.000000 15.000000 15.000000  6.000000  6.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  3.666667  3.500000  9.500000 17.000000 15.000000 14.000000  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  7.666667 11.000000  8.000000  4.000000  7.000000  4.000000 13.000000 13.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  7.666667 10.000000  9.000000  8.000000  7.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  5.750000  7.333333  8.000000  8.000000  7.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  5.750000  7.333333  4.500000  5.000000  7.000000  4.000000 13.000000 12.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  7.333333  7.333333  8.000000  8.000000  8.000000  7.000000 14.000000 13.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  7.333333  7.333333  8.000000  5.000000  7.000000  4.000000 14.000000 12.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan 11.000000 11.000000  8.000000  4.000000  7.000000  4.000000 13.000000 13.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan 11.000000 10.000000  8.000000  8.000000  7.000000  7.000000 13.000000 13.000000      -nan      -nan      -nan      -nan 
average row locality = 3235/584 = 5.539383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        30        30        12         8         0         0         0         0         0         0         0         0         5         2         9         9 
dram[1]:        23        28        13         9         0         0         0         0         0         0         0         0         5         5         9         9 
dram[2]:        23        30        12        12         0         0         0         0         0         0         0         0         5         5         9         9 
dram[3]:        23        30        13         9         0         0         0         0         0         0         0         0         5         4         9         8 
dram[4]:        30        30        12        12         0         0         0         0         0         0         0         0         6         5        10         9 
dram[5]:        30        30        12         9         0         0         0         0         0         0         0         0         5         4        10         8 
dram[6]:        30        30        12         8         0         0         0         0         0         0         0         0         5         2         9         9 
dram[7]:        30        28        12         9         0         0         0         0         0         0         0         0         5         5         9         9 
dram[8]:        14        14        26        26         0         0         0         0         0         0         0         0        12        11         5         4 
dram[9]:        14        11        26        26         0         0         0         0         0         0         0         0        12        10         4         4 
dram[10]:        14        10        26        26         0         0         0         0         0         0         0         0        11        11         4         1 
dram[11]:        14         9        26        24         0         0         0         0         0         0         0         0        11        11         4         4 
dram[12]:        14        10        27        26         0         0         0         0         0         0         0         0        11        11         4         1 
dram[13]:        18         9        27        24         0         0         0         0         0         0         0         0        11        11         4         4 
dram[14]:        18        14        27        26         0         0         0         0         0         0         0         0        11        11         4         4 
dram[15]:        19        11        27        26         0         0         0         0         0         0         0         0        11        10         4         4 
dram[16]:         0         0         0         0        10        10        17        17        16        15         7         6         0         0         0         0 
dram[17]:         0         0         0         0        10         7        17        17        16        14         6         4         0         0         0         0 
dram[18]:         0         0         0         0        10         6        17        17        15        15         6         3         0         0         0         0 
dram[19]:         0         0         0         0        10         9        17        16        15        15         6         6         0         0         0         0 
dram[20]:         0         0         0         0        10         6        18        17        15        15         6         3         0         0         0         0 
dram[21]:         0         0         0         0        11         9        18        16        15        15         6         6         0         0         0         0 
dram[22]:         0         0         0         0        10        10        18        17        15        15         6         6         0         0         0         0 
dram[23]:         0         0         0         0        11         7        19        17        15        14         6         4         0         0         0         0 
dram[24]:         0         0         0         0        23        22         8         4         7         4        13        13         0         0         0         0 
dram[25]:         0         0         0         0        23        20         9         8         7         7        13        13         0         0         0         0 
dram[26]:         0         0         0         0        23        22         8         8         7         7        13        13         0         0         0         0 
dram[27]:         0         0         0         0        23        22         9         5         7         4        13        12         0         0         0         0 
dram[28]:         0         0         0         0        22        22         8         8         8         7        14        13         0         0         0         0 
dram[29]:         0         0         0         0        22        22         8         5         7         4        14        12         0         0         0         0 
dram[30]:         0         0         0         0        22        22         8         4         7         4        13        13         0         0         0         0 
dram[31]:         0         0         0         0        22        20         8         8         7         7        13        13         0         0         0         0 
total dram reads = 3235
min_bank_accesses = 0!
chip skew: 115/89 = 1.29
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        403       378       916      1200    none      none      none      none      none      none      none      none         877      1737       375       313
dram[1]:        390       369      1024      1041    none      none      none      none      none      none      none      none         881       877       375       375
dram[2]:        406       408      1096       895    none      none      none      none      none      none      none      none         887       877       377       376
dram[3]:        412       382      1085      1078    none      none      none      none      none      none      none      none         878       972       377       385
dram[4]:        408       408       892       886    none      none      none      none      none      none      none      none        1165       880       387       375
dram[5]:        401       383       892      1069    none      none      none      none      none      none      none      none         925       987       368       383
dram[6]:        404       379       894      1186    none      none      none      none      none      none      none      none         888      1760       376       314
dram[7]:        399       371       896      1034    none      none      none      none      none      none      none      none        1068       882       376       376
dram[8]:        898       892       401       401    none      none      none      none      none      none      none      none         393       383      1221       880
dram[9]:        899      1033       396       375    none      none      none      none      none      none      none      none         377       369       934       843
dram[10]:        900      1134       396       368    none      none      none      none      none      none      none      none         383       332       890      2631
dram[11]:        901      1159       393       375    none      none      none      none      none      none      none      none         383       383       974       884
dram[12]:        905      1147       394       367    none      none      none      none      none      none      none      none         383       332       879      2595
dram[13]:        697      1169       398       374    none      none      none      none      none      none      none      none         383       383       880       878
dram[14]:        694       901       399       401    none      none      none      none      none      none      none      none         383       383       891       878
dram[15]:        773      1041       400       374    none      none      none      none      none      none      none      none         383       370       878       830
dram[16]:     none      none      none      none         891       885       390       390       396       389      1123       880    none      none      none      none  
dram[17]:     none      none      none      none         891      1124       389       356       383       352       919      1131    none      none      none      none  
dram[18]:     none      none      none      none         886      1270       389       346       388       351       889      1470    none      none      none      none  
dram[19]:     none      none      none      none         890       906       390       395       389       389      1131       882    none      none      none      none  
dram[20]:     none      none      none      none         912      1287       385       345       389       351       877      1448    none      none      none      none  
dram[21]:     none      none      none      none        1046       913       395       393       389       389       882       876    none      none      none      none  
dram[22]:     none      none      none      none        1136       892       386       389       389       389       886       876    none      none      none      none  
dram[23]:     none      none      none      none        1009      1137       384       356       389       354       877      1113    none      none      none      none  
dram[24]:     none      none      none      none         383       351       909      1465       876      1303       387       343    none      none      none      none  
dram[25]:     none      none      none      none         392       380      1068       857       883       876       387       387    none      none      none      none  
dram[26]:     none      none      none      none         389       391      1186       881       883       876       387       387    none      none      none      none  
dram[27]:     none      none      none      none         394       362       909      1234       876      1255       386       361    none      none      none      none  
dram[28]:     none      none      none      none         391       391       882       876      1096       880       395       387    none      none      none      none  
dram[29]:     none      none      none      none         388       363       877      1218       914      1275       381       359    none      none      none      none  
dram[30]:     none      none      none      none         385       352       876      1444       886      1323       386       343    none      none      none      none  
dram[31]:     none      none      none      none         386       381       881       853      1176       880       386       386    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       380       397       394         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        346       345       387       370         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        380       381       378       383         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        346       346       388       343         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        380       381       381       379         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        346       351       385       342         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        346       351       391       374         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        389       342       347       351         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        390       371       346       351         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        397       394       380       380         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        346       372       346       345         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        397       394       380       381         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        366       343       346       347         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       380       377       328       328       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       383       342       327       327       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       375       372       326       327       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       371       368       328       328       331       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       376       374       329       329       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       384       369       326       324       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       380       377       340       325       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       343       345       344       329       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       346       345       332       329       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       346       343       331       328       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       378       379       326       329       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       346       346       341       328       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       378       379       331       327       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       348       350       330       326       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       348       347       330       326       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       346       345       329       334       326       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77762 n_act=26 n_pre=18 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=963 dram_eff=0.109
bk0: 30a 77740i bk1: 30a 77739i bk2: 12a 77767i bk3: 8a 77773i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77899i bk13: 2a 77897i bk14: 9a 77897i bk15: 9a 77896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752381
Row_Buffer_Locality_read = 0.752381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656118
Bank_Level_Parallism_Col = 1.330189
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330189 

BW Util details:
bwutil = 0.001348 
total_CMD = 77911 
util_bw = 105 
Wasted_Col = 226 
Wasted_Row = 143 
Idle = 77437 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77762 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 105 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001348 
Either_Row_CoL_Bus_Util = 0.001912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00731604
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77780 n_act=19 n_pre=11 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=937 dram_eff=0.1078
bk0: 23a 77867i bk1: 28a 77767i bk2: 13a 77809i bk3: 9a 77836i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77898i bk13: 5a 77899i bk14: 9a 77895i bk15: 9a 77895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811881
Row_Buffer_Locality_read = 0.811881
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.314070
Bank_Level_Parallism_Col = 1.211470
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211470 

BW Util details:
bwutil = 0.001296 
total_CMD = 77911 
util_bw = 101 
Wasted_Col = 190 
Wasted_Row = 107 
Idle = 77513 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77780 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 101 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77761 n_act=27 n_pre=19 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=987 dram_eff=0.1064
bk0: 23a 77683i bk1: 30a 77705i bk2: 12a 77807i bk3: 12a 77809i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77897i bk13: 5a 77899i bk14: 9a 77895i bk15: 9a 77895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742857
Row_Buffer_Locality_read = 0.742857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.690526
Bank_Level_Parallism_Col = 1.311178
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.311178 

BW Util details:
bwutil = 0.001348 
total_CMD = 77911 
util_bw = 105 
Wasted_Col = 240 
Wasted_Row = 130 
Idle = 77436 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77761 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 105 
Row_Bus_Util =  0.000590 
CoL_Bus_Util = 0.001348 
Either_Row_CoL_Bus_Util = 0.001925 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006667 
queue_avg = 0.008728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00872791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77766 n_act=26 n_pre=18 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=1246 dram_eff=0.08106
bk0: 23a 77722i bk1: 30a 77743i bk2: 13a 77788i bk3: 9a 77875i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77897i bk13: 4a 77899i bk14: 9a 77896i bk15: 8a 77895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742574
Row_Buffer_Locality_read = 0.742574
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190813
Bank_Level_Parallism_Col = 1.136986
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136986 

BW Util details:
bwutil = 0.001296 
total_CMD = 77911 
util_bw = 101 
Wasted_Col = 284 
Wasted_Row = 181 
Idle = 77345 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77766 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 101 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00517257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77753 n_act=26 n_pre=18 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=1041 dram_eff=0.1095
bk0: 30a 77703i bk1: 30a 77705i bk2: 12a 77805i bk3: 12a 77811i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 6a 77897i bk13: 5a 77899i bk14: 10a 77895i bk15: 9a 77895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771930
Row_Buffer_Locality_read = 0.771930
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629630
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.001463 
total_CMD = 77911 
util_bw = 114 
Wasted_Col = 241 
Wasted_Row = 131 
Idle = 77425 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77753 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 114 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001463 
Either_Row_CoL_Bus_Util = 0.002028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00848404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77763 n_act=24 n_pre=16 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001386
n_activity=982 dram_eff=0.11
bk0: 30a 77739i bk1: 30a 77728i bk2: 12a 77810i bk3: 9a 77875i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77897i bk13: 4a 77899i bk14: 10a 77896i bk15: 8a 77896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451327
Bank_Level_Parallism_Col = 1.290221
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290221 

BW Util details:
bwutil = 0.001386 
total_CMD = 77911 
util_bw = 108 
Wasted_Col = 222 
Wasted_Row = 122 
Idle = 77459 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77763 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 108 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.001386 
Either_Row_CoL_Bus_Util = 0.001900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00528808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77762 n_act=26 n_pre=18 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001348
n_activity=976 dram_eff=0.1076
bk0: 30a 77737i bk1: 30a 77735i bk2: 12a 77767i bk3: 8a 77773i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77899i bk13: 2a 77897i bk14: 9a 77897i bk15: 9a 77896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752381
Row_Buffer_Locality_read = 0.752381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653445
Bank_Level_Parallism_Col = 1.331269
Bank_Level_Parallism_Ready = 1.019048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331269 

BW Util details:
bwutil = 0.001348 
total_CMD = 77911 
util_bw = 105 
Wasted_Col = 231 
Wasted_Row = 143 
Idle = 77432 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77762 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 105 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001348 
Either_Row_CoL_Bus_Util = 0.001912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00762408
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77764 n_act=24 n_pre=16 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001373
n_activity=1054 dram_eff=0.1015
bk0: 30a 77765i bk1: 28a 77756i bk2: 12a 77771i bk3: 9a 77834i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 5a 77899i bk13: 5a 77899i bk14: 9a 77895i bk15: 9a 77896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775701
Row_Buffer_Locality_read = 0.775701
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449893
Bank_Level_Parallism_Col = 1.268750
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268750 

BW Util details:
bwutil = 0.001373 
total_CMD = 77911 
util_bw = 107 
Wasted_Col = 228 
Wasted_Row = 134 
Idle = 77442 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77764 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 107 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00468483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77756 n_act=26 n_pre=18 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001438
n_activity=1046 dram_eff=0.1071
bk0: 14a 77740i bk1: 14a 77748i bk2: 26a 77766i bk3: 26a 77766i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 12a 77894i bk13: 11a 77894i bk14: 5a 77899i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767857
Row_Buffer_Locality_read = 0.767857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.643892
Bank_Level_Parallism_Col = 1.310241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310241 

BW Util details:
bwutil = 0.001438 
total_CMD = 77911 
util_bw = 112 
Wasted_Col = 234 
Wasted_Row = 137 
Idle = 77428 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77756 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 112 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001438 
Either_Row_CoL_Bus_Util = 0.001989 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006452 
queue_avg = 0.007470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00747006
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77768 n_act=22 n_pre=14 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001373
n_activity=964 dram_eff=0.111
bk0: 14a 77747i bk1: 11a 77875i bk2: 26a 77790i bk3: 26a 77783i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 12a 77895i bk13: 10a 77895i bk14: 4a 77898i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794393
Row_Buffer_Locality_read = 0.794393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.365256
Bank_Level_Parallism_Col = 1.264901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264901 

BW Util details:
bwutil = 0.001373 
total_CMD = 77911 
util_bw = 107 
Wasted_Col = 208 
Wasted_Row = 134 
Idle = 77462 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77768 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 14 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 107 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00474901
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77764 n_act=26 n_pre=18 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001322
n_activity=991 dram_eff=0.1039
bk0: 14a 77703i bk1: 10a 77710i bk2: 26a 77799i bk3: 26a 77799i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77896i bk13: 11a 77895i bk14: 4a 77897i bk15: 1a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747573
Row_Buffer_Locality_read = 0.747573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.683652
Bank_Level_Parallism_Col = 1.374194
Bank_Level_Parallism_Ready = 1.019418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374194 

BW Util details:
bwutil = 0.001322 
total_CMD = 77911 
util_bw = 103 
Wasted_Col = 220 
Wasted_Row = 148 
Idle = 77440 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77764 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 103 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.001322 
Either_Row_CoL_Bus_Util = 0.001887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00627639
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77772 n_act=22 n_pre=14 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001322
n_activity=1065 dram_eff=0.09671
bk0: 14a 77707i bk1: 9a 77836i bk2: 26a 77815i bk3: 24a 77810i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77894i bk13: 11a 77895i bk14: 4a 77899i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786408
Row_Buffer_Locality_read = 0.786408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356077
Bank_Level_Parallism_Col = 1.224026
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224026 

BW Util details:
bwutil = 0.001322 
total_CMD = 77911 
util_bw = 103 
Wasted_Col = 220 
Wasted_Row = 146 
Idle = 77442 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77772 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 14 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 103 
Row_Bus_Util =  0.000462 
CoL_Bus_Util = 0.001322 
Either_Row_CoL_Bus_Util = 0.001784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392756
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77761 n_act=27 n_pre=19 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001335
n_activity=1033 dram_eff=0.1007
bk0: 14a 77703i bk1: 10a 77710i bk2: 27a 77779i bk3: 26a 77802i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77895i bk13: 11a 77894i bk14: 4a 77897i bk15: 1a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740385
Row_Buffer_Locality_read = 0.740385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.649087
Bank_Level_Parallism_Col = 1.365931
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365931 

BW Util details:
bwutil = 0.001335 
total_CMD = 77911 
util_bw = 104 
Wasted_Col = 227 
Wasted_Row = 162 
Idle = 77418 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77761 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 104 
Row_Bus_Util =  0.000590 
CoL_Bus_Util = 0.001335 
Either_Row_CoL_Bus_Util = 0.001925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00626356
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77765 n_act=23 n_pre=15 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001386
n_activity=1206 dram_eff=0.08955
bk0: 18a 77749i bk1: 9a 77836i bk2: 27a 77792i bk3: 24a 77817i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77893i bk13: 11a 77893i bk14: 4a 77898i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787037
Row_Buffer_Locality_read = 0.787037
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223320
Bank_Level_Parallism_Col = 1.181548
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181548 

BW Util details:
bwutil = 0.001386 
total_CMD = 77911 
util_bw = 108 
Wasted_Col = 244 
Wasted_Row = 154 
Idle = 77405 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77765 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 15 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 108 
Row_Bus_Util =  0.000488 
CoL_Bus_Util = 0.001386 
Either_Row_CoL_Bus_Util = 0.001874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00420993
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77751 n_act=27 n_pre=19 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001476
n_activity=1119 dram_eff=0.1028
bk0: 18a 77737i bk1: 14a 77748i bk2: 27a 77744i bk3: 26a 77767i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77893i bk13: 11a 77892i bk14: 4a 77897i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765217
Row_Buffer_Locality_read = 0.765217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665323
Bank_Level_Parallism_Col = 1.326471
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.326471 

BW Util details:
bwutil = 0.001476 
total_CMD = 77911 
util_bw = 115 
Wasted_Col = 239 
Wasted_Row = 142 
Idle = 77415 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77751 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 115 
Row_Bus_Util =  0.000590 
CoL_Bus_Util = 0.001476 
Either_Row_CoL_Bus_Util = 0.002054 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.006250 
queue_avg = 0.007470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00747006
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77759 n_act=24 n_pre=16 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001438
n_activity=1264 dram_eff=0.08861
bk0: 19a 77723i bk1: 11a 77875i bk2: 27a 77768i bk3: 26a 77792i bk4: 0a 77911i bk5: 0a 77911i bk6: 0a 77911i bk7: 0a 77911i bk8: 0a 77911i bk9: 0a 77911i bk10: 0a 77911i bk11: 0a 77911i bk12: 11a 77894i bk13: 10a 77893i bk14: 4a 77897i bk15: 4a 77899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200364
Bank_Level_Parallism_Col = 1.132597
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132597 

BW Util details:
bwutil = 0.001438 
total_CMD = 77911 
util_bw = 112 
Wasted_Col = 268 
Wasted_Row = 169 
Idle = 77362 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77759 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 112 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.001438 
Either_Row_CoL_Bus_Util = 0.001951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00418426
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77797 n_act=12 n_pre=4 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001258
n_activity=752 dram_eff=0.1303
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77834i bk5: 10a 77834i bk6: 17a 77891i bk7: 17a 77890i bk8: 16a 77893i bk9: 15a 77892i bk10: 7a 77897i bk11: 6a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441296
Bank_Level_Parallism_Col = 1.268293
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268293 

BW Util details:
bwutil = 0.001258 
total_CMD = 77911 
util_bw = 98 
Wasted_Col = 113 
Wasted_Row = 36 
Idle = 77664 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77797 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 98 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001258 
Either_Row_CoL_Bus_Util = 0.001463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123218
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77806 n_act=11 n_pre=3 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001168
n_activity=681 dram_eff=0.1336
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77834i bk5: 7a 77875i bk6: 17a 77892i bk7: 17a 77893i bk8: 16a 77893i bk9: 14a 77893i bk10: 6a 77898i bk11: 4a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879121
Row_Buffer_Locality_read = 0.879121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274262
Bank_Level_Parallism_Col = 1.234375
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234375 

BW Util details:
bwutil = 0.001168 
total_CMD = 77911 
util_bw = 91 
Wasted_Col = 107 
Wasted_Row = 39 
Idle = 77674 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77806 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 91 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001168 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000757274
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77806 n_act=12 n_pre=4 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=703 dram_eff=0.1266
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77832i bk5: 6a 77836i bk6: 17a 77891i bk7: 17a 77889i bk8: 15a 77895i bk9: 15a 77895i bk10: 6a 77897i bk11: 3a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865169
Row_Buffer_Locality_read = 0.865169
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465812
Bank_Level_Parallism_Col = 1.286458
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286458 

BW Util details:
bwutil = 0.001142 
total_CMD = 77911 
util_bw = 89 
Wasted_Col = 109 
Wasted_Row = 36 
Idle = 77677 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77806 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 89 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001142 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00109099
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77802 n_act=12 n_pre=4 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=775 dram_eff=0.1213
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77833i bk5: 9a 77836i bk6: 17a 77891i bk7: 16a 77891i bk8: 15a 77892i bk9: 15a 77893i bk10: 6a 77899i bk11: 6a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.872340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.169725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169725 

BW Util details:
bwutil = 0.001207 
total_CMD = 77911 
util_bw = 94 
Wasted_Col = 131 
Wasted_Row = 36 
Idle = 77650 

BW Util Bottlenecks: 
RCDc_limit = 137 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77802 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 94 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001207 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.009174 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110382
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77805 n_act=12 n_pre=4 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001155
n_activity=679 dram_eff=0.1325
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77832i bk5: 6a 77836i bk6: 18a 77892i bk7: 17a 77891i bk8: 15a 77893i bk9: 15a 77892i bk10: 6a 77897i bk11: 3a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466102
Bank_Level_Parallism_Col = 1.288660
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288660 

BW Util details:
bwutil = 0.001155 
total_CMD = 77911 
util_bw = 90 
Wasted_Col = 110 
Wasted_Row = 36 
Idle = 77675 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77805 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 90 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001155 
Either_Row_CoL_Bus_Util = 0.001361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123218
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77799 n_act=12 n_pre=4 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001232
n_activity=756 dram_eff=0.127
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 11a 77833i bk5: 9a 77836i bk6: 18a 77893i bk7: 16a 77893i bk8: 15a 77892i bk9: 15a 77891i bk10: 6a 77898i bk11: 6a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436214
Bank_Level_Parallism_Col = 1.268657
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268657 

BW Util details:
bwutil = 0.001232 
total_CMD = 77911 
util_bw = 96 
Wasted_Col = 111 
Wasted_Row = 36 
Idle = 77668 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77799 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 96 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001232 
Either_Row_CoL_Bus_Util = 0.001438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000898461
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77796 n_act=13 n_pre=5 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001245
n_activity=830 dram_eff=0.1169
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 10a 77832i bk5: 10a 77836i bk6: 18a 77869i bk7: 17a 77893i bk8: 15a 77892i bk9: 15a 77890i bk10: 6a 77897i bk11: 6a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361011
Bank_Level_Parallism_Col = 1.212670
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212670 

BW Util details:
bwutil = 0.001245 
total_CMD = 77911 
util_bw = 97 
Wasted_Col = 132 
Wasted_Row = 48 
Idle = 77634 

BW Util Bottlenecks: 
RCDc_limit = 149 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77796 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 5 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 97 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.001245 
Either_Row_CoL_Bus_Util = 0.001476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000924131
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77802 n_act=12 n_pre=4 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=845 dram_eff=0.1101
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 11a 77851i bk5: 7a 77874i bk6: 19a 77870i bk7: 17a 77896i bk8: 15a 77892i bk9: 14a 77891i bk10: 6a 77897i bk11: 4a 77899i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156134
Bank_Level_Parallism_Col = 1.107143
Bank_Level_Parallism_Ready = 1.010753
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.001194 
total_CMD = 77911 
util_bw = 93 
Wasted_Col = 140 
Wasted_Row = 36 
Idle = 77642 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77802 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 93 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001194 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110382
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77803 n_act=11 n_pre=3 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=689 dram_eff=0.1364
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 23a 77842i bk5: 22a 77865i bk6: 8a 77898i bk7: 4a 77899i bk8: 7a 77897i bk9: 4a 77899i bk10: 13a 77893i bk11: 13a 77894i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882979
Row_Buffer_Locality_read = 0.882979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305310
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.001207 
total_CMD = 77911 
util_bw = 94 
Wasted_Col = 108 
Wasted_Row = 24 
Idle = 77685 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77803 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 94 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001207 
Either_Row_CoL_Bus_Util = 0.001386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00252853
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77797 n_act=11 n_pre=3 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=759 dram_eff=0.1318
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 23a 77842i bk5: 20a 77867i bk6: 9a 77897i bk7: 8a 77899i bk8: 7a 77898i bk9: 7a 77899i bk10: 13a 77892i bk11: 13a 77892i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890000
Row_Buffer_Locality_read = 0.890000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.268908
Bank_Level_Parallism_Col = 1.211538
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.211538 

BW Util details:
bwutil = 0.001284 
total_CMD = 77911 
util_bw = 100 
Wasted_Col = 114 
Wasted_Row = 24 
Idle = 77673 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77797 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 100 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00200228
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77792 n_act=13 n_pre=5 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=783 dram_eff=0.129
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 23a 77807i bk5: 22a 77831i bk6: 8a 77899i bk7: 8a 77899i bk8: 7a 77897i bk9: 7a 77899i bk10: 13a 77892i bk11: 13a 77891i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871287
Row_Buffer_Locality_read = 0.871287
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369963
Bank_Level_Parallism_Col = 1.199134
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199134 

BW Util details:
bwutil = 0.001296 
total_CMD = 77911 
util_bw = 101 
Wasted_Col = 138 
Wasted_Row = 34 
Idle = 77638 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77792 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 5 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 101 
Row_Bus_Util =  0.000231 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00420993
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77796 n_act=14 n_pre=6 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001219
n_activity=909 dram_eff=0.1045
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 23a 77819i bk5: 22a 77843i bk6: 9a 77875i bk7: 5a 77899i bk8: 7a 77898i bk9: 4a 77899i bk10: 13a 77893i bk11: 12a 77892i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852632
Row_Buffer_Locality_read = 0.852632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155063
Bank_Level_Parallism_Col = 1.134694
Bank_Level_Parallism_Ready = 1.010526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134694 

BW Util details:
bwutil = 0.001219 
total_CMD = 77911 
util_bw = 95 
Wasted_Col = 161 
Wasted_Row = 60 
Idle = 77595 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77796 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 95 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001219 
Either_Row_CoL_Bus_Util = 0.001476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00297776
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77793 n_act=12 n_pre=4 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001309
n_activity=710 dram_eff=0.1437
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 22a 77829i bk5: 22a 77828i bk6: 8a 77897i bk7: 8a 77899i bk8: 8a 77897i bk9: 7a 77899i bk10: 14a 77893i bk11: 13a 77893i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414343
Bank_Level_Parallism_Col = 1.233945
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233945 

BW Util details:
bwutil = 0.001309 
total_CMD = 77911 
util_bw = 102 
Wasted_Col = 122 
Wasted_Row = 27 
Idle = 77660 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77793 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 102 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001309 
Either_Row_CoL_Bus_Util = 0.001515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00413292
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77801 n_act=12 n_pre=4 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=661 dram_eff=0.1422
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 22a 77840i bk5: 22a 77836i bk6: 8a 77898i bk7: 5a 77899i bk8: 7a 77898i bk9: 4a 77899i bk10: 14a 77894i bk11: 12a 77894i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872340
Row_Buffer_Locality_read = 0.872340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402597
Bank_Level_Parallism_Col = 1.277228
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277228 

BW Util details:
bwutil = 0.001207 
total_CMD = 77911 
util_bw = 94 
Wasted_Col = 114 
Wasted_Row = 23 
Idle = 77680 

BW Util Bottlenecks: 
RCDc_limit = 131 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77801 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 94 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.001207 
Either_Row_CoL_Bus_Util = 0.001412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00301626
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77806 n_act=10 n_pre=2 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=657 dram_eff=0.1416
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 22a 77864i bk5: 22a 77861i bk6: 8a 77898i bk7: 4a 77899i bk8: 7a 77897i bk9: 4a 77899i bk10: 13a 77895i bk11: 13a 77895i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892473
Row_Buffer_Locality_read = 0.892473
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331707
Bank_Level_Parallism_Col = 1.255319
Bank_Level_Parallism_Ready = 1.021505
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.255319 

BW Util details:
bwutil = 0.001194 
total_CMD = 77911 
util_bw = 93 
Wasted_Col = 100 
Wasted_Row = 12 
Idle = 77706 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77806 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 93 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.001194 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00256703
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77911 n_nop=77801 n_act=10 n_pre=2 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001258
n_activity=718 dram_eff=0.1365
bk0: 0a 77911i bk1: 0a 77911i bk2: 0a 77911i bk3: 0a 77911i bk4: 22a 77864i bk5: 20a 77864i bk6: 8a 77898i bk7: 8a 77894i bk8: 7a 77899i bk9: 7a 77899i bk10: 13a 77893i bk11: 13a 77894i bk12: 0a 77911i bk13: 0a 77911i bk14: 0a 77911i bk15: 0a 77911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897959
Row_Buffer_Locality_read = 0.897959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.313084
Bank_Level_Parallism_Col = 1.224490
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224490 

BW Util details:
bwutil = 0.001258 
total_CMD = 77911 
util_bw = 98 
Wasted_Col = 104 
Wasted_Row = 12 
Idle = 77697 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77911 
n_nop = 77801 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 98 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.001258 
Either_Row_CoL_Bus_Util = 0.001412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 87, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 116, Miss = 87, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 106, Miss = 81, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 129, Miss = 89, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 111, Miss = 83, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 135, Miss = 91, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 115, Miss = 83, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 87, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 135, Miss = 92, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 124, Miss = 91, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 90, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 119, Miss = 87, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 115, Miss = 87, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 115, Miss = 86, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 121, Miss = 88, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 87, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 136, Miss = 93, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 125, Miss = 92, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 120, Miss = 92, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 119, Miss = 88, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 116, Miss = 88, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 116, Miss = 87, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 119, Miss = 88, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 117, Miss = 87, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 116, Miss = 87, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 114, Miss = 84, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 124, Miss = 92, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 120, Miss = 88, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 131, Miss = 93, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 116, Miss = 85, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 122, Miss = 82, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 111, Miss = 81, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 104, Miss = 79, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 103, Miss = 77, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 102, Miss = 77, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 102, Miss = 76, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 115, Miss = 79, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 107, Miss = 79, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 103, Miss = 78, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 103, Miss = 77, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 109, Miss = 80, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 120, Miss = 81, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 110, Miss = 81, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 122, Miss = 81, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 109, Miss = 80, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 102, Miss = 78, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 102, Miss = 77, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 108, Miss = 80, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 119, Miss = 81, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 109, Miss = 81, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 121, Miss = 81, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 104, Miss = 79, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 106, Miss = 77, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 121, Miss = 82, Miss_rate = 0.678, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 110, Miss = 81, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 102, Miss = 78, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 103, Miss = 77, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 101, Miss = 77, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 101, Miss = 76, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 117, Miss = 79, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 106, Miss = 79, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7326
L2_total_cache_misses = 5347
L2_total_cache_miss_rate = 0.7299
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3036
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7326
icnt_total_pkts_simt_to_mem=7326
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7326
Req_Network_cycles = 103760
Req_Network_injected_packets_per_cycle =       0.0706 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0148
Req_Bank_Level_Parallism =       2.8584
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 7326
Reply_Network_cycles = 103760
Reply_Network_injected_packets_per_cycle =        0.0706
Reply_Network_conflicts_per_cycle =        0.0039
Reply_Network_conflicts_per_cycle_util =       0.1321
Reply_Bank_Level_Parallism =       2.4012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 56 sec (716 sec)
gpgpu_simulation_rate = 823 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
Processing kernel ./traces/kernel-12.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 12
-grid dim = (12,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-12.traceg
GPGPU-Sim uArch: Shader 528 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x65d75470, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 536 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x67578430, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 544 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x68d7b3f0, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 552 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6a57e3b0, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 560 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6bd81370, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 568 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6d584330, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 576 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6ed872f0, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 584 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7058a2b0, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 592 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x71d8d270, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 600 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x73590230, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 608 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x74d931f0, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 616 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x765961b0, kernel=0x7c2ed4b0
thread block = 11,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9552
gpu_sim_insn = 107172
gpu_ipc =      11.2198
gpu_tot_sim_cycle = 113312
gpu_tot_sim_insn = 696618
gpu_tot_ipc =       6.1478
gpu_tot_issued_cta = 78
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1394
partiton_level_parallism_total  =       0.0764
partiton_level_parallism_util =       4.1495
partiton_level_parallism_util_total  =       3.0021
L2_BW  =       5.0513 GB/Sec
L2_BW_total  =       2.7678 GB/Sec
gpu_total_sim_rate=893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8736
	L1D_total_cache_misses = 7566
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3588

Total_core_cache_fail_stats:
ctas_completed 78, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 1966848
gpgpu_n_tot_w_icount = 61464
gpgpu_n_stall_shd_mem = 33774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5070
gpgpu_n_mem_write_global = 3588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22542
gpgpu_n_store_insn = 19968
gpgpu_n_shmem_insn = 142350
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1014
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156	W0_Idle:1025878	W0_Scoreboard:260210	W1:2574	W2:2340	W3:2340	W4:2340	W5:2340	W6:2340	W7:2340	W8:2340	W9:2340	W10:2340	W11:2340	W12:2340	W13:2340	W14:2340	W15:2340	W16:25974	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:61464	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40560 {8:5070,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143520 {40:3588,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 202800 {40:5070,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28704 {8:3588,}
maxmflatency = 401 
max_icnt2mem_latency = 33 
maxmrqlatency = 84 
max_icnt2sh_latency = 5 
averagemflatency = 247 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:2576 	539 	17 	35 	319 	270 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4853 	3805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8652 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8604 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         8         8        17        17         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         8         4        19        19         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         8         4        19        19         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         4         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         4         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  4.125000  4.250000  2.142857  1.428571      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  2.000000 11.000000 11.000000 
dram[1]:  6.500000  4.000000  3.500000  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000 
dram[2]:  2.800000  3.777778  2.500000  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000 
dram[3]:  2.888889  3.777778  2.800000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000 11.000000 10.000000 
dram[4]:  3.777778  3.777778  2.333333  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000 
dram[5]:  3.777778  3.777778  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  5.000000 13.000000 10.000000 
dram[6]:  4.250000  4.250000  2.000000  1.428571      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  2.000000 11.000000 11.000000 
dram[7]:  4.250000  4.000000  2.000000  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  6.000000 11.000000 11.000000 
dram[8]:  2.000000  2.000000  4.285714  4.285714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000 
dram[9]:  2.000000  6.000000  4.285714  4.285714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 12.000000  6.000000  5.000000 
dram[10]:  1.777778  1.333333  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  1.000000 
dram[11]:  1.777778  3.333333  5.000000  4.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000 
dram[12]:  1.888889  1.333333  4.571429  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  1.000000 
dram[13]:  2.222222  3.333333  5.000000  4.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000 
dram[14]:  2.625000  2.000000  4.000000  4.285714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 13.000000  5.000000  5.000000 
dram[15]:  2.857143  6.000000  4.285714  4.285714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 13.000000 12.000000  5.000000  5.000000 
dram[16]:      -nan      -nan      -nan      -nan  3.000000  3.000000  7.333333  7.333333 17.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  3.000000  4.000000  7.333333  7.333333 19.000000 16.000000  8.000000  5.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  2.400000  1.600000 11.000000 11.000000 17.000000 17.000000  7.000000  3.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  2.400000  3.333333 11.000000 10.000000 10.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.600000  1.600000  8.000000 11.000000 17.000000 17.000000  7.000000  3.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  3.000000  3.333333 11.000000 10.000000 17.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  2.600000  3.000000  6.000000  7.333333 17.000000 17.000000  7.000000  7.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  4.000000  4.000000  7.333333  7.333333 17.000000 16.000000  7.000000  5.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  5.600000  6.500000  3.666667  2.000000  8.000000  4.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  6.500000  6.000000  5.000000  3.333333  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  4.666667  5.200000  3.666667  3.333333  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  5.200000  5.200000  3.333333  3.000000  8.000000  5.000000 15.000000 14.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  5.200000  5.200000  3.333333  3.333333  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  5.200000  5.200000  5.000000  3.000000  9.000000  5.000000 17.000000 14.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  6.500000  6.500000  3.333333  2.000000  8.000000  4.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  6.500000  6.000000  3.333333  3.333333  4.500000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan 
average row locality = 3805/787 = 4.834816
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        34        15        10         0         0         0         0         0         0         0         0         6         2        11        11 
dram[1]:        26        32        14        10         0         0         0         0         0         0         0         0         6         6        11        11 
dram[2]:        28        34        15        14         0         0         0         0         0         0         0         0         6         6        11        11 
dram[3]:        26        34        14        10         0         0         0         0         0         0         0         0         6         5        11        10 
dram[4]:        34        34        14        14         0         0         0         0         0         0         0         0         6         6        11        11 
dram[5]:        34        34        14        10         0         0         0         0         0         0         0         0         7         5        13        10 
dram[6]:        34        34        14        10         0         0         0         0         0         0         0         0         6         2        11        11 
dram[7]:        34        32        14        10         0         0         0         0         0         0         0         0         6         6        11        11 
dram[8]:        16        16        30        30         0         0         0         0         0         0         0         0        13        13         5         5 
dram[9]:        16        12        30        30         0         0         0         0         0         0         0         0        15        12         6         5 
dram[10]:        16        12        30        30         0         0         0         0         0         0         0         0        13        13         5         1 
dram[11]:        16        10        30        28         0         0         0         0         0         0         0         0        13        13         5         5 
dram[12]:        17        12        32        30         0         0         0         0         0         0         0         0        13        13         5         1 
dram[13]:        20        10        30        28         0         0         0         0         0         0         0         0        13        13         5         5 
dram[14]:        21        16        32        30         0         0         0         0         0         0         0         0        13        13         5         5 
dram[15]:        20        12        30        30         0         0         0         0         0         0         0         0        13        12         5         5 
dram[16]:         0         0         0         0        12        12        22        22        17        17         7         7         0         0         0         0 
dram[17]:         0         0         0         0        12         8        22        22        19        16         8         5         0         0         0         0 
dram[18]:         0         0         0         0        12         8        22        22        17        17         7         3         0         0         0         0 
dram[19]:         0         0         0         0        12        10        22        20        20        17         7         7         0         0         0         0 
dram[20]:         0         0         0         0        13         8        24        22        17        17         7         3         0         0         0         0 
dram[21]:         0         0         0         0        12        10        22        20        17        17         7         7         0         0         0         0 
dram[22]:         0         0         0         0        13        12        24        22        17        17         7         7         0         0         0         0 
dram[23]:         0         0         0         0        12         8        22        22        17        16         7         5         0         0         0         0 
dram[24]:         0         0         0         0        28        26        11         6         8         4        15        15         0         0         0         0 
dram[25]:         0         0         0         0        26        24        10        10         8         8        15        15         0         0         0         0 
dram[26]:         0         0         0         0        28        26        11        10         8         8        15        15         0         0         0         0 
dram[27]:         0         0         0         0        26        26        10         6         8         5        15        14         0         0         0         0 
dram[28]:         0         0         0         0        26        26        10        10         8         8        15        15         0         0         0         0 
dram[29]:         0         0         0         0        26        26        10         6         9         5        17        14         0         0         0         0 
dram[30]:         0         0         0         0        26        26        10         6         8         4        15        15         0         0         0         0 
dram[31]:         0         0         0         0        26        24        10        10         9         8        15        15         0         0         0         0 
total dram reads = 3805
min_bank_accesses = 0!
chip skew: 135/108 = 1.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        411       384       917      1148    none      none      none      none      none      none      none      none         876      2018       380       312
dram[1]:        394       371      1054      1082    none      none      none      none      none      none      none      none         880       877       380       380
dram[2]:        413       411      1061       901    none      none      none      none      none      none      none      none         886       876       382       381
dram[3]:        409       382      1111      1115    none      none      none      none      none      none      none      none         879       952       381       389
dram[4]:        411       412       898       893    none      none      none      none      none      none      none      none        1259       880       380       380
dram[5]:        407       386       898      1105    none      none      none      none      none      none      none      none         913       966       384       387
dram[6]:        407       386       900      1135    none      none      none      none      none      none      none      none         887      2045       381       313
dram[7]:        405       375       901      1074    none      none      none      none      none      none      none      none        1037       882       381       381
dram[8]:        903       897       406       406    none      none      none      none      none      none      none      none         386       386      1334       880
dram[9]:        903      1066       403       379    none      none      none      none      none      none      none      none         389       375       917       851
dram[10]:        904      1100       401       377    none      none      none      none      none      none      none      none         386       328       889      3202
dram[11]:        905      1186       401       380    none      none      none      none      none      none      none      none         386       386       955       884
dram[12]:        863      1112       402       375    none      none      none      none      none      none      none      none         386       329       877      3158
dram[13]:        709      1197       397       375    none      none      none      none      none      none      none      none         386       387       879       878
dram[14]:        726       906       406       405    none      none      none      none      none      none      none      none         387       387       889       877
dram[15]:        807      1075       399       375    none      none      none      none      none      none      none      none         386       376       879       839
dram[16]:     none      none      none      none         892       886       387       387       391       391      1203       880    none      none      none      none  
dram[17]:     none      none      none      none         891      1163       387       353       392       359       910      1082    none      none      none      none  
dram[18]:     none      none      none      none         895      1186       382       350       390       346       888      1660    none      none      none      none  
dram[19]:     none      none      none      none         897       959       384       390       383       391      1095       882    none      none      none      none  
dram[20]:     none      none      none      none         914      1201       388       349       391       346       877      1636    none      none      none      none  
dram[21]:     none      none      none      none        1082       967       382       388       391       391       881       877    none      none      none      none  
dram[22]:     none      none      none      none        1087       893       387       384       391       391       885       876    none      none      none      none  
dram[23]:     none      none      none      none        1046      1176       385       352       390       360       878      1065    none      none      none      none  
dram[24]:     none      none      none      none         394       363       920      1290       876      1444       389       339    none      none      none      none  
dram[25]:     none      none      none      none         391       381      1110       854       882       877       389       389    none      none      none      none  
dram[26]:     none      none      none      none         399       397      1117       893       883       875       389       389    none      none      none      none  
dram[27]:     none      none      none      none         393       366       966      1276       877      1179       389       367    none      none      none      none  
dram[28]:     none      none      none      none         398       399       894       887      1167       880       389       389    none      none      none      none  
dram[29]:     none      none      none      none         398       370       880      1260       907      1196       390       366    none      none      none      none  
dram[30]:     none      none      none      none         393       365       888      1273       886      1466       388       338    none      none      none      none  
dram[31]:     none      none      none      none         396       385       891       851      1114       880       389       389    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       380       397       394         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        378       353       387       370         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        380       381       397       394         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        346       351       388       343         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        380       381       396       393         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        379       379       391       342         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        379       379       391       374         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        391       342       379       379         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        391       371       379       379         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        397       394       380       380         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        346       372       346       352         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        397       394       380       381         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        366       343       346       351         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       380       377       344       350       330       330       331       328         0         0         0         0
dram[17]:          0         0         0         0       383       342       363       363       329       327       330       327         0         0         0         0
dram[18]:          0         0         0         0       396       393       343       344       330       330       330       328         0         0         0         0
dram[19]:          0         0         0         0       391       368       344       343       346       330       326       327         0         0         0         0
dram[20]:          0         0         0         0       397       394       346       345       331       330       330       327         0         0         0         0
dram[21]:          0         0         0         0       384       369       340       341       330       330       329       326         0         0         0         0
dram[22]:          0         0         0         0       384       377       346       349       330       333       330       325         0         0         0         0
dram[23]:          0         0         0         0       343       345       344       350       331       330       329       326         0         0         0         0
dram[24]:          0         0         0         0       346       349       394       391       329       326       331       330         0         0         0         0
dram[25]:          0         0         0         0       346       352       347       390       328       325       330       332         0         0         0         0
dram[26]:          0         0         0         0       378       379       399       396       329       325       330       333         0         0         0         0
dram[27]:          0         0         0         0       346       351       343       346       328       325       331       330         0         0         0         0
dram[28]:          0         0         0         0       378       379       401       396       330       327       330       332         0         0         0         0
dram[29]:          0         0         0         0       379       379       346       342       329       326       331       327         0         0         0         0
dram[30]:          0         0         0         0       348       350       394       390       330       327       329       330         0         0         0         0
dram[31]:          0         0         0         0       379       379       390       395       342       326       331       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84902 n_act=34 n_pre=26 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=1186 dram_eff=0.1029
bk0: 33a 84848i bk1: 34a 84858i bk2: 15a 84875i bk3: 10a 84883i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85072i bk13: 2a 85070i bk14: 11a 85069i bk15: 11a 85068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721311
Row_Buffer_Locality_read = 0.721311
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665610
Bank_Level_Parallism_Col = 1.305624
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305624 

BW Util details:
bwutil = 0.001434 
total_CMD = 85084 
util_bw = 122 
Wasted_Col = 306 
Wasted_Row = 203 
Idle = 84453 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84902 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 122 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001434 
Either_Row_CoL_Bus_Util = 0.002139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00808613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84930 n_act=23 n_pre=15 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001363
n_activity=1079 dram_eff=0.1075
bk0: 26a 84976i bk1: 32a 84880i bk2: 14a 84982i bk3: 10a 85009i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85071i bk13: 6a 85072i bk14: 11a 85068i bk15: 11a 85067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801724
Row_Buffer_Locality_read = 0.801724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.364197
Bank_Level_Parallism_Col = 1.193452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193452 

BW Util details:
bwutil = 0.001363 
total_CMD = 85084 
util_bw = 116 
Wasted_Col = 234 
Wasted_Row = 136 
Idle = 84598 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84930 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 15 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 116 
Row_Bus_Util =  0.000447 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001810 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00358469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84898 n_act=35 n_pre=27 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001469
n_activity=1249 dram_eff=0.1001
bk0: 28a 84806i bk1: 34a 84824i bk2: 15a 84915i bk3: 14a 84919i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85070i bk13: 6a 85072i bk14: 11a 85067i bk15: 11a 85067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720000
Row_Buffer_Locality_read = 0.720000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.641304
Bank_Level_Parallism_Col = 1.295508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295508 

BW Util details:
bwutil = 0.001469 
total_CMD = 85084 
util_bw = 125 
Wasted_Col = 317 
Wasted_Row = 202 
Idle = 84440 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84898 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 27 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 125 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.001469 
Either_Row_CoL_Bus_Util = 0.002186 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.009226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00922618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84920 n_act=29 n_pre=21 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001363
n_activity=1368 dram_eff=0.0848
bk0: 26a 84870i bk1: 34a 84859i bk2: 14a 84961i bk3: 10a 85048i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85070i bk13: 5a 85072i bk14: 11a 85068i bk15: 10a 85067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213501
Bank_Level_Parallism_Col = 1.133495
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133495 

BW Util details:
bwutil = 0.001363 
total_CMD = 85084 
util_bw = 116 
Wasted_Col = 317 
Wasted_Row = 204 
Idle = 84447 

BW Util Bottlenecks: 
RCDc_limit = 326 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84920 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 29 
n_pre = 21 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 116 
Row_Bus_Util =  0.000588 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001928 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.012195 
queue_avg = 0.005160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00515961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84894 n_act=34 n_pre=26 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=1280 dram_eff=0.1016
bk0: 34a 84826i bk1: 34a 84825i bk2: 14a 84913i bk3: 14a 84921i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85070i bk13: 6a 85072i bk14: 11a 85068i bk15: 11a 85068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738462
Row_Buffer_Locality_read = 0.738462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662400
Bank_Level_Parallism_Col = 1.317308
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317308 

BW Util details:
bwutil = 0.001528 
total_CMD = 85084 
util_bw = 130 
Wasted_Col = 304 
Wasted_Row = 191 
Idle = 84459 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84894 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 130 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00948474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84905 n_act=30 n_pre=22 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001493
n_activity=1229 dram_eff=0.1033
bk0: 34a 84849i bk1: 34a 84838i bk2: 14a 84920i bk3: 10a 85048i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 7a 85070i bk13: 5a 85072i bk14: 13a 85068i bk15: 10a 85069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763780
Row_Buffer_Locality_read = 0.763780
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.448911
Bank_Level_Parallism_Col = 1.269720
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269720 

BW Util details:
bwutil = 0.001493 
total_CMD = 85084 
util_bw = 127 
Wasted_Col = 283 
Wasted_Row = 187 
Idle = 84487 

BW Util Bottlenecks: 
RCDc_limit = 336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84905 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 127 
Row_Bus_Util =  0.000611 
CoL_Bus_Util = 0.001493 
Either_Row_CoL_Bus_Util = 0.002104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00716939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84902 n_act=34 n_pre=26 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=1210 dram_eff=0.1008
bk0: 34a 84860i bk1: 34a 84855i bk2: 14a 84875i bk3: 10a 84883i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85072i bk13: 2a 85070i bk14: 11a 85070i bk15: 11a 85069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721311
Row_Buffer_Locality_read = 0.721311
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.680129
Bank_Level_Parallism_Col = 1.350877
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350877 

BW Util details:
bwutil = 0.001434 
total_CMD = 85084 
util_bw = 122 
Wasted_Col = 294 
Wasted_Row = 203 
Idle = 84465 

BW Util Bottlenecks: 
RCDc_limit = 380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84902 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 122 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001434 
Either_Row_CoL_Bus_Util = 0.002139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00869729
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84908 n_act=30 n_pre=22 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001457
n_activity=1292 dram_eff=0.09598
bk0: 34a 84875i bk1: 32a 84866i bk2: 14a 84881i bk3: 10a 85007i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 6a 85072i bk13: 6a 85072i bk14: 11a 85068i bk15: 11a 85069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758065
Row_Buffer_Locality_read = 0.758065
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442997
Bank_Level_Parallism_Col = 1.254453
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254453 

BW Util details:
bwutil = 0.001457 
total_CMD = 85084 
util_bw = 124 
Wasted_Col = 288 
Wasted_Row = 202 
Idle = 84470 

BW Util Bottlenecks: 
RCDc_limit = 341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84908 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 124 
Row_Bus_Util =  0.000611 
CoL_Bus_Util = 0.001457 
Either_Row_CoL_Bus_Util = 0.002069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00661699
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84897 n_act=34 n_pre=26 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001504
n_activity=1277 dram_eff=0.1002
bk0: 16a 84848i bk1: 16a 84858i bk2: 30a 84889i bk3: 30a 84886i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85067i bk13: 13a 85067i bk14: 5a 85072i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734375
Row_Buffer_Locality_read = 0.734375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.673633
Bank_Level_Parallism_Col = 1.334152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.334152 

BW Util details:
bwutil = 0.001504 
total_CMD = 85084 
util_bw = 128 
Wasted_Col = 297 
Wasted_Row = 197 
Idle = 84462 

BW Util Bottlenecks: 
RCDc_limit = 378 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84897 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 128 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001504 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005348 
queue_avg = 0.008556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00855625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84910 n_act=28 n_pre=20 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001481
n_activity=1207 dram_eff=0.1044
bk0: 16a 84857i bk1: 12a 85048i bk2: 30a 84900i bk3: 30a 84893i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 15a 85067i bk13: 12a 85068i bk14: 6a 85071i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383838
Bank_Level_Parallism_Col = 1.248677
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.248677 

BW Util details:
bwutil = 0.001481 
total_CMD = 85084 
util_bw = 126 
Wasted_Col = 269 
Wasted_Row = 199 
Idle = 84490 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84910 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 126 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001481 
Either_Row_CoL_Bus_Util = 0.002045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00667576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84904 n_act=34 n_pre=26 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00141
n_activity=1221 dram_eff=0.09828
bk0: 16a 84811i bk1: 12a 84820i bk2: 30a 84922i bk3: 30a 84919i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85069i bk13: 13a 85068i bk14: 5a 85070i bk15: 1a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716667
Row_Buffer_Locality_read = 0.716667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.703764
Bank_Level_Parallism_Col = 1.386010
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386010 

BW Util details:
bwutil = 0.001410 
total_CMD = 85084 
util_bw = 120 
Wasted_Col = 283 
Wasted_Row = 208 
Idle = 84473 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84904 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 120 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001410 
Either_Row_CoL_Bus_Util = 0.002116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00746321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84916 n_act=28 n_pre=20 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00141
n_activity=1296 dram_eff=0.09259
bk0: 16a 84817i bk1: 10a 85009i bk2: 30a 84925i bk3: 28a 84920i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85067i bk13: 13a 85068i bk14: 5a 85072i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766667
Row_Buffer_Locality_read = 0.766667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371336
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.001410 
total_CMD = 85084 
util_bw = 120 
Wasted_Col = 280 
Wasted_Row = 214 
Idle = 84470 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84916 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 120 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001410 
Either_Row_CoL_Bus_Util = 0.001975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00592356
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84899 n_act=35 n_pre=27 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001446
n_activity=1309 dram_eff=0.09396
bk0: 17a 84811i bk1: 12a 84820i bk2: 32a 84902i bk3: 30a 84921i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85067i bk13: 13a 85066i bk14: 5a 85070i bk15: 1a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715447
Row_Buffer_Locality_read = 0.715447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.612708
Bank_Level_Parallism_Col = 1.338235
Bank_Level_Parallism_Ready = 1.008130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338235 

BW Util details:
bwutil = 0.001446 
total_CMD = 85084 
util_bw = 123 
Wasted_Col = 304 
Wasted_Row = 234 
Idle = 84423 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84899 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 27 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 123 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.001446 
Either_Row_CoL_Bus_Util = 0.002174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00696958
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84913 n_act=28 n_pre=20 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001457
n_activity=1435 dram_eff=0.08641
bk0: 20a 84874i bk1: 10a 85009i bk2: 30a 84940i bk3: 28a 84933i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85066i bk13: 13a 85065i bk14: 5a 85071i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774194
Row_Buffer_Locality_read = 0.774194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215873
Bank_Level_Parallism_Col = 1.148780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148780 

BW Util details:
bwutil = 0.001457 
total_CMD = 85084 
util_bw = 124 
Wasted_Col = 306 
Wasted_Row = 200 
Idle = 84454 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84913 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 124 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001457 
Either_Row_CoL_Bus_Util = 0.002010 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005848 
queue_avg = 0.004278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00427813
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84888 n_act=35 n_pre=27 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=1377 dram_eff=0.09804
bk0: 21a 84845i bk1: 16a 84858i bk2: 32a 84867i bk3: 30a 84886i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85065i bk13: 13a 85064i bk14: 5a 85070i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740741
Row_Buffer_Locality_read = 0.740741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624060
Bank_Level_Parallism_Col = 1.307870
Bank_Level_Parallism_Ready = 1.007407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307870 

BW Util details:
bwutil = 0.001587 
total_CMD = 85084 
util_bw = 135 
Wasted_Col = 316 
Wasted_Row = 214 
Idle = 84419 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84888 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 27 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 135 
Row_Bus_Util =  0.000729 
CoL_Bus_Util = 0.001587 
Either_Row_CoL_Bus_Util = 0.002304 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005102 
queue_avg = 0.008074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807437
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84913 n_act=27 n_pre=19 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001493
n_activity=1386 dram_eff=0.09163
bk0: 20a 84896i bk1: 12a 85048i bk2: 30a 84916i bk3: 30a 84908i bk4: 0a 85084i bk5: 0a 85084i bk6: 0a 85084i bk7: 0a 85084i bk8: 0a 85084i bk9: 0a 85084i bk10: 0a 85084i bk11: 0a 85084i bk12: 13a 85066i bk13: 12a 85065i bk14: 5a 85070i bk15: 5a 85072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787402
Row_Buffer_Locality_read = 0.787402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.222581
Bank_Level_Parallism_Col = 1.129584
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129584 

BW Util details:
bwutil = 0.001493 
total_CMD = 85084 
util_bw = 127 
Wasted_Col = 301 
Wasted_Row = 192 
Idle = 84464 

BW Util Bottlenecks: 
RCDc_limit = 305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84913 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 127 
Row_Bus_Util =  0.000541 
CoL_Bus_Util = 0.001493 
Either_Row_CoL_Bus_Util = 0.002010 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.011696 
queue_avg = 0.004255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00425462
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84940 n_act=18 n_pre=10 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001363
n_activity=954 dram_eff=0.1216
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 84980i bk5: 12a 84982i bk6: 22a 85013i bk7: 22a 85009i bk8: 17a 85066i bk9: 17a 85065i bk10: 7a 85070i bk11: 7a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844828
Row_Buffer_Locality_read = 0.844828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512820
Bank_Level_Parallism_Col = 1.301115
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.301115 

BW Util details:
bwutil = 0.001363 
total_CMD = 85084 
util_bw = 116 
Wasted_Col = 162 
Wasted_Row = 73 
Idle = 84733 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84940 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 116 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00256217
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84949 n_act=16 n_pre=8 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001316
n_activity=893 dram_eff=0.1254
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 84983i bk5: 8a 85048i bk6: 22a 85003i bk7: 22a 85004i bk8: 19a 85065i bk9: 16a 85066i bk10: 8a 85071i bk11: 5a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372093
Bank_Level_Parallism_Col = 1.235521
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.235521 

BW Util details:
bwutil = 0.001316 
total_CMD = 85084 
util_bw = 112 
Wasted_Col = 156 
Wasted_Row = 76 
Idle = 84740 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84949 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 8 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 112 
Row_Bus_Util =  0.000282 
CoL_Bus_Util = 0.001316 
Either_Row_CoL_Bus_Util = 0.001587 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007407 
queue_avg = 0.002339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00233887
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84948 n_act=18 n_pre=10 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001269
n_activity=920 dram_eff=0.1174
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 84940i bk5: 8a 84946i bk6: 22a 85037i bk7: 22a 85035i bk8: 17a 85068i bk9: 17a 85068i bk10: 7a 85070i bk11: 3a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554286
Bank_Level_Parallism_Col = 1.315175
Bank_Level_Parallism_Ready = 1.009259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.315175 

BW Util details:
bwutil = 0.001269 
total_CMD = 85084 
util_bw = 108 
Wasted_Col = 158 
Wasted_Row = 84 
Idle = 84734 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84948 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 108 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00230361
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84944 n_act=17 n_pre=9 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=999 dram_eff=0.1151
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 84943i bk5: 10a 85009i bk6: 22a 85037i bk7: 20a 85038i bk8: 20a 85039i bk9: 17a 85066i bk10: 7a 85072i bk11: 7a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852174
Row_Buffer_Locality_read = 0.852174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.320413
Bank_Level_Parallism_Col = 1.161512
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161512 

BW Util details:
bwutil = 0.001352 
total_CMD = 85084 
util_bw = 115 
Wasted_Col = 186 
Wasted_Row = 86 
Idle = 84697 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84944 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 115 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001645 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007143 
queue_avg = 0.002492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00249166
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84943 n_act=19 n_pre=11 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001305
n_activity=948 dram_eff=0.1171
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 13a 84940i bk5: 8a 84946i bk6: 24a 85014i bk7: 22a 85038i bk8: 17a 85065i bk9: 17a 85064i bk10: 7a 85070i bk11: 3a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828829
Row_Buffer_Locality_read = 0.828829
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518519
Bank_Level_Parallism_Col = 1.305147
Bank_Level_Parallism_Ready = 1.009009
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305147 

BW Util details:
bwutil = 0.001305 
total_CMD = 85084 
util_bw = 111 
Wasted_Col = 171 
Wasted_Row = 96 
Idle = 84706 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84943 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 111 
Row_Bus_Util =  0.000353 
CoL_Bus_Util = 0.001305 
Either_Row_CoL_Bus_Util = 0.001657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00286775
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84950 n_act=15 n_pre=7 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001316
n_activity=925 dram_eff=0.1211
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 84982i bk5: 10a 85009i bk6: 22a 85040i bk7: 20a 85041i bk8: 17a 85065i bk9: 17a 85063i bk10: 7a 85071i bk11: 7a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866071
Row_Buffer_Locality_read = 0.866071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413462
Bank_Level_Parallism_Col = 1.257143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257143 

BW Util details:
bwutil = 0.001316 
total_CMD = 85084 
util_bw = 112 
Wasted_Col = 141 
Wasted_Row = 59 
Idle = 84772 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84950 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 7 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 112 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001316 
Either_Row_CoL_Bus_Util = 0.001575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119882
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84933 n_act=20 n_pre=12 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001399
n_activity=1081 dram_eff=0.1101
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 13a 84943i bk5: 12a 84984i bk6: 24a 84991i bk7: 22a 85011i bk8: 17a 85064i bk9: 17a 85062i bk10: 7a 85070i bk11: 7a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831933
Row_Buffer_Locality_read = 0.831933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.337838
Bank_Level_Parallism_Col = 1.175000
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175000 

BW Util details:
bwutil = 0.001399 
total_CMD = 85084 
util_bw = 119 
Wasted_Col = 214 
Wasted_Row = 111 
Idle = 84640 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84933 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 12 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 119 
Row_Bus_Util =  0.000376 
CoL_Bus_Util = 0.001399 
Either_Row_CoL_Bus_Util = 0.001775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00196277
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84955 n_act=15 n_pre=7 n_ref_event=0 n_req=109 n_rd=109 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001281
n_activity=967 dram_eff=0.1127
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 12a 85024i bk5: 8a 85047i bk6: 22a 85018i bk7: 22a 85011i bk8: 17a 85064i bk9: 16a 85063i bk10: 7a 85070i bk11: 5a 85072i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862385
Row_Buffer_Locality_read = 0.862385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211765
Bank_Level_Parallism_Col = 1.113971
Bank_Level_Parallism_Ready = 1.009174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113971 

BW Util details:
bwutil = 0.001281 
total_CMD = 85084 
util_bw = 109 
Wasted_Col = 174 
Wasted_Row = 57 
Idle = 84744 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84955 
Read = 109 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 7 
n_ref = 0 
n_req = 109 
total_req = 109 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 109 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.001281 
Either_Row_CoL_Bus_Util = 0.001516 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.015504 
queue_avg = 0.001704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017042
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84941 n_act=19 n_pre=11 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001328
n_activity=952 dram_eff=0.1187
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 28a 84965i bk5: 26a 84984i bk6: 11a 85006i bk7: 6a 85009i bk8: 8a 85070i bk9: 4a 85072i bk10: 15a 85065i bk11: 15a 85066i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831858
Row_Buffer_Locality_read = 0.831858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387342
Bank_Level_Parallism_Col = 1.246528
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246528 

BW Util details:
bwutil = 0.001328 
total_CMD = 85084 
util_bw = 113 
Wasted_Col = 186 
Wasted_Row = 96 
Idle = 84689 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84941 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 113 
Row_Bus_Util =  0.000353 
CoL_Bus_Util = 0.001328 
Either_Row_CoL_Bus_Util = 0.001681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00423111
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84943 n_act=17 n_pre=9 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001363
n_activity=976 dram_eff=0.1189
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84990i bk5: 24a 84983i bk6: 10a 85044i bk7: 10a 85009i bk8: 8a 85071i bk9: 8a 85072i bk10: 15a 85065i bk11: 15a 85064i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853448
Row_Buffer_Locality_read = 0.853448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.299735
Bank_Level_Parallism_Col = 1.186620
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186620 

BW Util details:
bwutil = 0.001363 
total_CMD = 85084 
util_bw = 116 
Wasted_Col = 178 
Wasted_Row = 83 
Idle = 84707 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84943 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 116 
Row_Bus_Util =  0.000306 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001657 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007092 
queue_avg = 0.002480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0024799
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84929 n_act=21 n_pre=13 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001422
n_activity=1037 dram_eff=0.1167
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 28a 84930i bk5: 26a 84950i bk6: 11a 85008i bk7: 10a 85009i bk8: 8a 85070i bk9: 8a 85072i bk10: 15a 85064i bk11: 15a 85063i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826446
Row_Buffer_Locality_read = 0.826446
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421769
Bank_Level_Parallism_Col = 1.209877
Bank_Level_Parallism_Ready = 1.008264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209877 

BW Util details:
bwutil = 0.001422 
total_CMD = 85084 
util_bw = 121 
Wasted_Col = 216 
Wasted_Row = 104 
Idle = 84643 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84929 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 13 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 34 
issued_total_col = 121 
Row_Bus_Util =  0.000400 
CoL_Bus_Util = 0.001422 
Either_Row_CoL_Bus_Util = 0.001822 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00539467
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84946 n_act=19 n_pre=11 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001293
n_activity=1070 dram_eff=0.1028
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84967i bk5: 26a 84959i bk6: 10a 85024i bk7: 6a 85046i bk8: 8a 85071i bk9: 5a 85072i bk10: 15a 85065i bk11: 14a 85064i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827273
Row_Buffer_Locality_read = 0.827273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244552
Bank_Level_Parallism_Col = 1.154098
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154098 

BW Util details:
bwutil = 0.001293 
total_CMD = 85084 
util_bw = 110 
Wasted_Col = 208 
Wasted_Row = 95 
Idle = 84671 

BW Util Bottlenecks: 
RCDc_limit = 215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84946 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 110 
Row_Bus_Util =  0.000353 
CoL_Bus_Util = 0.001293 
Either_Row_CoL_Bus_Util = 0.001622 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014493 
queue_avg = 0.003150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314983
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84934 n_act=20 n_pre=12 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001387
n_activity=949 dram_eff=0.1243
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84952i bk5: 26a 84948i bk6: 10a 85005i bk7: 10a 85009i bk8: 8a 85070i bk9: 8a 85072i bk10: 15a 85066i bk11: 15a 85066i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830508
Row_Buffer_Locality_read = 0.830508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543590
Bank_Level_Parallism_Col = 1.286689
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286689 

BW Util details:
bwutil = 0.001387 
total_CMD = 85084 
util_bw = 118 
Wasted_Col = 185 
Wasted_Row = 87 
Idle = 84694 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84934 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 12 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 118 
Row_Bus_Util =  0.000376 
CoL_Bus_Util = 0.001387 
Either_Row_CoL_Bus_Util = 0.001763 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00550045
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84943 n_act=18 n_pre=10 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001328
n_activity=865 dram_eff=0.1306
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84950i bk5: 26a 84946i bk6: 10a 85046i bk7: 6a 85048i bk8: 9a 85071i bk9: 5a 85072i bk10: 17a 85066i bk11: 14a 85067i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840708
Row_Buffer_Locality_read = 0.840708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526471
Bank_Level_Parallism_Col = 1.293680
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293680 

BW Util details:
bwutil = 0.001328 
total_CMD = 85084 
util_bw = 113 
Wasted_Col = 165 
Wasted_Row = 62 
Idle = 84744 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84943 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 113 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.001328 
Either_Row_CoL_Bus_Util = 0.001657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00485403
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84946 n_act=18 n_pre=10 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001293
n_activity=891 dram_eff=0.1235
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84987i bk5: 26a 84981i bk6: 10a 85007i bk7: 6a 85009i bk8: 8a 85070i bk9: 4a 85072i bk10: 15a 85068i bk11: 15a 85068i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836364
Row_Buffer_Locality_read = 0.836364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507246
Bank_Level_Parallism_Col = 1.306818
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306818 

BW Util details:
bwutil = 0.001293 
total_CMD = 85084 
util_bw = 110 
Wasted_Col = 163 
Wasted_Row = 72 
Idle = 84739 

BW Util Bottlenecks: 
RCDc_limit = 199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84946 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 10 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 110 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.001293 
Either_Row_CoL_Bus_Util = 0.001622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00399605
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85084 n_nop=84937 n_act=19 n_pre=11 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001375
n_activity=962 dram_eff=0.1216
bk0: 0a 85084i bk1: 0a 85084i bk2: 0a 85084i bk3: 0a 85084i bk4: 26a 84974i bk5: 24a 84974i bk6: 10a 85007i bk7: 10a 84999i bk8: 9a 85048i bk9: 8a 85072i bk10: 15a 85066i bk11: 15a 85067i bk12: 0a 85084i bk13: 0a 85084i bk14: 0a 85084i bk15: 0a 85084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837607
Row_Buffer_Locality_read = 0.837607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594521
Bank_Level_Parallism_Col = 1.306859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306859 

BW Util details:
bwutil = 0.001375 
total_CMD = 85084 
util_bw = 117 
Wasted_Col = 170 
Wasted_Row = 78 
Idle = 84719 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85084 
n_nop = 84937 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 11 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 117 
Row_Bus_Util =  0.000353 
CoL_Bus_Util = 0.001375 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00444267

========= L2 cache stats =========
L2_cache_bank[0]: Access = 134, Miss = 100, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 140, Miss = 104, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 124, Miss = 94, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 148, Miss = 102, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 136, Miss = 100, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 158, Miss = 107, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 96, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 146, Miss = 100, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 155, Miss = 105, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 143, Miss = 105, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 142, Miss = 107, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 141, Miss = 102, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 135, Miss = 101, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 135, Miss = 101, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 141, Miss = 102, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 102, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 156, Miss = 106, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 144, Miss = 106, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 144, Miss = 109, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 141, Miss = 103, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 136, Miss = 102, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 136, Miss = 102, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 139, Miss = 102, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 137, Miss = 102, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 139, Miss = 104, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 136, Miss = 102, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 137, Miss = 102, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 133, Miss = 98, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 149, Miss = 109, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 143, Miss = 104, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 150, Miss = 106, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 134, Miss = 98, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 142, Miss = 96, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 130, Miss = 96, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 125, Miss = 93, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 122, Miss = 92, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 122, Miss = 92, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 138, Miss = 97, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 127, Miss = 94, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 125, Miss = 94, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 127, Miss = 95, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 127, Miss = 94, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 139, Miss = 94, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 135, Miss = 99, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 145, Miss = 98, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 128, Miss = 94, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 127, Miss = 91, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 124, Miss = 93, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 126, Miss = 94, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 126, Miss = 94, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 138, Miss = 94, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 134, Miss = 98, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 144, Miss = 97, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 123, Miss = 92, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 141, Miss = 95, Miss_rate = 0.674, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 129, Miss = 95, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 126, Miss = 95, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 125, Miss = 92, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 121, Miss = 91, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 121, Miss = 91, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 137, Miss = 94, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 130, Miss = 97, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8658
L2_total_cache_misses = 6301
L2_total_cache_miss_rate = 0.7278
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3588
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8658
icnt_total_pkts_simt_to_mem=8658
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8658
Req_Network_cycles = 113312
Req_Network_injected_packets_per_cycle =       0.0764 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0142
Req_Bank_Level_Parallism =       3.0021
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0012

Reply_Network_injected_packets_num = 8658
Reply_Network_cycles = 113312
Reply_Network_injected_packets_per_cycle =        0.0764
Reply_Network_conflicts_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle_util =       0.1487
Reply_Bank_Level_Parallism =       2.4951
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 0 sec (780 sec)
gpgpu_simulation_rate = 893 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-13.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 13
-grid dim = (13,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-13.traceg
GPGPU-Sim uArch: Shader 624 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x77d99170, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 632 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7959c130, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2fb0b90, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x47b3b50, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5fb6b10, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x77b9ad0, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x8fbca90, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xa7bfa50, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xbfc2a10, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xd7c59d0, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xefc8990, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x107cb950, kernel=0x7c2ed4b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x11fce910, kernel=0x7c2ed4b0
thread block = 12,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 9555
gpu_sim_insn = 116103
gpu_ipc =      12.1510
gpu_tot_sim_cycle = 122867
gpu_tot_sim_insn = 812721
gpu_tot_ipc =       6.6146
gpu_tot_issued_cta = 91
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1510
partiton_level_parallism_total  =       0.0822
partiton_level_parallism_util =       4.5955
partiton_level_parallism_util_total  =       3.1585
L2_BW  =       5.4706 GB/Sec
L2_BW_total  =       2.9780 GB/Sec
gpu_total_sim_rate=956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10192
	L1D_total_cache_misses = 8827
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4186

Total_core_cache_fail_stats:
ctas_completed 91, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 2294656
gpgpu_n_tot_w_icount = 71708
gpgpu_n_stall_shd_mem = 39403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5915
gpgpu_n_mem_write_global = 4186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26299
gpgpu_n_store_insn = 23296
gpgpu_n_shmem_insn = 166075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 38220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1183
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:182	W0_Idle:1198920	W0_Scoreboard:304264	W1:3003	W2:2730	W3:2730	W4:2730	W5:2730	W6:2730	W7:2730	W8:2730	W9:2730	W10:2730	W11:2730	W12:2730	W13:2730	W14:2730	W15:2730	W16:30303	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:71708	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 47320 {8:5915,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 167440 {40:4186,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 236600 {40:5915,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33488 {8:4186,}
maxmflatency = 401 
max_icnt2mem_latency = 33 
maxmrqlatency = 84 
max_icnt2sh_latency = 5 
averagemflatency = 248 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2884 	597 	17 	39 	373 	426 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5680 	4421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	10095 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10037 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         8         8        17        17        19        19         0         0         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         0         0         0         0         0         0 
dram[18]:         0         0         0         0         8         4        19        19        17        17         0         0         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         0         0         0         0         0 
dram[20]:         0         0         0         0         8         4        19        19        17        17         0         0         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         0         0         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         0         0         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         0         0         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         4         8         4         0         0         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8         0         0         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8         0         0         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5         0         0         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8         0         0         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5         0         0         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         4         8         4         0         0         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  4.375000  3.800000  2.125000  1.571429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  3.000000 13.000000 13.000000 
dram[1]:  5.000000  3.600000  3.200000  2.400000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 13.000000 
dram[2]:  2.666667  3.454545  2.428571  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000 13.000000 13.000000 
dram[3]:  2.727273  3.454545  2.666667  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 12.000000 
dram[4]:  3.454545  3.454545  2.000000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  7.000000 13.000000 13.000000 
dram[5]:  3.454545  3.454545  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  6.000000 15.000000 12.000000 
dram[6]:  3.800000  3.800000  1.777778  1.571429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  3.000000 13.000000 13.000000 
dram[7]:  3.800000  3.600000  1.777778  2.400000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  6.000000 13.000000 13.000000 
dram[8]:  1.800000  2.125000  3.777778  3.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  6.000000 
dram[9]:  1.800000  3.500000  3.777778  3.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 14.000000  7.000000  6.000000 
dram[10]:  1.636364  1.444444  4.250000  4.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  2.000000 
dram[11]:  1.636364  2.400000  4.250000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  5.000000 
dram[12]:  1.818182  1.444444  4.000000  4.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  2.000000 
dram[13]:  2.000000  2.400000  4.250000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  5.000000 
dram[14]:  2.555556  2.125000  3.600000  3.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000  6.000000  6.000000 
dram[15]:  2.750000  3.500000  3.777778  3.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 14.000000  6.000000  6.000000 
dram[16]:      -nan      -nan      -nan      -nan  2.333333  3.250000  5.200000  5.200000 11.000000 11.000000  8.000000  8.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  2.333333  2.500000  5.200000  5.200000  8.000000 10.000000  9.000000  6.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  2.000000  1.800000  6.500000  6.500000  7.333333  7.333333  8.000000  4.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  2.000000  2.400000  6.500000  6.000000  6.000000  7.333333  4.500000  7.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.500000  1.800000  5.600000  6.500000  7.333333  7.333333  8.000000  4.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  2.800000  2.400000  6.500000  6.000000  7.333333  7.333333  8.000000  7.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  2.142857  3.250000  4.666667  5.200000 11.000000 11.000000  8.000000  8.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  3.500000  2.500000  5.200000  5.200000 11.000000 10.000000  8.000000  6.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  4.571429  5.000000  3.250000  2.333333  3.333333  2.000000 17.000000 17.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  5.000000  4.666667  4.000000  2.400000  3.333333  4.500000 17.000000 17.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  4.000000  4.285714  2.600000  2.750000  3.333333  3.333333 17.000000 17.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  4.285714  4.285714  3.000000  2.000000  3.333333  2.333333 17.000000 16.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  4.285714  4.285714  3.000000  2.750000  3.333333  3.333333 17.000000 17.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  4.285714  4.285714  3.000000  2.000000  3.666667  2.333333 19.000000 16.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  5.000000  5.000000  2.400000  2.333333  3.333333  2.000000 17.000000 17.000000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  5.000000  4.666667  2.400000  2.400000  3.666667  4.500000 10.000000 17.000000      -nan      -nan      -nan      -nan 
average row locality = 4421/1054 = 4.194497
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        38        17        11         0         0         0         0         0         0         0         0         7         3        13        13 
dram[1]:        30        36        16        12         0         0         0         0         0         0         0         0         7         6        13        13 
dram[2]:        32        38        17        15         0         0         0         0         0         0         0         0         7         7        13        13 
dram[3]:        30        38        16        12         0         0         0         0         0         0         0         0         7         6        13        12 
dram[4]:        38        38        16        15         0         0         0         0         0         0         0         0         7         7        13        13 
dram[5]:        38        38        16        12         0         0         0         0         0         0         0         0         8         6        15        12 
dram[6]:        38        38        16        11         0         0         0         0         0         0         0         0         7         3        13        13 
dram[7]:        38        36        16        12         0         0         0         0         0         0         0         0         7         6        13        13 
dram[8]:        18        17        34        34         0         0         0         0         0         0         0         0        15        15         6         6 
dram[9]:        18        14        34        34         0         0         0         0         0         0         0         0        17        14         7         6 
dram[10]:        18        13        34        34         0         0         0         0         0         0         0         0        15        15         6         2 
dram[11]:        18        12        34        32         0         0         0         0         0         0         0         0        15        15         6         5 
dram[12]:        20        13        36        34         0         0         0         0         0         0         0         0        15        15         6         2 
dram[13]:        22        12        34        32         0         0         0         0         0         0         0         0        15        15         6         5 
dram[14]:        23        17        36        34         0         0         0         0         0         0         0         0        15        15         6         6 
dram[15]:        22        14        34        34         0         0         0         0         0         0         0         0        15        14         6         6 
dram[16]:         0         0         0         0        14        13        26        26        22        22         8         8         0         0         0         0 
dram[17]:         0         0         0         0        14        10        26        26        24        20         9         6         0         0         0         0 
dram[18]:         0         0         0         0        14         9        26        26        22        22         8         4         0         0         0         0 
dram[19]:         0         0         0         0        14        12        26        24        24        22         9         7         0         0         0         0 
dram[20]:         0         0         0         0        15         9        28        26        22        22         8         4         0         0         0         0 
dram[21]:         0         0         0         0        14        12        26        24        22        22         8         7         0         0         0         0 
dram[22]:         0         0         0         0        15        13        28        26        22        22         8         8         0         0         0         0 
dram[23]:         0         0         0         0        14        10        26        26        22        20         8         6         0         0         0         0 
dram[24]:         0         0         0         0        32        30        13         7        10         6        17        17         0         0         0         0 
dram[25]:         0         0         0         0        30        28        12        12        10         9        17        17         0         0         0         0 
dram[26]:         0         0         0         0        32        30        13        11        10        10        17        17         0         0         0         0 
dram[27]:         0         0         0         0        30        30        12         8        10         7        17        16         0         0         0         0 
dram[28]:         0         0         0         0        30        30        12        11        10        10        17        17         0         0         0         0 
dram[29]:         0         0         0         0        30        30        12         8        11         7        19        16         0         0         0         0 
dram[30]:         0         0         0         0        30        30        12         7        10         6        17        17         0         0         0         0 
dram[31]:         0         0         0         0        30        28        12        12        11         9        20        17         0         0         0         0 
total dram reads = 4421
min_bank_accesses = 0!
chip skew: 152/129 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        410       385       948      1176    none      none      none      none      none      none      none      none         876      1636       384       326
dram[1]:        402       381      1034      1059    none      none      none      none      none      none      none      none         879       971       384       370
dram[2]:        416       408      1075       938    none      none      none      none      none      none      none      none         884       876       385       385
dram[3]:        415       390      1084      1086    none      none      none      none      none      none      none      none         880       939       385       391
dram[4]:        414       410       903       929    none      none      none      none      none      none      none      none        1204       881       384       384
dram[5]:        412       393       903      1076    none      none      none      none      none      none      none      none         980       951       386       390
dram[6]:        410       387       905      1163    none      none      none      none      none      none      none      none         885      1657       385       327
dram[7]:        411       384       905      1050    none      none      none      none      none      none      none      none        1015       978       385       370
dram[8]:        907       929       409       405    none      none      none      none      none      none      none      none         389       389      1258       882
dram[9]:        907      1047       409       388    none      none      none      none      none      none      none      none         390       379       992       855
dram[10]:        908      1127       405       379    none      none      none      none      none      none      none      none         389       338       886      2041
dram[11]:        908      1144       408       389    none      none      none      none      none      none      none      none         389       376       944       999
dram[12]:        823      1138       406       376    none      none      none      none      none      none      none      none         389       339       877      2015
dram[13]:        730      1154       404       385    none      none      none      none      none      none      none      none         389       377       879       991
dram[14]:        766       938       409       403    none      none      none      none      none      none      none      none         389       389       886       877
dram[15]:        815      1056       405       384    none      none      none      none      none      none      none      none         389       380       881       845
dram[16]:     none      none      none      none         898       929       394       388       385       385      1163       881    none      none      none      none  
dram[17]:     none      none      none      none         897      1117       397       369       389       361       970      1047    none      none      none      none  
dram[18]:     none      none      none      none         901      1214       391       357       391       357       886      1465    none      none      none      none  
dram[19]:     none      none      none      none         902       955       395       401       392       380      1052       964    none      none      none      none  
dram[20]:     none      none      none      none         950      1228       395       355       391       357       876      1445    none      none      none      none  
dram[21]:     none      none      none      none        1055       963       393       399       389       381       880       957    none      none      none      none  
dram[22]:     none      none      none      none        1104       936       394       385       385       386       884       875    none      none      none      none  
dram[23]:     none      none      none      none        1024      1129       395       368       385       363       879      1033    none      none      none      none  
dram[24]:     none      none      none      none         399       366       960      1314       886      1270       391       346    none      none      none      none  
dram[25]:     none      none      none      none         399       391      1075       869       893       943       391       380    none      none      none      none  
dram[26]:     none      none      none      none         404       396      1133       947       892       885       391       391    none      none      none      none  
dram[27]:     none      none      none      none         401       378       955      1192       888      1078       390       371    none      none      none      none  
dram[28]:     none      none      none      none         403       398       895       941      1120       891       391       391    none      none      none      none  
dram[29]:     none      none      none      none         406       381       889      1178       964      1093       392       371    none      none      none      none  
dram[30]:     none      none      none      none         399       369       896      1297       894      1288       390       346    none      none      none      none  
dram[31]:     none      none      none      none         404       395       898       864      1126       947       383       379    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       380       397       394         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        380       380       387       395         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        380       381       397       394         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        380       381       388       395         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        380       381       396       393         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        379       380       397       395         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        379       380       397       395         0         0         0         0         0         0         0         0       325       327       328       329
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        397       395       379       380         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        397       395       379       380         0         0         0         0         0         0         0         0       331       330       326       327
dram[12]:        397       394       380       380         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        398       395       380       380         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        397       394       380       381         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        366       395       380       381         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       391       377       345       351       346       347       331       328         0         0         0         0
dram[17]:          0         0         0         0       397       395       379       380       346       343       330       327         0         0         0         0
dram[18]:          0         0         0         0       396       393       346       353       378       379       330       328         0         0         0         0
dram[19]:          0         0         0         0       397       395       379       380       346       348       341       327         0         0         0         0
dram[20]:          0         0         0         0       397       394       346       345       378       378       330       327         0         0         0         0
dram[21]:          0         0         0         0       384       395       380       380       352       354       329       326         0         0         0         0
dram[22]:          0         0         0         0       387       377       346       349       346       348       330       325         0         0         0         0
dram[23]:          0         0         0         0       346       395       381       381       346       345       329       326         0         0         0         0
dram[24]:          0         0         0         0       346       349       394       391       381       378       331       330         0         0         0         0
dram[25]:          0         0         0         0       380       380       347       395       388       344       330       332         0         0         0         0
dram[26]:          0         0         0         0       378       379       399       396       380       377       330       333         0         0         0         0
dram[27]:          0         0         0         0       380       381       347       395       375       370       331       330         0         0         0         0
dram[28]:          0         0         0         0       378       379       401       396       381       379       330       332         0         0         0         0
dram[29]:          0         0         0         0       379       380       397       394       387       373       331       327         0         0         0         0
dram[30]:          0         0         0         0       348       350       394       390       382       379       329       330         0         0         0         0
dram[31]:          0         0         0         0       379       380       397       395       346       345       345       330         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92056 n_act=37 n_pre=29 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001485
n_activity=1362 dram_eff=0.1006
bk0: 35a 92022i bk1: 38a 91983i bk2: 17a 92026i bk3: 11a 92058i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92247i bk13: 3a 92245i bk14: 13a 92243i bk15: 13a 92242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729927
Row_Buffer_Locality_read = 0.729927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583102
Bank_Level_Parallism_Col = 1.270563
Bank_Level_Parallism_Ready = 1.014598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270563 

BW Util details:
bwutil = 0.001485 
total_CMD = 92259 
util_bw = 137 
Wasted_Col = 347 
Wasted_Row = 238 
Idle = 91537 

BW Util Bottlenecks: 
RCDc_limit = 421 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92056 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 29 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 137 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00797754
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92074 n_act=30 n_pre=22 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001442
n_activity=1283 dram_eff=0.1037
bk0: 30a 92088i bk1: 36a 91992i bk2: 16a 92132i bk3: 12a 92121i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92246i bk13: 6a 92247i bk14: 13a 92242i bk15: 13a 92240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774436
Row_Buffer_Locality_read = 0.774436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419304
Bank_Level_Parallism_Col = 1.212560
Bank_Level_Parallism_Ready = 1.007519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212560 

BW Util details:
bwutil = 0.001442 
total_CMD = 92259 
util_bw = 133 
Wasted_Col = 299 
Wasted_Row = 200 
Idle = 91627 

BW Util Bottlenecks: 
RCDc_limit = 340 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92074 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 133 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001442 
Either_Row_CoL_Bus_Util = 0.002005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00547372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92046 n_act=40 n_pre=32 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001539
n_activity=1473 dram_eff=0.0964
bk0: 32a 91931i bk1: 38a 91949i bk2: 17a 92066i bk3: 15a 92094i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92245i bk13: 7a 92247i bk14: 13a 92241i bk15: 13a 92241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718310
Row_Buffer_Locality_read = 0.718310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574803
Bank_Level_Parallism_Col = 1.277551
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277551 

BW Util details:
bwutil = 0.001539 
total_CMD = 92259 
util_bw = 142 
Wasted_Col = 371 
Wasted_Row = 249 
Idle = 91497 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92046 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 142 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001539 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.004695 
queue_avg = 0.009538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00953836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92064 n_act=36 n_pre=28 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001452
n_activity=1574 dram_eff=0.08513
bk0: 30a 91982i bk1: 38a 91971i bk2: 16a 92111i bk3: 12a 92160i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92245i bk13: 6a 92247i bk14: 13a 92242i bk15: 12a 92241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.731343
Row_Buffer_Locality_read = 0.731343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294344
Bank_Level_Parallism_Col = 1.156823
Bank_Level_Parallism_Ready = 1.007463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156823 

BW Util details:
bwutil = 0.001452 
total_CMD = 92259 
util_bw = 134 
Wasted_Col = 382 
Wasted_Row = 262 
Idle = 91481 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92064 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 28 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 134 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.001452 
Either_Row_CoL_Bus_Util = 0.002114 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.015385 
queue_avg = 0.006915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00691531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92040 n_act=40 n_pre=32 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001593
n_activity=1506 dram_eff=0.09761
bk0: 38a 91951i bk1: 38a 91946i bk2: 16a 92025i bk3: 15a 92096i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92245i bk13: 7a 92247i bk14: 13a 92242i bk15: 13a 92242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727891
Row_Buffer_Locality_read = 0.727891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603403
Bank_Level_Parallism_Col = 1.302658
Bank_Level_Parallism_Ready = 1.006803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.302658 

BW Util details:
bwutil = 0.001593 
total_CMD = 92259 
util_bw = 147 
Wasted_Col = 364 
Wasted_Row = 253 
Idle = 91495 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92040 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 147 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001593 
Either_Row_CoL_Bus_Util = 0.002374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92046 n_act=38 n_pre=30 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001572
n_activity=1461 dram_eff=0.09925
bk0: 38a 91961i bk1: 38a 91952i bk2: 16a 92030i bk3: 12a 92160i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 8a 92245i bk13: 6a 92247i bk14: 15a 92243i bk15: 12a 92243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737931
Row_Buffer_Locality_read = 0.737931
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526882
Bank_Level_Parallism_Col = 1.292994
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292994 

BW Util details:
bwutil = 0.001572 
total_CMD = 92259 
util_bw = 145 
Wasted_Col = 347 
Wasted_Row = 252 
Idle = 91515 

BW Util Bottlenecks: 
RCDc_limit = 426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92046 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 30 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 145 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.001572 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00906145
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92048 n_act=40 n_pre=32 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001507
n_activity=1435 dram_eff=0.09686
bk0: 38a 91985i bk1: 38a 91976i bk2: 16a 91987i bk3: 11a 92058i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92247i bk13: 3a 92245i bk14: 13a 92244i bk15: 13a 92243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712230
Row_Buffer_Locality_read = 0.712230
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617414
Bank_Level_Parallism_Col = 1.330508
Bank_Level_Parallism_Ready = 1.014388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330508 

BW Util details:
bwutil = 0.001507 
total_CMD = 92259 
util_bw = 139 
Wasted_Col = 354 
Wasted_Row = 265 
Idle = 91501 

BW Util Bottlenecks: 
RCDc_limit = 448 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92048 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 139 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001507 
Either_Row_CoL_Bus_Util = 0.002287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00933242
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92050 n_act=38 n_pre=30 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=1520 dram_eff=0.09276
bk0: 38a 91987i bk1: 36a 91978i bk2: 16a 91991i bk3: 12a 92119i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 7a 92247i bk13: 6a 92247i bk14: 13a 92242i bk15: 13a 92243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730496
Row_Buffer_Locality_read = 0.730496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519004
Bank_Level_Parallism_Col = 1.279661
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.279661 

BW Util details:
bwutil = 0.001528 
total_CMD = 92259 
util_bw = 141 
Wasted_Col = 354 
Wasted_Row = 268 
Idle = 91496 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92050 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 30 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 141 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00853033
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92043 n_act=40 n_pre=32 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001572
n_activity=1498 dram_eff=0.0968
bk0: 18a 91960i bk1: 17a 92033i bk2: 34a 92014i bk3: 34a 92007i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92241i bk13: 15a 92241i bk14: 6a 92247i bk15: 6a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724138
Row_Buffer_Locality_read = 0.724138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.612352
Bank_Level_Parallism_Col = 1.316667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316667 

BW Util details:
bwutil = 0.001572 
total_CMD = 92259 
util_bw = 145 
Wasted_Col = 357 
Wasted_Row = 259 
Idle = 91498 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92043 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 145 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001572 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.004630 
queue_avg = 0.009202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00920235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92051 n_act=36 n_pre=28 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001561
n_activity=1438 dram_eff=0.1001
bk0: 18a 91967i bk1: 14a 92160i bk2: 34a 92012i bk3: 34a 92007i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 17a 92242i bk13: 14a 92242i bk14: 7a 92246i bk15: 6a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475034
Bank_Level_Parallism_Col = 1.276316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276316 

BW Util details:
bwutil = 0.001561 
total_CMD = 92259 
util_bw = 144 
Wasted_Col = 333 
Wasted_Row = 264 
Idle = 91518 

BW Util Bottlenecks: 
RCDc_limit = 404 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92051 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 28 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 144 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.001561 
Either_Row_CoL_Bus_Util = 0.002255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00860621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92050 n_act=40 n_pre=32 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001485
n_activity=1444 dram_eff=0.09488
bk0: 18a 91923i bk1: 13a 91995i bk2: 34a 92047i bk3: 34a 92040i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92243i bk13: 15a 92242i bk14: 6a 92245i bk15: 2a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708029
Row_Buffer_Locality_read = 0.708029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636000
Bank_Level_Parallism_Col = 1.359477
Bank_Level_Parallism_Ready = 1.014598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359477 

BW Util details:
bwutil = 0.001485 
total_CMD = 92259 
util_bw = 137 
Wasted_Col = 343 
Wasted_Row = 270 
Idle = 91509 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92050 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 137 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00819432
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92058 n_act=36 n_pre=28 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001485
n_activity=1523 dram_eff=0.08995
bk0: 18a 91927i bk1: 12a 92121i bk2: 34a 92037i bk3: 32a 92032i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92241i bk13: 15a 92242i bk14: 6a 92247i bk15: 5a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737226
Row_Buffer_Locality_read = 0.737226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461337
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.001485 
total_CMD = 92259 
util_bw = 137 
Wasted_Col = 346 
Wasted_Row = 280 
Idle = 91496 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92058 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 28 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 137 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00789083
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92044 n_act=41 n_pre=33 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=1578 dram_eff=0.08935
bk0: 20a 91937i bk1: 13a 91995i bk2: 36a 92027i bk3: 34a 92046i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92241i bk13: 15a 92240i bk14: 6a 92245i bk15: 2a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709220
Row_Buffer_Locality_read = 0.709220
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528465
Bank_Level_Parallism_Col = 1.297352
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297352 

BW Util details:
bwutil = 0.001528 
total_CMD = 92259 
util_bw = 141 
Wasted_Col = 374 
Wasted_Row = 293 
Idle = 91451 

BW Util Bottlenecks: 
RCDc_limit = 464 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92044 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 33 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 141 
Row_Bus_Util =  0.000802 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0077174
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92055 n_act=36 n_pre=28 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001528
n_activity=1642 dram_eff=0.08587
bk0: 22a 91984i bk1: 12a 92121i bk2: 34a 92052i bk3: 32a 92045i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92240i bk13: 15a 92238i bk14: 6a 92246i bk15: 5a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744681
Row_Buffer_Locality_read = 0.744681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.335045
Bank_Level_Parallism_Col = 1.192229
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192229 

BW Util details:
bwutil = 0.001528 
total_CMD = 92259 
util_bw = 141 
Wasted_Col = 372 
Wasted_Row = 266 
Idle = 91480 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92055 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 28 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 141 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.001528 
Either_Row_CoL_Bus_Util = 0.002211 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.004902 
queue_avg = 0.006384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0063842
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92036 n_act=40 n_pre=32 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001648
n_activity=1596 dram_eff=0.09524
bk0: 23a 91996i bk1: 17a 92033i bk2: 36a 91992i bk3: 34a 92011i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92239i bk13: 15a 92238i bk14: 6a 92245i bk15: 6a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736842
Row_Buffer_Locality_read = 0.736842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561941
Bank_Level_Parallism_Col = 1.288577
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288577 

BW Util details:
bwutil = 0.001648 
total_CMD = 92259 
util_bw = 152 
Wasted_Col = 370 
Wasted_Row = 261 
Idle = 91476 

BW Util Bottlenecks: 
RCDc_limit = 449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92036 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 152 
Row_Bus_Util =  0.000780 
CoL_Bus_Util = 0.001648 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.004484 
queue_avg = 0.008476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00847614
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92057 n_act=34 n_pre=26 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001572
n_activity=1593 dram_eff=0.09102
bk0: 22a 92046i bk1: 14a 92160i bk2: 34a 92028i bk3: 34a 92020i bk4: 0a 92259i bk5: 0a 92259i bk6: 0a 92259i bk7: 0a 92259i bk8: 0a 92259i bk9: 0a 92259i bk10: 0a 92259i bk11: 0a 92259i bk12: 15a 92240i bk13: 14a 92239i bk14: 6a 92245i bk15: 6a 92247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765517
Row_Buffer_Locality_read = 0.765517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303548
Bank_Level_Parallism_Col = 1.153689
Bank_Level_Parallism_Ready = 1.006896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153689 

BW Util details:
bwutil = 0.001572 
total_CMD = 92259 
util_bw = 145 
Wasted_Col = 366 
Wasted_Row = 250 
Idle = 91498 

BW Util Bottlenecks: 
RCDc_limit = 384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92057 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 26 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 145 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.001572 
Either_Row_CoL_Bus_Util = 0.002189 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.014851 
queue_avg = 0.006081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00608071
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92078 n_act=26 n_pre=18 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001507
n_activity=1200 dram_eff=0.1158
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92092i bk5: 13a 92157i bk6: 26a 92138i bk7: 26a 92129i bk8: 22a 92214i bk9: 22a 92213i bk10: 8a 92245i bk11: 8a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812950
Row_Buffer_Locality_read = 0.812950
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492308
Bank_Level_Parallism_Col = 1.283379
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.283379 

BW Util details:
bwutil = 0.001507 
total_CMD = 92259 
util_bw = 139 
Wasted_Col = 242 
Wasted_Row = 139 
Idle = 91739 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92078 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 139 
Row_Bus_Util =  0.000477 
CoL_Bus_Util = 0.001507 
Either_Row_CoL_Bus_Util = 0.001962 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.011050 
queue_avg = 0.004769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00476918
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92082 n_act=27 n_pre=19 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=1146 dram_eff=0.1178
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92093i bk5: 10a 92160i bk6: 26a 92115i bk7: 26a 92116i bk8: 24a 92189i bk9: 20a 92215i bk10: 9a 92246i bk11: 6a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591522
Bank_Level_Parallism_Col = 1.299451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.299451 

BW Util details:
bwutil = 0.001463 
total_CMD = 92259 
util_bw = 135 
Wasted_Col = 243 
Wasted_Row = 141 
Idle = 91740 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92082 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 135 
Row_Bus_Util =  0.000499 
CoL_Bus_Util = 0.001463 
Either_Row_CoL_Bus_Util = 0.001919 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.022599 
queue_avg = 0.005647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00564715
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92080 n_act=28 n_pre=20 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00142
n_activity=1168 dram_eff=0.1122
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92052i bk5: 9a 92121i bk6: 26a 92160i bk7: 26a 92152i bk8: 22a 92181i bk9: 22a 92181i bk10: 8a 92245i bk11: 4a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786260
Row_Buffer_Locality_read = 0.786260
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633270
Bank_Level_Parallism_Col = 1.366477
Bank_Level_Parallism_Ready = 1.007634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366477 

BW Util details:
bwutil = 0.001420 
total_CMD = 92259 
util_bw = 131 
Wasted_Col = 235 
Wasted_Row = 163 
Idle = 91730 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92080 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 131 
Row_Bus_Util =  0.000520 
CoL_Bus_Util = 0.001420 
Either_Row_CoL_Bus_Util = 0.001940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00595064
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92072 n_act=30 n_pre=22 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=1291 dram_eff=0.1069
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92053i bk5: 12a 92121i bk6: 26a 92149i bk7: 24a 92150i bk8: 24a 92164i bk9: 22a 92190i bk10: 9a 92223i bk11: 7a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782609
Row_Buffer_Locality_read = 0.782609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511589
Bank_Level_Parallism_Col = 1.224344
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224344 

BW Util details:
bwutil = 0.001496 
total_CMD = 92259 
util_bw = 138 
Wasted_Col = 298 
Wasted_Row = 168 
Idle = 91655 

BW Util Bottlenecks: 
RCDc_limit = 338 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92072 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 138 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.002027 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.016043 
queue_avg = 0.006048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00604819
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92080 n_act=28 n_pre=20 n_ref_event=0 n_req=134 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001452
n_activity=1187 dram_eff=0.1129
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 15a 92091i bk5: 9a 92121i bk6: 28a 92139i bk7: 26a 92163i bk8: 22a 92178i bk9: 22a 92177i bk10: 8a 92245i bk11: 4a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791045
Row_Buffer_Locality_read = 0.791045
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585366
Bank_Level_Parallism_Col = 1.305630
Bank_Level_Parallism_Ready = 1.007463
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305630 

BW Util details:
bwutil = 0.001452 
total_CMD = 92259 
util_bw = 134 
Wasted_Col = 254 
Wasted_Row = 145 
Idle = 91726 

BW Util Bottlenecks: 
RCDc_limit = 311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92080 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 134 
total_req = 134 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 134 
Row_Bus_Util =  0.000520 
CoL_Bus_Util = 0.001452 
Either_Row_CoL_Bus_Util = 0.001940 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.016760 
queue_avg = 0.006124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00612406
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92080 n_act=26 n_pre=18 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=1172 dram_eff=0.1152
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92132i bk5: 12a 92121i bk6: 26a 92152i bk7: 24a 92153i bk8: 22a 92183i bk9: 22a 92177i bk10: 8a 92246i bk11: 7a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807407
Row_Buffer_Locality_read = 0.807407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614604
Bank_Level_Parallism_Col = 1.349854
Bank_Level_Parallism_Ready = 1.007407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349854 

BW Util details:
bwutil = 0.001463 
total_CMD = 92259 
util_bw = 135 
Wasted_Col = 221 
Wasted_Row = 137 
Idle = 91766 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92080 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 135 
Row_Bus_Util =  0.000477 
CoL_Bus_Util = 0.001463 
Either_Row_CoL_Bus_Util = 0.001940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00507268
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92069 n_act=28 n_pre=20 n_ref_event=0 n_req=142 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001539
n_activity=1338 dram_eff=0.1061
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 15a 92055i bk5: 13a 92159i bk6: 28a 92116i bk7: 26a 92136i bk8: 22a 92212i bk9: 22a 92209i bk10: 8a 92245i bk11: 8a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802817
Row_Buffer_Locality_read = 0.802817
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346774
Bank_Level_Parallism_Col = 1.191846
Bank_Level_Parallism_Ready = 1.007042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191846 

BW Util details:
bwutil = 0.001539 
total_CMD = 92259 
util_bw = 142 
Wasted_Col = 293 
Wasted_Row = 185 
Idle = 91639 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92069 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 142 
total_req = 142 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 142 
Row_Bus_Util =  0.000520 
CoL_Bus_Util = 0.001539 
Either_Row_CoL_Bus_Util = 0.002059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.004108
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92090 n_act=24 n_pre=16 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001431
n_activity=1209 dram_eff=0.1092
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 14a 92174i bk5: 10a 92159i bk6: 26a 92130i bk7: 26a 92123i bk8: 22a 92212i bk9: 20a 92212i bk10: 8a 92245i bk11: 6a 92247i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373777
Bank_Level_Parallism_Col = 1.179348
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179348 

BW Util details:
bwutil = 0.001431 
total_CMD = 92259 
util_bw = 132 
Wasted_Col = 252 
Wasted_Row = 127 
Idle = 91748 

BW Util Bottlenecks: 
RCDc_limit = 271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92090 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 132 
Row_Bus_Util =  0.000434 
CoL_Bus_Util = 0.001431 
Either_Row_CoL_Bus_Util = 0.001832 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.017751 
queue_avg = 0.004520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00451988
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92079 n_act=28 n_pre=20 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001431
n_activity=1198 dram_eff=0.1102
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 32a 92090i bk5: 30a 92109i bk6: 13a 92157i bk7: 7a 92183i bk8: 10a 92180i bk9: 6a 92184i bk10: 17a 92239i bk11: 17a 92240i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787879
Row_Buffer_Locality_read = 0.787879
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478417
Bank_Level_Parallism_Col = 1.260417
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260417 

BW Util details:
bwutil = 0.001431 
total_CMD = 92259 
util_bw = 132 
Wasted_Col = 269 
Wasted_Row = 155 
Idle = 91703 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92079 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 132 
Row_Bus_Util =  0.000520 
CoL_Bus_Util = 0.001431 
Either_Row_CoL_Bus_Util = 0.001951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00520274
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92079 n_act=27 n_pre=19 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=1185 dram_eff=0.1139
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92102i bk5: 28a 92095i bk6: 12a 92194i bk7: 12a 92121i bk8: 10a 92181i bk9: 9a 92223i bk10: 17a 92238i bk11: 17a 92238i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512059
Bank_Level_Parallism_Col = 1.225389
Bank_Level_Parallism_Ready = 1.007407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225389 

BW Util details:
bwutil = 0.001463 
total_CMD = 92259 
util_bw = 135 
Wasted_Col = 267 
Wasted_Row = 137 
Idle = 91720 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92079 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 19 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 135 
Row_Bus_Util =  0.000499 
CoL_Bus_Util = 0.001463 
Either_Row_CoL_Bus_Util = 0.001951 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005556 
queue_avg = 0.004650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00464995
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92064 n_act=32 n_pre=24 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001517
n_activity=1292 dram_eff=0.1084
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 32a 92055i bk5: 30a 92075i bk6: 13a 92120i bk7: 11a 92160i bk8: 10a 92180i bk9: 10a 92184i bk10: 17a 92238i bk11: 17a 92237i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771429
Row_Buffer_Locality_read = 0.771429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581281
Bank_Level_Parallism_Col = 1.233945
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233945 

BW Util details:
bwutil = 0.001517 
total_CMD = 92259 
util_bw = 140 
Wasted_Col = 314 
Wasted_Row = 155 
Idle = 91650 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92064 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 24 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 140 
Row_Bus_Util =  0.000607 
CoL_Bus_Util = 0.001517 
Either_Row_CoL_Bus_Util = 0.002114 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005128 
queue_avg = 0.006428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00642756
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92082 n_act=30 n_pre=22 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001409
n_activity=1285 dram_eff=0.1012
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92079i bk5: 30a 92071i bk6: 12a 92173i bk7: 8a 92158i bk8: 10a 92181i bk9: 7a 92184i bk10: 17a 92239i bk11: 16a 92238i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.526042
Bank_Level_Parallism_Col = 1.214112
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214112 

BW Util details:
bwutil = 0.001409 
total_CMD = 92259 
util_bw = 130 
Wasted_Col = 299 
Wasted_Row = 147 
Idle = 91683 

BW Util Bottlenecks: 
RCDc_limit = 338 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92082 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 130 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001409 
Either_Row_CoL_Bus_Util = 0.001919 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.028249 
queue_avg = 0.005214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00521358
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92070 n_act=30 n_pre=22 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001485
n_activity=1165 dram_eff=0.1176
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92077i bk5: 30a 92069i bk6: 12a 92154i bk7: 11a 92160i bk8: 10a 92178i bk9: 10a 92184i bk10: 17a 92240i bk11: 17a 92240i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781022
Row_Buffer_Locality_read = 0.781022
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708098
Bank_Level_Parallism_Col = 1.343832
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343832 

BW Util details:
bwutil = 0.001485 
total_CMD = 92259 
util_bw = 137 
Wasted_Col = 258 
Wasted_Row = 136 
Idle = 91728 

BW Util Bottlenecks: 
RCDc_limit = 331 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92070 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 137 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00641672
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92074 n_act=30 n_pre=22 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001442
n_activity=1086 dram_eff=0.1225
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92062i bk5: 30a 92060i bk6: 12a 92156i bk7: 8a 92160i bk8: 11a 92180i bk9: 7a 92183i bk10: 19a 92241i bk11: 16a 92241i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774436
Row_Buffer_Locality_read = 0.774436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855131
Bank_Level_Parallism_Col = 1.373297
Bank_Level_Parallism_Ready = 1.007519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373297 

BW Util details:
bwutil = 0.001442 
total_CMD = 92259 
util_bw = 133 
Wasted_Col = 247 
Wasted_Row = 117 
Idle = 91762 

BW Util Bottlenecks: 
RCDc_limit = 328 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92074 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 133 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001442 
Either_Row_CoL_Bus_Util = 0.002005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00720797
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92083 n_act=28 n_pre=20 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001398
n_activity=1111 dram_eff=0.1161
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92112i bk5: 30a 92102i bk6: 12a 92119i bk7: 7a 92184i bk8: 10a 92180i bk9: 6a 92184i bk10: 17a 92242i bk11: 17a 92242i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782946
Row_Buffer_Locality_read = 0.782946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.702648
Bank_Level_Parallism_Col = 1.359773
Bank_Level_Parallism_Ready = 1.015504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359773 

BW Util details:
bwutil = 0.001398 
total_CMD = 92259 
util_bw = 129 
Wasted_Col = 236 
Wasted_Row = 126 
Idle = 91768 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92083 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 20 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 129 
Row_Bus_Util =  0.000520 
CoL_Bus_Util = 0.001398 
Either_Row_CoL_Bus_Util = 0.001908 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005682 
queue_avg = 0.005235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00523526
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92259 n_nop=92069 n_act=30 n_pre=22 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001507
n_activity=1183 dram_eff=0.1175
bk0: 0a 92259i bk1: 0a 92259i bk2: 0a 92259i bk3: 0a 92259i bk4: 30a 92086i bk5: 28a 92087i bk6: 12a 92117i bk7: 12a 92111i bk8: 11a 92197i bk9: 9a 92223i bk10: 20a 92214i bk11: 17a 92241i bk12: 0a 92259i bk13: 0a 92259i bk14: 0a 92259i bk15: 0a 92259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784173
Row_Buffer_Locality_read = 0.784173
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.801541
Bank_Level_Parallism_Col = 1.376344
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376344 

BW Util details:
bwutil = 0.001507 
total_CMD = 92259 
util_bw = 139 
Wasted_Col = 247 
Wasted_Row = 133 
Idle = 91740 

BW Util Bottlenecks: 
RCDc_limit = 330 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92259 
n_nop = 92069 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 22 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 139 
Row_Bus_Util =  0.000564 
CoL_Bus_Util = 0.001507 
Either_Row_CoL_Bus_Util = 0.002059 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.005263 
queue_avg = 0.007067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00706706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 151, Miss = 112, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 163, Miss = 119, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 144, Miss = 108, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 117, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 159, Miss = 115, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 178, Miss = 121, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 155, Miss = 111, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 167, Miss = 115, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 175, Miss = 120, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 163, Miss = 119, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 166, Miss = 122, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 162, Miss = 117, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 155, Miss = 115, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 155, Miss = 116, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 161, Miss = 116, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 156, Miss = 117, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 176, Miss = 121, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 164, Miss = 120, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 168, Miss = 124, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 162, Miss = 118, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 156, Miss = 116, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 156, Miss = 117, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 159, Miss = 116, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 157, Miss = 117, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 159, Miss = 118, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 155, Miss = 116, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 157, Miss = 116, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 153, Miss = 113, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 172, Miss = 124, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 163, Miss = 118, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 171, Miss = 121, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 165, Miss = 114, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 153, Miss = 113, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 154, Miss = 114, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 145, Miss = 109, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 145, Miss = 110, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 161, Miss = 113, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 154, Miss = 115, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 148, Miss = 111, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 153, Miss = 113, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 150, Miss = 111, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 162, Miss = 112, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 161, Miss = 117, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 168, Miss = 115, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 151, Miss = 111, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 151, Miss = 109, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 148, Miss = 110, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 153, Miss = 112, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 150, Miss = 111, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 162, Miss = 112, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 161, Miss = 116, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 168, Miss = 114, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 148, Miss = 110, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 148, Miss = 108, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 165, Miss = 113, Miss_rate = 0.685, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 153, Miss = 112, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 154, Miss = 113, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 149, Miss = 110, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 145, Miss = 108, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 145, Miss = 109, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 164, Miss = 114, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10101
L2_total_cache_misses = 7333
L2_total_cache_miss_rate = 0.7260
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1274
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4186
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=10101
icnt_total_pkts_simt_to_mem=10101
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10101
Req_Network_cycles = 122867
Req_Network_injected_packets_per_cycle =       0.0822 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0159
Req_Bank_Level_Parallism =       3.1585
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 10101
Reply_Network_cycles = 122867
Reply_Network_injected_packets_per_cycle =        0.0822
Reply_Network_conflicts_per_cycle =        0.0049
Reply_Network_conflicts_per_cycle_util =       0.1557
Reply_Bank_Level_Parallism =       2.5993
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 10 sec (850 sec)
gpgpu_simulation_rate = 956 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
Processing kernel ./traces/kernel-14.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 14
-grid dim = (14,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-14.traceg
GPGPU-Sim uArch: Shader 89 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x137d18d0, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 97 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x14fd4890, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 105 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x167d7850, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 113 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x17fda810, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 121 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x197dd7d0, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 129 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1afe0790, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 137 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1c7e3750, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 145 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1dfe6710, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 153 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1f7e96d0, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 161 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x20fec690, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 169 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x227ef650, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 177 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x23ff2610, kernel=0x7c2ed4b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 185 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x257f55d0, kernel=0x7c2ed4b0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 193 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x26ff8590, kernel=0x7c2ed4b0
thread block = 13,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 9553
gpu_sim_insn = 125034
gpu_ipc =      13.0885
gpu_tot_sim_cycle = 132420
gpu_tot_sim_insn = 937755
gpu_tot_ipc =       7.0817
gpu_tot_issued_cta = 105
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1627
partiton_level_parallism_total  =       0.0880
partiton_level_parallism_util =       4.4913
partiton_level_parallism_util_total  =       3.2887
L2_BW  =       5.8926 GB/Sec
L2_BW_total  =       3.1883 GB/Sec
gpu_total_sim_rate=1020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 11760
	L1D_total_cache_misses = 10185
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4830

Total_core_cache_fail_stats:
ctas_completed 105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 2647680
gpgpu_n_tot_w_icount = 82740
gpgpu_n_stall_shd_mem = 45465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6825
gpgpu_n_mem_write_global = 4830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30345
gpgpu_n_store_insn = 26880
gpgpu_n_shmem_insn = 191625
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 44100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1365
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210	W0_Idle:1385696	W0_Scoreboard:351848	W1:3465	W2:3150	W3:3150	W4:3150	W5:3150	W6:3150	W7:3150	W8:3150	W9:3150	W10:3150	W11:3150	W12:3150	W13:3150	W14:3150	W15:3150	W16:34965	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:82740	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54600 {8:6825,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 193200 {40:4830,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273000 {40:6825,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 38640 {8:4830,}
maxmflatency = 401 
max_icnt2mem_latency = 33 
maxmrqlatency = 84 
max_icnt2sh_latency = 5 
averagemflatency = 249 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:3189 	645 	18 	44 	443 	615 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6572 	5083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11649 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11582 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         0         0         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17         0         0         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  4.625000  3.500000  1.900000  1.714286      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  4.000000 15.000000 15.000000 
dram[1]:  4.250000  3.333333  2.571429  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  6.000000 15.000000 15.000000 
dram[2]:  2.571429  3.230769  2.111111  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 15.000000 15.000000 
dram[3]:  2.615385  3.230769  2.250000  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  7.000000 15.000000 14.000000 
dram[4]:  3.230769  3.230769  1.800000  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 15.000000 15.000000 
dram[5]:  3.230769  3.230769  1.800000  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  9.000000  7.000000 17.000000 14.000000 
dram[6]:  3.500000  3.500000  1.636364  1.714286      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  4.000000 15.000000 15.000000 
dram[7]:  3.500000  3.333333  1.636364  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.500000  6.000000 15.000000 15.000000 
dram[8]:  1.666667  2.250000  3.454545  3.454545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  7.000000 
dram[9]:  1.666667  2.666667  3.454545  3.454545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 16.000000  8.000000  7.000000 
dram[10]:  1.538462  1.555556  3.800000  3.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  3.000000 
dram[11]:  1.538462  2.000000  3.800000  3.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 17.000000  7.000000  5.000000 
dram[12]:  1.769231  1.555556  3.636364  3.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  3.000000 
dram[13]:  1.846154  2.000000  3.800000  3.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  5.000000 
dram[14]:  2.272727  2.250000  3.333333  3.454545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000  7.000000  7.000000 
dram[15]:  2.400000  2.666667  3.454545  3.454545      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 16.000000  7.000000  7.000000 
dram[16]:      -nan      -nan      -nan      -nan  2.000000  3.500000  4.285714  4.285714  6.500000  6.500000  3.333333  3.333333      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.285714  4.285714  5.600000  6.000000  3.666667  2.666667      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.777778  2.000000  5.000000  5.000000  5.200000  5.200000  3.333333  2.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.777778  2.000000  5.000000  4.666667  4.666667  5.200000  3.666667  4.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.125000  2.000000  4.571429  5.000000  5.200000  5.200000  3.333333  2.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  2.285714  2.000000  5.000000  4.666667  5.200000  5.200000  3.333333  4.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.888889  3.500000  4.000000  4.285714  6.500000  6.500000  3.333333  3.333333      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  2.666667  2.000000  4.285714  4.285714  6.500000  6.000000  3.333333  2.666667      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  4.000000  4.250000  2.500000  2.666667  3.000000  2.000000  7.333333  7.333333      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  4.250000  4.000000  2.800000  2.000000  3.000000  5.000000  7.333333  7.333333      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  3.600000  3.777778  2.142857  3.000000  2.400000  2.400000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  3.777778  3.777778  2.333333  1.666667  2.400000  2.666667 11.000000 10.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  3.777778  3.777778  2.333333  3.000000  2.400000  2.400000 11.000000 11.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  3.777778  3.777778  2.333333  1.666667  3.250000  2.666667  8.000000 10.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  4.250000  4.250000  2.000000  2.666667  3.000000  2.000000  7.333333  7.333333      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  4.250000  4.000000  2.000000  2.000000  2.600000  5.000000  6.000000  7.333333      -nan      -nan      -nan      -nan 
average row locality = 5083/1382 = 3.678003
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        42        19        12         0         0         0         0         0         0         0         0         8         4        15        15 
dram[1]:        34        40        18        14         0         0         0         0         0         0         0         0         8         6        15        15 
dram[2]:        36        42        19        16         0         0         0         0         0         0         0         0         8         8        15        15 
dram[3]:        34        42        18        14         0         0         0         0         0         0         0         0         8         7        15        14 
dram[4]:        42        42        18        16         0         0         0         0         0         0         0         0         8         8        15        15 
dram[5]:        42        42        18        14         0         0         0         0         0         0         0         0         9         7        17        14 
dram[6]:        42        42        18        12         0         0         0         0         0         0         0         0         8         4        15        15 
dram[7]:        42        40        18        14         0         0         0         0         0         0         0         0         9         6        15        15 
dram[8]:        20        18        38        38         0         0         0         0         0         0         0         0        17        17         7         7 
dram[9]:        20        16        38        38         0         0         0         0         0         0         0         0        19        16         8         7 
dram[10]:        20        14        38        38         0         0         0         0         0         0         0         0        17        17         7         3 
dram[11]:        20        14        38        36         0         0         0         0         0         0         0         0        20        17         7         5 
dram[12]:        23        14        40        38         0         0         0         0         0         0         0         0        17        17         7         3 
dram[13]:        24        14        38        36         0         0         0         0         0         0         0         0        17        17         7         5 
dram[14]:        25        18        40        38         0         0         0         0         0         0         0         0        17        17         7         7 
dram[15]:        24        16        38        38         0         0         0         0         0         0         0         0        17        16         7         7 
dram[16]:         0         0         0         0        16        14        30        30        26        26        10        10         0         0         0         0 
dram[17]:         0         0         0         0        16        12        30        30        28        24        11         8         0         0         0         0 
dram[18]:         0         0         0         0        16        10        30        30        26        26        10         6         0         0         0         0 
dram[19]:         0         0         0         0        16        14        30        28        28        26        11         8         0         0         0         0 
dram[20]:         0         0         0         0        17        10        32        30        26        26        10         6         0         0         0         0 
dram[21]:         0         0         0         0        16        14        30        28        26        26        10         8         0         0         0         0 
dram[22]:         0         0         0         0        17        14        32        30        26        26        10        10         0         0         0         0 
dram[23]:         0         0         0         0        16        12        30        30        26        24        10         8         0         0         0         0 
dram[24]:         0         0         0         0        36        34        15         8        12         8        22        22         0         0         0         0 
dram[25]:         0         0         0         0        34        32        14        14        12        10        22        22         0         0         0         0 
dram[26]:         0         0         0         0        36        34        15        12        12        12        22        22         0         0         0         0 
dram[27]:         0         0         0         0        34        34        14        10        12         8        22        20         0         0         0         0 
dram[28]:         0         0         0         0        34        34        14        12        12        12        22        22         0         0         0         0 
dram[29]:         0         0         0         0        34        34        14        10        13         8        24        20         0         0         0         0 
dram[30]:         0         0         0         0        34        34        14         8        12         8        22        22         0         0         0         0 
dram[31]:         0         0         0         0        34        32        14        14        13        10        24        22         0         0         0         0 
total dram reads = 5083
min_bank_accesses = 0!
chip skew: 169/150 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        410       385       977      1198    none      none      none      none      none      none      none      none         876      1445       387       337
dram[1]:        408       388      1023      1042    none      none      none      none      none      none      none      none         879      1066       387       362
dram[2]:        418       407      1090       970    none      none      none      none      none      none      none      none         883       876       388       388
dram[3]:        419       396      1068      1065    none      none      none      none      none      none      none      none         881       930       388       393
dram[4]:        416       408       906       961    none      none      none      none      none      none      none      none        1164       882       386       387
dram[5]:        416       399       906      1056    none      none      none      none      none      none      none      none        1031       940       388       392
dram[6]:        413       387       908      1186    none      none      none      none      none      none      none      none         884      1463       387       337
dram[7]:        415       391       908      1033    none      none      none      none      none      none      none      none         990      1074       387       362
dram[8]:        910       958       412       403    none      none      none      none      none      none      none      none         390       391      1204       882
dram[9]:        909      1033       414       395    none      none      none      none      none      none      none      none         392       382      1049       858
dram[10]:        911      1149       408       380    none      none      none      none      none      none      none      none         390       346       885      1654
dram[11]:        911      1114       412       396    none      none      none      none      none      none      none      none         383       368       936      1114
dram[12]:        794      1161       409       378    none      none      none      none      none      none      none      none         391       346       876      1634
dram[13]:        747      1124       409       393    none      none      none      none      none      none      none      none         391       369       878      1104
dram[14]:        801       966       412       402    none      none      none      none      none      none      none      none         391       391       885       876
dram[15]:        825      1041       410       392    none      none      none      none      none      none      none      none         391       383       882       849
dram[16]:     none      none      none      none         903       965       400       389       396       396      1116       891    none      none      none      none  
dram[17]:     none      none      none      none         902      1086       405       380       396       366      1015       993    none      none      none      none  
dram[18]:     none      none      none      none         905      1237       397       362       400       372       894      1289    none      none      none      none  
dram[19]:     none      none      none      none         906       951       403       408       399       381      1075      1029    none      none      none      none  
dram[20]:     none      none      none      none         981      1251       400       360       401       372       887      1272    none      none      none      none  
dram[21]:     none      none      none      none        1041       960       401       407       397       383       891      1022    none      none      none      none  
dram[22]:     none      none      none      none        1118       973       400       385       396       397       891       886    none      none      none      none  
dram[23]:     none      none      none      none        1013      1098       403       379       393       367       889       982    none      none      none      none  
dram[24]:     none      none      none      none         404       369       995      1331       887      1175       392       357    none      none      none      none  
dram[25]:     none      none      none      none         406       400      1055       880       894       993       389       372    none      none      none      none  
dram[26]:     none      none      none      none         407       395      1145       989       898       894       385       386    none      none      none      none  
dram[27]:     none      none      none      none         407       387       952      1142       896      1123       385       372    none      none      none      none  
dram[28]:     none      none      none      none         407       397       901       982      1089       899       385       385    none      none      none      none  
dram[29]:     none      none      none      none         411       390       896      1128       998      1137       389       371    none      none      none      none  
dram[30]:     none      none      none      none         404       371       902      1315       895      1191       391       357    none      none      none      none  
dram[31]:     none      none      none      none         410       403       903       874      1141       997       392       371    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       380       397       394         0         0         0         0         0         0         0         0       325       331       327       327
dram[1]:        380       380       396       395         0         0         0         0         0         0         0         0       329       326       326       327
dram[2]:        380       381       397       394         0         0         0         0         0         0         0         0       330       326       328       328
dram[3]:        380       381       396       395         0         0         0         0         0         0         0         0       328       325       330       330
dram[4]:        380       381       396       393         0         0         0         0         0         0         0         0       331       328       325       326
dram[5]:        379       380       397       395         0         0         0         0         0         0         0         0       330       327       324       325
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       327       331       330       330
dram[7]:        379       380       397       395         0         0         0         0         0         0         0         0       341       327       328       329
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       330       332       325       328
dram[9]:        397       395       379       380         0         0         0         0         0         0         0         0       331       327       330       327
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       331       330       330       328
dram[11]:        397       395       379       380         0         0         0         0         0         0         0         0       346       330       326       327
dram[12]:        397       394       380       380         0         0         0         0         0         0         0         0       331       330       330       327
dram[13]:        398       395       380       380         0         0         0         0         0         0         0         0       330       332       329       326
dram[14]:        397       394       380       381         0         0         0         0         0         0         0         0       330       332       330       325
dram[15]:        396       395       380       381         0         0         0         0         0         0         0         0       331       330       329       326
dram[16]:          0         0         0         0       391       377       347       351       379       383       378       376         0         0         0         0
dram[17]:          0         0         0         0       397       395       379       380       347       345       387       371         0         0         0         0
dram[18]:          0         0         0         0       396       393       347       353       379       383       378       383         0         0         0         0
dram[19]:          0         0         0         0       397       395       379       380       347       348       343       343         0         0         0         0
dram[20]:          0         0         0         0       397       394       346       345       379       379       382       379         0         0         0         0
dram[21]:          0         0         0         0       396       395       380       383       352       354       385       342         0         0         0         0
dram[22]:          0         0         0         0       387       377       346       349       379       379       374       379         0         0         0         0
dram[23]:          0         0         0         0       396       395       381       383       347       349       373       370         0         0         0         0
dram[24]:          0         0         0         0       346       349       394       391       381       378       379       379         0         0         0         0
dram[25]:          0         0         0         0       380       384       395       400       388       344       349       349         0         0         0         0
dram[26]:          0         0         0         0       378       379       399       396       393       398       347       346         0         0         0         0
dram[27]:          0         0         0         0       380       381       396       395       389       370       346       345         0         0         0         0
dram[28]:          0         0         0         0       378       379       401       396       396       393       347       346         0         0         0         0
dram[29]:          0         0         0         0       379       380       397       394       387       373       346       345         0         0         0         0
dram[30]:          0         0         0         0       348       350       394       390       382       379       379       383         0         0         0         0
dram[31]:          0         0         0         0       379       380       397       398       386       345       345       347         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99206 n_act=41 n_pre=33 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001529
n_activity=1570 dram_eff=0.09682
bk0: 37a 99195i bk1: 42a 99106i bk2: 19a 99136i bk3: 12a 99231i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99420i bk13: 4a 99418i bk14: 15a 99415i bk15: 15a 99414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730263
Row_Buffer_Locality_read = 0.730263
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.495887
Bank_Level_Parallism_Col = 1.238095
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.238095 

BW Util details:
bwutil = 0.001529 
total_CMD = 99432 
util_bw = 152 
Wasted_Col = 399 
Wasted_Row = 300 
Idle = 98581 

BW Util Bottlenecks: 
RCDc_limit = 469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99206 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 33 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 152 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.001529 
Either_Row_CoL_Bus_Util = 0.002273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00805576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99214 n_act=38 n_pre=30 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001509
n_activity=1491 dram_eff=0.1006
bk0: 34a 99198i bk1: 40a 99102i bk2: 18a 99240i bk3: 14a 99231i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99419i bk13: 6a 99420i bk14: 15a 99414i bk15: 15a 99411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746667
Row_Buffer_Locality_read = 0.746667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497442
Bank_Level_Parallism_Col = 1.240404
Bank_Level_Parallism_Ready = 1.013333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240404 

BW Util details:
bwutil = 0.001509 
total_CMD = 99432 
util_bw = 150 
Wasted_Col = 367 
Wasted_Row = 265 
Idle = 98650 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99214 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 30 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 150 
Row_Bus_Util =  0.000684 
CoL_Bus_Util = 0.001509 
Either_Row_CoL_Bus_Util = 0.002192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00733164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99190 n_act=46 n_pre=38 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=1731 dram_eff=0.09185
bk0: 36a 99054i bk1: 42a 99071i bk2: 19a 99176i bk3: 16a 99267i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99418i bk13: 8a 99420i bk14: 15a 99413i bk15: 15a 99413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710692
Row_Buffer_Locality_read = 0.710692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503261
Bank_Level_Parallism_Col = 1.258348
Bank_Level_Parallism_Ready = 1.006289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258348 

BW Util details:
bwutil = 0.001599 
total_CMD = 99432 
util_bw = 159 
Wasted_Col = 438 
Wasted_Row = 323 
Idle = 98512 

BW Util Bottlenecks: 
RCDc_limit = 516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99190 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 159 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001599 
Either_Row_CoL_Bus_Util = 0.002434 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004132 
queue_avg = 0.009977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00997667
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99203 n_act=44 n_pre=36 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001529
n_activity=1784 dram_eff=0.0852
bk0: 34a 99092i bk1: 42a 99081i bk2: 18a 99219i bk3: 14a 99270i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99418i bk13: 7a 99420i bk14: 15a 99414i bk15: 14a 99413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710526
Row_Buffer_Locality_read = 0.710526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387866
Bank_Level_Parallism_Col = 1.186736
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186736 

BW Util details:
bwutil = 0.001529 
total_CMD = 99432 
util_bw = 152 
Wasted_Col = 450 
Wasted_Row = 321 
Idle = 98509 

BW Util Bottlenecks: 
RCDc_limit = 495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99203 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 152 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001529 
Either_Row_CoL_Bus_Util = 0.002303 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013100 
queue_avg = 0.008659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00865918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99184 n_act=46 n_pre=38 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001649
n_activity=1733 dram_eff=0.09463
bk0: 42a 99074i bk1: 42a 99065i bk2: 18a 99135i bk3: 16a 99269i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99418i bk13: 8a 99420i bk14: 15a 99415i bk15: 15a 99414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719512
Row_Buffer_Locality_read = 0.719512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563193
Bank_Level_Parallism_Col = 1.292335
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292335 

BW Util details:
bwutil = 0.001649 
total_CMD = 99432 
util_bw = 164 
Wasted_Col = 423 
Wasted_Row = 315 
Idle = 98530 

BW Util Bottlenecks: 
RCDc_limit = 517 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99184 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 164 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001649 
Either_Row_CoL_Bus_Util = 0.002494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0105399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99185 n_act=46 n_pre=38 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001639
n_activity=1685 dram_eff=0.09674
bk0: 42a 99071i bk1: 42a 99064i bk2: 18a 99138i bk3: 14a 99270i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 9a 99418i bk13: 7a 99420i bk14: 17a 99415i bk15: 14a 99415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717791
Row_Buffer_Locality_read = 0.717791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580247
Bank_Level_Parallism_Col = 1.308530
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.308530 

BW Util details:
bwutil = 0.001639 
total_CMD = 99432 
util_bw = 163 
Wasted_Col = 413 
Wasted_Row = 315 
Idle = 98541 

BW Util Bottlenecks: 
RCDc_limit = 516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99185 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 163 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001639 
Either_Row_CoL_Bus_Util = 0.002484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0106807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99192 n_act=46 n_pre=38 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=1661 dram_eff=0.09392
bk0: 42a 99108i bk1: 42a 99095i bk2: 18a 99097i bk3: 12a 99231i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 8a 99420i bk13: 4a 99418i bk14: 15a 99416i bk15: 15a 99416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705128
Row_Buffer_Locality_read = 0.705128
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.574777
Bank_Level_Parallism_Col = 1.316176
Bank_Level_Parallism_Ready = 1.012820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316176 

BW Util details:
bwutil = 0.001569 
total_CMD = 99432 
util_bw = 156 
Wasted_Col = 413 
Wasted_Row = 327 
Idle = 98536 

BW Util Bottlenecks: 
RCDc_limit = 516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99192 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 156 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001569 
Either_Row_CoL_Bus_Util = 0.002414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00986604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99187 n_act=47 n_pre=39 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=1766 dram_eff=0.09003
bk0: 42a 99097i bk1: 40a 99088i bk2: 18a 99099i bk3: 14a 99229i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 9a 99396i bk13: 6a 99420i bk14: 15a 99415i bk15: 15a 99415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704403
Row_Buffer_Locality_read = 0.704403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570658
Bank_Level_Parallism_Col = 1.291815
Bank_Level_Parallism_Ready = 1.006289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.291815 

BW Util details:
bwutil = 0.001599 
total_CMD = 99432 
util_bw = 159 
Wasted_Col = 431 
Wasted_Row = 337 
Idle = 98505 

BW Util Bottlenecks: 
RCDc_limit = 533 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99187 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 39 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 159 
Row_Bus_Util =  0.000865 
CoL_Bus_Util = 0.001599 
Either_Row_CoL_Bus_Util = 0.002464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101678
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99187 n_act=46 n_pre=38 n_ref_event=0 n_req=162 n_rd=162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001629
n_activity=1718 dram_eff=0.0943
bk0: 20a 99070i bk1: 18a 99206i bk2: 38a 99137i bk3: 38a 99126i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99414i bk13: 17a 99413i bk14: 7a 99420i bk15: 7a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716049
Row_Buffer_Locality_read = 0.716049
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570634
Bank_Level_Parallism_Col = 1.304348
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304348 

BW Util details:
bwutil = 0.001629 
total_CMD = 99432 
util_bw = 162 
Wasted_Col = 416 
Wasted_Row = 321 
Idle = 98533 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99187 
Read = 162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 162 
total_req = 162 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 162 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.002464 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004082 
queue_avg = 0.009745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00974535
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99190 n_act=44 n_pre=36 n_ref_event=0 n_req=162 n_rd=162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001629
n_activity=1666 dram_eff=0.09724
bk0: 20a 99075i bk1: 16a 99270i bk2: 38a 99122i bk3: 38a 99119i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 19a 99414i bk13: 16a 99414i bk14: 8a 99419i bk15: 7a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728395
Row_Buffer_Locality_read = 0.728395
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.537162
Bank_Level_Parallism_Col = 1.294776
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.294776 

BW Util details:
bwutil = 0.001629 
total_CMD = 99432 
util_bw = 162 
Wasted_Col = 399 
Wasted_Row = 327 
Idle = 98544 

BW Util Bottlenecks: 
RCDc_limit = 494 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99190 
Read = 162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 162 
total_req = 162 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 162 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.002434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0102583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99194 n_act=46 n_pre=38 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001549
n_activity=1665 dram_eff=0.09249
bk0: 20a 99033i bk1: 14a 99168i bk2: 38a 99170i bk3: 38a 99159i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99415i bk13: 17a 99415i bk14: 7a 99418i bk15: 3a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701299
Row_Buffer_Locality_read = 0.701299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590090
Bank_Level_Parallism_Col = 1.340866
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.340866 

BW Util details:
bwutil = 0.001549 
total_CMD = 99432 
util_bw = 154 
Wasted_Col = 402 
Wasted_Row = 332 
Idle = 98544 

BW Util Bottlenecks: 
RCDc_limit = 517 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99194 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 154 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001549 
Either_Row_CoL_Bus_Util = 0.002394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00881004
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99195 n_act=45 n_pre=37 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=1749 dram_eff=0.08977
bk0: 20a 99035i bk1: 14a 99231i bk2: 38a 99147i bk3: 36a 99142i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 20a 99388i bk13: 17a 99414i bk14: 7a 99420i bk15: 5a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713376
Row_Buffer_Locality_read = 0.713376
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554336
Bank_Level_Parallism_Col = 1.286239
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286239 

BW Util details:
bwutil = 0.001579 
total_CMD = 99432 
util_bw = 157 
Wasted_Col = 415 
Wasted_Row = 339 
Idle = 98521 

BW Util Bottlenecks: 
RCDc_limit = 508 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99195 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 37 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 157 
Row_Bus_Util =  0.000825 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.002384 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008439 
queue_avg = 0.010067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100672
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99187 n_act=47 n_pre=39 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=1849 dram_eff=0.08599
bk0: 23a 99061i bk1: 14a 99168i bk2: 40a 99150i bk3: 38a 99169i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99413i bk13: 17a 99412i bk14: 7a 99418i bk15: 3a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704403
Row_Buffer_Locality_read = 0.704403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467085
Bank_Level_Parallism_Col = 1.263889
Bank_Level_Parallism_Ready = 1.006289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263889 

BW Util details:
bwutil = 0.001599 
total_CMD = 99432 
util_bw = 159 
Wasted_Col = 446 
Wasted_Row = 352 
Idle = 98475 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99187 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 39 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 86 
issued_total_col = 159 
Row_Bus_Util =  0.000865 
CoL_Bus_Util = 0.001599 
Either_Row_CoL_Bus_Util = 0.002464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00835747
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99195 n_act=44 n_pre=36 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001589
n_activity=1850 dram_eff=0.08541
bk0: 24a 99092i bk1: 14a 99231i bk2: 38a 99162i bk3: 36a 99155i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99412i bk13: 17a 99409i bk14: 7a 99419i bk15: 5a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721519
Row_Buffer_Locality_read = 0.721519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414424
Bank_Level_Parallism_Col = 1.219298
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219298 

BW Util details:
bwutil = 0.001589 
total_CMD = 99432 
util_bw = 158 
Wasted_Col = 440 
Wasted_Row = 331 
Idle = 98503 

BW Util Bottlenecks: 
RCDc_limit = 501 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99195 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 158 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001589 
Either_Row_CoL_Bus_Util = 0.002384 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004219 
queue_avg = 0.008176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00817644
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99180 n_act=46 n_pre=38 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0017
n_activity=1840 dram_eff=0.09185
bk0: 25a 99106i bk1: 18a 99206i bk2: 40a 99115i bk3: 38a 99133i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99411i bk13: 17a 99410i bk14: 7a 99418i bk15: 7a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727811
Row_Buffer_Locality_read = 0.727811
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497338
Bank_Level_Parallism_Col = 1.268166
Bank_Level_Parallism_Ready = 1.011834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268166 

BW Util details:
bwutil = 0.001700 
total_CMD = 99432 
util_bw = 169 
Wasted_Col = 437 
Wasted_Row = 333 
Idle = 98493 

BW Util Bottlenecks: 
RCDc_limit = 517 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99180 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 38 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 169 
Row_Bus_Util =  0.000845 
CoL_Bus_Util = 0.001700 
Either_Row_CoL_Bus_Util = 0.002534 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003968 
queue_avg = 0.008840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00884021
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99196 n_act=42 n_pre=34 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001639
n_activity=1803 dram_eff=0.0904
bk0: 24a 99154i bk1: 16a 99270i bk2: 38a 99138i bk3: 38a 99130i bk4: 0a 99432i bk5: 0a 99432i bk6: 0a 99432i bk7: 0a 99432i bk8: 0a 99432i bk9: 0a 99432i bk10: 0a 99432i bk11: 0a 99432i bk12: 17a 99412i bk13: 16a 99411i bk14: 7a 99418i bk15: 7a 99420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742331
Row_Buffer_Locality_read = 0.742331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397351
Bank_Level_Parallism_Col = 1.184211
Bank_Level_Parallism_Ready = 1.006135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184211 

BW Util details:
bwutil = 0.001639 
total_CMD = 99432 
util_bw = 163 
Wasted_Col = 434 
Wasted_Row = 309 
Idle = 98526 

BW Util Bottlenecks: 
RCDc_limit = 474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99196 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 163 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001639 
Either_Row_CoL_Bus_Util = 0.002373 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.012712 
queue_avg = 0.007885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00788479
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99200 n_act=40 n_pre=32 n_ref_event=0 n_req=162 n_rd=162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001629
n_activity=1439 dram_eff=0.1126
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99202i bk5: 14a 99330i bk6: 30a 99257i bk7: 30a 99248i bk8: 26a 99324i bk9: 26a 99321i bk10: 10a 99353i bk11: 10a 99357i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753086
Row_Buffer_Locality_read = 0.753086
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.743955
Bank_Level_Parallism_Col = 1.389830
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389830 

BW Util details:
bwutil = 0.001629 
total_CMD = 99432 
util_bw = 162 
Wasted_Col = 329 
Wasted_Row = 212 
Idle = 98729 

BW Util Bottlenecks: 
RCDc_limit = 435 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99200 
Read = 162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 162 
total_req = 162 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 162 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008621 
queue_avg = 0.007653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00765347
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99200 n_act=43 n_pre=35 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=1417 dram_eff=0.1122
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99201i bk5: 12a 99270i bk6: 30a 99225i bk7: 30a 99226i bk8: 28a 99311i bk9: 24a 99338i bk10: 11a 99354i bk11: 8a 99357i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729560
Row_Buffer_Locality_read = 0.729560
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838621
Bank_Level_Parallism_Col = 1.372984
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372984 

BW Util details:
bwutil = 0.001599 
total_CMD = 99432 
util_bw = 159 
Wasted_Col = 357 
Wasted_Row = 209 
Idle = 98707 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99200 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 35 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 159 
Row_Bus_Util =  0.000784 
CoL_Bus_Util = 0.001599 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.021552 
queue_avg = 0.008740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00873964
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99202 n_act=42 n_pre=34 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001549
n_activity=1405 dram_eff=0.1096
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99162i bk5: 10a 99294i bk6: 30a 99279i bk7: 30a 99271i bk8: 26a 99291i bk9: 26a 99289i bk10: 10a 99355i bk11: 6a 99355i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.850704
Bank_Level_Parallism_Col = 1.470199
Bank_Level_Parallism_Ready = 1.006493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470199 

BW Util details:
bwutil = 0.001549 
total_CMD = 99432 
util_bw = 154 
Wasted_Col = 318 
Wasted_Row = 238 
Idle = 98722 

BW Util Bottlenecks: 
RCDc_limit = 450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99202 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 154 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001549 
Either_Row_CoL_Bus_Util = 0.002313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00883016
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99195 n_act=44 n_pre=36 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001619
n_activity=1557 dram_eff=0.1034
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99161i bk5: 14a 99231i bk6: 30a 99259i bk7: 28a 99260i bk8: 28a 99286i bk9: 26a 99313i bk10: 11a 99372i bk11: 8a 99396i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726708
Row_Buffer_Locality_read = 0.726708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663354
Bank_Level_Parallism_Col = 1.292593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.292593 

BW Util details:
bwutil = 0.001619 
total_CMD = 99432 
util_bw = 161 
Wasted_Col = 402 
Wasted_Row = 242 
Idle = 98627 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99195 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 161 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001619 
Either_Row_CoL_Bus_Util = 0.002384 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.016878 
queue_avg = 0.008850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00885027
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99203 n_act=42 n_pre=34 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=1455 dram_eff=0.1079
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 17a 99201i bk5: 10a 99294i bk6: 32a 99262i bk7: 30a 99286i bk8: 26a 99288i bk9: 26a 99288i bk10: 10a 99353i bk11: 6a 99357i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732484
Row_Buffer_Locality_read = 0.732484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744565
Bank_Level_Parallism_Col = 1.341317
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.341317 

BW Util details:
bwutil = 0.001579 
total_CMD = 99432 
util_bw = 157 
Wasted_Col = 365 
Wasted_Row = 214 
Idle = 98696 

BW Util Bottlenecks: 
RCDc_limit = 462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99203 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 157 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.002303 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.017467 
queue_avg = 0.008870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00887038
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99200 n_act=41 n_pre=33 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001589
n_activity=1423 dram_eff=0.111
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99240i bk5: 14a 99231i bk6: 30a 99262i bk7: 28a 99261i bk8: 26a 99302i bk9: 26a 99296i bk10: 10a 99355i bk11: 8a 99396i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740506
Row_Buffer_Locality_read = 0.740506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.847384
Bank_Level_Parallism_Col = 1.420259
Bank_Level_Parallism_Ready = 1.006329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420259 

BW Util details:
bwutil = 0.001589 
total_CMD = 99432 
util_bw = 158 
Wasted_Col = 326 
Wasted_Row = 204 
Idle = 98744 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99200 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 33 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 158 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.001589 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0081865
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99192 n_act=42 n_pre=34 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001659
n_activity=1608 dram_eff=0.1026
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 17a 99165i bk5: 14a 99332i bk6: 32a 99239i bk7: 30a 99259i bk8: 26a 99322i bk9: 26a 99320i bk10: 10a 99355i bk11: 10a 99353i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745455
Row_Buffer_Locality_read = 0.745455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546667
Bank_Level_Parallism_Col = 1.246801
Bank_Level_Parallism_Ready = 1.006061
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246801 

BW Util details:
bwutil = 0.001659 
total_CMD = 99432 
util_bw = 165 
Wasted_Col = 406 
Wasted_Row = 254 
Idle = 98607 

BW Util Bottlenecks: 
RCDc_limit = 464 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99192 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 165 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001659 
Either_Row_CoL_Bus_Util = 0.002414 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004167 
queue_avg = 0.006939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00693942
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99208 n_act=40 n_pre=32 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001569
n_activity=1464 dram_eff=0.1066
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 16a 99282i bk5: 12a 99269i bk6: 30a 99240i bk7: 30a 99231i bk8: 26a 99331i bk9: 24a 99331i bk10: 10a 99353i bk11: 8a 99357i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743590
Row_Buffer_Locality_read = 0.743590
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.715493
Bank_Level_Parallism_Col = 1.304878
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304878 

BW Util details:
bwutil = 0.001569 
total_CMD = 99432 
util_bw = 156 
Wasted_Col = 359 
Wasted_Row = 195 
Idle = 98722 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99208 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 156 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001569 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.017857 
queue_avg = 0.007653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00765347
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99204 n_act=40 n_pre=32 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=1456 dram_eff=0.1078
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 36a 99213i bk5: 34a 99232i bk6: 15a 99267i bk7: 8a 99356i bk8: 12a 99326i bk9: 8a 99332i bk10: 22a 99350i bk11: 22a 99352i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745223
Row_Buffer_Locality_read = 0.745223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582109
Bank_Level_Parallism_Col = 1.289683
Bank_Level_Parallism_Ready = 1.012739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289683 

BW Util details:
bwutil = 0.001579 
total_CMD = 99432 
util_bw = 157 
Wasted_Col = 370 
Wasted_Row = 222 
Idle = 98683 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99204 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 157 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.002293 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004386 
queue_avg = 0.008277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00827701
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99201 n_act=40 n_pre=32 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001609
n_activity=1427 dram_eff=0.1121
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99212i bk5: 32a 99202i bk6: 14a 99303i bk7: 14a 99226i bk8: 12a 99330i bk9: 10a 99396i bk10: 22a 99356i bk11: 22a 99355i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.709544
Bank_Level_Parallism_Col = 1.343621
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343621 

BW Util details:
bwutil = 0.001609 
total_CMD = 99432 
util_bw = 160 
Wasted_Col = 347 
Wasted_Row = 216 
Idle = 98709 

BW Util Bottlenecks: 
RCDc_limit = 439 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99201 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 160 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001609 
Either_Row_CoL_Bus_Util = 0.002323 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004329 
queue_avg = 0.008217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00821667
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99189 n_act=44 n_pre=36 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001659
n_activity=1543 dram_eff=0.1069
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 36a 99178i bk5: 34a 99197i bk6: 15a 99230i bk7: 12a 99333i bk8: 12a 99290i bk9: 12a 99290i bk10: 22a 99384i bk11: 22a 99383i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689001
Bank_Level_Parallism_Col = 1.295413
Bank_Level_Parallism_Ready = 1.012121
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295413 

BW Util details:
bwutil = 0.001659 
total_CMD = 99432 
util_bw = 165 
Wasted_Col = 403 
Wasted_Row = 223 
Idle = 98641 

BW Util Bottlenecks: 
RCDc_limit = 486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99189 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 165 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001659 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008230 
queue_avg = 0.008579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00857873
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99207 n_act=42 n_pre=34 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001549
n_activity=1522 dram_eff=0.1012
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99189i bk5: 34a 99181i bk6: 14a 99281i bk7: 10a 99268i bk8: 12a 99291i bk9: 8a 99357i bk10: 22a 99385i bk11: 20a 99384i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687417
Bank_Level_Parallism_Col = 1.274472
Bank_Level_Parallism_Ready = 1.006493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274472 

BW Util details:
bwutil = 0.001549 
total_CMD = 99432 
util_bw = 154 
Wasted_Col = 390 
Wasted_Row = 211 
Idle = 98677 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99207 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 154 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001549 
Either_Row_CoL_Bus_Util = 0.002263 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.022222 
queue_avg = 0.008005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00800547
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99195 n_act=42 n_pre=34 n_ref_event=0 n_req=162 n_rd=162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001629
n_activity=1406 dram_eff=0.1152
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99200i bk5: 34a 99187i bk6: 14a 99264i bk7: 12a 99333i bk8: 12a 99286i bk9: 12a 99294i bk10: 22a 99388i bk11: 22a 99386i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740741
Row_Buffer_Locality_read = 0.740741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.815603
Bank_Level_Parallism_Col = 1.373225
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373225 

BW Util details:
bwutil = 0.001629 
total_CMD = 99432 
util_bw = 162 
Wasted_Col = 350 
Wasted_Row = 193 
Idle = 98727 

BW Util Bottlenecks: 
RCDc_limit = 462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99195 
Read = 162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 162 
total_req = 162 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 162 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001629 
Either_Row_CoL_Bus_Util = 0.002384 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004219 
queue_avg = 0.008659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00865918
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99200 n_act=42 n_pre=34 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=1324 dram_eff=0.1186
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99172i bk5: 34a 99171i bk6: 14a 99264i bk7: 10a 99270i bk8: 13a 99329i bk9: 8a 99356i bk10: 24a 99364i bk11: 20a 99388i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.732484
Row_Buffer_Locality_read = 0.732484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.938806
Bank_Level_Parallism_Col = 1.406316
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406316 

BW Util details:
bwutil = 0.001579 
total_CMD = 99432 
util_bw = 157 
Wasted_Col = 336 
Wasted_Row = 177 
Idle = 98762 

BW Util Bottlenecks: 
RCDc_limit = 458 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99200 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 157 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004310 
queue_avg = 0.009916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00991633
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99208 n_act=40 n_pre=32 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001549
n_activity=1342 dram_eff=0.1148
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99231i bk5: 34a 99221i bk6: 14a 99229i bk7: 8a 99357i bk8: 12a 99326i bk9: 8a 99332i bk10: 22a 99353i bk11: 22a 99351i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740260
Row_Buffer_Locality_read = 0.740260
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.816817
Bank_Level_Parallism_Col = 1.412664
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412664 

BW Util details:
bwutil = 0.001549 
total_CMD = 99432 
util_bw = 154 
Wasted_Col = 321 
Wasted_Row = 191 
Idle = 98766 

BW Util Bottlenecks: 
RCDc_limit = 432 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99208 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 32 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 154 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001549 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008929 
queue_avg = 0.008418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00841781
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99432 n_nop=99191 n_act=44 n_pre=36 n_ref_event=0 n_req=163 n_rd=163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001639
n_activity=1447 dram_eff=0.1126
bk0: 0a 99432i bk1: 0a 99432i bk2: 0a 99432i bk3: 0a 99432i bk4: 34a 99196i bk5: 32a 99198i bk6: 14a 99227i bk7: 14a 99217i bk8: 13a 99307i bk9: 10a 99396i bk10: 24a 99337i bk11: 22a 99363i bk12: 0a 99432i bk13: 0a 99432i bk14: 0a 99432i bk15: 0a 99432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730061
Row_Buffer_Locality_read = 0.730061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913889
Bank_Level_Parallism_Col = 1.412121
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412121 

BW Util details:
bwutil = 0.001639 
total_CMD = 99432 
util_bw = 163 
Wasted_Col = 352 
Wasted_Row = 205 
Idle = 98712 

BW Util Bottlenecks: 
RCDc_limit = 483 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99432 
n_nop = 99191 
Read = 163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 36 
n_ref = 0 
n_req = 163 
total_req = 163 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 163 
Row_Bus_Util =  0.000805 
CoL_Bus_Util = 0.001639 
Either_Row_CoL_Bus_Util = 0.002424 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008299 
queue_avg = 0.010218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 124, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 134, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 164, Miss = 122, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 188, Miss = 132, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 182, Miss = 130, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 198, Miss = 135, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 176, Miss = 126, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 188, Miss = 130, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 135, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 190, Miss = 137, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 183, Miss = 132, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 175, Miss = 129, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 175, Miss = 131, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 181, Miss = 130, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 180, Miss = 135, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 196, Miss = 136, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 184, Miss = 134, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 139, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 176, Miss = 130, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 176, Miss = 132, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 182, Miss = 133, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 177, Miss = 132, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 179, Miss = 132, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 174, Miss = 130, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 177, Miss = 130, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 173, Miss = 128, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 195, Miss = 139, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 183, Miss = 132, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 136, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 176, Miss = 128, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 134, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 180, Miss = 132, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 184, Miss = 134, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 176, Miss = 131, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 172, Miss = 128, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 172, Miss = 130, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 188, Miss = 132, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 184, Miss = 135, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 175, Miss = 130, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 177, Miss = 130, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 189, Miss = 132, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 191, Miss = 137, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 195, Miss = 134, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 178, Miss = 131, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 178, Miss = 129, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 175, Miss = 130, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 177, Miss = 131, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 189, Miss = 133, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 191, Miss = 137, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 195, Miss = 134, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 175, Miss = 130, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 175, Miss = 128, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 134, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 180, Miss = 132, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 184, Miss = 133, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 176, Miss = 130, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 172, Miss = 128, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 172, Miss = 130, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 191, Miss = 133, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 187, Miss = 136, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11655
L2_total_cache_misses = 8443
L2_total_cache_miss_rate = 0.7244
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4830
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=11655
icnt_total_pkts_simt_to_mem=11655
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11655
Req_Network_cycles = 132420
Req_Network_injected_packets_per_cycle =       0.0880 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0172
Req_Bank_Level_Parallism =       3.2887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 11655
Reply_Network_cycles = 132420
Reply_Network_injected_packets_per_cycle =        0.0880
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.1534
Reply_Bank_Level_Parallism =       2.6880
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 19 sec (919 sec)
gpgpu_simulation_rate = 1020 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
Processing kernel ./traces/kernel-15.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 15
-grid dim = (15,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-15.traceg
GPGPU-Sim uArch: Shader 201 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x287fb550, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 209 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x29ffe510, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 217 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2b8014d0, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 225 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2d004490, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 233 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2e807450, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 241 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3000a410, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 249 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3180d3d0, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 257 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x33010390, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 265 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x34813350, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 273 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x36016310, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 281 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x378192d0, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 289 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3901c290, kernel=0x7c2ed4b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 297 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3a81f250, kernel=0x7c2ed4b0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 305 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3c022210, kernel=0x7c2ed4b0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 313 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3d8251d0, kernel=0x7c2ed4b0
thread block = 14,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9594
gpu_sim_insn = 133965
gpu_ipc =      13.9634
gpu_tot_sim_cycle = 142014
gpu_tot_sim_insn = 1071720
gpu_tot_ipc =       7.5466
gpu_tot_issued_cta = 120
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1735
partiton_level_parallism_total  =       0.0938
partiton_level_parallism_util =       5.3195
partiton_level_parallism_util_total  =       3.4535
L2_BW  =       6.2865 GB/Sec
L2_BW_total  =       3.3976 GB/Sec
gpu_total_sim_rate=1094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13440
	L1D_total_cache_misses = 11640
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5520

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 3025920
gpgpu_n_tot_w_icount = 94560
gpgpu_n_stall_shd_mem = 51960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7800
gpgpu_n_mem_write_global = 5520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 34680
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 219000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1560
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:1587747	W0_Scoreboard:403477	W1:3960	W2:3600	W3:3600	W4:3600	W5:3600	W6:3600	W7:3600	W8:3600	W9:3600	W10:3600	W11:3600	W12:3600	W13:3600	W14:3600	W15:3600	W16:39960	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:94560	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62400 {8:7800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 220800 {40:5520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 312000 {40:7800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44160 {8:5520,}
maxmflatency = 404 
max_icnt2mem_latency = 33 
maxmrqlatency = 84 
max_icnt2sh_latency = 5 
averagemflatency = 250 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:3467 	720 	21 	51 	522 	829 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7529 	5791 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13313 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13243 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         8         4        17         0 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6         0         0 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8         0         0 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7         0         0 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8         0         0 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7         0         0 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         8         4         0         0 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17         0 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         0         0 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         0         0 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0        17        17         0         0 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         0 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0        17        17         0         0 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         0         0 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19         0         0 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         0         0 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  4.875000  3.285714  1.750000  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  2.000000  9.000000 17.000000 
dram[1]:  3.800000  3.142857  2.222222  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.500000 17.000000 17.000000 
dram[2]:  2.437500  3.066667  1.909091  2.833333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.333333 18.000000 17.000000 
dram[3]:  2.533333  3.066667  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.000000 17.000000 16.000000 
dram[4]:  3.066667  3.066667  1.666667  2.833333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.333333 17.000000 17.000000 
dram[5]:  2.937500  3.066667  1.666667  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.666667  3.000000 18.000000 16.000000 
dram[6]:  3.285714  3.285714  1.538462  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  2.000000 17.000000 17.000000 
dram[7]:  3.285714  3.142857  1.538462  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.750000  3.500000  9.500000 17.000000 
dram[8]:  1.571429  2.375000  3.230769  3.230769      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000  8.000000  8.000000 
dram[9]:  1.571429  2.250000  3.071429  3.230769      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.666667 10.000000  9.000000  8.000000 
dram[10]:  1.466667  1.666667  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  7.333333  8.000000  4.000000 
dram[11]:  1.466667  1.777778  3.307692  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.750000  7.333333  3.000000  5.000000 
dram[12]:  1.733333  1.666667  3.307692  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.750000  7.333333  8.000000  4.000000 
dram[13]:  1.733333  1.777778  3.500000  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.333333  7.333333  8.000000  5.000000 
dram[14]:  2.076923  2.375000  3.071429  3.230769      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.666667 11.000000  8.000000  8.000000 
dram[15]:  2.166667  2.250000  3.230769  3.230769      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 10.000000  8.000000  8.000000 
dram[16]:      -nan      -nan      -nan      -nan  1.800000  3.750000  3.777778  3.777778  5.000000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.800000  1.750000  3.500000  3.777778  4.428571  4.666667  3.250000  3.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.636364  2.200000  4.250000  4.250000  4.285714  4.285714  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.636364  1.777778  3.888889  4.000000  3.875000  4.285714  3.250000  4.500000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.900000  2.200000  3.888889  4.250000  3.875000  4.285714  3.000000  2.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  2.000000  1.777778  4.250000  4.000000  4.285714  4.285714  3.000000  4.500000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.727273  3.750000  3.500000  3.777778  4.428571  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  2.250000  1.750000  3.777778  3.777778  5.000000  4.666667  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  3.545455  3.800000  2.125000  3.000000  2.333333  1.666667  4.500000  5.200000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  3.800000  3.600000  2.285714  1.777778  2.333333  5.500000  5.200000  5.200000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  3.250000  3.454545  1.888889  3.250000  2.000000  2.000000  5.400000  6.500000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  3.454545  3.454545  2.000000  1.500000  2.000000  3.000000  6.500000  6.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  3.454545  3.454545  2.000000  3.250000  2.000000  2.000000  6.500000  6.500000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  3.250000  3.454545  2.000000  1.500000  2.500000  3.000000  5.400000  6.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  3.800000  3.800000  1.777778  3.000000  2.333333  1.666667  5.200000  5.200000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  3.545455  3.600000  1.777778  1.777778  2.142857  5.500000  4.500000  5.200000      -nan      -nan      -nan      -nan 
average row locality = 5791/1776 = 3.260698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        46        21        13         0         0         0         0         0         0         0         0        10         6        18        17 
dram[1]:        38        44        20        16         0         0         0         0         0         0         0         0        10         7        17        17 
dram[2]:        39        46        21        17         0         0         0         0         0         0         0         0        10        10        18        17 
dram[3]:        38        46        20        16         0         0         0         0         0         0         0         0        10         9        17        16 
dram[4]:        46        46        20        17         0         0         0         0         0         0         0         0        10        10        17        17 
dram[5]:        47        46        20        16         0         0         0         0         0         0         0         0        11         9        18        16 
dram[6]:        46        46        20        13         0         0         0         0         0         0         0         0        10         6        17        17 
dram[7]:        46        44        20        16         0         0         0         0         0         0         0         0        11         7        19        17 
dram[8]:        22        19        42        42         0         0         0         0         0         0         0         0        22        22         8         8 
dram[9]:        22        18        43        42         0         0         0         0         0         0         0         0        23        20         9         8 
dram[10]:        22        15        42        42         0         0         0         0         0         0         0         0        22        22         8         4 
dram[11]:        22        16        43        40         0         0         0         0         0         0         0         0        23        22         9         5 
dram[12]:        26        15        43        42         0         0         0         0         0         0         0         0        23        22         8         4 
dram[13]:        26        16        42        40         0         0         0         0         0         0         0         0        22        22         8         5 
dram[14]:        27        19        43        42         0         0         0         0         0         0         0         0        23        22         8         8 
dram[15]:        26        18        42        42         0         0         0         0         0         0         0         0        22        20         8         8 
dram[16]:         0         0         0         0        18        15        34        34        30        30        12        12         0         0         0         0 
dram[17]:         0         0         0         0        18        14        35        34        31        28        13         9         0         0         0         0 
dram[18]:         0         0         0         0        18        11        34        34        30        30        12         8         0         0         0         0 
dram[19]:         0         0         0         0        18        16        35        32        31        30        13         9         0         0         0         0 
dram[20]:         0         0         0         0        19        11        35        34        31        30        12         8         0         0         0         0 
dram[21]:         0         0         0         0        18        16        34        32        30        30        12         9         0         0         0         0 
dram[22]:         0         0         0         0        19        15        35        34        31        30        12        12         0         0         0         0 
dram[23]:         0         0         0         0        18        14        34        34        30        28        12         9         0         0         0         0 
dram[24]:         0         0         0         0        39        38        17         9        14        10        27        26         0         0         0         0 
dram[25]:         0         0         0         0        38        36        16        16        14        11        26        26         0         0         0         0 
dram[26]:         0         0         0         0        39        38        17        13        14        14        27        26         0         0         0         0 
dram[27]:         0         0         0         0        38        38        16        12        14         9        26        24         0         0         0         0 
dram[28]:         0         0         0         0        38        38        16        13        14        14        26        26         0         0         0         0 
dram[29]:         0         0         0         0        39        38        16        12        15         9        27        24         0         0         0         0 
dram[30]:         0         0         0         0        38        38        16         9        14        10        26        26         0         0         0         0 
dram[31]:         0         0         0         0        39        36        16        16        15        11        27        26         0         0         0         0 
total dram reads = 5791
min_bank_accesses = 0!
chip skew: 192/169 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        410       385       991      1218    none      none      none      none      none      none      none      none         905      1271       386       344
dram[1]:        413       394      1015      1029    none      none      none      none      none      none      none      none         890      1124       389       356
dram[2]:        422       405      1093       998    none      none      none      none      none      none      none      none         910       885       385       390
dram[3]:        423       401      1055      1050    none      none      none      none      none      none      none      none         890       907       390       394
dram[4]:        418       407       909       989    none      none      none      none      none      none      none      none        1117       892       389       389
dram[5]:        419       404       918      1041    none      none      none      none      none      none      none      none        1049       916       394       393
dram[6]:        415       388       911      1205    none      none      none      none      none      none      none      none         893      1286       389       345
dram[7]:        418       397       920      1020    none      none      none      none      none      none      none      none        1013      1133       384       356
dram[8]:        912       983       415       402    none      none      none      none      none      none      none      none         385       386      1164       883
dram[9]:        920      1021       417       401    none      none      none      none      none      none      none      none         391       380      1071       860
dram[10]:        913      1168       411       382    none      none      none      none      none      none      none      none         391       357       884      1461
dram[11]:        913      1091       416       402    none      none      none      none      none      none      none      none         394       362       911      1229
dram[12]:        771      1180       413       379    none      none      none      none      none      none      none      none         392       357       900      1444
dram[13]:        762      1101       413       399    none      none      none      none      none      none      none      none         389       365       877      1218
dram[14]:        825       992       416       400    none      none      none      none      none      none      none      none         385       386       907       876
dram[15]:        834      1030       415       398    none      none      none      none      none      none      none      none         385       381       882       852
dram[16]:     none      none      none      none         907       997       405       389       404       404      1079       893    none      none      none      none  
dram[17]:     none      none      none      none         916      1064       410       389       403       369      1027      1044    none      none      none      none  
dram[18]:     none      none      none      none         909      1255       402       366       407       383       894      1192    none      none      none      none  
dram[19]:     none      none      none      none         919       950       408       414       405       382      1077      1076    none      none      none      none  
dram[20]:     none      none      none      none         996      1269       406       363       408       383       903      1177    none      none      none      none  
dram[21]:     none      none      none      none        1029       958       407       413       403       385       892      1068    none      none      none      none  
dram[22]:     none      none      none      none        1119      1005       405       386       404       404       907       887    none      none      none      none  
dram[23]:     none      none      none      none        1005      1076       409       388       400       371       890      1033    none      none      none      none  
dram[24]:     none      none      none      none         408       371      1010      1344       907      1127       401       372    none      none      none      none  
dram[25]:     none      none      none      none         411       406      1040       888       900      1033       397       376    none      none      none      none  
dram[26]:     none      none      none      none         412       395      1142      1025       916       900       396       396    none      none      none      none  
dram[27]:     none      none      none      none         412       394       950      1108       901      1159       394       376    none      none      none      none  
dram[28]:     none      none      none      none         411       397       905      1017      1068       905       396       396    none      none      none      none  
dram[29]:     none      none      none      none         415       397       912      1096      1014      1172       398       374    none      none      none      none  
dram[30]:     none      none      none      none         407       374       906      1329       901      1141       401       372    none      none      none      none  
dram[31]:     none      none      none      none         414       408       918       882      1138      1039       400       374    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       380       397       394         0         0         0         0         0         0         0         0       385       377       340       327
dram[1]:        380       380       397       395         0         0         0         0         0         0         0         0       383       342       326       327
dram[2]:        380       381       397       394         0         0         0         0         0         0         0         0       380       372       328       328
dram[3]:        380       381       397       395         0         0         0         0         0         0         0         0       371       368       330       330
dram[4]:        380       381       396       393         0         0         0         0         0         0         0         0       378       375       325       326
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       388       369       324       325
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       381       378       330       330
dram[7]:        380       381       397       395         0         0         0         0         0         0         0         0       366       345       344       329
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       346       347       325       328
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       346       343       330       327
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       378       379       330       328
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       346       346       344       327
dram[12]:        397       394       380       380         0         0         0         0         0         0         0         0       403       379       330       327
dram[13]:        398       395       380       380         0         0         0         0         0         0         0         0       352       354       329       326
dram[14]:        397       394       380       381         0         0         0         0         0         0         0         0       370       347       330       325
dram[15]:        397       395       381       381         0         0         0         0         0         0         0         0       346       345       329       326
dram[16]:          0         0         0         0       391       377       348       354       380       383       378       376         0         0         0         0
dram[17]:          0         0         0         0       397       395       404       381       347       345       387       371         0         0         0         0
dram[18]:          0         0         0         0       396       393       348       354       380       383       378       383         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       347       348       343       343         0         0         0         0
dram[20]:          0         0         0         0       397       394       346       345       404       381       382       379         0         0         0         0
dram[21]:          0         0         0         0       396       399       380       383       352       354       385       342         0         0         0         0
dram[22]:          0         0         0         0       387       377       346       349       404       381       374       379         0         0         0         0
dram[23]:          0         0         0         0       397       395       381       383       348       354       373       370         0         0         0         0
dram[24]:          0         0         0         0       346       349       394       391       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       380       384       397       400       389       344       349       354         0         0         0         0
dram[26]:          0         0         0         0       378       379       399       396       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       380       381       397       395       389       370       348       354         0         0         0         0
dram[28]:          0         0         0         0       378       379       401       396       397       394       380       380         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       387       373       346       345         0         0         0         0
dram[30]:          0         0         0         0       348       354       394       390       397       394       380       383         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       386       345       345       347         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106374 n_act=50 n_pre=42 n_ref_event=0 n_req=170 n_rd=170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001594
n_activity=1857 dram_eff=0.09155
bk0: 39a 106399i bk1: 46a 106260i bk2: 21a 106276i bk3: 13a 106435i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106556i bk13: 6a 106559i bk14: 18a 106594i bk15: 17a 106617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705882
Row_Buffer_Locality_read = 0.705882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493308
Bank_Level_Parallism_Col = 1.247573
Bank_Level_Parallism_Ready = 1.011765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.247573 

BW Util details:
bwutil = 0.001594 
total_CMD = 106636 
util_bw = 170 
Wasted_Col = 480 
Wasted_Row = 396 
Idle = 105590 

BW Util Bottlenecks: 
RCDc_limit = 572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106374 
Read = 170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 42 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 170 
Row_Bus_Util =  0.000863 
CoL_Bus_Util = 0.001594 
Either_Row_CoL_Bus_Util = 0.002457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00833677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106377 n_act=49 n_pre=41 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001585
n_activity=1733 dram_eff=0.09752
bk0: 38a 106339i bk1: 44a 106243i bk2: 20a 106379i bk3: 16a 106372i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106558i bk13: 7a 106600i bk14: 17a 106618i bk15: 17a 106615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710059
Row_Buffer_Locality_read = 0.710059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570697
Bank_Level_Parallism_Col = 1.282572
Bank_Level_Parallism_Ready = 1.011834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282572 

BW Util details:
bwutil = 0.001585 
total_CMD = 106636 
util_bw = 169 
Wasted_Col = 449 
Wasted_Row = 358 
Idle = 105660 

BW Util Bottlenecks: 
RCDc_limit = 553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106377 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 41 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 169 
Row_Bus_Util =  0.000844 
CoL_Bus_Util = 0.001585 
Either_Row_CoL_Bus_Util = 0.002429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00910574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106355 n_act=56 n_pre=48 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001669
n_activity=2020 dram_eff=0.08812
bk0: 39a 106209i bk1: 46a 106225i bk2: 21a 106317i bk3: 17a 106471i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106554i bk13: 10a 106561i bk14: 18a 106617i bk15: 17a 106616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685393
Row_Buffer_Locality_read = 0.685393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518353
Bank_Level_Parallism_Col = 1.278614
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278614 

BW Util details:
bwutil = 0.001669 
total_CMD = 106636 
util_bw = 178 
Wasted_Col = 520 
Wasted_Row = 419 
Idle = 105519 

BW Util Bottlenecks: 
RCDc_limit = 627 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106355 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 178 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001669 
Either_Row_CoL_Bus_Util = 0.002635 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003559 
queue_avg = 0.010297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0102967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106364 n_act=56 n_pre=48 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001613
n_activity=2031 dram_eff=0.08469
bk0: 38a 106233i bk1: 46a 106222i bk2: 20a 106358i bk3: 16a 106411i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106557i bk13: 9a 106561i bk14: 17a 106617i bk15: 16a 106616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674419
Row_Buffer_Locality_read = 0.674419
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507156
Bank_Level_Parallism_Col = 1.234168
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.234168 

BW Util details:
bwutil = 0.001613 
total_CMD = 106636 
util_bw = 172 
Wasted_Col = 541 
Wasted_Row = 405 
Idle = 105518 

BW Util Bottlenecks: 
RCDc_limit = 630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106364 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 172 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001613 
Either_Row_CoL_Bus_Util = 0.002551 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.014706 
queue_avg = 0.010287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0102873
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106349 n_act=56 n_pre=48 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001716
n_activity=1983 dram_eff=0.09228
bk0: 46a 106228i bk1: 46a 106215i bk2: 20a 106276i bk3: 17a 106473i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106556i bk13: 10a 106560i bk14: 17a 106618i bk15: 17a 106617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693989
Row_Buffer_Locality_read = 0.693989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604457
Bank_Level_Parallism_Col = 1.316998
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316998 

BW Util details:
bwutil = 0.001716 
total_CMD = 106636 
util_bw = 183 
Wasted_Col = 501 
Wasted_Row = 393 
Idle = 105559 

BW Util Bottlenecks: 
RCDc_limit = 629 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106349 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 183 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001716 
Either_Row_CoL_Bus_Util = 0.002691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106343 n_act=59 n_pre=51 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001716
n_activity=1970 dram_eff=0.09289
bk0: 47a 106175i bk1: 46a 106206i bk2: 20a 106278i bk3: 16a 106406i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 11a 106551i bk13: 9a 106561i bk14: 18a 106619i bk15: 16a 106618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677596
Row_Buffer_Locality_read = 0.677596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.672973
Bank_Level_Parallism_Col = 1.342900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342900 

BW Util details:
bwutil = 0.001716 
total_CMD = 106636 
util_bw = 183 
Wasted_Col = 510 
Wasted_Row = 417 
Idle = 105526 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106343 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 51 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 183 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.001716 
Either_Row_CoL_Bus_Util = 0.002748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.012613
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106357 n_act=56 n_pre=48 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001641
n_activity=1910 dram_eff=0.09162
bk0: 46a 106262i bk1: 46a 106245i bk2: 20a 106238i bk3: 13a 106435i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 10a 106559i bk13: 6a 106559i bk14: 17a 106619i bk15: 17a 106619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680000
Row_Buffer_Locality_read = 0.680000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614019
Bank_Level_Parallism_Col = 1.338050
Bank_Level_Parallism_Ready = 1.011429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.338050 

BW Util details:
bwutil = 0.001641 
total_CMD = 106636 
util_bw = 175 
Wasted_Col = 491 
Wasted_Row = 404 
Idle = 105566 

BW Util Bottlenecks: 
RCDc_limit = 628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106357 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 175 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001641 
Either_Row_CoL_Bus_Util = 0.002616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106348 n_act=59 n_pre=51 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001688
n_activity=2018 dram_eff=0.0892
bk0: 46a 106238i bk1: 44a 106230i bk2: 20a 106239i bk3: 16a 106370i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 11a 106537i bk13: 7a 106599i bk14: 19a 106594i bk15: 17a 106619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672222
Row_Buffer_Locality_read = 0.672222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.659459
Bank_Level_Parallism_Col = 1.296623
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.296623 

BW Util details:
bwutil = 0.001688 
total_CMD = 106636 
util_bw = 180 
Wasted_Col = 535 
Wasted_Row = 395 
Idle = 105526 

BW Util Bottlenecks: 
RCDc_limit = 668 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106348 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 51 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 180 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.002701 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.006944 
queue_avg = 0.011853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0118534
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106354 n_act=54 n_pre=46 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001735
n_activity=1950 dram_eff=0.09487
bk0: 22a 106211i bk1: 19a 106410i bk2: 42a 106291i bk3: 42a 106275i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 22a 106591i bk13: 22a 106590i bk14: 8a 106624i bk15: 8a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708108
Row_Buffer_Locality_read = 0.708108
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554409
Bank_Level_Parallism_Col = 1.293846
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293846 

BW Util details:
bwutil = 0.001735 
total_CMD = 106636 
util_bw = 185 
Wasted_Col = 496 
Wasted_Row = 385 
Idle = 105570 

BW Util Bottlenecks: 
RCDc_limit = 603 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106354 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 46 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 185 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.001735 
Either_Row_CoL_Bus_Util = 0.002645 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.010638 
queue_avg = 0.011131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0111313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106348 n_act=56 n_pre=48 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001735
n_activity=1949 dram_eff=0.09492
bk0: 22a 106214i bk1: 18a 106411i bk2: 43a 106226i bk3: 42a 106261i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 23a 106568i bk13: 20a 106592i bk14: 9a 106623i bk15: 8a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697297
Row_Buffer_Locality_read = 0.697297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604758
Bank_Level_Parallism_Col = 1.312404
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.312404 

BW Util details:
bwutil = 0.001735 
total_CMD = 106636 
util_bw = 185 
Wasted_Col = 499 
Wasted_Row = 409 
Idle = 105543 

BW Util Bottlenecks: 
RCDc_limit = 628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106348 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 185 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001735 
Either_Row_CoL_Bus_Util = 0.002701 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003472 
queue_avg = 0.012679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106355 n_act=56 n_pre=48 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00166
n_activity=1899 dram_eff=0.09321
bk0: 22a 106174i bk1: 15a 106372i bk2: 42a 106322i bk3: 42a 106305i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 22a 106557i bk13: 22a 106557i bk14: 8a 106622i bk15: 4a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683616
Row_Buffer_Locality_read = 0.683616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626291
Bank_Level_Parallism_Col = 1.365815
Bank_Level_Parallism_Ready = 1.011299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.365815 

BW Util details:
bwutil = 0.001660 
total_CMD = 106636 
util_bw = 177 
Wasted_Col = 479 
Wasted_Row = 409 
Idle = 105571 

BW Util Bottlenecks: 
RCDc_limit = 620 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106355 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 177 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001660 
Either_Row_CoL_Bus_Util = 0.002635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115064
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106346 n_act=60 n_pre=52 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001688
n_activity=2091 dram_eff=0.08608
bk0: 22a 106174i bk1: 16a 106372i bk2: 43a 106251i bk3: 40a 106284i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 23a 106543i bk13: 22a 106567i bk14: 9a 106575i bk15: 5a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.612017
Bank_Level_Parallism_Col = 1.305677
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305677 

BW Util details:
bwutil = 0.001688 
total_CMD = 106636 
util_bw = 180 
Wasted_Col = 542 
Wasted_Row = 443 
Idle = 105471 

BW Util Bottlenecks: 
RCDc_limit = 677 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106346 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 52 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 180 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.002720 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.006897 
queue_avg = 0.012726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127255
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106346 n_act=58 n_pre=50 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001716
n_activity=2157 dram_eff=0.08484
bk0: 26a 106216i bk1: 15a 106372i bk2: 43a 106305i bk3: 42a 106323i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 23a 106518i bk13: 22a 106554i bk14: 8a 106622i bk15: 4a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683060
Row_Buffer_Locality_read = 0.683060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485885
Bank_Level_Parallism_Col = 1.265043
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265043 

BW Util details:
bwutil = 0.001716 
total_CMD = 106636 
util_bw = 183 
Wasted_Col = 551 
Wasted_Row = 435 
Idle = 105467 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106346 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 50 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 183 
Row_Bus_Util =  0.001013 
CoL_Bus_Util = 0.001716 
Either_Row_CoL_Bus_Util = 0.002720 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003448 
queue_avg = 0.011094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110938
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106352 n_act=56 n_pre=48 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001697
n_activity=2094 dram_eff=0.08644
bk0: 26a 106231i bk1: 16a 106372i bk2: 42a 106303i bk3: 40a 106296i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 22a 106560i bk13: 22a 106552i bk14: 8a 106623i bk15: 5a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690608
Row_Buffer_Locality_read = 0.690608
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534591
Bank_Level_Parallism_Col = 1.286996
Bank_Level_Parallism_Ready = 1.016575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.286996 

BW Util details:
bwutil = 0.001697 
total_CMD = 106636 
util_bw = 181 
Wasted_Col = 521 
Wasted_Row = 411 
Idle = 105523 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106352 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 181 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001697 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003521 
queue_avg = 0.011263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112626
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106343 n_act=55 n_pre=47 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001801
n_activity=2106 dram_eff=0.09117
bk0: 27a 106247i bk1: 19a 106410i bk2: 43a 106270i bk3: 42a 106287i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 23a 106554i bk13: 22a 106587i bk14: 8a 106622i bk15: 8a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713542
Row_Buffer_Locality_read = 0.713542
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483216
Bank_Level_Parallism_Col = 1.256186
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.256186 

BW Util details:
bwutil = 0.001801 
total_CMD = 106636 
util_bw = 192 
Wasted_Col = 529 
Wasted_Row = 411 
Idle = 105504 

BW Util Bottlenecks: 
RCDc_limit = 617 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106343 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 47 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 192 
Row_Bus_Util =  0.000957 
CoL_Bus_Util = 0.001801 
Either_Row_CoL_Bus_Util = 0.002748 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003413 
queue_avg = 0.010090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0100904
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106358 n_act=52 n_pre=44 n_ref_event=0 n_req=186 n_rd=186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001744
n_activity=2036 dram_eff=0.09136
bk0: 26a 106293i bk1: 18a 106411i bk2: 42a 106279i bk3: 42a 106271i bk4: 0a 106636i bk5: 0a 106636i bk6: 0a 106636i bk7: 0a 106636i bk8: 0a 106636i bk9: 0a 106636i bk10: 0a 106636i bk11: 0a 106636i bk12: 22a 106589i bk13: 20a 106589i bk14: 8a 106622i bk15: 8a 106624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720430
Row_Buffer_Locality_read = 0.720430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477778
Bank_Level_Parallism_Col = 1.224888
Bank_Level_Parallism_Ready = 1.005376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.224888 

BW Util details:
bwutil = 0.001744 
total_CMD = 106636 
util_bw = 186 
Wasted_Col = 513 
Wasted_Row = 381 
Idle = 105556 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106358 
Read = 186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 44 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 186 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.001744 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.014388 
queue_avg = 0.010128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101279
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106357 n_act=52 n_pre=44 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001735
n_activity=1687 dram_eff=0.1097
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106343i bk5: 15a 106534i bk6: 34a 106407i bk7: 34a 106392i bk8: 30a 106465i bk9: 30a 106462i bk10: 12a 106531i bk11: 12a 106537i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718919
Row_Buffer_Locality_read = 0.718919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.814270
Bank_Level_Parallism_Col = 1.426829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.426829 

BW Util details:
bwutil = 0.001735 
total_CMD = 106636 
util_bw = 185 
Wasted_Col = 413 
Wasted_Row = 285 
Idle = 105753 

BW Util Bottlenecks: 
RCDc_limit = 560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106357 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 44 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 185 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.001735 
Either_Row_CoL_Bus_Util = 0.002616 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.007168 
queue_avg = 0.009997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00999662
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106353 n_act=57 n_pre=49 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001707
n_activity=1727 dram_eff=0.1054
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106340i bk5: 14a 106411i bk6: 35a 106329i bk7: 34a 106367i bk8: 31a 106465i bk9: 28a 106492i bk10: 13a 106532i bk11: 9a 106561i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686813
Row_Buffer_Locality_read = 0.686813
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.858491
Bank_Level_Parallism_Col = 1.386218
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386218 

BW Util details:
bwutil = 0.001707 
total_CMD = 106636 
util_bw = 182 
Wasted_Col = 469 
Wasted_Row = 303 
Idle = 105682 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106353 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 49 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 182 
Row_Bus_Util =  0.000994 
CoL_Bus_Util = 0.001707 
Either_Row_CoL_Bus_Util = 0.002654 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.017668 
queue_avg = 0.011253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112532
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106359 n_act=54 n_pre=46 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00166
n_activity=1653 dram_eff=0.1071
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106303i bk5: 11a 106498i bk6: 34a 106429i bk7: 34a 106415i bk8: 30a 106432i bk9: 30a 106430i bk10: 12a 106535i bk11: 8a 106533i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.898876
Bank_Level_Parallism_Col = 1.488330
Bank_Level_Parallism_Ready = 1.005650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488330 

BW Util details:
bwutil = 0.001660 
total_CMD = 106636 
util_bw = 177 
Wasted_Col = 404 
Wasted_Row = 309 
Idle = 105746 

BW Util Bottlenecks: 
RCDc_limit = 575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106359 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 46 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 177 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.001660 
Either_Row_CoL_Bus_Util = 0.002598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110938
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106348 n_act=58 n_pre=50 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001725
n_activity=1868 dram_eff=0.0985
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106302i bk5: 16a 106368i bk6: 35a 106363i bk7: 32a 106401i bk8: 31a 106440i bk9: 30a 106467i bk10: 13a 106552i bk11: 9a 106600i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684783
Row_Buffer_Locality_read = 0.684783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.717181
Bank_Level_Parallism_Col = 1.320359
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.320359 

BW Util details:
bwutil = 0.001725 
total_CMD = 106636 
util_bw = 184 
Wasted_Col = 514 
Wasted_Row = 338 
Idle = 105600 

BW Util Bottlenecks: 
RCDc_limit = 645 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106348 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 50 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 184 
Row_Bus_Util =  0.001013 
CoL_Bus_Util = 0.001725 
Either_Row_CoL_Bus_Util = 0.002701 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.013889 
queue_avg = 0.011375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113751
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106358 n_act=55 n_pre=47 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001688
n_activity=1761 dram_eff=0.1022
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 19a 106342i bk5: 11a 106498i bk6: 35a 106417i bk7: 34a 106440i bk8: 31a 106392i bk9: 30a 106430i bk10: 12a 106533i bk11: 8a 106535i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.747401
Bank_Level_Parallism_Col = 1.343402
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343402 

BW Util details:
bwutil = 0.001688 
total_CMD = 106636 
util_bw = 180 
Wasted_Col = 477 
Wasted_Row = 305 
Idle = 105674 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106358 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 47 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 180 
Row_Bus_Util =  0.000957 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.002607 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.014388 
queue_avg = 0.011094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110938
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106355 n_act=54 n_pre=46 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001697
n_activity=1678 dram_eff=0.1079
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106381i bk5: 16a 106368i bk6: 34a 106403i bk7: 32a 106402i bk8: 30a 106452i bk9: 30a 106440i bk10: 12a 106535i bk11: 9a 106600i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701657
Row_Buffer_Locality_read = 0.701657
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.931350
Bank_Level_Parallism_Col = 1.474336
Bank_Level_Parallism_Ready = 1.005525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474336 

BW Util details:
bwutil = 0.001697 
total_CMD = 106636 
util_bw = 181 
Wasted_Col = 409 
Wasted_Row = 284 
Idle = 105762 

BW Util Bottlenecks: 
RCDc_limit = 578 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106355 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 46 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 181 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.001697 
Either_Row_CoL_Bus_Util = 0.002635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010775
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106347 n_act=55 n_pre=47 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001763
n_activity=1914 dram_eff=0.09822
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 19a 106306i bk5: 15a 106536i bk6: 35a 106394i bk7: 34a 106413i bk8: 31a 106426i bk9: 30a 106462i bk10: 12a 106534i bk11: 12a 106528i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707447
Row_Buffer_Locality_read = 0.707447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595623
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.001763 
total_CMD = 106636 
util_bw = 188 
Wasted_Col = 518 
Wasted_Row = 345 
Idle = 105585 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106347 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 47 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 188 
Row_Bus_Util =  0.000957 
CoL_Bus_Util = 0.001763 
Either_Row_CoL_Bus_Util = 0.002710 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003460 
queue_avg = 0.009293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0092933
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106363 n_act=53 n_pre=45 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001679
n_activity=1724 dram_eff=0.1038
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 18a 106421i bk5: 14a 106410i bk6: 34a 106381i bk7: 34a 106372i bk8: 30a 106481i bk9: 28a 106475i bk10: 12a 106533i bk11: 9a 106561i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703911
Row_Buffer_Locality_read = 0.703911
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.812431
Bank_Level_Parallism_Col = 1.364548
Bank_Level_Parallism_Ready = 1.005587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364548 

BW Util details:
bwutil = 0.001679 
total_CMD = 106636 
util_bw = 179 
Wasted_Col = 447 
Wasted_Row = 275 
Idle = 105735 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106363 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 45 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 179 
Row_Bus_Util =  0.000919 
CoL_Bus_Util = 0.001679 
Either_Row_CoL_Bus_Util = 0.002560 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.014652 
queue_avg = 0.010259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0102592
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106355 n_act=55 n_pre=47 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001688
n_activity=1754 dram_eff=0.1026
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 39a 106368i bk5: 38a 106386i bk6: 17a 106408i bk7: 9a 106560i bk8: 14a 106467i bk9: 10a 106469i bk10: 27a 106454i bk11: 26a 106494i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.697651
Bank_Level_Parallism_Col = 1.328616
Bank_Level_Parallism_Ready = 1.011111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.328616 

BW Util details:
bwutil = 0.001688 
total_CMD = 106636 
util_bw = 180 
Wasted_Col = 486 
Wasted_Row = 313 
Idle = 105657 

BW Util Bottlenecks: 
RCDc_limit = 611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106355 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 47 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 180 
Row_Bus_Util =  0.000957 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.002635 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003559 
queue_avg = 0.011009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0110094
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106354 n_act=54 n_pre=46 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001716
n_activity=1671 dram_eff=0.1095
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 38a 106353i bk5: 36a 106343i bk6: 16a 106442i bk7: 16a 106367i bk8: 14a 106471i bk9: 11a 106600i bk10: 26a 106506i bk11: 26a 106499i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704918
Row_Buffer_Locality_read = 0.704918
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.855104
Bank_Level_Parallism_Col = 1.403685
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403685 

BW Util details:
bwutil = 0.001716 
total_CMD = 106636 
util_bw = 183 
Wasted_Col = 440 
Wasted_Row = 288 
Idle = 105725 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106354 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 46 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 183 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.001716 
Either_Row_CoL_Bus_Util = 0.002645 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003546 
queue_avg = 0.010972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0109719
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106340 n_act=59 n_pre=51 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001763
n_activity=1841 dram_eff=0.1021
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 39a 106333i bk5: 38a 106351i bk6: 17a 106371i bk7: 13a 106537i bk8: 14a 106431i bk9: 14a 106427i bk10: 27a 106488i bk11: 26a 106525i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686170
Row_Buffer_Locality_read = 0.686170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775710
Bank_Level_Parallism_Col = 1.330871
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.330871 

BW Util details:
bwutil = 0.001763 
total_CMD = 106636 
util_bw = 188 
Wasted_Col = 519 
Wasted_Row = 314 
Idle = 105615 

BW Util Bottlenecks: 
RCDc_limit = 653 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106340 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 51 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 188 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.001763 
Either_Row_CoL_Bus_Util = 0.002776 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.006757 
queue_avg = 0.011291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0112907
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106360 n_act=56 n_pre=48 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00166
n_activity=1766 dram_eff=0.1002
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 38a 106330i bk5: 38a 106322i bk6: 16a 106420i bk7: 12a 106409i bk8: 14a 106432i bk9: 9a 106561i bk10: 26a 106535i bk11: 24a 106528i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683616
Row_Buffer_Locality_read = 0.683616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.832450
Bank_Level_Parallism_Col = 1.343354
Bank_Level_Parallism_Ready = 1.005650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343354 

BW Util details:
bwutil = 0.001660 
total_CMD = 106636 
util_bw = 177 
Wasted_Col = 483 
Wasted_Row = 283 
Idle = 105693 

BW Util Bottlenecks: 
RCDc_limit = 616 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106360 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 177 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001660 
Either_Row_CoL_Bus_Util = 0.002588 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.018116 
queue_avg = 0.010775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010775
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106348 n_act=56 n_pre=48 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001735
n_activity=1650 dram_eff=0.1121
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 38a 106350i bk5: 38a 106331i bk6: 16a 106405i bk7: 13a 106537i bk8: 14a 106425i bk9: 14a 106435i bk10: 26a 106529i bk11: 26a 106527i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697297
Row_Buffer_Locality_read = 0.697297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.941769
Bank_Level_Parallism_Col = 1.427152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427152 

BW Util details:
bwutil = 0.001735 
total_CMD = 106636 
util_bw = 185 
Wasted_Col = 443 
Wasted_Row = 265 
Idle = 105743 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106348 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 185 
Row_Bus_Util =  0.000975 
CoL_Bus_Util = 0.001735 
Either_Row_CoL_Bus_Util = 0.002701 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003472 
queue_avg = 0.011385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0113845
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106351 n_act=57 n_pre=49 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001688
n_activity=1622 dram_eff=0.111
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 39a 106276i bk5: 38a 106313i bk6: 16a 106405i bk7: 12a 106407i bk8: 15a 106470i bk9: 9a 106560i bk10: 27a 106519i bk11: 24a 106542i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683333
Row_Buffer_Locality_read = 0.683333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.973333
Bank_Level_Parallism_Col = 1.421746
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421746 

BW Util details:
bwutil = 0.001688 
total_CMD = 106636 
util_bw = 180 
Wasted_Col = 452 
Wasted_Row = 268 
Idle = 105736 

BW Util Bottlenecks: 
RCDc_limit = 625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106351 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 49 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 180 
Row_Bus_Util =  0.000994 
CoL_Bus_Util = 0.001688 
Either_Row_CoL_Bus_Util = 0.002673 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003509 
queue_avg = 0.012538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.012538
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106361 n_act=54 n_pre=46 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00166
n_activity=1586 dram_eff=0.1116
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 38a 106381i bk5: 38a 106365i bk6: 16a 106370i bk7: 9a 106561i bk8: 14a 106465i bk9: 10a 106473i bk10: 26a 106494i bk11: 26a 106492i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.948478
Bank_Level_Parallism_Col = 1.462214
Bank_Level_Parallism_Ready = 1.011299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462214 

BW Util details:
bwutil = 0.001660 
total_CMD = 106636 
util_bw = 177 
Wasted_Col = 414 
Wasted_Row = 263 
Idle = 105782 

BW Util Bottlenecks: 
RCDc_limit = 578 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106361 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 46 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 177 
Row_Bus_Util =  0.000938 
CoL_Bus_Util = 0.001660 
Either_Row_CoL_Bus_Util = 0.002579 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.007273 
queue_avg = 0.011159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0111595
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106636 n_nop=106342 n_act=59 n_pre=51 n_ref_event=0 n_req=186 n_rd=186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001744
n_activity=1745 dram_eff=0.1066
bk0: 0a 106636i bk1: 0a 106636i bk2: 0a 106636i bk3: 0a 106636i bk4: 39a 106300i bk5: 36a 106340i bk6: 16a 106368i bk7: 16a 106354i bk8: 15a 106448i bk9: 11a 106600i bk10: 27a 106492i bk11: 26a 106517i bk12: 0a 106636i bk13: 0a 106636i bk14: 0a 106636i bk15: 0a 106636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682796
Row_Buffer_Locality_read = 0.682796
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952632
Bank_Level_Parallism_Col = 1.425837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425837 

BW Util details:
bwutil = 0.001744 
total_CMD = 106636 
util_bw = 186 
Wasted_Col = 468 
Wasted_Row = 296 
Idle = 105686 

BW Util Bottlenecks: 
RCDc_limit = 650 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106636 
n_nop = 106342 
Read = 186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 51 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 186 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.001744 
Either_Row_CoL_Bus_Util = 0.002757 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.006803 
queue_avg = 0.012819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0128193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190, Miss = 140, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 213, Miss = 152, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 139, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 212, Miss = 150, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 209, Miss = 148, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 222, Miss = 152, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 201, Miss = 144, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 212, Miss = 148, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 153, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 207, Miss = 150, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 218, Miss = 155, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 207, Miss = 150, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 199, Miss = 146, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 199, Miss = 149, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 207, Miss = 149, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 207, Miss = 153, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 219, Miss = 154, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 207, Miss = 151, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 218, Miss = 156, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 207, Miss = 151, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 199, Miss = 147, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 199, Miss = 150, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 205, Miss = 149, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 203, Miss = 152, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 202, Miss = 149, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 197, Miss = 148, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 200, Miss = 147, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 196, Miss = 146, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 221, Miss = 157, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 206, Miss = 149, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 215, Miss = 153, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 200, Miss = 146, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 219, Miss = 154, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 207, Miss = 151, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 214, Miss = 154, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 203, Miss = 150, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 199, Miss = 147, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 199, Miss = 150, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 215, Miss = 151, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 214, Miss = 155, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 202, Miss = 149, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 213, Miss = 153, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 204, Miss = 149, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 216, Miss = 152, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 221, Miss = 157, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 222, Miss = 153, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 205, Miss = 151, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 205, Miss = 148, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 202, Miss = 149, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 213, Miss = 153, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 204, Miss = 150, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 216, Miss = 153, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 221, Miss = 157, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 222, Miss = 153, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 202, Miss = 150, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 202, Miss = 147, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 219, Miss = 154, Miss_rate = 0.703, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 207, Miss = 151, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 214, Miss = 153, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 203, Miss = 149, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 199, Miss = 147, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 199, Miss = 150, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 218, Miss = 152, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 217, Miss = 156, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13320
L2_total_cache_misses = 9631
L2_total_cache_miss_rate = 0.7230
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5520
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13320
icnt_total_pkts_simt_to_mem=13320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13320
Req_Network_cycles = 142014
Req_Network_injected_packets_per_cycle =       0.0938 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0194
Req_Bank_Level_Parallism =       3.4535
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 13320
Reply_Network_cycles = 142014
Reply_Network_injected_packets_per_cycle =        0.0938
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.1492
Reply_Bank_Level_Parallism =       2.8101
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 19 sec (979 sec)
gpgpu_simulation_rate = 1094 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-16.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 16
-grid dim = (16,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-16.traceg
GPGPU-Sim uArch: Shader 321 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x3f028190, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 329 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4082b150, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 337 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4202e110, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 345 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x438310d0, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 353 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x45034090, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 361 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x46837050, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 369 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4803a010, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 377 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4983cfd0, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 385 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4b03ff90, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 393 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4c842f50, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 401 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4e045f10, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 409 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4f848ed0, kernel=0x7c2ed4b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 417 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5104be90, kernel=0x7c2ed4b0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 425 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5284ee50, kernel=0x7c2ed4b0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 433 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x54051e10, kernel=0x7c2ed4b0
thread block = 14,0,0
GPGPU-Sim uArch: Shader 441 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x55854dd0, kernel=0x7c2ed4b0
thread block = 15,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 16 
gpu_sim_cycle = 9587
gpu_sim_insn = 142896
gpu_ipc =      14.9052
gpu_tot_sim_cycle = 151601
gpu_tot_sim_insn = 1214616
gpu_tot_ipc =       8.0119
gpu_tot_issued_cta = 136
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1853
partiton_level_parallism_total  =       0.0996
partiton_level_parallism_util =       6.5294
partiton_level_parallism_util_total  =       3.6561
L2_BW  =       6.7105 GB/Sec
L2_BW_total  =       3.6071 GB/Sec
gpu_total_sim_rate=1169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15232
	L1D_total_cache_misses = 13192
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6256

Total_core_cache_fail_stats:
ctas_completed 136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 3429376
gpgpu_n_tot_w_icount = 107168
gpgpu_n_stall_shd_mem = 58888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8840
gpgpu_n_mem_write_global = 6256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39304
gpgpu_n_store_insn = 34816
gpgpu_n_shmem_insn = 248200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 57120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1768
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:272	W0_Idle:1803900	W0_Scoreboard:458760	W1:4488	W2:4080	W3:4080	W4:4080	W5:4080	W6:4080	W7:4080	W8:4080	W9:4080	W10:4080	W11:4080	W12:4080	W13:4080	W14:4080	W15:4080	W16:45288	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:107168	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70720 {8:8840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 250240 {40:6256,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 353600 {40:8840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50048 {8:6256,}
maxmflatency = 430 
max_icnt2mem_latency = 33 
maxmrqlatency = 115 
max_icnt2sh_latency = 5 
averagemflatency = 252 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:3739 	827 	25 	51 	601 	1026 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8551 	6545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	15089 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15016 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         4         0         0         0         0         0         0         0         0         8         4        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         4         0         0         0         0         0         0         0         0         8         4        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         4        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         4        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         4        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         4         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  4.400000  2.888889  1.833333  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.600000  2.000000  5.500000  5.000000 
dram[1]:  3.142857  2.777778  2.000000  1.636364      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  4.000000  5.000000  5.000000 
dram[2]:  2.350000  2.736842  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.600000  2.400000  7.333333 10.000000 
dram[3]:  2.315789  2.736842  1.833333  1.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.400000  3.333333 10.000000  9.000000 
dram[4]:  2.722222  2.823529  1.571429  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.400000  2.400000  6.000000  6.000000 
dram[5]:  2.777778  2.823529  1.642857  1.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.333333  6.000000  5.500000 
dram[6]:  3.000000  3.000000  1.466667  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000  4.800000  4.800000 
dram[7]:  3.357143  2.875000  1.533333  1.636364      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.400000  4.000000  4.800000  4.800000 
dram[8]:  1.500000  2.500000  2.933333  2.933333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.666667  4.666667  5.000000  5.000000 
dram[9]:  1.562500  2.000000  2.875000  2.933333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.666667  4.333333  5.000000  5.000000 
dram[10]:  1.411765  1.777778  3.142857  3.142857      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  5.000000  3.000000 
dram[11]:  1.470588  1.636364  3.066667  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  3.333333  3.000000 
dram[12]:  1.647059  1.777778  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.333333  4.800000  2.750000  3.000000 
dram[13]:  1.647059  1.636364  3.000000  2.875000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.800000  4.800000  5.000000  3.000000 
dram[14]:  2.153846  2.500000  2.823529  2.823529      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.200000  6.000000  5.500000  5.000000 
dram[15]:  2.000000  2.000000  2.823529  2.823529      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.500000  5.000000  5.000000 
dram[16]:      -nan      -nan      -nan      -nan  1.666667  4.000000  3.272727  3.272727  3.600000  3.600000  2.800000  2.800000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.750000  1.600000  3.166667  3.272727  3.600000  3.400000  3.500000  3.333333      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.538462  2.400000  3.600000  3.600000  3.272727  3.272727  2.333333  1.666667      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.615385  1.636364  3.454545  3.400000  3.272727  3.272727  2.800000  5.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.000000  2.400000  3.333333  3.333333  3.400000  3.555556  2.500000  1.666667      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.818182  1.636364  3.333333  3.166667  3.555556  3.555556  2.333333  5.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.818182  4.000000  3.076923  3.076923  3.777778  4.000000  2.500000  2.800000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  2.000000  1.600000  3.076923  3.076923  4.000000  3.750000  2.800000  3.333333      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  3.142857  3.142857  2.250000  3.333333  2.125000  1.500000  3.750000  4.000000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  3.142857  3.000000  2.000000  1.636364  2.000000  6.000000  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.933333  2.933333  2.000000  3.500000  1.888889  1.777778  4.285714  4.666667      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.933333  2.933333  1.800000  1.400000  1.777778  3.333333  4.666667  4.333333      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  3.076923  3.076923  1.800000  3.500000  1.777778  1.777778  4.000000  4.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  3.000000  3.076923  1.900000  1.400000  2.666667  3.333333  4.000000  3.750000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  3.333333  3.333333  1.636364  3.333333  2.000000  1.500000  3.555556  3.555556      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  3.230769  3.166667  1.727273  1.636364  2.285714  6.000000  3.555556  3.555556      -nan      -nan      -nan      -nan 
average row locality = 6545/2294 = 2.853095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        52        22        14         0         0         0         0         0         0         0         0        13         8        22        20 
dram[1]:        44        50        22        18         0         0         0         0         0         0         0         0        12         8        20        20 
dram[2]:        47        52        22        18         0         0         0         0         0         0         0         0        13        12        22        20 
dram[3]:        44        52        22        18         0         0         0         0         0         0         0         0        12        10        20        18 
dram[4]:        49        48        22        18         0         0         0         0         0         0         0         0        12        12        24        24 
dram[5]:        50        48        23        18         0         0         0         0         0         0         0         0        12        10        24        22 
dram[6]:        48        48        22        14         0         0         0         0         0         0         0         0        12         8        24        24 
dram[7]:        47        46        23        18         0         0         0         0         0         0         0         0        12         8        24        24 
dram[8]:        24        20        44        44         0         0         0         0         0         0         0         0        28        28        10        10 
dram[9]:        25        20        46        44         0         0         0         0         0         0         0         0        28        26        10        10 
dram[10]:        24        16        44        44         0         0         0         0         0         0         0         0        28        28        10         6 
dram[11]:        25        18        46        42         0         0         0         0         0         0         0         0        28        28        10         6 
dram[12]:        28        16        48        48         0         0         0         0         0         0         0         0        26        24        11         6 
dram[13]:        28        18        48        46         0         0         0         0         0         0         0         0        24        24        10         6 
dram[14]:        28        20        48        48         0         0         0         0         0         0         0         0        26        24        11        10 
dram[15]:        28        20        48        48         0         0         0         0         0         0         0         0        24        22        10        10 
dram[16]:         0         0         0         0        20        16        36        36        36        36        14        14         0         0         0         0 
dram[17]:         0         0         0         0        21        16        38        36        36        34        14        10         0         0         0         0 
dram[18]:         0         0         0         0        20        12        36        36        36        36        14        10         0         0         0         0 
dram[19]:         0         0         0         0        21        18        38        34        36        36        14        10         0         0         0         0 
dram[20]:         0         0         0         0        20        12        40        40        34        32        15        10         0         0         0         0 
dram[21]:         0         0         0         0        20        18        40        38        32        32        14        10         0         0         0         0 
dram[22]:         0         0         0         0        20        16        40        40        34        32        15        14         0         0         0         0 
dram[23]:         0         0         0         0        20        16        40        40        32        30        14        10         0         0         0         0 
dram[24]:         0         0         0         0        44        44        18        10        17        12        30        28         0         0         0         0 
dram[25]:         0         0         0         0        44        42        18        18        16        12        28        28         0         0         0         0 
dram[26]:         0         0         0         0        44        44        18        14        17        16        30        28         0         0         0         0 
dram[27]:         0         0         0         0        44        44        18        14        16        10        28        26         0         0         0         0 
dram[28]:         0         0         0         0        40        40        18        14        16        16        32        32         0         0         0         0 
dram[29]:         0         0         0         0        42        40        19        14        16        10        32        30         0         0         0         0 
dram[30]:         0         0         0         0        40        40        18        10        16        12        32        32         0         0         0         0 
dram[31]:         0         0         0         0        42        38        19        18        16        12        32        32         0         0         0         0 
total dram reads = 6545
min_bank_accesses = 0!
chip skew: 215/194 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        407       387      1029      1261    none      none      none      none      none      none      none      none         881      1130       393       354
dram[1]:        418       401      1025      1041    none      none      none      none      none      none      none      none         859      1117       395       358
dram[2]:        421       404      1126      1044    none      none      none      none      none      none      none      none         883       862       393       389
dram[3]:        426       407      1061      1059    none      none      none      none      none      none      none      none         866       923       389       397
dram[4]:        433       409       894       994    none      none      none      none      none      none      none      none        1118       932       385       385
dram[5]:        426       409       901      1009    none      none      none      none      none      none      none      none        1116      1006       388       393
dram[6]:        420       390       896      1195    none      none      none      none      none      none      none      none         925      1237       394       364
dram[7]:        424       403       903       990    none      none      none      none      none      none      none      none        1083      1218       389       359
dram[8]:        898       987       421       405    none      none      none      none      none      none      none      none         399       400      1148       924
dram[9]:        905       994       425       407    none      none      none      none      none      none      none      none         395       385      1150       885
dram[10]:        899      1162       417       385    none      none      none      none      none      none      none      none         403       377       924      1336
dram[11]:        868      1053       424       408    none      none      none      none      none      none      none      none         397       370      1002      1333
dram[12]:        787      1220       413       381    none      none      none      none      none      none      none      none         408       372       879      1199
dram[13]:        788      1104       418       406    none      none      none      none      none      none      none      none         402       372       843      1198
dram[14]:        861      1033       415       400    none      none      none      none      none      none      none      none         402       398       868       841
dram[15]:        855      1040       419       404    none      none      none      none      none      none      none      none         399       387       847       804
dram[16]:     none      none      none      none         890      1001       413       393       411       412      1080       921    none      none      none      none  
dram[17]:     none      none      none      none         898      1025       420       397       404       375      1083      1121    none      none      none      none  
dram[18]:     none      none      none      none         892      1239       410       371       414       394       927      1180    none      none      none      none  
dram[19]:     none      none      none      none         901       927       418       421       406       385      1132      1150    none      none      none      none  
dram[20]:     none      none      none      none        1038      1315       406       369       419       392       880      1091    none      none      none      none  
dram[21]:     none      none      none      none        1039       977       413       419       412       389       871      1068    none      none      none      none  
dram[22]:     none      none      none      none        1154      1055       406       388       415       412       885       861    none      none      none      none  
dram[23]:     none      none      none      none        1017      1083       415       398       409       377       864      1036    none      none      none      none  
dram[24]:     none      none      none      none         409       375      1055      1392       886      1064       414       384    none      none      none      none  
dram[25]:     none      none      none      none         416       412      1050       915       880      1036       408       381    none      none      none      none  
dram[26]:     none      none      none      none         412       395      1180      1081       894       881       410       406    none      none      none      none  
dram[27]:     none      none      none      none         417       401       970      1112       882      1149       404       382    none      none      none      none  
dram[28]:     none      none      none      none         417       400       887      1021      1075       933       406       406    none      none      none      none  
dram[29]:     none      none      none      none         424       403       893      1047      1065      1237       400       379    none      none      none      none  
dram[30]:     none      none      none      none         414       378       888      1302       929      1140       410       387    none      none      none      none  
dram[31]:     none      none      none      none         422       415       898       867      1181      1104       402       379    none      none      none      none  
maximum mf latency per bank:
dram[0]:        380       400       397       394         0         0         0         0         0         0         0         0       390       377       358       358
dram[1]:        400       406       397       400         0         0         0         0         0         0         0         0       383       342       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       345       341
dram[3]:        400       405       397       398         0         0         0         0         0         0         0         0       389       368       341       340
dram[4]:        380       381       396       393         0         0         0         0         0         0         0         0       393       398       362       368
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       388       369       400       400
dram[6]:        380       381       396       393         0         0         0         0         0         0         0         0       381       378       400       406
dram[7]:        380       381       397       397         0         0         0         0         0         0         0         0       366       345       398       400
dram[8]:        396       393       380       381         0         0         0         0         0         0         0         0       400       406       346       343
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       345       343
dram[10]:        396       393       380       381         0         0         0         0         0         0         0         0       400       406       346       343
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       344       342
dram[12]:        397       394       400       400         0         0         0         0         0         0         0         0       403       379       413       343
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       376       376       344       342
dram[14]:        397       394       400       400         0         0         0         0         0         0         0         0       370       347       346       341
dram[15]:        399       395       400       406         0         0         0         0         0         0         0         0       376       376       345       342
dram[16]:          0         0         0         0       391       377       376       376       400       406       378       376         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       381       400       400       387       371         0         0         0         0
dram[18]:          0         0         0         0       396       393       376       376       400       406       393       398         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       400       400       345       343         0         0         0         0
dram[20]:          0         0         0         0       397       394       400       400       404       381       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       400       406       376       376       389       342         0         0         0         0
dram[22]:          0         0         0         0       387       377       400       400       404       381       390       379         0         0         0         0
dram[23]:          0         0         0         0       397       400       400       406       376       376       373       370         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       391       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       400       406       397       400       389       344       376       376         0         0         0         0
dram[26]:          0         0         0         0       400       400       399       396       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       400       406       397       398       389       370       376       376         0         0         0         0
dram[28]:          0         0         0         0       378       379       401       396       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       387       373       400       400         0         0         0         0
dram[30]:          0         0         0         0       376       376       394       390       397       398       400       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       386       345       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113520 n_act=64 n_pre=56 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001713
n_activity=2131 dram_eff=0.09151
bk0: 44a 113534i bk1: 52a 113328i bk2: 22a 113474i bk3: 14a 113633i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 13a 113692i bk13: 8a 113732i bk14: 22a 113732i bk15: 20a 113733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671795
Row_Buffer_Locality_read = 0.671795
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599522
Bank_Level_Parallism_Col = 1.267550
Bank_Level_Parallism_Ready = 1.010256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267550 

BW Util details:
bwutil = 0.001713 
total_CMD = 113834 
util_bw = 195 
Wasted_Col = 598 
Wasted_Row = 463 
Idle = 112578 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113520 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 64 
n_pre = 56 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 195 
Row_Bus_Util =  0.001054 
CoL_Bus_Util = 0.001713 
Either_Row_CoL_Bus_Util = 0.002758 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.003185 
queue_avg = 0.010199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113512 n_act=68 n_pre=60 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001704
n_activity=2018 dram_eff=0.09613
bk0: 44a 113395i bk1: 50a 113298i bk2: 22a 113513i bk3: 18a 113504i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113732i bk13: 8a 113798i bk14: 20a 113714i bk15: 20a 113711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649485
Row_Buffer_Locality_read = 0.649485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.825041
Bank_Level_Parallism_Col = 1.393007
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393007 

BW Util details:
bwutil = 0.001704 
total_CMD = 113834 
util_bw = 194 
Wasted_Col = 554 
Wasted_Row = 458 
Idle = 112628 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113512 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 60 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 194 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.001704 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0131332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113496 n_act=71 n_pre=63 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=2333 dram_eff=0.0883
bk0: 47a 113265i bk1: 52a 113295i bk2: 22a 113515i bk3: 18a 113669i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 13a 113689i bk13: 12a 113694i bk14: 22a 113766i bk15: 20a 113790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655340
Row_Buffer_Locality_read = 0.655340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.609238
Bank_Level_Parallism_Col = 1.306351
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306351 

BW Util details:
bwutil = 0.001810 
total_CMD = 113834 
util_bw = 206 
Wasted_Col = 638 
Wasted_Row = 520 
Idle = 112470 

BW Util Bottlenecks: 
RCDc_limit = 793 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113496 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 63 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 206 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.002969 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005917 
queue_avg = 0.014556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0145563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113506 n_act=72 n_pre=64 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001722
n_activity=2314 dram_eff=0.0847
bk0: 44a 113289i bk1: 52a 113278i bk2: 22a 113493i bk3: 18a 113544i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113692i bk13: 10a 113759i bk14: 20a 113791i bk15: 18a 113790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632653
Row_Buffer_Locality_read = 0.632653
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.655786
Bank_Level_Parallism_Col = 1.280098
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280098 

BW Util details:
bwutil = 0.001722 
total_CMD = 113834 
util_bw = 196 
Wasted_Col = 658 
Wasted_Row = 494 
Idle = 112486 

BW Util Bottlenecks: 
RCDc_limit = 806 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113506 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 196 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001722 
Either_Row_CoL_Bus_Util = 0.002881 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.012195 
queue_avg = 0.013766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0137657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113488 n_act=73 n_pre=65 n_ref_event=0 n_req=209 n_rd=209 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001836
n_activity=2238 dram_eff=0.09339
bk0: 49a 113339i bk1: 48a 113350i bk2: 22a 113411i bk3: 18a 113671i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113691i bk13: 12a 113693i bk14: 24a 113715i bk15: 24a 113714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650718
Row_Buffer_Locality_read = 0.650718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.794531
Bank_Level_Parallism_Col = 1.348750
Bank_Level_Parallism_Ready = 1.004785
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348750 

BW Util details:
bwutil = 0.001836 
total_CMD = 113834 
util_bw = 209 
Wasted_Col = 627 
Wasted_Row = 444 
Idle = 112554 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113488 
Read = 209 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 65 
n_ref = 0 
n_req = 209 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 209 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.001836 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002890 
queue_avg = 0.013001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113487 n_act=74 n_pre=66 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001818
n_activity=2250 dram_eff=0.092
bk0: 50a 113324i bk1: 48a 113356i bk2: 23a 113413i bk3: 18a 113539i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113724i bk13: 10a 113759i bk14: 24a 113714i bk15: 22a 113712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642512
Row_Buffer_Locality_read = 0.642512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.769871
Bank_Level_Parallism_Col = 1.380892
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380892 

BW Util details:
bwutil = 0.001818 
total_CMD = 113834 
util_bw = 207 
Wasted_Col = 615 
Wasted_Row = 499 
Idle = 112513 

BW Util Bottlenecks: 
RCDc_limit = 822 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113487 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 207 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001818 
Either_Row_CoL_Bus_Util = 0.003048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0150482
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113498 n_act=72 n_pre=64 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=2184 dram_eff=0.09158
bk0: 48a 113397i bk1: 48a 113380i bk2: 22a 113373i bk3: 14a 113633i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113732i bk13: 8a 113730i bk14: 24a 113675i bk15: 24a 113675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.762384
Bank_Level_Parallism_Col = 1.384817
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.384817 

BW Util details:
bwutil = 0.001757 
total_CMD = 113834 
util_bw = 200 
Wasted_Col = 600 
Wasted_Row = 492 
Idle = 112542 

BW Util Bottlenecks: 
RCDc_limit = 800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113498 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 200 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0142927
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113496 n_act=73 n_pre=65 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001775
n_activity=2298 dram_eff=0.0879
bk0: 47a 113436i bk1: 46a 113380i bk2: 23a 113374i bk3: 18a 113503i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 12a 113710i bk13: 8a 113797i bk14: 24a 113690i bk15: 24a 113686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638614
Row_Buffer_Locality_read = 0.638614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.734340
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.004951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.001775 
total_CMD = 113834 
util_bw = 202 
Wasted_Col = 636 
Wasted_Row = 487 
Idle = 112509 

BW Util Bottlenecks: 
RCDc_limit = 824 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113496 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 65 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 202 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.001775 
Either_Row_CoL_Bus_Util = 0.002969 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005917 
queue_avg = 0.014082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113497 n_act=70 n_pre=62 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001827
n_activity=2224 dram_eff=0.09353
bk0: 24a 113346i bk1: 20a 113608i bk2: 44a 113426i bk3: 44a 113410i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 28a 113647i bk13: 28a 113645i bk14: 10a 113796i bk15: 10a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663462
Row_Buffer_Locality_read = 0.663462
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.711180
Bank_Level_Parallism_Col = 1.348837
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348837 

BW Util details:
bwutil = 0.001827 
total_CMD = 113834 
util_bw = 208 
Wasted_Col = 603 
Wasted_Row = 477 
Idle = 112546 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113497 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 62 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 208 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001827 
Either_Row_CoL_Bus_Util = 0.002960 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.008902 
queue_avg = 0.014381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0143806
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113488 n_act=73 n_pre=65 n_ref_event=0 n_req=209 n_rd=209 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001836
n_activity=2228 dram_eff=0.09381
bk0: 25a 113347i bk1: 20a 113546i bk2: 46a 113375i bk3: 44a 113411i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 28a 113663i bk13: 26a 113660i bk14: 10a 113797i bk15: 10a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650718
Row_Buffer_Locality_read = 0.650718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.747513
Bank_Level_Parallism_Col = 1.359949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359949 

BW Util details:
bwutil = 0.001836 
total_CMD = 113834 
util_bw = 209 
Wasted_Col = 617 
Wasted_Row = 481 
Idle = 112527 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113488 
Read = 209 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 65 
n_ref = 0 
n_req = 209 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 209 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.001836 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002890 
queue_avg = 0.014873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0148725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113498 n_act=72 n_pre=64 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=2173 dram_eff=0.09204
bk0: 24a 113309i bk1: 16a 113570i bk2: 44a 113457i bk3: 44a 113440i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 28a 113613i bk13: 28a 113612i bk14: 10a 113794i bk15: 6a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.770785
Bank_Level_Parallism_Col = 1.412550
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412550 

BW Util details:
bwutil = 0.001757 
total_CMD = 113834 
util_bw = 200 
Wasted_Col = 585 
Wasted_Row = 502 
Idle = 112547 

BW Util Bottlenecks: 
RCDc_limit = 793 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113498 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 200 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147495
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113489 n_act=76 n_pre=68 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=2381 dram_eff=0.08526
bk0: 25a 113307i bk1: 18a 113507i bk2: 46a 113400i bk3: 42a 113434i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 28a 113638i bk13: 28a 113635i bk14: 10a 113773i bk15: 6a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625616
Row_Buffer_Locality_read = 0.625616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.728064
Bank_Level_Parallism_Col = 1.344322
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.344322 

BW Util details:
bwutil = 0.001783 
total_CMD = 113834 
util_bw = 203 
Wasted_Col = 657 
Wasted_Row = 519 
Idle = 112455 

BW Util Bottlenecks: 
RCDc_limit = 853 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113489 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 68 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 203 
Row_Bus_Util =  0.001265 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.003031 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005797 
queue_avg = 0.014908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0149077
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113486 n_act=75 n_pre=67 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001818
n_activity=2523 dram_eff=0.08205
bk0: 28a 113366i bk1: 16a 113570i bk2: 48a 113400i bk3: 48a 113391i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 26a 113667i bk13: 24a 113704i bk14: 11a 113718i bk15: 6a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637681
Row_Buffer_Locality_read = 0.637681
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568560
Bank_Level_Parallism_Col = 1.280886
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.280886 

BW Util details:
bwutil = 0.001818 
total_CMD = 113834 
util_bw = 207 
Wasted_Col = 696 
Wasted_Row = 541 
Idle = 112390 

BW Util Bottlenecks: 
RCDc_limit = 847 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113486 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 67 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 207 
Row_Bus_Util =  0.001247 
CoL_Bus_Util = 0.001818 
Either_Row_CoL_Bus_Util = 0.003057 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002874 
queue_avg = 0.013485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0134845
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113491 n_act=74 n_pre=66 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=2378 dram_eff=0.08579
bk0: 28a 113366i bk1: 18a 113505i bk2: 48a 113359i bk3: 46a 113351i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 24a 113695i bk13: 24a 113687i bk14: 10a 113796i bk15: 6a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637255
Row_Buffer_Locality_read = 0.637255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.731889
Bank_Level_Parallism_Col = 1.355805
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355805 

BW Util details:
bwutil = 0.001792 
total_CMD = 113834 
util_bw = 204 
Wasted_Col = 637 
Wasted_Row = 498 
Idle = 112495 

BW Util Bottlenecks: 
RCDc_limit = 823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113491 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 204 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001792 
Either_Row_CoL_Bus_Util = 0.003013 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002915 
queue_avg = 0.014758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0147583
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113492 n_act=68 n_pre=60 n_ref_event=0 n_req=215 n_rd=215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001889
n_activity=2367 dram_eff=0.09083
bk0: 28a 113445i bk1: 20a 113608i bk2: 48a 113365i bk3: 48a 113355i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 26a 113703i bk13: 24a 113737i bk14: 11a 113794i bk15: 10a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683721
Row_Buffer_Locality_read = 0.683721
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589313
Bank_Level_Parallism_Col = 1.297365
Bank_Level_Parallism_Ready = 1.009302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.297365 

BW Util details:
bwutil = 0.001889 
total_CMD = 113834 
util_bw = 215 
Wasted_Col = 621 
Wasted_Row = 474 
Idle = 112524 

BW Util Bottlenecks: 
RCDc_limit = 759 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113492 
Read = 215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 60 
n_ref = 0 
n_req = 215 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 215 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.001889 
Either_Row_CoL_Bus_Util = 0.003004 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002924 
queue_avg = 0.012017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120175
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113496 n_act=70 n_pre=62 n_ref_event=0 n_req=210 n_rd=210 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001845
n_activity=2317 dram_eff=0.09063
bk0: 28a 113424i bk1: 20a 113546i bk2: 48a 113335i bk3: 48a 113326i bk4: 0a 113834i bk5: 0a 113834i bk6: 0a 113834i bk7: 0a 113834i bk8: 0a 113834i bk9: 0a 113834i bk10: 0a 113834i bk11: 0a 113834i bk12: 24a 113724i bk13: 22a 113724i bk14: 10a 113794i bk15: 10a 113798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.689076
Bank_Level_Parallism_Col = 1.300499
Bank_Level_Parallism_Ready = 1.004762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300499 

BW Util details:
bwutil = 0.001845 
total_CMD = 113834 
util_bw = 210 
Wasted_Col = 630 
Wasted_Row = 469 
Idle = 112525 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113496 
Read = 210 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 62 
n_ref = 0 
n_req = 210 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 210 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001845 
Either_Row_CoL_Bus_Util = 0.002969 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.011834 
queue_avg = 0.013713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.013713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113500 n_act=68 n_pre=60 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001827
n_activity=1961 dram_eff=0.1061
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113478i bk5: 16a 113732i bk6: 36a 113542i bk7: 36a 113527i bk8: 36a 113521i bk9: 36a 113517i bk10: 14a 113704i bk11: 14a 113708i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673077
Row_Buffer_Locality_read = 0.673077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946606
Bank_Level_Parallism_Col = 1.460000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460000 

BW Util details:
bwutil = 0.001827 
total_CMD = 113834 
util_bw = 208 
Wasted_Col = 522 
Wasted_Row = 375 
Idle = 112729 

BW Util Bottlenecks: 
RCDc_limit = 734 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113500 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 60 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 128 
issued_total_col = 208 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.001827 
Either_Row_CoL_Bus_Util = 0.002934 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005988 
queue_avg = 0.013326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0133264
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113498 n_act=72 n_pre=64 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001801
n_activity=2007 dram_eff=0.1021
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 21a 113475i bk5: 16a 113544i bk6: 38a 113478i bk7: 36a 113517i bk8: 36a 113560i bk9: 34a 113560i bk10: 14a 113730i bk11: 10a 113759i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648780
Row_Buffer_Locality_read = 0.648780
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929795
Bank_Level_Parallism_Col = 1.416332
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416332 

BW Util details:
bwutil = 0.001801 
total_CMD = 113834 
util_bw = 205 
Wasted_Col = 575 
Wasted_Row = 388 
Idle = 112666 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113498 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 205 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001801 
Either_Row_CoL_Bus_Util = 0.002952 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.014881 
queue_avg = 0.013528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135285
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113498 n_act=72 n_pre=64 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=1937 dram_eff=0.1033
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113438i bk5: 12a 113696i bk6: 36a 113564i bk7: 36a 113550i bk8: 36a 113488i bk9: 36a 113485i bk10: 14a 113670i bk11: 10a 113666i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.063280
Bank_Level_Parallism_Col = 1.531977
Bank_Level_Parallism_Ready = 1.005000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531977 

BW Util details:
bwutil = 0.001757 
total_CMD = 113834 
util_bw = 200 
Wasted_Col = 518 
Wasted_Row = 404 
Idle = 112712 

BW Util Bottlenecks: 
RCDc_limit = 769 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113498 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 200 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147759
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113491 n_act=74 n_pre=66 n_ref_event=0 n_req=207 n_rd=207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001818
n_activity=2148 dram_eff=0.09637
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 21a 113437i bk5: 18a 113501i bk6: 38a 113512i bk7: 34a 113551i bk8: 36a 113535i bk9: 36a 113535i bk10: 14a 113725i bk11: 10a 113798i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642512
Row_Buffer_Locality_read = 0.642512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.828000
Bank_Level_Parallism_Col = 1.369483
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.369483 

BW Util details:
bwutil = 0.001818 
total_CMD = 113834 
util_bw = 207 
Wasted_Col = 622 
Wasted_Row = 421 
Idle = 112584 

BW Util Bottlenecks: 
RCDc_limit = 820 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113491 
Read = 207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 207 
total_req = 207 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 207 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001818 
Either_Row_CoL_Bus_Util = 0.003013 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.011662 
queue_avg = 0.013643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0136427
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113503 n_act=70 n_pre=62 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=2041 dram_eff=0.09946
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113540i bk5: 12a 113696i bk6: 40a 113512i bk7: 40a 113508i bk8: 34a 113541i bk9: 32a 113580i bk10: 15a 113668i bk11: 10a 113668i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655172
Row_Buffer_Locality_read = 0.655172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.838435
Bank_Level_Parallism_Col = 1.380319
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380319 

BW Util details:
bwutil = 0.001783 
total_CMD = 113834 
util_bw = 203 
Wasted_Col = 583 
Wasted_Row = 390 
Idle = 112658 

BW Util Bottlenecks: 
RCDc_limit = 773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113503 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 62 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 203 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002908 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.012085 
queue_avg = 0.013379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0133791
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113494 n_act=72 n_pre=64 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=1962 dram_eff=0.104
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113516i bk5: 18a 113501i bk6: 40a 113459i bk7: 38a 113457i bk8: 32a 113587i bk9: 32a 113575i bk10: 14a 113670i bk11: 10a 113798i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.091320
Bank_Level_Parallism_Col = 1.520115
Bank_Level_Parallism_Ready = 1.004902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520115 

BW Util details:
bwutil = 0.001792 
total_CMD = 113834 
util_bw = 204 
Wasted_Col = 523 
Wasted_Row = 379 
Idle = 112728 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113494 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 204 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001792 
Either_Row_CoL_Bus_Util = 0.002987 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0144772
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113495 n_act=69 n_pre=61 n_ref_event=0 n_req=211 n_rd=211 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001854
n_activity=2188 dram_eff=0.09644
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113504i bk5: 16a 113734i bk6: 40a 113489i bk7: 40a 113481i bk8: 34a 113575i bk9: 32a 113612i bk10: 15a 113670i bk11: 14a 113701i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672986
Row_Buffer_Locality_read = 0.672986
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.678826
Bank_Level_Parallism_Col = 1.299124
Bank_Level_Parallism_Ready = 1.004739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.299124 

BW Util details:
bwutil = 0.001854 
total_CMD = 113834 
util_bw = 211 
Wasted_Col = 624 
Wasted_Row = 426 
Idle = 112573 

BW Util Bottlenecks: 
RCDc_limit = 762 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113495 
Read = 211 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 61 
n_ref = 0 
n_req = 211 
total_req = 211 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 211 
Row_Bus_Util =  0.001142 
CoL_Bus_Util = 0.001854 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005900 
queue_avg = 0.011657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116573
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113504 n_act=70 n_pre=62 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001775
n_activity=2009 dram_eff=0.1005
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 20a 113555i bk5: 16a 113542i bk6: 40a 113437i bk7: 40a 113427i bk8: 32a 113616i bk9: 30a 113610i bk10: 14a 113707i bk11: 10a 113759i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653465
Row_Buffer_Locality_read = 0.653465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.963749
Bank_Level_Parallism_Col = 1.432545
Bank_Level_Parallism_Ready = 1.004951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432545 

BW Util details:
bwutil = 0.001775 
total_CMD = 113834 
util_bw = 202 
Wasted_Col = 551 
Wasted_Row = 378 
Idle = 112703 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113504 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 62 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 202 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001775 
Either_Row_CoL_Bus_Util = 0.002899 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.012121 
queue_avg = 0.013836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0138359
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113500 n_act=70 n_pre=62 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=2034 dram_eff=0.0998
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 44a 113463i bk5: 44a 113454i bk6: 18a 113606i bk7: 10a 113758i bk8: 17a 113602i bk9: 12a 113602i bk10: 30a 113603i bk11: 28a 113644i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655172
Row_Buffer_Locality_read = 0.655172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.796312
Bank_Level_Parallism_Col = 1.367589
Bank_Level_Parallism_Ready = 1.009852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367589 

BW Util details:
bwutil = 0.001783 
total_CMD = 113834 
util_bw = 203 
Wasted_Col = 592 
Wasted_Row = 398 
Idle = 112641 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113500 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 62 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 203 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002934 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002994 
queue_avg = 0.013300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0133001
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113493 n_act=72 n_pre=64 n_ref_event=0 n_req=206 n_rd=206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=1955 dram_eff=0.1054
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 44a 113409i bk5: 42a 113398i bk6: 18a 113577i bk7: 18a 113500i bk8: 16a 113606i bk9: 12a 113798i bk10: 28a 113641i bk11: 28a 113634i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650485
Row_Buffer_Locality_read = 0.650485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.025372
Bank_Level_Parallism_Col = 1.460165
Bank_Level_Parallism_Ready = 1.014563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460165 

BW Util details:
bwutil = 0.001810 
total_CMD = 113834 
util_bw = 206 
Wasted_Col = 554 
Wasted_Row = 383 
Idle = 112691 

BW Util Bottlenecks: 
RCDc_limit = 779 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113493 
Read = 206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 206 
total_req = 206 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 206 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.002996 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002933 
queue_avg = 0.014662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146617
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113485 n_act=74 n_pre=66 n_ref_event=0 n_req=211 n_rd=211 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001854
n_activity=2121 dram_eff=0.09948
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 44a 113428i bk5: 44a 113419i bk6: 18a 113569i bk7: 14a 113735i bk8: 17a 113566i bk9: 16a 113560i bk10: 30a 113637i bk11: 28a 113675i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649289
Row_Buffer_Locality_read = 0.649289
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.857490
Bank_Level_Parallism_Col = 1.367500
Bank_Level_Parallism_Ready = 1.009479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367500 

BW Util details:
bwutil = 0.001854 
total_CMD = 113834 
util_bw = 211 
Wasted_Col = 625 
Wasted_Row = 399 
Idle = 112599 

BW Util Bottlenecks: 
RCDc_limit = 818 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113485 
Read = 211 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 211 
total_req = 211 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 211 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001854 
Either_Row_CoL_Bus_Util = 0.003066 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005731 
queue_avg = 0.013564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0135636
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113499 n_act=74 n_pre=66 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=2050 dram_eff=0.09756
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 44a 113386i bk5: 44a 113377i bk6: 18a 113555i bk7: 14a 113542i bk8: 16a 113567i bk9: 10a 113759i bk10: 28a 113670i bk11: 26a 113663i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.630000
Row_Buffer_Locality_read = 0.630000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.002553
Bank_Level_Parallism_Col = 1.407602
Bank_Level_Parallism_Ready = 1.005000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.407602 

BW Util details:
bwutil = 0.001757 
total_CMD = 113834 
util_bw = 200 
Wasted_Col = 597 
Wasted_Row = 378 
Idle = 112659 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113499 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 200 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002943 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.014925 
queue_avg = 0.014477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0144772
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113487 n_act=74 n_pre=66 n_ref_event=0 n_req=208 n_rd=208 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001827
n_activity=1934 dram_eff=0.1075
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 40a 113485i bk5: 40a 113466i bk6: 18a 113540i bk7: 14a 113735i bk8: 16a 113560i bk9: 16a 113568i bk10: 32a 113585i bk11: 32a 113582i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644231
Row_Buffer_Locality_read = 0.644231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096889
Bank_Level_Parallism_Col = 1.478912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478912 

BW Util details:
bwutil = 0.001827 
total_CMD = 113834 
util_bw = 208 
Wasted_Col = 557 
Wasted_Row = 360 
Idle = 112709 

BW Util Bottlenecks: 
RCDc_limit = 802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113487 
Read = 208 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 208 
total_req = 208 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 208 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001827 
Either_Row_CoL_Bus_Util = 0.003048 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002882 
queue_avg = 0.015048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0150482
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113496 n_act=72 n_pre=64 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=1902 dram_eff=0.1067
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 42a 113425i bk5: 40a 113463i bk6: 19a 113540i bk7: 14a 113540i bk8: 16a 113668i bk9: 10a 113758i bk10: 32a 113614i bk11: 30a 113610i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645320
Row_Buffer_Locality_read = 0.645320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.026032
Bank_Level_Parallism_Col = 1.446575
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446575 

BW Util details:
bwutil = 0.001783 
total_CMD = 113834 
util_bw = 203 
Wasted_Col = 558 
Wasted_Row = 353 
Idle = 112720 

BW Util Bottlenecks: 
RCDc_limit = 790 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113496 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 203 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002969 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.002959 
queue_avg = 0.014732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.014732
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113500 n_act=72 n_pre=64 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001757
n_activity=1870 dram_eff=0.107
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 40a 113516i bk5: 40a 113500i bk6: 18a 113505i bk7: 10a 113759i bk8: 16a 113600i bk9: 12a 113606i bk10: 32a 113550i bk11: 32a 113547i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.107735
Bank_Level_Parallism_Col = 1.510000
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510000 

BW Util details:
bwutil = 0.001757 
total_CMD = 113834 
util_bw = 200 
Wasted_Col = 528 
Wasted_Row = 358 
Idle = 112748 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113500 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 72 
n_pre = 64 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 200 
Row_Bus_Util =  0.001195 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002934 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005988 
queue_avg = 0.014837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0148374
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113834 n_nop=113487 n_act=74 n_pre=66 n_ref_event=0 n_req=209 n_rd=209 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001836
n_activity=2025 dram_eff=0.1032
bk0: 0a 113834i bk1: 0a 113834i bk2: 0a 113834i bk3: 0a 113834i bk4: 42a 113449i bk5: 38a 113490i bk6: 19a 113503i bk7: 18a 113487i bk8: 16a 113646i bk9: 12a 113798i bk10: 32a 113587i bk11: 32a 113585i bk12: 0a 113834i bk13: 0a 113834i bk14: 0a 113834i bk15: 0a 113834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645933
Row_Buffer_Locality_read = 0.645933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.006873
Bank_Level_Parallism_Col = 1.449333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449333 

BW Util details:
bwutil = 0.001836 
total_CMD = 113834 
util_bw = 209 
Wasted_Col = 574 
Wasted_Row = 381 
Idle = 112670 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113834 
n_nop = 113487 
Read = 209 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 66 
n_ref = 0 
n_req = 209 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 209 
Row_Bus_Util =  0.001230 
CoL_Bus_Util = 0.001836 
Either_Row_CoL_Bus_Util = 0.003048 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005764 
queue_avg = 0.014996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0149955

========= L2 cache stats =========
L2_cache_bank[0]: Access = 217, Miss = 160, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 243, Miss = 173, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 215, Miss = 159, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 239, Miss = 171, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 242, Miss = 172, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 249, Miss = 172, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 228, Miss = 164, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 239, Miss = 168, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 246, Miss = 174, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 238, Miss = 173, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 175, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 234, Miss = 170, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 226, Miss = 166, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 226, Miss = 170, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 231, Miss = 166, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 237, Miss = 174, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 246, Miss = 174, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 234, Miss = 170, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 248, Miss = 176, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 234, Miss = 171, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 226, Miss = 166, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 226, Miss = 170, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 232, Miss = 168, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 229, Miss = 170, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 229, Miss = 168, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 227, Miss = 169, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 227, Miss = 166, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 223, Miss = 166, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 251, Miss = 177, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 233, Miss = 168, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 242, Miss = 173, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 227, Miss = 166, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 246, Miss = 174, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 234, Miss = 170, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 244, Miss = 174, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 230, Miss = 169, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 226, Miss = 166, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 226, Miss = 170, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 242, Miss = 170, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 175, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 229, Miss = 168, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 243, Miss = 173, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 231, Miss = 168, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 243, Miss = 172, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 251, Miss = 177, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 249, Miss = 172, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 232, Miss = 171, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 232, Miss = 167, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 229, Miss = 168, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 243, Miss = 173, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 231, Miss = 169, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 243, Miss = 173, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 251, Miss = 177, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 249, Miss = 172, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 229, Miss = 170, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 229, Miss = 166, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 246, Miss = 174, Miss_rate = 0.707, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 234, Miss = 170, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 244, Miss = 173, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 230, Miss = 168, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 226, Miss = 166, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 226, Miss = 170, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 245, Miss = 171, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 247, Miss = 176, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15096
L2_total_cache_misses = 10897
L2_total_cache_miss_rate = 0.7218
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=15096
icnt_total_pkts_simt_to_mem=15096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15096
Req_Network_cycles = 151601
Req_Network_injected_packets_per_cycle =       0.0996 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0182
Req_Bank_Level_Parallism =       3.6561
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 15096
Reply_Network_cycles = 151601
Reply_Network_injected_packets_per_cycle =        0.0996
Reply_Network_conflicts_per_cycle =        0.0049
Reply_Network_conflicts_per_cycle_util =       0.1460
Reply_Bank_Level_Parallism =       2.9658
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 20 sec (1040 sec)
gpgpu_simulation_rate = 1167 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-17.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 17
-grid dim = (17,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-17.traceg
GPGPU-Sim uArch: Shader 449 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x57057d90, kernel=0x7c2ed4b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 457 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5885ad50, kernel=0x7c2ed4b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 465 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5a05dd10, kernel=0x7c2ed4b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 473 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5b860cd0, kernel=0x7c2ed4b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 481 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5d063c90, kernel=0x7c2ed4b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 489 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5e866c50, kernel=0x7c2ed4b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 497 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x60069c10, kernel=0x7c2ed4b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 505 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6186cbd0, kernel=0x7c2ed4b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 513 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6306fb90, kernel=0x7c2ed4b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 521 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x64872b50, kernel=0x7c2ed4b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 529 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x66075b10, kernel=0x7c2ed4b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 537 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x67878ad0, kernel=0x7c2ed4b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 545 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6907ba90, kernel=0x7c2ed4b0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 553 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6a87ea50, kernel=0x7c2ed4b0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 561 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6c081a10, kernel=0x7c2ed4b0
thread block = 14,0,0
GPGPU-Sim uArch: Shader 569 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6d8849d0, kernel=0x7c2ed4b0
thread block = 15,0,0
GPGPU-Sim uArch: Shader 577 bind to kernel 17 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6f087990, kernel=0x7c2ed4b0
thread block = 16,0,0
Destroy streams for kernel 17: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 17 
gpu_sim_cycle = 9508
gpu_sim_insn = 151827
gpu_ipc =      15.9683
gpu_tot_sim_cycle = 161109
gpu_tot_sim_insn = 1366443
gpu_tot_ipc =       8.4815
gpu_tot_issued_cta = 153
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1985
partiton_level_parallism_total  =       0.1054
partiton_level_parallism_util =       6.9889
partiton_level_parallism_util_total  =       3.8607
L2_BW  =       7.1892 GB/Sec
L2_BW_total  =       3.8185 GB/Sec
gpu_total_sim_rate=1238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 17136
	L1D_total_cache_misses = 14841
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7038

Total_core_cache_fail_stats:
ctas_completed 153, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 3858048
gpgpu_n_tot_w_icount = 120564
gpgpu_n_stall_shd_mem = 66249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9945
gpgpu_n_mem_write_global = 7038
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 44217
gpgpu_n_store_insn = 39168
gpgpu_n_shmem_insn = 279225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1989
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306	W0_Idle:2031714	W0_Scoreboard:516882	W1:5049	W2:4590	W3:4590	W4:4590	W5:4590	W6:4590	W7:4590	W8:4590	W9:4590	W10:4590	W11:4590	W12:4590	W13:4590	W14:4590	W15:4590	W16:50949	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:120564	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79560 {8:9945,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 281520 {40:7038,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 397800 {40:9945,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56304 {8:7038,}
maxmflatency = 430 
max_icnt2mem_latency = 33 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 252 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:4074 	882 	29 	55 	681 	1279 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9638 	7345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16975 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16888 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  3.714286  2.681818  1.846154  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.142857  2.250000  4.333333  4.800000 
dram[1]:  2.888889  2.636364  1.846154  1.727273      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.333333  2.500000  4.800000  4.800000 
dram[2]:  2.250000  2.608696  2.000000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.500000  2.600000  5.200000  6.000000 
dram[3]:  2.260870  2.608696  1.714286  1.900000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.400000  6.000000  5.500000 
dram[4]:  2.590909  2.666667  1.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.600000  4.666667  4.666667 
dram[5]:  2.636364  2.666667  1.562500  1.900000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.800000  2.400000  4.666667  4.333333 
dram[6]:  2.800000  2.750000  1.411765  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.333333  2.250000  4.000000  4.000000 
dram[7]:  3.312500  2.700000  1.562500  1.727273      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.333333  2.500000  4.000000  4.000000 
dram[8]:  1.444444  2.200000  2.722222  2.823529      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  3.000000  3.666667 
dram[9]:  1.588235  2.100000  2.777778  2.823529      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.750000  3.000000  3.000000 
dram[10]:  1.444444  1.800000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.555556  3.555556  3.000000  3.500000 
dram[11]:  1.473684  1.727273  2.941176  2.875000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.555556  3.555556  3.000000  2.000000 
dram[12]:  1.666667  1.800000  2.888889  2.888889      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.750000  4.000000  2.600000  3.500000 
dram[13]:  1.666667  1.727273  2.888889  2.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000  3.000000  2.000000 
dram[14]:  2.142857  2.200000  2.750000  2.736842      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.285714  4.666667  3.250000  3.666667 
dram[15]:  1.875000  2.100000  2.736842  2.736842      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.666667  4.333333  3.000000  3.000000 
dram[16]:      -nan      -nan      -nan      -nan  1.571429  3.000000  3.076923  3.076923  3.333333  3.333333  2.285714  3.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.769231  1.700000  3.000000  3.076923  3.333333  3.166667  3.200000  2.400000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.466667  2.000000  3.333333  3.333333  3.076923  3.076923  2.000000  1.833333      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.642857  1.727273  3.230769  3.166667  3.076923  3.076923  2.666667  3.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  2.000000  2.000000  3.142857  3.142857  3.166667  3.272727  2.428571  1.833333      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.692308  1.727273  3.142857  3.000000  3.272727  3.272727  2.000000  3.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.833333  3.000000  2.933333  2.933333  3.454545  3.600000  2.125000  3.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.833333  1.700000  2.933333  2.933333  3.600000  3.400000  2.285714  2.400000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  3.000000  3.000000  2.222222  2.400000  2.111111  1.625000  3.400000  3.555556      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  3.000000  2.875000  1.818182  1.727273  1.800000  3.500000  3.555556  3.555556      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.823529  2.823529  2.000000  2.666667  1.900000  1.888889  3.777778  4.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.823529  2.823529  1.666667  1.500000  1.636364  2.400000  4.000000  3.750000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.933333  2.933333  1.666667  2.666667  1.636364  1.888889  3.600000  3.600000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.875000  2.933333  1.909091  1.500000  2.571429  2.400000  3.600000  3.400000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  3.142857  3.142857  1.538462  2.400000  1.800000  1.625000  3.272727  3.272727      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  3.066667  3.000000  1.750000  1.727273  2.250000  3.500000  3.272727  3.272727      -nan      -nan      -nan      -nan 
average row locality = 7345/2743 = 2.677725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        59        24        16         0         0         0         0         0         0         0         0        15         9        26        24 
dram[1]:        52        58        24        19         0         0         0         0         0         0         0         0        14        10        24        24 
dram[2]:        54        60        24        20         0         0         0         0         0         0         0         0        15        13        26        24 
dram[3]:        52        60        24        19         0         0         0         0         0         0         0         0        14        12        24        22 
dram[4]:        57        56        24        20         0         0         0         0         0         0         0         0        14        13        28        28 
dram[5]:        58        56        25        19         0         0         0         0         0         0         0         0        14        12        28        26 
dram[6]:        56        55        24        16         0         0         0         0         0         0         0         0        14         9        28        28 
dram[7]:        53        54        25        19         0         0         0         0         0         0         0         0        14        10        28        28 
dram[8]:        26        22        49        48         0         0         0         0         0         0         0         0        32        32        12        11 
dram[9]:        27        21        50        48         0         0         0         0         0         0         0         0        32        30        12        12 
dram[10]:        26        18        48        48         0         0         0         0         0         0         0         0        32        32        12         7 
dram[11]:        28        19        50        46         0         0         0         0         0         0         0         0        32        32        12         8 
dram[12]:        30        18        52        52         0         0         0         0         0         0         0         0        30        28        13         7 
dram[13]:        30        19        52        50         0         0         0         0         0         0         0         0        28        28        12         8 
dram[14]:        30        22        55        52         0         0         0         0         0         0         0         0        30        28        13        11 
dram[15]:        30        21        52        52         0         0         0         0         0         0         0         0        28        26        12        12 
dram[16]:         0         0         0         0        22        18        40        40        40        40        16        15         0         0         0         0 
dram[17]:         0         0         0         0        23        17        42        40        40        38        16        12         0         0         0         0 
dram[18]:         0         0         0         0        22        14        40        40        40        40        16        11         0         0         0         0 
dram[19]:         0         0         0         0        23        19        42        38        40        40        16        12         0         0         0         0 
dram[20]:         0         0         0         0        22        14        44        44        38        36        17        11         0         0         0         0 
dram[21]:         0         0         0         0        22        19        44        42        36        36        16        12         0         0         0         0 
dram[22]:         0         0         0         0        22        18        44        44        38        36        17        15         0         0         0         0 
dram[23]:         0         0         0         0        22        17        44        44        36        34        16        12         0         0         0         0 
dram[24]:         0         0         0         0        48        48        20        12        19        13        34        32         0         0         0         0 
dram[25]:         0         0         0         0        48        46        20        19        18        14        32        32         0         0         0         0 
dram[26]:         0         0         0         0        48        48        20        16        19        17        34        32         0         0         0         0 
dram[27]:         0         0         0         0        48        48        20        15        18        12        32        30         0         0         0         0 
dram[28]:         0         0         0         0        44        44        20        16        18        17        36        36         0         0         0         0 
dram[29]:         0         0         0         0        46        44        21        15        18        12        36        34         0         0         0         0 
dram[30]:         0         0         0         0        44        44        20        12        18        13        36        36         0         0         0         0 
dram[31]:         0         0         0         0        46        42        21        19        18        14        36        36         0         0         0         0 
total dram reads = 7345
min_bank_accesses = 0!
chip skew: 241/223 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        418       397      1017      1220    none      none      none      none      none      none      none      none         926      1166       400       358
dram[1]:        425       407      1018      1062    none      none      none      none      none      none      none      none         870      1081       400       369
dram[2]:        436       413      1107      1032    none      none      none      none      none      none      none      none         923       908       400       389
dram[3]:        432       411      1051      1079    none      none      none      none      none      none      none      none         876       926       400       408
dram[4]:        452       420       898       988    none      none      none      none      none      none      none      none        1092       971       392       387
dram[5]:        432       414       927      1032    none      none      none      none      none      none      none      none        1084       994       397       403
dram[6]:        428       400       899      1164    none      none      none      none      none      none      none      none         927      1260       400       368
dram[7]:        428       408       926      1014    none      none      none      none      none      none      none      none        1055      1161       399       372
dram[8]:        901       982       434       409    none      none      none      none      none      none      none      none         403       399      1111       974
dram[9]:        925      1016       426       405    none      none      none      none      none      none      none      none         402       394      1111       892
dram[10]:        899      1133       421       390    none      none      none      none      none      none      none      none         408       379       923      1351
dram[11]:        839      1074       425       407    none      none      none      none      none      none      none      none         404       381       983      1228
dram[12]:        794      1183       416       387    none      none      none      none      none      none      none      none         412       374       926      1234
dram[13]:        795      1122       419       405    none      none      none      none      none      none      none      none         410       384       857      1129
dram[14]:        863      1023       418       404    none      none      none      none      none      none      none      none         407       396       919       900
dram[15]:        860      1059       420       404    none      none      none      none      none      none      none      none         407       397       859       824
dram[16]:     none      none      none      none         895       994       417       399       414       410      1062       955    none      none      none      none  
dram[17]:     none      none      none      none         922      1050       421       396       409       383      1059      1090    none      none      none      none  
dram[18]:     none      none      none      none         896      1197       415       379       417       394       928      1204    none      none      none      none  
dram[19]:     none      none      none      none         925       955       420       418       411       392      1102      1114    none      none      none      none  
dram[20]:     none      none      none      none        1024      1260       411       376       420       392       916      1124    none      none      none      none  
dram[21]:     none      none      none      none        1029      1002       416       417       416       396       879      1047    none      none      none      none  
dram[22]:     none      none      none      none        1130      1042       410       394       417       410       925       900    none      none      none      none  
dram[23]:     none      none      none      none        1010      1104       417       397       414       386       873      1020    none      none      none      none  
dram[24]:     none      none      none      none         412       381      1039      1315       918      1094       417       384    none      none      none      none  
dram[25]:     none      none      none      none         418       411      1038       943       887      1022       414       390    none      none      none      none  
dram[26]:     none      none      none      none         415       400      1151      1062       924       915       413       404    none      none      none      none  
dram[27]:     none      none      none      none         419       401       967      1134       888      1115       411       391    none      none      none      none  
dram[28]:     none      none      none      none         421       405       892      1011      1059       963       410       405    none      none      none      none  
dram[29]:     none      none      none      none         425       402       920      1074      1045      1186       406       388    none      none      none      none  
dram[30]:     none      none      none      none         418       385       893      1242       930      1163       413       388    none      none      none      none  
dram[31]:     none      none      none      none         423       412       925       898      1149      1079       408       387    none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       400       397       395         0         0         0         0         0         0         0         0       390       377       358       358
dram[1]:        400       406       397       400         0         0         0         0         0         0         0         0       397       394       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       348       347
dram[3]:        400       405       397       398         0         0         0         0         0         0         0         0       397       394       384       384
dram[4]:        409       403       397       394         0         0         0         0         0         0         0         0       393       398       362       368
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       388       394       400       400
dram[6]:        384       381       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        380       381       397       397         0         0         0         0         0         0         0         0       366       393       398       400
dram[8]:        396       393       385       381         0         0         0         0         0         0         0         0       400       406       366       348
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       365       370
dram[10]:        396       393       386       381         0         0         0         0         0         0         0         0       400       406       353       343
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       344       357
dram[12]:        397       394       400       400         0         0         0         0         0         0         0         0       403       379       413       343
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       380       379       365       358
dram[14]:        397       394       410       400         0         0         0         0         0         0         0         0       370       347       346       344
dram[15]:        399       395       400       406         0         0         0         0         0         0         0         0       380       379       365       362
dram[16]:          0         0         0         0       397       394       381       379       400       406       390       376         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       381       400       400       387       394         0         0         0         0
dram[18]:          0         0         0         0       397       394       381       379       400       406       393       398         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       400       400       345       394         0         0         0         0
dram[20]:          0         0         0         0       397       394       400       400       404       381       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       400       406       384       379       397       394         0         0         0         0
dram[22]:          0         0         0         0       387       395       400       400       404       381       390       379         0         0         0         0
dram[23]:          0         0         0         0       397       400       400       406       384       379       397       394         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       393       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       400       406       397       400       397       394       384       379         0         0         0         0
dram[26]:          0         0         0         0       400       400       399       396       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       400       406       397       398       397       394       384       379         0         0         0         0
dram[28]:          0         0         0         0       381       379       401       396       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       387       394       400       400         0         0         0         0
dram[30]:          0         0         0         0       381       379       397       394       397       398       400       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       386       394       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120598 n_act=80 n_pre=72 n_ref_event=0 n_req=225 n_rd=225 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00186
n_activity=2380 dram_eff=0.09454
bk0: 52a 120548i bk1: 59a 120343i bk2: 24a 120588i bk3: 16a 120708i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 15a 120769i bk13: 9a 120872i bk14: 26a 120820i bk15: 24a 120845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644444
Row_Buffer_Locality_read = 0.644444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.751561
Bank_Level_Parallism_Col = 1.335609
Bank_Level_Parallism_Ready = 1.008889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.326507 

BW Util details:
bwutil = 0.001860 
total_CMD = 120974 
util_bw = 225 
Wasted_Col = 697 
Wasted_Row = 519 
Idle = 119533 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120598 
Read = 225 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 80 
n_pre = 72 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 225 
Row_Bus_Util =  0.001256 
CoL_Bus_Util = 0.001860 
Either_Row_CoL_Bus_Util = 0.003108 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002660 
queue_avg = 0.013201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120589 n_act=84 n_pre=76 n_ref_event=0 n_req=225 n_rd=225 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00186
n_activity=2270 dram_eff=0.09912
bk0: 52a 120412i bk1: 58a 120313i bk2: 24a 120589i bk3: 19a 120644i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120808i bk13: 10a 120875i bk14: 24a 120826i bk15: 24a 120823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626667
Row_Buffer_Locality_read = 0.626667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.947857
Bank_Level_Parallism_Col = 1.455090
Bank_Level_Parallism_Ready = 1.008889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452695 

BW Util details:
bwutil = 0.001860 
total_CMD = 120974 
util_bw = 225 
Wasted_Col = 648 
Wasted_Row = 527 
Idle = 119574 

BW Util Bottlenecks: 
RCDc_limit = 917 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120589 
Read = 225 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 225 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001860 
Either_Row_CoL_Bus_Util = 0.003183 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120574 n_act=87 n_pre=79 n_ref_event=0 n_req=236 n_rd=236 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001951
n_activity=2630 dram_eff=0.08973
bk0: 54a 120276i bk1: 60a 120322i bk2: 24a 120630i bk3: 20a 120746i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 15a 120804i bk13: 13a 120834i bk14: 26a 120855i bk15: 24a 120878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631356
Row_Buffer_Locality_read = 0.631356
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.680025
Bank_Level_Parallism_Col = 1.348243
Bank_Level_Parallism_Ready = 1.004237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348243 

BW Util details:
bwutil = 0.001951 
total_CMD = 120974 
util_bw = 236 
Wasted_Col = 751 
Wasted_Row = 610 
Idle = 119377 

BW Util Bottlenecks: 
RCDc_limit = 967 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120574 
Read = 236 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 79 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 236 
Row_Bus_Util =  0.001372 
CoL_Bus_Util = 0.001951 
Either_Row_CoL_Bus_Util = 0.003306 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005000 
queue_avg = 0.017384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0173839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120579 n_act=90 n_pre=82 n_ref_event=0 n_req=227 n_rd=227 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001876
n_activity=2555 dram_eff=0.08885
bk0: 52a 120329i bk1: 60a 120312i bk2: 24a 120568i bk3: 19a 120684i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120767i bk13: 12a 120836i bk14: 24a 120865i bk15: 22a 120864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603524
Row_Buffer_Locality_read = 0.603524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823760
Bank_Level_Parallism_Col = 1.382543
Bank_Level_Parallism_Ready = 1.004405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377155 

BW Util details:
bwutil = 0.001876 
total_CMD = 120974 
util_bw = 227 
Wasted_Col = 746 
Wasted_Row = 559 
Idle = 119442 

BW Util Bottlenecks: 
RCDc_limit = 982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120579 
Read = 227 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 82 
n_ref = 0 
n_req = 227 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 172 
issued_total_col = 227 
Row_Bus_Util =  0.001422 
CoL_Bus_Util = 0.001876 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010127 
queue_avg = 0.016656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0166565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120562 n_act=91 n_pre=83 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001984
n_activity=2482 dram_eff=0.0967
bk0: 57a 120348i bk1: 56a 120362i bk2: 24a 120486i bk3: 20a 120748i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120768i bk13: 13a 120833i bk14: 28a 120805i bk15: 28a 120794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620833
Row_Buffer_Locality_read = 0.620833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.961957
Bank_Level_Parallism_Col = 1.436344
Bank_Level_Parallism_Ready = 1.004167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.434168 

BW Util details:
bwutil = 0.001984 
total_CMD = 120974 
util_bw = 240 
Wasted_Col = 720 
Wasted_Row = 512 
Idle = 119502 

BW Util Bottlenecks: 
RCDc_limit = 995 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120562 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 83 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 240 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.003406 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.004854 
queue_avg = 0.017814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0178137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120562 n_act=91 n_pre=83 n_ref_event=0 n_req=238 n_rd=238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=2524 dram_eff=0.09429
bk0: 58a 120341i bk1: 56a 120379i bk2: 25a 120487i bk3: 19a 120679i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120839i bk13: 12a 120836i bk14: 28a 120791i bk15: 26a 120788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617647
Row_Buffer_Locality_read = 0.617647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890124
Bank_Level_Parallism_Col = 1.423619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417118 

BW Util details:
bwutil = 0.001967 
total_CMD = 120974 
util_bw = 238 
Wasted_Col = 728 
Wasted_Row = 563 
Idle = 119445 

BW Util Bottlenecks: 
RCDc_limit = 1000 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120562 
Read = 238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 83 
n_ref = 0 
n_req = 238 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 238 
Row_Bus_Util =  0.001438 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.003406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0182519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120573 n_act=90 n_pre=82 n_ref_event=0 n_req=230 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=2429 dram_eff=0.09469
bk0: 56a 120411i bk1: 55a 120406i bk2: 24a 120447i bk3: 16a 120709i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120808i bk13: 9a 120870i bk14: 28a 120765i bk15: 28a 120759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.608696
Row_Buffer_Locality_read = 0.608696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922350
Bank_Level_Parallism_Col = 1.480594
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470320 

BW Util details:
bwutil = 0.001901 
total_CMD = 120974 
util_bw = 230 
Wasted_Col = 687 
Wasted_Row = 564 
Idle = 119493 

BW Util Bottlenecks: 
RCDc_limit = 976 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120573 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 82 
n_ref = 0 
n_req = 230 
total_req = 230 

Dual Bus Interface Util: 
issued_total_row = 172 
issued_total_col = 230 
Row_Bus_Util =  0.001422 
CoL_Bus_Util = 0.001901 
Either_Row_CoL_Bus_Util = 0.003315 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002494 
queue_avg = 0.016971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0169706
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120579 n_act=87 n_pre=79 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00191
n_activity=2563 dram_eff=0.09013
bk0: 53a 120523i bk1: 54a 120414i bk2: 25a 120489i bk3: 19a 120643i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 14a 120825i bk13: 10a 120874i bk14: 28a 120767i bk15: 28a 120763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623377
Row_Buffer_Locality_read = 0.623377
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.791584
Bank_Level_Parallism_Col = 1.361472
Bank_Level_Parallism_Ready = 1.004329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354978 

BW Util details:
bwutil = 0.001910 
total_CMD = 120974 
util_bw = 231 
Wasted_Col = 739 
Wasted_Row = 551 
Idle = 119453 

BW Util Bottlenecks: 
RCDc_limit = 975 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120579 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 79 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 231 
Row_Bus_Util =  0.001372 
CoL_Bus_Util = 0.001910 
Either_Row_CoL_Bus_Util = 0.003265 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005063 
queue_avg = 0.015995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0159952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120582 n_act=86 n_pre=78 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001918
n_activity=2466 dram_eff=0.09408
bk0: 26a 120415i bk1: 22a 120685i bk2: 49a 120473i bk3: 48a 120487i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 32a 120737i bk13: 32a 120727i bk14: 12a 120873i bk15: 11a 120910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.629310
Row_Buffer_Locality_read = 0.629310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.845788
Bank_Level_Parallism_Col = 1.406742
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406742 

BW Util details:
bwutil = 0.001918 
total_CMD = 120974 
util_bw = 232 
Wasted_Col = 700 
Wasted_Row = 540 
Idle = 119502 

BW Util Bottlenecks: 
RCDc_limit = 942 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120582 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 232 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001918 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010204 
queue_avg = 0.016111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0161109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120581 n_act=86 n_pre=78 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001918
n_activity=2495 dram_eff=0.09299
bk0: 27a 120463i bk1: 21a 120686i bk2: 50a 120465i bk3: 48a 120501i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 32a 120740i bk13: 30a 120737i bk14: 12a 120872i bk15: 12a 120871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.629310
Row_Buffer_Locality_read = 0.629310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785525
Bank_Level_Parallism_Col = 1.377901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377901 

BW Util details:
bwutil = 0.001918 
total_CMD = 120974 
util_bw = 232 
Wasted_Col = 716 
Wasted_Row = 558 
Idle = 119468 

BW Util Bottlenecks: 
RCDc_limit = 956 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120581 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 232 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001918 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.007634 
queue_avg = 0.016276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0162762
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120591 n_act=84 n_pre=76 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001843
n_activity=2406 dram_eff=0.09268
bk0: 26a 120423i bk1: 18a 120686i bk2: 48a 120531i bk3: 48a 120517i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 32a 120703i bk13: 32a 120694i bk14: 12a 120878i bk15: 7a 120938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623318
Row_Buffer_Locality_read = 0.623318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.809165
Bank_Level_Parallism_Col = 1.429742
Bank_Level_Parallism_Ready = 1.008969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429742 

BW Util details:
bwutil = 0.001843 
total_CMD = 120974 
util_bw = 223 
Wasted_Col = 673 
Wasted_Row = 566 
Idle = 119512 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120591 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 223 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001843 
Either_Row_CoL_Bus_Util = 0.003166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0162018
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120581 n_act=89 n_pre=81 n_ref_event=0 n_req=227 n_rd=227 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001876
n_activity=2691 dram_eff=0.08436
bk0: 28a 120398i bk1: 19a 120647i bk2: 50a 120490i bk3: 46a 120524i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 32a 120715i bk13: 32a 120712i bk14: 12a 120889i bk15: 8a 120878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607930
Row_Buffer_Locality_read = 0.607930
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730914
Bank_Level_Parallism_Col = 1.324689
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324689 

BW Util details:
bwutil = 0.001876 
total_CMD = 120974 
util_bw = 227 
Wasted_Col = 786 
Wasted_Row = 585 
Idle = 119376 

BW Util Bottlenecks: 
RCDc_limit = 999 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120581 
Read = 227 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 89 
n_pre = 81 
n_ref = 0 
n_req = 227 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 227 
Row_Bus_Util =  0.001405 
CoL_Bus_Util = 0.001876 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010178 
queue_avg = 0.016458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164581
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120583 n_act=86 n_pre=78 n_ref_event=0 n_req=230 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=2758 dram_eff=0.08339
bk0: 30a 120480i bk1: 18a 120686i bk2: 52a 120477i bk3: 52a 120468i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 30a 120757i bk13: 28a 120794i bk14: 13a 120834i bk15: 7a 120938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626087
Row_Buffer_Locality_read = 0.626087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611457
Bank_Level_Parallism_Col = 1.300416
Bank_Level_Parallism_Ready = 1.004348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300416 

BW Util details:
bwutil = 0.001901 
total_CMD = 120974 
util_bw = 230 
Wasted_Col = 782 
Wasted_Row = 594 
Idle = 119368 

BW Util Bottlenecks: 
RCDc_limit = 967 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120583 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 230 
total_req = 230 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 230 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001901 
Either_Row_CoL_Bus_Util = 0.003232 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.007673 
queue_avg = 0.014921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149206
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120582 n_act=87 n_pre=79 n_ref_event=0 n_req=227 n_rd=227 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001876
n_activity=2625 dram_eff=0.08648
bk0: 30a 120481i bk1: 19a 120645i bk2: 52a 120445i bk3: 50a 120433i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 28a 120772i bk13: 28a 120764i bk14: 12a 120868i bk15: 8a 120878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616740
Row_Buffer_Locality_read = 0.616740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.795664
Bank_Level_Parallism_Col = 1.396896
Bank_Level_Parallism_Ready = 1.013216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396896 

BW Util details:
bwutil = 0.001876 
total_CMD = 120974 
util_bw = 227 
Wasted_Col = 720 
Wasted_Row = 575 
Idle = 119452 

BW Util Bottlenecks: 
RCDc_limit = 959 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120582 
Read = 227 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 79 
n_ref = 0 
n_req = 227 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 227 
Row_Bus_Util =  0.001372 
CoL_Bus_Util = 0.001876 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002551 
queue_avg = 0.016235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162349
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120578 n_act=83 n_pre=75 n_ref_event=0 n_req=241 n_rd=241 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001992
n_activity=2662 dram_eff=0.09053
bk0: 30a 120559i bk1: 22a 120683i bk2: 55a 120403i bk3: 52a 120432i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 30a 120792i bk13: 28a 120827i bk14: 13a 120884i bk15: 11a 120913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655602
Row_Buffer_Locality_read = 0.655602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.648280
Bank_Level_Parallism_Col = 1.316631
Bank_Level_Parallism_Ready = 1.008299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316631 

BW Util details:
bwutil = 0.001992 
total_CMD = 120974 
util_bw = 241 
Wasted_Col = 744 
Wasted_Row = 556 
Idle = 119433 

BW Util Bottlenecks: 
RCDc_limit = 926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120578 
Read = 241 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 83 
n_pre = 75 
n_ref = 0 
n_req = 241 
total_req = 241 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 241 
Row_Bus_Util =  0.001306 
CoL_Bus_Util = 0.001992 
Either_Row_CoL_Bus_Util = 0.003273 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.007576 
queue_avg = 0.015094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0150942
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120585 n_act=84 n_pre=76 n_ref_event=0 n_req=233 n_rd=233 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001926
n_activity=2565 dram_eff=0.09084
bk0: 30a 120499i bk1: 21a 120686i bk2: 52a 120421i bk3: 52a 120408i bk4: 0a 120974i bk5: 0a 120974i bk6: 0a 120974i bk7: 0a 120974i bk8: 0a 120974i bk9: 0a 120974i bk10: 0a 120974i bk11: 0a 120974i bk12: 28a 120801i bk13: 26a 120801i bk14: 12a 120869i bk15: 12a 120876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639485
Row_Buffer_Locality_read = 0.639485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777185
Bank_Level_Parallism_Col = 1.342077
Bank_Level_Parallism_Ready = 1.004292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342077 

BW Util details:
bwutil = 0.001926 
total_CMD = 120974 
util_bw = 233 
Wasted_Col = 725 
Wasted_Row = 541 
Idle = 119475 

BW Util Bottlenecks: 
RCDc_limit = 929 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120585 
Read = 233 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 233 
total_req = 233 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 233 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001926 
Either_Row_CoL_Bus_Util = 0.003216 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010283 
queue_avg = 0.015317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153173
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120589 n_act=82 n_pre=74 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00191
n_activity=2203 dram_eff=0.1049
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120553i bk5: 18a 120809i bk6: 40a 120619i bk7: 40a 120604i bk8: 40a 120607i bk9: 40a 120599i bk10: 16a 120781i bk11: 15a 120848i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645022
Row_Buffer_Locality_read = 0.645022
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.019395
Bank_Level_Parallism_Col = 1.497519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497519 

BW Util details:
bwutil = 0.001910 
total_CMD = 120974 
util_bw = 231 
Wasted_Col = 610 
Wasted_Row = 448 
Idle = 119685 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120589 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 74 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 231 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.001910 
Either_Row_CoL_Bus_Util = 0.003183 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005195 
queue_avg = 0.015433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0154331
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120593 n_act=84 n_pre=76 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001885
n_activity=2266 dram_eff=0.1006
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 23a 120590i bk5: 17a 120684i bk6: 42a 120568i bk7: 40a 120607i bk8: 40a 120637i bk9: 38a 120637i bk10: 16a 120845i bk11: 12a 120836i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.631579
Row_Buffer_Locality_read = 0.631579
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922116
Bank_Level_Parallism_Col = 1.414832
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414832 

BW Util details:
bwutil = 0.001885 
total_CMD = 120974 
util_bw = 228 
Wasted_Col = 674 
Wasted_Row = 459 
Idle = 119613 

BW Util Bottlenecks: 
RCDc_limit = 923 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120593 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 228 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001885 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.018373 
queue_avg = 0.015152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015152
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120587 n_act=86 n_pre=78 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001843
n_activity=2179 dram_eff=0.1023
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120513i bk5: 14a 120773i bk6: 40a 120641i bk7: 40a 120627i bk8: 40a 120574i bk9: 40a 120567i bk10: 16a 120747i bk11: 11a 120806i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614350
Row_Buffer_Locality_read = 0.614350
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.118683
Bank_Level_Parallism_Col = 1.560453
Bank_Level_Parallism_Ready = 1.004484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560453 

BW Util details:
bwutil = 0.001843 
total_CMD = 120974 
util_bw = 223 
Wasted_Col = 606 
Wasted_Row = 477 
Idle = 119668 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120587 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 223 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001843 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.016797
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120586 n_act=86 n_pre=78 n_ref_event=0 n_req=230 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=2407 dram_eff=0.09555
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 23a 120552i bk5: 19a 120641i bk6: 42a 120602i bk7: 38a 120641i bk8: 40a 120612i bk9: 40a 120612i bk10: 16a 120840i bk11: 12a 120875i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626087
Row_Buffer_Locality_read = 0.626087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.834373
Bank_Level_Parallism_Col = 1.374037
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.374037 

BW Util details:
bwutil = 0.001901 
total_CMD = 120974 
util_bw = 230 
Wasted_Col = 721 
Wasted_Row = 492 
Idle = 119531 

BW Util Bottlenecks: 
RCDc_limit = 952 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120586 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 230 
total_req = 230 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 230 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001901 
Either_Row_CoL_Bus_Util = 0.003207 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.015464 
queue_avg = 0.015259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0152595
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120598 n_act=82 n_pre=74 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001868
n_activity=2300 dram_eff=0.09826
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120655i bk5: 14a 120773i bk6: 44a 120589i bk7: 44a 120585i bk8: 38a 120631i bk9: 36a 120670i bk10: 17a 120783i bk11: 11a 120808i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637168
Row_Buffer_Locality_read = 0.637168
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.843682
Bank_Level_Parallism_Col = 1.383641
Bank_Level_Parallism_Ready = 1.004425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383641 

BW Util details:
bwutil = 0.001868 
total_CMD = 120974 
util_bw = 226 
Wasted_Col = 682 
Wasted_Row = 461 
Idle = 119605 

BW Util Bottlenecks: 
RCDc_limit = 905 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120598 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 74 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 226 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.001868 
Either_Row_CoL_Bus_Util = 0.003108 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.015957 
queue_avg = 0.015011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0150115
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120583 n_act=86 n_pre=78 n_ref_event=0 n_req=227 n_rd=227 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001876
n_activity=2204 dram_eff=0.103
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120593i bk5: 19a 120641i bk6: 44a 120549i bk7: 42a 120539i bk8: 36a 120661i bk9: 36a 120652i bk10: 16a 120745i bk11: 12a 120875i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621145
Row_Buffer_Locality_read = 0.621145
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.142636
Bank_Level_Parallism_Col = 1.547945
Bank_Level_Parallism_Ready = 1.004405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547945 

BW Util details:
bwutil = 0.001876 
total_CMD = 120974 
util_bw = 227 
Wasted_Col = 612 
Wasted_Row = 451 
Idle = 119684 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120583 
Read = 227 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 227 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 227 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001876 
Either_Row_CoL_Bus_Util = 0.003232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0165077
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120588 n_act=82 n_pre=74 n_ref_event=0 n_req=234 n_rd=234 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001934
n_activity=2449 dram_eff=0.09555
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120618i bk5: 18a 120809i bk6: 44a 120566i bk7: 44a 120558i bk8: 38a 120665i bk9: 36a 120702i bk10: 17a 120747i bk11: 15a 120841i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649573
Row_Buffer_Locality_read = 0.649573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.730769
Bank_Level_Parallism_Col = 1.323144
Bank_Level_Parallism_Ready = 1.004274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.323144 

BW Util details:
bwutil = 0.001934 
total_CMD = 120974 
util_bw = 234 
Wasted_Col = 724 
Wasted_Row = 498 
Idle = 119518 

BW Util Bottlenecks: 
RCDc_limit = 905 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120588 
Read = 234 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 74 
n_ref = 0 
n_req = 234 
total_req = 234 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 234 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.001934 
Either_Row_CoL_Bus_Util = 0.003191 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010363 
queue_avg = 0.013557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135566
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120593 n_act=84 n_pre=76 n_ref_event=0 n_req=225 n_rd=225 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00186
n_activity=2251 dram_eff=0.09996
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 22a 120632i bk5: 17a 120682i bk6: 44a 120527i bk7: 44a 120509i bk8: 36a 120690i bk9: 34a 120687i bk10: 16a 120782i bk11: 12a 120836i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626667
Row_Buffer_Locality_read = 0.626667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.031939
Bank_Level_Parallism_Col = 1.470944
Bank_Level_Parallism_Ready = 1.004444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470944 

BW Util details:
bwutil = 0.001860 
total_CMD = 120974 
util_bw = 225 
Wasted_Col = 640 
Wasted_Row = 450 
Idle = 119659 

BW Util Bottlenecks: 
RCDc_limit = 909 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120593 
Read = 225 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 225 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001860 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010499 
queue_avg = 0.015904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159042
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120595 n_act=82 n_pre=74 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001868
n_activity=2293 dram_eff=0.09856
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 48a 120540i bk5: 48a 120531i bk6: 20a 120721i bk7: 12a 120835i bk8: 19a 120717i bk9: 13a 120742i bk10: 34a 120693i bk11: 32a 120734i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637168
Row_Buffer_Locality_read = 0.637168
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.807359
Bank_Level_Parallism_Col = 1.372571
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372571 

BW Util details:
bwutil = 0.001868 
total_CMD = 120974 
util_bw = 226 
Wasted_Col = 691 
Wasted_Row = 469 
Idle = 119588 

BW Util Bottlenecks: 
RCDc_limit = 908 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120595 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 74 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 226 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.001868 
Either_Row_CoL_Bus_Util = 0.003133 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.007916 
queue_avg = 0.014937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0149371
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120582 n_act=86 n_pre=78 n_ref_event=0 n_req=229 n_rd=229 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001893
n_activity=2197 dram_eff=0.1042
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 48a 120499i bk5: 46a 120480i bk6: 20a 120654i bk7: 19a 120640i bk8: 18a 120681i bk9: 14a 120875i bk10: 32a 120715i bk11: 32a 120711i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.624454
Row_Buffer_Locality_read = 0.624454
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.084401
Bank_Level_Parallism_Col = 1.494611
Bank_Level_Parallism_Ready = 1.013100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494611 

BW Util details:
bwutil = 0.001893 
total_CMD = 120974 
util_bw = 229 
Wasted_Col = 643 
Wasted_Row = 455 
Idle = 119647 

BW Util Bottlenecks: 
RCDc_limit = 925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120582 
Read = 229 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 229 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001893 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002551 
queue_avg = 0.016681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0166813
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120580 n_act=86 n_pre=78 n_ref_event=0 n_req=234 n_rd=234 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001934
n_activity=2380 dram_eff=0.09832
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 48a 120505i bk5: 48a 120496i bk6: 20a 120684i bk7: 16a 120812i bk8: 19a 120681i bk9: 17a 120700i bk10: 34a 120727i bk11: 32a 120765i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632479
Row_Buffer_Locality_read = 0.632479
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859944
Bank_Level_Parallism_Col = 1.372271
Bank_Level_Parallism_Ready = 1.008547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372271 

BW Util details:
bwutil = 0.001934 
total_CMD = 120974 
util_bw = 234 
Wasted_Col = 724 
Wasted_Row = 470 
Idle = 119546 

BW Util Bottlenecks: 
RCDc_limit = 950 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120580 
Read = 234 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 234 
total_req = 234 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 234 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001934 
Either_Row_CoL_Bus_Util = 0.003257 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010152 
queue_avg = 0.015185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0151851
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120588 n_act=88 n_pre=80 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001843
n_activity=2292 dram_eff=0.09729
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 48a 120476i bk5: 48a 120459i bk6: 20a 120632i bk7: 15a 120682i bk8: 18a 120642i bk9: 12a 120836i bk10: 32a 120744i bk11: 30a 120740i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.605381
Row_Buffer_Locality_read = 0.605381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.063282
Bank_Level_Parallism_Col = 1.447126
Bank_Level_Parallism_Ready = 1.004484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447126 

BW Util details:
bwutil = 0.001843 
total_CMD = 120974 
util_bw = 223 
Wasted_Col = 686 
Wasted_Row = 450 
Idle = 119615 

BW Util Bottlenecks: 
RCDc_limit = 956 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120588 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 80 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 223 
Row_Bus_Util =  0.001389 
CoL_Bus_Util = 0.001843 
Either_Row_CoL_Bus_Util = 0.003191 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.012953 
queue_avg = 0.016508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0165077
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120576 n_act=88 n_pre=80 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00191
n_activity=2176 dram_eff=0.1062
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 44a 120562i bk5: 44a 120543i bk6: 20a 120615i bk7: 16a 120812i bk8: 18a 120637i bk9: 17a 120708i bk10: 36a 120671i bk11: 36a 120664i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.147441
Bank_Level_Parallism_Col = 1.512485
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512485 

BW Util details:
bwutil = 0.001910 
total_CMD = 120974 
util_bw = 231 
Wasted_Col = 645 
Wasted_Row = 433 
Idle = 119665 

BW Util Bottlenecks: 
RCDc_limit = 948 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120576 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 88 
n_pre = 80 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 231 
Row_Bus_Util =  0.001389 
CoL_Bus_Util = 0.001910 
Either_Row_CoL_Bus_Util = 0.003290 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002513 
queue_avg = 0.017053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0170533
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120591 n_act=84 n_pre=76 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001868
n_activity=2161 dram_eff=0.1046
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 46a 120515i bk5: 44a 120553i bk6: 21a 120655i bk7: 15a 120680i bk8: 18a 120783i bk9: 12a 120835i bk10: 36a 120691i bk11: 34a 120687i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.628319
Row_Buffer_Locality_read = 0.628319
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.003826
Bank_Level_Parallism_Col = 1.440898
Bank_Level_Parallism_Ready = 1.004425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440898 

BW Util details:
bwutil = 0.001868 
total_CMD = 120974 
util_bw = 226 
Wasted_Col = 657 
Wasted_Row = 424 
Idle = 119667 

BW Util Bottlenecks: 
RCDc_limit = 922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120591 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 76 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 160 
issued_total_col = 226 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.001868 
Either_Row_CoL_Bus_Util = 0.003166 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.007833 
queue_avg = 0.016284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0162845
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120589 n_act=86 n_pre=78 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001843
n_activity=2112 dram_eff=0.1056
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 44a 120593i bk5: 44a 120577i bk6: 20a 120580i bk7: 12a 120836i bk8: 18a 120677i bk9: 13a 120746i bk10: 36a 120636i bk11: 36a 120629i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614350
Row_Buffer_Locality_read = 0.614350
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.158268
Bank_Level_Parallism_Col = 1.540943
Bank_Level_Parallism_Ready = 1.008969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540943 

BW Util details:
bwutil = 0.001843 
total_CMD = 120974 
util_bw = 223 
Wasted_Col = 616 
Wasted_Row = 431 
Idle = 119704 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120589 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 223 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001843 
Either_Row_CoL_Bus_Util = 0.003183 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005195 
queue_avg = 0.016855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168549
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120974 n_nop=120582 n_act=86 n_pre=78 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001918
n_activity=2284 dram_eff=0.1016
bk0: 0a 120974i bk1: 0a 120974i bk2: 0a 120974i bk3: 0a 120974i bk4: 46a 120539i bk5: 42a 120580i bk6: 21a 120618i bk7: 19a 120627i bk8: 18a 120761i bk9: 14a 120875i bk10: 36a 120664i bk11: 36a 120662i bk12: 0a 120974i bk13: 0a 120974i bk14: 0a 120974i bk15: 0a 120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.629310
Row_Buffer_Locality_read = 0.629310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.988209
Bank_Level_Parallism_Col = 1.443418
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443418 

BW Util details:
bwutil = 0.001918 
total_CMD = 120974 
util_bw = 232 
Wasted_Col = 673 
Wasted_Row = 452 
Idle = 119617 

BW Util Bottlenecks: 
RCDc_limit = 947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 120974 
n_nop = 120582 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 78 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 232 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.001918 
Either_Row_CoL_Bus_Util = 0.003240 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010204 
queue_avg = 0.016532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0165325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250, Miss = 184, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 279, Miss = 199, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 249, Miss = 184, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 273, Miss = 197, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 279, Miss = 197, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 283, Miss = 197, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 262, Miss = 190, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 273, Miss = 193, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 280, Miss = 200, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 275, Miss = 198, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285, Miss = 201, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 268, Miss = 195, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 259, Miss = 190, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 259, Miss = 196, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 262, Miss = 189, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 274, Miss = 200, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 273, Miss = 194, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 265, Miss = 192, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 196, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 261, Miss = 190, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 253, Miss = 185, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 253, Miss = 190, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 259, Miss = 187, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 255, Miss = 189, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 187, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 257, Miss = 189, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 254, Miss = 185, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 250, Miss = 186, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 284, Miss = 200, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 260, Miss = 187, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 269, Miss = 193, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 254, Miss = 185, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 273, Miss = 194, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 261, Miss = 189, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 274, Miss = 194, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 257, Miss = 188, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 253, Miss = 185, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 253, Miss = 190, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 269, Miss = 189, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 274, Miss = 195, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 256, Miss = 187, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 273, Miss = 193, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 258, Miss = 187, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 270, Miss = 192, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 281, Miss = 197, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 276, Miss = 191, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 259, Miss = 191, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 259, Miss = 186, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 187, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 273, Miss = 193, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 258, Miss = 188, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 270, Miss = 193, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 281, Miss = 197, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 276, Miss = 191, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 190, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 185, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 273, Miss = 194, Miss_rate = 0.711, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 261, Miss = 189, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 274, Miss = 193, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 187, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 253, Miss = 185, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 253, Miss = 190, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 272, Miss = 190, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 277, Miss = 196, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16983
L2_total_cache_misses = 12241
L2_total_cache_miss_rate = 0.7208
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1161
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3735
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7038
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=16983
icnt_total_pkts_simt_to_mem=16983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16983
Req_Network_cycles = 161109
Req_Network_injected_packets_per_cycle =       0.1054 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0184
Req_Bank_Level_Parallism =       3.8607
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 16983
Reply_Network_cycles = 161109
Reply_Network_injected_packets_per_cycle =        0.1054
Reply_Network_conflicts_per_cycle =        0.0053
Reply_Network_conflicts_per_cycle_util =       0.1564
Reply_Bank_Level_Parallism =       3.1104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 23 sec (1103 sec)
gpgpu_simulation_rate = 1238 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
Processing kernel ./traces/kernel-18.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 18
-grid dim = (18,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-18.traceg
GPGPU-Sim uArch: Shader 585 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x7088a950, kernel=0x7de469d0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 593 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7208d910, kernel=0x7de469d0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 601 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x738908d0, kernel=0x7de469d0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 609 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x75093890, kernel=0x7de469d0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 617 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x76896850, kernel=0x7de469d0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 625 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x78099810, kernel=0x7de469d0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 633 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7989c7d0, kernel=0x7de469d0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x32b1170, kernel=0x7de469d0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4ab4130, kernel=0x7de469d0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x62b70f0, kernel=0x7de469d0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7aba0b0, kernel=0x7de469d0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x92bd070, kernel=0x7de469d0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xaac0030, kernel=0x7de469d0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xc2c2ff0, kernel=0x7de469d0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xdac5fb0, kernel=0x7de469d0
thread block = 14,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xf2c8f70, kernel=0x7de469d0
thread block = 15,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x10acbf30, kernel=0x7de469d0
thread block = 16,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 18 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x122ceef0, kernel=0x7de469d0
thread block = 17,0,0
Destroy streams for kernel 18: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 18 
gpu_sim_cycle = 9546
gpu_sim_insn = 160758
gpu_ipc =      16.8404
gpu_tot_sim_cycle = 170655
gpu_tot_sim_insn = 1527201
gpu_tot_ipc =       8.9491
gpu_tot_issued_cta = 171
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2093
partiton_level_parallism_total  =       0.1112
partiton_level_parallism_util =       6.4452
partiton_level_parallism_util_total  =       4.0308
L2_BW  =       7.5818 GB/Sec
L2_BW_total  =       4.0290 GB/Sec
gpu_total_sim_rate=1304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19152
	L1D_total_cache_misses = 16587
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7866

Total_core_cache_fail_stats:
ctas_completed 171, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 4311936
gpgpu_n_tot_w_icount = 134748
gpgpu_n_stall_shd_mem = 74043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11115
gpgpu_n_mem_write_global = 7866
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49419
gpgpu_n_store_insn = 43776
gpgpu_n_shmem_insn = 312075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 71820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2223
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:342	W0_Idle:2273025	W0_Scoreboard:578451	W1:5643	W2:5130	W3:5130	W4:5130	W5:5130	W6:5130	W7:5130	W8:5130	W9:5130	W10:5130	W11:5130	W12:5130	W13:5130	W14:5130	W15:5130	W16:56943	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:134748	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88920 {8:11115,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 314640 {40:7866,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 444600 {40:11115,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62928 {8:7866,}
maxmflatency = 430 
max_icnt2mem_latency = 33 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 253 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:4426 	908 	40 	63 	794 	1541 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10790 	8191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18973 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18871 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  3.277778  2.600000  1.857143  1.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.888889  2.500000  3.750000  4.000000 
dram[1]:  2.681818  2.500000  1.857143  1.818182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 
dram[2]:  2.178571  2.481482  1.857143  2.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.125000  2.800000  4.285714  4.666667 
dram[3]:  2.185185  2.481482  1.625000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.777778  2.000000  4.666667  4.333333 
dram[4]:  2.461539  2.520000  1.444444  2.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.777778  2.800000  4.000000  4.000000 
dram[5]:  2.500000  2.520000  1.500000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.285714  2.000000  4.000000  3.750000 
dram[6]:  2.625000  2.652174  1.444444  1.800000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.500000  3.555556  3.555556 
dram[7]:  3.052632  2.541667  1.500000  1.818182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.000000  3.555556  3.555556 
dram[8]:  1.400000  2.000000  2.590909  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.600000  3.600000  2.333333  4.000000 
dram[9]:  1.526316  2.200000  2.636364  2.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.600000  3.400000  2.333333  2.333333 
dram[10]:  1.400000  1.666667  2.800000  2.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.272727  3.272727  2.333333  4.000000 
dram[11]:  1.476190  1.818182  2.761905  2.700000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.272727  3.272727  2.333333  1.666667 
dram[12]:  1.600000  1.666667  2.727273  2.681818      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.400000  3.555556  2.142857  4.000000 
dram[13]:  1.600000  1.818182  2.727273  2.636364      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.555556  3.555556  2.333333  1.666667 
dram[14]:  2.000000  2.000000  2.583333  2.608696      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.777778  4.000000  2.500000  4.000000 
dram[15]:  1.777778  2.200000  2.608696  2.608696      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  3.750000  2.333333  2.333333 
dram[16]:      -nan      -nan      -nan      -nan  1.500000  2.500000  2.933333  2.933333  3.142857  3.142857  2.000000  3.200000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.785714  1.800000  2.875000  2.933333  3.142857  3.000000  2.571429  2.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.411765  1.777778  3.142857  3.142857  2.933333  2.933333  1.800000  2.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.562500  1.818182  3.066667  3.000000  2.933333  2.933333  2.250000  2.333333      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.846154  1.777778  3.000000  3.000000  3.000000  3.076923  2.111111  2.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.600000  1.818182  3.000000  2.875000  3.076923  3.076923  1.800000  2.333333      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.714286  2.500000  2.823529  2.823529  3.230769  3.333333  1.900000  3.200000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.714286  1.800000  2.823529  2.823529  3.333333  3.166667  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.888889  2.888889  2.000000  2.000000  1.909091  1.750000  3.166667  3.272727      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.888889  2.777778  1.692308  1.818182  1.666667  2.666667  3.272727  3.272727      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.750000  2.736842  1.833333  2.250000  1.750000  2.000000  3.454545  3.600000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.736842  2.736842  1.571429  1.600000  1.538462  2.000000  3.600000  3.400000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.722222  2.823529  1.571429  2.250000  1.538462  2.000000  3.333333  3.333333      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.777778  2.823529  1.769231  1.600000  2.222222  2.000000  3.333333  3.166667      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  3.000000  3.000000  1.466667  2.000000  1.666667  1.750000  3.076923  3.076923      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.941176  2.875000  1.642857  1.818182  2.000000  2.666667  3.076923  3.076923      -nan      -nan      -nan      -nan 
average row locality = 8191/3248 = 2.521860
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        59        65        26        18         0         0         0         0         0         0         0         0        17        10        30        28 
dram[1]:        59        65        26        20         0         0         0         0         0         0         0         0        16        12        28        28 
dram[2]:        61        67        26        22         0         0         0         0         0         0         0         0        17        14        30        28 
dram[3]:        59        67        26        20         0         0         0         0         0         0         0         0        16        14        28        26 
dram[4]:        64        63        26        22         0         0         0         0         0         0         0         0        16        14        32        32 
dram[5]:        65        63        27        20         0         0         0         0         0         0         0         0        16        14        32        30 
dram[6]:        63        61        26        18         0         0         0         0         0         0         0         0        16        10        32        32 
dram[7]:        58        61        27        20         0         0         0         0         0         0         0         0        16        12        32        32 
dram[8]:        28        24        57        56         0         0         0         0         0         0         0         0        36        36        14        12 
dram[9]:        29        22        58        56         0         0         0         0         0         0         0         0        36        34        14        14 
dram[10]:        28        20        56        55         0         0         0         0         0         0         0         0        36        36        14         8 
dram[11]:        31        20        58        54         0         0         0         0         0         0         0         0        36        36        14        10 
dram[12]:        32        20        60        59         0         0         0         0         0         0         0         0        34        32        15         8 
dram[13]:        32        20        60        58         0         0         0         0         0         0         0         0        32        32        14        10 
dram[14]:        32        24        62        60         0         0         0         0         0         0         0         0        34        32        15        12 
dram[15]:        32        22        60        60         0         0         0         0         0         0         0         0        32        30        14        14 
dram[16]:         0         0         0         0        24        20        44        44        44        44        18        16         0         0         0         0 
dram[17]:         0         0         0         0        25        18        46        44        44        42        18        14         0         0         0         0 
dram[18]:         0         0         0         0        24        16        44        44        44        44        18        12         0         0         0         0 
dram[19]:         0         0         0         0        25        20        46        42        44        44        18        14         0         0         0         0 
dram[20]:         0         0         0         0        24        16        48        48        42        40        19        12         0         0         0         0 
dram[21]:         0         0         0         0        24        20        48        46        40        40        18        14         0         0         0         0 
dram[22]:         0         0         0         0        24        20        48        48        42        40        19        16         0         0         0         0 
dram[23]:         0         0         0         0        24        18        48        48        40        38        18        14         0         0         0         0 
dram[24]:         0         0         0         0        52        52        22        14        21        14        38        36         0         0         0         0 
dram[25]:         0         0         0         0        52        50        22        20        20        16        36        36         0         0         0         0 
dram[26]:         0         0         0         0        55        52        22        18        21        18        38        36         0         0         0         0 
dram[27]:         0         0         0         0        52        52        22        16        20        14        36        34         0         0         0         0 
dram[28]:         0         0         0         0        49        48        22        18        20        18        40        40         0         0         0         0 
dram[29]:         0         0         0         0        50        48        23        16        20        14        40        38         0         0         0         0 
dram[30]:         0         0         0         0        48        48        22        14        20        14        40        40         0         0         0         0 
dram[31]:         0         0         0         0        50        46        23        20        20        16        40        40         0         0         0         0 
total dram reads = 8191
min_bank_accesses = 0!
chip skew: 271/246 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        431       408      1007      1183    none      none      none      none      none      none      none      none         960      1194       405       362
dram[1]:        436       416      1008      1081    none      none      none      none      none      none      none      none         879      1059       407       381
dram[2]:        447       424      1093      1023    none      none      none      none      none      none      none      none         958       947       405       389
dram[3]:        440       418      1041      1097    none      none      none      none      none      none      none      none         884       928       408       416
dram[4]:        469       432       900       984    none      none      none      none      none      none      none      none        1073      1004       398       388
dram[5]:        442       422       949      1053    none      none      none      none      none      none      none      none        1065       985       405       410
dram[6]:        438       411       899      1134    none      none      none      none      none      none      none      none         928      1278       405       372
dram[7]:        437       416       947      1036    none      none      none      none      none      none      none      none        1040      1123       405       383
dram[8]:        903       979       451       420    none      none      none      none      none      none      none      none         407       399      1085      1013
dram[9]:        946      1035       432       411    none      none      none      none      none      none      none      none         408       401      1084       896
dram[10]:        901      1113       428       400    none      none      none      none      none      none      none      none         411       381       923      1362
dram[11]:        816      1092       430       411    none      none      none      none      none      none      none      none         410       389       973      1165
dram[12]:        803      1158       424       397    none      none      none      none      none      none      none      none         414       376       965      1262
dram[13]:        804      1138       426       411    none      none      none      none      none      none      none      none         415       392       866      1091
dram[14]:        867      1015       431       413    none      none      none      none      none      none      none      none         410       396       957       946
dram[15]:        865      1076       426       408    none      none      none      none      none      none      none      none         412       406       868       839
dram[16]:     none      none      none      none         898       990       420       404       416       409      1048       986    none      none      none      none  
dram[17]:     none      none      none      none         943      1072       423       395       413       390      1045      1067    none      none      none      none  
dram[18]:     none      none      none      none         899      1165       418       386       419       394       929      1224    none      none      none      none  
dram[19]:     none      none      none      none         949       980       421       415       415       398      1083      1088    none      none      none      none  
dram[20]:     none      none      none      none        1017      1219       414       383       422       392       948      1151    none      none      none      none  
dram[21]:     none      none      none      none        1021      1024       417       415       420       402       886      1032    none      none      none      none  
dram[22]:     none      none      none      none        1113      1031       414       399       419       408       956       935    none      none      none      none  
dram[23]:     none      none      none      none        1004      1123       419       397       418       393       880      1010    none      none      none      none  
dram[24]:     none      none      none      none         416       387      1029      1261       946      1119       419       385    none      none      none      none  
dram[25]:     none      none      none      none         419       409      1029       967       891      1013       418       397    none      none      none      none  
dram[26]:     none      none      none      none         417       404      1131      1048       952       944       415       402    none      none      none      none  
dram[27]:     none      none      none      none         420       401       964      1153       893      1091       416       399    none      none      none      none  
dram[28]:     none      none      none      none         434       409       896      1004      1047       990       412       404    none      none      none      none  
dram[29]:     none      none      none      none         426       401       946      1097      1034      1150       411       395    none      none      none      none  
dram[30]:     none      none      none      none         421       391       897      1200       930      1182       416       389    none      none      none      none  
dram[31]:     none      none      none      none         424       410       951       926      1127      1061       412       394    none      none      none      none  
maximum mf latency per bank:
dram[0]:        400       400       397       395         0         0         0         0         0         0         0         0       390       377       358       358
dram[1]:        400       406       397       400         0         0         0         0         0         0         0         0       397       399       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       348       347
dram[3]:        400       405       397       398         0         0         0         0         0         0         0         0       400       397       384       384
dram[4]:        409       403       397       394         0         0         0         0         0         0         0         0       396       398       362       368
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       400       397       400       400
dram[6]:        384       381       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        380       381       397       397         0         0         0         0         0         0         0         0       399       396       398       400
dram[8]:        396       393       399       399         0         0         0         0         0         0         0         0       400       406       370       348
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       366       371
dram[10]:        396       393       386       381         0         0         0         0         0         0         0         0       400       406       356       343
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       362       360
dram[12]:        397       394       400       400         0         0         0         0         0         0         0         0       403       379       413       343
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       380       379       365       372
dram[14]:        397       394       410       400         0         0         0         0         0         0         0         0       370       349       351       344
dram[15]:        399       395       400       406         0         0         0         0         0         0         0         0       380       384       366       370
dram[16]:          0         0         0         0       397       400       381       379       400       406       390       376         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       381       400       400       398       395         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       379       400       406       393       398         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       400       400       394       399         0         0         0         0
dram[20]:          0         0         0         0       397       399       400       400       404       381       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       400       406       384       379       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       400       400       404       381       390       379         0         0         0         0
dram[23]:          0         0         0         0       397       400       400       406       384       379       397       400         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       399       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       400       406       397       400       397       400       384       379         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       399       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       400       406       397       398       397       400       384       379         0         0         0         0
dram[28]:          0         0         0         0       381       379       401       400       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       394       399       400       400         0         0         0         0
dram[30]:          0         0         0         0       381       379       397       400       397       398       400       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127711 n_act=95 n_pre=87 n_ref_event=0 n_req=253 n_rd=253 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001974
n_activity=2650 dram_eff=0.09547
bk0: 59a 127589i bk1: 65a 127410i bk2: 26a 127730i bk3: 18a 127852i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 17a 127874i bk13: 10a 128040i bk14: 30a 127938i bk15: 28a 127961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.624506
Row_Buffer_Locality_read = 0.624506
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.818458
Bank_Level_Parallism_Col = 1.352652
Bank_Level_Parallism_Ready = 1.007905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.341847 

BW Util details:
bwutil = 0.001974 
total_CMD = 128142 
util_bw = 253 
Wasted_Col = 814 
Wasted_Row = 580 
Idle = 126495 

BW Util Bottlenecks: 
RCDc_limit = 1049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127711 
Read = 253 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 87 
n_ref = 0 
n_req = 253 
total_req = 253 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 253 
Row_Bus_Util =  0.001420 
CoL_Bus_Util = 0.001974 
Either_Row_CoL_Bus_Util = 0.003363 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.009281 
queue_avg = 0.015787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0157872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127700 n_act=101 n_pre=93 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001982
n_activity=2521 dram_eff=0.1008
bk0: 59a 127454i bk1: 65a 127356i bk2: 26a 127733i bk3: 20a 127812i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127913i bk13: 12a 127978i bk14: 28a 127931i bk15: 28a 127928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602362
Row_Buffer_Locality_read = 0.602362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.055695
Bank_Level_Parallism_Col = 1.479466
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477413 

BW Util details:
bwutil = 0.001982 
total_CMD = 128142 
util_bw = 254 
Wasted_Col = 764 
Wasted_Row = 580 
Idle = 126544 

BW Util Bottlenecks: 
RCDc_limit = 1100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127700 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 93 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 254 
Row_Bus_Util =  0.001514 
CoL_Bus_Util = 0.001982 
Either_Row_CoL_Bus_Util = 0.003449 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.013575 
queue_avg = 0.017793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0177928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127679 n_act=105 n_pre=97 n_ref_event=0 n_req=265 n_rd=265 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002068
n_activity=2928 dram_eff=0.09051
bk0: 61a 127317i bk1: 67a 127376i bk2: 26a 127733i bk3: 22a 127847i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 17a 127907i bk13: 14a 128002i bk14: 30a 127972i bk15: 28a 127996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603774
Row_Buffer_Locality_read = 0.603774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.772628
Bank_Level_Parallism_Col = 1.391667
Bank_Level_Parallism_Ready = 1.003774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383333 

BW Util details:
bwutil = 0.002068 
total_CMD = 128142 
util_bw = 265 
Wasted_Col = 869 
Wasted_Row = 700 
Idle = 126308 

BW Util Bottlenecks: 
RCDc_limit = 1157 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127679 
Read = 265 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 105 
n_pre = 97 
n_ref = 0 
n_req = 265 
total_req = 265 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 265 
Row_Bus_Util =  0.001576 
CoL_Bus_Util = 0.002068 
Either_Row_CoL_Bus_Util = 0.003613 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.008639 
queue_avg = 0.019814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.019814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127684 n_act=108 n_pre=100 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001998
n_activity=2799 dram_eff=0.09146
bk0: 59a 127392i bk1: 67a 127373i bk2: 26a 127673i bk3: 20a 127852i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127869i bk13: 14a 127941i bk14: 28a 127970i bk15: 26a 127967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578125
Row_Buffer_Locality_read = 0.578125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.949448
Bank_Level_Parallism_Col = 1.447619
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.442857 

BW Util details:
bwutil = 0.001998 
total_CMD = 128142 
util_bw = 256 
Wasted_Col = 844 
Wasted_Row = 621 
Idle = 126421 

BW Util Bottlenecks: 
RCDc_limit = 1162 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127684 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 100 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 256 
Row_Bus_Util =  0.001623 
CoL_Bus_Util = 0.001998 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.013100 
queue_avg = 0.018714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0187136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127665 n_act=109 n_pre=101 n_ref_event=0 n_req=269 n_rd=269 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=2725 dram_eff=0.09872
bk0: 64a 127391i bk1: 63a 127404i bk2: 26a 127591i bk3: 22a 127851i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127870i bk13: 14a 128001i bk14: 32a 127920i bk15: 32a 127904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594796
Row_Buffer_Locality_read = 0.594796
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.088394
Bank_Level_Parallism_Col = 1.492809
Bank_Level_Parallism_Ready = 1.003717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490892 

BW Util details:
bwutil = 0.002099 
total_CMD = 128142 
util_bw = 269 
Wasted_Col = 821 
Wasted_Row = 573 
Idle = 126479 

BW Util Bottlenecks: 
RCDc_limit = 1176 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127665 
Read = 269 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 101 
n_ref = 0 
n_req = 269 
total_req = 269 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 269 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.003722 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004193 
queue_avg = 0.020672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0206724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127666 n_act=109 n_pre=101 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002084
n_activity=2796 dram_eff=0.09549
bk0: 65a 127381i bk1: 63a 127436i bk2: 27a 127588i bk3: 20a 127847i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127940i bk13: 14a 127939i bk14: 32a 127896i bk15: 30a 127893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.591760
Row_Buffer_Locality_read = 0.591760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.005181
Bank_Level_Parallism_Col = 1.463208
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446226 

BW Util details:
bwutil = 0.002084 
total_CMD = 128142 
util_bw = 267 
Wasted_Col = 842 
Wasted_Row = 628 
Idle = 126405 

BW Util Bottlenecks: 
RCDc_limit = 1185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127666 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 101 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 210 
issued_total_col = 267 
Row_Bus_Util =  0.001639 
CoL_Bus_Util = 0.002084 
Either_Row_CoL_Bus_Util = 0.003715 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002101 
queue_avg = 0.020649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.020649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127683 n_act=105 n_pre=97 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002013
n_activity=2664 dram_eff=0.09685
bk0: 63a 127467i bk1: 61a 127483i bk2: 26a 127589i bk3: 18a 127853i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127913i bk13: 10a 128038i bk14: 32a 127877i bk15: 32a 127870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593023
Row_Buffer_Locality_read = 0.593023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.990361
Bank_Level_Parallism_Col = 1.515152
Bank_Level_Parallism_Ready = 1.007752
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497980 

BW Util details:
bwutil = 0.002013 
total_CMD = 128142 
util_bw = 258 
Wasted_Col = 779 
Wasted_Row = 623 
Idle = 126482 

BW Util Bottlenecks: 
RCDc_limit = 1128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127683 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 105 
n_pre = 97 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 258 
Row_Bus_Util =  0.001576 
CoL_Bus_Util = 0.002013 
Either_Row_CoL_Bus_Util = 0.003582 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002179 
queue_avg = 0.018706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0187058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127689 n_act=104 n_pre=96 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002013
n_activity=2828 dram_eff=0.09123
bk0: 58a 127615i bk1: 61a 127483i bk2: 27a 127590i bk3: 20a 127811i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 16a 127926i bk13: 12a 127977i bk14: 32a 127872i bk15: 32a 127868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596899
Row_Buffer_Locality_read = 0.596899
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.888502
Bank_Level_Parallism_Col = 1.399811
Bank_Level_Parallism_Ready = 1.003876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.382798 

BW Util details:
bwutil = 0.002013 
total_CMD = 128142 
util_bw = 258 
Wasted_Col = 852 
Wasted_Row = 612 
Idle = 126420 

BW Util Bottlenecks: 
RCDc_limit = 1155 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127689 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 96 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 258 
Row_Bus_Util =  0.001561 
CoL_Bus_Util = 0.002013 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011038 
queue_avg = 0.017816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0178162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127684 n_act=104 n_pre=96 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002052
n_activity=2710 dram_eff=0.09705
bk0: 28a 127520i bk1: 24a 127784i bk2: 57a 127515i bk3: 56a 127528i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 36a 127852i bk13: 36a 127838i bk14: 14a 127978i bk15: 12a 128078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604563
Row_Buffer_Locality_read = 0.604563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.989170
Bank_Level_Parallism_Col = 1.468043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468043 

BW Util details:
bwutil = 0.002052 
total_CMD = 128142 
util_bw = 263 
Wasted_Col = 801 
Wasted_Row = 598 
Idle = 126480 

BW Util Bottlenecks: 
RCDc_limit = 1121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127684 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 96 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 263 
Row_Bus_Util =  0.001561 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.010917 
queue_avg = 0.020025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0200247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127684 n_act=104 n_pre=96 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002052
n_activity=2768 dram_eff=0.09501
bk0: 29a 127567i bk1: 22a 127854i bk2: 58a 127504i bk3: 56a 127555i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 36a 127844i bk13: 34a 127842i bk14: 14a 127975i bk15: 14a 127972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604563
Row_Buffer_Locality_read = 0.604563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.916035
Bank_Level_Parallism_Col = 1.425287
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416667 

BW Util details:
bwutil = 0.002052 
total_CMD = 128142 
util_bw = 263 
Wasted_Col = 830 
Wasted_Row = 622 
Idle = 126427 

BW Util Bottlenecks: 
RCDc_limit = 1138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127684 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 96 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 263 
Row_Bus_Util =  0.001561 
CoL_Bus_Util = 0.002052 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.010917 
queue_avg = 0.019018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.019018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127695 n_act=102 n_pre=94 n_ref_event=0 n_req=253 n_rd=253 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001974
n_activity=2654 dram_eff=0.09533
bk0: 28a 127525i bk1: 20a 127791i bk2: 56a 127585i bk3: 55a 127570i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 36a 127815i bk13: 36a 127807i bk14: 14a 127989i bk15: 8a 128106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596838
Row_Buffer_Locality_read = 0.596838
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.935308
Bank_Level_Parallism_Col = 1.492843
Bank_Level_Parallism_Ready = 1.007905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484663 

BW Util details:
bwutil = 0.001974 
total_CMD = 128142 
util_bw = 253 
Wasted_Col = 772 
Wasted_Row = 629 
Idle = 126488 

BW Util Bottlenecks: 
RCDc_limit = 1096 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127695 
Read = 253 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 102 
n_pre = 94 
n_ref = 0 
n_req = 253 
total_req = 253 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 253 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.001974 
Either_Row_CoL_Bus_Util = 0.003488 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004474 
queue_avg = 0.018323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183234
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127684 n_act=107 n_pre=99 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002021
n_activity=3011 dram_eff=0.08602
bk0: 31a 127516i bk1: 20a 127815i bk2: 58a 127546i bk3: 54a 127592i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 36a 127820i bk13: 36a 127817i bk14: 14a 127992i bk15: 10a 127985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586873
Row_Buffer_Locality_read = 0.586873
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.810826
Bank_Level_Parallism_Col = 1.347518
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.336879 

BW Util details:
bwutil = 0.002021 
total_CMD = 128142 
util_bw = 259 
Wasted_Col = 926 
Wasted_Row = 644 
Idle = 126313 

BW Util Bottlenecks: 
RCDc_limit = 1194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127684 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 99 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 259 
Row_Bus_Util =  0.001608 
CoL_Bus_Util = 0.002021 
Either_Row_CoL_Bus_Util = 0.003574 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.015284 
queue_avg = 0.018760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0187604
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127689 n_act=104 n_pre=96 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002029
n_activity=3041 dram_eff=0.0855
bk0: 32a 127582i bk1: 20a 127791i bk2: 60a 127518i bk3: 59a 127511i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 34a 127875i bk13: 32a 127909i bk14: 15a 127939i bk15: 8a 128106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.734247
Bank_Level_Parallism_Col = 1.346570
Bank_Level_Parallism_Ready = 1.011539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.339350 

BW Util details:
bwutil = 0.002029 
total_CMD = 128142 
util_bw = 260 
Wasted_Col = 904 
Wasted_Row = 661 
Idle = 126317 

BW Util Bottlenecks: 
RCDc_limit = 1158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127689 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 96 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 260 
Row_Bus_Util =  0.001561 
CoL_Bus_Util = 0.002029 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.015453 
queue_avg = 0.017933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0179332
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127689 n_act=105 n_pre=97 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002013
n_activity=2881 dram_eff=0.08955
bk0: 32a 127586i bk1: 20a 127813i bk2: 60a 127488i bk3: 58a 127477i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 32a 127877i bk13: 32a 127869i bk14: 14a 127973i bk15: 10a 127975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593023
Row_Buffer_Locality_read = 0.593023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933913
Bank_Level_Parallism_Col = 1.432252
Bank_Level_Parallism_Ready = 1.011628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432252 

BW Util details:
bwutil = 0.002013 
total_CMD = 128142 
util_bw = 258 
Wasted_Col = 841 
Wasted_Row = 626 
Idle = 126417 

BW Util Bottlenecks: 
RCDc_limit = 1151 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127689 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 105 
n_pre = 97 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 258 
Row_Bus_Util =  0.001576 
CoL_Bus_Util = 0.002013 
Either_Row_CoL_Bus_Util = 0.003535 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.015453 
queue_avg = 0.018846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0188463
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127680 n_act=101 n_pre=93 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002115
n_activity=2962 dram_eff=0.09149
bk0: 32a 127663i bk1: 24a 127788i bk2: 62a 127445i bk3: 60a 127487i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 34a 127909i bk13: 32a 127943i bk14: 15a 128001i bk15: 12a 128081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627306
Row_Buffer_Locality_read = 0.627306
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.735955
Bank_Level_Parallism_Col = 1.361034
Bank_Level_Parallism_Ready = 1.007380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352724 

BW Util details:
bwutil = 0.002115 
total_CMD = 128142 
util_bw = 271 
Wasted_Col = 866 
Wasted_Row = 643 
Idle = 126362 

BW Util Bottlenecks: 
RCDc_limit = 1117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127680 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 93 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 271 
Row_Bus_Util =  0.001514 
CoL_Bus_Util = 0.002115 
Either_Row_CoL_Bus_Util = 0.003605 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.006494 
queue_avg = 0.017769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0177693
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127688 n_act=102 n_pre=94 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00206
n_activity=2809 dram_eff=0.09398
bk0: 32a 127603i bk1: 22a 127854i bk2: 60a 127481i bk3: 60a 127471i bk4: 0a 128142i bk5: 0a 128142i bk6: 0a 128142i bk7: 0a 128142i bk8: 0a 128142i bk9: 0a 128142i bk10: 0a 128142i bk11: 0a 128142i bk12: 32a 127906i bk13: 30a 127904i bk14: 14a 127974i bk15: 14a 127979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613636
Row_Buffer_Locality_read = 0.613636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.912322
Bank_Level_Parallism_Col = 1.410355
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410355 

BW Util details:
bwutil = 0.002060 
total_CMD = 128142 
util_bw = 264 
Wasted_Col = 826 
Wasted_Row = 598 
Idle = 126454 

BW Util Bottlenecks: 
RCDc_limit = 1109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127688 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 102 
n_pre = 94 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 264 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.002060 
Either_Row_CoL_Bus_Util = 0.003543 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.013216 
queue_avg = 0.017535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0175352
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127706 n_act=96 n_pre=88 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001982
n_activity=2448 dram_eff=0.1038
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127658i bk5: 20a 127912i bk6: 44a 127724i bk7: 44a 127709i bk8: 44a 127721i bk9: 44a 127709i bk10: 18a 127886i bk11: 16a 128016i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.622047
Row_Buffer_Locality_read = 0.622047
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.066983
Bank_Level_Parallism_Col = 1.514690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514690 

BW Util details:
bwutil = 0.001982 
total_CMD = 128142 
util_bw = 254 
Wasted_Col = 705 
Wasted_Row = 519 
Idle = 126664 

BW Util Bottlenecks: 
RCDc_limit = 1026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127706 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 88 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 254 
Row_Bus_Util =  0.001436 
CoL_Bus_Util = 0.001982 
Either_Row_CoL_Bus_Util = 0.003402 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004587 
queue_avg = 0.017254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172543
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127712 n_act=97 n_pre=89 n_ref_event=0 n_req=251 n_rd=251 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001959
n_activity=2526 dram_eff=0.09937
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 25a 127734i bk5: 18a 127852i bk6: 46a 127686i bk7: 44a 127725i bk8: 44a 127742i bk9: 42a 127743i bk10: 18a 127948i bk11: 14a 127941i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613546
Row_Buffer_Locality_read = 0.613546
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.937058
Bank_Level_Parallism_Col = 1.416244
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416244 

BW Util details:
bwutil = 0.001959 
total_CMD = 128142 
util_bw = 251 
Wasted_Col = 779 
Wasted_Row = 527 
Idle = 126585 

BW Util Bottlenecks: 
RCDc_limit = 1066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127712 
Read = 251 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 89 
n_ref = 0 
n_req = 251 
total_req = 251 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 251 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.001959 
Either_Row_CoL_Bus_Util = 0.003356 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.016279 
queue_avg = 0.016786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167861
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127704 n_act=100 n_pre=92 n_ref_event=0 n_req=246 n_rd=246 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00192
n_activity=2424 dram_eff=0.1015
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127618i bk5: 16a 127876i bk6: 44a 127746i bk7: 44a 127732i bk8: 44a 127688i bk9: 44a 127677i bk10: 18a 127852i bk11: 12a 127974i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593496
Row_Buffer_Locality_read = 0.593496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.153177
Bank_Level_Parallism_Col = 1.570011
Bank_Level_Parallism_Ready = 1.004065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570011 

BW Util details:
bwutil = 0.001920 
total_CMD = 128142 
util_bw = 246 
Wasted_Col = 701 
Wasted_Row = 548 
Idle = 126647 

BW Util Bottlenecks: 
RCDc_limit = 1061 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127704 
Read = 246 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 246 
total_req = 246 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 246 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001920 
Either_Row_CoL_Bus_Util = 0.003418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0185419
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127704 n_act=100 n_pre=92 n_ref_event=0 n_req=253 n_rd=253 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001974
n_activity=2670 dram_eff=0.09476
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 25a 127657i bk5: 20a 127809i bk6: 46a 127720i bk7: 42a 127759i bk8: 44a 127717i bk9: 44a 127718i bk10: 18a 127945i bk11: 14a 127978i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604743
Row_Buffer_Locality_read = 0.604743
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.879415
Bank_Level_Parallism_Col = 1.393586
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.393586 

BW Util details:
bwutil = 0.001974 
total_CMD = 128142 
util_bw = 253 
Wasted_Col = 823 
Wasted_Row = 566 
Idle = 126500 

BW Util Bottlenecks: 
RCDc_limit = 1104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127704 
Read = 253 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 253 
total_req = 253 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 253 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001974 
Either_Row_CoL_Bus_Util = 0.003418 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.015982 
queue_avg = 0.017028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.017028
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127716 n_act=96 n_pre=88 n_ref_event=0 n_req=249 n_rd=249 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001943
n_activity=2563 dram_eff=0.09715
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127760i bk5: 16a 127876i bk6: 48a 127694i bk7: 48a 127690i bk8: 42a 127748i bk9: 40a 127788i bk10: 19a 127888i bk11: 12a 127976i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.890944
Bank_Level_Parallism_Col = 1.405679
Bank_Level_Parallism_Ready = 1.004016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405679 

BW Util details:
bwutil = 0.001943 
total_CMD = 128142 
util_bw = 249 
Wasted_Col = 782 
Wasted_Row = 537 
Idle = 126574 

BW Util Bottlenecks: 
RCDc_limit = 1056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127716 
Read = 249 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 88 
n_ref = 0 
n_req = 249 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 249 
Row_Bus_Util =  0.001436 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.003324 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.016432 
queue_avg = 0.016809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0168095
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127700 n_act=100 n_pre=92 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001951
n_activity=2449 dram_eff=0.1021
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127698i bk5: 20a 127809i bk6: 48a 127663i bk7: 46a 127649i bk8: 40a 127766i bk9: 40a 127757i bk10: 18a 127850i bk11: 14a 127978i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.174442
Bank_Level_Parallism_Col = 1.558952
Bank_Level_Parallism_Ready = 1.004000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558952 

BW Util details:
bwutil = 0.001951 
total_CMD = 128142 
util_bw = 250 
Wasted_Col = 707 
Wasted_Row = 522 
Idle = 126663 

BW Util Bottlenecks: 
RCDc_limit = 1064 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127700 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 250 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001951 
Either_Row_CoL_Bus_Util = 0.003449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0182688
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127706 n_act=96 n_pre=88 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002006
n_activity=2712 dram_eff=0.09476
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127723i bk5: 20a 127912i bk6: 48a 127671i bk7: 48a 127663i bk8: 42a 127782i bk9: 40a 127820i bk10: 19a 127852i bk11: 16a 128009i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626459
Row_Buffer_Locality_read = 0.626459
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.789124
Bank_Level_Parallism_Col = 1.351064
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.351064 

BW Util details:
bwutil = 0.002006 
total_CMD = 128142 
util_bw = 257 
Wasted_Col = 824 
Wasted_Row = 574 
Idle = 126487 

BW Util Bottlenecks: 
RCDc_limit = 1056 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127706 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 88 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 257 
Row_Bus_Util =  0.001436 
CoL_Bus_Util = 0.002006 
Either_Row_CoL_Bus_Util = 0.003402 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011468 
queue_avg = 0.015436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015436
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127710 n_act=98 n_pre=90 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001935
n_activity=2496 dram_eff=0.09936
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 24a 127737i bk5: 18a 127850i bk6: 48a 127641i bk7: 48a 127619i bk8: 40a 127795i bk9: 38a 127792i bk10: 18a 127887i bk11: 14a 127939i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604839
Row_Buffer_Locality_read = 0.604839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.077128
Bank_Level_Parallism_Col = 1.490948
Bank_Level_Parallism_Ready = 1.004032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490948 

BW Util details:
bwutil = 0.001935 
total_CMD = 128142 
util_bw = 248 
Wasted_Col = 735 
Wasted_Row = 521 
Idle = 126638 

BW Util Bottlenecks: 
RCDc_limit = 1055 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127710 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 90 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 248 
Row_Bus_Util =  0.001467 
CoL_Bus_Util = 0.001935 
Either_Row_CoL_Bus_Util = 0.003371 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.009259 
queue_avg = 0.017699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0176991
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127713 n_act=96 n_pre=88 n_ref_event=0 n_req=249 n_rd=249 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001943
n_activity=2556 dram_eff=0.09742
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 52a 127645i bk5: 52a 127637i bk6: 22a 127826i bk7: 14a 127938i bk8: 21a 127822i bk9: 14a 127910i bk10: 38a 127811i bk11: 36a 127852i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.857413
Bank_Level_Parallism_Col = 1.392965
Bank_Level_Parallism_Ready = 1.008032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392965 

BW Util details:
bwutil = 0.001943 
total_CMD = 128142 
util_bw = 249 
Wasted_Col = 793 
Wasted_Row = 543 
Idle = 126557 

BW Util Bottlenecks: 
RCDc_limit = 1060 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127713 
Read = 249 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 88 
n_ref = 0 
n_req = 249 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 249 
Row_Bus_Util =  0.001436 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.003348 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.009324 
queue_avg = 0.016724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0167236
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127699 n_act=100 n_pre=92 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001967
n_activity=2442 dram_eff=0.1032
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 52a 127613i bk5: 50a 127590i bk6: 22a 127759i bk7: 20a 127808i bk8: 20a 127786i bk9: 16a 127978i bk10: 36a 127820i bk11: 36a 127816i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603175
Row_Buffer_Locality_read = 0.603175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.122691
Bank_Level_Parallism_Col = 1.511603
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511603 

BW Util details:
bwutil = 0.001967 
total_CMD = 128142 
util_bw = 252 
Wasted_Col = 738 
Wasted_Row = 526 
Idle = 126626 

BW Util Bottlenecks: 
RCDc_limit = 1071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127699 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 252 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001967 
Either_Row_CoL_Bus_Util = 0.003457 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002257 
queue_avg = 0.018433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0184327
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127693 n_act=101 n_pre=93 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002029
n_activity=2676 dram_eff=0.09716
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 55a 127571i bk5: 52a 127602i bk6: 22a 127789i bk7: 18a 127915i bk8: 21a 127786i bk9: 18a 127868i bk10: 38a 127845i bk11: 36a 127883i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.611538
Row_Buffer_Locality_read = 0.611538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.887485
Bank_Level_Parallism_Col = 1.385932
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385932 

BW Util details:
bwutil = 0.002029 
total_CMD = 128142 
util_bw = 260 
Wasted_Col = 840 
Wasted_Row = 562 
Idle = 126480 

BW Util Bottlenecks: 
RCDc_limit = 1114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127693 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 93 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 260 
Row_Bus_Util =  0.001514 
CoL_Bus_Util = 0.002029 
Either_Row_CoL_Bus_Util = 0.003504 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011136 
queue_avg = 0.018308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0183078
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127705 n_act=102 n_pre=94 n_ref_event=0 n_req=246 n_rd=246 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00192
n_activity=2537 dram_eff=0.09696
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 52a 127590i bk5: 52a 127569i bk6: 22a 127737i bk7: 16a 127850i bk8: 20a 127747i bk9: 14a 127939i bk10: 36a 127849i bk11: 34a 127845i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585366
Row_Buffer_Locality_read = 0.585366
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.103359
Bank_Level_Parallism_Col = 1.468973
Bank_Level_Parallism_Ready = 1.004065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468973 

BW Util details:
bwutil = 0.001920 
total_CMD = 128142 
util_bw = 246 
Wasted_Col = 781 
Wasted_Row = 521 
Idle = 126594 

BW Util Bottlenecks: 
RCDc_limit = 1102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127705 
Read = 246 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 102 
n_pre = 94 
n_ref = 0 
n_req = 246 
total_req = 246 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 246 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.001920 
Either_Row_CoL_Bus_Util = 0.003410 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011442 
queue_avg = 0.018269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0182688
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127691 n_act=103 n_pre=95 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00199
n_activity=2421 dram_eff=0.1053
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 49a 127643i bk5: 48a 127648i bk6: 22a 127720i bk7: 18a 127915i bk8: 20a 127742i bk9: 18a 127876i bk10: 40a 127785i bk11: 40a 127774i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596078
Row_Buffer_Locality_read = 0.596078
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.194927
Bank_Level_Parallism_Col = 1.527027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522869 

BW Util details:
bwutil = 0.001990 
total_CMD = 128142 
util_bw = 255 
Wasted_Col = 747 
Wasted_Row = 496 
Idle = 126644 

BW Util Bottlenecks: 
RCDc_limit = 1105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127691 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 95 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 255 
Row_Bus_Util =  0.001545 
CoL_Bus_Util = 0.001990 
Either_Row_CoL_Bus_Util = 0.003520 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004435 
queue_avg = 0.018784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0187838
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127709 n_act=98 n_pre=90 n_ref_event=0 n_req=249 n_rd=249 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001943
n_activity=2424 dram_eff=0.1027
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 50a 127633i bk5: 48a 127671i bk6: 23a 127760i bk7: 16a 127848i bk8: 20a 127888i bk9: 14a 127938i bk10: 40a 127796i bk11: 38a 127793i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.606426
Row_Buffer_Locality_read = 0.606426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.030545
Bank_Level_Parallism_Col = 1.453416
Bank_Level_Parallism_Ready = 1.004016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453416 

BW Util details:
bwutil = 0.001943 
total_CMD = 128142 
util_bw = 249 
Wasted_Col = 759 
Wasted_Row = 498 
Idle = 126636 

BW Util Bottlenecks: 
RCDc_limit = 1074 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127709 
Read = 249 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 90 
n_ref = 0 
n_req = 249 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 249 
Row_Bus_Util =  0.001467 
CoL_Bus_Util = 0.001943 
Either_Row_CoL_Bus_Util = 0.003379 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.009238 
queue_avg = 0.017996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0179957
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127706 n_act=100 n_pre=92 n_ref_event=0 n_req=246 n_rd=246 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00192
n_activity=2357 dram_eff=0.1044
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 48a 127698i bk5: 48a 127682i bk6: 22a 127685i bk7: 14a 127939i bk8: 20a 127782i bk9: 14a 127914i bk10: 40a 127750i bk11: 40a 127739i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593496
Row_Buffer_Locality_read = 0.593496
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.188485
Bank_Level_Parallism_Col = 1.552775
Bank_Level_Parallism_Ready = 1.008130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552775 

BW Util details:
bwutil = 0.001920 
total_CMD = 128142 
util_bw = 246 
Wasted_Col = 711 
Wasted_Row = 502 
Idle = 126683 

BW Util Bottlenecks: 
RCDc_limit = 1064 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127706 
Read = 246 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 246 
total_req = 246 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 246 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001920 
Either_Row_CoL_Bus_Util = 0.003402 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.004587 
queue_avg = 0.018597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0185966
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=128142 n_nop=127700 n_act=100 n_pre=92 n_ref_event=0 n_req=255 n_rd=255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00199
n_activity=2547 dram_eff=0.1001
bk0: 0a 128142i bk1: 0a 128142i bk2: 0a 128142i bk3: 0a 128142i bk4: 50a 127657i bk5: 46a 127698i bk6: 23a 127723i bk7: 20a 127795i bk8: 20a 127866i bk9: 16a 127978i bk10: 40a 127769i bk11: 40a 127768i bk12: 0a 128142i bk13: 0a 128142i bk14: 0a 128142i bk15: 0a 128142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607843
Row_Buffer_Locality_read = 0.607843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.016067
Bank_Level_Parallism_Col = 1.455375
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455375 

BW Util details:
bwutil = 0.001990 
total_CMD = 128142 
util_bw = 255 
Wasted_Col = 775 
Wasted_Row = 526 
Idle = 126586 

BW Util Bottlenecks: 
RCDc_limit = 1099 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128142 
n_nop = 127700 
Read = 255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 92 
n_ref = 0 
n_req = 255 
total_req = 255 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 255 
Row_Bus_Util =  0.001498 
CoL_Bus_Util = 0.001990 
Either_Row_CoL_Bus_Util = 0.003449 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011312 
queue_avg = 0.018230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 283, Miss = 208, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 315, Miss = 223, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 283, Miss = 208, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 307, Miss = 222, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 316, Miss = 222, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 317, Miss = 221, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 215, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 307, Miss = 217, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 314, Miss = 225, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 312, Miss = 222, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 322, Miss = 226, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 302, Miss = 219, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 292, Miss = 214, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 292, Miss = 220, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 293, Miss = 211, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 311, Miss = 225, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 307, Miss = 220, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 302, Miss = 217, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 315, Miss = 222, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 295, Miss = 215, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 286, Miss = 209, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 286, Miss = 216, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 293, Miss = 212, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 214, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 289, Miss = 211, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 293, Miss = 215, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 210, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 284, Miss = 212, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 321, Miss = 225, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 294, Miss = 212, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 303, Miss = 219, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 210, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 300, Miss = 214, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 208, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 304, Miss = 214, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 284, Miss = 207, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 280, Miss = 204, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 280, Miss = 210, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 296, Miss = 208, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 304, Miss = 215, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 283, Miss = 206, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 303, Miss = 213, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 285, Miss = 206, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 297, Miss = 212, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 311, Miss = 217, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 303, Miss = 210, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 286, Miss = 211, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 286, Miss = 205, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 283, Miss = 206, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 303, Miss = 213, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 285, Miss = 207, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 297, Miss = 213, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 314, Miss = 220, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 303, Miss = 210, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 283, Miss = 210, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 283, Miss = 204, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 300, Miss = 214, Miss_rate = 0.713, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 292, Miss = 211, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 304, Miss = 213, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 284, Miss = 206, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 280, Miss = 204, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 280, Miss = 210, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 299, Miss = 209, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 307, Miss = 216, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18981
L2_total_cache_misses = 13663
L2_total_cache_miss_rate = 0.7198
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7866
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18981
icnt_total_pkts_simt_to_mem=18981
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18981
Req_Network_cycles = 170655
Req_Network_injected_packets_per_cycle =       0.1112 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0238
Req_Bank_Level_Parallism =       4.0308
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 18981
Reply_Network_cycles = 170655
Reply_Network_injected_packets_per_cycle =        0.1112
Reply_Network_conflicts_per_cycle =        0.0055
Reply_Network_conflicts_per_cycle_util =       0.1594
Reply_Bank_Level_Parallism =       3.2358
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 31 sec (1171 sec)
gpgpu_simulation_rate = 1304 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 7806896x
Processing kernel ./traces/kernel-19.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 19
-grid dim = (19,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-19.traceg
GPGPU-Sim uArch: Shader 90 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x13ad1eb0, kernel=0x7ddd4250
thread block = 0,0,0
GPGPU-Sim uArch: Shader 98 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x152d4e70, kernel=0x7ddd4250
thread block = 1,0,0
GPGPU-Sim uArch: Shader 106 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x16ad7e30, kernel=0x7ddd4250
thread block = 2,0,0
GPGPU-Sim uArch: Shader 114 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x182dadf0, kernel=0x7ddd4250
thread block = 3,0,0
GPGPU-Sim uArch: Shader 122 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x19adddb0, kernel=0x7ddd4250
thread block = 4,0,0
GPGPU-Sim uArch: Shader 130 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1b2e0d70, kernel=0x7ddd4250
thread block = 5,0,0
GPGPU-Sim uArch: Shader 138 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1cae3d30, kernel=0x7ddd4250
thread block = 6,0,0
GPGPU-Sim uArch: Shader 146 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1e2e6cf0, kernel=0x7ddd4250
thread block = 7,0,0
GPGPU-Sim uArch: Shader 154 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1fae9cb0, kernel=0x7ddd4250
thread block = 8,0,0
GPGPU-Sim uArch: Shader 162 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x212ecc70, kernel=0x7ddd4250
thread block = 9,0,0
GPGPU-Sim uArch: Shader 170 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x22aefc30, kernel=0x7ddd4250
thread block = 10,0,0
GPGPU-Sim uArch: Shader 178 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x242f2bf0, kernel=0x7ddd4250
thread block = 11,0,0
GPGPU-Sim uArch: Shader 186 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x25af5bb0, kernel=0x7ddd4250
thread block = 12,0,0
GPGPU-Sim uArch: Shader 194 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x272f8b70, kernel=0x7ddd4250
thread block = 13,0,0
GPGPU-Sim uArch: Shader 202 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x28afbb30, kernel=0x7ddd4250
thread block = 14,0,0
GPGPU-Sim uArch: Shader 210 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2a2feaf0, kernel=0x7ddd4250
thread block = 15,0,0
GPGPU-Sim uArch: Shader 218 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2bb01ab0, kernel=0x7ddd4250
thread block = 16,0,0
GPGPU-Sim uArch: Shader 226 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2d304a70, kernel=0x7ddd4250
thread block = 17,0,0
GPGPU-Sim uArch: Shader 234 bind to kernel 19 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2eb07a30, kernel=0x7ddd4250
thread block = 18,0,0
Destroy streams for kernel 19: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 19 
gpu_sim_cycle = 9562
gpu_sim_insn = 169689
gpu_ipc =      17.7462
gpu_tot_sim_cycle = 180217
gpu_tot_sim_insn = 1696890
gpu_tot_ipc =       9.4158
gpu_tot_issued_cta = 190
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2206
partiton_level_parallism_total  =       0.1170
partiton_level_parallism_util =       6.3333
partiton_level_parallism_util_total  =       4.1829
L2_BW  =       7.9896 GB/Sec
L2_BW_total  =       4.2391 GB/Sec
gpu_total_sim_rate=1378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21280
	L1D_total_cache_misses = 18430
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8740

Total_core_cache_fail_stats:
ctas_completed 190, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 4791040
gpgpu_n_tot_w_icount = 149720
gpgpu_n_stall_shd_mem = 82270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12350
gpgpu_n_mem_write_global = 8740
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 54910
gpgpu_n_store_insn = 48640
gpgpu_n_shmem_insn = 346750
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79800
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2470
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:380	W0_Idle:2527800	W0_Scoreboard:643456	W1:6270	W2:5700	W3:5700	W4:5700	W5:5700	W6:5700	W7:5700	W8:5700	W9:5700	W10:5700	W11:5700	W12:5700	W13:5700	W14:5700	W15:5700	W16:63270	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:149720	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98800 {8:12350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 349600 {40:8740,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 494000 {40:12350,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69920 {8:8740,}
maxmflatency = 430 
max_icnt2mem_latency = 33 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 253 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:4777 	977 	46 	75 	907 	1809 	492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12007 	9083 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	21080 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20964 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  2.535714  1.866667  1.818182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.727273  2.750000  3.300000  3.555556 
dram[1]:  2.538461  2.400000  1.866667  1.909091      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.800000  1.750000  3.300000  3.555556 
dram[2]:  2.093750  2.387097  1.750000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.900000  3.000000  3.666667  4.000000 
dram[3]:  2.093750  2.387097  1.555556  2.100000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.636364  1.777778  3.666667  3.750000 
dram[4]:  2.322581  2.413793  1.400000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.636364  3.000000  3.600000  3.600000 
dram[5]:  2.366667  2.413793  1.526316  2.100000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  1.777778  3.600000  3.400000 
dram[6]:  2.500000  2.576923  1.473684  1.818182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.800000  2.750000  3.272727  3.272727 
dram[7]:  2.863636  2.428571  1.450000  1.909091      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.800000  1.750000  3.272727  3.272727 
dram[8]:  1.363636  2.000000  2.407408  2.520000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.333333  2.000000  4.333333 
dram[9]:  1.476190  2.300000  2.461539  2.520000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.166667  2.000000  2.000000 
dram[10]:  1.428571  1.692308  2.560000  2.652174      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.076923  3.076923  2.000000  4.500000 
dram[11]:  1.478261  1.909091  2.560000  2.541667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.076923  3.076923  2.000000  1.500000 
dram[12]:  1.619048  1.692308  2.576923  2.600000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.083333  3.272727  1.888889  4.500000 
dram[13]:  1.619048  1.909091  2.576923  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.083333  3.272727  2.000000  1.500000 
dram[14]:  1.888889  1.857143  2.428571  2.481482      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.363636  3.600000  2.125000  4.333333 
dram[15]:  1.700000  2.300000  2.428571  2.481482      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.363636  3.400000  2.000000  2.000000 
dram[16]:      -nan      -nan      -nan      -nan  1.444444  2.200000  2.631579  2.823529  3.000000  3.000000  1.818182  3.400000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.687500  1.900000  2.722222  2.823529  3.000000  2.875000  2.222222  1.777778      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.444444  1.800000  2.882353  3.000000  2.823529  2.823529  1.666667  2.166667      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.500000  1.909091  2.882353  2.875000  2.823529  2.823529  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.857143  1.800000  2.888889  2.888889  2.812500  2.933333  1.909091  2.166667      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.625000  1.909091  2.888889  2.777778  2.812500  2.933333  1.666667  2.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.625000  2.200000  2.700000  2.736842  3.000000  3.142857  1.750000  3.400000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.625000  1.900000  2.650000  2.736842  3.000000  3.000000  1.818182  1.777778      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.727273  2.681818  1.846154  1.777778  1.769231  1.875000  2.928571  3.076923      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.727273  2.636364  1.600000  1.909091  1.571429  2.250000  2.928571  3.076923      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.541667  2.608696  1.714286  2.000000  1.642857  2.111111  3.153846  3.333333      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.541667  2.608696  1.500000  1.700000  1.466667  1.777778  3.153846  3.166667      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.521739  2.666667  1.500000  2.000000  1.466667  2.111111  3.142857  3.142857      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.590909  2.666667  1.785714  1.700000  2.000000  1.777778  3.142857  3.000000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.714286  2.750000  1.411765  1.777778  1.571429  1.875000  2.933333  2.933333      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.714286  2.700000  1.562500  1.909091  1.833333  2.250000  2.933333  2.933333      -nan      -nan      -nan      -nan 
average row locality = 9083/3790 = 2.396570
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        66        71        28        20         0         0         0         0         0         0         0         0        19        11        33        32 
dram[1]:        66        72        28        21         0         0         0         0         0         0         0         0        18        14        33        32 
dram[2]:        67        74        28        24         0         0         0         0         0         0         0         0        19        15        33        32 
dram[3]:        67        74        28        21         0         0         0         0         0         0         0         0        18        16        33        30 
dram[4]:        72        70        28        24         0         0         0         0         0         0         0         0        18        15        36        36 
dram[5]:        71        70        29        21         0         0         0         0         0         0         0         0        18        16        36        34 
dram[6]:        70        67        28        20         0         0         0         0         0         0         0         0        18        11        36        36 
dram[7]:        63        68        29        21         0         0         0         0         0         0         0         0        18        14        36        36 
dram[8]:        30        26        65        63         0         0         0         0         0         0         0         0        40        40        16        13 
dram[9]:        31        23        64        63         0         0         0         0         0         0         0         0        40        38        16        16 
dram[10]:        30        22        64        61         0         0         0         0         0         0         0         0        40        40        16         9 
dram[11]:        34        21        64        61         0         0         0         0         0         0         0         0        40        40        16        12 
dram[12]:        34        22        67        65         0         0         0         0         0         0         0         0        37        36        17         9 
dram[13]:        34        21        67        65         0         0         0         0         0         0         0         0        37        36        16        12 
dram[14]:        34        26        68        67         0         0         0         0         0         0         0         0        37        36        17        13 
dram[15]:        34        23        68        67         0         0         0         0         0         0         0         0        37        34        16        16 
dram[16]:         0         0         0         0        26        22        50        48        48        48        20        17         0         0         0         0 
dram[17]:         0         0         0         0        27        19        49        48        48        46        20        16         0         0         0         0 
dram[18]:         0         0         0         0        26        18        49        48        48        48        20        13         0         0         0         0 
dram[19]:         0         0         0         0        27        21        49        46        48        48        20        16         0         0         0         0 
dram[20]:         0         0         0         0        26        18        52        52        45        44        21        13         0         0         0         0 
dram[21]:         0         0         0         0        26        21        52        50        45        44        20        16         0         0         0         0 
dram[22]:         0         0         0         0        26        22        54        52        45        44        21        17         0         0         0         0 
dram[23]:         0         0         0         0        26        19        53        52        45        42        20        16         0         0         0         0 
dram[24]:         0         0         0         0        60        59        24        16        23        15        41        40         0         0         0         0 
dram[25]:         0         0         0         0        60        58        24        21        22        18        41        40         0         0         0         0 
dram[26]:         0         0         0         0        61        60        24        20        23        19        41        40         0         0         0         0 
dram[27]:         0         0         0         0        61        60        24        17        22        16        41        38         0         0         0         0 
dram[28]:         0         0         0         0        58        56        24        20        22        19        44        44         0         0         0         0 
dram[29]:         0         0         0         0        57        56        25        17        22        16        44        42         0         0         0         0 
dram[30]:         0         0         0         0        57        55        24        16        22        15        44        44         0         0         0         0 
dram[31]:         0         0         0         0        57        54        25        21        22        18        44        44         0         0         0         0 
total dram reads = 9083
min_bank_accesses = 0!
chip skew: 299/270 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        441       418       999      1154    none      none      none      none      none      none      none      none         978      1217       411       366
dram[1]:        444       423      1000      1098    none      none      none      none      none      none      none      none         896      1042       411       390
dram[2]:        457       432      1081      1015    none      none      none      none      none      none      none      none         975       980       411       389
dram[3]:        446       424      1034      1113    none      none      none      none      none      none      none      none         901       930       412       421
dram[4]:        479       442       910       980    none      none      none      none      none      none      none      none        1058      1033       402       388
dram[5]:        453       428       959      1072    none      none      none      none      none      none      none      none        1051       978       410       415
dram[6]:        446       421       905      1111    none      none      none      none      none      none      none      none         929      1292       409       374
dram[7]:        444       422       960      1056    none      none      none      none      none      none      none      none        1029      1096       411       391
dram[8]:        912       973       465       432    none      none      none      none      none      none      none      none         411       398      1066      1045
dram[9]:        957      1053       446       419    none      none      none      none      none      none      none      none         413       407      1064       900
dram[10]:        901      1094       437       411    none      none      none      none      none      none      none      none         414       382       923      1371
dram[11]:        796      1109       440       419    none      none      none      none      none      none      none      none         414       395       967      1125
dram[12]:        808      1133       435       408    none      none      none      none      none      none      none      none         419       378       983      1283
dram[13]:        810      1152       435       419    none      none      none      none      none      none      none      none         417       399       886      1064
dram[14]:        871      1009       442       424    none      none      none      none      none      none      none      none         415       395       974       985
dram[15]:        869      1092       433       416    none      none      none      none      none      none      none      none         415       411       888       851
dram[16]:     none      none      none      none         908       985       427       408       418       407      1036      1013    none      none      none      none  
dram[17]:     none      none      none      none         957      1092       429       395       417       395      1034      1050    none      none      none      none  
dram[18]:     none      none      none      none         906      1136       419       392       421       394       930      1240    none      none      none      none  
dram[19]:     none      none      none      none         962      1002       424       413       418       402      1068      1069    none      none      none      none  
dram[20]:     none      none      none      none        1007      1183       417       388       425       391       965      1174    none      none      none      none  
dram[21]:     none      none      none      none        1012      1044       419       413       421       407       900      1021    none      none      none      none  
dram[22]:     none      none      none      none        1099      1022       417       403       422       406       972       965    none      none      none      none  
dram[23]:     none      none      none      none         998      1140       420       397       419       399       895      1001    none      none      none      none  
dram[24]:     none      none      none      none         424       397      1021      1220       962      1141       422       385    none      none      none      none  
dram[25]:     none      none      none      none         426       415      1021       990       904      1005       420       403    none      none      none      none  
dram[26]:     none      none      none      none         431       413      1114      1037       968       971       419       401    none      none      none      none  
dram[27]:     none      none      none      none         425       406       961      1170       905      1072       418       405    none      none      none      none  
dram[28]:     none      none      none      none         447       421       908       997      1037      1013       415       403    none      none      none      none  
dram[29]:     none      none      none      none         437       407       957      1118      1025      1123       415       401    none      none      none      none  
dram[30]:     none      none      none      none         427       400       908      1168       931      1200       418       389    none      none      none      none  
dram[31]:     none      none      none      none         432       414       965       951      1109      1047       416       399    none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       400       397       395         0         0         0         0         0         0         0         0       390       377       358       358
dram[1]:        400       406       397       400         0         0         0         0         0         0         0         0       397       399       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       348       347
dram[3]:        400       405       397       398         0         0         0         0         0         0         0         0       400       397       385       384
dram[4]:        409       403       397       394         0         0         0         0         0         0         0         0       396       398       362       368
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       400       397       400       400
dram[6]:        384       384       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        380       381       397       397         0         0         0         0         0         0         0         0       399       396       398       400
dram[8]:        396       393       399       401         0         0         0         0         0         0         0         0       400       406       384       348
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       383       379
dram[10]:        396       393       388       384         0         0         0         0         0         0         0         0       400       406       371       343
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       377       375
dram[12]:        397       394       401       400         0         0         0         0         0         0         0         0       403       379       413       343
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       380       381       382       376
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       370       349       351       344
dram[15]:        399       395       400       406         0         0         0         0         0         0         0         0       385       384       383       380
dram[16]:          0         0         0         0       397       400       381       384       400       406       390       376         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       381       400       400       398       395         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       384       400       406       393       398         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       397       399       400       400       404       381       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       400       406       384       384       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       404       381       390       379         0         0         0         0
dram[23]:          0         0         0         0       397       400       400       406       384       384       397       400         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       399       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       400       406       397       400       398       400       384       381         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       400       406       397       398       397       400       385       384         0         0         0         0
dram[28]:          0         0         0         0       400       402       401       400       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       401       399       400       400         0         0         0         0
dram[30]:          0         0         0         0       386       384       398       400       397       398       400       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134834 n_act=110 n_pre=102 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002069
n_activity=2921 dram_eff=0.09586
bk0: 66a 134642i bk1: 71a 134491i bk2: 28a 134883i bk3: 20a 135007i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 19a 134991i bk13: 11a 135220i bk14: 33a 135069i bk15: 32a 135090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.607143
Row_Buffer_Locality_read = 0.607143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.869870
Bank_Level_Parallism_Col = 1.374564
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364112 

BW Util details:
bwutil = 0.002069 
total_CMD = 135322 
util_bw = 280 
Wasted_Col = 924 
Wasted_Row = 648 
Idle = 133470 

BW Util Bottlenecks: 
RCDc_limit = 1207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134834 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 102 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 280 
Row_Bus_Util =  0.001567 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.008197 
queue_avg = 0.017876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0178759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134815 n_act=119 n_pre=111 n_ref_event=0 n_req=284 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=2769 dram_eff=0.1026
bk0: 66a 134507i bk1: 72a 134411i bk2: 28a 134889i bk3: 21a 134992i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 135028i bk13: 14a 135095i bk14: 33a 135024i bk15: 32a 135045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580986
Row_Buffer_Locality_read = 0.580986
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.156633
Bank_Level_Parallism_Col = 1.490231
Bank_Level_Parallism_Ready = 1.007042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488455 

BW Util details:
bwutil = 0.002099 
total_CMD = 135322 
util_bw = 284 
Wasted_Col = 891 
Wasted_Row = 619 
Idle = 133528 

BW Util Bottlenecks: 
RCDc_limit = 1293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134815 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 284 
total_req = 284 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 284 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.003747 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.013807 
queue_avg = 0.020034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134796 n_act=123 n_pre=115 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002158
n_activity=3238 dram_eff=0.09018
bk0: 67a 134371i bk1: 74a 134443i bk2: 28a 134848i bk3: 24a 134964i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 19a 135024i bk13: 15a 135182i bk14: 33a 135103i bk15: 32a 135126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578767
Row_Buffer_Locality_read = 0.578767
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.831169
Bank_Level_Parallism_Col = 1.398872
Bank_Level_Parallism_Ready = 1.003425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385979 

BW Util details:
bwutil = 0.002158 
total_CMD = 135322 
util_bw = 292 
Wasted_Col = 1012 
Wasted_Row = 775 
Idle = 133243 

BW Util Bottlenecks: 
RCDc_limit = 1359 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134796 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 115 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 292 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.002158 
Either_Row_CoL_Bus_Util = 0.003887 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.007605 
queue_avg = 0.021512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0215117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134794 n_act=128 n_pre=120 n_ref_event=0 n_req=287 n_rd=287 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002121
n_activity=3072 dram_eff=0.09342
bk0: 67a 134434i bk1: 74a 134440i bk2: 28a 134790i bk3: 21a 135032i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 134984i bk13: 16a 135058i bk14: 33a 135061i bk15: 30a 135084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554007
Row_Buffer_Locality_read = 0.554007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.054724
Bank_Level_Parallism_Col = 1.495382
Bank_Level_Parallism_Ready = 1.003484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.491184 

BW Util details:
bwutil = 0.002121 
total_CMD = 135322 
util_bw = 287 
Wasted_Col = 961 
Wasted_Row = 689 
Idle = 133385 

BW Util Bottlenecks: 
RCDc_limit = 1366 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134794 
Read = 287 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 120 
n_ref = 0 
n_req = 287 
total_req = 287 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 287 
Row_Bus_Util =  0.001833 
CoL_Bus_Util = 0.002121 
Either_Row_CoL_Bus_Util = 0.003902 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.013258 
queue_avg = 0.020884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0208835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134777 n_act=128 n_pre=120 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=3013 dram_eff=0.09924
bk0: 72a 134409i bk1: 70a 134457i bk2: 28a 134706i bk3: 24a 134968i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 134986i bk13: 15a 135181i bk14: 36a 135047i bk15: 36a 135030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571906
Row_Buffer_Locality_read = 0.571906
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.156563
Bank_Level_Parallism_Col = 1.524051
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522363 

BW Util details:
bwutil = 0.002210 
total_CMD = 135322 
util_bw = 299 
Wasted_Col = 940 
Wasted_Row = 658 
Idle = 133425 

BW Util Bottlenecks: 
RCDc_limit = 1372 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134777 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 120 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 299 
Row_Bus_Util =  0.001833 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.004027 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003670 
queue_avg = 0.023625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0236251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134784 n_act=126 n_pre=118 n_ref_event=0 n_req=295 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00218
n_activity=3065 dram_eff=0.09625
bk0: 71a 134435i bk1: 70a 134507i bk2: 29a 134744i bk3: 21a 135027i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 135054i bk13: 16a 135055i bk14: 36a 135013i bk15: 34a 135010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.572881
Row_Buffer_Locality_read = 0.572881
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.077399
Bank_Level_Parallism_Col = 1.484114
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459030 

BW Util details:
bwutil = 0.002180 
total_CMD = 135322 
util_bw = 295 
Wasted_Col = 957 
Wasted_Row = 686 
Idle = 133384 

BW Util Bottlenecks: 
RCDc_limit = 1361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134784 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 118 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 295 
Row_Bus_Util =  0.001803 
CoL_Bus_Util = 0.002180 
Either_Row_CoL_Bus_Util = 0.003976 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001859 
queue_avg = 0.022302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0223024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134806 n_act=120 n_pre=112 n_ref_event=0 n_req=286 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=2899 dram_eff=0.09865
bk0: 70a 134535i bk1: 67a 134567i bk2: 28a 134742i bk3: 20a 135008i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 135030i bk13: 11a 135218i bk14: 36a 135001i bk15: 36a 134998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580420
Row_Buffer_Locality_read = 0.580420
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.046221
Bank_Level_Parallism_Col = 1.548182
Bank_Level_Parallism_Ready = 1.006993
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527273 

BW Util details:
bwutil = 0.002113 
total_CMD = 135322 
util_bw = 286 
Wasted_Col = 866 
Wasted_Row = 687 
Idle = 133483 

BW Util Bottlenecks: 
RCDc_limit = 1276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134806 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 112 
n_ref = 0 
n_req = 286 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 286 
Row_Bus_Util =  0.001714 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.003813 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003876 
queue_avg = 0.020315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0203145
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134808 n_act=121 n_pre=113 n_ref_event=0 n_req=285 n_rd=285 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002106
n_activity=3102 dram_eff=0.09188
bk0: 63a 134719i bk1: 68a 134563i bk2: 29a 134707i bk3: 21a 134991i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 18a 135041i bk13: 14a 135094i bk14: 36a 134989i bk15: 36a 134985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575439
Row_Buffer_Locality_read = 0.575439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.954404
Bank_Level_Parallism_Col = 1.411765
Bank_Level_Parallism_Ready = 1.003509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386910 

BW Util details:
bwutil = 0.002106 
total_CMD = 135322 
util_bw = 285 
Wasted_Col = 980 
Wasted_Row = 665 
Idle = 133392 

BW Util Bottlenecks: 
RCDc_limit = 1337 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134808 
Read = 285 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 121 
n_pre = 113 
n_ref = 0 
n_req = 285 
total_req = 285 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 285 
Row_Bus_Util =  0.001729 
CoL_Bus_Util = 0.002106 
Either_Row_CoL_Bus_Util = 0.003798 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.009728 
queue_avg = 0.019509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.019509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134798 n_act=122 n_pre=114 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002165
n_activity=2980 dram_eff=0.09832
bk0: 30a 134637i bk1: 26a 134938i bk2: 65a 134530i bk3: 63a 134581i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 40a 134979i bk13: 40a 134964i bk14: 16a 135095i bk15: 13a 135258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.583618
Row_Buffer_Locality_read = 0.583618
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.070858
Bank_Level_Parallism_Col = 1.509154
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507411 

BW Util details:
bwutil = 0.002165 
total_CMD = 135322 
util_bw = 293 
Wasted_Col = 907 
Wasted_Row = 677 
Idle = 133445 

BW Util Bottlenecks: 
RCDc_limit = 1302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134798 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 114 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 293 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.002165 
Either_Row_CoL_Bus_Util = 0.003872 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.009542 
queue_avg = 0.022812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0228123
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134801 n_act=122 n_pre=114 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00215
n_activity=3039 dram_eff=0.09576
bk0: 31a 134684i bk1: 23a 135034i bk2: 64a 134558i bk3: 63a 134626i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 40a 134961i bk13: 38a 134959i bk14: 16a 135090i bk15: 16a 135089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580756
Row_Buffer_Locality_read = 0.580756
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.015641
Bank_Level_Parallism_Col = 1.455236
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447635 

BW Util details:
bwutil = 0.002150 
total_CMD = 135322 
util_bw = 291 
Wasted_Col = 949 
Wasted_Row = 678 
Idle = 133404 

BW Util Bottlenecks: 
RCDc_limit = 1329 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134801 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 114 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 291 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.002150 
Either_Row_CoL_Bus_Util = 0.003850 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.011516 
queue_avg = 0.020728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0207283
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134815 n_act=118 n_pre=110 n_ref_event=0 n_req=282 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002084
n_activity=2920 dram_eff=0.09658
bk0: 30a 134679i bk1: 22a 134947i bk2: 64a 134616i bk3: 61a 134654i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 40a 134939i bk13: 40a 134935i bk14: 16a 135106i bk15: 9a 135286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581560
Row_Buffer_Locality_read = 0.581560
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.984962
Bank_Level_Parallism_Col = 1.517210
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509964 

BW Util details:
bwutil = 0.002084 
total_CMD = 135322 
util_bw = 282 
Wasted_Col = 875 
Wasted_Row = 705 
Idle = 133460 

BW Util Bottlenecks: 
RCDc_limit = 1256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134815 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 110 
n_ref = 0 
n_req = 282 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 282 
Row_Bus_Util =  0.001685 
CoL_Bus_Util = 0.002084 
Either_Row_CoL_Bus_Util = 0.003747 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005917 
queue_avg = 0.020012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200115
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134799 n_act=125 n_pre=117 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002128
n_activity=3333 dram_eff=0.08641
bk0: 34a 134647i bk1: 21a 134995i bk2: 64a 134613i bk3: 61a 134672i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 40a 134937i bk13: 40a 134934i bk14: 16a 135107i bk15: 12a 135102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565972
Row_Buffer_Locality_read = 0.565972
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.874150
Bank_Level_Parallism_Col = 1.365190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355866 

BW Util details:
bwutil = 0.002128 
total_CMD = 135322 
util_bw = 288 
Wasted_Col = 1064 
Wasted_Row = 706 
Idle = 133264 

BW Util Bottlenecks: 
RCDc_limit = 1392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134799 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 117 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 288 
Row_Bus_Util =  0.001788 
CoL_Bus_Util = 0.002128 
Either_Row_CoL_Bus_Util = 0.003865 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.013384 
queue_avg = 0.020307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0203071
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134812 n_act=119 n_pre=111 n_ref_event=0 n_req=287 n_rd=287 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002121
n_activity=3313 dram_eff=0.08663
bk0: 34a 134737i bk1: 22a 134947i bk2: 67a 134572i bk3: 65a 134592i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 37a 135006i bk13: 36a 135038i bk14: 17a 135055i bk15: 9a 135286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585366
Row_Buffer_Locality_read = 0.585366
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.787297
Bank_Level_Parallism_Col = 1.368634
Bank_Level_Parallism_Ready = 1.010453
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362167 

BW Util details:
bwutil = 0.002121 
total_CMD = 135322 
util_bw = 287 
Wasted_Col = 1014 
Wasted_Row = 730 
Idle = 133291 

BW Util Bottlenecks: 
RCDc_limit = 1315 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134812 
Read = 287 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 287 
total_req = 287 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 287 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002121 
Either_Row_CoL_Bus_Util = 0.003769 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.013725 
queue_avg = 0.019797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197972
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134804 n_act=123 n_pre=115 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002128
n_activity=3138 dram_eff=0.09178
bk0: 34a 134741i bk1: 21a 134993i bk2: 67a 134543i bk3: 65a 134528i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 37a 134970i bk13: 36a 134986i bk14: 16a 135085i bk15: 12a 135092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.572917
Row_Buffer_Locality_read = 0.572917
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.038422
Bank_Level_Parallism_Col = 1.460504
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452941 

BW Util details:
bwutil = 0.002128 
total_CMD = 135322 
util_bw = 288 
Wasted_Col = 958 
Wasted_Row = 680 
Idle = 133396 

BW Util Bottlenecks: 
RCDc_limit = 1339 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134804 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 115 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 288 
Row_Bus_Util =  0.001759 
CoL_Bus_Util = 0.002128 
Either_Row_CoL_Bus_Util = 0.003828 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.015444 
queue_avg = 0.020861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0208614
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134797 n_act=119 n_pre=111 n_ref_event=0 n_req=298 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002202
n_activity=3275 dram_eff=0.09099
bk0: 34a 134777i bk1: 26a 134905i bk2: 68a 134499i bk3: 67a 134556i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 37a 135040i bk13: 36a 135071i bk14: 17a 135127i bk15: 13a 135260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600671
Row_Buffer_Locality_read = 0.600671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.794379
Bank_Level_Parallism_Col = 1.371888
Bank_Level_Parallism_Ready = 1.010067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359036 

BW Util details:
bwutil = 0.002202 
total_CMD = 135322 
util_bw = 298 
Wasted_Col = 1009 
Wasted_Row = 721 
Idle = 133294 

BW Util Bottlenecks: 
RCDc_limit = 1318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134797 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 298 
total_req = 298 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 298 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002202 
Either_Row_CoL_Bus_Util = 0.003880 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005714 
queue_avg = 0.019443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0194425
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134797 n_act=122 n_pre=114 n_ref_event=0 n_req=295 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00218
n_activity=3084 dram_eff=0.09565
bk0: 34a 134720i bk1: 23a 135034i bk2: 68a 134523i bk3: 67a 134538i bk4: 0a 135322i bk5: 0a 135322i bk6: 0a 135322i bk7: 0a 135322i bk8: 0a 135322i bk9: 0a 135322i bk10: 0a 135322i bk11: 0a 135322i bk12: 37a 134997i bk13: 34a 135021i bk14: 16a 135089i bk15: 16a 135096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586441
Row_Buffer_Locality_read = 0.586441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.021511
Bank_Level_Parallism_Col = 1.467797
Bank_Level_Parallism_Ready = 1.010170
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.459322 

BW Util details:
bwutil = 0.002180 
total_CMD = 135322 
util_bw = 295 
Wasted_Col = 938 
Wasted_Row = 673 
Idle = 133416 

BW Util Bottlenecks: 
RCDc_limit = 1309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134797 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 114 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 295 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.002180 
Either_Row_CoL_Bus_Util = 0.003880 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.011429 
queue_avg = 0.019627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0196273
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134829 n_act=112 n_pre=104 n_ref_event=0 n_req=279 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002062
n_activity=2691 dram_eff=0.1037
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134773i bk5: 22a 135029i bk6: 50a 134793i bk7: 48a 134824i bk8: 48a 134847i bk9: 48a 134833i bk10: 20a 135003i bk11: 17a 135196i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.598566
Row_Buffer_Locality_read = 0.598566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.136336
Bank_Level_Parallism_Col = 1.539423
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537500 

BW Util details:
bwutil = 0.002062 
total_CMD = 135322 
util_bw = 279 
Wasted_Col = 806 
Wasted_Row = 580 
Idle = 133657 

BW Util Bottlenecks: 
RCDc_limit = 1192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134829 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 104 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 279 
Row_Bus_Util =  0.001596 
CoL_Bus_Util = 0.002062 
Either_Row_CoL_Bus_Util = 0.003643 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004057 
queue_avg = 0.018777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0187774
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134843 n_act=111 n_pre=103 n_ref_event=0 n_req=273 n_rd=273 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002017
n_activity=2792 dram_eff=0.09778
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 27a 134850i bk5: 19a 135032i bk6: 49a 134817i bk7: 48a 134855i bk8: 48a 134859i bk9: 46a 134860i bk10: 20a 135063i bk11: 16a 135058i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593407
Row_Buffer_Locality_read = 0.593407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.966420
Bank_Level_Parallism_Col = 1.428054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428054 

BW Util details:
bwutil = 0.002017 
total_CMD = 135322 
util_bw = 273 
Wasted_Col = 883 
Wasted_Row = 601 
Idle = 133565 

BW Util Bottlenecks: 
RCDc_limit = 1218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134843 
Read = 273 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 103 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 273 
Row_Bus_Util =  0.001581 
CoL_Bus_Util = 0.002017 
Either_Row_CoL_Bus_Util = 0.003540 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.016701 
queue_avg = 0.018208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182084
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134834 n_act=113 n_pre=105 n_ref_event=0 n_req=270 n_rd=270 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001995
n_activity=2657 dram_eff=0.1016
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134772i bk5: 18a 135032i bk6: 49a 134839i bk7: 48a 134847i bk8: 48a 134814i bk9: 48a 134801i bk10: 20a 134969i bk11: 13a 135154i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581481
Row_Buffer_Locality_read = 0.581481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.163876
Bank_Level_Parallism_Col = 1.575369
Bank_Level_Parallism_Ready = 1.003704
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575369 

BW Util details:
bwutil = 0.001995 
total_CMD = 135322 
util_bw = 270 
Wasted_Col = 791 
Wasted_Row = 611 
Idle = 133650 

BW Util Bottlenecks: 
RCDc_limit = 1197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134834 
Read = 270 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 113 
n_pre = 105 
n_ref = 0 
n_req = 270 
total_req = 270 

Dual Bus Interface Util: 
issued_total_row = 218 
issued_total_col = 270 
Row_Bus_Util =  0.001611 
CoL_Bus_Util = 0.001995 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0198046
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134835 n_act=114 n_pre=106 n_ref_event=0 n_req=275 n_rd=275 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002032
n_activity=2943 dram_eff=0.09344
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 27a 134774i bk5: 21a 134989i bk6: 49a 134851i bk7: 46a 134889i bk8: 48a 134834i bk9: 48a 134835i bk10: 20a 135060i bk11: 16a 135095i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585455
Row_Buffer_Locality_read = 0.585455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.905895
Bank_Level_Parallism_Col = 1.389175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389175 

BW Util details:
bwutil = 0.002032 
total_CMD = 135322 
util_bw = 275 
Wasted_Col = 942 
Wasted_Row = 632 
Idle = 133473 

BW Util Bottlenecks: 
RCDc_limit = 1261 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134835 
Read = 275 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 106 
n_ref = 0 
n_req = 275 
total_req = 275 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 275 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.002032 
Either_Row_CoL_Bus_Util = 0.003599 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.016427 
queue_avg = 0.018460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184597
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134851 n_act=108 n_pre=100 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002003
n_activity=2824 dram_eff=0.09596
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134914i bk5: 18a 135032i bk6: 52a 134811i bk7: 52a 134807i bk8: 45a 134879i bk9: 44a 134918i bk10: 21a 135004i bk11: 13a 135156i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601476
Row_Buffer_Locality_read = 0.601476
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.886557
Bank_Level_Parallism_Col = 1.392439
Bank_Level_Parallism_Ready = 1.003690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392439 

BW Util details:
bwutil = 0.002003 
total_CMD = 135322 
util_bw = 271 
Wasted_Col = 891 
Wasted_Row = 601 
Idle = 133559 

BW Util Bottlenecks: 
RCDc_limit = 1191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134851 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 100 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 271 
Row_Bus_Util =  0.001537 
CoL_Bus_Util = 0.002003 
Either_Row_CoL_Bus_Util = 0.003481 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.016985 
queue_avg = 0.017891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0178907
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134828 n_act=114 n_pre=106 n_ref_event=0 n_req=274 n_rd=274 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002025
n_activity=2688 dram_eff=0.1019
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134853i bk5: 21a 134989i bk6: 52a 134789i bk7: 50a 134773i bk8: 45a 134859i bk9: 44a 134872i bk10: 20a 134965i bk11: 16a 135095i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.583942
Row_Buffer_Locality_read = 0.583942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.200482
Bank_Level_Parallism_Col = 1.587021
Bank_Level_Parallism_Ready = 1.003650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587021 

BW Util details:
bwutil = 0.002025 
total_CMD = 135322 
util_bw = 274 
Wasted_Col = 789 
Wasted_Row = 598 
Idle = 133661 

BW Util Bottlenecks: 
RCDc_limit = 1209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134828 
Read = 274 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 106 
n_ref = 0 
n_req = 274 
total_req = 274 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 274 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.002025 
Either_Row_CoL_Bus_Util = 0.003651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197603
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134833 n_act=111 n_pre=103 n_ref_event=0 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002077
n_activity=3010 dram_eff=0.09336
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134839i bk5: 22a 135024i bk6: 54a 134750i bk7: 52a 134780i bk8: 45a 134913i bk9: 44a 134950i bk10: 21a 134969i bk11: 17a 135189i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.604982
Row_Buffer_Locality_read = 0.604982
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.824589
Bank_Level_Parallism_Col = 1.363559
Bank_Level_Parallism_Ready = 1.003559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363559 

BW Util details:
bwutil = 0.002077 
total_CMD = 135322 
util_bw = 281 
Wasted_Col = 942 
Wasted_Row = 664 
Idle = 133435 

BW Util Bottlenecks: 
RCDc_limit = 1223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134833 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 103 
n_ref = 0 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 214 
issued_total_col = 281 
Row_Bus_Util =  0.001581 
CoL_Bus_Util = 0.002077 
Either_Row_CoL_Bus_Util = 0.003614 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.012270 
queue_avg = 0.017573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0175729
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134833 n_act=114 n_pre=106 n_ref_event=0 n_req=273 n_rd=273 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002017
n_activity=2773 dram_eff=0.09845
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 26a 134854i bk5: 19a 135030i bk6: 53a 134730i bk7: 52a 134743i bk8: 45a 134888i bk9: 42a 134907i bk10: 20a 135002i bk11: 16a 135056i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582418
Row_Buffer_Locality_read = 0.582418
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.112014
Bank_Level_Parallism_Col = 1.516494
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516494 

BW Util details:
bwutil = 0.002017 
total_CMD = 135322 
util_bw = 273 
Wasted_Col = 838 
Wasted_Row = 612 
Idle = 133599 

BW Util Bottlenecks: 
RCDc_limit = 1221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134833 
Read = 273 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 106 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 273 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.002017 
Either_Row_CoL_Bus_Util = 0.003614 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.008180 
queue_avg = 0.019450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194499
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134829 n_act=114 n_pre=106 n_ref_event=0 n_req=278 n_rd=278 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002054
n_activity=2833 dram_eff=0.09813
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 60a 134699i bk5: 59a 134694i bk6: 24a 134942i bk7: 16a 135050i bk8: 23a 134939i bk9: 15a 135090i bk10: 41a 134940i bk11: 40a 134981i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.589928
Row_Buffer_Locality_read = 0.589928
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958264
Bank_Level_Parallism_Col = 1.429956
Bank_Level_Parallism_Ready = 1.007194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.426432 

BW Util details:
bwutil = 0.002054 
total_CMD = 135322 
util_bw = 278 
Wasted_Col = 911 
Wasted_Row = 608 
Idle = 133525 

BW Util Bottlenecks: 
RCDc_limit = 1248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134829 
Read = 278 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 106 
n_ref = 0 
n_req = 278 
total_req = 278 

Dual Bus Interface Util: 
issued_total_row = 220 
issued_total_col = 278 
Row_Bus_Util =  0.001626 
CoL_Bus_Util = 0.002054 
Either_Row_CoL_Bus_Util = 0.003643 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.010142 
queue_avg = 0.019206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.019206
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134810 n_act=119 n_pre=111 n_ref_event=0 n_req=284 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=2698 dram_eff=0.1053
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 60a 134669i bk5: 58a 134642i bk6: 24a 134876i bk7: 21a 134988i bk8: 22a 134900i bk9: 18a 135095i bk10: 41a 134913i bk11: 40a 134933i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580986
Row_Buffer_Locality_read = 0.580986
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.234884
Bank_Level_Parallism_Col = 1.529038
Bank_Level_Parallism_Ready = 1.010563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529038 

BW Util details:
bwutil = 0.002099 
total_CMD = 135322 
util_bw = 284 
Wasted_Col = 865 
Wasted_Row = 571 
Idle = 133602 

BW Util Bottlenecks: 
RCDc_limit = 1272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134810 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 284 
total_req = 284 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 284 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.003784 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003906 
queue_avg = 0.021187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0211865
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134810 n_act=119 n_pre=111 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002128
n_activity=2975 dram_eff=0.09681
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 61a 134625i bk5: 60a 134667i bk6: 24a 134904i bk7: 20a 135026i bk8: 23a 134902i bk9: 19a 135048i bk10: 41a 134976i bk11: 40a 135013i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586806
Row_Buffer_Locality_read = 0.586806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951001
Bank_Level_Parallism_Col = 1.416736
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409205 

BW Util details:
bwutil = 0.002128 
total_CMD = 135322 
util_bw = 288 
Wasted_Col = 962 
Wasted_Row = 648 
Idle = 133424 

BW Util Bottlenecks: 
RCDc_limit = 1308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134810 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 288 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002128 
Either_Row_CoL_Bus_Util = 0.003784 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.011719 
queue_avg = 0.020307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0203071
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134813 n_act=122 n_pre=114 n_ref_event=0 n_req=279 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002062
n_activity=2813 dram_eff=0.09918
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 61a 134633i bk5: 60a 134641i bk6: 24a 134854i bk7: 17a 135030i bk8: 22a 134862i bk9: 16a 135056i bk10: 41a 134938i bk11: 38a 134960i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562724
Row_Buffer_Locality_read = 0.562724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.197622
Bank_Level_Parallism_Col = 1.531362
Bank_Level_Parallism_Ready = 1.003584
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530466 

BW Util details:
bwutil = 0.002062 
total_CMD = 135322 
util_bw = 279 
Wasted_Col = 887 
Wasted_Row = 600 
Idle = 133556 

BW Util Bottlenecks: 
RCDc_limit = 1301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134813 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 114 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 279 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.002062 
Either_Row_CoL_Bus_Util = 0.003761 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.011788 
queue_avg = 0.020736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0207357
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134801 n_act=122 n_pre=114 n_ref_event=0 n_req=287 n_rd=287 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002121
n_activity=2695 dram_eff=0.1065
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 58a 134662i bk5: 56a 134699i bk6: 24a 134835i bk7: 20a 135032i bk8: 22a 134859i bk9: 19a 135056i bk10: 44a 134912i bk11: 44a 134893i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.574913
Row_Buffer_Locality_read = 0.574913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.278813
Bank_Level_Parallism_Col = 1.561197
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557570 

BW Util details:
bwutil = 0.002121 
total_CMD = 135322 
util_bw = 287 
Wasted_Col = 863 
Wasted_Row = 568 
Idle = 133604 

BW Util Bottlenecks: 
RCDc_limit = 1296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134801 
Read = 287 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 114 
n_ref = 0 
n_req = 287 
total_req = 287 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 287 
Row_Bus_Util =  0.001744 
CoL_Bus_Util = 0.002121 
Either_Row_CoL_Bus_Util = 0.003850 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003839 
queue_avg = 0.022820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0228196
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134825 n_act=115 n_pre=107 n_ref_event=0 n_req=279 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002062
n_activity=2696 dram_eff=0.1035
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 57a 134686i bk5: 56a 134738i bk6: 25a 134916i bk7: 17a 135028i bk8: 22a 134999i bk9: 16a 135054i bk10: 44a 134913i bk11: 42a 134910i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587814
Row_Buffer_Locality_read = 0.587814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.111696
Bank_Level_Parallism_Col = 1.476923
Bank_Level_Parallism_Ready = 1.003584
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.460634 

BW Util details:
bwutil = 0.002062 
total_CMD = 135322 
util_bw = 279 
Wasted_Col = 874 
Wasted_Row = 557 
Idle = 133612 

BW Util Bottlenecks: 
RCDc_limit = 1252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134825 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 107 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 279 
Row_Bus_Util =  0.001641 
CoL_Bus_Util = 0.002062 
Either_Row_CoL_Bus_Util = 0.003673 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.008048 
queue_avg = 0.020329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0203293
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134817 n_act=119 n_pre=111 n_ref_event=0 n_req=277 n_rd=277 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002047
n_activity=2632 dram_eff=0.1052
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 57a 134729i bk5: 55a 134743i bk6: 24a 134800i bk7: 16a 135055i bk8: 22a 134898i bk9: 15a 135094i bk10: 44a 134876i bk11: 44a 134868i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570397
Row_Buffer_Locality_read = 0.570397
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.259988
Bank_Level_Parallism_Col = 1.595057
Bank_Level_Parallism_Ready = 1.007220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.586502 

BW Util details:
bwutil = 0.002047 
total_CMD = 135322 
util_bw = 277 
Wasted_Col = 819 
Wasted_Row = 581 
Idle = 133645 

BW Util Bottlenecks: 
RCDc_limit = 1254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134817 
Read = 277 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 111 
n_ref = 0 
n_req = 277 
total_req = 277 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 277 
Row_Bus_Util =  0.001700 
CoL_Bus_Util = 0.002047 
Either_Row_CoL_Bus_Util = 0.003732 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003960 
queue_avg = 0.020869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0208687
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135322 n_nop=134815 n_act=118 n_pre=110 n_ref_event=0 n_req=285 n_rd=285 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002106
n_activity=2823 dram_eff=0.101
bk0: 0a 135322i bk1: 0a 135322i bk2: 0a 135322i bk3: 0a 135322i bk4: 57a 134716i bk5: 54a 134777i bk6: 25a 134840i bk7: 21a 134975i bk8: 22a 134982i bk9: 18a 135090i bk10: 44a 134886i bk11: 44a 134885i bk12: 0a 135322i bk13: 0a 135322i bk14: 0a 135322i bk15: 0a 135322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585965
Row_Buffer_Locality_read = 0.585965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.103175
Bank_Level_Parallism_Col = 1.485359
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477374 

BW Util details:
bwutil = 0.002106 
total_CMD = 135322 
util_bw = 285 
Wasted_Col = 892 
Wasted_Row = 587 
Idle = 133558 

BW Util Bottlenecks: 
RCDc_limit = 1288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135322 
n_nop = 134815 
Read = 285 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 118 
n_pre = 110 
n_ref = 0 
n_req = 285 
total_req = 285 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 285 
Row_Bus_Util =  0.001685 
CoL_Bus_Util = 0.002106 
Either_Row_CoL_Bus_Util = 0.003747 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.011834 
queue_avg = 0.020359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0203588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 315, Miss = 231, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 350, Miss = 246, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 318, Miss = 233, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 342, Miss = 248, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 351, Miss = 245, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 350, Miss = 244, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 332, Miss = 242, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 342, Miss = 242, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 349, Miss = 251, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 349, Miss = 246, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 358, Miss = 250, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 336, Miss = 243, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 325, Miss = 238, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 326, Miss = 245, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 324, Miss = 233, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 347, Miss = 249, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 342, Miss = 246, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 339, Miss = 241, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 351, Miss = 246, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 329, Miss = 239, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 320, Miss = 234, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 319, Miss = 240, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 326, Miss = 235, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 321, Miss = 238, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 321, Miss = 234, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 328, Miss = 238, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 323, Miss = 235, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 319, Miss = 238, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 356, Miss = 248, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 327, Miss = 235, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 339, Miss = 246, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 323, Miss = 235, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 328, Miss = 235, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 319, Miss = 230, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 333, Miss = 233, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 311, Miss = 226, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 308, Miss = 224, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 308, Miss = 231, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 322, Miss = 226, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 333, Miss = 234, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 309, Miss = 224, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 332, Miss = 232, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 313, Miss = 226, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 325, Miss = 233, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 342, Miss = 238, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 329, Miss = 228, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 315, Miss = 233, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 314, Miss = 225, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 315, Miss = 229, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 338, Miss = 238, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 233, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 332, Miss = 240, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 349, Miss = 243, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 336, Miss = 234, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 319, Miss = 238, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 318, Miss = 230, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 335, Miss = 241, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 329, Miss = 236, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 340, Miss = 238, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 318, Miss = 231, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 314, Miss = 229, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 314, Miss = 237, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 332, Miss = 233, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 343, Miss = 241, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21090
L2_total_cache_misses = 15163
L2_total_cache_miss_rate = 0.7190
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8740
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=21090
icnt_total_pkts_simt_to_mem=21090
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21090
Req_Network_cycles = 180217
Req_Network_injected_packets_per_cycle =       0.1170 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0268
Req_Bank_Level_Parallism =       4.1829
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 21090
Reply_Network_cycles = 180217
Reply_Network_injected_packets_per_cycle =        0.1170
Reply_Network_conflicts_per_cycle =        0.0058
Reply_Network_conflicts_per_cycle_util =       0.1651
Reply_Bank_Level_Parallism =       3.3360
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 31 sec (1231 sec)
gpgpu_simulation_rate = 1378 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
Processing kernel ./traces/kernel-20.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 20
-grid dim = (20,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-20.traceg
GPGPU-Sim uArch: Shader 242 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x3030a9f0, kernel=0x7e94bd60
thread block = 0,0,0
GPGPU-Sim uArch: Shader 250 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x31b0d9b0, kernel=0x7e94bd60
thread block = 1,0,0
GPGPU-Sim uArch: Shader 258 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x33310970, kernel=0x7e94bd60
thread block = 2,0,0
GPGPU-Sim uArch: Shader 266 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x34b13930, kernel=0x7e94bd60
thread block = 3,0,0
GPGPU-Sim uArch: Shader 274 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x363168f0, kernel=0x7e94bd60
thread block = 4,0,0
GPGPU-Sim uArch: Shader 282 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x37b198b0, kernel=0x7e94bd60
thread block = 5,0,0
GPGPU-Sim uArch: Shader 290 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3931c870, kernel=0x7e94bd60
thread block = 6,0,0
GPGPU-Sim uArch: Shader 298 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3ab1f830, kernel=0x7e94bd60
thread block = 7,0,0
GPGPU-Sim uArch: Shader 306 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3c3227f0, kernel=0x7e94bd60
thread block = 8,0,0
GPGPU-Sim uArch: Shader 314 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3db257b0, kernel=0x7e94bd60
thread block = 9,0,0
GPGPU-Sim uArch: Shader 322 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3f328770, kernel=0x7e94bd60
thread block = 10,0,0
GPGPU-Sim uArch: Shader 330 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x40b2b730, kernel=0x7e94bd60
thread block = 11,0,0
GPGPU-Sim uArch: Shader 338 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4232e6f0, kernel=0x7e94bd60
thread block = 12,0,0
GPGPU-Sim uArch: Shader 346 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x43b316b0, kernel=0x7e94bd60
thread block = 13,0,0
GPGPU-Sim uArch: Shader 354 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x45334670, kernel=0x7e94bd60
thread block = 14,0,0
GPGPU-Sim uArch: Shader 362 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x46b37630, kernel=0x7e94bd60
thread block = 15,0,0
GPGPU-Sim uArch: Shader 370 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4833a5f0, kernel=0x7e94bd60
thread block = 16,0,0
GPGPU-Sim uArch: Shader 378 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x49b3d5b0, kernel=0x7e94bd60
thread block = 17,0,0
GPGPU-Sim uArch: Shader 386 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4b340570, kernel=0x7e94bd60
thread block = 18,0,0
GPGPU-Sim uArch: Shader 394 bind to kernel 20 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4cb43530, kernel=0x7e94bd60
thread block = 19,0,0
Destroy streams for kernel 20: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 20 
gpu_sim_cycle = 9575
gpu_sim_insn = 178620
gpu_ipc =      18.6548
gpu_tot_sim_cycle = 189792
gpu_tot_sim_insn = 1875510
gpu_tot_ipc =       9.8819
gpu_tot_issued_cta = 210
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2319
partiton_level_parallism_total  =       0.1228
partiton_level_parallism_util =       6.4723
partiton_level_parallism_util_total  =       4.3287
L2_BW  =       8.3987 GB/Sec
L2_BW_total  =       4.4490 GB/Sec
gpu_total_sim_rate=1451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23520
	L1D_total_cache_misses = 20370
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9660

Total_core_cache_fail_stats:
ctas_completed 210, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 5295360
gpgpu_n_tot_w_icount = 165480
gpgpu_n_stall_shd_mem = 90930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13650
gpgpu_n_mem_write_global = 9660
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 60690
gpgpu_n_store_insn = 53760
gpgpu_n_shmem_insn = 383250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2730
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:420	W0_Idle:2796128	W0_Scoreboard:711936	W1:6930	W2:6300	W3:6300	W4:6300	W5:6300	W6:6300	W7:6300	W8:6300	W9:6300	W10:6300	W11:6300	W12:6300	W13:6300	W14:6300	W15:6300	W16:69930	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:165480	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 109200 {8:13650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 386400 {40:9660,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 546000 {40:13650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77280 {8:9660,}
maxmflatency = 430 
max_icnt2mem_latency = 33 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 254 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:5157 	1057 	76 	118 	1067 	2000 	546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13289 	10021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23296 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23140 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         4        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         5        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         5        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         4         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         4        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.807692  2.483871  1.764706  1.692308      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.818182  3.000000  3.272727  3.272727 
dram[1]:  2.433333  2.323529  1.764706  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.750000  1.600000  3.166667  3.272727 
dram[2]:  2.027778  2.314286  1.666667  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  3.200000  3.600000  3.600000 
dram[3]:  2.027027  2.314286  1.500000  2.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.615385  1.636364  3.454545  3.400000 
dram[4]:  2.257143  2.333333  1.409091  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.538462  3.200000  3.333333  3.333333 
dram[5]:  2.294118  2.333333  1.578947  2.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.818182  1.636364  3.333333  3.166667 
dram[6]:  2.375000  2.517241  1.476190  1.692308      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.666667  3.000000  3.076923  3.076923 
dram[7]:  2.653846  2.343750  1.500000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.666667  1.600000  3.076923  3.076923 
dram[8]:  1.375000  2.000000  2.322581  2.413793      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.142857  3.142857  1.800000  4.666667 
dram[9]:  1.523810  2.400000  2.366667  2.413793      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.142857  3.000000  1.800000  1.800000 
dram[10]:  1.434783  1.600000  2.400000  2.576923      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.933333  2.933333  1.800000  5.000000 
dram[11]:  1.440000  2.000000  2.413793  2.428571      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.933333  2.933333  1.800000  1.400000 
dram[12]:  1.565217  1.600000  2.466667  2.535714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.076923  3.076923  2.000000  5.000000 
dram[13]:  1.565217  2.000000  2.466667  2.400000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.076923  1.900000  1.400000 
dram[14]:  1.800000  1.750000  2.312500  2.387097      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.333333  3.333333  2.250000  4.666667 
dram[15]:  1.636364  2.400000  2.303030  2.387097      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.230769  3.166667  1.900000  1.800000 
dram[16]:      -nan      -nan      -nan      -nan  1.450000  2.000000  2.521739  2.666667  2.888889  2.888889  1.692308  3.600000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.647059  2.000000  2.714286  2.666667  2.888889  2.777778  2.000000  1.636364      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.450000  1.666667  2.761905  2.750000  2.750000  2.736842  1.571429  2.333333      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.555556  2.000000  2.800000  2.700000  2.736842  2.736842  1.833333  1.800000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.750000  1.666667  2.727273  2.681818  2.722222  2.823529  2.000000  2.333333      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.555556  2.000000  2.727273  2.636364  2.777778  2.823529  1.642857  1.800000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.555556  2.000000  2.608696  2.608696  3.000000  3.000000  1.833333  3.600000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.555556  2.000000  2.583333  2.608696  2.941176  2.875000  1.769231  1.636364      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.576923  2.600000  1.733333  1.636364  1.846154  2.000000  2.933333  2.933333      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.576923  2.500000  1.529412  2.000000  1.562500  2.000000  2.875000  2.933333      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.392857  2.481482  1.625000  1.833333  1.714286  2.222222  3.142857  3.142857      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.379310  2.481482  1.444444  1.800000  1.562500  1.800000  3.066667  3.000000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.407408  2.520000  1.500000  1.833333  1.411765  2.222222  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.461539  2.520000  1.733333  1.800000  1.846154  1.636364  3.000000  2.875000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.500000  2.652174  1.421053  1.636364  1.500000  2.000000  2.823529  2.823529      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.520000  2.541667  1.625000  2.000000  1.714286  2.000000  2.823529  2.823529      -nan      -nan      -nan      -nan 
average row locality = 10021/4325 = 2.316994
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        73        77        30        22         0         0         0         0         0         0         0         0        20        12        36        36 
dram[1]:        73        79        30        22         0         0         0         0         0         0         0         0        21        16        38        36 
dram[2]:        73        81        30        26         0         0         0         0         0         0         0         0        20        16        36        36 
dram[3]:        75        81        30        22         0         0         0         0         0         0         0         0        21        18        38        34 
dram[4]:        79        77        31        26         0         0         0         0         0         0         0         0        20        16        40        40 
dram[5]:        78        77        30        22         0         0         0         0         0         0         0         0        20        18        40        38 
dram[6]:        76        73        31        22         0         0         0         0         0         0         0         0        20        12        40        40 
dram[7]:        69        75        30        22         0         0         0         0         0         0         0         0        20        16        40        40 
dram[8]:        33        28        72        70         0         0         0         0         0         0         0         0        44        44        18        14 
dram[9]:        32        24        71        70         0         0         0         0         0         0         0         0        44        42        18        18 
dram[10]:        33        24        72        67         0         0         0         0         0         0         0         0        44        44        18        10 
dram[11]:        36        22        70        68         0         0         0         0         0         0         0         0        44        44        18        14 
dram[12]:        36        24        74        71         0         0         0         0         0         0         0         0        40        40        18        10 
dram[13]:        36        22        74        72         0         0         0         0         0         0         0         0        42        40        19        14 
dram[14]:        36        28        74        74         0         0         0         0         0         0         0         0        40        40        18        14 
dram[15]:        36        24        76        74         0         0         0         0         0         0         0         0        42        38        19        18 
dram[16]:         0         0         0         0        29        24        58        56        52        52        22        18         0         0         0         0 
dram[17]:         0         0         0         0        28        20        57        56        52        50        22        18         0         0         0         0 
dram[18]:         0         0         0         0        29        20        58        55        55        52        22        14         0         0         0         0 
dram[19]:         0         0         0         0        28        22        56        54        52        52        22        18         0         0         0         0 
dram[20]:         0         0         0         0        28        20        60        59        49        48        22        14         0         0         0         0 
dram[21]:         0         0         0         0        28        22        60        58        50        48        23        18         0         0         0         0 
dram[22]:         0         0         0         0        28        24        60        60        48        48        22        18         0         0         0         0 
dram[23]:         0         0         0         0        28        20        62        60        50        46        23        18         0         0         0         0 
dram[24]:         0         0         0         0        67        65        26        18        24        16        44        44         0         0         0         0 
dram[25]:         0         0         0         0        67        65        26        22        25        20        46        44         0         0         0         0 
dram[26]:         0         0         0         0        67        67        26        22        24        20        44        44         0         0         0         0 
dram[27]:         0         0         0         0        69        67        26        18        25        18        46        42         0         0         0         0 
dram[28]:         0         0         0         0        65        63        27        22        24        20        48        48         0         0         0         0 
dram[29]:         0         0         0         0        64        63        26        18        24        18        48        46         0         0         0         0 
dram[30]:         0         0         0         0        65        61        27        18        24        16        48        48         0         0         0         0 
dram[31]:         0         0         0         0        63        61        26        22        24        20        48        48         0         0         0         0 
total dram reads = 10021
min_bank_accesses = 0!
chip skew: 329/300 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        448       425       995      1134    none      none      none      none      none      none      none      none        1001      1237       409       368
dram[1]:        451       429       996      1113    none      none      none      none      none      none      none      none         899      1031       415       394
dram[2]:        460       438      1072      1009    none      none      none      none      none      none      none      none         999      1010       409       388
dram[3]:        455       429      1027      1128    none      none      none      none      none      none      none      none         904       932       416       422
dram[4]:        486       448       911       977    none      none      none      none      none      none      none      none        1045      1059       408       390
dram[5]:        464       433       975      1089    none      none      none      none      none      none      none      none        1039       974       413       418
dram[6]:        454       427       907      1096    none      none      none      none      none      none      none      none         929      1304       414       377
dram[7]:        450       428       976      1074    none      none      none      none      none      none      none      none        1020      1076       414       396
dram[8]:        912       968       474       439    none      none      none      none      none      none      none      none         415       399      1051      1073
dram[9]:        972      1070       459       425    none      none      none      none      none      none      none      none         415       410      1049       903
dram[10]:        880      1081       447       419    none      none      none      none      none      none      none      none         418       384       923      1377
dram[11]:        797      1125       446       425    none      none      none      none      none      none      none      none         416       400       963      1096
dram[12]:        816      1117       443       417    none      none      none      none      none      none      none      none         416       378      1008      1299
dram[13]:        816      1165       443       426    none      none      none      none      none      none      none      none         421       402       890      1046
dram[14]:        875      1003       446       431    none      none      none      none      none      none      none      none         413       394      1001      1018
dram[15]:        872      1106       444       423    none      none      none      none      none      none      none      none         419       413       890       860
dram[16]:     none      none      none      none         911       980       440       416       421       408      1027      1036    none      none      none      none  
dram[17]:     none      none      none      none         975      1110       440       402       418       399      1025      1038    none      none      none      none  
dram[18]:     none      none      none      none         909      1116       427       399       422       395       930      1254    none      none      none      none  
dram[19]:     none      none      none      none         979      1022       426       416       419       405      1056      1054    none      none      none      none  
dram[20]:     none      none      none      none        1001      1157       424       397       433       391       987      1194    none      none      none      none  
dram[21]:     none      none      none      none        1006      1062       425       417       424       409       903      1013    none      none      none      none  
dram[22]:     none      none      none      none        1087      1014       424       411       420       404       994       992    none      none      none      none  
dram[23]:     none      none      none      none         993      1155       429       403       422       402       898       996    none      none      none      none  
dram[24]:     none      none      none      none         433       407      1014      1189       982      1161       420       385    none      none      none      none  
dram[25]:     none      none      none      none         435       422      1014      1010       906       999       422       406    none      none      none      none  
dram[26]:     none      none      none      none         437       423      1101      1028       988       995       417       399    none      none      none      none  
dram[27]:     none      none      none      none         437       414       959      1185       904      1053       421       407    none      none      none      none  
dram[28]:     none      none      none      none         459       430       911       993      1028      1034       418       404    none      none      none      none  
dram[29]:     none      none      none      none         453       416       978      1136      1018      1102       417       404    none      none      none      none  
dram[30]:     none      none      none      none         440       409       910      1143       931      1214       421       390    none      none      none      none  
dram[31]:     none      none      none      none         439       422       983       973      1095      1036       418       403    none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       400       397       397         0         0         0         0         0         0         0         0       390       377       358       358
dram[1]:        400       406       397       400         0         0         0         0         0         0         0         0       397       401       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       348       351
dram[3]:        406       405       397       398         0         0         0         0         0         0         0         0       400       400       385       384
dram[4]:        409       403       399       395         0         0         0         0         0         0         0         0       396       398       380       379
dram[5]:        404       381       397       400         0         0         0         0         0         0         0         0       400       399       400       400
dram[6]:        384       384       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        380       381       397       397         0         0         0         0         0         0         0         0       399       400       398       400
dram[8]:        396       393       399       401         0         0         0         0         0         0         0         0       400       406       388       348
dram[9]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       384       381
dram[10]:        396       393       391       384         0         0         0         0         0         0         0         0       400       406       374       343
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       383       378
dram[12]:        397       394       401       400         0         0         0         0         0         0         0         0       403       379       413       343
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       380       381       382       383
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       370       353       351       344
dram[15]:        399       395       406       406         0         0         0         0         0         0         0         0       385       384       383       382
dram[16]:          0         0         0         0       397       400       396       384       400       406       390       376         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       381       400       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       384       408       406       393       398         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       381       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       397       399       400       400       404       381       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       400       406       384       384       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       404       381       390       379         0         0         0         0
dram[23]:          0         0         0         0       397       400       406       406       384       384       397       403         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       399       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       400       406       397       400       398       400       384       381         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       393       398       404       381         0         0         0         0
dram[27]:          0         0         0         0       406       406       397       398       397       400       385       384         0         0         0         0
dram[28]:          0         0         0         0       400       402       401       400       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       381       397       398       401       399       400       400         0         0         0         0
dram[30]:          0         0         0         0       391       384       398       403       397       398       400       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141972 n_act=124 n_pre=116 n_ref_event=0 n_req=306 n_rd=306 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002147
n_activity=3194 dram_eff=0.0958
bk0: 73a 141704i bk1: 77a 141580i bk2: 30a 142009i bk3: 22a 142129i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142180i bk13: 12a 142409i bk14: 36a 142233i bk15: 36a 142222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594771
Row_Buffer_Locality_read = 0.594771
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.904947
Bank_Level_Parallism_Col = 1.396838
Bank_Level_Parallism_Ready = 1.006536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387352 

BW Util details:
bwutil = 0.002147 
total_CMD = 142511 
util_bw = 306 
Wasted_Col = 1020 
Wasted_Row = 736 
Idle = 140449 

BW Util Bottlenecks: 
RCDc_limit = 1355 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141972 
Read = 306 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 116 
n_ref = 0 
n_req = 306 
total_req = 306 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 306 
Row_Bus_Util =  0.001684 
CoL_Bus_Util = 0.002147 
Either_Row_CoL_Bus_Util = 0.003782 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.012987 
queue_avg = 0.018855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0188547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141942 n_act=137 n_pre=129 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=3050 dram_eff=0.1033
bk0: 73a 141575i bk1: 79a 141487i bk2: 30a 142014i bk3: 22a 142181i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 21a 142152i bk13: 16a 142217i bk14: 38a 142163i bk15: 36a 142179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565079
Row_Buffer_Locality_read = 0.565079
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.202085
Bank_Level_Parallism_Col = 1.502351
Bank_Level_Parallism_Ready = 1.006349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500784 

BW Util details:
bwutil = 0.002210 
total_CMD = 142511 
util_bw = 315 
Wasted_Col = 1016 
Wasted_Row = 683 
Idle = 140497 

BW Util Bottlenecks: 
RCDc_limit = 1480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141942 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 129 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 315 
Row_Bus_Util =  0.001867 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.003993 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.021090 
queue_avg = 0.021423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0214229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141932 n_act=138 n_pre=130 n_ref_event=0 n_req=318 n_rd=318 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002231
n_activity=3499 dram_eff=0.09088
bk0: 73a 141461i bk1: 81a 141527i bk2: 30a 141972i bk3: 26a 142090i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142213i bk13: 16a 142371i bk14: 36a 142267i bk15: 36a 142257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566038
Row_Buffer_Locality_read = 0.566038
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871366
Bank_Level_Parallism_Col = 1.400145
Bank_Level_Parallism_Ready = 1.003145
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.388567 

BW Util details:
bwutil = 0.002231 
total_CMD = 142511 
util_bw = 318 
Wasted_Col = 1131 
Wasted_Row = 821 
Idle = 140241 

BW Util Bottlenecks: 
RCDc_limit = 1523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141932 
Read = 318 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 130 
n_ref = 0 
n_req = 318 
total_req = 318 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 318 
Row_Bus_Util =  0.001881 
CoL_Bus_Util = 0.002231 
Either_Row_CoL_Bus_Util = 0.004063 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.012090 
queue_avg = 0.021760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0217597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141918 n_act=147 n_pre=139 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002238
n_activity=3384 dram_eff=0.09427
bk0: 75a 141471i bk1: 81a 141514i bk2: 30a 141916i bk3: 22a 142221i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 21a 142109i bk13: 18a 142181i bk14: 38a 142200i bk15: 34a 142214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539185
Row_Buffer_Locality_read = 0.539185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.092736
Bank_Level_Parallism_Col = 1.486823
Bank_Level_Parallism_Ready = 1.003135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483163 

BW Util details:
bwutil = 0.002238 
total_CMD = 142511 
util_bw = 319 
Wasted_Col = 1111 
Wasted_Row = 759 
Idle = 140322 

BW Util Bottlenecks: 
RCDc_limit = 1571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141918 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 147 
n_pre = 139 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 286 
issued_total_col = 319 
Row_Bus_Util =  0.002007 
CoL_Bus_Util = 0.002238 
Either_Row_CoL_Bus_Util = 0.004161 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.020236 
queue_avg = 0.022721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0227211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141902 n_act=146 n_pre=138 n_ref_event=0 n_req=329 n_rd=329 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=3322 dram_eff=0.09904
bk0: 79a 141458i bk1: 77a 141534i bk2: 31a 141829i bk3: 26a 142094i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142112i bk13: 16a 142370i bk14: 40a 142173i bk15: 40a 142156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556231
Row_Buffer_Locality_read = 0.556231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.177809
Bank_Level_Parallism_Col = 1.491971
Bank_Level_Parallism_Ready = 1.003039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490511 

BW Util details:
bwutil = 0.002309 
total_CMD = 142511 
util_bw = 329 
Wasted_Col = 1103 
Wasted_Row = 722 
Idle = 140357 

BW Util Bottlenecks: 
RCDc_limit = 1573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141902 
Read = 329 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 138 
n_ref = 0 
n_req = 329 
total_req = 329 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 329 
Row_Bus_Util =  0.001993 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.004273 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.006568 
queue_avg = 0.025830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0258296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141915 n_act=142 n_pre=134 n_ref_event=0 n_req=323 n_rd=323 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002266
n_activity=3314 dram_eff=0.09747
bk0: 78a 141496i bk1: 77a 141573i bk2: 30a 141933i bk3: 22a 142216i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142179i bk13: 18a 142178i bk14: 40a 142148i bk15: 38a 142144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560372
Row_Buffer_Locality_read = 0.560372
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.128337
Bank_Level_Parallism_Col = 1.499247
Bank_Level_Parallism_Ready = 1.006192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470633 

BW Util details:
bwutil = 0.002266 
total_CMD = 142511 
util_bw = 323 
Wasted_Col = 1066 
Wasted_Row = 746 
Idle = 140376 

BW Util Bottlenecks: 
RCDc_limit = 1524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141915 
Read = 323 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 134 
n_ref = 0 
n_req = 323 
total_req = 323 

Dual Bus Interface Util: 
issued_total_row = 276 
issued_total_col = 323 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.004182 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.005034 
queue_avg = 0.023851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0238508
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141935 n_act=137 n_pre=129 n_ref_event=0 n_req=314 n_rd=314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=3186 dram_eff=0.09856
bk0: 76a 141597i bk1: 73a 141676i bk2: 31a 141866i bk3: 22a 142133i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142157i bk13: 12a 142407i bk14: 40a 142127i bk15: 40a 142124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563694
Row_Buffer_Locality_read = 0.563694
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.080521
Bank_Level_Parallism_Col = 1.522117
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496840 

BW Util details:
bwutil = 0.002203 
total_CMD = 142511 
util_bw = 314 
Wasted_Col = 1011 
Wasted_Row = 749 
Idle = 140437 

BW Util Bottlenecks: 
RCDc_limit = 1462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141935 
Read = 314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 129 
n_ref = 0 
n_req = 314 
total_req = 314 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 314 
Row_Bus_Util =  0.001867 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.004042 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.006944 
queue_avg = 0.021893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.021893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141938 n_act=137 n_pre=129 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002189
n_activity=3354 dram_eff=0.09302
bk0: 69a 141793i bk1: 75a 141637i bk2: 30a 141896i bk3: 22a 142180i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 20a 142165i bk13: 16a 142217i bk14: 40a 142122i bk15: 40a 142123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560897
Row_Buffer_Locality_read = 0.560897
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.008945
Bank_Level_Parallism_Col = 1.450076
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418306 

BW Util details:
bwutil = 0.002189 
total_CMD = 142511 
util_bw = 312 
Wasted_Col = 1073 
Wasted_Row = 739 
Idle = 140387 

BW Util Bottlenecks: 
RCDc_limit = 1498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141938 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 129 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 312 
Row_Bus_Util =  0.001867 
CoL_Bus_Util = 0.002189 
Either_Row_CoL_Bus_Util = 0.004021 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.008726 
queue_avg = 0.020448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0204475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141928 n_act=139 n_pre=131 n_ref_event=0 n_req=323 n_rd=323 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002266
n_activity=3269 dram_eff=0.09881
bk0: 33a 141763i bk1: 28a 142101i bk2: 72a 141579i bk3: 70a 141662i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 44a 142104i bk13: 44a 142090i bk14: 18a 142221i bk15: 14a 142447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.569659
Row_Buffer_Locality_read = 0.569659
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.107160
Bank_Level_Parallism_Col = 1.484458
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482942 

BW Util details:
bwutil = 0.002266 
total_CMD = 142511 
util_bw = 323 
Wasted_Col = 1057 
Wasted_Row = 729 
Idle = 140402 

BW Util Bottlenecks: 
RCDc_limit = 1491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141928 
Read = 323 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 131 
n_ref = 0 
n_req = 323 
total_req = 323 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 323 
Row_Bus_Util =  0.001895 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.004091 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.017153 
queue_avg = 0.024875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0248753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141930 n_act=138 n_pre=130 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002238
n_activity=3287 dram_eff=0.09705
bk0: 32a 141873i bk1: 24a 142223i bk2: 71a 141620i bk3: 70a 141692i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 44a 142096i bk13: 42a 142093i bk14: 18a 142214i bk15: 18a 142215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567398
Row_Buffer_Locality_read = 0.567398
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.072375
Bank_Level_Parallism_Col = 1.467424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455303 

BW Util details:
bwutil = 0.002238 
total_CMD = 142511 
util_bw = 319 
Wasted_Col = 1062 
Wasted_Row = 733 
Idle = 140397 

BW Util Bottlenecks: 
RCDc_limit = 1495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141930 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 130 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 319 
Row_Bus_Util =  0.001881 
CoL_Bus_Util = 0.002238 
Either_Row_CoL_Bus_Util = 0.004077 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.010327 
queue_avg = 0.022223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0222228
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141940 n_act=136 n_pre=128 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002189
n_activity=3222 dram_eff=0.09683
bk0: 33a 141803i bk1: 24a 142073i bk2: 72a 141639i bk3: 67a 141763i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 44a 142065i bk13: 44a 142061i bk14: 18a 142232i bk15: 10a 142475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564103
Row_Buffer_Locality_read = 0.564103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.042381
Bank_Level_Parallism_Col = 1.491037
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484801 

BW Util details:
bwutil = 0.002189 
total_CMD = 142511 
util_bw = 312 
Wasted_Col = 1031 
Wasted_Row = 757 
Idle = 140411 

BW Util Bottlenecks: 
RCDc_limit = 1453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141940 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 128 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 312 
Row_Bus_Util =  0.001852 
CoL_Bus_Util = 0.002189 
Either_Row_CoL_Bus_Util = 0.004007 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.008757 
queue_avg = 0.022054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0220544
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141925 n_act=143 n_pre=135 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002217
n_activity=3638 dram_eff=0.08686
bk0: 36a 141788i bk1: 22a 142184i bk2: 70a 141689i bk3: 68a 141742i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 44a 142070i bk13: 44a 142072i bk14: 18a 142228i bk15: 14a 142228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547468
Row_Buffer_Locality_read = 0.547468
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.932836
Bank_Level_Parallism_Col = 1.393982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385584 

BW Util details:
bwutil = 0.002217 
total_CMD = 142511 
util_bw = 316 
Wasted_Col = 1185 
Wasted_Row = 777 
Idle = 140233 

BW Util Bottlenecks: 
RCDc_limit = 1580 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141925 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 143 
n_pre = 135 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 278 
issued_total_col = 316 
Row_Bus_Util =  0.001951 
CoL_Bus_Util = 0.002217 
Either_Row_CoL_Bus_Util = 0.004112 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.013652 
queue_avg = 0.021023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0210229
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141950 n_act=133 n_pre=125 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002196
n_activity=3572 dram_eff=0.08763
bk0: 36a 141861i bk1: 24a 142073i bk2: 74a 141633i bk3: 71a 141681i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 40a 142170i bk13: 40a 142170i bk14: 18a 142244i bk15: 10a 142475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575080
Row_Buffer_Locality_read = 0.575080
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.829312
Bank_Level_Parallism_Col = 1.388930
Bank_Level_Parallism_Ready = 1.009585
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383026 

BW Util details:
bwutil = 0.002196 
total_CMD = 142511 
util_bw = 313 
Wasted_Col = 1111 
Wasted_Row = 814 
Idle = 140273 

BW Util Bottlenecks: 
RCDc_limit = 1462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141950 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 133 
n_pre = 125 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 313 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.003937 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.017825 
queue_avg = 0.020665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0206651
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141929 n_act=141 n_pre=133 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002238
n_activity=3420 dram_eff=0.09327
bk0: 36a 141866i bk1: 22a 142182i bk2: 74a 141611i bk3: 72a 141603i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 42a 142109i bk13: 40a 142120i bk14: 19a 142211i bk15: 14a 142216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557994
Row_Buffer_Locality_read = 0.557994
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.094727
Bank_Level_Parallism_Col = 1.489827
Bank_Level_Parallism_Ready = 1.009404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.474002 

BW Util details:
bwutil = 0.002238 
total_CMD = 142511 
util_bw = 319 
Wasted_Col = 1070 
Wasted_Row = 754 
Idle = 140368 

BW Util Bottlenecks: 
RCDc_limit = 1524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141929 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 133 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 319 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.002238 
Either_Row_CoL_Bus_Util = 0.004084 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.018900 
queue_avg = 0.022040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0220404
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141931 n_act=134 n_pre=126 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002274
n_activity=3522 dram_eff=0.09199
bk0: 36a 141901i bk1: 28a 142031i bk2: 74a 141589i bk3: 74a 141638i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 40a 142204i bk13: 40a 142201i bk14: 18a 142316i bk15: 14a 142449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586420
Row_Buffer_Locality_read = 0.586420
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.841678
Bank_Level_Parallism_Col = 1.380159
Bank_Level_Parallism_Ready = 1.009259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.368574 

BW Util details:
bwutil = 0.002274 
total_CMD = 142511 
util_bw = 324 
Wasted_Col = 1124 
Wasted_Row = 769 
Idle = 140294 

BW Util Bottlenecks: 
RCDc_limit = 1479 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141931 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 126 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 324 
Row_Bus_Util =  0.001824 
CoL_Bus_Util = 0.002274 
Either_Row_CoL_Bus_Util = 0.004070 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.006897 
queue_avg = 0.019830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.01983
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141921 n_act=141 n_pre=133 n_ref_event=0 n_req=327 n_rd=327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002295
n_activity=3404 dram_eff=0.09606
bk0: 36a 141846i bk1: 24a 142222i bk2: 76a 141560i bk3: 74a 141614i bk4: 0a 142511i bk5: 0a 142511i bk6: 0a 142511i bk7: 0a 142511i bk8: 0a 142511i bk9: 0a 142511i bk10: 0a 142511i bk11: 0a 142511i bk12: 42a 142136i bk13: 38a 142154i bk14: 19a 142229i bk15: 18a 142222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.568807
Row_Buffer_Locality_read = 0.568807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.038638
Bank_Level_Parallism_Col = 1.458088
Bank_Level_Parallism_Ready = 1.012232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439706 

BW Util details:
bwutil = 0.002295 
total_CMD = 142511 
util_bw = 327 
Wasted_Col = 1093 
Wasted_Row = 754 
Idle = 140337 

BW Util Bottlenecks: 
RCDc_limit = 1514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141921 
Read = 327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 133 
n_ref = 0 
n_req = 327 
total_req = 327 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 327 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.002295 
Either_Row_CoL_Bus_Util = 0.004140 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.018644 
queue_avg = 0.021255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0212545
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141955 n_act=130 n_pre=122 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002182
n_activity=2986 dram_eff=0.1042
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 29a 141896i bk5: 24a 142155i bk6: 58a 141843i bk7: 56a 141895i bk8: 52a 141971i bk9: 52a 141959i bk10: 22a 142129i bk11: 18a 142385i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581994
Row_Buffer_Locality_read = 0.581994
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.181152
Bank_Level_Parallism_Col = 1.502852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501222 

BW Util details:
bwutil = 0.002182 
total_CMD = 142511 
util_bw = 311 
Wasted_Col = 969 
Wasted_Row = 630 
Idle = 140601 

BW Util Bottlenecks: 
RCDc_limit = 1392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141955 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 122 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 311 
Row_Bus_Util =  0.001768 
CoL_Bus_Util = 0.002182 
Either_Row_CoL_Bus_Util = 0.003901 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.012590 
queue_avg = 0.022307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.022307
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141977 n_act=127 n_pre=119 n_ref_event=0 n_req=303 n_rd=303 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002126
n_activity=3042 dram_eff=0.09961
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 142015i bk5: 20a 142221i bk6: 57a 141919i bk7: 56a 141923i bk8: 52a 141998i bk9: 50a 141994i bk10: 22a 142187i bk11: 18a 142180i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.580858
Row_Buffer_Locality_read = 0.580858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.022506
Bank_Level_Parallism_Col = 1.423473
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418715 

BW Util details:
bwutil = 0.002126 
total_CMD = 142511 
util_bw = 303 
Wasted_Col = 1012 
Wasted_Row = 640 
Idle = 140556 

BW Util Bottlenecks: 
RCDc_limit = 1385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141977 
Read = 303 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 119 
n_ref = 0 
n_req = 303 
total_req = 303 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 303 
Row_Bus_Util =  0.001726 
CoL_Bus_Util = 0.002126 
Either_Row_CoL_Bus_Util = 0.003747 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.028090 
queue_avg = 0.019655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0196546
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141955 n_act=132 n_pre=124 n_ref_event=0 n_req=305 n_rd=305 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00214
n_activity=2966 dram_eff=0.1028
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 29a 141897i bk5: 20a 142158i bk6: 58a 141911i bk7: 55a 141931i bk8: 55a 141901i bk9: 52a 141927i bk10: 22a 142095i bk11: 14a 142343i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567213
Row_Buffer_Locality_read = 0.567213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.191710
Bank_Level_Parallism_Col = 1.547500
Bank_Level_Parallism_Ready = 1.003279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540833 

BW Util details:
bwutil = 0.002140 
total_CMD = 142511 
util_bw = 305 
Wasted_Col = 949 
Wasted_Row = 676 
Idle = 140581 

BW Util Bottlenecks: 
RCDc_limit = 1405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141955 
Read = 305 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 124 
n_ref = 0 
n_req = 305 
total_req = 305 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 305 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.002140 
Either_Row_CoL_Bus_Util = 0.003901 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.008993 
queue_avg = 0.022791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0227912
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141969 n_act=129 n_pre=121 n_ref_event=0 n_req=304 n_rd=304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002133
n_activity=3195 dram_eff=0.09515
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 141963i bk5: 22a 142178i bk6: 56a 141957i bk7: 54a 141970i bk8: 52a 141972i bk9: 52a 141972i bk10: 22a 142185i bk11: 18a 142218i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575658
Row_Buffer_Locality_read = 0.575658
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.940947
Bank_Level_Parallism_Col = 1.405551
Bank_Level_Parallism_Ready = 1.003289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.396299 

BW Util details:
bwutil = 0.002133 
total_CMD = 142511 
util_bw = 304 
Wasted_Col = 1050 
Wasted_Row = 695 
Idle = 140462 

BW Util Bottlenecks: 
RCDc_limit = 1414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141969 
Read = 304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 121 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 304 
Row_Bus_Util =  0.001754 
CoL_Bus_Util = 0.002133 
Either_Row_CoL_Bus_Util = 0.003803 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.022140 
queue_avg = 0.019156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0191564
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141983 n_act=124 n_pre=116 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002105
n_activity=3086 dram_eff=0.09721
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 142038i bk5: 20a 142158i bk6: 60a 141869i bk7: 59a 141872i bk8: 49a 142017i bk9: 48a 142050i bk10: 22a 142193i bk11: 14a 142345i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586667
Row_Buffer_Locality_read = 0.586667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951294
Bank_Level_Parallism_Col = 1.423263
Bank_Level_Parallism_Ready = 1.003333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423263 

BW Util details:
bwutil = 0.002105 
total_CMD = 142511 
util_bw = 300 
Wasted_Col = 994 
Wasted_Row = 677 
Idle = 140540 

BW Util Bottlenecks: 
RCDc_limit = 1360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141983 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 116 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 300 
Row_Bus_Util =  0.001684 
CoL_Bus_Util = 0.002105 
Either_Row_CoL_Bus_Util = 0.003705 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.022727 
queue_avg = 0.018883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0188828
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141949 n_act=132 n_pre=124 n_ref_event=0 n_req=307 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=2959 dram_eff=0.1038
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 141978i bk5: 22a 142178i bk6: 60a 141863i bk7: 58a 141849i bk8: 50a 141995i bk9: 48a 142006i bk10: 23a 142091i bk11: 18a 142219i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570033
Row_Buffer_Locality_read = 0.570033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.249733
Bank_Level_Parallism_Col = 1.606401
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605536 

BW Util details:
bwutil = 0.002154 
total_CMD = 142511 
util_bw = 307 
Wasted_Col = 901 
Wasted_Row = 666 
Idle = 140637 

BW Util Bottlenecks: 
RCDc_limit = 1394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141949 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 124 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 307 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.003944 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001779 
queue_avg = 0.021381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213808
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141969 n_act=125 n_pre=117 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002161
n_activity=3259 dram_eff=0.09451
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 141963i bk5: 24a 142150i bk6: 60a 141863i bk7: 60a 141865i bk8: 48a 142077i bk9: 48a 142078i bk10: 22a 142158i bk11: 18a 142378i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594156
Row_Buffer_Locality_read = 0.594156
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.859480
Bank_Level_Parallism_Col = 1.375772
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375772 

BW Util details:
bwutil = 0.002161 
total_CMD = 142511 
util_bw = 308 
Wasted_Col = 1048 
Wasted_Row = 722 
Idle = 140433 

BW Util Bottlenecks: 
RCDc_limit = 1375 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141969 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 117 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 308 
Row_Bus_Util =  0.001698 
CoL_Bus_Util = 0.002161 
Either_Row_CoL_Bus_Util = 0.003803 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.014760 
queue_avg = 0.018048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180477
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141957 n_act=132 n_pre=124 n_ref_event=0 n_req=307 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=3079 dram_eff=0.09971
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 28a 141978i bk5: 20a 142219i bk6: 62a 141793i bk7: 60a 141819i bk8: 50a 142027i bk9: 46a 142037i bk10: 23a 142128i bk11: 18a 142179i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570033
Row_Buffer_Locality_read = 0.570033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.140681
Bank_Level_Parallism_Col = 1.522204
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520559 

BW Util details:
bwutil = 0.002154 
total_CMD = 142511 
util_bw = 307 
Wasted_Col = 967 
Wasted_Row = 695 
Idle = 140542 

BW Util Bottlenecks: 
RCDc_limit = 1412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141957 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 124 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 307 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.003887 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.016245 
queue_avg = 0.021318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0213177
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141967 n_act=128 n_pre=120 n_ref_event=0 n_req=304 n_rd=304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002133
n_activity=3092 dram_eff=0.09832
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 67a 141761i bk5: 65a 141783i bk6: 26a 142068i bk7: 18a 142174i bk8: 24a 142128i bk9: 16a 142279i bk10: 44a 142104i bk11: 44a 142113i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.987026
Bank_Level_Parallism_Col = 1.444976
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441786 

BW Util details:
bwutil = 0.002133 
total_CMD = 142511 
util_bw = 304 
Wasted_Col = 1009 
Wasted_Row = 691 
Idle = 140507 

BW Util Bottlenecks: 
RCDc_limit = 1397 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141967 
Read = 304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 120 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 304 
Row_Bus_Util =  0.001740 
CoL_Bus_Util = 0.002133 
Either_Row_CoL_Bus_Util = 0.003817 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.014706 
queue_avg = 0.020118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0201177
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141936 n_act=137 n_pre=129 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=2969 dram_eff=0.1061
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 67a 141739i bk5: 65a 141718i bk6: 26a 142002i bk7: 22a 142177i bk8: 25a 142026i bk9: 20a 142219i bk10: 46a 142052i bk11: 44a 142067i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565079
Row_Buffer_Locality_read = 0.565079
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.273103
Bank_Level_Parallism_Col = 1.546624
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546624 

BW Util details:
bwutil = 0.002210 
total_CMD = 142511 
util_bw = 315 
Wasted_Col = 982 
Wasted_Row = 640 
Idle = 140574 

BW Util Bottlenecks: 
RCDc_limit = 1460 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141936 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 129 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 315 
Row_Bus_Util =  0.001867 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.004035 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.010435 
queue_avg = 0.022497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0224965
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141946 n_act=134 n_pre=126 n_ref_event=0 n_req=314 n_rd=314 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=3222 dram_eff=0.09745
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 67a 141715i bk5: 67a 141751i bk6: 26a 142030i bk7: 22a 142150i bk8: 24a 142091i bk9: 20a 142237i bk10: 44a 142140i bk11: 44a 142144i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.573248
Row_Buffer_Locality_read = 0.573248
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.985625
Bank_Level_Parallism_Col = 1.423627
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416855 

BW Util details:
bwutil = 0.002203 
total_CMD = 142511 
util_bw = 314 
Wasted_Col = 1074 
Wasted_Row = 699 
Idle = 140424 

BW Util Bottlenecks: 
RCDc_limit = 1469 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141946 
Read = 314 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 126 
n_ref = 0 
n_req = 314 
total_req = 314 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 314 
Row_Bus_Util =  0.001824 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.003965 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.015929 
queue_avg = 0.020616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.020616
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141940 n_act=139 n_pre=131 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002182
n_activity=3106 dram_eff=0.1001
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 69a 141670i bk5: 67a 141717i bk6: 26a 141980i bk7: 18a 142219i bk8: 25a 142024i bk9: 18a 142220i bk10: 46a 142077i bk11: 42a 142093i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553055
Row_Buffer_Locality_read = 0.553055
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.192921
Bank_Level_Parallism_Col = 1.514464
Bank_Level_Parallism_Ready = 1.003215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513683 

BW Util details:
bwutil = 0.002182 
total_CMD = 142511 
util_bw = 311 
Wasted_Col = 1024 
Wasted_Row = 671 
Idle = 140505 

BW Util Bottlenecks: 
RCDc_limit = 1485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141940 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 131 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 311 
Row_Bus_Util =  0.001895 
CoL_Bus_Util = 0.002182 
Either_Row_CoL_Bus_Util = 0.004007 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.017513 
queue_avg = 0.022195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0221948
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141928 n_act=140 n_pre=132 n_ref_event=0 n_req=317 n_rd=317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=2983 dram_eff=0.1063
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 65a 141711i bk5: 63a 141780i bk6: 27a 141960i bk7: 22a 142156i bk8: 24a 141983i bk9: 20a 142245i bk10: 48a 142037i bk11: 48a 142019i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558360
Row_Buffer_Locality_read = 0.558360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.310133
Bank_Level_Parallism_Col = 1.540456
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537313 

BW Util details:
bwutil = 0.002224 
total_CMD = 142511 
util_bw = 317 
Wasted_Col = 1011 
Wasted_Row = 626 
Idle = 140557 

BW Util Bottlenecks: 
RCDc_limit = 1492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141928 
Read = 317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 132 
n_ref = 0 
n_req = 317 
total_req = 317 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 317 
Row_Bus_Util =  0.001909 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.004091 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.010292 
queue_avg = 0.025465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0254647
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141953 n_act=132 n_pre=124 n_ref_event=0 n_req=307 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=2944 dram_eff=0.1043
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 64a 141745i bk5: 63a 141804i bk6: 26a 142079i bk7: 18a 142217i bk8: 24a 142123i bk9: 18a 142180i bk10: 48a 142048i bk11: 46a 142044i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570033
Row_Buffer_Locality_read = 0.570033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.179958
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477383 

BW Util details:
bwutil = 0.002154 
total_CMD = 142511 
util_bw = 307 
Wasted_Col = 984 
Wasted_Row = 615 
Idle = 140605 

BW Util Bottlenecks: 
RCDc_limit = 1425 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141953 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 124 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 307 
Row_Bus_Util =  0.001796 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.003915 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.008961 
queue_avg = 0.021977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0219773
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141944 n_act=137 n_pre=129 n_ref_event=0 n_req=307 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002154
n_activity=2925 dram_eff=0.105
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 65a 141753i bk5: 61a 141852i bk6: 27a 141924i bk7: 18a 142178i bk8: 24a 142023i bk9: 16a 142283i bk10: 48a 142002i bk11: 48a 141994i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553746
Row_Buffer_Locality_read = 0.553746
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.286757
Bank_Level_Parallism_Col = 1.555195
Bank_Level_Parallism_Ready = 1.006515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541396 

BW Util details:
bwutil = 0.002154 
total_CMD = 142511 
util_bw = 307 
Wasted_Col = 976 
Wasted_Row = 635 
Idle = 140593 

BW Util Bottlenecks: 
RCDc_limit = 1452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141944 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 129 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 307 
Row_Bus_Util =  0.001867 
CoL_Bus_Util = 0.002154 
Either_Row_CoL_Bus_Util = 0.003979 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.010582 
queue_avg = 0.022974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229737
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=142511 n_nop=141945 n_act=134 n_pre=126 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002189
n_activity=3075 dram_eff=0.1015
bk0: 0a 142511i bk1: 0a 142511i bk2: 0a 142511i bk3: 0a 142511i bk4: 63a 141790i bk5: 61a 141851i bk6: 26a 142029i bk7: 22a 142164i bk8: 24a 142106i bk9: 20a 142212i bk10: 48a 142019i bk11: 48a 142023i bk12: 0a 142511i bk13: 0a 142511i bk14: 0a 142511i bk15: 0a 142511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570513
Row_Buffer_Locality_read = 0.570513
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.148110
Bank_Level_Parallism_Col = 1.517297
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500402 

BW Util details:
bwutil = 0.002189 
total_CMD = 142511 
util_bw = 312 
Wasted_Col = 986 
Wasted_Row = 660 
Idle = 140553 

BW Util Bottlenecks: 
RCDc_limit = 1450 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142511 
n_nop = 141945 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 126 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 312 
Row_Bus_Util =  0.001824 
CoL_Bus_Util = 0.002189 
Either_Row_CoL_Bus_Util = 0.003972 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.010601 
queue_avg = 0.021226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0212264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 254, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 382, Miss = 268, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 354, Miss = 258, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 380, Miss = 275, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 382, Miss = 267, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 382, Miss = 267, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 372, Miss = 270, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 378, Miss = 267, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 387, Miss = 278, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 269, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 391, Miss = 273, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 372, Miss = 268, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 357, Miss = 261, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 363, Miss = 271, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 356, Miss = 256, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 380, Miss = 272, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 380, Miss = 273, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 374, Miss = 264, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 269, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 365, Miss = 264, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 355, Miss = 259, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 352, Miss = 264, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 358, Miss = 258, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 354, Miss = 262, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 352, Miss = 257, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 360, Miss = 260, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 359, Miss = 260, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 357, Miss = 265, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 387, Miss = 270, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 359, Miss = 258, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 379, Miss = 274, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 359, Miss = 260, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 366, Miss = 263, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 354, Miss = 254, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 366, Miss = 257, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 347, Miss = 252, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 343, Miss = 249, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 348, Miss = 262, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 354, Miss = 250, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 366, Miss = 258, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 344, Miss = 250, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 364, Miss = 256, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 349, Miss = 252, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 363, Miss = 261, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 373, Miss = 260, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 361, Miss = 252, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 355, Miss = 262, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 350, Miss = 251, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 346, Miss = 252, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 370, Miss = 260, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 356, Miss = 258, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 267, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 380, Miss = 265, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 368, Miss = 257, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 359, Miss = 266, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 354, Miss = 255, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 373, Miss = 268, Miss_rate = 0.718, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 364, Miss = 259, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 373, Miss = 261, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 354, Miss = 256, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 349, Miss = 254, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 351, Miss = 263, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 364, Miss = 256, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 376, Miss = 264, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 23310
L2_total_cache_misses = 16741
L2_total_cache_miss_rate = 0.7182
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9660
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23310
icnt_total_pkts_simt_to_mem=23310
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23310
Req_Network_cycles = 189792
Req_Network_injected_packets_per_cycle =       0.1228 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0312
Req_Bank_Level_Parallism =       4.3287
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 23310
Reply_Network_cycles = 189792
Reply_Network_injected_packets_per_cycle =        0.1228
Reply_Network_conflicts_per_cycle =        0.0066
Reply_Network_conflicts_per_cycle_util =       0.1853
Reply_Bank_Level_Parallism =       3.4284
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 32 sec (1292 sec)
gpgpu_simulation_rate = 1451 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 7753424x
Processing kernel ./traces/kernel-21.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 21
-grid dim = (21,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-21.traceg
GPGPU-Sim uArch: Shader 402 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x4e3464f0, kernel=0x7e94bd60
thread block = 0,0,0
GPGPU-Sim uArch: Shader 410 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4fb494b0, kernel=0x7e94bd60
thread block = 1,0,0
GPGPU-Sim uArch: Shader 418 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5134c470, kernel=0x7e94bd60
thread block = 2,0,0
GPGPU-Sim uArch: Shader 426 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x52b4f430, kernel=0x7e94bd60
thread block = 3,0,0
GPGPU-Sim uArch: Shader 434 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x543523f0, kernel=0x7e94bd60
thread block = 4,0,0
GPGPU-Sim uArch: Shader 442 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x55b553b0, kernel=0x7e94bd60
thread block = 5,0,0
GPGPU-Sim uArch: Shader 450 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x57358370, kernel=0x7e94bd60
thread block = 6,0,0
GPGPU-Sim uArch: Shader 458 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x58b5b330, kernel=0x7e94bd60
thread block = 7,0,0
GPGPU-Sim uArch: Shader 466 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5a35e2f0, kernel=0x7e94bd60
thread block = 8,0,0
GPGPU-Sim uArch: Shader 474 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5bb612b0, kernel=0x7e94bd60
thread block = 9,0,0
GPGPU-Sim uArch: Shader 482 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5d364270, kernel=0x7e94bd60
thread block = 10,0,0
GPGPU-Sim uArch: Shader 490 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5eb67230, kernel=0x7e94bd60
thread block = 11,0,0
GPGPU-Sim uArch: Shader 498 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6036a1f0, kernel=0x7e94bd60
thread block = 12,0,0
GPGPU-Sim uArch: Shader 506 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x61b6d1b0, kernel=0x7e94bd60
thread block = 13,0,0
GPGPU-Sim uArch: Shader 514 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x63370170, kernel=0x7e94bd60
thread block = 14,0,0
GPGPU-Sim uArch: Shader 522 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x64b73130, kernel=0x7e94bd60
thread block = 15,0,0
GPGPU-Sim uArch: Shader 530 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x663760f0, kernel=0x7e94bd60
thread block = 16,0,0
GPGPU-Sim uArch: Shader 538 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x67b790b0, kernel=0x7e94bd60
thread block = 17,0,0
GPGPU-Sim uArch: Shader 546 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6937c070, kernel=0x7e94bd60
thread block = 18,0,0
GPGPU-Sim uArch: Shader 554 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6ab7f030, kernel=0x7e94bd60
thread block = 19,0,0
GPGPU-Sim uArch: Shader 562 bind to kernel 21 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6c381ff0, kernel=0x7e94bd60
thread block = 20,0,0
Destroy streams for kernel 21: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 21 
gpu_sim_cycle = 9673
gpu_sim_insn = 187551
gpu_ipc =      19.3891
gpu_tot_sim_cycle = 199465
gpu_tot_sim_insn = 2063061
gpu_tot_ipc =      10.3430
gpu_tot_issued_cta = 231
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2410
partiton_level_parallism_total  =       0.1285
partiton_level_parallism_util =       4.9596
partiton_level_parallism_util_total  =       4.3793
L2_BW  =       8.7293 GB/Sec
L2_BW_total  =       4.6566 GB/Sec
gpu_total_sim_rate=1522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 25872
	L1D_total_cache_misses = 22407
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10626

Total_core_cache_fail_stats:
ctas_completed 231, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 5824896
gpgpu_n_tot_w_icount = 182028
gpgpu_n_stall_shd_mem = 100023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15015
gpgpu_n_mem_write_global = 10626
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 66759
gpgpu_n_store_insn = 59136
gpgpu_n_shmem_insn = 421575
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 97020
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3003
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:462	W0_Idle:3077965	W0_Scoreboard:783859	W1:7623	W2:6930	W3:6930	W4:6930	W5:6930	W6:6930	W7:6930	W8:6930	W9:6930	W10:6930	W11:6930	W12:6930	W13:6930	W14:6930	W15:6930	W16:76923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:182028	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 120120 {8:15015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 425040 {40:10626,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 600600 {40:15015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 85008 {8:10626,}
maxmflatency = 430 
max_icnt2mem_latency = 34 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 254 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:5543 	1173 	89 	131 	1147 	2300 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14635 	11006 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	25615 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25448 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  2.400000  1.777778  1.769231      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.692308  2.800000  3.076923  3.076923 
dram[1]:  2.352941  2.297297  1.777778  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.769231  1.700000  3.000000  3.076923 
dram[2]:  2.000000  2.256410  1.600000  1.928571      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000  2.571429  3.333333  3.333333 
dram[3]:  2.000000  2.256410  1.454545  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.533333  1.727273  3.230769  3.166667 
dram[4]:  2.205128  2.270270  1.434783  1.928571      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.466667  2.571429  3.142857  3.142857 
dram[5]:  2.236842  2.270270  1.600000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.692308  1.727273  3.142857  3.000000 
dram[6]:  2.314286  2.424242  1.500000  1.769231      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.692308  2.800000  2.933333  2.933333 
dram[7]:  2.533333  2.314286  1.454545  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.692308  1.700000  2.933333  2.933333 
dram[8]:  1.400000  2.071429  2.257143  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.200000  3.200000  1.666667  4.000000 
dram[9]:  1.545455  2.166667  2.294118  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.200000  3.066667  1.666667  1.727273 
dram[10]:  1.440000  1.666667  2.323529  2.466667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.823529  2.823529  1.666667  3.000000 
dram[11]:  1.461538  2.000000  2.333333  2.387097      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.823529  2.823529  1.666667  1.500000 
dram[12]:  1.583333  1.666667  2.382353  2.437500      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.933333  2.933333  2.000000  3.000000 
dram[13]:  1.583333  2.000000  2.382353  2.363636      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.066667  2.933333  1.909091  1.500000 
dram[14]:  1.727273  1.812500  2.250000  2.314286      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.142857  3.384615  2.000000  4.000000 
dram[15]:  1.583333  2.166667  2.243243  2.314286      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.066667  3.000000  1.909091  1.727273 
dram[16]:      -nan      -nan      -nan      -nan  1.409091  2.083333  2.407408  2.520000  2.727273  2.681818  1.600000  2.857143      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.666667  1.833333  2.560000  2.520000  2.727273  2.636364  1.846154  1.727273      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.409091  1.615385  2.600000  2.583333  2.583333  2.608696  1.500000  2.000000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.500000  2.000000  2.625000  2.608696  2.608696  2.608696  1.714286  1.900000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.666667  1.615385  2.576923  2.538461  2.590909  2.666667  2.000000  2.000000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.500000  2.000000  2.576923  2.560000  2.636364  2.666667  1.562500  1.900000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.500000  2.083333  2.481482  2.481482  2.800000  2.750000  1.846154  2.857143      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.500000  1.833333  2.464286  2.481482  2.761905  2.700000  1.785714  1.727273      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.466667  2.482759  1.750000  1.727273  1.857143  1.800000  2.722222  2.823529      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.466667  2.448276  1.555556  2.000000  1.500000  2.100000  2.777778  2.823529      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.312500  2.387097  1.555556  1.916667  1.625000  2.200000  3.000000  3.000000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.303030  2.387097  1.400000  1.666667  1.500000  1.727273  2.941176  2.875000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.322581  2.413793  1.450000  1.916667  1.444444  2.200000  2.888889  2.888889      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.366667  2.413793  1.750000  1.666667  1.857143  1.727273  2.888889  2.777778      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.400000  2.518518  1.450000  1.727273  1.444444  1.800000  2.750000  2.736842      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.413793  2.481482  1.555556  2.000000  1.625000  2.100000  2.736842  2.736842      -nan      -nan      -nan      -nan 
average row locality = 11005/4883 = 2.253737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        84        32        23         0         0         0         0         0         0         0         0        22        14        40        40 
dram[1]:        80        85        32        24         0         0         0         0         0         0         0         0        23        17        42        40 
dram[2]:        80        88        32        27         0         0         0         0         0         0         0         0        22        18        40        40 
dram[3]:        82        88        32        24         0         0         0         0         0         0         0         0        23        19        42        38 
dram[4]:        86        84        33        27         0         0         0         0         0         0         0         0        22        18        44        44 
dram[5]:        85        84        32        24         0         0         0         0         0         0         0         0        22        19        44        42 
dram[6]:        81        80        33        23         0         0         0         0         0         0         0         0        22        14        44        44 
dram[7]:        76        81        32        24         0         0         0         0         0         0         0         0        22        17        44        44 
dram[8]:        35        29        79        77         0         0         0         0         0         0         0         0        48        48        20        16 
dram[9]:        34        26        78        77         0         0         0         0         0         0         0         0        48        46        20        19 
dram[10]:        36        25        79        74         0         0         0         0         0         0         0         0        48        48        20        12 
dram[11]:        38        24        77        74         0         0         0         0         0         0         0         0        48        48        20        15 
dram[12]:        38        25        81        78         0         0         0         0         0         0         0         0        44        44        20        12 
dram[13]:        38        24        81        78         0         0         0         0         0         0         0         0        46        44        21        15 
dram[14]:        38        29        81        81         0         0         0         0         0         0         0         0        44        44        20        16 
dram[15]:        38        26        83        81         0         0         0         0         0         0         0         0        46        42        21        19 
dram[16]:         0         0         0         0        31        25        65        63        60        59        24        20         0         0         0         0 
dram[17]:         0         0         0         0        30        22        64        63        60        58        24        19         0         0         0         0 
dram[18]:         0         0         0         0        31        21        65        62        62        60        24        16         0         0         0         0 
dram[19]:         0         0         0         0        30        24        63        60        60        60        24        19         0         0         0         0 
dram[20]:         0         0         0         0        30        21        67        66        57        56        24        16         0         0         0         0 
dram[21]:         0         0         0         0        30        24        67        64        58        56        25        19         0         0         0         0 
dram[22]:         0         0         0         0        30        25        67        67        56        55        24        20         0         0         0         0 
dram[23]:         0         0         0         0        30        22        69        67        58        54        25        19         0         0         0         0 
dram[24]:         0         0         0         0        74        72        28        19        26        18        49        48         0         0         0         0 
dram[25]:         0         0         0         0        74        71        28        24        27        21        50        48         0         0         0         0 
dram[26]:         0         0         0         0        74        74        28        23        26        22        48        48         0         0         0         0 
dram[27]:         0         0         0         0        76        74        28        20        27        19        50        46         0         0         0         0 
dram[28]:         0         0         0         0        72        70        29        23        26        22        52        52         0         0         0         0 
dram[29]:         0         0         0         0        71        70        28        20        26        19        52        50         0         0         0         0 
dram[30]:         0         0         0         0        72        68        29        19        26        18        55        52         0         0         0         0 
dram[31]:         0         0         0         0        70        67        28        24        26        21        52        52         0         0         0         0 
total dram reads = 11005
min_bank_accesses = 0!
chip skew: 358/334 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        454       430       989      1148    none      none      none      none      none      none      none      none         993      1188       413       376
dram[1]:        458       435       990      1095    none      none      none      none      none      none      none      none         924      1055       417       394
dram[2]:        464       441      1063      1025    none      none      none      none      none      none      none      none         990       999       413       395
dram[3]:        462       436      1021      1111    none      none      none      none      none      none      none      none         931       959       418       419
dram[4]:        489       451       928       995    none      none      none      none      none      none      none      none        1033      1042       412       396
dram[5]:        476       441       970      1076    none      none      none      none      none      none      none      none        1028       998       416       416
dram[6]:        459       431       924      1111    none      none      none      none      none      none      none      none         926      1245       417       384
dram[7]:        456       434       973      1059    none      none      none      none      none      none      none      none        1008      1097       416       396
dram[8]:        928       985       478       443    none      none      none      none      none      none      none      none         415       400      1037      1050
dram[9]:        968      1060       472       435    none      none      none      none      none      none      none      none         416       407      1038       933
dram[10]:        856      1096       453       424    none      none      none      none      none      none      none      none         419       389       923      1300
dram[11]:        803      1106       453       432    none      none      none      none      none      none      none      none         418       399       959      1119
dram[12]:        820      1129       449       423    none      none      none      none      none      none      none      none         418       384       997      1237
dram[13]:        820      1142       450       433    none      none      none      none      none      none      none      none         420       401       918      1073
dram[14]:        878      1018       451       435    none      none      none      none      none      none      none      none         417       397       993      1003
dram[15]:        875      1093       451       431    none      none      none      none      none      none      none      none         421       411       923       893
dram[16]:     none      none      none      none         932       999       448       424       428       415      1019      1026    none      none      none      none  
dram[17]:     none      none      none      none         970      1094       459       416       425       406      1018      1059    none      none      none      none  
dram[18]:     none      none      none      none         929      1133       436       408       435       405       931      1215    none      none      none      none  
dram[19]:     none      none      none      none         976      1012       437       426       425       410      1047      1075    none      none      none      none  
dram[20]:     none      none      none      none         998      1172       434       406       451       405       979      1162    none      none      none      none  
dram[21]:     none      none      none      none        1001      1047       436       427       431       414       928      1036    none      none      none      none  
dram[22]:     none      none      none      none        1076      1031       433       418       427       412       986       988    none      none      none      none  
dram[23]:     none      none      none      none         989      1135       440       414       428       407       921      1020    none      none      none      none  
dram[24]:     none      none      none      none         441       415      1006      1202       975      1135       433       391    none      none      none      none  
dram[25]:     none      none      none      none         444       431      1005      1001       929      1020       423       404    none      none      none      none  
dram[26]:     none      none      none      none         444       428      1088      1046       983       986       420       404    none      none      none      none  
dram[27]:     none      none      none      none         446       423       957      1159       927      1076       422       406    none      none      none      none  
dram[28]:     none      none      none      none         465       435       933      1013      1017      1021       421       407    none      none      none      none  
dram[29]:     none      none      none      none         468       427       972      1117      1009      1120       418       403    none      none      none      none  
dram[30]:     none      none      none      none         447       416       928      1160       930      1182       422       395    none      none      none      none  
dram[31]:     none      none      none      none         447       430       980       967      1082      1056       420       402    none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       400       397       397         0         0         0         0         0         0         0         0       390       377       380       379
dram[1]:        401       406       397       400         0         0         0         0         0         0         0         0       397       401       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       381       384
dram[3]:        407       405       397       398         0         0         0         0         0         0         0         0       400       400       385       384
dram[4]:        409       403       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       396       397       400         0         0         0         0         0         0         0         0       400       399       400       400
dram[6]:        384       384       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        384       381       397       397         0         0         0         0         0         0         0         0       399       400       398       400
dram[8]:        396       393       399       401         0         0         0         0         0         0         0         0       400       406       388       348
dram[9]:        397       395       404       396         0         0         0         0         0         0         0         0       400       400       384       381
dram[10]:        396       393       391       384         0         0         0         0         0         0         0         0       400       406       374       359
dram[11]:        397       395       404       381         0         0         0         0         0         0         0         0       400       400       383       378
dram[12]:        397       394       401       400         0         0         0         0         0         0         0         0       403       379       413       364
dram[13]:        398       399       400       406         0         0         0         0         0         0         0         0       380       381       382       383
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       384       353       366       344
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       385       384       383       382
dram[16]:          0         0         0         0       397       400       396       384       400       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       396       400       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       384       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       384       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       400       400       404       400       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       384       384       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       404       384       390       399         0         0         0         0
dram[23]:          0         0         0         0       397       400       407       406       384       384       397       403         0         0         0         0
dram[24]:          0         0         0         0       400       400       394       399       393       398       404       381         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       400       398       400       384       381         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       393       398       404       384         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       385       384         0         0         0         0
dram[28]:          0         0         0         0       400       402       401       400       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       396       397       398       401       399       400       400         0         0         0         0
dram[30]:          0         0         0         0       391       384       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       404       381       397       398       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149181 n_act=140 n_pre=132 n_ref_event=0 n_req=335 n_rd=335 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002237
n_activity=3497 dram_eff=0.0958
bk0: 80a 148842i bk1: 84a 148719i bk2: 32a 149248i bk3: 23a 149393i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149394i bk13: 14a 149649i bk14: 40a 149434i bk15: 40a 149423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582090
Row_Buffer_Locality_read = 0.582090
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939195
Bank_Level_Parallism_Col = 1.407670
Bank_Level_Parallism_Ready = 1.005970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.399148 

BW Util details:
bwutil = 0.002237 
total_CMD = 149775 
util_bw = 335 
Wasted_Col = 1141 
Wasted_Row = 810 
Idle = 147489 

BW Util Bottlenecks: 
RCDc_limit = 1525 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149181 
Read = 335 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 132 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 335 
Row_Bus_Util =  0.001816 
CoL_Bus_Util = 0.002237 
Either_Row_CoL_Bus_Util = 0.003966 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.021886 
queue_avg = 0.020431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0204306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149151 n_act=151 n_pre=143 n_ref_event=0 n_req=343 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=3370 dram_eff=0.1018
bk0: 80a 148712i bk1: 85a 148650i bk2: 32a 149252i bk3: 24a 149421i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 23a 149392i bk13: 17a 149481i bk14: 42a 149377i bk15: 40a 149391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559767
Row_Buffer_Locality_read = 0.559767
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.186433
Bank_Level_Parallism_Col = 1.503207
Bank_Level_Parallism_Ready = 1.005831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501782 

BW Util details:
bwutil = 0.002290 
total_CMD = 149775 
util_bw = 343 
Wasted_Col = 1122 
Wasted_Row = 761 
Idle = 147549 

BW Util Bottlenecks: 
RCDc_limit = 1630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149151 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 143 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 343 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.002290 
Either_Row_CoL_Bus_Util = 0.004166 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.020833 
queue_avg = 0.023115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0231147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149133 n_act=155 n_pre=147 n_ref_event=0 n_req=347 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=3800 dram_eff=0.09132
bk0: 80a 148618i bk1: 88a 148688i bk2: 32a 149173i bk3: 27a 149353i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149451i bk13: 18a 149587i bk14: 40a 149468i bk15: 40a 149455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553314
Row_Buffer_Locality_read = 0.553314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.911540
Bank_Level_Parallism_Col = 1.428949
Bank_Level_Parallism_Ready = 1.005764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418374 

BW Util details:
bwutil = 0.002317 
total_CMD = 149775 
util_bw = 347 
Wasted_Col = 1240 
Wasted_Row = 900 
Idle = 147288 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149133 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 147 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 347 
Row_Bus_Util =  0.002016 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.004286 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.010903 
queue_avg = 0.023015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0230145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149118 n_act=165 n_pre=157 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002323
n_activity=3718 dram_eff=0.0936
bk0: 82a 148608i bk1: 88a 148666i bk2: 32a 149115i bk3: 24a 149422i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 23a 149310i bk13: 19a 149445i bk14: 42a 149414i bk15: 38a 149426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525862
Row_Buffer_Locality_read = 0.525862
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.100490
Bank_Level_Parallism_Col = 1.486238
Bank_Level_Parallism_Ready = 1.002874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480996 

BW Util details:
bwutil = 0.002323 
total_CMD = 149775 
util_bw = 348 
Wasted_Col = 1250 
Wasted_Row = 850 
Idle = 147327 

BW Util Bottlenecks: 
RCDc_limit = 1769 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149118 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 157 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 348 
Row_Bus_Util =  0.002150 
CoL_Bus_Util = 0.002323 
Either_Row_CoL_Bus_Util = 0.004387 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.019787 
queue_avg = 0.024624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0246236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149104 n_act=163 n_pre=155 n_ref_event=0 n_req=358 n_rd=358 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00239
n_activity=3660 dram_eff=0.09781
bk0: 86a 148594i bk1: 84a 148687i bk2: 33a 149067i bk3: 27a 149358i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149323i bk13: 18a 149586i bk14: 44a 149374i bk15: 44a 149357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544693
Row_Buffer_Locality_read = 0.544693
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.172572
Bank_Level_Parallism_Col = 1.492116
Bank_Level_Parallism_Ready = 1.005587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490802 

BW Util details:
bwutil = 0.002390 
total_CMD = 149775 
util_bw = 358 
Wasted_Col = 1234 
Wasted_Row = 807 
Idle = 147376 

BW Util Bottlenecks: 
RCDc_limit = 1759 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149104 
Read = 358 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 155 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 318 
issued_total_col = 358 
Row_Bus_Util =  0.002123 
CoL_Bus_Util = 0.002390 
Either_Row_CoL_Bus_Util = 0.004480 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.007452 
queue_avg = 0.027074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0270739
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149116 n_act=159 n_pre=151 n_ref_event=0 n_req=352 n_rd=352 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00235
n_activity=3629 dram_eff=0.097
bk0: 85a 148635i bk1: 84a 148712i bk2: 32a 149173i bk3: 24a 149417i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149395i bk13: 19a 149442i bk14: 44a 149359i bk15: 42a 149350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548295
Row_Buffer_Locality_read = 0.548295
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.141529
Bank_Level_Parallism_Col = 1.506114
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480299 

BW Util details:
bwutil = 0.002350 
total_CMD = 149775 
util_bw = 352 
Wasted_Col = 1187 
Wasted_Row = 828 
Idle = 147408 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149116 
Read = 352 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 151 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 352 
Row_Bus_Util =  0.002070 
CoL_Bus_Util = 0.002350 
Either_Row_CoL_Bus_Util = 0.004400 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.004552 
queue_avg = 0.025839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0258388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149148 n_act=151 n_pre=143 n_ref_event=0 n_req=341 n_rd=341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002277
n_activity=3511 dram_eff=0.09712
bk0: 81a 148785i bk1: 80a 148841i bk2: 33a 149106i bk3: 23a 149397i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149395i bk13: 14a 149647i bk14: 44a 149328i bk15: 44a 149325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557185
Row_Buffer_Locality_read = 0.557185
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.067953
Bank_Level_Parallism_Col = 1.512143
Bank_Level_Parallism_Ready = 1.005865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489286 

BW Util details:
bwutil = 0.002277 
total_CMD = 149775 
util_bw = 341 
Wasted_Col = 1125 
Wasted_Row = 815 
Idle = 147494 

BW Util Bottlenecks: 
RCDc_limit = 1616 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149148 
Read = 341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 143 
n_ref = 0 
n_req = 341 
total_req = 341 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 341 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.002277 
Either_Row_CoL_Bus_Util = 0.004186 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.012759 
queue_avg = 0.022767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0227675
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149144 n_act=152 n_pre=144 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00227
n_activity=3656 dram_eff=0.093
bk0: 76a 148940i bk1: 81a 148811i bk2: 32a 149097i bk3: 24a 149420i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 22a 149405i bk13: 17a 149481i bk14: 44a 149336i bk15: 44a 149331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552941
Row_Buffer_Locality_read = 0.552941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.026191
Bank_Level_Parallism_Col = 1.469162
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440055 

BW Util details:
bwutil = 0.002270 
total_CMD = 149775 
util_bw = 340 
Wasted_Col = 1173 
Wasted_Row = 816 
Idle = 147446 

BW Util Bottlenecks: 
RCDc_limit = 1651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149144 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 144 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 340 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.002270 
Either_Row_CoL_Bus_Util = 0.004213 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.007924 
queue_avg = 0.021786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.021786
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149136 n_act=153 n_pre=145 n_ref_event=0 n_req=352 n_rd=352 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00235
n_activity=3597 dram_eff=0.09786
bk0: 35a 149001i bk1: 29a 149365i bk2: 79a 148716i bk3: 77a 148814i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 48a 149342i bk13: 48a 149328i bk14: 20a 149422i bk15: 16a 149687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565341
Row_Buffer_Locality_read = 0.565341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.080631
Bank_Level_Parallism_Col = 1.473288
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465068 

BW Util details:
bwutil = 0.002350 
total_CMD = 149775 
util_bw = 352 
Wasted_Col = 1176 
Wasted_Row = 816 
Idle = 147431 

BW Util Bottlenecks: 
RCDc_limit = 1646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149136 
Read = 352 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 145 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 352 
Row_Bus_Util =  0.001990 
CoL_Bus_Util = 0.002350 
Either_Row_CoL_Bus_Util = 0.004266 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017214 
queue_avg = 0.025311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0253113
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149134 n_act=154 n_pre=146 n_ref_event=0 n_req=348 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002323
n_activity=3583 dram_eff=0.09713
bk0: 34a 149113i bk1: 26a 149421i bk2: 78a 148759i bk3: 77a 148831i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 48a 149335i bk13: 46a 149332i bk14: 20a 149412i bk15: 19a 149454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557471
Row_Buffer_Locality_read = 0.557471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096442
Bank_Level_Parallism_Col = 1.469583
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458647 

BW Util details:
bwutil = 0.002323 
total_CMD = 149775 
util_bw = 348 
Wasted_Col = 1182 
Wasted_Row = 803 
Idle = 147442 

BW Util Bottlenecks: 
RCDc_limit = 1670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149134 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 146 
n_ref = 0 
n_req = 348 
total_req = 348 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 348 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.002323 
Either_Row_CoL_Bus_Util = 0.004280 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.010920 
queue_avg = 0.024023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0240227
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149139 n_act=154 n_pre=146 n_ref_event=0 n_req=342 n_rd=342 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002283
n_activity=3587 dram_eff=0.09534
bk0: 36a 149017i bk1: 25a 149337i bk2: 79a 148789i bk3: 74a 148928i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 48a 149279i bk13: 48a 149275i bk14: 20a 149431i bk15: 12a 149678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549708
Row_Buffer_Locality_read = 0.549708
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.035563
Bank_Level_Parallism_Col = 1.486188
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475138 

BW Util details:
bwutil = 0.002283 
total_CMD = 149775 
util_bw = 342 
Wasted_Col = 1174 
Wasted_Row = 846 
Idle = 147413 

BW Util Bottlenecks: 
RCDc_limit = 1649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149139 
Read = 342 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 146 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 342 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.002283 
Either_Row_CoL_Bus_Util = 0.004246 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.009434 
queue_avg = 0.022934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0229344
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149132 n_act=158 n_pre=150 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002297
n_activity=3901 dram_eff=0.08818
bk0: 38a 149026i bk1: 24a 149424i bk2: 77a 148837i bk3: 74a 148915i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 48a 149284i bk13: 48a 149284i bk14: 20a 149434i bk15: 15a 149492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540698
Row_Buffer_Locality_read = 0.540698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952477
Bank_Level_Parallism_Col = 1.407954
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398332 

BW Util details:
bwutil = 0.002297 
total_CMD = 149775 
util_bw = 344 
Wasted_Col = 1294 
Wasted_Row = 845 
Idle = 147292 

BW Util Bottlenecks: 
RCDc_limit = 1738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149132 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 150 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 344 
Row_Bus_Util =  0.002056 
CoL_Bus_Util = 0.002297 
Either_Row_CoL_Bus_Util = 0.004293 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.013997 
queue_avg = 0.022187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0221866
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149154 n_act=149 n_pre=141 n_ref_event=0 n_req=342 n_rd=342 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002283
n_activity=3881 dram_eff=0.08812
bk0: 38a 149101i bk1: 25a 149337i bk2: 81a 148772i bk3: 78a 148820i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 44a 149384i bk13: 44a 149384i bk14: 20a 149484i bk15: 12a 149675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564327
Row_Buffer_Locality_read = 0.564327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.857780
Bank_Level_Parallism_Col = 1.397069
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387075 

BW Util details:
bwutil = 0.002283 
total_CMD = 149775 
util_bw = 342 
Wasted_Col = 1235 
Wasted_Row = 891 
Idle = 147307 

BW Util Bottlenecks: 
RCDc_limit = 1636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149154 
Read = 342 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 149 
n_pre = 141 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 342 
Row_Bus_Util =  0.001936 
CoL_Bus_Util = 0.002283 
Either_Row_CoL_Bus_Util = 0.004146 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017713 
queue_avg = 0.021652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0216525
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149139 n_act=154 n_pre=146 n_ref_event=0 n_req=347 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=3747 dram_eff=0.09261
bk0: 38a 149105i bk1: 24a 149417i bk2: 81a 148750i bk3: 78a 148766i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 46a 149348i bk13: 44a 149334i bk14: 21a 149451i bk15: 15a 149480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556196
Row_Buffer_Locality_read = 0.556196
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.071942
Bank_Level_Parallism_Col = 1.483494
Bank_Level_Parallism_Ready = 1.008646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469051 

BW Util details:
bwutil = 0.002317 
total_CMD = 149775 
util_bw = 347 
Wasted_Col = 1176 
Wasted_Row = 840 
Idle = 147412 

BW Util Bottlenecks: 
RCDc_limit = 1664 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149139 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 146 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 347 
Row_Bus_Util =  0.002003 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.004246 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017296 
queue_avg = 0.023469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0234685
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149135 n_act=150 n_pre=142 n_ref_event=0 n_req=353 n_rd=353 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002357
n_activity=3816 dram_eff=0.09251
bk0: 38a 149102i bk1: 29a 149295i bk2: 81a 148752i bk3: 81a 148799i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 44a 149403i bk13: 44a 149439i bk14: 20a 149517i bk15: 16a 149688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575071
Row_Buffer_Locality_read = 0.575071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878813
Bank_Level_Parallism_Col = 1.400925
Bank_Level_Parallism_Ready = 1.008499
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386394 

BW Util details:
bwutil = 0.002357 
total_CMD = 149775 
util_bw = 353 
Wasted_Col = 1233 
Wasted_Row = 840 
Idle = 147349 

BW Util Bottlenecks: 
RCDc_limit = 1642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149135 
Read = 353 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 142 
n_ref = 0 
n_req = 353 
total_req = 353 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 353 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.002357 
Either_Row_CoL_Bus_Util = 0.004273 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.007812 
queue_avg = 0.020718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0207177
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149120 n_act=159 n_pre=151 n_ref_event=0 n_req=356 n_rd=356 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002377
n_activity=3752 dram_eff=0.09488
bk0: 38a 149047i bk1: 26a 149419i bk2: 83a 148697i bk3: 81a 148764i bk4: 0a 149775i bk5: 0a 149775i bk6: 0a 149775i bk7: 0a 149775i bk8: 0a 149775i bk9: 0a 149775i bk10: 0a 149775i bk11: 0a 149775i bk12: 46a 149349i bk13: 42a 149368i bk14: 21a 149469i bk15: 19a 149462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553371
Row_Buffer_Locality_read = 0.553371
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.048109
Bank_Level_Parallism_Col = 1.463415
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446935 

BW Util details:
bwutil = 0.002377 
total_CMD = 149775 
util_bw = 356 
Wasted_Col = 1229 
Wasted_Row = 847 
Idle = 147343 

BW Util Bottlenecks: 
RCDc_limit = 1709 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149120 
Read = 356 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 159 
n_pre = 151 
n_ref = 0 
n_req = 356 
total_req = 356 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 356 
Row_Bus_Util =  0.002070 
CoL_Bus_Util = 0.002377 
Either_Row_CoL_Bus_Util = 0.004373 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.016794 
queue_avg = 0.023128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.023128
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149141 n_act=152 n_pre=144 n_ref_event=0 n_req=347 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=3269 dram_eff=0.1061
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 31a 149097i bk5: 25a 149419i bk6: 65a 148978i bk7: 63a 149045i bk8: 60a 149111i bk9: 59a 149094i bk10: 24a 149326i bk11: 20a 149578i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561960
Row_Buffer_Locality_read = 0.561960
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.302162
Bank_Level_Parallism_Col = 1.565249
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554985 

BW Util details:
bwutil = 0.002317 
total_CMD = 149775 
util_bw = 347 
Wasted_Col = 1076 
Wasted_Row = 705 
Idle = 147647 

BW Util Bottlenecks: 
RCDc_limit = 1602 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149141 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 144 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 347 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.004233 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.014196 
queue_avg = 0.025238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0252379
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149164 n_act=148 n_pre=140 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00227
n_activity=3297 dram_eff=0.1031
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149254i bk5: 22a 149422i bk6: 64a 149057i bk7: 63a 149062i bk8: 60a 149137i bk9: 58a 149134i bk10: 24a 149384i bk11: 19a 149444i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564706
Row_Buffer_Locality_read = 0.564706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.152919
Bank_Level_Parallism_Col = 1.455501
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.451296 

BW Util details:
bwutil = 0.002270 
total_CMD = 149775 
util_bw = 340 
Wasted_Col = 1144 
Wasted_Row = 674 
Idle = 147617 

BW Util Bottlenecks: 
RCDc_limit = 1596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149164 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 148 
n_pre = 140 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 340 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.002270 
Either_Row_CoL_Bus_Util = 0.004079 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.027823 
queue_avg = 0.022901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.022901
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149147 n_act=155 n_pre=147 n_ref_event=0 n_req=341 n_rd=341 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002277
n_activity=3274 dram_eff=0.1042
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 31a 149088i bk5: 21a 149398i bk6: 65a 149062i bk7: 62a 149089i bk8: 62a 149034i bk9: 60a 149078i bk10: 24a 149288i bk11: 16a 149532i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.287029
Bank_Level_Parallism_Col = 1.575912
Bank_Level_Parallism_Ready = 1.002933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563504 

BW Util details:
bwutil = 0.002277 
total_CMD = 149775 
util_bw = 341 
Wasted_Col = 1090 
Wasted_Row = 743 
Idle = 147601 

BW Util Bottlenecks: 
RCDc_limit = 1641 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149147 
Read = 341 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 147 
n_ref = 0 
n_req = 341 
total_req = 341 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 341 
Row_Bus_Util =  0.002016 
CoL_Bus_Util = 0.002277 
Either_Row_CoL_Bus_Util = 0.004193 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.023885 
queue_avg = 0.025391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0253914
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149157 n_act=149 n_pre=141 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00227
n_activity=3446 dram_eff=0.09867
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149164i bk5: 24a 149418i bk6: 63a 149097i bk7: 60a 149138i bk8: 60a 149136i bk9: 60a 149133i bk10: 24a 149384i bk11: 19a 149482i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561765
Row_Buffer_Locality_read = 0.561765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.045475
Bank_Level_Parallism_Col = 1.465686
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.450980 

BW Util details:
bwutil = 0.002270 
total_CMD = 149775 
util_bw = 340 
Wasted_Col = 1151 
Wasted_Row = 752 
Idle = 147532 

BW Util Bottlenecks: 
RCDc_limit = 1607 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149157 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 149 
n_pre = 141 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 340 
Row_Bus_Util =  0.001936 
CoL_Bus_Util = 0.002270 
Either_Row_CoL_Bus_Util = 0.004126 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.019417 
queue_avg = 0.021365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0213654
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149179 n_act=146 n_pre=138 n_ref_event=0 n_req=337 n_rd=337 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00225
n_activity=3341 dram_eff=0.1009
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149233i bk5: 21a 149398i bk6: 67a 149009i bk7: 66a 149007i bk8: 57a 149155i bk9: 56a 149188i bk10: 24a 149429i bk11: 16a 149546i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566766
Row_Buffer_Locality_read = 0.566766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.103036
Bank_Level_Parallism_Col = 1.465763
Bank_Level_Parallism_Ready = 1.002967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464337 

BW Util details:
bwutil = 0.002250 
total_CMD = 149775 
util_bw = 337 
Wasted_Col = 1126 
Wasted_Row = 711 
Idle = 147601 

BW Util Bottlenecks: 
RCDc_limit = 1582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149179 
Read = 337 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 138 
n_ref = 0 
n_req = 337 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 337 
Row_Bus_Util =  0.001896 
CoL_Bus_Util = 0.002250 
Either_Row_CoL_Bus_Util = 0.003979 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.041946 
queue_avg = 0.022854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0228543
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149139 n_act=152 n_pre=144 n_ref_event=0 n_req=343 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=3235 dram_eff=0.106
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149177i bk5: 24a 149418i bk6: 67a 148998i bk7: 64a 149013i bk8: 58a 149135i bk9: 56a 149154i bk10: 25a 149291i bk11: 19a 149483i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556851
Row_Buffer_Locality_read = 0.556851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.338772
Bank_Level_Parallism_Col = 1.650621
Bank_Level_Parallism_Ready = 1.002916
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647516 

BW Util details:
bwutil = 0.002290 
total_CMD = 149775 
util_bw = 343 
Wasted_Col = 1003 
Wasted_Row = 738 
Idle = 147691 

BW Util Bottlenecks: 
RCDc_limit = 1591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149139 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 144 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 343 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.002290 
Either_Row_CoL_Bus_Util = 0.004246 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.004717 
queue_avg = 0.024577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0245769
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149158 n_act=146 n_pre=138 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002297
n_activity=3497 dram_eff=0.09837
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149163i bk5: 25a 149414i bk6: 67a 149021i bk7: 67a 149025i bk8: 56a 149226i bk9: 55a 149217i bk10: 24a 149395i bk11: 20a 149578i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575581
Row_Buffer_Locality_read = 0.575581
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.992481
Bank_Level_Parallism_Col = 1.458982
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454738 

BW Util details:
bwutil = 0.002297 
total_CMD = 149775 
util_bw = 344 
Wasted_Col = 1135 
Wasted_Row = 782 
Idle = 147514 

BW Util Bottlenecks: 
RCDc_limit = 1572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149158 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 146 
n_pre = 138 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 344 
Row_Bus_Util =  0.001896 
CoL_Bus_Util = 0.002297 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017828 
queue_avg = 0.020097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0200968
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149143 n_act=153 n_pre=145 n_ref_event=0 n_req=344 n_rd=344 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002297
n_activity=3384 dram_eff=0.1017
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 30a 149177i bk5: 22a 149416i bk6: 69a 148930i bk7: 67a 148971i bk8: 58a 149179i bk9: 54a 149195i bk10: 25a 149368i bk11: 19a 149443i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555233
Row_Buffer_Locality_read = 0.555233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.206349
Bank_Level_Parallism_Col = 1.547896
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540639 

BW Util details:
bwutil = 0.002297 
total_CMD = 149775 
util_bw = 344 
Wasted_Col = 1099 
Wasted_Row = 762 
Idle = 147570 

BW Util Bottlenecks: 
RCDc_limit = 1631 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149143 
Read = 344 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 145 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 344 
Row_Bus_Util =  0.001990 
CoL_Bus_Util = 0.002297 
Either_Row_CoL_Bus_Util = 0.004220 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.015823 
queue_avg = 0.024016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.024016
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149175 n_act=145 n_pre=137 n_ref_event=0 n_req=334 n_rd=334 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00223
n_activity=3336 dram_eff=0.1001
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 74a 148901i bk5: 72a 148915i bk6: 28a 149308i bk7: 19a 149438i bk8: 26a 149367i bk9: 18a 149480i bk10: 49a 149279i bk11: 48a 149314i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565868
Row_Buffer_Locality_read = 0.565868
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.063752
Bank_Level_Parallism_Col = 1.459556
Bank_Level_Parallism_Ready = 1.005988
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452398 

BW Util details:
bwutil = 0.002230 
total_CMD = 149775 
util_bw = 334 
Wasted_Col = 1126 
Wasted_Row = 736 
Idle = 147579 

BW Util Bottlenecks: 
RCDc_limit = 1575 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149175 
Read = 334 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 137 
n_ref = 0 
n_req = 334 
total_req = 334 

Dual Bus Interface Util: 
issued_total_row = 282 
issued_total_col = 334 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.002230 
Either_Row_CoL_Bus_Util = 0.004006 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.026667 
queue_avg = 0.021693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0216925
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149143 n_act=152 n_pre=144 n_ref_event=0 n_req=343 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=3240 dram_eff=0.1059
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 74a 148875i bk5: 71a 148881i bk6: 28a 149240i bk7: 24a 149417i bk8: 27a 149227i bk9: 21a 149483i bk10: 50a 149266i bk11: 48a 149279i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556851
Row_Buffer_Locality_read = 0.556851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.275910
Bank_Level_Parallism_Col = 1.545785
Bank_Level_Parallism_Ready = 1.008746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545785 

BW Util details:
bwutil = 0.002290 
total_CMD = 149775 
util_bw = 343 
Wasted_Col = 1093 
Wasted_Row = 706 
Idle = 147633 

BW Util Bottlenecks: 
RCDc_limit = 1619 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149143 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 144 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 343 
Row_Bus_Util =  0.001976 
CoL_Bus_Util = 0.002290 
Either_Row_CoL_Bus_Util = 0.004220 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.011076 
queue_avg = 0.024270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0242697
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149149 n_act=151 n_pre=143 n_ref_event=0 n_req=343 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=3458 dram_eff=0.09919
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 74a 148873i bk5: 74a 148912i bk6: 28a 149231i bk7: 23a 149414i bk8: 26a 149292i bk9: 22a 149477i bk10: 48a 149341i bk11: 48a 149342i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559767
Row_Buffer_Locality_read = 0.559767
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.056928
Bank_Level_Parallism_Col = 1.459683
Bank_Level_Parallism_Ready = 1.005831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453480 

BW Util details:
bwutil = 0.002290 
total_CMD = 149775 
util_bw = 343 
Wasted_Col = 1171 
Wasted_Row = 752 
Idle = 147509 

BW Util Bottlenecks: 
RCDc_limit = 1640 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149149 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 151 
n_pre = 143 
n_ref = 0 
n_req = 343 
total_req = 343 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 343 
Row_Bus_Util =  0.001963 
CoL_Bus_Util = 0.002290 
Either_Row_CoL_Bus_Util = 0.004180 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017572 
queue_avg = 0.022013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.022013
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149138 n_act=158 n_pre=150 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00227
n_activity=3404 dram_eff=0.09988
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 76a 148807i bk5: 74a 148869i bk6: 28a 149181i bk7: 20a 149416i bk8: 27a 149225i bk9: 19a 149457i bk10: 50a 149290i bk11: 46a 149305i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535294
Row_Buffer_Locality_read = 0.535294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.226685
Bank_Level_Parallism_Col = 1.536568
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530942 

BW Util details:
bwutil = 0.002270 
total_CMD = 149775 
util_bw = 340 
Wasted_Col = 1145 
Wasted_Row = 756 
Idle = 147534 

BW Util Bottlenecks: 
RCDc_limit = 1686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149138 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 150 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 340 
Row_Bus_Util =  0.002056 
CoL_Bus_Util = 0.002270 
Either_Row_CoL_Bus_Util = 0.004253 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.017268 
queue_avg = 0.024089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0240895
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149133 n_act=156 n_pre=148 n_ref_event=0 n_req=346 n_rd=346 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=3256 dram_eff=0.1063
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 72a 148847i bk5: 70a 148932i bk6: 29a 149161i bk7: 23a 149420i bk8: 26a 149221i bk9: 22a 149485i bk10: 52a 149237i bk11: 52a 149220i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549133
Row_Buffer_Locality_read = 0.549133
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.330858
Bank_Level_Parallism_Col = 1.547653
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544808 

BW Util details:
bwutil = 0.002310 
total_CMD = 149775 
util_bw = 346 
Wasted_Col = 1120 
Wasted_Row = 689 
Idle = 147620 

BW Util Bottlenecks: 
RCDc_limit = 1660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149133 
Read = 346 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 148 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 304 
issued_total_col = 346 
Row_Bus_Util =  0.002030 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.004286 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.012461 
queue_avg = 0.026880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0268803
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149156 n_act=148 n_pre=140 n_ref_event=0 n_req=336 n_rd=336 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002243
n_activity=3185 dram_eff=0.1055
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 71a 148884i bk5: 70a 148943i bk6: 28a 149319i bk7: 20a 149418i bk8: 26a 149362i bk9: 19a 149444i bk10: 52a 149259i bk11: 50a 149250i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559524
Row_Buffer_Locality_read = 0.559524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.229296
Bank_Level_Parallism_Col = 1.524650
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504047 

BW Util details:
bwutil = 0.002243 
total_CMD = 149775 
util_bw = 336 
Wasted_Col = 1080 
Wasted_Row = 673 
Idle = 147686 

BW Util Bottlenecks: 
RCDc_limit = 1585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149156 
Read = 336 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 148 
n_pre = 140 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 336 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.002243 
Either_Row_CoL_Bus_Util = 0.004133 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.008078 
queue_avg = 0.024043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0240427
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149146 n_act=155 n_pre=147 n_ref_event=0 n_req=339 n_rd=339 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002263
n_activity=3224 dram_eff=0.1051
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 72a 148900i bk5: 68a 149017i bk6: 29a 149164i bk7: 19a 149442i bk8: 26a 149218i bk9: 18a 149483i bk10: 55a 149164i bk11: 52a 149195i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542773
Row_Buffer_Locality_read = 0.542773
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.301904
Bank_Level_Parallism_Col = 1.549174
Bank_Level_Parallism_Ready = 1.005900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524049 

BW Util details:
bwutil = 0.002263 
total_CMD = 149775 
util_bw = 339 
Wasted_Col = 1113 
Wasted_Row = 701 
Idle = 147622 

BW Util Bottlenecks: 
RCDc_limit = 1645 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149146 
Read = 339 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 147 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 302 
issued_total_col = 339 
Row_Bus_Util =  0.002016 
CoL_Bus_Util = 0.002263 
Either_Row_CoL_Bus_Util = 0.004200 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.019078 
queue_avg = 0.025445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0254448
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149775 n_nop=149151 n_act=150 n_pre=142 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00227
n_activity=3324 dram_eff=0.1023
bk0: 0a 149775i bk1: 0a 149775i bk2: 0a 149775i bk3: 0a 149775i bk4: 70a 148942i bk5: 67a 149027i bk6: 28a 149230i bk7: 24a 149404i bk8: 26a 149307i bk9: 21a 149476i bk10: 52a 149223i bk11: 52a 149230i bk12: 0a 149775i bk13: 0a 149775i bk14: 0a 149775i bk15: 0a 149775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558824
Row_Buffer_Locality_read = 0.558824
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.187529
Bank_Level_Parallism_Col = 1.536211
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514265 

BW Util details:
bwutil = 0.002270 
total_CMD = 149775 
util_bw = 340 
Wasted_Col = 1088 
Wasted_Row = 721 
Idle = 147626 

BW Util Bottlenecks: 
RCDc_limit = 1612 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 149775 
n_nop = 149151 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 142 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 340 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.002270 
Either_Row_CoL_Bus_Util = 0.004166 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.012821 
queue_avg = 0.022587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0225872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380, Miss = 278, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 416, Miss = 293, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 387, Miss = 282, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 416, Miss = 299, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 292, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 291, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 409, Miss = 295, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 412, Miss = 291, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 303, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 418, Miss = 293, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 425, Miss = 298, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 409, Miss = 292, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 388, Miss = 283, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 400, Miss = 296, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 389, Miss = 280, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 413, Miss = 296, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 417, Miss = 298, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 408, Miss = 288, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 418, Miss = 294, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 402, Miss = 288, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 389, Miss = 283, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 385, Miss = 288, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 391, Miss = 282, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 387, Miss = 286, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 386, Miss = 281, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 394, Miss = 285, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 392, Miss = 284, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 393, Miss = 289, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 421, Miss = 295, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 393, Miss = 282, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 299, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 393, Miss = 284, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 409, Miss = 294, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 394, Miss = 283, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 407, Miss = 288, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 391, Miss = 282, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 384, Miss = 279, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 392, Miss = 292, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 394, Miss = 280, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 406, Miss = 288, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 388, Miss = 280, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 405, Miss = 287, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 389, Miss = 282, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 406, Miss = 291, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 413, Miss = 291, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 401, Miss = 281, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 399, Miss = 293, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 391, Miss = 281, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 384, Miss = 279, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 404, Miss = 285, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 389, Miss = 282, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 406, Miss = 291, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 414, Miss = 290, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 402, Miss = 281, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 396, Miss = 291, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 388, Miss = 279, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 410, Miss = 293, Miss_rate = 0.715, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 398, Miss = 283, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 407, Miss = 286, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 391, Miss = 280, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 383, Miss = 278, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 391, Miss = 291, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 397, Miss = 280, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 409, Miss = 288, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 25641
L2_total_cache_misses = 18397
L2_total_cache_miss_rate = 0.7175
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15017
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10626
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=25641
icnt_total_pkts_simt_to_mem=25641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25641
Req_Network_cycles = 199465
Req_Network_injected_packets_per_cycle =       0.1285 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0425
Req_Bank_Level_Parallism =       4.3793
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 25641
Reply_Network_cycles = 199465
Reply_Network_injected_packets_per_cycle =        0.1285
Reply_Network_conflicts_per_cycle =        0.0071
Reply_Network_conflicts_per_cycle_util =       0.1916
Reply_Bank_Level_Parallism =       3.4688
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0016
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 35 sec (1355 sec)
gpgpu_simulation_rate = 1522 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-22.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 22
-grid dim = (22,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-22.traceg
GPGPU-Sim uArch: Shader 570 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x6db84fb0, kernel=0x7f83f380
thread block = 0,0,0
GPGPU-Sim uArch: Shader 578 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6f387f70, kernel=0x7f83f380
thread block = 1,0,0
GPGPU-Sim uArch: Shader 586 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x70b8af30, kernel=0x7f83f380
thread block = 2,0,0
GPGPU-Sim uArch: Shader 594 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7238def0, kernel=0x7f83f380
thread block = 3,0,0
GPGPU-Sim uArch: Shader 602 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x73b90eb0, kernel=0x7f83f380
thread block = 4,0,0
GPGPU-Sim uArch: Shader 610 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x75393e70, kernel=0x7f83f380
thread block = 5,0,0
GPGPU-Sim uArch: Shader 618 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x76b96e30, kernel=0x7f83f380
thread block = 6,0,0
GPGPU-Sim uArch: Shader 626 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x78399df0, kernel=0x7f83f380
thread block = 7,0,0
GPGPU-Sim uArch: Shader 634 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x79b9cdb0, kernel=0x7f83f380
thread block = 8,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x35b1750, kernel=0x7f83f380
thread block = 9,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4db4710, kernel=0x7f83f380
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x65b76d0, kernel=0x7f83f380
thread block = 11,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7dba690, kernel=0x7f83f380
thread block = 12,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x95bd650, kernel=0x7f83f380
thread block = 13,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xadc0610, kernel=0x7f83f380
thread block = 14,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xc5c35d0, kernel=0x7f83f380
thread block = 15,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xddc6590, kernel=0x7f83f380
thread block = 16,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xf5c9550, kernel=0x7f83f380
thread block = 17,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x10dcc510, kernel=0x7f83f380
thread block = 18,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x125cf4d0, kernel=0x7f83f380
thread block = 19,0,0
GPGPU-Sim uArch: Shader 91 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x13dd2490, kernel=0x7f83f380
thread block = 20,0,0
GPGPU-Sim uArch: Shader 99 bind to kernel 22 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x155d5450, kernel=0x7f83f380
thread block = 21,0,0
Destroy streams for kernel 22: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 22 
gpu_sim_cycle = 9547
gpu_sim_insn = 196482
gpu_ipc =      20.5805
gpu_tot_sim_cycle = 209012
gpu_tot_sim_insn = 2259543
gpu_tot_ipc =      10.8106
gpu_tot_issued_cta = 253
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2558
partiton_level_parallism_total  =       0.1344
partiton_level_parallism_util =       6.0148
partiton_level_parallism_util_total  =       4.4854
L2_BW  =       9.2656 GB/Sec
L2_BW_total  =       4.8671 GB/Sec
gpu_total_sim_rate=1593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 28336
	L1D_total_cache_misses = 24541
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11638

Total_core_cache_fail_stats:
ctas_completed 253, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 6379648
gpgpu_n_tot_w_icount = 199364
gpgpu_n_stall_shd_mem = 109549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16445
gpgpu_n_mem_write_global = 11638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 73117
gpgpu_n_store_insn = 64768
gpgpu_n_shmem_insn = 461725
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3289
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:506	W0_Idle:3372270	W0_Scoreboard:858894	W1:8349	W2:7590	W3:7590	W4:7590	W5:7590	W6:7590	W7:7590	W8:7590	W9:7590	W10:7590	W11:7590	W12:7590	W13:7590	W14:7590	W15:7590	W16:84249	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:199364	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131560 {8:16445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 465520 {40:11638,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 657800 {40:16445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 93104 {8:11638,}
maxmflatency = 430 
max_icnt2mem_latency = 36 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 254 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:5908 	1287 	108 	157 	1275 	2594 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16047 	12036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	28034 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27852 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.558824  2.333333  1.700000  1.846154      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  2.285714  2.933333  2.933333 
dram[1]:  2.289474  2.275000  1.700000  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.785714  1.800000  2.875000  2.933333 
dram[2]:  1.977273  2.209302  1.545455  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.846154  2.222222  3.142857  3.142857 
dram[3]:  1.977778  2.209302  1.416667  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.470588  1.818182  3.066667  3.000000 
dram[4]:  2.162791  2.219512  1.400000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.411765  2.222222  3.000000  3.000000 
dram[5]:  2.190476  2.219512  1.545455  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  1.818182  3.000000  2.875000 
dram[6]:  2.263158  2.351351  1.458333  1.846154      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  2.285714  2.823529  2.823529 
dram[7]:  2.441176  2.289474  1.416667  1.857143      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  1.800000  2.823529  2.823529 
dram[8]:  1.370370  2.142857  2.205128  2.270270      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.250000  3.250000  1.571429  3.000000 
dram[9]:  1.500000  2.000000  2.236842  2.270270      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.250000  3.125000  1.571429  1.818182 
dram[10]:  1.444444  1.733333  2.263158  2.382353      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.750000  2.736842  1.571429  2.333333 
dram[11]:  1.428571  1.857143  2.270270  2.352941      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.736842  2.736842  1.571429  1.600000 
dram[12]:  1.600000  1.733333  2.315789  2.361111      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.722222  2.823529  1.833333  2.333333 
dram[13]:  1.538462  1.857143  2.315789  2.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.125000  2.823529  1.769231  1.600000 
dram[14]:  1.666667  1.875000  2.200000  2.256410      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  3.428571  1.833333  3.000000 
dram[15]:  1.538462  2.000000  2.195122  2.256410      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.941176  2.875000  1.916667  1.818182 
dram[16]:      -nan      -nan      -nan      -nan  1.375000  2.166667  2.322581  2.413793  2.576923  2.600000  1.625000  2.750000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.600000  1.714286  2.448276  2.413793  2.576923  2.500000  1.857143  1.818182      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.375000  1.692308  2.482759  2.464286  2.464286  2.481482  1.444444  1.800000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.454545  1.857143  2.500000  2.538461  2.481482  2.481482  1.625000  2.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.600000  1.692308  2.466667  2.433333  2.461539  2.520000  1.857143  1.800000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.454545  1.857143  2.466667  2.500000  2.500000  2.520000  1.500000  2.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.454545  2.166667  2.387097  2.387097  2.625000  2.652174  1.857143  2.750000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.454545  1.714286  2.375000  2.387097  2.600000  2.541667  1.687500  1.818182      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.382353  2.393939  1.666667  1.818182  1.750000  1.666667  2.590909  2.666667      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.382353  2.406250  1.500000  1.857143  1.526316  2.200000  2.636364  2.666667      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.250000  2.314286  1.500000  2.000000  1.555556  2.000000  2.800000  2.750000      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.243243  2.314286  1.363636  1.571429  1.450000  1.818182  2.761905  2.700000      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.257143  2.333333  1.476190  2.000000  1.400000  2.000000  2.727273  2.681818      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.294118  2.333333  1.666667  1.571429  1.750000  1.818182  2.727273  2.636364      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.323529  2.419355  1.409091  1.818182  1.400000  1.666667  2.583333  2.608696      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.333333  2.433333  1.500000  1.857143  1.555556  2.200000  2.608696  2.608696      -nan      -nan      -nan      -nan 
average row locality = 12035/5498 = 2.188978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        87        91        34        24         0         0         0         0         0         0         0         0        24        16        44        44 
dram[1]:        87        91        34        26         0         0         0         0         0         0         0         0        25        18        46        44 
dram[2]:        87        95        34        28         0         0         0         0         0         0         0         0        24        20        44        44 
dram[3]:        89        95        34        26         0         0         0         0         0         0         0         0        25        20        46        42 
dram[4]:        93        91        35        28         0         0         0         0         0         0         0         0        24        20        48        48 
dram[5]:        92        91        34        26         0         0         0         0         0         0         0         0        24        20        48        46 
dram[6]:        86        87        35        24         0         0         0         0         0         0         0         0        24        16        48        48 
dram[7]:        83        87        34        26         0         0         0         0         0         0         0         0        24        18        48        48 
dram[8]:        37        30        86        84         0         0         0         0         0         0         0         0        52        52        22        18 
dram[9]:        36        28        85        84         0         0         0         0         0         0         0         0        52        50        22        20 
dram[10]:        39        26        86        81         0         0         0         0         0         0         0         0        55        52        22        14 
dram[11]:        40        26        84        80         0         0         0         0         0         0         0         0        52        52        22        16 
dram[12]:        40        26        88        85         0         0         0         0         0         0         0         0        49        48        22        14 
dram[13]:        40        26        88        84         0         0         0         0         0         0         0         0        50        48        23        16 
dram[14]:        40        30        88        88         0         0         0         0         0         0         0         0        48        48        22        18 
dram[15]:        40        28        90        88         0         0         0         0         0         0         0         0        50        46        23        20 
dram[16]:         0         0         0         0        33        26        72        70        67        65        26        22         0         0         0         0 
dram[17]:         0         0         0         0        32        24        71        70        67        65        26        20         0         0         0         0 
dram[18]:         0         0         0         0        33        22        72        69        69        67        26        18         0         0         0         0 
dram[19]:         0         0         0         0        32        26        70        66        67        67        26        20         0         0         0         0 
dram[20]:         0         0         0         0        32        22        74        73        64        63        26        18         0         0         0         0 
dram[21]:         0         0         0         0        32        26        74        70        65        63        27        20         0         0         0         0 
dram[22]:         0         0         0         0        32        26        74        74        63        61        26        22         0         0         0         0 
dram[23]:         0         0         0         0        32        24        76        74        65        61        27        20         0         0         0         0 
dram[24]:         0         0         0         0        81        79        30        20        28        20        57        56         0         0         0         0 
dram[25]:         0         0         0         0        81        77        30        26        29        22        58        56         0         0         0         0 
dram[26]:         0         0         0         0        81        81        30        24        28        24        56        55         0         0         0         0 
dram[27]:         0         0         0         0        83        81        30        22        29        20        58        54         0         0         0         0 
dram[28]:         0         0         0         0        79        77        31        24        28        24        60        59         0         0         0         0 
dram[29]:         0         0         0         0        78        77        30        22        28        20        60        58         0         0         0         0 
dram[30]:         0         0         0         0        79        75        31        20        28        20        62        60         0         0         0         0 
dram[31]:         0         0         0         0        77        73        30        26        28        22        60        60         0         0         0         0 
total dram reads = 12035
min_bank_accesses = 0!
chip skew: 387/364 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        459       435       986      1160    none      none      none      none      none      none      none      none         988      1156       417       383
dram[1]:        463       441       986      1082    none      none      none      none      none      none      none      none         944      1077       419       394
dram[2]:        468       444      1055      1040    none      none      none      none      none      none      none      none         985       993       417       401
dram[3]:        468       442      1015      1097    none      none      none      none      none      none      none      none         954       984       420       416
dram[4]:        491       453       944      1011    none      none      none      none      none      none      none      none        1024      1030       416       401
dram[5]:        486       448       968      1065    none      none      none      none      none      none      none      none        1019      1021       417       414
dram[6]:        463       435       940      1125    none      none      none      none      none      none      none      none         925      1205       420       390
dram[7]:        461       440       971      1050    none      none      none      none      none      none      none      none        1002      1116       418       396
dram[8]:        943      1000       481       446    none      none      none      none      none      none      none      none         416       402      1026      1036
dram[9]:        966      1051       483       442    none      none      none      none      none      none      none      none         416       405      1028       958
dram[10]:        836      1110       458       429    none      none      none      none      none      none      none      none         421       394       922      1245
dram[11]:        809      1093       458       438    none      none      none      none      none      none      none      none         420       399       956      1139
dram[12]:        824      1141       454       429    none      none      none      none      none      none      none      none         431       389       990      1193
dram[13]:        826      1126       456       440    none      none      none      none      none      none      none      none         420       400       943      1097
dram[14]:        880      1032       456       439    none      none      none      none      none      none      none      none         420       399       986       996
dram[15]:        878      1081       458       437    none      none      none      none      none      none      none      none         422       409       946       921
dram[16]:     none      none      none      none         950      1017       455       430       439       425      1009      1014    none      none      none      none  
dram[17]:     none      none      none      none         968      1082       473       427       434       414      1009      1078    none      none      none      none  
dram[18]:     none      none      none      none         947      1148       444       415       445       416       931      1182    none      none      none      none  
dram[19]:     none      none      none      none         974      1007       444       434       433       417      1038      1093    none      none      none      none  
dram[20]:     none      none      none      none         994      1184       441       414       468       418       976      1138    none      none      none      none  
dram[21]:     none      none      none      none         997      1038       445       435       440       422       950      1057    none      none      none      none  
dram[22]:     none      none      none      none        1068      1047       440       424       437       423       979       980    none      none      none      none  
dram[23]:     none      none      none      none         985      1118       448       424       437       416       943      1041    none      none      none      none  
dram[24]:     none      none      none      none         447       421      1002      1214       972      1117       451       405    none      none      none      none  
dram[25]:     none      none      none      none         451       438      1001       995       947      1040       430       410    none      none      none      none  
dram[26]:     none      none      none      none         449       433      1079      1063       980       983       428       412    none      none      none      none  
dram[27]:     none      none      none      none         453       431       955      1139       947      1095       429       411    none      none      none      none  
dram[28]:     none      none      none      none         470       440       949      1031      1011      1014       429       415    none      none      none      none  
dram[29]:     none      none      none      none         481       436       969      1101      1004      1136       425       409    none      none      none      none  
dram[30]:     none      none      none      none         453       422       947      1174       930      1157       435       405    none      none      none      none  
dram[31]:     none      none      none      none         453       437       977       965      1072      1074       426       407    none      none      none      none  
maximum mf latency per bank:
dram[0]:        401       400       397       397         0         0         0         0         0         0         0         0       390       379       380       379
dram[1]:        401       406       397       400         0         0         0         0         0         0         0         0       397       401       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       381       384
dram[3]:        407       405       397       398         0         0         0         0         0         0         0         0       400       400       385       384
dram[4]:        409       403       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       396       397       400         0         0         0         0         0         0         0         0       400       399       400       400
dram[6]:        384       384       398       395         0         0         0         0         0         0         0         0       391       378       400       406
dram[7]:        384       381       397       397         0         0         0         0         0         0         0         0       399       400       398       400
dram[8]:        396       393       399       401         0         0         0         0         0         0         0         0       400       406       388       369
dram[9]:        397       395       404       396         0         0         0         0         0         0         0         0       400       400       384       381
dram[10]:        396       393       391       384         0         0         0         0         0         0         0         0       408       406       374       359
dram[11]:        398       395       404       381         0         0         0         0         0         0         0         0       400       400       383       378
dram[12]:        397       394       401       400         0         0         0         0         0         0         0         0       403       379       413       364
dram[13]:        398       399       404       406         0         0         0         0         0         0         0         0       380       381       382       383
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       384       353       366       373
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       385       384       383       382
dram[16]:          0         0         0         0       397       400       396       384       400       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       397       404       396       400       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       384       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       397       398       404       384       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       400       400       404       400       392       397         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       384       384       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       404       384       390       399         0         0         0         0
dram[23]:          0         0         0         0       397       400       407       406       384       384       397       403         0         0         0         0
dram[24]:          0         0         0         0       400       400       395       399       393       398       404       399         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       400       398       400       384       381         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       393       398       404       384         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       385       384         0         0         0         0
dram[28]:          0         0         0         0       400       402       401       400       397       398       400       406         0         0         0         0
dram[29]:          0         0         0         0       404       396       397       398       403       399       400       400         0         0         0         0
dram[30]:          0         0         0         0       391       384       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       404       384       397       398       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156284 n_act=158 n_pre=150 n_ref_event=0 n_req=364 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002319
n_activity=3761 dram_eff=0.09678
bk0: 87a 155880i bk1: 91a 155763i bk2: 34a 156353i bk3: 24a 156561i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156491i bk13: 16a 156752i bk14: 44a 156539i bk15: 44a 156528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565934
Row_Buffer_Locality_read = 0.565934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.018014
Bank_Level_Parallism_Col = 1.427010
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408360 

BW Util details:
bwutil = 0.002319 
total_CMD = 156943 
util_bw = 364 
Wasted_Col = 1265 
Wasted_Row = 869 
Idle = 154445 

BW Util Bottlenecks: 
RCDc_limit = 1715 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156284 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 150 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 364 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.002319 
Either_Row_CoL_Bus_Util = 0.004199 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.019727 
queue_avg = 0.022123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0221227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156262 n_act=167 n_pre=159 n_ref_event=0 n_req=371 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002364
n_activity=3662 dram_eff=0.1013
bk0: 87a 155753i bk1: 91a 155717i bk2: 34a 156352i bk3: 26a 156526i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 25a 156535i bk13: 18a 156649i bk14: 46a 156495i bk15: 44a 156507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549865
Row_Buffer_Locality_read = 0.549865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.205328
Bank_Level_Parallism_Col = 1.507463
Bank_Level_Parallism_Ready = 1.005391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506165 

BW Util details:
bwutil = 0.002364 
total_CMD = 156943 
util_bw = 371 
Wasted_Col = 1239 
Wasted_Row = 830 
Idle = 154503 

BW Util Bottlenecks: 
RCDc_limit = 1801 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156262 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 159 
n_ref = 0 
n_req = 371 
total_req = 371 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 371 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.002364 
Either_Row_CoL_Bus_Util = 0.004339 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.023495 
queue_avg = 0.024856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0248562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156237 n_act=173 n_pre=165 n_ref_event=0 n_req=376 n_rd=376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002396
n_activity=4048 dram_eff=0.09289
bk0: 87a 155676i bk1: 95a 155752i bk2: 34a 156278i bk3: 28a 156521i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156551i bk13: 20a 156692i bk14: 44a 156573i bk15: 44a 156557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539894
Row_Buffer_Locality_read = 0.539894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.985075
Bank_Level_Parallism_Col = 1.466381
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445599 

BW Util details:
bwutil = 0.002396 
total_CMD = 156943 
util_bw = 376 
Wasted_Col = 1340 
Wasted_Row = 964 
Idle = 154263 

BW Util Bottlenecks: 
RCDc_limit = 1878 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156237 
Read = 376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 165 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 376 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.002396 
Either_Row_CoL_Bus_Util = 0.004498 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.011331 
queue_avg = 0.024251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0242508
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156222 n_act=183 n_pre=175 n_ref_event=0 n_req=377 n_rd=377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002402
n_activity=4029 dram_eff=0.09357
bk0: 89a 155650i bk1: 95a 155720i bk2: 34a 156218i bk3: 26a 156527i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 25a 156415i bk13: 20a 156613i bk14: 46a 156532i bk15: 42a 156544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514589
Row_Buffer_Locality_read = 0.514589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.114201
Bank_Level_Parallism_Col = 1.488414
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480689 

BW Util details:
bwutil = 0.002402 
total_CMD = 156943 
util_bw = 377 
Wasted_Col = 1386 
Wasted_Row = 934 
Idle = 154246 

BW Util Bottlenecks: 
RCDc_limit = 1966 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156222 
Read = 377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 183 
n_pre = 175 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 377 
Row_Bus_Util =  0.002281 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.004594 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.019417 
queue_avg = 0.026245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0262452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156209 n_act=181 n_pre=173 n_ref_event=0 n_req=387 n_rd=387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002466
n_activity=3952 dram_eff=0.09793
bk0: 93a 155634i bk1: 91a 155745i bk2: 35a 156171i bk3: 28a 156526i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156426i bk13: 20a 156691i bk14: 48a 156479i bk15: 48a 156462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532300
Row_Buffer_Locality_read = 0.532300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.207540
Bank_Level_Parallism_Col = 1.490196
Bank_Level_Parallism_Ready = 1.005168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489008 

BW Util details:
bwutil = 0.002466 
total_CMD = 156943 
util_bw = 387 
Wasted_Col = 1373 
Wasted_Row = 866 
Idle = 154317 

BW Util Bottlenecks: 
RCDc_limit = 1954 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156209 
Read = 387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 181 
n_pre = 173 
n_ref = 0 
n_req = 387 
total_req = 387 

Dual Bus Interface Util: 
issued_total_row = 354 
issued_total_col = 387 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.002466 
Either_Row_CoL_Bus_Util = 0.004677 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.009537 
queue_avg = 0.028399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0283988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156221 n_act=177 n_pre=169 n_ref_event=0 n_req=381 n_rd=381 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002428
n_activity=3895 dram_eff=0.09782
bk0: 92a 155678i bk1: 91a 155755i bk2: 34a 156276i bk3: 26a 156522i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156500i bk13: 20a 156610i bk14: 48a 156475i bk15: 46a 156460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535433
Row_Buffer_Locality_read = 0.535433
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.188687
Bank_Level_Parallism_Col = 1.527069
Bank_Level_Parallism_Ready = 1.005249
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499067 

BW Util details:
bwutil = 0.002428 
total_CMD = 156943 
util_bw = 381 
Wasted_Col = 1299 
Wasted_Row = 901 
Idle = 154362 

BW Util Bottlenecks: 
RCDc_limit = 1881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156221 
Read = 381 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 169 
n_ref = 0 
n_req = 381 
total_req = 381 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 381 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.002428 
Either_Row_CoL_Bus_Util = 0.004600 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.006925 
queue_avg = 0.027704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0277043
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156260 n_act=168 n_pre=160 n_ref_event=0 n_req=368 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=3793 dram_eff=0.09702
bk0: 86a 155877i bk1: 87a 155910i bk2: 35a 156211i bk3: 24a 156565i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156498i bk13: 16a 156752i bk14: 48a 156433i bk15: 48a 156430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543478
Row_Buffer_Locality_read = 0.543478
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096077
Bank_Level_Parallism_Col = 1.504823
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482958 

BW Util details:
bwutil = 0.002345 
total_CMD = 156943 
util_bw = 368 
Wasted_Col = 1260 
Wasted_Row = 870 
Idle = 154445 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156260 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 168 
n_pre = 160 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 368 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.002345 
Either_Row_CoL_Bus_Util = 0.004352 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.019034 
queue_avg = 0.023741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156250 n_act=169 n_pre=161 n_ref_event=0 n_req=368 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002345
n_activity=3921 dram_eff=0.09385
bk0: 83a 155996i bk1: 87a 155889i bk2: 34a 156200i bk3: 26a 156525i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 24a 156510i bk13: 18a 156649i bk14: 48a 156449i bk15: 48a 156443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540761
Row_Buffer_Locality_read = 0.540761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.068952
Bank_Level_Parallism_Col = 1.490782
Bank_Level_Parallism_Ready = 1.005435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461538 

BW Util details:
bwutil = 0.002345 
total_CMD = 156943 
util_bw = 368 
Wasted_Col = 1281 
Wasted_Row = 889 
Idle = 154405 

BW Util Bottlenecks: 
RCDc_limit = 1825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156250 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 169 
n_pre = 161 
n_ref = 0 
n_req = 368 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 368 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.002345 
Either_Row_CoL_Bus_Util = 0.004416 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.007215 
queue_avg = 0.023155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0231549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156245 n_act=169 n_pre=161 n_ref_event=0 n_req=381 n_rd=381 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002428
n_activity=3869 dram_eff=0.09848
bk0: 37a 156104i bk1: 30a 156533i bk2: 86a 155763i bk3: 84a 155876i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 52a 156483i bk13: 52a 156469i bk14: 22a 156526i bk15: 18a 156789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556430
Row_Buffer_Locality_read = 0.556430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.109761
Bank_Level_Parallism_Col = 1.498733
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487326 

BW Util details:
bwutil = 0.002428 
total_CMD = 156943 
util_bw = 381 
Wasted_Col = 1271 
Wasted_Row = 899 
Idle = 154392 

BW Util Bottlenecks: 
RCDc_limit = 1806 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156245 
Read = 381 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 169 
n_pre = 161 
n_ref = 0 
n_req = 381 
total_req = 381 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 381 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.002428 
Either_Row_CoL_Bus_Util = 0.004447 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.018625 
queue_avg = 0.025697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0256972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156241 n_act=170 n_pre=162 n_ref_event=0 n_req=377 n_rd=377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002402
n_activity=3829 dram_eff=0.09846
bk0: 36a 156216i bk1: 28a 156526i bk2: 85a 155802i bk3: 84a 155872i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 52a 156475i bk13: 50a 156473i bk14: 22a 156517i bk15: 20a 156622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549072
Row_Buffer_Locality_read = 0.549072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.144893
Bank_Level_Parallism_Col = 1.480276
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470257 

BW Util details:
bwutil = 0.002402 
total_CMD = 156943 
util_bw = 377 
Wasted_Col = 1291 
Wasted_Row = 858 
Idle = 154417 

BW Util Bottlenecks: 
RCDc_limit = 1836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156241 
Read = 377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 162 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 377 
Row_Bus_Util =  0.002115 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.004473 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.009972 
queue_avg = 0.025646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0256463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156239 n_act=173 n_pre=165 n_ref_event=0 n_req=375 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002389
n_activity=3933 dram_eff=0.09535
bk0: 39a 156136i bk1: 26a 156505i bk2: 86a 155843i bk3: 81a 155996i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 55a 156345i bk13: 52a 156380i bk14: 22a 156535i bk15: 14a 156786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538667
Row_Buffer_Locality_read = 0.538667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.058397
Bank_Level_Parallism_Col = 1.470373
Bank_Level_Parallism_Ready = 1.005333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455712 

BW Util details:
bwutil = 0.002389 
total_CMD = 156943 
util_bw = 375 
Wasted_Col = 1337 
Wasted_Row = 908 
Idle = 154323 

BW Util Bottlenecks: 
RCDc_limit = 1855 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156239 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 165 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 375 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.002389 
Either_Row_CoL_Bus_Util = 0.004486 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.012784 
queue_avg = 0.025372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0253723
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156239 n_act=175 n_pre=167 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00237
n_activity=4156 dram_eff=0.08951
bk0: 40a 156129i bk1: 26a 156529i bk2: 84a 155893i bk3: 80a 155992i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 52a 156399i bk13: 52a 156394i bk14: 22a 156546i bk15: 16a 156660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529570
Row_Buffer_Locality_read = 0.529570
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.003729
Bank_Level_Parallism_Col = 1.432801
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420959 

BW Util details:
bwutil = 0.002370 
total_CMD = 156943 
util_bw = 372 
Wasted_Col = 1403 
Wasted_Row = 907 
Idle = 154261 

BW Util Bottlenecks: 
RCDc_limit = 1911 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156239 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 167 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 372 
Row_Bus_Util =  0.002179 
CoL_Bus_Util = 0.002370 
Either_Row_CoL_Bus_Util = 0.004486 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.014205 
queue_avg = 0.023595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0235946
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156259 n_act=167 n_pre=159 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00237
n_activity=4134 dram_eff=0.08999
bk0: 40a 156244i bk1: 26a 156505i bk2: 88a 155813i bk3: 85a 155859i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 49a 156465i bk13: 48a 156489i bk14: 22a 156589i bk15: 14a 156783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551075
Row_Buffer_Locality_read = 0.551075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936680
Bank_Level_Parallism_Col = 1.411729
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402660 

BW Util details:
bwutil = 0.002370 
total_CMD = 156943 
util_bw = 372 
Wasted_Col = 1363 
Wasted_Row = 934 
Idle = 154274 

BW Util Bottlenecks: 
RCDc_limit = 1832 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156259 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 159 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 372 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.002370 
Either_Row_CoL_Bus_Util = 0.004358 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.020468 
queue_avg = 0.023301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0233015
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156247 n_act=170 n_pre=162 n_ref_event=0 n_req=375 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002389
n_activity=4057 dram_eff=0.09243
bk0: 40a 156208i bk1: 26a 156522i bk2: 88a 155793i bk3: 84a 155833i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 50a 156491i bk13: 48a 156450i bk14: 23a 156558i bk15: 16a 156648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.081476
Bank_Level_Parallism_Col = 1.483730
Bank_Level_Parallism_Ready = 1.010667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.468085 

BW Util details:
bwutil = 0.002389 
total_CMD = 156943 
util_bw = 375 
Wasted_Col = 1299 
Wasted_Row = 928 
Idle = 154341 

BW Util Bottlenecks: 
RCDc_limit = 1838 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156247 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 162 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 375 
Row_Bus_Util =  0.002115 
CoL_Bus_Util = 0.002389 
Either_Row_CoL_Bus_Util = 0.004435 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.015805 
queue_avg = 0.025353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0253532
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156243 n_act=167 n_pre=159 n_ref_event=0 n_req=382 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002434
n_activity=4062 dram_eff=0.09404
bk0: 40a 156207i bk1: 30a 156463i bk2: 88a 155810i bk3: 88a 155854i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 48a 156508i bk13: 48a 156582i bk14: 22a 156621i bk15: 18a 156787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562827
Row_Buffer_Locality_read = 0.562827
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.945017
Bank_Level_Parallism_Col = 1.419238
Bank_Level_Parallism_Ready = 1.007853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405929 

BW Util details:
bwutil = 0.002434 
total_CMD = 156943 
util_bw = 382 
Wasted_Col = 1349 
Wasted_Row = 888 
Idle = 154324 

BW Util Bottlenecks: 
RCDc_limit = 1824 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156243 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 159 
n_ref = 0 
n_req = 382 
total_req = 382 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 382 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.002434 
Either_Row_CoL_Bus_Util = 0.004460 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.011429 
queue_avg = 0.021645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0216448
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156226 n_act=176 n_pre=168 n_ref_event=0 n_req=385 n_rd=385 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002453
n_activity=4059 dram_eff=0.09485
bk0: 40a 156150i bk1: 28a 156525i bk2: 90a 155735i bk3: 88a 155820i bk4: 0a 156943i bk5: 0a 156943i bk6: 0a 156943i bk7: 0a 156943i bk8: 0a 156943i bk9: 0a 156943i bk10: 0a 156943i bk11: 0a 156943i bk12: 50a 156467i bk13: 46a 156486i bk14: 23a 156613i bk15: 20a 156630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542857
Row_Buffer_Locality_read = 0.542857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.062594
Bank_Level_Parallism_Col = 1.466427
Bank_Level_Parallism_Ready = 1.010390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446643 

BW Util details:
bwutil = 0.002453 
total_CMD = 156943 
util_bw = 385 
Wasted_Col = 1358 
Wasted_Row = 925 
Idle = 154275 

BW Util Bottlenecks: 
RCDc_limit = 1895 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156226 
Read = 385 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 168 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 344 
issued_total_col = 385 
Row_Bus_Util =  0.002192 
CoL_Bus_Util = 0.002453 
Either_Row_CoL_Bus_Util = 0.004569 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.016736 
queue_avg = 0.024856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0248562
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156238 n_act=171 n_pre=163 n_ref_event=0 n_req=381 n_rd=381 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002428
n_activity=3551 dram_eff=0.1073
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 33a 156202i bk5: 26a 156587i bk6: 72a 156018i bk7: 70a 156099i bk8: 67a 156151i bk9: 65a 156161i bk10: 26a 156468i bk11: 22a 156717i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551181
Row_Buffer_Locality_read = 0.551181
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.363870
Bank_Level_Parallism_Col = 1.591212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581891 

BW Util details:
bwutil = 0.002428 
total_CMD = 156943 
util_bw = 381 
Wasted_Col = 1185 
Wasted_Row = 770 
Idle = 154607 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156238 
Read = 381 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 163 
n_ref = 0 
n_req = 381 
total_req = 381 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 381 
Row_Bus_Util =  0.002128 
CoL_Bus_Util = 0.002428 
Either_Row_CoL_Bus_Util = 0.004492 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.014184 
queue_avg = 0.027386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0273857
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156258 n_act=169 n_pre=161 n_ref_event=0 n_req=375 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002389
n_activity=3557 dram_eff=0.1054
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156357i bk5: 24a 156522i bk6: 71a 156100i bk7: 70a 156105i bk8: 67a 156178i bk9: 65a 156177i bk10: 26a 156528i bk11: 20a 156612i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549333
Row_Buffer_Locality_read = 0.549333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.263671
Bank_Level_Parallism_Col = 1.484868
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481084 

BW Util details:
bwutil = 0.002389 
total_CMD = 156943 
util_bw = 375 
Wasted_Col = 1273 
Wasted_Row = 711 
Idle = 154584 

BW Util Bottlenecks: 
RCDc_limit = 1815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156258 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 169 
n_pre = 161 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 375 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.002389 
Either_Row_CoL_Bus_Util = 0.004365 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.029197 
queue_avg = 0.025576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0255762
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156243 n_act=177 n_pre=169 n_ref_event=0 n_req=376 n_rd=376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002396
n_activity=3576 dram_eff=0.1051
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 33a 156186i bk5: 22a 156566i bk6: 72a 156110i bk7: 69a 156158i bk8: 69a 156073i bk9: 67a 156132i bk10: 26a 156386i bk11: 18a 156635i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529255
Row_Buffer_Locality_read = 0.529255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.350456
Bank_Level_Parallism_Col = 1.594788
Bank_Level_Parallism_Ready = 1.002660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573941 

BW Util details:
bwutil = 0.002396 
total_CMD = 156943 
util_bw = 376 
Wasted_Col = 1227 
Wasted_Row = 811 
Idle = 154529 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156243 
Read = 376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 169 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 376 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.002396 
Either_Row_CoL_Bus_Util = 0.004460 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.031429 
queue_avg = 0.027392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0273921
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156249 n_act=170 n_pre=162 n_ref_event=0 n_req=374 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002383
n_activity=3699 dram_eff=0.1011
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156267i bk5: 26a 156523i bk6: 70a 156151i bk7: 66a 156210i bk8: 67a 156196i bk9: 67a 156201i bk10: 26a 156487i bk11: 20a 156650i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.143794
Bank_Level_Parallism_Col = 1.516315
Bank_Level_Parallism_Ready = 1.002674
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497121 

BW Util details:
bwutil = 0.002383 
total_CMD = 156943 
util_bw = 374 
Wasted_Col = 1259 
Wasted_Row = 808 
Idle = 154502 

BW Util Bottlenecks: 
RCDc_limit = 1814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156249 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 162 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 374 
Row_Bus_Util =  0.002115 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.004422 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.017291 
queue_avg = 0.023129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0231294
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156271 n_act=168 n_pre=160 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00237
n_activity=3594 dram_eff=0.1035
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156334i bk5: 22a 156566i bk6: 74a 156050i bk7: 73a 156050i bk8: 64a 156198i bk9: 63a 156231i bk10: 26a 156534i bk11: 18a 156649i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.233263
Bank_Level_Parallism_Col = 1.500640
Bank_Level_Parallism_Ready = 1.002688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498720 

BW Util details:
bwutil = 0.002370 
total_CMD = 156943 
util_bw = 372 
Wasted_Col = 1256 
Wasted_Row = 747 
Idle = 154568 

BW Util Bottlenecks: 
RCDc_limit = 1810 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156271 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 168 
n_pre = 160 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 372 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.002370 
Either_Row_CoL_Bus_Util = 0.004282 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.041667 
queue_avg = 0.025576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0255762
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156232 n_act=173 n_pre=165 n_ref_event=0 n_req=377 n_rd=377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002402
n_activity=3512 dram_eff=0.1073
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156280i bk5: 26a 156523i bk6: 74a 156037i bk7: 70a 156080i bk8: 65a 156176i bk9: 63a 156208i bk10: 27a 156397i bk11: 20a 156651i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541114
Row_Buffer_Locality_read = 0.541114
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.425523
Bank_Level_Parallism_Col = 1.692253
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.686620 

BW Util details:
bwutil = 0.002402 
total_CMD = 156943 
util_bw = 377 
Wasted_Col = 1107 
Wasted_Row = 812 
Idle = 154647 

BW Util Bottlenecks: 
RCDc_limit = 1797 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156232 
Read = 377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 165 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 377 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.004530 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.005626 
queue_avg = 0.027035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0270353
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156254 n_act=165 n_pre=157 n_ref_event=0 n_req=378 n_rd=378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002409
n_activity=3733 dram_eff=0.1013
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156267i bk5: 26a 156582i bk6: 74a 156083i bk7: 74a 156091i bk8: 63a 156279i bk9: 61a 156289i bk10: 26a 156536i bk11: 22a 156722i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563492
Row_Buffer_Locality_read = 0.563492
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.077396
Bank_Level_Parallism_Col = 1.504218
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497080 

BW Util details:
bwutil = 0.002409 
total_CMD = 156943 
util_bw = 378 
Wasted_Col = 1232 
Wasted_Row = 832 
Idle = 154501 

BW Util Bottlenecks: 
RCDc_limit = 1756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156254 
Read = 378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 157 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 322 
issued_total_col = 378 
Row_Bus_Util =  0.002052 
CoL_Bus_Util = 0.002409 
Either_Row_CoL_Bus_Util = 0.004390 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.015965 
queue_avg = 0.021702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0217021
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156238 n_act=175 n_pre=167 n_ref_event=0 n_req=379 n_rd=379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002415
n_activity=3683 dram_eff=0.1029
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 32a 156280i bk5: 24a 156515i bk6: 76a 155973i bk7: 74a 156027i bk8: 65a 156233i bk9: 61a 156255i bk10: 27a 156471i bk11: 20a 156611i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538259
Row_Buffer_Locality_read = 0.538259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.276003
Bank_Level_Parallism_Col = 1.567638
Bank_Level_Parallism_Ready = 1.002639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555340 

BW Util details:
bwutil = 0.002415 
total_CMD = 156943 
util_bw = 379 
Wasted_Col = 1238 
Wasted_Row = 825 
Idle = 154501 

BW Util Bottlenecks: 
RCDc_limit = 1860 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156238 
Read = 379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 167 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 379 
Row_Bus_Util =  0.002179 
CoL_Bus_Util = 0.002415 
Either_Row_CoL_Bus_Util = 0.004492 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.022695 
queue_avg = 0.026175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0261751
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156263 n_act=167 n_pre=159 n_ref_event=0 n_req=371 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002364
n_activity=3588 dram_eff=0.1034
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 81a 155945i bk5: 79a 155956i bk6: 30a 156413i bk7: 20a 156606i bk8: 28a 156471i bk9: 20a 156582i bk10: 57a 156321i bk11: 56a 156356i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549865
Row_Buffer_Locality_read = 0.549865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.198330
Bank_Level_Parallism_Col = 1.496791
Bank_Level_Parallism_Ready = 1.005391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490372 

BW Util details:
bwutil = 0.002364 
total_CMD = 156943 
util_bw = 371 
Wasted_Col = 1254 
Wasted_Row = 770 
Idle = 154548 

BW Util Bottlenecks: 
RCDc_limit = 1801 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 122 
rwq = 0 
CCDLc_limit_alone = 122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156263 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 167 
n_pre = 159 
n_ref = 0 
n_req = 371 
total_req = 371 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 371 
Row_Bus_Util =  0.002077 
CoL_Bus_Util = 0.002364 
Either_Row_CoL_Bus_Util = 0.004333 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.025000 
queue_avg = 0.025347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0253468
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156236 n_act=172 n_pre=164 n_ref_event=0 n_req=379 n_rd=379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002415
n_activity=3515 dram_eff=0.1078
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 81a 155916i bk5: 77a 155950i bk6: 30a 156342i bk7: 26a 156522i bk8: 29a 156369i bk9: 22a 156651i bk10: 58a 156308i bk11: 56a 156332i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546174
Row_Buffer_Locality_read = 0.546174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.352466
Bank_Level_Parallism_Col = 1.583223
Bank_Level_Parallism_Ready = 1.007916
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579921 

BW Util details:
bwutil = 0.002415 
total_CMD = 156943 
util_bw = 379 
Wasted_Col = 1201 
Wasted_Row = 772 
Idle = 154591 

BW Util Bottlenecks: 
RCDc_limit = 1816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156236 
Read = 379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 164 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 379 
Row_Bus_Util =  0.002141 
CoL_Bus_Util = 0.002415 
Either_Row_CoL_Bus_Util = 0.004505 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.011315 
queue_avg = 0.027086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0270863
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156237 n_act=173 n_pre=165 n_ref_event=0 n_req=379 n_rd=379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002415
n_activity=3704 dram_eff=0.1023
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 81a 155939i bk5: 81a 155974i bk6: 30a 156336i bk7: 24a 156582i bk8: 28a 156395i bk9: 24a 156582i bk10: 56a 156388i bk11: 55a 156390i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543536
Row_Buffer_Locality_read = 0.543536
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.172161
Bank_Level_Parallism_Col = 1.522756
Bank_Level_Parallism_Ready = 1.005277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514539 

BW Util details:
bwutil = 0.002415 
total_CMD = 156943 
util_bw = 379 
Wasted_Col = 1271 
Wasted_Row = 807 
Idle = 154486 

BW Util Bottlenecks: 
RCDc_limit = 1852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156237 
Read = 379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 165 
n_ref = 0 
n_req = 379 
total_req = 379 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 379 
Row_Bus_Util =  0.002154 
CoL_Bus_Util = 0.002415 
Either_Row_CoL_Bus_Util = 0.004498 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.015581 
queue_avg = 0.023970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0239705
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156233 n_act=180 n_pre=172 n_ref_event=0 n_req=377 n_rd=377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002402
n_activity=3702 dram_eff=0.1018
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 83a 155850i bk5: 81a 155923i bk6: 30a 156285i bk7: 22a 156516i bk8: 29a 156329i bk9: 20a 156625i bk10: 58a 156347i bk11: 54a 156369i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522546
Row_Buffer_Locality_read = 0.522546
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.291885
Bank_Level_Parallism_Col = 1.558491
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547799 

BW Util details:
bwutil = 0.002402 
total_CMD = 156943 
util_bw = 377 
Wasted_Col = 1282 
Wasted_Row = 818 
Idle = 154466 

BW Util Bottlenecks: 
RCDc_limit = 1912 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156233 
Read = 377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 180 
n_pre = 172 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 377 
Row_Bus_Util =  0.002243 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.004524 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.026761 
queue_avg = 0.026494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0264937
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156224 n_act=177 n_pre=169 n_ref_event=0 n_req=382 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002434
n_activity=3530 dram_eff=0.1082
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 79a 155888i bk5: 77a 155986i bk6: 31a 156303i bk7: 24a 156588i bk8: 28a 156324i bk9: 24a 156590i bk10: 60a 156277i bk11: 59a 156263i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536649
Row_Buffer_Locality_read = 0.536649
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.414129
Bank_Level_Parallism_Col = 1.595068
Bank_Level_Parallism_Ready = 1.005236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.589877 

BW Util details:
bwutil = 0.002434 
total_CMD = 156943 
util_bw = 382 
Wasted_Col = 1225 
Wasted_Row = 757 
Idle = 154579 

BW Util Bottlenecks: 
RCDc_limit = 1868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156224 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 169 
n_ref = 0 
n_req = 382 
total_req = 382 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 382 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.002434 
Either_Row_CoL_Bus_Util = 0.004581 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.012517 
queue_avg = 0.029285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0292845
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156244 n_act=170 n_pre=162 n_ref_event=0 n_req=373 n_rd=373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002377
n_activity=3440 dram_eff=0.1084
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 78a 155927i bk5: 77a 155986i bk6: 30a 156424i bk7: 22a 156517i bk8: 28a 156461i bk9: 20a 156612i bk10: 60a 156301i bk11: 58a 156294i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544236
Row_Buffer_Locality_read = 0.544236
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.354867
Bank_Level_Parallism_Col = 1.553877
Bank_Level_Parallism_Ready = 1.002681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535480 

BW Util details:
bwutil = 0.002377 
total_CMD = 156943 
util_bw = 373 
Wasted_Col = 1211 
Wasted_Row = 707 
Idle = 154652 

BW Util Bottlenecks: 
RCDc_limit = 1814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126 
rwq = 0 
CCDLc_limit_alone = 126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156244 
Read = 373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 162 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 373 
Row_Bus_Util =  0.002115 
CoL_Bus_Util = 0.002377 
Either_Row_CoL_Bus_Util = 0.004454 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.008584 
queue_avg = 0.027118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0271181
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156242 n_act=177 n_pre=169 n_ref_event=0 n_req=375 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002389
n_activity=3525 dram_eff=0.1064
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 79a 155952i bk5: 75a 156078i bk6: 31a 156265i bk7: 20a 156610i bk8: 28a 156319i bk9: 20a 156580i bk10: 62a 156207i bk11: 60a 156248i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528000
Row_Buffer_Locality_read = 0.528000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.366221
Bank_Level_Parallism_Col = 1.570879
Bank_Level_Parallism_Ready = 1.005333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544580 

BW Util details:
bwutil = 0.002389 
total_CMD = 156943 
util_bw = 375 
Wasted_Col = 1249 
Wasted_Row = 768 
Idle = 154551 

BW Util Bottlenecks: 
RCDc_limit = 1872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156242 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 169 
n_ref = 0 
n_req = 375 
total_req = 375 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 375 
Row_Bus_Util =  0.002205 
CoL_Bus_Util = 0.002389 
Either_Row_CoL_Bus_Util = 0.004467 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.028531 
queue_avg = 0.027692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0276916
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=156943 n_nop=156242 n_act=171 n_pre=163 n_ref_event=0 n_req=376 n_rd=376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002396
n_activity=3570 dram_eff=0.1053
bk0: 0a 156943i bk1: 0a 156943i bk2: 0a 156943i bk3: 0a 156943i bk4: 77a 155995i bk5: 73a 156099i bk6: 30a 156333i bk7: 26a 156509i bk8: 28a 156412i bk9: 22a 156644i bk10: 60a 156282i bk11: 60a 156296i bk12: 0a 156943i bk13: 0a 156943i bk14: 0a 156943i bk15: 0a 156943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545213
Row_Buffer_Locality_read = 0.545213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.286325
Bank_Level_Parallism_Col = 1.588667
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565333 

BW Util details:
bwutil = 0.002396 
total_CMD = 156943 
util_bw = 376 
Wasted_Col = 1190 
Wasted_Row = 774 
Idle = 154603 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 156943 
n_nop = 156242 
Read = 376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 163 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 376 
Row_Bus_Util =  0.002128 
CoL_Bus_Util = 0.002396 
Either_Row_CoL_Bus_Util = 0.004467 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.012839 
queue_avg = 0.024678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0246777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 414, Miss = 302, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 450, Miss = 318, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 420, Miss = 306, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 452, Miss = 323, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 450, Miss = 317, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 450, Miss = 315, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 446, Miss = 320, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 446, Miss = 315, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 461, Miss = 328, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 452, Miss = 317, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 459, Miss = 323, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 446, Miss = 316, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 305, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 437, Miss = 321, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 422, Miss = 304, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 446, Miss = 320, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 454, Miss = 323, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 442, Miss = 312, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 452, Miss = 319, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 439, Miss = 312, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 423, Miss = 307, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 421, Miss = 315, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 424, Miss = 306, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 420, Miss = 310, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 424, Miss = 308, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 428, Miss = 310, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 425, Miss = 308, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 429, Miss = 313, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 455, Miss = 320, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 427, Miss = 306, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 453, Miss = 324, Miss_rate = 0.715, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 427, Miss = 308, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 452, Miss = 323, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 434, Miss = 312, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 448, Miss = 318, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 435, Miss = 311, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 425, Miss = 308, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 436, Miss = 322, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 434, Miss = 309, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 446, Miss = 317, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 432, Miss = 309, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 446, Miss = 317, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 429, Miss = 311, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 449, Miss = 320, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 453, Miss = 320, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 441, Miss = 310, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 443, Miss = 323, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 432, Miss = 310, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 428, Miss = 309, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 445, Miss = 316, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 429, Miss = 312, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 449, Miss = 321, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 454, Miss = 321, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 442, Miss = 310, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 440, Miss = 322, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 429, Miss = 309, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 453, Miss = 324, Miss_rate = 0.715, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 438, Miss = 312, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 448, Miss = 317, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 435, Miss = 310, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 424, Miss = 308, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 435, Miss = 321, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 437, Miss = 310, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 449, Miss = 318, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28083
L2_total_cache_misses = 20131
L2_total_cache_miss_rate = 0.7168
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11638
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=28083
icnt_total_pkts_simt_to_mem=28083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28083
Req_Network_cycles = 209012
Req_Network_injected_packets_per_cycle =       0.1344 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0634
Req_Bank_Level_Parallism =       4.4854
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0021

Reply_Network_injected_packets_num = 28083
Reply_Network_cycles = 209012
Reply_Network_injected_packets_per_cycle =        0.1344
Reply_Network_conflicts_per_cycle =        0.0076
Reply_Network_conflicts_per_cycle_util =       0.2005
Reply_Bank_Level_Parallism =       3.5476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0017
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 38 sec (1418 sec)
gpgpu_simulation_rate = 1593 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-23.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 23
-grid dim = (23,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-23.traceg
GPGPU-Sim uArch: Shader 107 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x16dd8410, kernel=0x7fe3bd20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 115 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x185db3d0, kernel=0x7fe3bd20
thread block = 1,0,0
GPGPU-Sim uArch: Shader 123 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x19dde390, kernel=0x7fe3bd20
thread block = 2,0,0
GPGPU-Sim uArch: Shader 131 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1b5e1350, kernel=0x7fe3bd20
thread block = 3,0,0
GPGPU-Sim uArch: Shader 139 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1cde4310, kernel=0x7fe3bd20
thread block = 4,0,0
GPGPU-Sim uArch: Shader 147 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1e5e72d0, kernel=0x7fe3bd20
thread block = 5,0,0
GPGPU-Sim uArch: Shader 155 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1fdea290, kernel=0x7fe3bd20
thread block = 6,0,0
GPGPU-Sim uArch: Shader 163 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x215ed250, kernel=0x7fe3bd20
thread block = 7,0,0
GPGPU-Sim uArch: Shader 171 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x22df0210, kernel=0x7fe3bd20
thread block = 8,0,0
GPGPU-Sim uArch: Shader 179 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x245f31d0, kernel=0x7fe3bd20
thread block = 9,0,0
GPGPU-Sim uArch: Shader 187 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x25df6190, kernel=0x7fe3bd20
thread block = 10,0,0
GPGPU-Sim uArch: Shader 195 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x275f9150, kernel=0x7fe3bd20
thread block = 11,0,0
GPGPU-Sim uArch: Shader 203 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x28dfc110, kernel=0x7fe3bd20
thread block = 12,0,0
GPGPU-Sim uArch: Shader 211 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2a5ff0d0, kernel=0x7fe3bd20
thread block = 13,0,0
GPGPU-Sim uArch: Shader 219 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2be02090, kernel=0x7fe3bd20
thread block = 14,0,0
GPGPU-Sim uArch: Shader 227 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2d605050, kernel=0x7fe3bd20
thread block = 15,0,0
GPGPU-Sim uArch: Shader 235 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2ee08010, kernel=0x7fe3bd20
thread block = 16,0,0
GPGPU-Sim uArch: Shader 243 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3060afd0, kernel=0x7fe3bd20
thread block = 17,0,0
GPGPU-Sim uArch: Shader 251 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x31e0df90, kernel=0x7fe3bd20
thread block = 18,0,0
GPGPU-Sim uArch: Shader 259 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x33610f50, kernel=0x7fe3bd20
thread block = 19,0,0
GPGPU-Sim uArch: Shader 267 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x34e13f10, kernel=0x7fe3bd20
thread block = 20,0,0
GPGPU-Sim uArch: Shader 275 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x36616ed0, kernel=0x7fe3bd20
thread block = 21,0,0
GPGPU-Sim uArch: Shader 283 bind to kernel 23 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x37e19e90, kernel=0x7fe3bd20
thread block = 22,0,0
Destroy streams for kernel 23: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 23 
gpu_sim_cycle = 9567
gpu_sim_insn = 205413
gpu_ipc =      21.4710
gpu_tot_sim_cycle = 218579
gpu_tot_sim_insn = 2464956
gpu_tot_ipc =      11.2772
gpu_tot_issued_cta = 276
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2669
partiton_level_parallism_total  =       0.1402
partiton_level_parallism_util =       7.0525
partiton_level_parallism_util_total  =       4.6257
L2_BW  =       9.6665 GB/Sec
L2_BW_total  =       5.0772 GB/Sec
gpu_total_sim_rate=1665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 30912
	L1D_total_cache_misses = 26772
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12696

Total_core_cache_fail_stats:
ctas_completed 276, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 6959616
gpgpu_n_tot_w_icount = 217488
gpgpu_n_stall_shd_mem = 119508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17940
gpgpu_n_mem_write_global = 12696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 79764
gpgpu_n_store_insn = 70656
gpgpu_n_shmem_insn = 503700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3588
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:552	W0_Idle:3680758	W0_Scoreboard:937614	W1:9108	W2:8280	W3:8280	W4:8280	W5:8280	W6:8280	W7:8280	W8:8280	W9:8280	W10:8280	W11:8280	W12:8280	W13:8280	W14:8280	W15:8280	W16:91908	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:217488	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 143520 {8:17940,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 507840 {40:12696,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 717600 {40:17940,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 101568 {8:12696,}
maxmflatency = 430 
max_icnt2mem_latency = 36 
maxmrqlatency = 115 
max_icnt2sh_latency = 6 
averagemflatency = 255 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:6293 	1406 	122 	177 	1378 	2948 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17524 	13112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	30580 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30381 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.435897  2.279070  1.714286  1.923077      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.625000  2.250000  2.777778  2.823529 
dram[1]:  2.238095  2.255814  1.636364  1.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.687500  1.900000  2.722222  2.823529 
dram[2]:  1.958333  2.170213  1.500000  2.071429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.857143  2.200000  3.062500  3.000000 
dram[3]:  1.938776  2.170213  1.384615  1.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  1.909091  2.882353  2.875000 
dram[4]:  2.106383  2.177778  1.370370  2.071429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.444444  2.200000  2.888889  2.888889 
dram[5]:  2.152174  2.177778  1.500000  1.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.625000  1.909091  2.789474  2.777778 
dram[6]:  2.219512  2.292683  1.423077  1.923077      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.625000  2.250000  2.700000  2.736842 
dram[7]:  2.333333  2.268293  1.384615  1.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.625000  1.900000  2.736842  2.736842 
dram[8]:  1.344828  2.214286  2.139535  2.219512      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.950000  1.500000  2.500000 
dram[9]:  1.461538  1.875000  2.162791  2.219512      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.904762  2.900000  1.500000  1.909091 
dram[10]:  1.448276  1.800000  2.190476  2.315789      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.541667  2.608696  1.500000  2.000000 
dram[11]:  1.400000  1.750000  2.190476  2.324324      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.608696  2.608696  1.500000  1.700000 
dram[12]:  1.555556  1.800000  2.232558  2.300000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.521739  2.666667  1.714286  2.000000 
dram[13]:  1.500000  1.750000  2.261905  2.307692      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.850000  2.666667  1.666667  1.700000 
dram[14]:  1.615385  1.937500  2.159091  2.209302      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.714286  3.055556  1.714286  2.500000 
dram[15]:  1.500000  1.875000  2.133333  2.209302      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.714286  2.700000  1.785714  1.909091 
dram[16]:      -nan      -nan      -nan      -nan  1.400000  2.250000  2.228571  2.333333  2.466667  2.535714  1.647059  2.666667      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.545455  1.625000  2.323529  2.333333  2.419355  2.400000  1.866667  1.909091      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.346154  1.769231  2.363636  2.375000  2.343750  2.387097  1.400000  1.666667      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.416667  1.750000  2.363636  2.482759  2.387097  2.387097  1.555556  2.100000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.619048  1.769231  2.342857  2.352941  2.322581  2.413793  1.750000  1.666667      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.416667  1.750000  2.382353  2.451613  2.366667  2.413793  1.526316  2.100000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.416667  2.250000  2.314286  2.314286  2.448276  2.576923  1.866667  2.666667      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.416667  1.625000  2.277778  2.314286  2.448276  2.428571  1.611111  1.909091      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.282051  2.324324  1.684211  1.909091  1.666667  1.571429  2.407408  2.520000      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.315789  2.371428  1.454545  1.750000  1.476190  2.300000  2.461539  2.520000      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.200000  2.256410  1.454545  2.083333  1.500000  1.857143  2.560000  2.652174      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.170732  2.256410  1.333333  1.500000  1.409091  1.909091  2.560000  2.541667      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.179487  2.270270  1.434783  2.083333  1.363636  1.857143  2.576923  2.600000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.205128  2.270270  1.600000  1.500000  1.764706  1.909091  2.518518  2.500000      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.236842  2.342857  1.375000  1.909091  1.363636  1.571429  2.428571  2.481482      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.236842  2.393939  1.454545  1.750000  1.500000  2.300000  2.481482  2.481482      -nan      -nan      -nan      -nan 
average row locality = 13111/6158 = 2.129100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        95        98        36        25         0         0         0         0         0         0         0         0        26        18        50        48 
dram[1]:        94        97        36        28         0         0         0         0         0         0         0         0        27        19        49        48 
dram[2]:        94       102        36        29         0         0         0         0         0         0         0         0        26        22        49        48 
dram[3]:        95       102        36        28         0         0         0         0         0         0         0         0        27        21        49        46 
dram[4]:        99        98        37        29         0         0         0         0         0         0         0         0        26        22        52        52 
dram[5]:        99        98        36        28         0         0         0         0         0         0         0         0        26        21        53        50 
dram[6]:        91        94        37        25         0         0         0         0         0         0         0         0        26        18        54        52 
dram[7]:        91        93        36        28         0         0         0         0         0         0         0         0        26        19        52        52 
dram[8]:        39        31        92        91         0         0         0         0         0         0         0         0        60        59        24        20 
dram[9]:        38        30        93        91         0         0         0         0         0         0         0         0        61        58        24        21 
dram[10]:        42        27        92        88         0         0         0         0         0         0         0         0        61        60        24        16 
dram[11]:        42        28        92        86         0         0         0         0         0         0         0         0        60        60        24        17 
dram[12]:        42        27        96        92         0         0         0         0         0         0         0         0        58        56        24        16 
dram[13]:        42        28        95        90         0         0         0         0         0         0         0         0        57        56        25        17 
dram[14]:        42        31        95        95         0         0         0         0         0         0         0         0        57        55        24        20 
dram[15]:        42        30        96        95         0         0         0         0         0         0         0         0        57        54        25        21 
dram[16]:         0         0         0         0        35        27        78        77        74        71        28        24         0         0         0         0 
dram[17]:         0         0         0         0        34        26        79        77        75        72        28        21         0         0         0         0 
dram[18]:         0         0         0         0        35        23        78        76        75        74        28        20         0         0         0         0 
dram[19]:         0         0         0         0        34        28        78        72        74        74        28        21         0         0         0         0 
dram[20]:         0         0         0         0        34        23        82        80        72        70        28        20         0         0         0         0 
dram[21]:         0         0         0         0        34        28        81        76        71        70        29        21         0         0         0         0 
dram[22]:         0         0         0         0        34        27        81        81        71        67        28        24         0         0         0         0 
dram[23]:         0         0         0         0        34        26        82        81        71        68        29        21         0         0         0         0 
dram[24]:         0         0         0         0        89        86        32        21        30        22        65        63         0         0         0         0 
dram[25]:         0         0         0         0        88        83        32        28        31        23        64        63         0         0         0         0 
dram[26]:         0         0         0         0        88        88        32        25        30        26        64        61         0         0         0         0 
dram[27]:         0         0         0         0        89        88        32        24        31        21        64        61         0         0         0         0 
dram[28]:         0         0         0         0        85        84        33        25        30        26        67        65         0         0         0         0 
dram[29]:         0         0         0         0        86        84        32        24        30        21        68        65         0         0         0         0 
dram[30]:         0         0         0         0        85        82        33        21        30        22        68        67         0         0         0         0 
dram[31]:         0         0         0         0        85        79        32        28        30        23        67        67         0         0         0         0 
total dram reads = 13111
min_bank_accesses = 0!
chip skew: 420/396 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        462       439       981      1171    none      none      none      none      none      none      none      none         988      1128       424       389
dram[1]:        468       446       983      1071    none      none      none      none      none      none      none      none         958      1097       422       394
dram[2]:        471       447      1048      1054    none      none      none      none      none      none      none      none         985       984       418       405
dram[3]:        473       447      1011      1085    none      none      none      none      none      none      none      none         964      1006       427       414
dram[4]:        494       455       954      1026    none      none      none      none      none      none      none      none        1014      1017       419       405
dram[5]:        493       454       971      1057    none      none      none      none      none      none      none      none        1010      1040       419       412
dram[6]:        469       438       950      1138    none      none      none      none      none      none      none      none         923      1170       422       395
dram[7]:        465       444       974      1043    none      none      none      none      none      none      none      none         994      1134       419       396
dram[8]:        953      1015       485       449    none      none      none      none      none      none      none      none         424       410      1018      1025
dram[9]:        965      1044       490       449    none      none      none      none      none      none      none      none         423       410      1020       981
dram[10]:        819      1122       465       433    none      none      none      none      none      none      none      none         434       404       923      1205
dram[11]:        820      1083       462       444    none      none      none      none      none      none      none      none         425       404       953      1157
dram[12]:        829      1152       458       434    none      none      none      none      none      none      none      none         445       404       994      1160
dram[13]:        831      1112       461       445    none      none      none      none      none      none      none      none         429       407       957      1117
dram[14]:        883      1046       459       442    none      none      none      none      none      none      none      none         427       407       990       990
dram[15]:        881      1071       464       443    none      none      none      none      none      none      none      none         433       414       959       947
dram[16]:     none      none      none      none         958      1033       462       435       447       433      1001      1004    none      none      none      none  
dram[17]:     none      none      none      none         972      1072       482       436       441       422      1001      1095    none      none      none      none  
dram[18]:     none      none      none      none         957      1161       454       421       454       426       931      1159    none      none      none      none  
dram[19]:     none      none      none      none         977      1002       450       442       440       423      1031      1109    none      none      none      none  
dram[20]:     none      none      none      none         989      1196       447       421       478       429       980      1119    none      none      none      none  
dram[21]:     none      none      none      none         993      1031       452       442       449       429       960      1076    none      none      none      none  
dram[22]:     none      none      none      none        1060      1062       446       428       444       431       980       974    none      none      none      none  
dram[23]:     none      none      none      none         982      1104       456       431       448       422       956      1061    none      none      none      none  
dram[24]:     none      none      none      none         452       427       995      1225       976      1101       464       419    none      none      none      none  
dram[25]:     none      none      none      none         457       444       996       991       958      1058       441       419    none      none      none      none  
dram[26]:     none      none      none      none         454       436      1070      1078       983       980       437       422    none      none      none      none  
dram[27]:     none      none      none      none         460       438       953      1122       959      1112       442       418    none      none      none      none  
dram[28]:     none      none      none      none         475       444       960      1048      1006      1008       439       425    none      none      none      none  
dram[29]:     none      none      none      none         488       444       973      1088       997      1151       434       418    none      none      none      none  
dram[30]:     none      none      none      none         461       427       958      1187       930      1138       445       417    none      none      none      none  
dram[31]:     none      none      none      none         457       444       980       964      1063      1089       434       415    none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       400       397       397         0         0         0         0         0         0         0         0       390       379       380       379
dram[1]:        401       406       397       400         0         0         0         0         0         0         0         0       397       401       393       393
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       384       384
dram[3]:        407       405       398       398         0         0         0         0         0         0         0         0       400       400       385       384
dram[4]:        409       403       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       397       397       400         0         0         0         0         0         0         0         0       400       399       400       400
dram[6]:        384       384       398       395         0         0         0         0         0         0         0         0       391       378       407       406
dram[7]:        391       381       397       401         0         0         0         0         0         0         0         0       399       400       398       400
dram[8]:        396       393       399       401         0         0         0         0         0         0         0         0       400       406       388       382
dram[9]:        401       395       404       396         0         0         0         0         0         0         0         0       402       400       393       381
dram[10]:        396       393       391       384         0         0         0         0         0         0         0         0       408       406       384       378
dram[11]:        398       395       404       385         0         0         0         0         0         0         0         0       400       400       383       378
dram[12]:        397       394       405       400         0         0         0         0         0         0         0         0       403       400       413       381
dram[13]:        398       399       404       406         0         0         0         0         0         0         0         0       380       381       382       383
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       386       385       386       384
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       385       384       383       382
dram[16]:          0         0         0         0       397       400       396       384       401       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       396       405       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       381       384       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       397       400       404       385       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       405       400       404       400       397       401         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       384       384       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       404       385       390       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       407       406       384       384       397       403         0         0         0         0
dram[24]:          0         0         0         0       405       400       395       399       393       399       404       399         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       405       398       400       384       381         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       396       400       404       385         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       385       384         0         0         0         0
dram[28]:          0         0         0         0       400       402       401       400       397       401       401       406         0         0         0         0
dram[29]:          0         0         0         0       404       396       397       398       403       399       405       400         0         0         0         0
dram[30]:          0         0         0         0       391       384       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       404       385       397       401       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163410 n_act=175 n_pre=167 n_ref_event=0 n_req=396 n_rd=396 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002413
n_activity=4029 dram_eff=0.09829
bk0: 95a 162901i bk1: 98a 162818i bk2: 36a 163513i bk3: 25a 163745i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163649i bk13: 18a 163908i bk14: 50a 163636i bk15: 48a 163649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558081
Row_Buffer_Locality_read = 0.558081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.070714
Bank_Level_Parallism_Col = 1.451097
Bank_Level_Parallism_Ready = 1.005051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428571 

BW Util details:
bwutil = 0.002413 
total_CMD = 164127 
util_bw = 396 
Wasted_Col = 1370 
Wasted_Row = 935 
Idle = 161426 

BW Util Bottlenecks: 
RCDc_limit = 1887 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163410 
Read = 396 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 167 
n_ref = 0 
n_req = 396 
total_req = 396 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 396 
Row_Bus_Util =  0.002084 
CoL_Bus_Util = 0.002413 
Either_Row_CoL_Bus_Util = 0.004369 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.029289 
queue_avg = 0.023665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0236646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163387 n_act=184 n_pre=176 n_ref_event=0 n_req=398 n_rd=398 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002425
n_activity=3949 dram_eff=0.1008
bk0: 94a 162810i bk1: 97a 162800i bk2: 36a 163472i bk3: 28a 163644i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 27a 163654i bk13: 19a 163833i bk14: 49a 163630i bk15: 48a 163639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537688
Row_Buffer_Locality_read = 0.537688
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.229237
Bank_Level_Parallism_Col = 1.510979
Bank_Level_Parallism_Ready = 1.005025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509792 

BW Util details:
bwutil = 0.002425 
total_CMD = 164127 
util_bw = 398 
Wasted_Col = 1362 
Wasted_Row = 901 
Idle = 161466 

BW Util Bottlenecks: 
RCDc_limit = 1981 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163387 
Read = 398 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 176 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 398 
Row_Bus_Util =  0.002193 
CoL_Bus_Util = 0.002425 
Either_Row_CoL_Bus_Util = 0.004509 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.024324 
queue_avg = 0.026528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0265282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163359 n_act=189 n_pre=181 n_ref_event=0 n_req=406 n_rd=406 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002474
n_activity=4287 dram_eff=0.0947
bk0: 94a 162759i bk1: 102a 162826i bk2: 36a 163399i bk3: 29a 163705i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163709i bk13: 22a 163852i bk14: 49a 163692i bk15: 48a 163678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534483
Row_Buffer_Locality_read = 0.534483
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.030091
Bank_Level_Parallism_Col = 1.491728
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472333 

BW Util details:
bwutil = 0.002474 
total_CMD = 164127 
util_bw = 406 
Wasted_Col = 1432 
Wasted_Row = 1020 
Idle = 161269 

BW Util Bottlenecks: 
RCDc_limit = 2039 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163359 
Read = 406 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 181 
n_ref = 0 
n_req = 406 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 370 
issued_total_col = 406 
Row_Bus_Util =  0.002254 
CoL_Bus_Util = 0.002474 
Either_Row_CoL_Bus_Util = 0.004679 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.010417 
queue_avg = 0.025322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0253219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163345 n_act=200 n_pre=192 n_ref_event=0 n_req=404 n_rd=404 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002462
n_activity=4335 dram_eff=0.09319
bk0: 95a 162709i bk1: 102a 162790i bk2: 36a 163333i bk3: 28a 163648i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 27a 163574i bk13: 21a 163797i bk14: 49a 163666i bk15: 46a 163678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504951
Row_Buffer_Locality_read = 0.504951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.122400
Bank_Level_Parallism_Col = 1.489350
Bank_Level_Parallism_Ready = 1.002475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482250 

BW Util details:
bwutil = 0.002462 
total_CMD = 164127 
util_bw = 404 
Wasted_Col = 1514 
Wasted_Row = 1015 
Idle = 161194 

BW Util Bottlenecks: 
RCDc_limit = 2154 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163345 
Read = 404 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 192 
n_ref = 0 
n_req = 404 
total_req = 404 

Dual Bus Interface Util: 
issued_total_row = 392 
issued_total_col = 404 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.002462 
Either_Row_CoL_Bus_Util = 0.004765 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.017903 
queue_avg = 0.027253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0272533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163334 n_act=197 n_pre=189 n_ref_event=0 n_req=415 n_rd=415 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002529
n_activity=4234 dram_eff=0.09802
bk0: 99a 162693i bk1: 98a 162816i bk2: 37a 163291i bk3: 29a 163710i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163584i bk13: 22a 163851i bk14: 52a 163600i bk15: 52a 163583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525301
Row_Buffer_Locality_read = 0.525301
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.225636
Bank_Level_Parallism_Col = 1.494234
Bank_Level_Parallism_Ready = 1.004819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493136 

BW Util details:
bwutil = 0.002529 
total_CMD = 164127 
util_bw = 415 
Wasted_Col = 1490 
Wasted_Row = 927 
Idle = 161295 

BW Util Bottlenecks: 
RCDc_limit = 2126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163334 
Read = 415 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 197 
n_pre = 189 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 415 
Row_Bus_Util =  0.002352 
CoL_Bus_Util = 0.002529 
Either_Row_CoL_Bus_Util = 0.004832 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.010088 
queue_avg = 0.029294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0292944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163339 n_act=195 n_pre=187 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002504
n_activity=4184 dram_eff=0.09823
bk0: 99a 162737i bk1: 98a 162814i bk2: 36a 163395i bk3: 28a 163643i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163660i bk13: 21a 163794i bk14: 53a 163568i bk15: 50a 163585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525547
Row_Buffer_Locality_read = 0.525547
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.218227
Bank_Level_Parallism_Col = 1.545350
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519518 

BW Util details:
bwutil = 0.002504 
total_CMD = 164127 
util_bw = 411 
Wasted_Col = 1410 
Wasted_Row = 988 
Idle = 161318 

BW Util Bottlenecks: 
RCDc_limit = 2065 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163339 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 195 
n_pre = 187 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 411 
Row_Bus_Util =  0.002327 
CoL_Bus_Util = 0.002504 
Either_Row_CoL_Bus_Util = 0.004801 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.006345 
queue_avg = 0.029690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0296904
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163387 n_act=184 n_pre=176 n_ref_event=0 n_req=397 n_rd=397 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002419
n_activity=4102 dram_eff=0.09678
bk0: 91a 162985i bk1: 94a 162995i bk2: 37a 163331i bk3: 25a 163749i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163653i bk13: 18a 163912i bk14: 54a 163516i bk15: 52a 163551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536524
Row_Buffer_Locality_read = 0.536524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096372
Bank_Level_Parallism_Col = 1.498534
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478592 

BW Util details:
bwutil = 0.002419 
total_CMD = 164127 
util_bw = 397 
Wasted_Col = 1389 
Wasted_Row = 943 
Idle = 161398 

BW Util Bottlenecks: 
RCDc_limit = 1978 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163387 
Read = 397 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 176 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 397 
Row_Bus_Util =  0.002193 
CoL_Bus_Util = 0.002419 
Either_Row_CoL_Bus_Util = 0.004509 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.022973 
queue_avg = 0.025224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0252244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163371 n_act=186 n_pre=178 n_ref_event=0 n_req=397 n_rd=397 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002419
n_activity=4214 dram_eff=0.09421
bk0: 91a 163026i bk1: 93a 162983i bk2: 36a 163320i bk3: 28a 163643i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 26a 163670i bk13: 19a 163833i bk14: 52a 163583i bk15: 52a 163571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531486
Row_Buffer_Locality_read = 0.531486
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096412
Bank_Level_Parallism_Col = 1.514134
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487044 

BW Util details:
bwutil = 0.002419 
total_CMD = 164127 
util_bw = 397 
Wasted_Col = 1383 
Wasted_Row = 979 
Idle = 161368 

BW Util Bottlenecks: 
RCDc_limit = 1997 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163371 
Read = 397 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 186 
n_pre = 178 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 364 
issued_total_col = 397 
Row_Bus_Util =  0.002218 
CoL_Bus_Util = 0.002419 
Either_Row_CoL_Bus_Util = 0.004606 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.006614 
queue_avg = 0.024585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0245846
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163352 n_act=191 n_pre=183 n_ref_event=0 n_req=416 n_rd=416 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002535
n_activity=4148 dram_eff=0.1003
bk0: 39a 163225i bk1: 31a 163717i bk2: 92a 162821i bk3: 91a 162944i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 60a 163543i bk13: 59a 163524i bk14: 24a 163643i bk15: 20a 163910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540865
Row_Buffer_Locality_read = 0.540865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.207957
Bank_Level_Parallism_Col = 1.544820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534342 

BW Util details:
bwutil = 0.002535 
total_CMD = 164127 
util_bw = 416 
Wasted_Col = 1382 
Wasted_Row = 967 
Idle = 161362 

BW Util Bottlenecks: 
RCDc_limit = 2024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163352 
Read = 416 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 183 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 416 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.002535 
Either_Row_CoL_Bus_Util = 0.004722 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.019355 
queue_avg = 0.027802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0278016
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163342 n_act=194 n_pre=186 n_ref_event=0 n_req=416 n_rd=416 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002535
n_activity=4114 dram_eff=0.1011
bk0: 38a 163330i bk1: 30a 163645i bk2: 93a 162821i bk3: 91a 162929i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 61a 163497i bk13: 58a 163526i bk14: 24a 163635i bk15: 21a 163806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533654
Row_Buffer_Locality_read = 0.533654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.264418
Bank_Level_Parallism_Col = 1.517261
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501415 

BW Util details:
bwutil = 0.002535 
total_CMD = 164127 
util_bw = 416 
Wasted_Col = 1428 
Wasted_Row = 913 
Idle = 161370 

BW Util Bottlenecks: 
RCDc_limit = 2074 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163342 
Read = 416 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 194 
n_pre = 186 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 380 
issued_total_col = 416 
Row_Bus_Util =  0.002315 
CoL_Bus_Util = 0.002535 
Either_Row_CoL_Bus_Util = 0.004783 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.014013 
queue_avg = 0.028911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0289105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163350 n_act=195 n_pre=187 n_ref_event=0 n_req=410 n_rd=410 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002498
n_activity=4283 dram_eff=0.09573
bk0: 42a 163268i bk1: 27a 163689i bk2: 92a 162916i bk3: 88a 163075i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 61a 163397i bk13: 60a 163451i bk14: 24a 163652i bk15: 16a 163907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524390
Row_Buffer_Locality_read = 0.524390
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.108718
Bank_Level_Parallism_Col = 1.486218
Bank_Level_Parallism_Ready = 1.004878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472988 

BW Util details:
bwutil = 0.002498 
total_CMD = 164127 
util_bw = 410 
Wasted_Col = 1487 
Wasted_Row = 982 
Idle = 161248 

BW Util Bottlenecks: 
RCDc_limit = 2089 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163350 
Read = 410 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 195 
n_pre = 187 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 410 
Row_Bus_Util =  0.002327 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.004734 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.019305 
queue_avg = 0.026882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0268816
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163344 n_act=197 n_pre=189 n_ref_event=0 n_req=409 n_rd=409 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002492
n_activity=4433 dram_eff=0.09226
bk0: 42a 163248i bk1: 28a 163650i bk2: 92a 162921i bk3: 86a 163080i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 60a 163481i bk13: 60a 163477i bk14: 24a 163667i bk15: 17a 163844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518337
Row_Buffer_Locality_read = 0.518337
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.087901
Bank_Level_Parallism_Col = 1.487390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473136 

BW Util details:
bwutil = 0.002492 
total_CMD = 164127 
util_bw = 409 
Wasted_Col = 1507 
Wasted_Row = 985 
Idle = 161226 

BW Util Bottlenecks: 
RCDc_limit = 2122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163344 
Read = 409 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 197 
n_pre = 189 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 409 
Row_Bus_Util =  0.002352 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.004771 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.015326 
queue_avg = 0.025657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.025657
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163370 n_act=191 n_pre=183 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002504
n_activity=4431 dram_eff=0.09276
bk0: 42a 163365i bk1: 27a 163689i bk2: 96a 162835i bk3: 92a 162914i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 58a 163488i bk13: 56a 163546i bk14: 24a 163699i bk15: 16a 163903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535280
Row_Buffer_Locality_read = 0.535280
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.056319
Bank_Level_Parallism_Col = 1.435842
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421765 

BW Util details:
bwutil = 0.002504 
total_CMD = 164127 
util_bw = 411 
Wasted_Col = 1524 
Wasted_Row = 977 
Idle = 161215 

BW Util Bottlenecks: 
RCDc_limit = 2075 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163370 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 183 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 411 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.002504 
Either_Row_CoL_Bus_Util = 0.004612 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.036988 
queue_avg = 0.027144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0271436
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163354 n_act=191 n_pre=183 n_ref_event=0 n_req=410 n_rd=410 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002498
n_activity=4337 dram_eff=0.09454
bk0: 42a 163327i bk1: 28a 163643i bk2: 95a 162849i bk3: 90a 162917i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 57a 163550i bk13: 56a 163520i bk14: 25a 163679i bk15: 17a 163832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534146
Row_Buffer_Locality_read = 0.534146
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.169389
Bank_Level_Parallism_Col = 1.522414
Bank_Level_Parallism_Ready = 1.009756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508046 

BW Util details:
bwutil = 0.002498 
total_CMD = 164127 
util_bw = 410 
Wasted_Col = 1411 
Wasted_Row = 995 
Idle = 161311 

BW Util Bottlenecks: 
RCDc_limit = 2047 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163354 
Read = 410 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 183 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 410 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.004710 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.014230 
queue_avg = 0.027954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.027954
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163347 n_act=190 n_pre=182 n_ref_event=0 n_req=419 n_rd=419 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002553
n_activity=4340 dram_eff=0.09654
bk0: 42a 163327i bk1: 31a 163647i bk2: 95a 162888i bk3: 95a 162936i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 57a 163542i bk13: 55a 163640i bk14: 24a 163740i bk15: 20a 163908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546539
Row_Buffer_Locality_read = 0.546539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.044718
Bank_Level_Parallism_Col = 1.472485
Bank_Level_Parallism_Ready = 1.007160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453585 

BW Util details:
bwutil = 0.002553 
total_CMD = 164127 
util_bw = 419 
Wasted_Col = 1464 
Wasted_Row = 957 
Idle = 161287 

BW Util Bottlenecks: 
RCDc_limit = 2045 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163347 
Read = 419 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 190 
n_pre = 182 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 372 
issued_total_col = 419 
Row_Bus_Util =  0.002267 
CoL_Bus_Util = 0.002553 
Either_Row_CoL_Bus_Util = 0.004752 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.014103 
queue_avg = 0.023579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0235793
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163333 n_act=198 n_pre=190 n_ref_event=0 n_req=420 n_rd=420 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002559
n_activity=4371 dram_eff=0.09609
bk0: 42a 163269i bk1: 30a 163646i bk2: 96a 162794i bk3: 95a 162892i bk4: 0a 164127i bk5: 0a 164127i bk6: 0a 164127i bk7: 0a 164127i bk8: 0a 164127i bk9: 0a 164127i bk10: 0a 164127i bk11: 0a 164127i bk12: 57a 163539i bk13: 54a 163563i bk14: 25a 163740i bk15: 21a 163814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528571
Row_Buffer_Locality_read = 0.528571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.119725
Bank_Level_Parallism_Col = 1.483994
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464460 

BW Util details:
bwutil = 0.002559 
total_CMD = 164127 
util_bw = 420 
Wasted_Col = 1505 
Wasted_Row = 990 
Idle = 161212 

BW Util Bottlenecks: 
RCDc_limit = 2127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163333 
Read = 420 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 198 
n_pre = 190 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 388 
issued_total_col = 420 
Row_Bus_Util =  0.002364 
CoL_Bus_Util = 0.002559 
Either_Row_CoL_Bus_Util = 0.004838 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.017632 
queue_avg = 0.026510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.02651
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163354 n_act=189 n_pre=181 n_ref_event=0 n_req=414 n_rd=414 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002522
n_activity=3808 dram_eff=0.1087
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 35a 163357i bk5: 27a 163771i bk6: 78a 163078i bk7: 77a 163167i bk8: 74a 163208i bk9: 71a 163244i bk10: 28a 163627i bk11: 24a 163874i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543478
Row_Buffer_Locality_read = 0.543478
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.415513
Bank_Level_Parallism_Col = 1.624691
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.611111 

BW Util details:
bwutil = 0.002522 
total_CMD = 164127 
util_bw = 414 
Wasted_Col = 1275 
Wasted_Row = 838 
Idle = 161600 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163354 
Read = 414 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 181 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 370 
issued_total_col = 414 
Row_Bus_Util =  0.002254 
CoL_Bus_Util = 0.002522 
Either_Row_CoL_Bus_Util = 0.004710 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.014230 
queue_avg = 0.029020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0290202
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163373 n_act=192 n_pre=184 n_ref_event=0 n_req=412 n_rd=412 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00251
n_activity=3847 dram_eff=0.1071
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163477i bk5: 26a 163638i bk6: 79a 163122i bk7: 77a 163164i bk8: 75a 163199i bk9: 72a 163231i bk10: 28a 163688i bk11: 21a 163796i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533981
Row_Buffer_Locality_read = 0.533981
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.359321
Bank_Level_Parallism_Col = 1.509659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501136 

BW Util details:
bwutil = 0.002510 
total_CMD = 164127 
util_bw = 412 
Wasted_Col = 1417 
Wasted_Row = 762 
Idle = 161536 

BW Util Bottlenecks: 
RCDc_limit = 2049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163373 
Read = 412 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 192 
n_pre = 184 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 376 
issued_total_col = 412 
Row_Bus_Util =  0.002291 
CoL_Bus_Util = 0.002510 
Either_Row_CoL_Bus_Util = 0.004594 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.045093 
queue_avg = 0.028423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0284231
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163357 n_act=199 n_pre=191 n_ref_event=0 n_req=409 n_rd=409 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002492
n_activity=3877 dram_eff=0.1055
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 35a 163307i bk5: 23a 163750i bk6: 78a 163177i bk7: 76a 163241i bk8: 75a 163129i bk9: 74a 163204i bk10: 28a 163506i bk11: 20a 163748i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513447
Row_Buffer_Locality_read = 0.513447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.401132
Bank_Level_Parallism_Col = 1.602933
Bank_Level_Parallism_Ready = 1.002445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584164 

BW Util details:
bwutil = 0.002492 
total_CMD = 164127 
util_bw = 409 
Wasted_Col = 1371 
Wasted_Row = 870 
Idle = 161477 

BW Util Bottlenecks: 
RCDc_limit = 2101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163357 
Read = 409 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 199 
n_pre = 191 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 409 
Row_Bus_Util =  0.002376 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.004691 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.037662 
queue_avg = 0.028770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0287704
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163357 n_act=192 n_pre=184 n_ref_event=0 n_req=409 n_rd=409 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002492
n_activity=3977 dram_eff=0.1028
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163388i bk5: 28a 163642i bk6: 78a 163183i bk7: 72a 163297i bk8: 74a 163270i bk9: 74a 163284i bk10: 28a 163607i bk11: 21a 163834i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530562
Row_Buffer_Locality_read = 0.530562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.224728
Bank_Level_Parallism_Col = 1.559531
Bank_Level_Parallism_Ready = 1.002445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538416 

BW Util details:
bwutil = 0.002492 
total_CMD = 164127 
util_bw = 409 
Wasted_Col = 1372 
Wasted_Row = 880 
Idle = 161466 

BW Util Bottlenecks: 
RCDc_limit = 2028 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163357 
Read = 409 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 192 
n_pre = 184 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 376 
issued_total_col = 409 
Row_Bus_Util =  0.002291 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.004691 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.019481 
queue_avg = 0.024999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0249989
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163386 n_act=191 n_pre=183 n_ref_event=0 n_req=409 n_rd=409 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002492
n_activity=3881 dram_eff=0.1054
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163494i bk5: 23a 163750i bk6: 82a 163071i bk7: 80a 163104i bk8: 72a 163220i bk9: 70a 163290i bk10: 28a 163654i bk11: 20a 163765i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533007
Row_Buffer_Locality_read = 0.533007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.331032
Bank_Level_Parallism_Col = 1.524194
Bank_Level_Parallism_Ready = 1.002445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517281 

BW Util details:
bwutil = 0.002492 
total_CMD = 164127 
util_bw = 409 
Wasted_Col = 1400 
Wasted_Row = 798 
Idle = 161520 

BW Util Bottlenecks: 
RCDc_limit = 2044 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163386 
Read = 409 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 183 
n_ref = 0 
n_req = 409 
total_req = 409 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 409 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.004515 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.056680 
queue_avg = 0.028447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0284475
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163343 n_act=193 n_pre=185 n_ref_event=0 n_req=410 n_rd=410 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002498
n_activity=3787 dram_eff=0.1083
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163401i bk5: 28a 163642i bk6: 81a 163093i bk7: 76a 163163i bk8: 71a 163236i bk9: 70a 163276i bk10: 29a 163555i bk11: 21a 163835i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529268
Row_Buffer_Locality_read = 0.529268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.485030
Bank_Level_Parallism_Col = 1.717321
Bank_Level_Parallism_Ready = 1.002439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.708950 

BW Util details:
bwutil = 0.002498 
total_CMD = 164127 
util_bw = 410 
Wasted_Col = 1213 
Wasted_Row = 882 
Idle = 161622 

BW Util Bottlenecks: 
RCDc_limit = 2000 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163343 
Read = 410 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 193 
n_pre = 185 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 410 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.004777 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005102 
queue_avg = 0.028978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0289776
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163363 n_act=185 n_pre=177 n_ref_event=0 n_req=413 n_rd=413 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002516
n_activity=4000 dram_eff=0.1032
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163387i bk5: 27a 163766i bk6: 81a 163154i bk7: 81a 163174i bk8: 71a 163314i bk9: 67a 163376i bk10: 28a 163695i bk11: 24a 163879i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552058
Row_Buffer_Locality_read = 0.552058
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.144097
Bank_Level_Parallism_Col = 1.545128
Bank_Level_Parallism_Ready = 1.002421
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533772 

BW Util details:
bwutil = 0.002516 
total_CMD = 164127 
util_bw = 413 
Wasted_Col = 1335 
Wasted_Row = 903 
Idle = 161476 

BW Util Bottlenecks: 
RCDc_limit = 1950 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163363 
Read = 413 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 185 
n_pre = 177 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 413 
Row_Bus_Util =  0.002206 
CoL_Bus_Util = 0.002516 
Either_Row_CoL_Bus_Util = 0.004655 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.014398 
queue_avg = 0.023329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0233295
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163352 n_act=197 n_pre=189 n_ref_event=0 n_req=412 n_rd=412 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00251
n_activity=3984 dram_eff=0.1034
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 34a 163399i bk5: 26a 163628i bk6: 82a 163029i bk7: 81a 163099i bk8: 71a 163301i bk9: 68a 163338i bk10: 29a 163591i bk11: 21a 163795i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521845
Row_Buffer_Locality_read = 0.521845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.333084
Bank_Level_Parallism_Col = 1.579347
Bank_Level_Parallism_Ready = 1.002427
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568261 

BW Util details:
bwutil = 0.002510 
total_CMD = 164127 
util_bw = 412 
Wasted_Col = 1382 
Wasted_Row = 884 
Idle = 161449 

BW Util Bottlenecks: 
RCDc_limit = 2095 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163352 
Read = 412 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 197 
n_pre = 189 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 386 
issued_total_col = 412 
Row_Bus_Util =  0.002352 
CoL_Bus_Util = 0.002510 
Either_Row_CoL_Bus_Util = 0.004722 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.029677 
queue_avg = 0.027594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0275945
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163377 n_act=190 n_pre=182 n_ref_event=0 n_req=408 n_rd=408 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002486
n_activity=3876 dram_eff=0.1053
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 89a 162965i bk5: 86a 163009i bk6: 32a 163573i bk7: 21a 163790i bk8: 30a 163591i bk9: 22a 163697i bk10: 65a 163342i bk11: 63a 163414i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534314
Row_Buffer_Locality_read = 0.534314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.299467
Bank_Level_Parallism_Col = 1.519908
Bank_Level_Parallism_Ready = 1.004902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510098 

BW Util details:
bwutil = 0.002486 
total_CMD = 164127 
util_bw = 408 
Wasted_Col = 1399 
Wasted_Row = 821 
Idle = 161499 

BW Util Bottlenecks: 
RCDc_limit = 2036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163377 
Read = 408 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 190 
n_pre = 182 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 372 
issued_total_col = 408 
Row_Bus_Util =  0.002267 
CoL_Bus_Util = 0.002486 
Either_Row_CoL_Bus_Util = 0.004570 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.040000 
queue_avg = 0.028210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0282099
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163346 n_act=193 n_pre=185 n_ref_event=0 n_req=412 n_rd=412 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00251
n_activity=3794 dram_eff=0.1086
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 88a 162973i bk5: 83a 163033i bk6: 32a 163461i bk7: 28a 163637i bk8: 31a 163490i bk9: 23a 163835i bk10: 64a 163366i bk11: 63a 163402i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531553
Row_Buffer_Locality_read = 0.531553
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.429240
Bank_Level_Parallism_Col = 1.618413
Bank_Level_Parallism_Ready = 1.007282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615385 

BW Util details:
bwutil = 0.002510 
total_CMD = 164127 
util_bw = 412 
Wasted_Col = 1311 
Wasted_Row = 842 
Idle = 161562 

BW Util Bottlenecks: 
RCDc_limit = 2029 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163346 
Read = 412 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 193 
n_pre = 185 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 412 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.002510 
Either_Row_CoL_Bus_Util = 0.004759 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.011524 
queue_avg = 0.029173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0291725
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163345 n_act=195 n_pre=187 n_ref_event=0 n_req=414 n_rd=414 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002522
n_activity=3982 dram_eff=0.104
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 88a 163013i bk5: 88a 163057i bk6: 32a 163456i bk7: 25a 163766i bk8: 30a 163516i bk9: 26a 163701i bk10: 64a 163420i bk11: 61a 163477i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528986
Row_Buffer_Locality_read = 0.528986
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.250280
Bank_Level_Parallism_Col = 1.564965
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553944 

BW Util details:
bwutil = 0.002522 
total_CMD = 164127 
util_bw = 414 
Wasted_Col = 1384 
Wasted_Row = 879 
Idle = 161450 

BW Util Bottlenecks: 
RCDc_limit = 2066 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163345 
Read = 414 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 195 
n_pre = 187 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 382 
issued_total_col = 414 
Row_Bus_Util =  0.002327 
CoL_Bus_Util = 0.002522 
Either_Row_CoL_Bus_Util = 0.004765 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.017903 
queue_avg = 0.025791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.025791
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163347 n_act=202 n_pre=194 n_ref_event=0 n_req=410 n_rd=410 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002498
n_activity=4001 dram_eff=0.1025
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 89a 162903i bk5: 88a 162995i bk6: 32a 163404i bk7: 24a 163631i bk8: 31a 163449i bk9: 21a 163809i bk10: 64a 163420i bk11: 61a 163450i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507317
Row_Buffer_Locality_read = 0.507317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.347842
Bank_Level_Parallism_Col = 1.572567
Bank_Level_Parallism_Ready = 1.002439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562891 

BW Util details:
bwutil = 0.002498 
total_CMD = 164127 
util_bw = 410 
Wasted_Col = 1424 
Wasted_Row = 877 
Idle = 161416 

BW Util Bottlenecks: 
RCDc_limit = 2147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163347 
Read = 410 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 202 
n_pre = 194 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 410 
Row_Bus_Util =  0.002413 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.004752 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.033333 
queue_avg = 0.027887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0278869
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163335 n_act=198 n_pre=190 n_ref_event=0 n_req=415 n_rd=415 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002529
n_activity=3807 dram_eff=0.109
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 85a 162948i bk5: 84a 163054i bk6: 33a 163424i bk7: 25a 163772i bk8: 30a 163443i bk9: 26a 163707i bk10: 67a 163334i bk11: 65a 163346i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522892
Row_Buffer_Locality_read = 0.522892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.486602
Bank_Level_Parallism_Col = 1.629696
Bank_Level_Parallism_Ready = 1.004819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.624925 

BW Util details:
bwutil = 0.002529 
total_CMD = 164127 
util_bw = 415 
Wasted_Col = 1334 
Wasted_Row = 826 
Idle = 161552 

BW Util Bottlenecks: 
RCDc_limit = 2081 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163335 
Read = 415 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 198 
n_pre = 190 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 388 
issued_total_col = 415 
Row_Bus_Util =  0.002364 
CoL_Bus_Util = 0.002529 
Either_Row_CoL_Bus_Util = 0.004826 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.013889 
queue_avg = 0.031275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0312746
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163359 n_act=193 n_pre=185 n_ref_event=0 n_req=410 n_rd=410 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002498
n_activity=3727 dram_eff=0.11
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 86a 162949i bk5: 84a 163045i bk6: 32a 163544i bk7: 24a 163633i bk8: 30a 163621i bk9: 21a 163796i bk10: 68a 163321i bk11: 65a 163349i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529268
Row_Buffer_Locality_read = 0.529268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.444709
Bank_Level_Parallism_Col = 1.572524
Bank_Level_Parallism_Ready = 1.002439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550708 

BW Util details:
bwutil = 0.002498 
total_CMD = 164127 
util_bw = 410 
Wasted_Col = 1355 
Wasted_Row = 758 
Idle = 161604 

BW Util Bottlenecks: 
RCDc_limit = 2048 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163359 
Read = 410 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 193 
n_pre = 185 
n_ref = 0 
n_req = 410 
total_req = 410 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 410 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.004679 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.026042 
queue_avg = 0.029898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0298976
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163354 n_act=199 n_pre=191 n_ref_event=0 n_req=408 n_rd=408 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002486
n_activity=3824 dram_eff=0.1067
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 85a 163024i bk5: 82a 163158i bk6: 33a 163386i bk7: 21a 163794i bk8: 30a 163439i bk9: 22a 163695i bk10: 68a 163266i bk11: 67a 163318i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512255
Row_Buffer_Locality_read = 0.512255
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.415842
Bank_Level_Parallism_Col = 1.583092
Bank_Level_Parallism_Ready = 1.004902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559351 

BW Util details:
bwutil = 0.002486 
total_CMD = 164127 
util_bw = 408 
Wasted_Col = 1391 
Wasted_Row = 827 
Idle = 161501 

BW Util Bottlenecks: 
RCDc_limit = 2106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163354 
Read = 408 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 199 
n_pre = 191 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 408 
Row_Bus_Util =  0.002376 
CoL_Bus_Util = 0.002486 
Either_Row_CoL_Bus_Util = 0.004710 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.032342 
queue_avg = 0.029038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0290385
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=164127 n_nop=163347 n_act=193 n_pre=185 n_ref_event=0 n_req=411 n_rd=411 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002504
n_activity=3849 dram_eff=0.1068
bk0: 0a 164127i bk1: 0a 164127i bk2: 0a 164127i bk3: 0a 164127i bk4: 85a 163028i bk5: 79a 163186i bk6: 32a 163453i bk7: 28a 163627i bk8: 30a 163533i bk9: 23a 163828i bk10: 67a 163356i bk11: 67a 163379i bk12: 0a 164127i bk13: 0a 164127i bk14: 0a 164127i bk15: 0a 164127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530414
Row_Buffer_Locality_read = 0.530414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.357282
Bank_Level_Parallism_Col = 1.626293
Bank_Level_Parallism_Ready = 1.004866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598904 

BW Util details:
bwutil = 0.002504 
total_CMD = 164127 
util_bw = 411 
Wasted_Col = 1304 
Wasted_Row = 846 
Idle = 161566 

BW Util Bottlenecks: 
RCDc_limit = 2033 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164127 
n_nop = 163347 
Read = 411 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 193 
n_pre = 185 
n_ref = 0 
n_req = 411 
total_req = 411 

Dual Bus Interface Util: 
issued_total_row = 378 
issued_total_col = 411 
Row_Bus_Util =  0.002303 
CoL_Bus_Util = 0.002504 
Either_Row_CoL_Bus_Util = 0.004752 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.011538 
queue_avg = 0.026479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0264795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 453, Miss = 330, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 485, Miss = 344, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 452, Miss = 329, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 487, Miss = 346, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 485, Miss = 343, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 485, Miss = 340, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 482, Miss = 344, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 479, Miss = 338, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 497, Miss = 352, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 485, Miss = 340, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 493, Miss = 348, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 484, Miss = 341, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 450, Miss = 327, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 476, Miss = 348, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 456, Miss = 329, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 345, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 496, Miss = 353, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 481, Miss = 340, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 494, Miss = 351, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 483, Miss = 342, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 463, Miss = 336, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 461, Miss = 344, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 465, Miss = 337, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 461, Miss = 341, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 469, Miss = 339, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 470, Miss = 342, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 464, Miss = 337, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 471, Miss = 342, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 496, Miss = 352, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 468, Miss = 336, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 496, Miss = 354, Miss_rate = 0.714, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 467, Miss = 337, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 494, Miss = 351, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 473, Miss = 340, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 490, Miss = 349, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 341, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 465, Miss = 336, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 479, Miss = 351, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 475, Miss = 339, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 487, Miss = 347, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 477, Miss = 339, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 348, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 468, Miss = 339, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 491, Miss = 348, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 494, Miss = 350, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 482, Miss = 340, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 486, Miss = 352, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 472, Miss = 338, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 473, Miss = 339, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 487, Miss = 347, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 468, Miss = 340, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 491, Miss = 349, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 495, Miss = 351, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 483, Miss = 340, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 483, Miss = 351, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 469, Miss = 337, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 495, Miss = 352, Miss_rate = 0.711, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 477, Miss = 340, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 490, Miss = 348, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 340, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 464, Miss = 336, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 478, Miss = 350, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 478, Miss = 340, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 490, Miss = 348, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30636
L2_total_cache_misses = 21943
L2_total_cache_miss_rate = 0.7162
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12696
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30636
icnt_total_pkts_simt_to_mem=30636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30636
Req_Network_cycles = 218579
Req_Network_injected_packets_per_cycle =       0.1402 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0673
Req_Bank_Level_Parallism =       4.6257
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0022

Reply_Network_injected_packets_num = 30636
Reply_Network_cycles = 218579
Reply_Network_injected_packets_per_cycle =        0.1402
Reply_Network_conflicts_per_cycle =        0.0080
Reply_Network_conflicts_per_cycle_util =       0.2076
Reply_Bank_Level_Parallism =       3.6380
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0018
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 40 sec (1480 sec)
gpgpu_simulation_rate = 1665 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-24.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 24
-grid dim = (24,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-24.traceg
GPGPU-Sim uArch: Shader 291 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x3961ce50, kernel=0x7fe3bd20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 299 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3ae1fe10, kernel=0x7fe3bd20
thread block = 1,0,0
GPGPU-Sim uArch: Shader 307 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3c622dd0, kernel=0x7fe3bd20
thread block = 2,0,0
GPGPU-Sim uArch: Shader 315 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3de25d90, kernel=0x7fe3bd20
thread block = 3,0,0
GPGPU-Sim uArch: Shader 323 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3f628d50, kernel=0x7fe3bd20
thread block = 4,0,0
GPGPU-Sim uArch: Shader 331 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x40e2bd10, kernel=0x7fe3bd20
thread block = 5,0,0
GPGPU-Sim uArch: Shader 339 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4262ecd0, kernel=0x7fe3bd20
thread block = 6,0,0
GPGPU-Sim uArch: Shader 347 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x43e31c90, kernel=0x7fe3bd20
thread block = 7,0,0
GPGPU-Sim uArch: Shader 355 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x45634c50, kernel=0x7fe3bd20
thread block = 8,0,0
GPGPU-Sim uArch: Shader 363 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x46e37c10, kernel=0x7fe3bd20
thread block = 9,0,0
GPGPU-Sim uArch: Shader 371 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4863abd0, kernel=0x7fe3bd20
thread block = 10,0,0
GPGPU-Sim uArch: Shader 379 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x49e3db90, kernel=0x7fe3bd20
thread block = 11,0,0
GPGPU-Sim uArch: Shader 387 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4b640b50, kernel=0x7fe3bd20
thread block = 12,0,0
GPGPU-Sim uArch: Shader 395 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4ce43b10, kernel=0x7fe3bd20
thread block = 13,0,0
GPGPU-Sim uArch: Shader 403 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4e646ad0, kernel=0x7fe3bd20
thread block = 14,0,0
GPGPU-Sim uArch: Shader 411 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4fe49a90, kernel=0x7fe3bd20
thread block = 15,0,0
GPGPU-Sim uArch: Shader 419 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5164ca50, kernel=0x7fe3bd20
thread block = 16,0,0
GPGPU-Sim uArch: Shader 427 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x52e4fa10, kernel=0x7fe3bd20
thread block = 17,0,0
GPGPU-Sim uArch: Shader 435 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x546529d0, kernel=0x7fe3bd20
thread block = 18,0,0
GPGPU-Sim uArch: Shader 443 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x55e55990, kernel=0x7fe3bd20
thread block = 19,0,0
GPGPU-Sim uArch: Shader 451 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x57658950, kernel=0x7fe3bd20
thread block = 20,0,0
GPGPU-Sim uArch: Shader 459 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x58e5b910, kernel=0x7fe3bd20
thread block = 21,0,0
GPGPU-Sim uArch: Shader 467 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5a65e8d0, kernel=0x7fe3bd20
thread block = 22,0,0
GPGPU-Sim uArch: Shader 475 bind to kernel 24 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5be61890, kernel=0x7fe3bd20
thread block = 23,0,0
Destroy streams for kernel 24: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 24 
gpu_sim_cycle = 9673
gpu_sim_insn = 214344
gpu_ipc =      22.1590
gpu_tot_sim_cycle = 228252
gpu_tot_sim_insn = 2679300
gpu_tot_ipc =      11.7383
gpu_tot_issued_cta = 300
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2754
partiton_level_parallism_total  =       0.1459
partiton_level_parallism_util =       5.3927
partiton_level_parallism_util_total  =       4.6789
L2_BW  =       9.9763 GB/Sec
L2_BW_total  =       5.2848 GB/Sec
gpu_total_sim_rate=1735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 336, Miss = 291, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33600
	L1D_total_cache_misses = 29100
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13800

Total_core_cache_fail_stats:
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 7564800
gpgpu_n_tot_w_icount = 236400
gpgpu_n_stall_shd_mem = 129900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19500
gpgpu_n_mem_write_global = 13800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86700
gpgpu_n_store_insn = 76800
gpgpu_n_shmem_insn = 547500
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3900
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:600	W0_Idle:4004236	W0_Scoreboard:1020276	W1:9900	W2:9000	W3:9000	W4:9000	W5:9000	W6:9000	W7:9000	W8:9000	W9:9000	W10:9000	W11:9000	W12:9000	W13:9000	W14:9000	W15:9000	W16:99900	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:236400	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 156000 {8:19500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552000 {40:13800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 780000 {40:19500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110400 {8:13800,}
maxmflatency = 455 
max_icnt2mem_latency = 36 
maxmrqlatency = 143 
max_icnt2sh_latency = 7 
averagemflatency = 255 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:6755 	1546 	140 	205 	1512 	3150 	911 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19066 	14234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	33244 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32989 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         5         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         5 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         5 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         5        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         5         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.340909  2.234043  1.727273  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.611111  2.000000  2.521739  2.666667 
dram[1]:  2.195652  2.239130  1.583333  1.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.647059  2.000000  2.434783  2.545455 
dram[2]:  1.962264  2.137255  1.461538  2.142857      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.933333  2.181818  2.636364  2.750000 
dram[3]:  1.905660  2.137255  1.357143  1.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.555556  2.000000  2.590909  2.571429 
dram[4]:  2.000000  2.100000  1.407407  2.142857      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.473684  2.181818  2.727273  2.681818 
dram[5]:  2.122449  2.100000  1.500000  1.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.647059  2.000000  2.695652  2.636364 
dram[6]:  2.130435  2.195652  1.461538  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.555556  2.000000  2.608696  2.608696 
dram[7]:  2.250000  2.200000  1.392857  1.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.555556  2.000000  2.608696  2.608696 
dram[8]:  1.379310  2.285714  2.041667  2.130435      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.791667  2.826087  1.444444  2.200000 
dram[9]:  1.413793  1.777778  2.127660  2.130435      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.653846  2.708333  1.444444  2.000000 
dram[10]:  1.419355  1.866667  2.106383  2.209302      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.392857  2.481482  1.444444  1.800000 
dram[11]:  1.406250  1.666667  2.083333  2.243902      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.481482  2.481482  1.444444  1.800000 
dram[12]:  1.571429  1.866667  2.166667  2.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.407408  2.423077  1.588235  1.800000 
dram[13]:  1.466667  1.666667  2.217391  2.285714      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.520000  2.423077  1.733333  1.800000 
dram[14]:  1.571429  2.000000  2.125000  2.170213      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.407408  2.772727  1.687500  2.200000 
dram[15]:  1.466667  1.777778  2.081633  2.170213      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.461539  2.440000  1.857143  2.000000 
dram[16]:      -nan      -nan      -nan      -nan  1.440000  2.333333  2.100000  2.210526  2.382353  2.483871  1.666667  2.600000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.541667  1.555556  2.263158  2.210526  2.305556  2.323529  1.875000  2.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.384615  1.846154  2.236842  2.243243  2.250000  2.314286  1.363636  1.571429      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.423077  1.666667  2.205128  2.363636  2.314286  2.314286  1.500000  2.200000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.636364  1.846154  2.250000  2.289474  2.257143  2.264706  1.722222  1.571429      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.384615  1.666667  2.315789  2.411765  2.200000  2.264706  1.578947  2.200000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.384615  2.333333  2.256410  2.256410  2.257143  2.433333  1.722222  2.600000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.384615  1.555556  2.200000  2.256410  2.294118  2.272727  1.666667  2.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.204545  2.268293  1.700000  2.000000  1.650000  1.500000  2.400000  2.333333      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.261905  2.342105  1.416667  1.666667  1.523810  2.400000  2.258065  2.333333      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.159091  2.209302  1.416667  2.166667  1.500000  1.750000  2.322581  2.481482      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.111111  2.209302  1.307692  1.444444  1.454545  2.000000  2.366667  2.344828      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.068182  2.166667  1.478261  2.166667  1.333333  1.750000  2.387097  2.629630      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.162791  2.166667  1.590909  1.444444  1.777778  2.000000  2.451613  2.322581      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.139535  2.225000  1.416667  2.000000  1.333333  1.500000  2.312500  2.312500      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.113636  2.297297  1.458333  1.666667  1.454545  2.400000  2.312500  2.387097      -nan      -nan      -nan      -nan 
average row locality = 14233/6878 = 2.069352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        38        26         0         0         0         0         0         0         0         0        29        20        58        56 
dram[1]:       101       103        38        30         0         0         0         0         0         0         0         0        28        20        56        56 
dram[2]:       104       109        38        30         0         0         0         0         0         0         0         0        29        24        58        55 
dram[3]:       101       109        38        30         0         0         0         0         0         0         0         0        28        22        57        54 
dram[4]:       106       105        38        30         0         0         0         0         0         0         0         0        28        24        60        59 
dram[5]:       104       105        39        30         0         0         0         0         0         0         0         0        28        22        62        58 
dram[6]:        98       101        38        26         0         0         0         0         0         0         0         0        28        20        60        60 
dram[7]:        99        99        39        30         0         0         0         0         0         0         0         0        28        20        60        60 
dram[8]:        40        32        98        98         0         0         0         0         0         0         0         0        67        65        26        22 
dram[9]:        41        32       100        98         0         0         0         0         0         0         0         0        69        65        26        22 
dram[10]:        44        28        99        95         0         0         0         0         0         0         0         0        67        67        26        18 
dram[11]:        45        30       100        92         0         0         0         0         0         0         0         0        67        67        26        18 
dram[12]:        44        28       104        99         0         0         0         0         0         0         0         0        65        63        27        18 
dram[13]:        44        30       102        96         0         0         0         0         0         0         0         0        63        63        26        18 
dram[14]:        44        32       102       102         0         0         0         0         0         0         0         0        65        61        27        22 
dram[15]:        44        32       102       102         0         0         0         0         0         0         0         0        64        61        26        22 
dram[16]:         0         0         0         0        36        28        84        84        81        77        30        26         0         0         0         0 
dram[17]:         0         0         0         0        37        28        86        84        83        79        30        22         0         0         0         0 
dram[18]:         0         0         0         0        36        24        85        83        81        81        30        22         0         0         0         0 
dram[19]:         0         0         0         0        37        30        86        78        81        81        30        22         0         0         0         0 
dram[20]:         0         0         0         0        36        24        90        87        79        77        31        22         0         0         0         0 
dram[21]:         0         0         0         0        36        30        88        82        77        77        30        22         0         0         0         0 
dram[22]:         0         0         0         0        36        28        88        88        79        73        31        26         0         0         0         0 
dram[23]:         0         0         0         0        36        28        88        88        78        75        30        22         0         0         0         0 
dram[24]:         0         0         0         0        97        93        34        22        33        24        72        70         0         0         0         0 
dram[25]:         0         0         0         0        95        89        34        30        32        24        70        70         0         0         0         0 
dram[26]:         0         0         0         0        95        95        34        26        33        28        72        67         0         0         0         0 
dram[27]:         0         0         0         0        95        95        34        26        32        22        71        68         0         0         0         0 
dram[28]:         0         0         0         0        91        91        34        26        32        28        74        71         0         0         0         0 
dram[29]:         0         0         0         0        93        91        35        26        32        22        76        72         0         0         0         0 
dram[30]:         0         0         0         0        92        89        34        22        32        24        74        74         0         0         0         0 
dram[31]:         0         0         0         0        93        85        35        30        32        24        74        74         0         0         0         0 
total dram reads = 14233
min_bank_accesses = 0!
chip skew: 455/431 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        468       442       976      1181    none      none      none      none      none      none      none      none         979      1110       442       401
dram[1]:        470       449       980      1061    none      none      none      none      none      none      none      none         977      1114       431       404
dram[2]:        472       449      1041      1066    none      none      none      none      none      none      none      none         976       977       435       412
dram[3]:        476       450      1006      1073    none      none      none      none      none      none      none      none         981      1026       445       423
dram[4]:        501       459       967      1040    none      none      none      none      none      none      none      none        1006      1006       423       410
dram[5]:        497       459       966      1047    none      none      none      none      none      none      none      none        1001      1058       428       416
dram[6]:        479       444       963      1150    none      none      none      none      none      none      none      none         924      1146       430       403
dram[7]:        470       450       970      1034    none      none      none      none      none      none      none      none         990      1149       426       402
dram[8]:        965      1028       488       453    none      none      none      none      none      none      none      none         432       418      1012      1016
dram[9]:        943      1036       494       454    none      none      none      none      none      none      none      none         434       418      1014      1002
dram[10]:        819      1134       475       439    none      none      none      none      none      none      none      none         441       414       923      1174
dram[11]:        826      1072       470       450    none      none      none      none      none      none      none      none         434       412       951      1173
dram[12]:        832      1163       464       437    none      none      none      none      none      none      none      none         456       417       989      1135
dram[13]:        835      1099       464       449    none      none      none      none      none      none      none      none         439       418       976      1136
dram[14]:        884      1058       463       445    none      none      none      none      none      none      none      none         444       420       984       985
dram[15]:        882      1061       467       447    none      none      none      none      none      none      none      none         452       425       978       969
dram[16]:     none      none      none      none         971      1048       467       441       452       438       994       995    none      none      none      none  
dram[17]:     none      none      none      none         967      1061       488       444       450       427       994      1111    none      none      none      none  
dram[18]:     none      none      none      none         971      1173       466       429       458       432       930      1136    none      none      none      none  
dram[19]:     none      none      none      none         973       997       461       449       447       428      1023      1124    none      none      none      none  
dram[20]:     none      none      none      none         983      1206       455       426       485       438       972      1101    none      none      none      none  
dram[21]:     none      none      none      none         989      1023       456       446       455       435       976      1093    none      none      none      none  
dram[22]:     none      none      none      none        1052      1075       451       433       457       440       976       968    none      none      none      none  
dram[23]:     none      none      none      none         978      1091       460       437       462       431       973      1078    none      none      none      none  
dram[24]:     none      none      none      none         459       431       989      1235       971      1087       470       428    none      none      none      none  
dram[25]:     none      none      none      none         460       448       991       986       974      1074       447       426    none      none      none      none  
dram[26]:     none      none      none      none         458       440      1060      1092       978       976       447       430    none      none      none      none  
dram[27]:     none      none      none      none         464       442       951      1106       974      1127       454       426    none      none      none      none  
dram[28]:     none      none      none      none         479       448       974      1063      1001      1002       446       430    none      none      none      none  
dram[29]:     none      none      none      none         493       450       968      1076       991      1164       444       425    none      none      none      none  
dram[30]:     none      none      none      none         472       434       973      1199       930      1120       450       425    none      none      none      none  
dram[31]:     none      none      none      none         467       450       975       961      1054      1104       442       421    none      none      none      none  
maximum mf latency per bank:
dram[0]:        409       400       397       397         0         0         0         0         0         0         0         0       390       394       448       396
dram[1]:        401       406       397       400         0         0         0         0         0         0         0         0       397       401       431       408
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       392       397       442       384
dram[3]:        407       405       398       398         0         0         0         0         0         0         0         0       400       400       451       426
dram[4]:        412       408       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       402       397       400         0         0         0         0         0         0         0         0       400       399       408       400
dram[6]:        455       429       398       395         0         0         0         0         0         0         0         0       396       393       407       406
dram[7]:        393       405       397       401         0         0         0         0         0         0         0         0       399       400       398       400
dram[8]:        396       393       412       408         0         0         0         0         0         0         0         0       400       406       388       382
dram[9]:        401       395       404       402         0         0         0         0         0         0         0         0       402       400       393       381
dram[10]:        396       393       451       429         0         0         0         0         0         0         0         0       408       406       384       378
dram[11]:        398       395       442       405         0         0         0         0         0         0         0         0       400       400       383       378
dram[12]:        397       394       409       400         0         0         0         0         0         0         0         0       403       402       413       381
dram[13]:        398       399       404       406         0         0         0         0         0         0         0         0       412       408       382       383
dram[14]:        399       395       410       400         0         0         0         0         0         0         0         0       442       404       386       384
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       452       429       383       382
dram[16]:          0         0         0         0       397       400       412       408       401       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       402       409       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       451       429       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       397       400       442       405       400       400       396       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       409       400       404       402       397       401         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       412       408       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       442       404       390       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       407       406       452       429       397       403         0         0         0         0
dram[24]:          0         0         0         0       409       400       395       399       393       399       404       404         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       405       398       400       412       408         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       396       400       413       402         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       412       406         0         0         0         0
dram[28]:          0         0         0         0       412       408       401       400       397       401       401       406         0         0         0         0
dram[29]:          0         0         0         0       404       402       397       398       403       399       408       400         0         0         0         0
dram[30]:          0         0         0         0       455       429       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       442       405       397       401       394       399       400       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170590 n_act=198 n_pre=190 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002538
n_activity=4395 dram_eff=0.09898
bk0: 103a 170012i bk1: 105a 169969i bk2: 38a 170752i bk3: 26a 171008i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 29a 170863i bk13: 20a 171108i bk14: 58a 170720i bk15: 56a 170785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544828
Row_Buffer_Locality_read = 0.544828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.102853
Bank_Level_Parallism_Col = 1.440314
Bank_Level_Parallism_Ready = 1.004598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420419 

BW Util details:
bwutil = 0.002538 
total_CMD = 171390 
util_bw = 435 
Wasted_Col = 1564 
Wasted_Row = 1015 
Idle = 168376 

BW Util Bottlenecks: 
RCDc_limit = 2138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170590 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 198 
n_pre = 190 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 388 
issued_total_col = 435 
Row_Bus_Util =  0.002264 
CoL_Bus_Util = 0.002538 
Either_Row_CoL_Bus_Util = 0.004668 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.028750 
queue_avg = 0.027656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0276562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170574 n_act=206 n_pre=198 n_ref_event=0 n_req=432 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002521
n_activity=4231 dram_eff=0.1021
bk0: 101a 169969i bk1: 103a 169987i bk2: 38a 170675i bk3: 30a 170854i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170890i bk13: 20a 171096i bk14: 56a 170724i bk15: 56a 170734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523148
Row_Buffer_Locality_read = 0.523148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.289319
Bank_Level_Parallism_Col = 1.527793
Bank_Level_Parallism_Ready = 1.004630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526713 

BW Util details:
bwutil = 0.002521 
total_CMD = 171390 
util_bw = 432 
Wasted_Col = 1502 
Wasted_Row = 959 
Idle = 168497 

BW Util Bottlenecks: 
RCDc_limit = 2215 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170574 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 206 
n_pre = 198 
n_ref = 0 
n_req = 432 
total_req = 432 

Dual Bus Interface Util: 
issued_total_row = 404 
issued_total_col = 432 
Row_Bus_Util =  0.002357 
CoL_Bus_Util = 0.002521 
Either_Row_CoL_Bus_Util = 0.004761 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.024510 
queue_avg = 0.028456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0284556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170541 n_act=212 n_pre=204 n_ref_event=0 n_req=447 n_rd=447 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002608
n_activity=4614 dram_eff=0.09688
bk0: 104a 169862i bk1: 109a 169977i bk2: 38a 170614i bk3: 30a 170968i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 29a 170945i bk13: 24a 171090i bk14: 58a 170747i bk15: 55a 170812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525727
Row_Buffer_Locality_read = 0.525727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.099327
Bank_Level_Parallism_Col = 1.506955
Bank_Level_Parallism_Ready = 1.006711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487893 

BW Util details:
bwutil = 0.002608 
total_CMD = 171390 
util_bw = 447 
Wasted_Col = 1587 
Wasted_Row = 1087 
Idle = 168269 

BW Util Bottlenecks: 
RCDc_limit = 2273 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170541 
Read = 447 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 204 
n_ref = 0 
n_req = 447 
total_req = 447 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 447 
Row_Bus_Util =  0.002427 
CoL_Bus_Util = 0.002608 
Either_Row_CoL_Bus_Util = 0.004954 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.016490 
queue_avg = 0.029249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0292491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170533 n_act=222 n_pre=214 n_ref_event=0 n_req=439 n_rd=439 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002561
n_activity=4615 dram_eff=0.09512
bk0: 101a 169844i bk1: 109a 169948i bk2: 38a 170541i bk3: 30a 170861i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170837i bk13: 22a 171060i bk14: 57a 170761i bk15: 54a 170772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494305
Row_Buffer_Locality_read = 0.494305
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.192539
Bank_Level_Parallism_Col = 1.490613
Bank_Level_Parallism_Ready = 1.006834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.480237 

BW Util details:
bwutil = 0.002561 
total_CMD = 171390 
util_bw = 439 
Wasted_Col = 1677 
Wasted_Row = 1047 
Idle = 168227 

BW Util Bottlenecks: 
RCDc_limit = 2386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170533 
Read = 439 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 214 
n_ref = 0 
n_req = 439 
total_req = 439 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 439 
Row_Bus_Util =  0.002544 
CoL_Bus_Util = 0.002561 
Either_Row_CoL_Bus_Util = 0.005000 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.021004 
queue_avg = 0.030130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0301301
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170522 n_act=218 n_pre=210 n_ref_event=0 n_req=450 n_rd=450 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002626
n_activity=4516 dram_eff=0.09965
bk0: 106a 169751i bk1: 105a 169912i bk2: 38a 170554i bk3: 30a 170973i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170820i bk13: 24a 171089i bk14: 60a 170754i bk15: 59a 170742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515556
Row_Buffer_Locality_read = 0.515556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.281649
Bank_Level_Parallism_Col = 1.511346
Bank_Level_Parallism_Ready = 1.006667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507816 

BW Util details:
bwutil = 0.002626 
total_CMD = 171390 
util_bw = 450 
Wasted_Col = 1623 
Wasted_Row = 984 
Idle = 168333 

BW Util Bottlenecks: 
RCDc_limit = 2345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170522 
Read = 450 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 218 
n_pre = 210 
n_ref = 0 
n_req = 450 
total_req = 450 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 450 
Row_Bus_Util =  0.002497 
CoL_Bus_Util = 0.002626 
Either_Row_CoL_Bus_Util = 0.005064 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011521 
queue_avg = 0.030229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0302293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170528 n_act=216 n_pre=208 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002614
n_activity=4489 dram_eff=0.0998
bk0: 104a 169895i bk1: 105a 169912i bk2: 39a 170610i bk3: 30a 170854i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170899i bk13: 22a 171057i bk14: 62a 170705i bk15: 58a 170734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517857
Row_Buffer_Locality_read = 0.517857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.254082
Bank_Level_Parallism_Col = 1.540737
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516347 

BW Util details:
bwutil = 0.002614 
total_CMD = 171390 
util_bw = 448 
Wasted_Col = 1565 
Wasted_Row = 1049 
Idle = 168328 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170528 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 208 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 448 
Row_Bus_Util =  0.002474 
CoL_Bus_Util = 0.002614 
Either_Row_CoL_Bus_Util = 0.005029 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011601 
queue_avg = 0.031192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.031192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170578 n_act=205 n_pre=197 n_ref_event=0 n_req=431 n_rd=431 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002515
n_activity=4413 dram_eff=0.09767
bk0: 98a 170077i bk1: 101a 170090i bk2: 38a 170594i bk3: 26a 171012i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170851i bk13: 20a 171112i bk14: 60a 170700i bk15: 60a 170710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524362
Row_Buffer_Locality_read = 0.524362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.144292
Bank_Level_Parallism_Col = 1.512286
Bank_Level_Parallism_Ready = 1.009281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493590 

BW Util details:
bwutil = 0.002515 
total_CMD = 171390 
util_bw = 431 
Wasted_Col = 1529 
Wasted_Row = 1027 
Idle = 168403 

BW Util Bottlenecks: 
RCDc_limit = 2196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170578 
Read = 431 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 205 
n_pre = 197 
n_ref = 0 
n_req = 431 
total_req = 431 

Dual Bus Interface Util: 
issued_total_row = 402 
issued_total_col = 431 
Row_Bus_Util =  0.002346 
CoL_Bus_Util = 0.002515 
Either_Row_CoL_Bus_Util = 0.004738 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.025862 
queue_avg = 0.027767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0277671
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170555 n_act=209 n_pre=201 n_ref_event=0 n_req=435 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002538
n_activity=4525 dram_eff=0.09613
bk0: 99a 170123i bk1: 99a 170105i bk2: 39a 170517i bk3: 30a 170853i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 28a 170870i bk13: 20a 171096i bk14: 60a 170729i bk15: 60a 170721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519540
Row_Buffer_Locality_read = 0.519540
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.167329
Bank_Level_Parallism_Col = 1.516623
Bank_Level_Parallism_Ready = 1.004598
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487599 

BW Util details:
bwutil = 0.002538 
total_CMD = 171390 
util_bw = 435 
Wasted_Col = 1551 
Wasted_Row = 1032 
Idle = 168372 

BW Util Bottlenecks: 
RCDc_limit = 2237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170555 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 209 
n_pre = 201 
n_ref = 0 
n_req = 435 
total_req = 435 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 435 
Row_Bus_Util =  0.002392 
CoL_Bus_Util = 0.002538 
Either_Row_CoL_Bus_Util = 0.004872 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011976 
queue_avg = 0.027032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0270319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170543 n_act=212 n_pre=204 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002614
n_activity=4427 dram_eff=0.1012
bk0: 40a 170488i bk1: 32a 170980i bk2: 98a 169916i bk3: 98a 170040i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 67a 170701i bk13: 65a 170712i bk14: 26a 170841i bk15: 22a 171110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526786
Row_Buffer_Locality_read = 0.526786
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.266043
Bank_Level_Parallism_Col = 1.553666
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544102 

BW Util details:
bwutil = 0.002614 
total_CMD = 171390 
util_bw = 448 
Wasted_Col = 1520 
Wasted_Row = 1024 
Idle = 168398 

BW Util Bottlenecks: 
RCDc_limit = 2249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170543 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 204 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 448 
Row_Bus_Util =  0.002427 
CoL_Bus_Util = 0.002614 
Either_Row_CoL_Bus_Util = 0.004942 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.020071 
queue_avg = 0.028881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0288815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170527 n_act=219 n_pre=211 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002643
n_activity=4502 dram_eff=0.1006
bk0: 41a 170504i bk1: 32a 170859i bk2: 100a 169944i bk3: 98a 170027i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 69a 170619i bk13: 65a 170677i bk14: 26a 170834i bk15: 22a 171069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516556
Row_Buffer_Locality_read = 0.516556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.310469
Bank_Level_Parallism_Col = 1.515136
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.493441 

BW Util details:
bwutil = 0.002643 
total_CMD = 171390 
util_bw = 453 
Wasted_Col = 1616 
Wasted_Row = 978 
Idle = 168343 

BW Util Bottlenecks: 
RCDc_limit = 2341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170527 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 453 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.005035 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.023175 
queue_avg = 0.030474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0304744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170535 n_act=219 n_pre=211 n_ref_event=0 n_req=444 n_rd=444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002591
n_activity=4618 dram_eff=0.09615
bk0: 44a 170482i bk1: 28a 170952i bk2: 99a 170011i bk3: 95a 170170i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 67a 170531i bk13: 67a 170612i bk14: 26a 170848i bk15: 18a 171107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506757
Row_Buffer_Locality_read = 0.506757
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.185327
Bank_Level_Parallism_Col = 1.490566
Bank_Level_Parallism_Ready = 1.004505
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476663 

BW Util details:
bwutil = 0.002591 
total_CMD = 171390 
util_bw = 444 
Wasted_Col = 1661 
Wasted_Row = 1030 
Idle = 168255 

BW Util Bottlenecks: 
RCDc_limit = 2348 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170535 
Read = 444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 444 
total_req = 444 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 444 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.002591 
Either_Row_CoL_Bus_Util = 0.004989 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.022222 
queue_avg = 0.029173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0291732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170527 n_act=221 n_pre=213 n_ref_event=0 n_req=445 n_rd=445 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002596
n_activity=4761 dram_eff=0.09347
bk0: 45a 170457i bk1: 30a 170863i bk2: 100a 169978i bk3: 92a 170202i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 67a 170630i bk13: 67a 170626i bk14: 26a 170867i bk15: 18a 171107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503371
Row_Buffer_Locality_read = 0.503371
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.151401
Bank_Level_Parallism_Col = 1.493577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.477767 

BW Util details:
bwutil = 0.002596 
total_CMD = 171390 
util_bw = 445 
Wasted_Col = 1682 
Wasted_Row = 1050 
Idle = 168213 

BW Util Bottlenecks: 
RCDc_limit = 2379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170527 
Read = 445 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 213 
n_ref = 0 
n_req = 445 
total_req = 445 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 445 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.002596 
Either_Row_CoL_Bus_Util = 0.005035 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.018540 
queue_avg = 0.028566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0285664
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170558 n_act=215 n_pre=207 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002614
n_activity=4772 dram_eff=0.09388
bk0: 44a 170604i bk1: 28a 170952i bk2: 104a 169946i bk3: 99a 170065i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 65a 170611i bk13: 63a 170644i bk14: 27a 170859i bk15: 18a 171103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520089
Row_Buffer_Locality_read = 0.520089
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.120663
Bank_Level_Parallism_Col = 1.433478
Bank_Level_Parallism_Ready = 1.006696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.415094 

BW Util details:
bwutil = 0.002614 
total_CMD = 171390 
util_bw = 448 
Wasted_Col = 1716 
Wasted_Row = 1035 
Idle = 168191 

BW Util Bottlenecks: 
RCDc_limit = 2335 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170558 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 215 
n_pre = 207 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 448 
Row_Bus_Util =  0.002462 
CoL_Bus_Util = 0.002614 
Either_Row_CoL_Bus_Util = 0.004854 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.045673 
queue_avg = 0.029506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295058
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170544 n_act=212 n_pre=204 n_ref_event=0 n_req=442 n_rd=442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002579
n_activity=4616 dram_eff=0.09575
bk0: 44a 170536i bk1: 30a 170856i bk2: 102a 170006i bk3: 96a 170105i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 63a 170647i bk13: 63a 170614i bk14: 26a 170942i bk15: 18a 171095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520362
Row_Buffer_Locality_read = 0.520362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.221821
Bank_Level_Parallism_Col = 1.530676
Bank_Level_Parallism_Ready = 1.009050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517567 

BW Util details:
bwutil = 0.002579 
total_CMD = 171390 
util_bw = 442 
Wasted_Col = 1552 
Wasted_Row = 1049 
Idle = 168347 

BW Util Bottlenecks: 
RCDc_limit = 2272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170544 
Read = 442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 204 
n_ref = 0 
n_req = 442 
total_req = 442 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 442 
Row_Bus_Util =  0.002427 
CoL_Bus_Util = 0.002579 
Either_Row_CoL_Bus_Util = 0.004936 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.014184 
queue_avg = 0.028846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0288465
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170530 n_act=214 n_pre=206 n_ref_event=0 n_req=455 n_rd=455 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002655
n_activity=4673 dram_eff=0.09737
bk0: 44a 170538i bk1: 32a 170910i bk2: 102a 170032i bk3: 102a 170087i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 65a 170601i bk13: 61a 170762i bk14: 27a 170937i bk15: 22a 171108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529670
Row_Buffer_Locality_read = 0.529670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.113353
Bank_Level_Parallism_Col = 1.479260
Bank_Level_Parallism_Ready = 1.006593
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457771 

BW Util details:
bwutil = 0.002655 
total_CMD = 171390 
util_bw = 455 
Wasted_Col = 1641 
Wasted_Row = 1027 
Idle = 168267 

BW Util Bottlenecks: 
RCDc_limit = 2301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170530 
Read = 455 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 206 
n_ref = 0 
n_req = 455 
total_req = 455 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 455 
Row_Bus_Util =  0.002451 
CoL_Bus_Util = 0.002655 
Either_Row_CoL_Bus_Util = 0.005018 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.017442 
queue_avg = 0.026950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0269502
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170523 n_act=220 n_pre=212 n_ref_event=0 n_req=453 n_rd=453 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002643
n_activity=4664 dram_eff=0.09713
bk0: 44a 170479i bk1: 32a 170860i bk2: 102a 169932i bk3: 102a 170053i bk4: 0a 171390i bk5: 0a 171390i bk6: 0a 171390i bk7: 0a 171390i bk8: 0a 171390i bk9: 0a 171390i bk10: 0a 171390i bk11: 0a 171390i bk12: 64a 170634i bk13: 61a 170654i bk14: 26a 171003i bk15: 22a 171077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514349
Row_Buffer_Locality_read = 0.514349
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.188613
Bank_Level_Parallism_Col = 1.485475
Bank_Level_Parallism_Ready = 1.008830
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467750 

BW Util details:
bwutil = 0.002643 
total_CMD = 171390 
util_bw = 453 
Wasted_Col = 1668 
Wasted_Row = 1023 
Idle = 168246 

BW Util Bottlenecks: 
RCDc_limit = 2367 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 139 
rwq = 0 
CCDLc_limit_alone = 139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170523 
Read = 453 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 220 
n_pre = 212 
n_ref = 0 
n_req = 453 
total_req = 453 

Dual Bus Interface Util: 
issued_total_row = 432 
issued_total_col = 453 
Row_Bus_Util =  0.002521 
CoL_Bus_Util = 0.002643 
Either_Row_CoL_Bus_Util = 0.005059 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.020761 
queue_avg = 0.028584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0285839
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170549 n_act=208 n_pre=200 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002602
n_activity=4085 dram_eff=0.1092
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170620i bk5: 28a 171034i bk6: 84a 170173i bk7: 84a 170263i bk8: 81a 170366i bk9: 77a 170432i bk10: 30a 170864i bk11: 26a 171113i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533632
Row_Buffer_Locality_read = 0.533632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.442946
Bank_Level_Parallism_Col = 1.620709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608329 

BW Util details:
bwutil = 0.002602 
total_CMD = 171390 
util_bw = 446 
Wasted_Col = 1406 
Wasted_Row = 891 
Idle = 168647 

BW Util Bottlenecks: 
RCDc_limit = 2175 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170549 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 208 
n_pre = 200 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 446 
Row_Bus_Util =  0.002381 
CoL_Bus_Util = 0.002602 
Either_Row_CoL_Bus_Util = 0.004907 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.015458 
queue_avg = 0.029868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0298676
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170564 n_act=215 n_pre=207 n_ref_event=0 n_req=449 n_rd=449 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00262
n_activity=4150 dram_eff=0.1082
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 37a 170690i bk5: 28a 170849i bk6: 86a 170245i bk7: 84a 170262i bk8: 83a 170309i bk9: 79a 170382i bk10: 30a 170927i bk11: 22a 171059i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521158
Row_Buffer_Locality_read = 0.521158
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.408867
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488844 

BW Util details:
bwutil = 0.002620 
total_CMD = 171390 
util_bw = 449 
Wasted_Col = 1600 
Wasted_Row = 793 
Idle = 168548 

BW Util Bottlenecks: 
RCDc_limit = 2294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170564 
Read = 449 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 215 
n_pre = 207 
n_ref = 0 
n_req = 449 
total_req = 449 

Dual Bus Interface Util: 
issued_total_row = 422 
issued_total_col = 449 
Row_Bus_Util =  0.002462 
CoL_Bus_Util = 0.002620 
Either_Row_CoL_Bus_Util = 0.004819 
Issued_on_Two_Bus_Simul_Util = 0.000263 
issued_two_Eff = 0.054479 
queue_avg = 0.030480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0304802
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170546 n_act=221 n_pre=213 n_ref_event=0 n_req=442 n_rd=442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002579
n_activity=4158 dram_eff=0.1063
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170569i bk5: 24a 171013i bk6: 85a 170272i bk7: 83a 170335i bk8: 81a 170268i bk9: 81a 170365i bk10: 30a 170720i bk11: 22a 170954i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.454324
Bank_Level_Parallism_Col = 1.597987
Bank_Level_Parallism_Ready = 1.002262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580508 

BW Util details:
bwutil = 0.002579 
total_CMD = 171390 
util_bw = 442 
Wasted_Col = 1528 
Wasted_Row = 909 
Idle = 168511 

BW Util Bottlenecks: 
RCDc_limit = 2336 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170546 
Read = 442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 213 
n_ref = 0 
n_req = 442 
total_req = 442 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 442 
Row_Bus_Util =  0.002532 
CoL_Bus_Util = 0.002579 
Either_Row_CoL_Bus_Util = 0.004924 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.037915 
queue_avg = 0.030842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0308419
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170541 n_act=216 n_pre=208 n_ref_event=0 n_req=445 n_rd=445 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002596
n_activity=4307 dram_eff=0.1033
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 37a 170587i bk5: 30a 170855i bk6: 86a 170239i bk7: 78a 170419i bk8: 81a 170419i bk9: 81a 170433i bk10: 30a 170822i bk11: 22a 171097i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514607
Row_Buffer_Locality_read = 0.514607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.276097
Bank_Level_Parallism_Col = 1.556604
Bank_Level_Parallism_Ready = 1.002247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534591 

BW Util details:
bwutil = 0.002596 
total_CMD = 171390 
util_bw = 445 
Wasted_Col = 1550 
Wasted_Row = 946 
Idle = 168449 

BW Util Bottlenecks: 
RCDc_limit = 2284 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170541 
Read = 445 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 208 
n_ref = 0 
n_req = 445 
total_req = 445 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 445 
Row_Bus_Util =  0.002474 
CoL_Bus_Util = 0.002596 
Either_Row_CoL_Bus_Util = 0.004954 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.023557 
queue_avg = 0.028059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0280588
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170576 n_act=214 n_pre=206 n_ref_event=0 n_req=446 n_rd=446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002602
n_activity=4207 dram_eff=0.106
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170733i bk5: 24a 171013i bk6: 90a 170182i bk7: 87a 170255i bk8: 79a 170343i bk9: 77a 170388i bk10: 31a 170869i bk11: 22a 170976i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520179
Row_Buffer_Locality_read = 0.520179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.364363
Bank_Level_Parallism_Col = 1.507677
Bank_Level_Parallism_Ready = 1.002242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498465 

BW Util details:
bwutil = 0.002602 
total_CMD = 171390 
util_bw = 446 
Wasted_Col = 1590 
Wasted_Row = 843 
Idle = 168511 

BW Util Bottlenecks: 
RCDc_limit = 2294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170576 
Read = 446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 206 
n_ref = 0 
n_req = 446 
total_req = 446 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 446 
Row_Bus_Util =  0.002451 
CoL_Bus_Util = 0.002602 
Either_Row_CoL_Bus_Util = 0.004749 
Issued_on_Two_Bus_Simul_Util = 0.000303 
issued_two_Eff = 0.063882 
queue_avg = 0.030387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0303868
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170533 n_act=214 n_pre=206 n_ref_event=0 n_req=442 n_rd=442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002579
n_activity=4066 dram_eff=0.1087
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170610i bk5: 30a 170855i bk6: 88a 170250i bk7: 82a 170351i bk8: 77a 170333i bk9: 77a 170370i bk10: 30a 170818i bk11: 22a 171098i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515837
Row_Buffer_Locality_read = 0.515837
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.517204
Bank_Level_Parallism_Col = 1.707558
Bank_Level_Parallism_Ready = 1.002262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.700000 

BW Util details:
bwutil = 0.002579 
total_CMD = 171390 
util_bw = 442 
Wasted_Col = 1354 
Wasted_Row = 936 
Idle = 168658 

BW Util Bottlenecks: 
RCDc_limit = 2226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170533 
Read = 442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 206 
n_ref = 0 
n_req = 442 
total_req = 442 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 442 
Row_Bus_Util =  0.002451 
CoL_Bus_Util = 0.002579 
Either_Row_CoL_Bus_Util = 0.005000 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.005834 
queue_avg = 0.029827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0298267
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170545 n_act=209 n_pre=201 n_ref_event=0 n_req=449 n_rd=449 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00262
n_activity=4359 dram_eff=0.103
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170595i bk5: 28a 171029i bk6: 88a 170298i bk7: 88a 170325i bk8: 79a 170373i bk9: 73a 170498i bk10: 31a 170856i bk11: 26a 171118i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534521
Row_Buffer_Locality_read = 0.534521
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.189655
Bank_Level_Parallism_Col = 1.533369
Bank_Level_Parallism_Ready = 1.002227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523305 

BW Util details:
bwutil = 0.002620 
total_CMD = 171390 
util_bw = 449 
Wasted_Col = 1527 
Wasted_Row = 982 
Idle = 168432 

BW Util Bottlenecks: 
RCDc_limit = 2213 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170545 
Read = 449 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 209 
n_pre = 201 
n_ref = 0 
n_req = 449 
total_req = 449 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 449 
Row_Bus_Util =  0.002392 
CoL_Bus_Util = 0.002620 
Either_Row_CoL_Bus_Util = 0.004930 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.016568 
queue_avg = 0.026478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0264776
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170541 n_act=219 n_pre=211 n_ref_event=0 n_req=445 n_rd=445 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002596
n_activity=4267 dram_eff=0.1043
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 36a 170613i bk5: 28a 170831i bk6: 88a 170164i bk7: 88a 170260i bk8: 78a 170396i bk9: 75a 170434i bk10: 30a 170853i bk11: 22a 171058i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507865
Row_Buffer_Locality_read = 0.507865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.391200
Bank_Level_Parallism_Col = 1.574211
Bank_Level_Parallism_Ready = 1.004494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562632 

BW Util details:
bwutil = 0.002596 
total_CMD = 171390 
util_bw = 445 
Wasted_Col = 1542 
Wasted_Row = 922 
Idle = 168481 

BW Util Bottlenecks: 
RCDc_limit = 2330 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170541 
Read = 445 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 445 
total_req = 445 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 445 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.002596 
Either_Row_CoL_Bus_Util = 0.004954 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.030624 
queue_avg = 0.029722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0297217
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170564 n_act=212 n_pre=204 n_ref_event=0 n_req=445 n_rd=445 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002596
n_activity=4282 dram_eff=0.1039
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 97a 170076i bk5: 93a 170160i bk6: 34a 170812i bk7: 22a 171053i bk8: 33a 170790i bk9: 24a 170896i bk10: 72a 170517i bk11: 70a 170526i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523596
Row_Buffer_Locality_read = 0.523596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.290037
Bank_Level_Parallism_Col = 1.508256
Bank_Level_Parallism_Ready = 1.006742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499484 

BW Util details:
bwutil = 0.002596 
total_CMD = 171390 
util_bw = 445 
Wasted_Col = 1577 
Wasted_Row = 919 
Idle = 168449 

BW Util Bottlenecks: 
RCDc_limit = 2274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170564 
Read = 445 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 204 
n_ref = 0 
n_req = 445 
total_req = 445 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 445 
Row_Bus_Util =  0.002427 
CoL_Bus_Util = 0.002596 
Either_Row_CoL_Bus_Util = 0.004819 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.042373 
queue_avg = 0.029547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0295466
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170536 n_act=214 n_pre=206 n_ref_event=0 n_req=444 n_rd=444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002591
n_activity=4145 dram_eff=0.1071
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 95a 170131i bk5: 89a 170218i bk6: 34a 170674i bk7: 30a 170842i bk8: 32a 170753i bk9: 24a 171098i bk10: 70a 170476i bk11: 70a 170513i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518018
Row_Buffer_Locality_read = 0.518018
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.431407
Bank_Level_Parallism_Col = 1.619152
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.616401 

BW Util details:
bwutil = 0.002591 
total_CMD = 171390 
util_bw = 444 
Wasted_Col = 1452 
Wasted_Row = 925 
Idle = 168569 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170536 
Read = 444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 206 
n_ref = 0 
n_req = 444 
total_req = 444 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 444 
Row_Bus_Util =  0.002451 
CoL_Bus_Util = 0.002591 
Either_Row_CoL_Bus_Util = 0.004983 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.011710 
queue_avg = 0.029494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0294941
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170528 n_act=219 n_pre=211 n_ref_event=0 n_req=450 n_rd=450 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002626
n_activity=4385 dram_eff=0.1026
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 95a 170160i bk5: 95a 170208i bk6: 34a 170671i bk7: 26a 171029i bk8: 33a 170713i bk9: 28a 170901i bk10: 72a 170492i bk11: 67a 170614i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513333
Row_Buffer_Locality_read = 0.513333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.278898
Bank_Level_Parallism_Col = 1.547840
Bank_Level_Parallism_Ready = 1.004444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538066 

BW Util details:
bwutil = 0.002626 
total_CMD = 171390 
util_bw = 450 
Wasted_Col = 1580 
Wasted_Row = 946 
Idle = 168414 

BW Util Bottlenecks: 
RCDc_limit = 2330 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170528 
Read = 450 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 450 
total_req = 450 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 450 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.002626 
Either_Row_CoL_Bus_Util = 0.005029 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.020882 
queue_avg = 0.027300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0273003
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170537 n_act=224 n_pre=216 n_ref_event=0 n_req=443 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002585
n_activity=4379 dram_eff=0.1012
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 95a 170039i bk5: 95a 170153i bk6: 34a 170614i bk7: 26a 170845i bk8: 32a 170712i bk9: 22a 171072i bk10: 71a 170532i bk11: 68a 170562i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494357
Row_Buffer_Locality_read = 0.494357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.365165
Bank_Level_Parallism_Col = 1.558342
Bank_Level_Parallism_Ready = 1.002257
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547083 

BW Util details:
bwutil = 0.002585 
total_CMD = 171390 
util_bw = 443 
Wasted_Col = 1595 
Wasted_Row = 936 
Idle = 168416 

BW Util Bottlenecks: 
RCDc_limit = 2388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170537 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 216 
n_ref = 0 
n_req = 443 
total_req = 443 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 443 
Row_Bus_Util =  0.002567 
CoL_Bus_Util = 0.002585 
Either_Row_CoL_Bus_Util = 0.004977 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.035170 
queue_avg = 0.028403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0284031
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170525 n_act=219 n_pre=211 n_ref_event=0 n_req=447 n_rd=447 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002608
n_activity=4217 dram_eff=0.106
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 91a 170040i bk5: 91a 170150i bk6: 34a 170687i bk7: 26a 171035i bk8: 32a 170636i bk9: 28a 170905i bk10: 74a 170468i bk11: 71a 170559i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510067
Row_Buffer_Locality_read = 0.510067
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.461619
Bank_Level_Parallism_Col = 1.617996
Bank_Level_Parallism_Ready = 1.004474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603987 

BW Util details:
bwutil = 0.002608 
total_CMD = 171390 
util_bw = 447 
Wasted_Col = 1490 
Wasted_Row = 942 
Idle = 168511 

BW Util Bottlenecks: 
RCDc_limit = 2306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170525 
Read = 447 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 447 
total_req = 447 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 447 
Row_Bus_Util =  0.002509 
CoL_Bus_Util = 0.002608 
Either_Row_CoL_Bus_Util = 0.005047 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.013873 
queue_avg = 0.031986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0319855
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170543 n_act=216 n_pre=208 n_ref_event=0 n_req=447 n_rd=447 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002608
n_activity=4160 dram_eff=0.1075
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 93a 170069i bk5: 91a 170143i bk6: 35a 170759i bk7: 26a 170844i bk8: 32a 170858i bk9: 22a 171059i bk10: 76a 170458i bk11: 72a 170474i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516779
Row_Buffer_Locality_read = 0.516779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.437500
Bank_Level_Parallism_Col = 1.550157
Bank_Level_Parallism_Ready = 1.002237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530825 

BW Util details:
bwutil = 0.002608 
total_CMD = 171390 
util_bw = 447 
Wasted_Col = 1547 
Wasted_Row = 838 
Idle = 168558 

BW Util Bottlenecks: 
RCDc_limit = 2299 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170543 
Read = 447 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 208 
n_ref = 0 
n_req = 447 
total_req = 447 

Dual Bus Interface Util: 
issued_total_row = 424 
issued_total_col = 447 
Row_Bus_Util =  0.002474 
CoL_Bus_Util = 0.002608 
Either_Row_CoL_Bus_Util = 0.004942 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.028335 
queue_avg = 0.031886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0318863
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170540 n_act=222 n_pre=214 n_ref_event=0 n_req=441 n_rd=441 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002573
n_activity=4224 dram_eff=0.1044
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 92a 170116i bk5: 89a 170251i bk6: 34a 170649i bk7: 22a 171057i bk8: 32a 170634i bk9: 24a 170894i bk10: 74a 170429i bk11: 74a 170455i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496599
Row_Buffer_Locality_read = 0.496599
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.423288
Bank_Level_Parallism_Col = 1.582550
Bank_Level_Parallism_Ready = 1.006803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555381 

BW Util details:
bwutil = 0.002573 
total_CMD = 171390 
util_bw = 441 
Wasted_Col = 1553 
Wasted_Row = 926 
Idle = 168470 

BW Util Bottlenecks: 
RCDc_limit = 2352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170540 
Read = 441 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 214 
n_ref = 0 
n_req = 441 
total_req = 441 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 441 
Row_Bus_Util =  0.002544 
CoL_Bus_Util = 0.002573 
Either_Row_CoL_Bus_Util = 0.004959 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.031765 
queue_avg = 0.031064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0310637
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=171390 n_nop=170526 n_act=218 n_pre=210 n_ref_event=0 n_req=447 n_rd=447 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002608
n_activity=4325 dram_eff=0.1034
bk0: 0a 171390i bk1: 0a 171390i bk2: 0a 171390i bk3: 0a 171390i bk4: 93a 170087i bk5: 85a 170308i bk6: 35a 170656i bk7: 30a 170832i bk8: 32a 170731i bk9: 24a 171091i bk10: 74a 170480i bk11: 74a 170530i bk12: 0a 171390i bk13: 0a 171390i bk14: 0a 171390i bk15: 0a 171390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512304
Row_Buffer_Locality_read = 0.512304
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.337769
Bank_Level_Parallism_Col = 1.593717
Bank_Level_Parallism_Ready = 1.004474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564963 

BW Util details:
bwutil = 0.002608 
total_CMD = 171390 
util_bw = 447 
Wasted_Col = 1518 
Wasted_Row = 966 
Idle = 168459 

BW Util Bottlenecks: 
RCDc_limit = 2311 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171390 
n_nop = 170526 
Read = 447 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 218 
n_pre = 210 
n_ref = 0 
n_req = 447 
total_req = 447 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 447 
Row_Bus_Util =  0.002497 
CoL_Bus_Util = 0.002608 
Either_Row_CoL_Bus_Util = 0.005041 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.012731 
queue_avg = 0.029477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0294766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 499, Miss = 361, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 528, Miss = 376, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 490, Miss = 358, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 526, Miss = 374, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 527, Miss = 375, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 532, Miss = 374, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 524, Miss = 374, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 518, Miss = 367, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 540, Miss = 384, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 523, Miss = 368, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 533, Miss = 378, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 530, Miss = 372, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 489, Miss = 356, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 518, Miss = 377, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 500, Miss = 361, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 522, Miss = 376, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 535, Miss = 380, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 519, Miss = 368, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 537, Miss = 382, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 525, Miss = 370, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 502, Miss = 364, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 503, Miss = 374, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 509, Miss = 368, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 503, Miss = 371, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 515, Miss = 369, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 513, Miss = 373, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 502, Miss = 365, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 510, Miss = 369, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 538, Miss = 382, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 367, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 538, Miss = 383, Miss_rate = 0.712, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 506, Miss = 365, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 533, Miss = 378, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 511, Miss = 368, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 533, Miss = 380, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 526, Miss = 371, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 504, Miss = 364, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 521, Miss = 380, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 519, Miss = 370, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 529, Miss = 377, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 523, Miss = 369, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 531, Miss = 379, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 506, Miss = 367, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 530, Miss = 375, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 536, Miss = 380, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 526, Miss = 371, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 528, Miss = 381, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 511, Miss = 366, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 519, Miss = 369, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 530, Miss = 378, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 506, Miss = 368, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 530, Miss = 376, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 537, Miss = 381, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 527, Miss = 371, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 525, Miss = 380, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 508, Miss = 365, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 534, Miss = 379, Miss_rate = 0.710, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 515, Miss = 368, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 533, Miss = 379, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 526, Miss = 370, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 503, Miss = 364, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 520, Miss = 379, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 522, Miss = 371, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 532, Miss = 378, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33300
L2_total_cache_misses = 23833
L2_total_cache_miss_rate = 0.7157
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=33300
icnt_total_pkts_simt_to_mem=33300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33300
Req_Network_cycles = 228252
Req_Network_injected_packets_per_cycle =       0.1459 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.0693
Req_Bank_Level_Parallism =       4.6789
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0023

Reply_Network_injected_packets_num = 33300
Reply_Network_cycles = 228252
Reply_Network_injected_packets_per_cycle =        0.1459
Reply_Network_conflicts_per_cycle =        0.0089
Reply_Network_conflicts_per_cycle_util =       0.2243
Reply_Bank_Level_Parallism =       3.6869
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0018
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 44 sec (1544 sec)
gpgpu_simulation_rate = 1735 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-25.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 25
-grid dim = (25,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-25.traceg
GPGPU-Sim uArch: Shader 483 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x5d664850, kernel=0x80db9840
thread block = 0,0,0
GPGPU-Sim uArch: Shader 491 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5ee67810, kernel=0x80db9840
thread block = 1,0,0
GPGPU-Sim uArch: Shader 499 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6066a7d0, kernel=0x80db9840
thread block = 2,0,0
GPGPU-Sim uArch: Shader 507 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x61e6d790, kernel=0x80db9840
thread block = 3,0,0
GPGPU-Sim uArch: Shader 515 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x63670750, kernel=0x80db9840
thread block = 4,0,0
GPGPU-Sim uArch: Shader 523 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x64e73710, kernel=0x80db9840
thread block = 5,0,0
GPGPU-Sim uArch: Shader 531 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x666766d0, kernel=0x80db9840
thread block = 6,0,0
GPGPU-Sim uArch: Shader 539 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x67e79690, kernel=0x80db9840
thread block = 7,0,0
GPGPU-Sim uArch: Shader 547 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6967c650, kernel=0x80db9840
thread block = 8,0,0
GPGPU-Sim uArch: Shader 555 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6ae7f610, kernel=0x80db9840
thread block = 9,0,0
GPGPU-Sim uArch: Shader 563 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6c6825d0, kernel=0x80db9840
thread block = 10,0,0
GPGPU-Sim uArch: Shader 571 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6de85590, kernel=0x80db9840
thread block = 11,0,0
GPGPU-Sim uArch: Shader 579 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6f688550, kernel=0x80db9840
thread block = 12,0,0
GPGPU-Sim uArch: Shader 587 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x70e8b510, kernel=0x80db9840
thread block = 13,0,0
GPGPU-Sim uArch: Shader 595 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7268e4d0, kernel=0x80db9840
thread block = 14,0,0
GPGPU-Sim uArch: Shader 603 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x73e91490, kernel=0x80db9840
thread block = 15,0,0
GPGPU-Sim uArch: Shader 611 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x75694450, kernel=0x80db9840
thread block = 16,0,0
GPGPU-Sim uArch: Shader 619 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x76e97410, kernel=0x80db9840
thread block = 17,0,0
GPGPU-Sim uArch: Shader 627 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7869a3d0, kernel=0x80db9840
thread block = 18,0,0
GPGPU-Sim uArch: Shader 635 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x79e9d390, kernel=0x80db9840
thread block = 19,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x38b1d30, kernel=0x80db9840
thread block = 20,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x50b4cf0, kernel=0x80db9840
thread block = 21,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x68b7cb0, kernel=0x80db9840
thread block = 22,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x80bac70, kernel=0x80db9840
thread block = 23,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 25 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x98bdc30, kernel=0x80db9840
thread block = 24,0,0
Destroy streams for kernel 25: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 25 
gpu_sim_cycle = 9594
gpu_sim_insn = 223275
gpu_ipc =      23.2724
gpu_tot_sim_cycle = 237846
gpu_tot_sim_insn = 2902575
gpu_tot_ipc =      12.2036
gpu_tot_issued_cta = 325
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2892
partiton_level_parallism_total  =       0.1517
partiton_level_parallism_util =       7.3803
partiton_level_parallism_util_total  =       4.8145
L2_BW  =      10.4775 GB/Sec
L2_BW_total  =       5.4942 GB/Sec
gpu_total_sim_rate=1798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 36400
	L1D_total_cache_misses = 31525
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14950

Total_core_cache_fail_stats:
ctas_completed 325, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 8195200
gpgpu_n_tot_w_icount = 256100
gpgpu_n_stall_shd_mem = 140725
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21125
gpgpu_n_mem_write_global = 14950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93925
gpgpu_n_store_insn = 83200
gpgpu_n_shmem_insn = 593125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 136500
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4225
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:650	W0_Idle:4339699	W0_Scoreboard:1105861	W1:10725	W2:9750	W3:9750	W4:9750	W5:9750	W6:9750	W7:9750	W8:9750	W9:9750	W10:9750	W11:9750	W12:9750	W13:9750	W14:9750	W15:9750	W16:108225	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:256100	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 169000 {8:21125,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 598000 {40:14950,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 845000 {40:21125,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 119600 {8:14950,}
maxmflatency = 455 
max_icnt2mem_latency = 37 
maxmrqlatency = 143 
max_icnt2sh_latency = 7 
averagemflatency = 256 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:7142 	1690 	157 	233 	1614 	3515 	1036 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20673 	15402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	35975 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35703 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         6 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         6 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         6        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.280000  2.169811  1.666667  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.550000  1.909091  2.407408  2.520000 
dram[1]:  2.153846  2.192308  1.538462  1.722222      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.666667  1.833333  2.333333  2.480000 
dram[2]:  1.932203  2.125000  1.428571  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.823529  2.083333  2.500000  2.583333 
dram[3]:  1.898305  2.105263  1.333333  1.631579      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  2.000000  2.461539  2.440000 
dram[4]:  1.983051  2.090909  1.428571  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  2.083333  2.576923  2.538461 
dram[5]:  2.092592  2.071429  1.518519  1.631579      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.666667  2.000000  2.555556  2.500000 
dram[6]:  2.096154  2.134615  1.428571  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  1.909091  2.481482  2.481482 
dram[7]:  2.200000  2.156863  1.366667  1.722222      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  1.833333  2.481482  2.538461 
dram[8]:  1.354839  2.266667  2.000000  2.122449      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.642857  2.666667  1.400000  2.300000 
dram[9]:  1.419355  1.736842  2.098039  2.100000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.533333  2.571429  1.473684  1.846154 
dram[10]:  1.393939  1.764706  2.078431  2.170213      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.312500  2.387097  1.473684  1.727273 
dram[11]:  1.382353  1.722222  2.057692  2.200000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.387097  2.433333  1.473684  1.818182 
dram[12]:  1.586207  1.764706  2.134615  2.208333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.322581  2.333333  1.611111  1.727273 
dram[13]:  1.437500  1.722222  2.180000  2.239130      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.413793  2.379310  1.647059  1.818182 
dram[14]:  1.586207  2.000000  2.113208  2.160000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.322581  2.615385  1.705882  2.300000 
dram[15]:  1.483871  1.736842  2.056604  2.137255      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.366667  2.344828  1.866667  1.846154 
dram[16]:      -nan      -nan      -nan      -nan  1.461538  2.142857  2.068182  2.195122  2.315789  2.400000  1.600000  2.700000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.500000  1.526316  2.214286  2.166667  2.250000  2.263158  1.777778  2.000000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.357143  1.857143  2.190476  2.195122  2.200000  2.256410  1.333333  1.533333      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.392857  1.722222  2.162791  2.297297  2.256410  2.289474  1.454545  2.000000      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.583333  1.857143  2.204545  2.238095  2.205128  2.210526  1.650000  1.533333      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.357143  1.722222  2.261905  2.342105  2.153846  2.243243  1.600000  2.000000      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.357143  2.142857  2.209302  2.238095  2.205128  2.352941  1.736842  2.700000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.357143  1.526316  2.159091  2.209302  2.236842  2.216216  1.600000  2.000000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.166667  2.222222  1.636364  2.000000  1.590909  1.470588  2.323529  2.264706      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.217391  2.285714  1.384615  1.722222  1.545455  2.166667  2.200000  2.303030      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.125000  2.195652  1.384615  2.000000  1.521739  1.812500  2.257143  2.387097      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.081633  2.170213  1.285714  1.421053  1.416667  2.000000  2.294118  2.272727      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.041667  2.155555  1.500000  2.000000  1.307692  1.812500  2.314286  2.600000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.127660  2.130435  1.541667  1.421053  1.700000  2.000000  2.371428  2.257143      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.106383  2.181818  1.384615  2.000000  1.307692  1.470588  2.250000  2.250000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.083333  2.243902  1.423077  1.722222  1.416667  2.166667  2.250000  2.352941      -nan      -nan      -nan      -nan 
average row locality = 15401/7580 = 2.031794
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       114       115        40        28         0         0         0         0         0         0         0         0        31        21        65        63 
dram[1]:       112       114        40        31         0         0         0         0         0         0         0         0        30        22        63        62 
dram[2]:       114       119        40        32         0         0         0         0         0         0         0         0        31        25        65        62 
dram[3]:       112       120        40        31         0         0         0         0         0         0         0         0        30        24        64        61 
dram[4]:       117       115        40        32         0         0         0         0         0         0         0         0        30        25        67        66 
dram[5]:       113       116        41        31         0         0         0         0         0         0         0         0        30        24        69        65 
dram[6]:       109       111        40        28         0         0         0         0         0         0         0         0        30        21        67        67 
dram[7]:       110       110        41        31         0         0         0         0         0         0         0         0        30        22        67        66 
dram[8]:        42        34       106       104         0         0         0         0         0         0         0         0        74        72        28        23 
dram[9]:        44        33       107       105         0         0         0         0         0         0         0         0        76        72        28        24 
dram[10]:        46        30       106       102         0         0         0         0         0         0         0         0        74        74        28        19 
dram[11]:        47        31       107        99         0         0         0         0         0         0         0         0        74        73        28        20 
dram[12]:        46        30       111       106         0         0         0         0         0         0         0         0        72        70        29        19 
dram[13]:        46        31       109       103         0         0         0         0         0         0         0         0        70        69        28        20 
dram[14]:        46        34       112       108         0         0         0         0         0         0         0         0        72        68        29        23 
dram[15]:        46        33       109       109         0         0         0         0         0         0         0         0        71        68        28        24 
dram[16]:         0         0         0         0        38        30        91        90        88        84        32        27         0         0         0         0 
dram[17]:         0         0         0         0        39        29        93        91        90        86        32        24         0         0         0         0 
dram[18]:         0         0         0         0        38        26        92        90        88        88        32        23         0         0         0         0 
dram[19]:         0         0         0         0        39        31        93        85        88        87        32        24         0         0         0         0 
dram[20]:         0         0         0         0        38        26        97        94        86        84        33        23         0         0         0         0 
dram[21]:         0         0         0         0        38        31        95        89        84        83        32        24         0         0         0         0 
dram[22]:         0         0         0         0        38        30        95        94        86        80        33        27         0         0         0         0 
dram[23]:         0         0         0         0        38        29        95        95        85        82        32        24         0         0         0         0 
dram[24]:         0         0         0         0       104       100        36        24        35        25        79        77         0         0         0         0 
dram[25]:         0         0         0         0       102        96        36        31        34        26        77        76         0         0         0         0 
dram[26]:         0         0         0         0       102       101        36        28        35        29        79        74         0         0         0         0 
dram[27]:         0         0         0         0       102       102        36        27        34        24        78        75         0         0         0         0 
dram[28]:         0         0         0         0        98        97        36        28        34        29        81        78         0         0         0         0 
dram[29]:         0         0         0         0       100        98        37        27        34        24        83        79         0         0         0         0 
dram[30]:         0         0         0         0        99        96        36        24        34        25        81        81         0         0         0         0 
dram[31]:         0         0         0         0       100        92        37        31        34        26        81        80         0         0         0         0 
total dram reads = 15401
min_bank_accesses = 0!
chip skew: 492/473 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        474       447       974      1161    none      none      none      none      none      none      none      none         995      1128       449       409
dram[1]:        476       455       978      1073    none      none      none      none      none      none      none      none         971      1099       441       415
dram[2]:        480       454      1036      1058    none      none      none      none      none      none      none      none         992       998       445       420
dram[3]:        480       456      1002      1086    none      none      none      none      none      none      none      none         978      1016       463       436
dram[4]:        509       465       964      1034    none      none      none      none      none      none      none      none         999      1025       432       417
dram[5]:        500       462       977      1062    none      none      none      none      none      none      none      none         994      1045       439       426
dram[6]:        489       451       962      1132    none      none      none      none      none      none      none      none         925      1161       439       412
dram[7]:        476       455       982      1048    none      none      none      none      none      none      none      none         986      1129       436       413
dram[8]:        964      1021       495       457    none      none      none      none      none      none      none      none         439       424      1007      1035
dram[9]:        919      1049       495       456    none      none      none      none      none      none      none      none         443       427      1005       997
dram[10]:        824      1122       484       445    none      none      none      none      none      none      none      none         448       421       922      1190
dram[11]:        842      1084       473       452    none      none      none      none      none      none      none      none         443       421       947      1144
dram[12]:        835      1147       468       442    none      none      none      none      none      none      none      none         462       423      1003      1154
dram[13]:        840      1110       467       451    none      none      none      none      none      none      none      none         447       426       973      1113
dram[14]:        885      1048       466       449    none      none      none      none      none      none      none      none         451       426       997      1005
dram[15]:        883      1074       470       449    none      none      none      none      none      none      none      none         467       436       972       967
dram[16]:     none      none      none      none         967      1041       471       446       456       442       990      1012    none      none      none      none  
dram[17]:     none      none      none      none         980      1076       489       446       457       434       990      1093    none      none      none      none  
dram[18]:     none      none      none      none         969      1153       477       436       462       437       931      1151    none      none      none      none  
dram[19]:     none      none      none      none         986      1011       466       452       453       435      1017      1108    none      none      none      none  
dram[20]:     none      none      none      none         981      1182       461       432       487       442       987      1118    none      none      none      none  
dram[21]:     none      none      none      none         986      1036       459       449       461       441       971      1080    none      none      none      none  
dram[22]:     none      none      none      none        1046      1066       457       438       462       444       989       986    none      none      none      none  
dram[23]:     none      none      none      none         976      1104       464       441       475       439       970      1064    none      none      none      none  
dram[24]:     none      none      none      none         464       437       986      1206       985      1103       473       433    none      none      none      none  
dram[25]:     none      none      none      none         464       450       988      1001       969      1064       454       433    none      none      none      none  
dram[26]:     none      none      none      none         463       444      1053      1080       990       993       454       436    none      none      none      none  
dram[27]:     none      none      none      none         467       446       951      1119       972      1109       468       435    none      none      none      none  
dram[28]:     none      none      none      none         482       452       970      1055       998      1017       451       434    none      none      none      none  
dram[29]:     none      none      none      none         494       452       981      1091       987      1141       452       432    none      none      none      none  
dram[30]:     none      none      none      none         482       441       970      1175       931      1134       455       431    none      none      none      none  
dram[31]:     none      none      none      none         471       453       989       977      1047      1091       449       429    none      none      none      none  
maximum mf latency per bank:
dram[0]:        423       400       397       397         0         0         0         0         0         0         0         0       390       394       448       396
dram[1]:        401       407       397       400         0         0         0         0         0         0         0         0       397       401       431       408
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       412       397       442       384
dram[3]:        407       405       398       398         0         0         0         0         0         0         0         0       400       400       451       426
dram[4]:        412       408       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       402       397       400         0         0         0         0         0         0         0         0       400       399       408       400
dram[6]:        455       429       398       395         0         0         0         0         0         0         0         0       397       393       407       406
dram[7]:        425       405       397       401         0         0         0         0         0         0         0         0       399       400       401       400
dram[8]:        396       393       412       408         0         0         0         0         0         0         0         0       400       406       394       382
dram[9]:        401       395       404       402         0         0         0         0         0         0         0         0       407       400       393       405
dram[10]:        399       404       451       429         0         0         0         0         0         0         0         0       408       406       384       378
dram[11]:        398       395       442       405         0         0         0         0         0         0         0         0       401       400       383       378
dram[12]:        397       395       409       400         0         0         0         0         0         0         0         0       403       402       413       381
dram[13]:        398       399       404       406         0         0         0         0         0         0         0         0       412       408       393       383
dram[14]:        399       395       431       400         0         0         0         0         0         0         0         0       442       404       386       384
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       452       429       383       397
dram[16]:          0         0         0         0       397       400       412       408       401       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       402       409       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       451       429       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       398       400       442       405       401       400       397       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       409       400       404       402       397       401         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       412       408       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       442       404       390       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       407       406       452       429       397       403         0         0         0         0
dram[24]:          0         0         0         0       409       400       395       399       393       399       404       404         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       405       398       400       412       408         0         0         0         0
dram[26]:          0         0         0         0       408       400       399       402       396       400       413       402         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       412       406         0         0         0         0
dram[28]:          0         0         0         0       412       408       401       400       397       401       401       406         0         0         0         0
dram[29]:          0         0         0         0       404       402       397       398       403       399       408       400         0         0         0         0
dram[30]:          0         0         0         0       455       429       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       442       405       398       401       397       399       401       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177701 n_act=224 n_pre=216 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002671
n_activity=4731 dram_eff=0.1008
bk0: 114a 177013i bk1: 115a 176984i bk2: 40a 177892i bk3: 28a 178188i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 31a 178004i bk13: 21a 178287i bk14: 65a 177809i bk15: 63a 177880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530398
Row_Buffer_Locality_read = 0.530398
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.181265
Bank_Level_Parallism_Col = 1.486071
Bank_Level_Parallism_Ready = 1.004193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.461575 

BW Util details:
bwutil = 0.002671 
total_CMD = 178594 
util_bw = 477 
Wasted_Col = 1702 
Wasted_Row = 1109 
Idle = 175306 

BW Util Bottlenecks: 
RCDc_limit = 2399 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 156 
rwq = 0 
CCDLc_limit_alone = 156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177701 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 216 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 477 
Row_Bus_Util =  0.002464 
CoL_Bus_Util = 0.002671 
Either_Row_CoL_Bus_Util = 0.005000 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.026876 
queue_avg = 0.030488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0304881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177689 n_act=230 n_pre=222 n_ref_event=0 n_req=474 n_rd=474 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002654
n_activity=4534 dram_eff=0.1045
bk0: 112a 176970i bk1: 114a 176988i bk2: 40a 177816i bk3: 31a 178058i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 178070i bk13: 22a 178237i bk14: 63a 177813i bk15: 62a 177849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514768
Row_Buffer_Locality_read = 0.514768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.361641
Bank_Level_Parallism_Col = 1.557037
Bank_Level_Parallism_Ready = 1.004219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553086 

BW Util details:
bwutil = 0.002654 
total_CMD = 178594 
util_bw = 474 
Wasted_Col = 1639 
Wasted_Row = 1031 
Idle = 175450 

BW Util Bottlenecks: 
RCDc_limit = 2455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 145 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177689 
Read = 474 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 230 
n_pre = 222 
n_ref = 0 
n_req = 474 
total_req = 474 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 474 
Row_Bus_Util =  0.002531 
CoL_Bus_Util = 0.002654 
Either_Row_CoL_Bus_Util = 0.005067 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.023204 
queue_avg = 0.032588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0325879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177655 n_act=238 n_pre=230 n_ref_event=0 n_req=488 n_rd=488 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002732
n_activity=4942 dram_eff=0.09875
bk0: 114a 176864i bk1: 119a 177020i bk2: 40a 177753i bk3: 32a 178109i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 31a 178074i bk13: 25a 178270i bk14: 65a 177824i bk15: 62a 177898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512295
Row_Buffer_Locality_read = 0.512295
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.194387
Bank_Level_Parallism_Col = 1.549075
Bank_Level_Parallism_Ready = 1.006148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523471 

BW Util details:
bwutil = 0.002732 
total_CMD = 178594 
util_bw = 488 
Wasted_Col = 1721 
Wasted_Row = 1176 
Idle = 175209 

BW Util Bottlenecks: 
RCDc_limit = 2531 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177655 
Read = 488 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 238 
n_pre = 230 
n_ref = 0 
n_req = 488 
total_req = 488 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 488 
Row_Bus_Util =  0.002620 
CoL_Bus_Util = 0.002732 
Either_Row_CoL_Bus_Util = 0.005258 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.018104 
queue_avg = 0.032325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0323247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177645 n_act=248 n_pre=240 n_ref_event=0 n_req=482 n_rd=482 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002699
n_activity=4913 dram_eff=0.09811
bk0: 112a 176847i bk1: 120a 176947i bk2: 40a 177682i bk3: 31a 178041i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 177978i bk13: 24a 178240i bk14: 64a 177838i bk15: 61a 177845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485477
Row_Buffer_Locality_read = 0.485477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.292754
Bank_Level_Parallism_Col = 1.535160
Bank_Level_Parallism_Ready = 1.006224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525571 

BW Util details:
bwutil = 0.002699 
total_CMD = 178594 
util_bw = 482 
Wasted_Col = 1807 
Wasted_Row = 1120 
Idle = 175185 

BW Util Bottlenecks: 
RCDc_limit = 2644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177645 
Read = 482 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 248 
n_pre = 240 
n_ref = 0 
n_req = 482 
total_req = 482 

Dual Bus Interface Util: 
issued_total_row = 488 
issued_total_col = 482 
Row_Bus_Util =  0.002732 
CoL_Bus_Util = 0.002699 
Either_Row_CoL_Bus_Util = 0.005314 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.022129 
queue_avg = 0.034542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.034542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177636 n_act=242 n_pre=234 n_ref_event=0 n_req=492 n_rd=492 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002755
n_activity=4819 dram_eff=0.1021
bk0: 117a 176750i bk1: 115a 176951i bk2: 40a 177728i bk3: 32a 178114i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 177999i bk13: 25a 178264i bk14: 67a 177857i bk15: 66a 177837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508130
Row_Buffer_Locality_read = 0.508130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.346667
Bank_Level_Parallism_Col = 1.551660
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546985 

BW Util details:
bwutil = 0.002755 
total_CMD = 178594 
util_bw = 492 
Wasted_Col = 1743 
Wasted_Row = 1065 
Idle = 175294 

BW Util Bottlenecks: 
RCDc_limit = 2581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177636 
Read = 492 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 242 
n_pre = 234 
n_ref = 0 
n_req = 492 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 476 
issued_total_col = 492 
Row_Bus_Util =  0.002665 
CoL_Bus_Util = 0.002755 
Either_Row_CoL_Bus_Util = 0.005364 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.010438 
queue_avg = 0.034005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0340045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177646 n_act=239 n_pre=231 n_ref_event=0 n_req=489 n_rd=489 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002738
n_activity=4815 dram_eff=0.1016
bk0: 113a 176935i bk1: 116a 176926i bk2: 41a 177789i bk3: 31a 178034i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 178077i bk13: 24a 178230i bk14: 69a 177783i bk15: 65a 177825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511247
Row_Buffer_Locality_read = 0.511247
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.302501
Bank_Level_Parallism_Col = 1.552819
Bank_Level_Parallism_Ready = 1.004090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530554 

BW Util details:
bwutil = 0.002738 
total_CMD = 178594 
util_bw = 489 
Wasted_Col = 1715 
Wasted_Row = 1115 
Idle = 175275 

BW Util Bottlenecks: 
RCDc_limit = 2522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177646 
Read = 489 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 239 
n_pre = 231 
n_ref = 0 
n_req = 489 
total_req = 489 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 489 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.002738 
Either_Row_CoL_Bus_Util = 0.005308 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.011603 
queue_avg = 0.033965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0339653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177701 n_act=231 n_pre=223 n_ref_event=0 n_req=473 n_rd=473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002648
n_activity=4717 dram_eff=0.1003
bk0: 109a 177077i bk1: 111a 177092i bk2: 40a 177733i bk3: 28a 178191i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 177990i bk13: 21a 178292i bk14: 67a 177778i bk15: 67a 177784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511628
Row_Buffer_Locality_read = 0.511628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.250077
Bank_Level_Parallism_Col = 1.538536
Bank_Level_Parallism_Ready = 1.008457
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519632 

BW Util details:
bwutil = 0.002648 
total_CMD = 178594 
util_bw = 473 
Wasted_Col = 1685 
Wasted_Row = 1081 
Idle = 175355 

BW Util Bottlenecks: 
RCDc_limit = 2463 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177701 
Read = 473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 231 
n_pre = 223 
n_ref = 0 
n_req = 473 
total_req = 473 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 473 
Row_Bus_Util =  0.002542 
CoL_Bus_Util = 0.002648 
Either_Row_CoL_Bus_Util = 0.005000 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.038074 
queue_avg = 0.031440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.03144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177669 n_act=234 n_pre=226 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002671
n_activity=4863 dram_eff=0.09809
bk0: 110a 177125i bk1: 110a 177117i bk2: 41a 177658i bk3: 31a 178057i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 30a 178006i bk13: 22a 178237i bk14: 67a 177806i bk15: 66a 177824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509434
Row_Buffer_Locality_read = 0.509434
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.248936
Bank_Level_Parallism_Col = 1.560584
Bank_Level_Parallism_Ready = 1.004193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530414 

BW Util details:
bwutil = 0.002671 
total_CMD = 178594 
util_bw = 477 
Wasted_Col = 1677 
Wasted_Row = 1136 
Idle = 175304 

BW Util Bottlenecks: 
RCDc_limit = 2482 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177669 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 234 
n_pre = 226 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 477 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.002671 
Either_Row_CoL_Bus_Util = 0.005179 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.012973 
queue_avg = 0.031468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.031468
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177673 n_act=233 n_pre=225 n_ref_event=0 n_req=483 n_rd=483 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002704
n_activity=4677 dram_eff=0.1033
bk0: 42a 177628i bk1: 34a 178155i bk2: 106a 176959i bk3: 104a 177154i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 74a 177805i bk13: 72a 177806i bk14: 28a 177980i bk15: 23a 178314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517598
Row_Buffer_Locality_read = 0.517598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.334066
Bank_Level_Parallism_Col = 1.597008
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570075 

BW Util details:
bwutil = 0.002704 
total_CMD = 178594 
util_bw = 483 
Wasted_Col = 1613 
Wasted_Row = 1089 
Idle = 175409 

BW Util Bottlenecks: 
RCDc_limit = 2447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177673 
Read = 483 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 233 
n_pre = 225 
n_ref = 0 
n_req = 483 
total_req = 483 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 483 
Row_Bus_Util =  0.002564 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.005157 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.021716 
queue_avg = 0.030203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0302026
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177660 n_act=241 n_pre=233 n_ref_event=0 n_req=489 n_rd=489 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002738
n_activity=4869 dram_eff=0.1004
bk0: 44a 177659i bk1: 33a 178038i bk2: 107a 177034i bk3: 105a 177124i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 76a 177687i bk13: 72a 177769i bk14: 28a 178012i bk15: 24a 178202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507157
Row_Buffer_Locality_read = 0.507157
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.319904
Bank_Level_Parallism_Col = 1.527829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500928 

BW Util details:
bwutil = 0.002738 
total_CMD = 178594 
util_bw = 489 
Wasted_Col = 1762 
Wasted_Row = 1075 
Idle = 175268 

BW Util Bottlenecks: 
RCDc_limit = 2566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177660 
Read = 489 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 241 
n_pre = 233 
n_ref = 0 
n_req = 489 
total_req = 489 

Dual Bus Interface Util: 
issued_total_row = 474 
issued_total_col = 489 
Row_Bus_Util =  0.002654 
CoL_Bus_Util = 0.002738 
Either_Row_CoL_Bus_Util = 0.005230 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.031049 
queue_avg = 0.032196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0321959
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177672 n_act=241 n_pre=233 n_ref_event=0 n_req=479 n_rd=479 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002682
n_activity=4872 dram_eff=0.09832
bk0: 46a 177620i bk1: 30a 178086i bk2: 106a 177090i bk3: 102a 177247i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 74a 177599i bk13: 74a 177690i bk14: 28a 178026i bk15: 19a 178286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496868
Row_Buffer_Locality_read = 0.496868
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.273599
Bank_Level_Parallism_Col = 1.520092
Bank_Level_Parallism_Ready = 1.004175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500231 

BW Util details:
bwutil = 0.002682 
total_CMD = 178594 
util_bw = 479 
Wasted_Col = 1782 
Wasted_Row = 1076 
Idle = 175257 

BW Util Bottlenecks: 
RCDc_limit = 2566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177672 
Read = 479 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 241 
n_pre = 233 
n_ref = 0 
n_req = 479 
total_req = 479 

Dual Bus Interface Util: 
issued_total_row = 474 
issued_total_col = 479 
Row_Bus_Util =  0.002654 
CoL_Bus_Util = 0.002682 
Either_Row_CoL_Bus_Util = 0.005163 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.033623 
queue_avg = 0.031367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0313672
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177660 n_act=240 n_pre=232 n_ref_event=0 n_req=479 n_rd=479 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002682
n_activity=5035 dram_eff=0.09513
bk0: 47a 177597i bk1: 31a 178067i bk2: 107a 177055i bk3: 99a 177292i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 74a 177707i bk13: 73a 177729i bk14: 28a 178045i bk15: 20a 178287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498956
Row_Buffer_Locality_read = 0.498956
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.201477
Bank_Level_Parallism_Col = 1.526071
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503259 

BW Util details:
bwutil = 0.002682 
total_CMD = 178594 
util_bw = 479 
Wasted_Col = 1778 
Wasted_Row = 1128 
Idle = 175209 

BW Util Bottlenecks: 
RCDc_limit = 2564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177660 
Read = 479 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 240 
n_pre = 232 
n_ref = 0 
n_req = 479 
total_req = 479 

Dual Bus Interface Util: 
issued_total_row = 472 
issued_total_col = 479 
Row_Bus_Util =  0.002643 
CoL_Bus_Util = 0.002682 
Either_Row_CoL_Bus_Util = 0.005230 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.018201 
queue_avg = 0.030348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0303482
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177692 n_act=236 n_pre=228 n_ref_event=0 n_req=483 n_rd=483 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002704
n_activity=5078 dram_eff=0.09512
bk0: 46a 177782i bk1: 30a 178093i bk2: 111a 177025i bk3: 106a 177153i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 72a 177700i bk13: 70a 177742i bk14: 29a 178039i bk15: 19a 178282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511387
Row_Buffer_Locality_read = 0.511387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.162974
Bank_Level_Parallism_Col = 1.451411
Bank_Level_Parallism_Ready = 1.006211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.433945 

BW Util details:
bwutil = 0.002704 
total_CMD = 178594 
util_bw = 483 
Wasted_Col = 1854 
Wasted_Row = 1093 
Idle = 175164 

BW Util Bottlenecks: 
RCDc_limit = 2553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177692 
Read = 483 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 236 
n_pre = 228 
n_ref = 0 
n_req = 483 
total_req = 483 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 483 
Row_Bus_Util =  0.002598 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.005051 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.049889 
queue_avg = 0.031087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0310873
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177676 n_act=232 n_pre=224 n_ref_event=0 n_req=476 n_rd=476 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002665
n_activity=4874 dram_eff=0.09766
bk0: 46a 177677i bk1: 31a 178060i bk2: 109a 177106i bk3: 103a 177202i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 70a 177735i bk13: 69a 177728i bk14: 28a 178083i bk15: 20a 178275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512605
Row_Buffer_Locality_read = 0.512605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.269420
Bank_Level_Parallism_Col = 1.561275
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547059 

BW Util details:
bwutil = 0.002665 
total_CMD = 178594 
util_bw = 476 
Wasted_Col = 1657 
Wasted_Row = 1111 
Idle = 175350 

BW Util Bottlenecks: 
RCDc_limit = 2466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177676 
Read = 476 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 232 
n_pre = 224 
n_ref = 0 
n_req = 476 
total_req = 476 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 476 
Row_Bus_Util =  0.002553 
CoL_Bus_Util = 0.002665 
Either_Row_CoL_Bus_Util = 0.005140 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.015251 
queue_avg = 0.030051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0300514
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177660 n_act=233 n_pre=225 n_ref_event=0 n_req=492 n_rd=492 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002755
n_activity=4981 dram_eff=0.09878
bk0: 46a 177713i bk1: 34a 178090i bk2: 112a 177069i bk3: 108a 177190i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 72a 177678i bk13: 68a 177852i bk14: 29a 178116i bk15: 23a 178312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526423
Row_Buffer_Locality_read = 0.526423
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.155131
Bank_Level_Parallism_Col = 1.508904
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484536 

BW Util details:
bwutil = 0.002755 
total_CMD = 178594 
util_bw = 492 
Wasted_Col = 1743 
Wasted_Row = 1117 
Idle = 175242 

BW Util Bottlenecks: 
RCDc_limit = 2484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177660 
Read = 492 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 233 
n_pre = 225 
n_ref = 0 
n_req = 492 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 458 
issued_total_col = 492 
Row_Bus_Util =  0.002564 
CoL_Bus_Util = 0.002755 
Either_Row_CoL_Bus_Util = 0.005230 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.017131 
queue_avg = 0.029967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0299674
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177663 n_act=241 n_pre=233 n_ref_event=0 n_req=488 n_rd=488 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002732
n_activity=4936 dram_eff=0.09887
bk0: 46a 177659i bk1: 33a 178035i bk2: 109a 177003i bk3: 109a 177125i bk4: 0a 178594i bk5: 0a 178594i bk6: 0a 178594i bk7: 0a 178594i bk8: 0a 178594i bk9: 0a 178594i bk10: 0a 178594i bk11: 0a 178594i bk12: 71a 177713i bk13: 68a 177729i bk14: 28a 178182i bk15: 24a 178217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506148
Row_Buffer_Locality_read = 0.506148
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.255731
Bank_Level_Parallism_Col = 1.509391
Bank_Level_Parallism_Ready = 1.008197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487403 

BW Util details:
bwutil = 0.002732 
total_CMD = 178594 
util_bw = 488 
Wasted_Col = 1790 
Wasted_Row = 1081 
Idle = 175235 

BW Util Bottlenecks: 
RCDc_limit = 2573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177663 
Read = 488 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 241 
n_pre = 233 
n_ref = 0 
n_req = 488 
total_req = 488 

Dual Bus Interface Util: 
issued_total_row = 474 
issued_total_col = 488 
Row_Bus_Util =  0.002654 
CoL_Bus_Util = 0.002732 
Either_Row_CoL_Bus_Util = 0.005213 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.033298 
queue_avg = 0.030634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0306337
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177679 n_act=228 n_pre=220 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002688
n_activity=4329 dram_eff=0.1109
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177800i bk5: 30a 178175i bk6: 91a 177259i bk7: 90a 177377i bk8: 88a 177469i bk9: 84a 177529i bk10: 32a 178005i bk11: 27a 178317i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525000
Row_Buffer_Locality_read = 0.525000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.491809
Bank_Level_Parallism_Col = 1.647983
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.633840 

BW Util details:
bwutil = 0.002688 
total_CMD = 178594 
util_bw = 480 
Wasted_Col = 1509 
Wasted_Row = 941 
Idle = 175664 

BW Util Bottlenecks: 
RCDc_limit = 2371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177679 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 228 
n_pre = 220 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 448 
issued_total_col = 480 
Row_Bus_Util =  0.002508 
CoL_Bus_Util = 0.002688 
Either_Row_CoL_Bus_Util = 0.005123 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.014208 
queue_avg = 0.030986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0309865
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177699 n_act=237 n_pre=229 n_ref_event=0 n_req=484 n_rd=484 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00271
n_activity=4446 dram_eff=0.1089
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 39a 177830i bk5: 29a 178027i bk6: 93a 177332i bk7: 91a 177365i bk8: 90a 177383i bk9: 86a 177474i bk10: 32a 178066i bk11: 24a 178239i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510331
Row_Buffer_Locality_read = 0.510331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.445529
Bank_Level_Parallism_Col = 1.519420
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.503510 

BW Util details:
bwutil = 0.002710 
total_CMD = 178594 
util_bw = 484 
Wasted_Col = 1737 
Wasted_Row = 854 
Idle = 175519 

BW Util Bottlenecks: 
RCDc_limit = 2521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177699 
Read = 484 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 237 
n_pre = 229 
n_ref = 0 
n_req = 484 
total_req = 484 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 484 
Row_Bus_Util =  0.002609 
CoL_Bus_Util = 0.002710 
Either_Row_CoL_Bus_Util = 0.005011 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.061453 
queue_avg = 0.032062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0320615
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177682 n_act=243 n_pre=235 n_ref_event=0 n_req=477 n_rd=477 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002671
n_activity=4408 dram_eff=0.1082
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177709i bk5: 26a 178193i bk6: 92a 177351i bk7: 90a 177414i bk8: 88a 177347i bk9: 88a 177440i bk10: 32a 177861i bk11: 23a 178134i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490566
Row_Buffer_Locality_read = 0.490566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.528437
Bank_Level_Parallism_Col = 1.613470
Bank_Level_Parallism_Ready = 1.002096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.597365 

BW Util details:
bwutil = 0.002671 
total_CMD = 178594 
util_bw = 477 
Wasted_Col = 1658 
Wasted_Row = 942 
Idle = 175517 

BW Util Bottlenecks: 
RCDc_limit = 2561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177682 
Read = 477 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 243 
n_pre = 235 
n_ref = 0 
n_req = 477 
total_req = 477 

Dual Bus Interface Util: 
issued_total_row = 478 
issued_total_col = 477 
Row_Bus_Util =  0.002676 
CoL_Bus_Util = 0.002671 
Either_Row_CoL_Bus_Util = 0.005107 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.047149 
queue_avg = 0.032896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0328958
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177671 n_act=237 n_pre=229 n_ref_event=0 n_req=479 n_rd=479 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002682
n_activity=4584 dram_eff=0.1045
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 39a 177728i bk5: 31a 178059i bk6: 93a 177317i bk7: 85a 177509i bk8: 88a 177496i bk9: 87a 177536i bk10: 32a 177958i bk11: 24a 178238i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505219
Row_Buffer_Locality_read = 0.505219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.344543
Bank_Level_Parallism_Col = 1.590108
Bank_Level_Parallism_Ready = 1.002088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568560 

BW Util details:
bwutil = 0.002682 
total_CMD = 178594 
util_bw = 479 
Wasted_Col = 1656 
Wasted_Row = 1017 
Idle = 175442 

BW Util Bottlenecks: 
RCDc_limit = 2493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177671 
Read = 479 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 237 
n_pre = 229 
n_ref = 0 
n_req = 479 
total_req = 479 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 479 
Row_Bus_Util =  0.002609 
CoL_Bus_Util = 0.002682 
Either_Row_CoL_Bus_Util = 0.005168 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.023835 
queue_avg = 0.030180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0301802
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177711 n_act=236 n_pre=228 n_ref_event=0 n_req=481 n_rd=481 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002693
n_activity=4503 dram_eff=0.1068
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177872i bk5: 26a 178193i bk6: 97a 177259i bk7: 94a 177347i bk8: 86a 177433i bk9: 84a 177485i bk10: 33a 178009i bk11: 23a 178155i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509355
Row_Buffer_Locality_read = 0.509355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.403599
Bank_Level_Parallism_Col = 1.526664
Bank_Level_Parallism_Ready = 1.002079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515337 

BW Util details:
bwutil = 0.002693 
total_CMD = 178594 
util_bw = 481 
Wasted_Col = 1727 
Wasted_Row = 904 
Idle = 175482 

BW Util Bottlenecks: 
RCDc_limit = 2521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177711 
Read = 481 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 236 
n_pre = 228 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 464 
issued_total_col = 481 
Row_Bus_Util =  0.002598 
CoL_Bus_Util = 0.002693 
Either_Row_CoL_Bus_Util = 0.004944 
Issued_on_Two_Bus_Simul_Util = 0.000347 
issued_two_Eff = 0.070215 
queue_avg = 0.031978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0319776
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177663 n_act=234 n_pre=226 n_ref_event=0 n_req=476 n_rd=476 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002665
n_activity=4310 dram_eff=0.1104
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177751i bk5: 31a 178059i bk6: 95a 177353i bk7: 89a 177448i bk8: 84a 177419i bk9: 83a 177484i bk10: 32a 177998i bk11: 24a 178239i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508403
Row_Buffer_Locality_read = 0.508403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.561494
Bank_Level_Parallism_Col = 1.729482
Bank_Level_Parallism_Ready = 1.002101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.719762 

BW Util details:
bwutil = 0.002665 
total_CMD = 178594 
util_bw = 476 
Wasted_Col = 1457 
Wasted_Row = 986 
Idle = 175675 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177663 
Read = 476 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 234 
n_pre = 226 
n_ref = 0 
n_req = 476 
total_req = 476 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 476 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.002665 
Either_Row_CoL_Bus_Util = 0.005213 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.005371 
queue_avg = 0.030947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0309473
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177676 n_act=229 n_pre=221 n_ref_event=0 n_req=483 n_rd=483 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002704
n_activity=4633 dram_eff=0.1043
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177734i bk5: 30a 178170i bk6: 95a 177375i bk7: 94a 177428i bk8: 86a 177450i bk9: 80a 177588i bk10: 33a 178034i bk11: 27a 178322i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525880
Row_Buffer_Locality_read = 0.525880
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.253316
Bank_Level_Parallism_Col = 1.564852
Bank_Level_Parallism_Ready = 1.002070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553465 

BW Util details:
bwutil = 0.002704 
total_CMD = 178594 
util_bw = 483 
Wasted_Col = 1631 
Wasted_Row = 1052 
Idle = 175428 

BW Util Bottlenecks: 
RCDc_limit = 2412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177676 
Read = 483 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 229 
n_pre = 221 
n_ref = 0 
n_req = 483 
total_req = 483 

Dual Bus Interface Util: 
issued_total_row = 450 
issued_total_col = 483 
Row_Bus_Util =  0.002520 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.005140 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.016340 
queue_avg = 0.028495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0284948
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177677 n_act=241 n_pre=233 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002688
n_activity=4517 dram_eff=0.1063
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 38a 177754i bk5: 29a 178011i bk6: 95a 177243i bk7: 95a 177335i bk8: 85a 177475i bk9: 82a 177513i bk10: 32a 177993i bk11: 24a 178238i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497917
Row_Buffer_Locality_read = 0.497917
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.468619
Bank_Level_Parallism_Col = 1.591460
Bank_Level_Parallism_Ready = 1.004167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580786 

BW Util details:
bwutil = 0.002688 
total_CMD = 178594 
util_bw = 480 
Wasted_Col = 1672 
Wasted_Row = 955 
Idle = 175487 

BW Util Bottlenecks: 
RCDc_limit = 2555 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177677 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 241 
n_pre = 233 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 474 
issued_total_col = 480 
Row_Bus_Util =  0.002654 
CoL_Bus_Util = 0.002688 
Either_Row_CoL_Bus_Util = 0.005135 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.040349 
queue_avg = 0.031821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0318208
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177699 n_act=234 n_pre=226 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002688
n_activity=4578 dram_eff=0.1048
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 104a 177150i bk5: 100a 177250i bk6: 36a 177951i bk7: 24a 178233i bk8: 35a 177930i bk9: 25a 178075i bk10: 79a 177604i bk11: 77a 177631i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512500
Row_Buffer_Locality_read = 0.512500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.333963
Bank_Level_Parallism_Col = 1.527342
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.513552 

BW Util details:
bwutil = 0.002688 
total_CMD = 178594 
util_bw = 480 
Wasted_Col = 1714 
Wasted_Row = 980 
Idle = 175420 

BW Util Bottlenecks: 
RCDc_limit = 2501 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177699 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 234 
n_pre = 226 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 480 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.002688 
Either_Row_CoL_Bus_Util = 0.005011 
Issued_on_Two_Bus_Simul_Util = 0.000252 
issued_two_Eff = 0.050279 
queue_avg = 0.031171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0311713
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177666 n_act=234 n_pre=226 n_ref_event=0 n_req=478 n_rd=478 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002676
n_activity=4390 dram_eff=0.1089
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 102a 177225i bk5: 96a 177321i bk6: 36a 177815i bk7: 31a 178046i bk8: 34a 177933i bk9: 26a 178239i bk10: 77a 177566i bk11: 76a 177620i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510460
Row_Buffer_Locality_read = 0.510460
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.480067
Bank_Level_Parallism_Col = 1.645128
Bank_Level_Parallism_Ready = 1.006276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640000 

BW Util details:
bwutil = 0.002676 
total_CMD = 178594 
util_bw = 478 
Wasted_Col = 1556 
Wasted_Row = 976 
Idle = 175584 

BW Util Bottlenecks: 
RCDc_limit = 2453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177666 
Read = 478 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 234 
n_pre = 226 
n_ref = 0 
n_req = 478 
total_req = 478 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 478 
Row_Bus_Util =  0.002576 
CoL_Bus_Util = 0.002676 
Either_Row_CoL_Bus_Util = 0.005196 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.010776 
queue_avg = 0.030662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0306617
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177659 n_act=239 n_pre=231 n_ref_event=0 n_req=484 n_rd=484 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00271
n_activity=4659 dram_eff=0.1039
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 102a 177237i bk5: 101a 177311i bk6: 36a 177810i bk7: 28a 178170i bk8: 35a 177891i bk9: 29a 178105i bk10: 79a 177569i bk11: 74a 177704i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506198
Row_Buffer_Locality_read = 0.506198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.336369
Bank_Level_Parallism_Col = 1.577553
Bank_Level_Parallism_Ready = 1.004132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566474 

BW Util details:
bwutil = 0.002710 
total_CMD = 178594 
util_bw = 484 
Wasted_Col = 1684 
Wasted_Row = 1016 
Idle = 175410 

BW Util Bottlenecks: 
RCDc_limit = 2529 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177659 
Read = 484 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 239 
n_pre = 231 
n_ref = 0 
n_req = 484 
total_req = 484 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 484 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.002710 
Either_Row_CoL_Bus_Util = 0.005235 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.020321 
queue_avg = 0.029295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0292955
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177673 n_act=246 n_pre=238 n_ref_event=0 n_req=478 n_rd=478 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002676
n_activity=4629 dram_eff=0.1033
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 102a 177118i bk5: 102a 177228i bk6: 36a 177755i bk7: 27a 178025i bk8: 34a 177853i bk9: 24a 178251i bk10: 78a 177611i bk11: 75a 177641i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485356
Row_Buffer_Locality_read = 0.485356
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.442623
Bank_Level_Parallism_Col = 1.576359
Bank_Level_Parallism_Ready = 1.002092
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565957 

BW Util details:
bwutil = 0.002676 
total_CMD = 178594 
util_bw = 478 
Wasted_Col = 1725 
Wasted_Row = 969 
Idle = 175422 

BW Util Bottlenecks: 
RCDc_limit = 2613 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177673 
Read = 478 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 246 
n_pre = 238 
n_ref = 0 
n_req = 478 
total_req = 478 

Dual Bus Interface Util: 
issued_total_row = 484 
issued_total_col = 478 
Row_Bus_Util =  0.002710 
CoL_Bus_Util = 0.002676 
Either_Row_CoL_Bus_Util = 0.005157 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.044517 
queue_avg = 0.030561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0305609
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177657 n_act=238 n_pre=230 n_ref_event=0 n_req=481 n_rd=481 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002693
n_activity=4461 dram_eff=0.1078
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 98a 177126i bk5: 97a 177264i bk6: 36a 177867i bk7: 28a 178176i bk8: 34a 177777i bk9: 29a 178109i bk10: 81a 177571i bk11: 78a 177683i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505198
Row_Buffer_Locality_read = 0.505198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.498369
Bank_Level_Parallism_Col = 1.639155
Bank_Level_Parallism_Ready = 1.004158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.623553 

BW Util details:
bwutil = 0.002693 
total_CMD = 178594 
util_bw = 481 
Wasted_Col = 1592 
Wasted_Row = 993 
Idle = 175528 

BW Util Bottlenecks: 
RCDc_limit = 2496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177657 
Read = 481 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 238 
n_pre = 230 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 481 
Row_Bus_Util =  0.002620 
CoL_Bus_Util = 0.002693 
Either_Row_CoL_Bus_Util = 0.005247 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.012807 
queue_avg = 0.032879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.032879
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177678 n_act=238 n_pre=230 n_ref_event=0 n_req=482 n_rd=482 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002699
n_activity=4456 dram_eff=0.1082
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 100a 177159i bk5: 98a 177240i bk6: 37a 177899i bk7: 27a 178022i bk8: 34a 177997i bk9: 24a 178239i bk10: 83a 177535i bk11: 79a 177566i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506224
Row_Buffer_Locality_read = 0.506224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.472104
Bank_Level_Parallism_Col = 1.566138
Bank_Level_Parallism_Ready = 1.002075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.002699 
total_CMD = 178594 
util_bw = 482 
Wasted_Col = 1684 
Wasted_Row = 899 
Idle = 175529 

BW Util Bottlenecks: 
RCDc_limit = 2526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177678 
Read = 482 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 238 
n_pre = 230 
n_ref = 0 
n_req = 482 
total_req = 482 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 482 
Row_Bus_Util =  0.002620 
CoL_Bus_Util = 0.002699 
Either_Row_CoL_Bus_Util = 0.005129 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.037118 
queue_avg = 0.033411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.033411
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177676 n_act=244 n_pre=236 n_ref_event=0 n_req=476 n_rd=476 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002665
n_activity=4474 dram_eff=0.1064
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 99a 177195i bk5: 96a 177330i bk6: 36a 177789i bk7: 24a 178237i bk8: 34a 177775i bk9: 25a 178074i bk10: 81a 177508i bk11: 81a 177530i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487395
Row_Buffer_Locality_read = 0.487395
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.498396
Bank_Level_Parallism_Col = 1.599036
Bank_Level_Parallism_Ready = 1.006302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573976 

BW Util details:
bwutil = 0.002665 
total_CMD = 178594 
util_bw = 476 
Wasted_Col = 1683 
Wasted_Row = 959 
Idle = 175476 

BW Util Bottlenecks: 
RCDc_limit = 2577 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177676 
Read = 476 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 244 
n_pre = 236 
n_ref = 0 
n_req = 476 
total_req = 476 

Dual Bus Interface Util: 
issued_total_row = 480 
issued_total_col = 476 
Row_Bus_Util =  0.002688 
CoL_Bus_Util = 0.002665 
Either_Row_CoL_Bus_Util = 0.005140 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.041394 
queue_avg = 0.033109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0331086
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=178594 n_nop=177656 n_act=239 n_pre=231 n_ref_event=0 n_req=481 n_rd=481 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002693
n_activity=4602 dram_eff=0.1045
bk0: 0a 178594i bk1: 0a 178594i bk2: 0a 178594i bk3: 0a 178594i bk4: 100a 177165i bk5: 92a 177398i bk6: 37a 177797i bk7: 31a 178036i bk8: 34a 177867i bk9: 26a 178232i bk10: 81a 177557i bk11: 80a 177633i bk12: 0a 178594i bk13: 0a 178594i bk14: 0a 178594i bk15: 0a 178594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503119
Row_Buffer_Locality_read = 0.503119
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.402292
Bank_Level_Parallism_Col = 1.625249
Bank_Level_Parallism_Ready = 1.004158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.597416 

BW Util details:
bwutil = 0.002693 
total_CMD = 178594 
util_bw = 481 
Wasted_Col = 1624 
Wasted_Row = 1037 
Idle = 175452 

BW Util Bottlenecks: 
RCDc_limit = 2520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178594 
n_nop = 177656 
Read = 481 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 239 
n_pre = 231 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 481 
Row_Bus_Util =  0.002632 
CoL_Bus_Util = 0.002693 
Either_Row_CoL_Bus_Util = 0.005252 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.013859 
queue_avg = 0.031541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0315408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 549, Miss = 397, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 575, Miss = 410, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 537, Miss = 393, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 573, Miss = 409, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 574, Miss = 410, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 582, Miss = 408, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 575, Miss = 409, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 566, Miss = 403, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 590, Miss = 419, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 570, Miss = 403, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 578, Miss = 411, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 581, Miss = 408, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 536, Miss = 392, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 568, Miss = 411, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 550, Miss = 396, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 411, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 579, Miss = 412, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 559, Miss = 397, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 578, Miss = 411, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 565, Miss = 399, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 543, Miss = 394, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 547, Miss = 403, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 552, Miss = 397, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 543, Miss = 400, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 559, Miss = 399, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 554, Miss = 402, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 542, Miss = 394, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 550, Miss = 398, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 578, Miss = 411, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 558, Miss = 399, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 582, Miss = 412, Miss_rate = 0.708, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 547, Miss = 395, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 573, Miss = 407, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 551, Miss = 397, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 574, Miss = 409, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 570, Miss = 401, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 545, Miss = 394, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 565, Miss = 409, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 562, Miss = 399, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 569, Miss = 406, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 567, Miss = 399, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 572, Miss = 408, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 546, Miss = 396, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 570, Miss = 404, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 576, Miss = 409, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 569, Miss = 400, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 572, Miss = 410, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 552, Miss = 396, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 563, Miss = 399, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 571, Miss = 407, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 546, Miss = 397, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 570, Miss = 405, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 577, Miss = 410, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 570, Miss = 400, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 569, Miss = 409, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 549, Miss = 395, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 574, Miss = 408, Miss_rate = 0.711, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 555, Miss = 397, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 574, Miss = 408, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 570, Miss = 400, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 544, Miss = 394, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 564, Miss = 408, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 565, Miss = 400, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 572, Miss = 407, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36075
L2_total_cache_misses = 25801
L2_total_cache_miss_rate = 0.7152
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7891
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14950
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=36075
icnt_total_pkts_simt_to_mem=36075
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36075
Req_Network_cycles = 237846
Req_Network_injected_packets_per_cycle =       0.1517 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.0938
Req_Bank_Level_Parallism =       4.8145
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0024

Reply_Network_injected_packets_num = 36075
Reply_Network_cycles = 237846
Reply_Network_injected_packets_per_cycle =        0.1517
Reply_Network_conflicts_per_cycle =        0.0095
Reply_Network_conflicts_per_cycle_util =       0.2356
Reply_Bank_Level_Parallism =       3.7775
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 54 sec (1614 sec)
gpgpu_simulation_rate = 1798 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-26.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 26
-grid dim = (26,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-26.traceg
GPGPU-Sim uArch: Shader 44 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0xb0c0bf0, kernel=0x80db9840
thread block = 0,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xc8c3bb0, kernel=0x80db9840
thread block = 1,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xe0c6b70, kernel=0x80db9840
thread block = 2,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xf8c9b30, kernel=0x80db9840
thread block = 3,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x110ccaf0, kernel=0x80db9840
thread block = 4,0,0
GPGPU-Sim uArch: Shader 84 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x128cfab0, kernel=0x80db9840
thread block = 5,0,0
GPGPU-Sim uArch: Shader 92 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x140d2a70, kernel=0x80db9840
thread block = 6,0,0
GPGPU-Sim uArch: Shader 100 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x158d5a30, kernel=0x80db9840
thread block = 7,0,0
GPGPU-Sim uArch: Shader 108 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x170d89f0, kernel=0x80db9840
thread block = 8,0,0
GPGPU-Sim uArch: Shader 116 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x188db9b0, kernel=0x80db9840
thread block = 9,0,0
GPGPU-Sim uArch: Shader 124 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1a0de970, kernel=0x80db9840
thread block = 10,0,0
GPGPU-Sim uArch: Shader 132 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1b8e1930, kernel=0x80db9840
thread block = 11,0,0
GPGPU-Sim uArch: Shader 140 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1d0e48f0, kernel=0x80db9840
thread block = 12,0,0
GPGPU-Sim uArch: Shader 148 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x1e8e78b0, kernel=0x80db9840
thread block = 13,0,0
GPGPU-Sim uArch: Shader 156 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x200ea870, kernel=0x80db9840
thread block = 14,0,0
GPGPU-Sim uArch: Shader 164 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x218ed830, kernel=0x80db9840
thread block = 15,0,0
GPGPU-Sim uArch: Shader 172 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x230f07f0, kernel=0x80db9840
thread block = 16,0,0
GPGPU-Sim uArch: Shader 180 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x248f37b0, kernel=0x80db9840
thread block = 17,0,0
GPGPU-Sim uArch: Shader 188 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x260f6770, kernel=0x80db9840
thread block = 18,0,0
GPGPU-Sim uArch: Shader 196 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x278f9730, kernel=0x80db9840
thread block = 19,0,0
GPGPU-Sim uArch: Shader 204 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x290fc6f0, kernel=0x80db9840
thread block = 20,0,0
GPGPU-Sim uArch: Shader 212 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2a8ff6b0, kernel=0x80db9840
thread block = 21,0,0
GPGPU-Sim uArch: Shader 220 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2c102670, kernel=0x80db9840
thread block = 22,0,0
GPGPU-Sim uArch: Shader 228 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2d905630, kernel=0x80db9840
thread block = 23,0,0
GPGPU-Sim uArch: Shader 236 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x2f1085f0, kernel=0x80db9840
thread block = 24,0,0
GPGPU-Sim uArch: Shader 244 bind to kernel 26 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3090b5b0, kernel=0x80db9840
thread block = 25,0,0
Destroy streams for kernel 26: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 26 
gpu_sim_cycle = 9612
gpu_sim_insn = 232206
gpu_ipc =      24.1579
gpu_tot_sim_cycle = 247458
gpu_tot_sim_insn = 3134781
gpu_tot_ipc =      12.6679
gpu_tot_issued_cta = 351
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3002
partiton_level_parallism_total  =       0.1574
partiton_level_parallism_util =       6.7746
partiton_level_parallism_util_total  =       4.9199
L2_BW  =      10.8762 GB/Sec
L2_BW_total  =       5.7033 GB/Sec
gpu_total_sim_rate=1863

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39312
	L1D_total_cache_misses = 34047
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16146

Total_core_cache_fail_stats:
ctas_completed 351, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 8850816
gpgpu_n_tot_w_icount = 276588
gpgpu_n_stall_shd_mem = 151983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22815
gpgpu_n_mem_write_global = 16146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101439
gpgpu_n_store_insn = 89856
gpgpu_n_shmem_insn = 640575
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4563
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:702	W0_Idle:4689245	W0_Scoreboard:1195107	W1:11583	W2:10530	W3:10530	W4:10530	W5:10530	W6:10530	W7:10530	W8:10530	W9:10530	W10:10530	W11:10530	W12:10530	W13:10530	W14:10530	W15:10530	W16:116883	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:276588	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 182520 {8:22815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 645840 {40:16146,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 912600 {40:22815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129168 {8:16146,}
maxmflatency = 455 
max_icnt2mem_latency = 37 
maxmrqlatency = 143 
max_icnt2sh_latency = 7 
averagemflatency = 256 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:7563 	1797 	181 	252 	1712 	3911 	1185 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22345 	16616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	38848 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	38553 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         6 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         6 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         6        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.214286  2.137931  1.615385  1.875000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  2.000000  2.322581  2.413793 
dram[1]:  2.103448  2.137931  1.500000  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  1.714286  2.258065  2.428571 
dram[2]:  1.907692  2.098361  1.448276  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.833333  2.166667  2.400000  2.464286 
dram[3]:  1.876923  2.063492  1.354839  1.684211      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.454545  1.857143  2.366667  2.344828 
dram[4]:  1.953846  2.066667  1.448276  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.454545  2.166667  2.466667  2.433333 
dram[5]:  2.050848  2.032258  1.482759  1.684211      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.600000  1.857143  2.451613  2.400000 
dram[6]:  2.051724  2.105263  1.400000  1.875000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.454545  2.000000  2.387097  2.387097 
dram[7]:  2.142857  2.105263  1.343750  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.454545  1.714286  2.387097  2.482759 
dram[8]:  1.333333  2.117647  1.983051  2.111111      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.531250  2.548387  1.363636  2.400000 
dram[9]:  1.424242  1.789474  2.070175  2.071429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.441176  2.468750  1.500000  1.857143 
dram[10]:  1.411765  1.777778  2.052632  2.113208      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.250000  2.314286  1.428571  1.818182 
dram[11]:  1.400000  1.777778  2.034483  2.156863      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.314286  2.393939  1.500000  1.833333 
dram[12]:  1.600000  1.777778  2.103448  2.148148      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.257143  2.264706  1.550000  1.818182 
dram[13]:  1.411765  1.777778  2.142857  2.192308      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.333333  2.343750  1.666667  1.833333 
dram[14]:  1.548387  1.894737  2.067797  2.145455      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.257143  2.500000  1.631579  2.400000 
dram[15]:  1.454545  1.789474  2.033898  2.105263      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.294118  2.272727  1.875000  1.857143 
dram[16]:      -nan      -nan      -nan      -nan  1.481481  2.133333  2.041667  2.181818  2.261905  2.333333  1.545455  2.800000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.518519  1.578947  2.173913  2.130435  2.204545  2.214286  1.700000  1.857143      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.379310  1.866667  2.152174  2.155555  2.159091  2.209302  1.307692  1.600000      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.366667  1.777778  2.127660  2.243902  2.209302  2.268293  1.416667  1.857143      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.600000  1.866667  2.166667  2.195652  2.162791  2.166667  1.590909  1.600000      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.333333  1.777778  2.217391  2.285714  2.116279  2.225000  1.545455  1.857143      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.379310  2.133333  2.170213  2.222222  2.162791  2.289474  1.666667  2.800000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.379310  1.578947  2.125000  2.170213  2.190476  2.170732  1.545455  1.857143      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.134615  2.183673  1.583333  1.857143  1.541667  1.529412  2.263158  2.210526      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.180000  2.239130  1.357143  1.777778  1.565217  2.153846  2.153846  2.277778      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.113208  2.183673  1.357143  1.875000  1.480000  1.875000  2.205128  2.314286      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.056604  2.137255  1.266667  1.473684  1.440000  2.000000  2.236842  2.216216      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  2.000000  2.145833  1.461538  1.875000  1.285714  1.875000  2.256410  2.500000      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.098039  2.100000  1.500000  1.473684  1.714286  2.000000  2.307692  2.205128      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.078431  2.145833  1.357143  1.857143  1.333333  1.529412  2.200000  2.200000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.057692  2.200000  1.392857  1.777778  1.440000  2.153846  2.200000  2.324324      -nan      -nan      -nan      -nan 
average row locality = 16615/8293 = 2.003497
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       124       124        42        30         0         0         0         0         0         0         0         0        33        22        72        70 
dram[1]:       122       124        42        32         0         0         0         0         0         0         0         0        32        24        70        68 
dram[2]:       124       128        42        34         0         0         0         0         0         0         0         0        33        26        72        69 
dram[3]:       122       130        42        32         0         0         0         0         0         0         0         0        32        26        71        68 
dram[4]:       127       124        42        34         0         0         0         0         0         0         0         0        32        26        74        73 
dram[5]:       121       126        43        32         0         0         0         0         0         0         0         0        32        26        76        72 
dram[6]:       119       120        42        30         0         0         0         0         0         0         0         0        32        22        74        74 
dram[7]:       120       120        43        32         0         0         0         0         0         0         0         0        32        24        74        72 
dram[8]:        44        36       117       114         0         0         0         0         0         0         0         0        81        79        30        24 
dram[9]:        47        34       118       116         0         0         0         0         0         0         0         0        83        79        30        26 
dram[10]:        48        32       117       112         0         0         0         0         0         0         0         0        81        81        30        20 
dram[11]:        49        32       118       110         0         0         0         0         0         0         0         0        81        79        30        22 
dram[12]:        48        32       122       116         0         0         0         0         0         0         0         0        79        77        31        20 
dram[13]:        48        32       120       114         0         0         0         0         0         0         0         0        77        75        30        22 
dram[14]:        48        36       122       118         0         0         0         0         0         0         0         0        79        75        31        24 
dram[15]:        48        34       120       120         0         0         0         0         0         0         0         0        78        75        30        26 
dram[16]:         0         0         0         0        40        32        98        96        95        91        34        28         0         0         0         0 
dram[17]:         0         0         0         0        41        30       100        98        97        93        34        26         0         0         0         0 
dram[18]:         0         0         0         0        40        28        99        97        95        95        34        24         0         0         0         0 
dram[19]:         0         0         0         0        41        32       100        92        95        93        34        26         0         0         0         0 
dram[20]:         0         0         0         0        40        28       104       101        93        91        35        24         0         0         0         0 
dram[21]:         0         0         0         0        40        32       102        96        91        89        34        26         0         0         0         0 
dram[22]:         0         0         0         0        40        32       102       100        93        87        35        28         0         0         0         0 
dram[23]:         0         0         0         0        40        30       102       102        92        89        34        26         0         0         0         0 
dram[24]:         0         0         0         0       111       107        38        26        37        26        86        84         0         0         0         0 
dram[25]:         0         0         0         0       109       103        38        32        36        28        84        82         0         0         0         0 
dram[26]:         0         0         0         0       112       107        38        30        37        30        86        81         0         0         0         0 
dram[27]:         0         0         0         0       109       109        38        28        36        26        85        82         0         0         0         0 
dram[28]:         0         0         0         0       106       103        38        30        36        30        88        85         0         0         0         0 
dram[29]:         0         0         0         0       107       105        39        28        36        26        90        86         0         0         0         0 
dram[30]:         0         0         0         0       106       103        38        26        36        26        88        88         0         0         0         0 
dram[31]:         0         0         0         0       107        99        39        32        36        28        88        86         0         0         0         0 
total dram reads = 16615
min_bank_accesses = 0!
chip skew: 533/510 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        481       455       972      1146    none      none      none      none      none      none      none      none        1009      1143       455       417
dram[1]:        484       463       977      1085    none      none      none      none      none      none      none      none         969      1085       448       424
dram[2]:        487       461      1029      1048    none      none      none      none      none      none      none      none        1004      1015       452       427
dram[3]:        487       463       997      1097    none      none      none      none      none      none      none      none         975      1010       478       445
dram[4]:        518       472       961      1027    none      none      none      none      none      none      none      none         995      1042       439       424
dram[5]:        505       468       988      1074    none      none      none      none      none      none      none      none         990      1036       448       435
dram[6]:        500       460       961      1120    none      none      none      none      none      none      none      none         926      1174       446       419
dram[7]:        484       462       993      1060    none      none      none      none      none      none      none      none         983      1112       445       422
dram[8]:        962      1016       503       463    none      none      none      none      none      none      none      none         445       429      1002      1052
dram[9]:        899      1061       499       460    none      none      none      none      none      none      none      none         451       435       997       989
dram[10]:        827      1108       493       453    none      none      none      none      none      none      none      none         454       427       923      1202
dram[11]:        856      1095       479       457    none      none      none      none      none      none      none      none         450       429       943      1121
dram[12]:        837      1131       474       448    none      none      none      none      none      none      none      none         466       429      1015      1168
dram[13]:        844      1120       473       457    none      none      none      none      none      none      none      none         453       434       968      1094
dram[14]:        887      1042       474       454    none      none      none      none      none      none      none      none         457       432      1011      1024
dram[15]:        885      1085       475       455    none      none      none      none      none      none      none      none         480       445       967       962
dram[16]:     none      none      none      none         964      1032       474       450       460       444       987      1028    none      none      none      none  
dram[17]:     none      none      none      none         990      1088       491       449       462       440       986      1080    none      none      none      none  
dram[18]:     none      none      none      none         965      1135       486       443       466       440       931      1163    none      none      none      none  
dram[19]:     none      none      none      none         998      1025       469       454       458       440      1012      1095    none      none      none      none  
dram[20]:     none      none      none      none         976      1161       465       438       489       444      1001      1132    none      none      none      none  
dram[21]:     none      none      none      none         984      1049       463       451       465       446       969      1070    none      none      none      none  
dram[22]:     none      none      none      none        1039      1055       462       443       466       447      1002      1003    none      none      none      none  
dram[23]:     none      none      none      none         972      1115       467       444       485       446       968      1054    none      none      none      none  
dram[24]:     none      none      none      none         468       442       983      1185       998      1117       477       436    none      none      none      none  
dram[25]:     none      none      none      none         467       452       986      1015       965      1052       459       440    none      none      none      none  
dram[26]:     none      none      none      none         466       449      1047      1070      1002      1008       459       440    none      none      none      none  
dram[27]:     none      none      none      none         470       448       950      1131       968      1093       480       443    none      none      none      none  
dram[28]:     none      none      none      none         489       456       968      1047       995      1032       455       437    none      none      none      none  
dram[29]:     none      none      none      none         495       454       994      1104       982      1122       458       439    none      none      none      none  
dram[30]:     none      none      none      none         490       447       969      1157       929      1146       460       435    none      none      none      none  
dram[31]:     none      none      none      none         474       455      1001       992      1038      1076       456       435    none      none      none      none  
maximum mf latency per bank:
dram[0]:        429       400       397       400         0         0         0         0         0         0         0         0       390       394       448       396
dram[1]:        403       407       397       400         0         0         0         0         0         0         0         0       397       401       431       408
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       412       397       442       384
dram[3]:        407       407       398       398         0         0         0         0         0         0         0         0       400       400       451       426
dram[4]:        412       408       399       395         0         0         0         0         0         0         0         0       396       398       381       379
dram[5]:        404       409       397       400         0         0         0         0         0         0         0         0       400       399       408       400
dram[6]:        455       429       398       402         0         0         0         0         0         0         0         0       400       393       407       406
dram[7]:        425       405       397       401         0         0         0         0         0         0         0         0       399       400       401       400
dram[8]:        397       394       412       408         0         0         0         0         0         0         0         0       400       406       394       382
dram[9]:        401       395       423       402         0         0         0         0         0         0         0         0       409       400       393       405
dram[10]:        399       404       451       429         0         0         0         0         0         0         0         0       408       406       397       378
dram[11]:        398       395       442       405         0         0         0         0         0         0         0         0       401       400       383       378
dram[12]:        397       395       423       400         0         0         0         0         0         0         0         0       403       402       413       381
dram[13]:        398       399       404       406         0         0         0         0         0         0         0         0       412       408       393       383
dram[14]:        399       399       431       400         0         0         0         0         0         0         0         0       442       404       386       384
dram[15]:        399       395       407       406         0         0         0         0         0         0         0         0       452       429       383       397
dram[16]:          0         0         0         0       397       400       412       408       401       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       402       409       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       397       400       451       429       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       398       400       442       405       401       400       397       399         0         0         0         0
dram[20]:          0         0         0         0       401       399       409       400       404       402       397       401         0         0         0         0
dram[21]:          0         0         0         0       396       399       401       406       412       408       397       400         0         0         0         0
dram[22]:          0         0         0         0       394       399       407       400       442       404       396       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       407       406       452       429       397       403         0         0         0         0
dram[24]:          0         0         0         0       409       400       395       399       393       399       404       404         0         0         0         0
dram[25]:          0         0         0         0       401       406       397       405       398       400       412       408         0         0         0         0
dram[26]:          0         0         0         0       430       400       399       402       396       400       413       402         0         0         0         0
dram[27]:          0         0         0         0       407       406       397       398       397       400       412       406         0         0         0         0
dram[28]:          0         0         0         0       412       408       401       400       397       401       401       406         0         0         0         0
dram[29]:          0         0         0         0       404       402       397       398       403       399       408       400         0         0         0         0
dram[30]:          0         0         0         0       455       429       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       442       405       398       401       397       399       401       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184832 n_act=249 n_pre=241 n_ref_event=0 n_req=517 n_rd=517 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002782
n_activity=5077 dram_eff=0.1018
bk0: 124a 184026i bk1: 124a 184050i bk2: 42a 185047i bk3: 30a 185341i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 33a 185159i bk13: 22a 185505i bk14: 72a 184910i bk15: 70a 184990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518375
Row_Buffer_Locality_read = 0.518375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.236068
Bank_Level_Parallism_Col = 1.515272
Bank_Level_Parallism_Ready = 1.003868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488269 

BW Util details:
bwutil = 0.002782 
total_CMD = 185812 
util_bw = 517 
Wasted_Col = 1848 
Wasted_Row = 1206 
Idle = 182241 

BW Util Bottlenecks: 
RCDc_limit = 2655 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184832 
Read = 517 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 249 
n_pre = 241 
n_ref = 0 
n_req = 517 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 490 
issued_total_col = 517 
Row_Bus_Util =  0.002637 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.005274 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.027551 
queue_avg = 0.033206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0332056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184817 n_act=255 n_pre=247 n_ref_event=0 n_req=514 n_rd=514 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002766
n_activity=4841 dram_eff=0.1062
bk0: 122a 183980i bk1: 124a 184003i bk2: 42a 184971i bk3: 32a 185276i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185223i bk13: 24a 185392i bk14: 70a 184910i bk15: 68a 184971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503891
Row_Buffer_Locality_read = 0.503891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.437187
Bank_Level_Parallism_Col = 1.592864
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583257 

BW Util details:
bwutil = 0.002766 
total_CMD = 185812 
util_bw = 514 
Wasted_Col = 1767 
Wasted_Row = 1118 
Idle = 182413 

BW Util Bottlenecks: 
RCDc_limit = 2701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184817 
Read = 514 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 255 
n_pre = 247 
n_ref = 0 
n_req = 514 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 502 
issued_total_col = 514 
Row_Bus_Util =  0.002702 
CoL_Bus_Util = 0.002766 
Either_Row_CoL_Bus_Util = 0.005355 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.021106 
queue_avg = 0.036166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0361656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184791 n_act=260 n_pre=252 n_ref_event=0 n_req=528 n_rd=528 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002842
n_activity=5280 dram_eff=0.1
bk0: 124a 183880i bk1: 128a 184084i bk2: 42a 184944i bk3: 34a 185303i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 33a 185267i bk13: 26a 185488i bk14: 72a 184913i bk15: 69a 185004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507576
Row_Buffer_Locality_read = 0.507576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.224925
Bank_Level_Parallism_Col = 1.564778
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541063 

BW Util details:
bwutil = 0.002842 
total_CMD = 185812 
util_bw = 528 
Wasted_Col = 1856 
Wasted_Row = 1275 
Idle = 182153 

BW Util Bottlenecks: 
RCDc_limit = 2753 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184791 
Read = 528 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 260 
n_pre = 252 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 512 
issued_total_col = 528 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.002842 
Either_Row_CoL_Bus_Util = 0.005495 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.018609 
queue_avg = 0.034750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0347502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184774 n_act=273 n_pre=265 n_ref_event=0 n_req=523 n_rd=523 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002815
n_activity=5222 dram_eff=0.1002
bk0: 122a 183861i bk1: 130a 183961i bk2: 42a 184876i bk3: 32a 185259i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185133i bk13: 26a 185393i bk14: 71a 184927i bk15: 68a 184933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478011
Row_Buffer_Locality_read = 0.478011
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.366612
Bank_Level_Parallism_Col = 1.567063
Bank_Level_Parallism_Ready = 1.005736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550934 

BW Util details:
bwutil = 0.002815 
total_CMD = 185812 
util_bw = 523 
Wasted_Col = 1938 
Wasted_Row = 1205 
Idle = 182146 

BW Util Bottlenecks: 
RCDc_limit = 2890 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184774 
Read = 523 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 273 
n_pre = 265 
n_ref = 0 
n_req = 523 
total_req = 523 

Dual Bus Interface Util: 
issued_total_row = 538 
issued_total_col = 523 
Row_Bus_Util =  0.002895 
CoL_Bus_Util = 0.002815 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.022158 
queue_avg = 0.038604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0386035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184770 n_act=265 n_pre=257 n_ref_event=0 n_req=532 n_rd=532 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002863
n_activity=5129 dram_eff=0.1037
bk0: 127a 183762i bk1: 124a 184004i bk2: 42a 184920i bk3: 34a 185308i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185153i bk13: 26a 185482i bk14: 74a 184974i bk15: 73a 184939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501880
Row_Buffer_Locality_read = 0.501880
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.385048
Bank_Level_Parallism_Col = 1.586871
Bank_Level_Parallism_Ready = 1.005639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.578118 

BW Util details:
bwutil = 0.002863 
total_CMD = 185812 
util_bw = 532 
Wasted_Col = 1855 
Wasted_Row = 1171 
Idle = 182254 

BW Util Bottlenecks: 
RCDc_limit = 2802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184770 
Read = 532 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 532 
total_req = 532 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 532 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.002863 
Either_Row_CoL_Bus_Util = 0.005608 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.011516 
queue_avg = 0.036671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0366715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184778 n_act=264 n_pre=256 n_ref_event=0 n_req=528 n_rd=528 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002842
n_activity=5163 dram_eff=0.1023
bk0: 121a 183981i bk1: 126a 183943i bk2: 43a 184943i bk3: 32a 185252i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185232i bk13: 26a 185383i bk14: 76a 184872i bk15: 72a 184923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.357103
Bank_Level_Parallism_Col = 1.561282
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540927 

BW Util details:
bwutil = 0.002842 
total_CMD = 185812 
util_bw = 528 
Wasted_Col = 1883 
Wasted_Row = 1193 
Idle = 182208 

BW Util Bottlenecks: 
RCDc_limit = 2785 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184778 
Read = 528 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 264 
n_pre = 256 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 528 
Row_Bus_Util =  0.002799 
CoL_Bus_Util = 0.002842 
Either_Row_CoL_Bus_Util = 0.005565 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.013540 
queue_avg = 0.036618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0366177
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184838 n_act=256 n_pre=248 n_ref_event=0 n_req=513 n_rd=513 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002761
n_activity=5029 dram_eff=0.102
bk0: 119a 184089i bk1: 120a 184147i bk2: 42a 184887i bk3: 30a 185343i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185139i bk13: 22a 185510i bk14: 74a 184870i bk15: 74a 184877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500975
Row_Buffer_Locality_read = 0.500975
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.328380
Bank_Level_Parallism_Col = 1.549314
Bank_Level_Parallism_Ready = 1.007797
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527643 

BW Util details:
bwutil = 0.002761 
total_CMD = 185812 
util_bw = 513 
Wasted_Col = 1851 
Wasted_Row = 1135 
Idle = 182313 

BW Util Bottlenecks: 
RCDc_limit = 2722 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184838 
Read = 513 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 256 
n_pre = 248 
n_ref = 0 
n_req = 513 
total_req = 513 

Dual Bus Interface Util: 
issued_total_row = 504 
issued_total_col = 513 
Row_Bus_Util =  0.002712 
CoL_Bus_Util = 0.002761 
Either_Row_CoL_Bus_Util = 0.005242 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.044148 
queue_avg = 0.034643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0346425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184798 n_act=259 n_pre=251 n_ref_event=0 n_req=517 n_rd=517 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002782
n_activity=5217 dram_eff=0.0991
bk0: 120a 184140i bk1: 120a 184139i bk2: 43a 184813i bk3: 32a 185275i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 32a 185160i bk13: 24a 185392i bk14: 74a 184897i bk15: 72a 184941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499033
Row_Buffer_Locality_read = 0.499033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.307434
Bank_Level_Parallism_Col = 1.583520
Bank_Level_Parallism_Ready = 1.003868
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549933 

BW Util details:
bwutil = 0.002782 
total_CMD = 185812 
util_bw = 517 
Wasted_Col = 1824 
Wasted_Row = 1237 
Idle = 182234 

BW Util Bottlenecks: 
RCDc_limit = 2733 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184798 
Read = 517 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 259 
n_pre = 251 
n_ref = 0 
n_req = 517 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 517 
Row_Bus_Util =  0.002745 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.005457 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.012821 
queue_avg = 0.034949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0349493
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184799 n_act=258 n_pre=250 n_ref_event=0 n_req=525 n_rd=525 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002825
n_activity=4972 dram_eff=0.1056
bk0: 44a 184781i bk1: 36a 185310i bk2: 117a 183976i bk3: 114a 184207i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 81a 184914i bk13: 79a 184922i bk14: 30a 185135i bk15: 24a 185532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508571
Row_Buffer_Locality_read = 0.508571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.404901
Bank_Level_Parallism_Col = 1.627532
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598066 

BW Util details:
bwutil = 0.002825 
total_CMD = 185812 
util_bw = 525 
Wasted_Col = 1744 
Wasted_Row = 1159 
Idle = 182384 

BW Util Bottlenecks: 
RCDc_limit = 2688 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184799 
Read = 525 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 525 
total_req = 525 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 525 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002825 
Either_Row_CoL_Bus_Util = 0.005452 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.019743 
queue_avg = 0.033970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0339698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184787 n_act=265 n_pre=257 n_ref_event=0 n_req=533 n_rd=533 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002868
n_activity=5232 dram_eff=0.1019
bk0: 47a 184828i bk1: 34a 185256i bk2: 118a 184051i bk3: 116a 184147i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 83a 184771i bk13: 79a 184875i bk14: 30a 185205i bk15: 26a 185391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502814
Row_Buffer_Locality_read = 0.502814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.361844
Bank_Level_Parallism_Col = 1.540656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512133 

BW Util details:
bwutil = 0.002868 
total_CMD = 185812 
util_bw = 533 
Wasted_Col = 1919 
Wasted_Row = 1149 
Idle = 182211 

BW Util Bottlenecks: 
RCDc_limit = 2811 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184787 
Read = 533 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 533 
total_req = 533 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 533 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.002868 
Either_Row_CoL_Bus_Util = 0.005516 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.029268 
queue_avg = 0.035665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0356651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184808 n_act=265 n_pre=257 n_ref_event=0 n_req=521 n_rd=521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002804
n_activity=5159 dram_eff=0.101
bk0: 48a 184813i bk1: 32a 185277i bk2: 117a 184103i bk3: 112a 184263i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 81a 184691i bk13: 81a 184783i bk14: 30a 185180i bk15: 20a 185504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491363
Row_Buffer_Locality_read = 0.491363
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.352464
Bank_Level_Parallism_Col = 1.540298
Bank_Level_Parallism_Ready = 1.003839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515139 

BW Util details:
bwutil = 0.002804 
total_CMD = 185812 
util_bw = 521 
Wasted_Col = 1926 
Wasted_Row = 1125 
Idle = 182240 

BW Util Bottlenecks: 
RCDc_limit = 2805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184808 
Read = 521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 521 
total_req = 521 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 521 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.002804 
Either_Row_CoL_Bus_Util = 0.005403 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.038845 
queue_avg = 0.034616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0346156
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184794 n_act=262 n_pre=254 n_ref_event=0 n_req=521 n_rd=521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002804
n_activity=5353 dram_eff=0.09733
bk0: 49a 184790i bk1: 32a 185285i bk2: 118a 184070i bk3: 110a 184314i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 81a 184798i bk13: 79a 184846i bk14: 30a 185234i bk15: 22a 185481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497121
Row_Buffer_Locality_read = 0.497121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.254330
Bank_Level_Parallism_Col = 1.554976
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531073 

BW Util details:
bwutil = 0.002804 
total_CMD = 185812 
util_bw = 521 
Wasted_Col = 1896 
Wasted_Row = 1220 
Idle = 182175 

BW Util Bottlenecks: 
RCDc_limit = 2774 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184794 
Read = 521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 262 
n_pre = 254 
n_ref = 0 
n_req = 521 
total_req = 521 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 521 
Row_Bus_Util =  0.002777 
CoL_Bus_Util = 0.002804 
Either_Row_CoL_Bus_Util = 0.005479 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.018664 
queue_avg = 0.034115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0341151
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184821 n_act=260 n_pre=252 n_ref_event=0 n_req=525 n_rd=525 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002825
n_activity=5417 dram_eff=0.09692
bk0: 48a 184973i bk1: 32a 185286i bk2: 122a 184041i bk3: 116a 184180i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 79a 184801i bk13: 77a 184851i bk14: 31a 185209i bk15: 20a 185500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504762
Row_Buffer_Locality_read = 0.504762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.210811
Bank_Level_Parallism_Col = 1.487886
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.467001 

BW Util details:
bwutil = 0.002825 
total_CMD = 185812 
util_bw = 525 
Wasted_Col = 1981 
Wasted_Row = 1194 
Idle = 182112 

BW Util Bottlenecks: 
RCDc_limit = 2788 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184821 
Read = 525 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 260 
n_pre = 252 
n_ref = 0 
n_req = 525 
total_req = 525 

Dual Bus Interface Util: 
issued_total_row = 512 
issued_total_col = 525 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.002825 
Either_Row_CoL_Bus_Util = 0.005333 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.046418 
queue_avg = 0.033518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0335177
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184807 n_act=255 n_pre=247 n_ref_event=0 n_req=518 n_rd=518 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002788
n_activity=5159 dram_eff=0.1004
bk0: 48a 184829i bk1: 32a 185278i bk2: 120a 184117i bk3: 114a 184218i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 77a 184839i bk13: 75a 184849i bk14: 30a 185277i bk15: 22a 185465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.507722
Row_Buffer_Locality_read = 0.507722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.341674
Bank_Level_Parallism_Col = 1.596531
Bank_Level_Parallism_Ready = 1.011583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579644 

BW Util details:
bwutil = 0.002788 
total_CMD = 185812 
util_bw = 518 
Wasted_Col = 1772 
Wasted_Row = 1187 
Idle = 182335 

BW Util Bottlenecks: 
RCDc_limit = 2687 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184807 
Read = 518 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 255 
n_pre = 247 
n_ref = 0 
n_req = 518 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 502 
issued_total_col = 518 
Row_Bus_Util =  0.002702 
CoL_Bus_Util = 0.002788 
Either_Row_CoL_Bus_Util = 0.005409 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.014925 
queue_avg = 0.033986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.033986
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184789 n_act=258 n_pre=250 n_ref_event=0 n_req=533 n_rd=533 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002868
n_activity=5322 dram_eff=0.1002
bk0: 48a 184868i bk1: 36a 185241i bk2: 122a 184085i bk3: 118a 184253i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 79a 184767i bk13: 75a 184958i bk14: 31a 185280i bk15: 24a 185530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515947
Row_Buffer_Locality_read = 0.515947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.215584
Bank_Level_Parallism_Col = 1.533909
Bank_Level_Parallism_Ready = 1.005628
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506263 

BW Util details:
bwutil = 0.002868 
total_CMD = 185812 
util_bw = 533 
Wasted_Col = 1892 
Wasted_Row = 1207 
Idle = 182180 

BW Util Bottlenecks: 
RCDc_limit = 2734 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184789 
Read = 533 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 533 
total_req = 533 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 533 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002868 
Either_Row_CoL_Bus_Util = 0.005506 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.017595 
queue_avg = 0.032791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0327912
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184794 n_act=265 n_pre=257 n_ref_event=0 n_req=531 n_rd=531 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002858
n_activity=5222 dram_eff=0.1017
bk0: 48a 184811i bk1: 34a 185253i bk2: 120a 184016i bk3: 120a 184138i bk4: 0a 185812i bk5: 0a 185812i bk6: 0a 185812i bk7: 0a 185812i bk8: 0a 185812i bk9: 0a 185812i bk10: 0a 185812i bk11: 0a 185812i bk12: 78a 184805i bk13: 75a 184820i bk14: 30a 185374i bk15: 26a 185411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500942
Row_Buffer_Locality_read = 0.500942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.337601
Bank_Level_Parallism_Col = 1.549658
Bank_Level_Parallism_Ready = 1.011299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528682 

BW Util details:
bwutil = 0.002858 
total_CMD = 185812 
util_bw = 531 
Wasted_Col = 1906 
Wasted_Row = 1156 
Idle = 182219 

BW Util Bottlenecks: 
RCDc_limit = 2800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184794 
Read = 531 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 531 
total_req = 531 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 531 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.002858 
Either_Row_CoL_Bus_Util = 0.005479 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.034381 
queue_avg = 0.034949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0349493
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184827 n_act=247 n_pre=239 n_ref_event=0 n_req=514 n_rd=514 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002766
n_activity=4564 dram_eff=0.1126
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 184992i bk5: 32a 185369i bk6: 98a 184362i bk7: 96a 184499i bk8: 95a 184577i bk9: 91a 184646i bk10: 34a 185160i bk11: 28a 185535i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.519455
Row_Buffer_Locality_read = 0.519455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531361
Bank_Level_Parallism_Col = 1.677849
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.659102 

BW Util details:
bwutil = 0.002766 
total_CMD = 185812 
util_bw = 514 
Wasted_Col = 1598 
Wasted_Row = 997 
Idle = 182703 

BW Util Bottlenecks: 
RCDc_limit = 2550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184827 
Read = 514 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 247 
n_pre = 239 
n_ref = 0 
n_req = 514 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 486 
issued_total_col = 514 
Row_Bus_Util =  0.002616 
CoL_Bus_Util = 0.002766 
Either_Row_CoL_Bus_Util = 0.005301 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.015228 
queue_avg = 0.031925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0319247
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184845 n_act=258 n_pre=250 n_ref_event=0 n_req=519 n_rd=519 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002793
n_activity=4741 dram_eff=0.1095
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 41a 185024i bk5: 30a 185245i bk6: 100a 184436i bk7: 98a 184482i bk8: 97a 184469i bk9: 93a 184580i bk10: 34a 185220i bk11: 26a 185394i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502890
Row_Buffer_Locality_read = 0.502890
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.469005
Bank_Level_Parallism_Col = 1.529284
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512798 

BW Util details:
bwutil = 0.002793 
total_CMD = 185812 
util_bw = 519 
Wasted_Col = 1877 
Wasted_Row = 911 
Idle = 182505 

BW Util Bottlenecks: 
RCDc_limit = 2740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184845 
Read = 519 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 519 
total_req = 519 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 519 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002793 
Either_Row_CoL_Bus_Util = 0.005204 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.062048 
queue_avg = 0.033518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0335177
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184831 n_act=263 n_pre=255 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002755
n_activity=4655 dram_eff=0.11
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 184900i bk5: 28a 185386i bk6: 99a 184444i bk7: 97a 184507i bk8: 95a 184440i bk9: 95a 184528i bk10: 34a 185015i bk11: 24a 185352i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486328
Row_Buffer_Locality_read = 0.486328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.579028
Bank_Level_Parallism_Col = 1.620408
Bank_Level_Parallism_Ready = 1.001953
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.602721 

BW Util details:
bwutil = 0.002755 
total_CMD = 185812 
util_bw = 512 
Wasted_Col = 1784 
Wasted_Row = 975 
Idle = 182541 

BW Util Bottlenecks: 
RCDc_limit = 2763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184831 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 263 
n_pre = 255 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 518 
issued_total_col = 512 
Row_Bus_Util =  0.002788 
CoL_Bus_Util = 0.002755 
Either_Row_CoL_Bus_Util = 0.005280 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.049949 
queue_avg = 0.034723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0347233
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184815 n_act=258 n_pre=250 n_ref_event=0 n_req=513 n_rd=513 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002761
n_activity=4868 dram_eff=0.1054
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 41a 184883i bk5: 32a 185277i bk6: 100a 184410i bk7: 92a 184611i bk8: 95a 184587i bk9: 93a 184653i bk10: 34a 185113i bk11: 26a 185389i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497076
Row_Buffer_Locality_read = 0.497076
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.399406
Bank_Level_Parallism_Col = 1.609868
Bank_Level_Parallism_Ready = 1.001949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587483 

BW Util details:
bwutil = 0.002761 
total_CMD = 185812 
util_bw = 513 
Wasted_Col = 1773 
Wasted_Row = 1084 
Idle = 182442 

BW Util Bottlenecks: 
RCDc_limit = 2701 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184815 
Read = 513 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 513 
total_req = 513 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 513 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002761 
Either_Row_CoL_Bus_Util = 0.005366 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.024072 
queue_avg = 0.032102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0321023
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184860 n_act=256 n_pre=248 n_ref_event=0 n_req=516 n_rd=516 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002777
n_activity=4795 dram_eff=0.1076
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 185065i bk5: 28a 185386i bk6: 104a 184348i bk7: 101a 184453i bk8: 93a 184535i bk9: 91a 184602i bk10: 35a 185164i bk11: 24a 185373i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503876
Row_Buffer_Locality_read = 0.503876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.420233
Bank_Level_Parallism_Col = 1.531264
Bank_Level_Parallism_Ready = 1.001938
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520770 

BW Util details:
bwutil = 0.002777 
total_CMD = 185812 
util_bw = 516 
Wasted_Col = 1867 
Wasted_Row = 958 
Idle = 182471 

BW Util Bottlenecks: 
RCDc_limit = 2734 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184860 
Read = 516 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 256 
n_pre = 248 
n_ref = 0 
n_req = 516 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 504 
issued_total_col = 516 
Row_Bus_Util =  0.002712 
CoL_Bus_Util = 0.002777 
Either_Row_CoL_Bus_Util = 0.005123 
Issued_on_Two_Bus_Simul_Util = 0.000366 
issued_two_Eff = 0.071429 
queue_avg = 0.033351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0333509
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184805 n_act=255 n_pre=247 n_ref_event=0 n_req=510 n_rd=510 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002745
n_activity=4552 dram_eff=0.112
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 184906i bk5: 32a 185277i bk6: 102a 184461i bk7: 96a 184565i bk8: 91a 184522i bk9: 89a 184606i bk10: 34a 185151i bk11: 26a 185389i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.618035
Bank_Level_Parallism_Col = 1.758464
Bank_Level_Parallism_Ready = 1.001961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.748863 

BW Util details:
bwutil = 0.002745 
total_CMD = 185812 
util_bw = 510 
Wasted_Col = 1555 
Wasted_Row = 1040 
Idle = 182707 

BW Util Bottlenecks: 
RCDc_limit = 2628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184805 
Read = 510 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 255 
n_pre = 247 
n_ref = 0 
n_req = 510 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 502 
issued_total_col = 510 
Row_Bus_Util =  0.002702 
CoL_Bus_Util = 0.002745 
Either_Row_CoL_Bus_Util = 0.005419 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004965 
queue_avg = 0.032194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0321938
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184822 n_act=248 n_pre=240 n_ref_event=0 n_req=517 n_rd=517 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002782
n_activity=4905 dram_eff=0.1054
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 184926i bk5: 32a 185364i bk6: 102a 184465i bk7: 100a 184545i bk8: 93a 184543i bk9: 87a 184690i bk10: 35a 185189i bk11: 28a 185540i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520309
Row_Buffer_Locality_read = 0.520309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.298636
Bank_Level_Parallism_Col = 1.582947
Bank_Level_Parallism_Ready = 1.001934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572289 

BW Util details:
bwutil = 0.002782 
total_CMD = 185812 
util_bw = 517 
Wasted_Col = 1740 
Wasted_Row = 1115 
Idle = 182440 

BW Util Bottlenecks: 
RCDc_limit = 2602 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184822 
Read = 517 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 248 
n_pre = 240 
n_ref = 0 
n_req = 517 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 488 
issued_total_col = 517 
Row_Bus_Util =  0.002626 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.005328 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.015152 
queue_avg = 0.030251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.030251
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184825 n_act=262 n_pre=254 n_ref_event=0 n_req=515 n_rd=515 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002772
n_activity=4765 dram_eff=0.1081
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 40a 184948i bk5: 30a 185229i bk6: 102a 184333i bk7: 102a 184426i bk8: 92a 184568i bk9: 89a 184606i bk10: 34a 185147i bk11: 26a 185393i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491262
Row_Buffer_Locality_read = 0.491262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531335
Bank_Level_Parallism_Col = 1.603425
Bank_Level_Parallism_Ready = 1.003883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592159 

BW Util details:
bwutil = 0.002772 
total_CMD = 185812 
util_bw = 515 
Wasted_Col = 1800 
Wasted_Row = 988 
Idle = 182509 

BW Util Bottlenecks: 
RCDc_limit = 2771 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184825 
Read = 515 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 262 
n_pre = 254 
n_ref = 0 
n_req = 515 
total_req = 515 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 515 
Row_Bus_Util =  0.002777 
CoL_Bus_Util = 0.002772 
Either_Row_CoL_Bus_Util = 0.005312 
Issued_on_Two_Bus_Simul_Util = 0.000237 
issued_two_Eff = 0.044580 
queue_avg = 0.033738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0337384
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184844 n_act=256 n_pre=248 n_ref_event=0 n_req=515 n_rd=515 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002772
n_activity=4880 dram_eff=0.1055
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 111a 184241i bk5: 107a 184356i bk6: 38a 185105i bk7: 26a 185386i bk8: 37a 185075i bk9: 26a 185293i bk10: 86a 184709i bk11: 84a 184743i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502913
Row_Buffer_Locality_read = 0.502913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.374158
Bank_Level_Parallism_Col = 1.545013
Bank_Level_Parallism_Ready = 1.005825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526920 

BW Util details:
bwutil = 0.002772 
total_CMD = 185812 
util_bw = 515 
Wasted_Col = 1849 
Wasted_Row = 1049 
Idle = 182399 

BW Util Bottlenecks: 
RCDc_limit = 2725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184844 
Read = 515 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 256 
n_pre = 248 
n_ref = 0 
n_req = 515 
total_req = 515 

Dual Bus Interface Util: 
issued_total_row = 504 
issued_total_col = 515 
Row_Bus_Util =  0.002712 
CoL_Bus_Util = 0.002772 
Either_Row_CoL_Bus_Util = 0.005210 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.052686 
queue_avg = 0.032710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0327105
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184814 n_act=253 n_pre=245 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002755
n_activity=4625 dram_eff=0.1107
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 109a 184333i bk5: 103a 184438i bk6: 38a 184970i bk7: 32a 185264i bk8: 36a 185125i bk9: 28a 185433i bk10: 84a 184671i bk11: 82a 184742i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.505859
Row_Buffer_Locality_read = 0.505859
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.518658
Bank_Level_Parallism_Col = 1.676186
Bank_Level_Parallism_Ready = 1.005859
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.664569 

BW Util details:
bwutil = 0.002755 
total_CMD = 185812 
util_bw = 512 
Wasted_Col = 1642 
Wasted_Row = 1035 
Idle = 182623 

BW Util Bottlenecks: 
RCDc_limit = 2631 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184814 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 253 
n_pre = 245 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 498 
issued_total_col = 512 
Row_Bus_Util =  0.002680 
CoL_Bus_Util = 0.002755 
Either_Row_CoL_Bus_Util = 0.005371 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.012024 
queue_avg = 0.031602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0316018
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184798 n_act=261 n_pre=253 n_ref_event=0 n_req=521 n_rd=521 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002804
n_activity=4974 dram_eff=0.1047
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 112a 184289i bk5: 107a 184428i bk6: 38a 184962i bk7: 30a 185324i bk8: 37a 185045i bk9: 30a 185323i bk10: 86a 184660i bk11: 81a 184808i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499040
Row_Buffer_Locality_read = 0.499040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.380786
Bank_Level_Parallism_Col = 1.601436
Bank_Level_Parallism_Ready = 1.003839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585727 

BW Util details:
bwutil = 0.002804 
total_CMD = 185812 
util_bw = 521 
Wasted_Col = 1806 
Wasted_Row = 1108 
Idle = 182377 

BW Util Bottlenecks: 
RCDc_limit = 2747 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184798 
Read = 521 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 261 
n_pre = 253 
n_ref = 0 
n_req = 521 
total_req = 521 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 521 
Row_Bus_Util =  0.002766 
CoL_Bus_Util = 0.002804 
Either_Row_CoL_Bus_Util = 0.005457 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.020710 
queue_avg = 0.032366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.032366
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184823 n_act=266 n_pre=258 n_ref_event=0 n_req=513 n_rd=513 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002761
n_activity=4874 dram_eff=0.1053
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 109a 184211i bk5: 109a 184316i bk6: 38a 184910i bk7: 28a 185243i bk8: 36a 185044i bk9: 26a 185444i bk10: 85a 184704i bk11: 82a 184733i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481481
Row_Buffer_Locality_read = 0.481481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.497474
Bank_Level_Parallism_Col = 1.586344
Bank_Level_Parallism_Ready = 1.001949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574009 

BW Util details:
bwutil = 0.002761 
total_CMD = 185812 
util_bw = 513 
Wasted_Col = 1849 
Wasted_Row = 1003 
Idle = 182447 

BW Util Bottlenecks: 
RCDc_limit = 2815 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184823 
Read = 513 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 266 
n_pre = 258 
n_ref = 0 
n_req = 513 
total_req = 513 

Dual Bus Interface Util: 
issued_total_row = 524 
issued_total_col = 513 
Row_Bus_Util =  0.002820 
CoL_Bus_Util = 0.002761 
Either_Row_CoL_Bus_Util = 0.005323 
Issued_on_Two_Bus_Simul_Util = 0.000258 
issued_two_Eff = 0.048534 
queue_avg = 0.032468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0324683
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184797 n_act=260 n_pre=252 n_ref_event=0 n_req=516 n_rd=516 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002777
n_activity=4722 dram_eff=0.1093
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 106a 184192i bk5: 103a 184386i bk6: 38a 185018i bk7: 30a 185332i bk8: 36a 184932i bk9: 30a 185327i bk10: 88a 184681i bk11: 85a 184795i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496124
Row_Buffer_Locality_read = 0.496124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.552430
Bank_Level_Parallism_Col = 1.669492
Bank_Level_Parallism_Ready = 1.003876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.654426 

BW Util details:
bwutil = 0.002777 
total_CMD = 185812 
util_bw = 516 
Wasted_Col = 1700 
Wasted_Row = 1055 
Idle = 182541 

BW Util Bottlenecks: 
RCDc_limit = 2714 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184797 
Read = 516 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 260 
n_pre = 252 
n_ref = 0 
n_req = 516 
total_req = 516 

Dual Bus Interface Util: 
issued_total_row = 512 
issued_total_col = 516 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.002777 
Either_Row_CoL_Bus_Util = 0.005463 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.012808 
queue_avg = 0.034121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0341205
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184826 n_act=258 n_pre=250 n_ref_event=0 n_req=517 n_rd=517 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002782
n_activity=4748 dram_eff=0.1089
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 107a 184260i bk5: 105a 184355i bk6: 39a 185054i bk7: 28a 185240i bk8: 36a 185188i bk9: 26a 185432i bk10: 90a 184625i bk11: 86a 184672i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500967
Row_Buffer_Locality_read = 0.500967
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.485428
Bank_Level_Parallism_Col = 1.568566
Bank_Level_Parallism_Ready = 1.001934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548976 

BW Util details:
bwutil = 0.002782 
total_CMD = 185812 
util_bw = 517 
Wasted_Col = 1823 
Wasted_Row = 954 
Idle = 182518 

BW Util Bottlenecks: 
RCDc_limit = 2738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184826 
Read = 517 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 517 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 517 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.005306 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.039554 
queue_avg = 0.034729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0347287
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184822 n_act=265 n_pre=257 n_ref_event=0 n_req=511 n_rd=511 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00275
n_activity=4722 dram_eff=0.1082
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 106a 184288i bk5: 103a 184423i bk6: 38a 184942i bk7: 26a 185391i bk8: 36a 184969i bk9: 26a 185292i bk10: 88a 184601i bk11: 88a 184619i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481409
Row_Buffer_Locality_read = 0.481409
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.559445
Bank_Level_Parallism_Col = 1.609669
Bank_Level_Parallism_Ready = 1.005871
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585049 

BW Util details:
bwutil = 0.002750 
total_CMD = 185812 
util_bw = 511 
Wasted_Col = 1812 
Wasted_Row = 991 
Idle = 182498 

BW Util Bottlenecks: 
RCDc_limit = 2794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184822 
Read = 511 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 511 
total_req = 511 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 511 
Row_Bus_Util =  0.002809 
CoL_Bus_Util = 0.002750 
Either_Row_CoL_Bus_Util = 0.005328 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.043434 
queue_avg = 0.034971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0349708
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185812 n_nop=184803 n_act=258 n_pre=250 n_ref_event=0 n_req=515 n_rd=515 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002772
n_activity=4874 dram_eff=0.1057
bk0: 0a 185812i bk1: 0a 185812i bk2: 0a 185812i bk3: 0a 185812i bk4: 107a 184257i bk5: 99a 184499i bk6: 39a 184952i bk7: 32a 185254i bk8: 36a 185059i bk9: 28a 185426i bk10: 88a 184644i bk11: 86a 184750i bk12: 0a 185812i bk13: 0a 185812i bk14: 0a 185812i bk15: 0a 185812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499029
Row_Buffer_Locality_read = 0.499029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.440263
Bank_Level_Parallism_Col = 1.642591
Bank_Level_Parallism_Ready = 1.003883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.616496 

BW Util details:
bwutil = 0.002772 
total_CMD = 185812 
util_bw = 515 
Wasted_Col = 1729 
Wasted_Row = 1104 
Idle = 182464 

BW Util Bottlenecks: 
RCDc_limit = 2709 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 185812 
n_nop = 184803 
Read = 515 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 258 
n_pre = 250 
n_ref = 0 
n_req = 515 
total_req = 515 

Dual Bus Interface Util: 
issued_total_row = 508 
issued_total_col = 515 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002772 
Either_Row_CoL_Bus_Util = 0.005430 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.013875 
queue_avg = 0.033173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0331733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 599, Miss = 431, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 622, Miss = 444, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 584, Miss = 427, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 620, Miss = 443, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 621, Miss = 444, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 632, Miss = 442, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 626, Miss = 443, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 614, Miss = 438, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 453, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 617, Miss = 437, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 623, Miss = 443, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 443, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 583, Miss = 426, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 618, Miss = 445, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 600, Miss = 430, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 445, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 629, Miss = 447, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 606, Miss = 432, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 626, Miss = 446, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 612, Miss = 434, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 590, Miss = 430, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 597, Miss = 437, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 602, Miss = 432, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 590, Miss = 435, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 609, Miss = 435, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 601, Miss = 436, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 589, Miss = 429, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 597, Miss = 433, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 625, Miss = 446, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 608, Miss = 433, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 633, Miss = 447, Miss_rate = 0.706, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 595, Miss = 431, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 613, Miss = 436, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 591, Miss = 426, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 615, Miss = 438, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 614, Miss = 431, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 586, Miss = 424, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 609, Miss = 438, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 605, Miss = 428, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 609, Miss = 435, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 611, Miss = 429, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 613, Miss = 437, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 586, Miss = 425, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 610, Miss = 433, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 616, Miss = 438, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 612, Miss = 429, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 616, Miss = 439, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 593, Miss = 426, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 607, Miss = 429, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 612, Miss = 436, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 586, Miss = 426, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 610, Miss = 434, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 617, Miss = 439, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 616, Miss = 432, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 613, Miss = 438, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 590, Miss = 425, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 618, Miss = 440, Miss_rate = 0.712, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 595, Miss = 426, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 615, Miss = 437, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 614, Miss = 430, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 585, Miss = 424, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 608, Miss = 437, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 608, Miss = 429, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 612, Miss = 436, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 38961
L2_total_cache_misses = 27847
L2_total_cache_miss_rate = 0.7147
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3732
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16146
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=38961
icnt_total_pkts_simt_to_mem=38961
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38961
Req_Network_cycles = 247458
Req_Network_injected_packets_per_cycle =       0.1574 
Req_Network_conflicts_per_cycle =       0.0033
Req_Network_conflicts_per_cycle_util =       0.1027
Req_Bank_Level_Parallism =       4.9199
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0025

Reply_Network_injected_packets_num = 38961
Reply_Network_cycles = 247458
Reply_Network_injected_packets_per_cycle =        0.1574
Reply_Network_conflicts_per_cycle =        0.0098
Reply_Network_conflicts_per_cycle_util =       0.2389
Reply_Bank_Level_Parallism =       3.8427
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0020
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 2 sec (1682 sec)
gpgpu_simulation_rate = 1863 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-27.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 27
-grid dim = (27,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-27.traceg
GPGPU-Sim uArch: Shader 252 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x3210e570, kernel=0x8195d140
thread block = 0,0,0
GPGPU-Sim uArch: Shader 260 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x33911530, kernel=0x8195d140
thread block = 1,0,0
GPGPU-Sim uArch: Shader 268 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x351144f0, kernel=0x8195d140
thread block = 2,0,0
GPGPU-Sim uArch: Shader 276 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x369174b0, kernel=0x8195d140
thread block = 3,0,0
GPGPU-Sim uArch: Shader 284 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3811a470, kernel=0x8195d140
thread block = 4,0,0
GPGPU-Sim uArch: Shader 292 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3991d430, kernel=0x8195d140
thread block = 5,0,0
GPGPU-Sim uArch: Shader 300 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3b1203f0, kernel=0x8195d140
thread block = 6,0,0
GPGPU-Sim uArch: Shader 308 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3c9233b0, kernel=0x8195d140
thread block = 7,0,0
GPGPU-Sim uArch: Shader 316 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3e126370, kernel=0x8195d140
thread block = 8,0,0
GPGPU-Sim uArch: Shader 324 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3f929330, kernel=0x8195d140
thread block = 9,0,0
GPGPU-Sim uArch: Shader 332 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4112c2f0, kernel=0x8195d140
thread block = 10,0,0
GPGPU-Sim uArch: Shader 340 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4292f2b0, kernel=0x8195d140
thread block = 11,0,0
GPGPU-Sim uArch: Shader 348 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x44132270, kernel=0x8195d140
thread block = 12,0,0
GPGPU-Sim uArch: Shader 356 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x45935230, kernel=0x8195d140
thread block = 13,0,0
GPGPU-Sim uArch: Shader 364 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x471381f0, kernel=0x8195d140
thread block = 14,0,0
GPGPU-Sim uArch: Shader 372 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4893b1b0, kernel=0x8195d140
thread block = 15,0,0
GPGPU-Sim uArch: Shader 380 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4a13e170, kernel=0x8195d140
thread block = 16,0,0
GPGPU-Sim uArch: Shader 388 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4b941130, kernel=0x8195d140
thread block = 17,0,0
GPGPU-Sim uArch: Shader 396 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4d1440f0, kernel=0x8195d140
thread block = 18,0,0
GPGPU-Sim uArch: Shader 404 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x4e9470b0, kernel=0x8195d140
thread block = 19,0,0
GPGPU-Sim uArch: Shader 412 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5014a070, kernel=0x8195d140
thread block = 20,0,0
GPGPU-Sim uArch: Shader 420 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5194d030, kernel=0x8195d140
thread block = 21,0,0
GPGPU-Sim uArch: Shader 428 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5314fff0, kernel=0x8195d140
thread block = 22,0,0
GPGPU-Sim uArch: Shader 436 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x54952fb0, kernel=0x8195d140
thread block = 23,0,0
GPGPU-Sim uArch: Shader 444 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x56155f70, kernel=0x8195d140
thread block = 24,0,0
GPGPU-Sim uArch: Shader 452 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x57958f30, kernel=0x8195d140
thread block = 25,0,0
GPGPU-Sim uArch: Shader 460 bind to kernel 27 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5915bef0, kernel=0x8195d140
thread block = 26,0,0
Destroy streams for kernel 27: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 27 
gpu_sim_cycle = 9685
gpu_sim_insn = 241137
gpu_ipc =      24.8980
gpu_tot_sim_cycle = 257143
gpu_tot_sim_insn = 3375918
gpu_tot_ipc =      13.1286
gpu_tot_issued_cta = 378
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3094
partiton_level_parallism_total  =       0.1632
partiton_level_parallism_util =       5.8421
partiton_level_parallism_util_total  =       4.9760
L2_BW  =      11.2094 GB/Sec
L2_BW_total  =       5.9107 GB/Sec
gpu_total_sim_rate=1932

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 448, Miss = 388, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 42336
	L1D_total_cache_misses = 36666
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17388

Total_core_cache_fail_stats:
ctas_completed 378, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 9531648
gpgpu_n_tot_w_icount = 297864
gpgpu_n_stall_shd_mem = 163674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24570
gpgpu_n_mem_write_global = 17388
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 109242
gpgpu_n_store_insn = 96768
gpgpu_n_shmem_insn = 689850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 158760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4914
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756	W0_Idle:5056112	W0_Scoreboard:1289084	W1:12474	W2:11340	W3:11340	W4:11340	W5:11340	W6:11340	W7:11340	W8:11340	W9:11340	W10:11340	W11:11340	W12:11340	W13:11340	W14:11340	W15:11340	W16:125874	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:297864	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196560 {8:24570,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 695520 {40:17388,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 982800 {40:24570,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139104 {8:17388,}
maxmflatency = 455 
max_icnt2mem_latency = 37 
maxmrqlatency = 143 
max_icnt2sh_latency = 7 
averagemflatency = 256 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 2 
mrq_lat_table:7966 	1934 	195 	261 	1819 	4334 	1352 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24081 	17877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	41820 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41527 	431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         6 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         6 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         6        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.145161  2.111111  1.571429  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.458333  2.090909  2.228571  2.333333 
dram[1]:  2.046154  2.093750  1.466667  1.833333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.619048  1.733333  2.166667  2.387097 
dram[2]:  1.873239  2.075758  1.419355  1.894737      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.842105  2.250000  2.294118  2.375000 
dram[3]:  1.847222  2.028986  1.333333  1.736842      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.416667  1.750000  2.257143  2.272727 
dram[4]:  1.929577  2.046154  1.419355  1.894737      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.416667  2.250000  2.342857  2.352941 
dram[5]:  2.015625  2.000000  1.500000  1.736842      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.545455  1.750000  2.342857  2.323529 
dram[6]:  2.000000  2.080645  1.375000  1.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.478261  2.090909  2.314286  2.314286 
dram[7]:  2.080645  2.063492  1.363636  1.833333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.478261  1.733333  2.314286  2.437500 
dram[8]:  1.314286  2.000000  1.939394  2.084746      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.405406  2.457143  1.333333  2.500000 
dram[9]:  1.428571  1.842105  2.015873  2.032258      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.342105  2.388889  1.454545  1.750000 
dram[10]:  1.428571  1.789474  2.000000  2.086207      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.200000  2.256410  1.391304  1.909091 
dram[11]:  1.378378  1.833333  1.984375  2.105263      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.256410  2.361111  1.454545  1.714286 
dram[12]:  1.612903  1.789474  2.046875  2.118644      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.179487  2.210526  1.500000  1.909091 
dram[13]:  1.388889  1.833333  2.079365  2.137931      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.236842  2.314286  1.600000  1.714286 
dram[14]:  1.515152  1.809524  2.015385  2.116667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.179487  2.411765  1.571429  2.500000 
dram[15]:  1.428571  1.842105  1.984848  2.063492      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.205128  2.216216  1.777778  1.750000 
dram[16]:      -nan      -nan      -nan      -nan  1.448276  2.000000  1.981481  2.170213  2.191489  2.279070  1.500000  2.900000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.482759  1.631579  2.120000  2.100000  2.145833  2.173913  1.714286  1.866667      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.354839  1.764706  2.098039  2.122449  2.125000  2.170213  1.333333  1.666667      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.343750  1.833333  2.078431  2.200000  2.170213  2.250000  1.440000  1.866667      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.555556  1.764706  2.115385  2.160000  2.106383  2.130435  1.541667  1.666667      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.312500  1.833333  2.156863  2.239130  2.062500  2.209302  1.565217  1.866667      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.354839  2.000000  2.134615  2.208333  2.106383  2.238095  1.608696  2.900000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.354839  1.631579  2.075472  2.137255  2.127660  2.133333  1.565217  1.866667      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.086207  2.127273  1.600000  1.866667  1.500000  1.588235  2.190476  2.166667      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.122807  2.192308  1.333333  1.833333  1.520000  2.000000  2.090909  2.256410      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.050848  2.166667  1.379310  1.882353  1.444444  1.937500  2.139535  2.256410      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  2.016667  2.105263  1.290323  1.526316  1.461538  2.000000  2.162791  2.170732      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  1.966667  2.132076  1.481481  1.882353  1.266667  1.937500  2.181818  2.421053      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.052632  2.071429  1.518519  1.526316  1.727273  2.000000  2.232558  2.162791      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.034483  2.092592  1.379310  1.866667  1.310345  1.588235  2.159091  2.159091      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  2.017241  2.156863  1.366667  1.833333  1.407407  2.000000  2.159091  2.300000      -nan      -nan      -nan      -nan 
average row locality = 17875/9066 = 1.971652
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       133       133        44        32         0         0         0         0         0         0         0         0        35        23        78        77 
dram[1]:       133       134        44        33         0         0         0         0         0         0         0         0        34        26        78        74 
dram[2]:       133       137        44        36         0         0         0         0         0         0         0         0        35        27        78        76 
dram[3]:       133       140        44        33         0         0         0         0         0         0         0         0        34        28        79        75 
dram[4]:       137       133        44        36         0         0         0         0         0         0         0         0        34        27        82        80 
dram[5]:       129       136        45        33         0         0         0         0         0         0         0         0        34        28        82        79 
dram[6]:       130       129        44        32         0         0         0         0         0         0         0         0        34        23        81        81 
dram[7]:       129       130        45        33         0         0         0         0         0         0         0         0        34        26        81        78 
dram[8]:        46        38       128       123         0         0         0         0         0         0         0         0        89        86        32        25 
dram[9]:        50        35       127       126         0         0         0         0         0         0         0         0        89        86        32        28 
dram[10]:        50        34       128       121         0         0         0         0         0         0         0         0        88        88        32        21 
dram[11]:        51        33       127       120         0         0         0         0         0         0         0         0        88        85        32        24 
dram[12]:        50        34       131       125         0         0         0         0         0         0         0         0        85        84        33        21 
dram[13]:        50        33       131       124         0         0         0         0         0         0         0         0        85        81        32        24 
dram[14]:        50        38       131       127         0         0         0         0         0         0         0         0        85        82        33        25 
dram[15]:        50        35       131       130         0         0         0         0         0         0         0         0        86        82        32        28 
dram[16]:         0         0         0         0        42        34       107       102       103        98        36        29         0         0         0         0 
dram[17]:         0         0         0         0        43        31       106       105       103       100        36        28         0         0         0         0 
dram[18]:         0         0         0         0        42        30       107       104       102       102        36        25         0         0         0         0 
dram[19]:         0         0         0         0        43        33       106        99       102        99        36        28         0         0         0         0 
dram[20]:         0         0         0         0        42        30       110       108        99        98        37        25         0         0         0         0 
dram[21]:         0         0         0         0        42        33       110       103        99        95        36        28         0         0         0         0 
dram[22]:         0         0         0         0        42        34       111       106        99        94        37        29         0         0         0         0 
dram[23]:         0         0         0         0        42        31       110       109       100        96        36        28         0         0         0         0 
dram[24]:         0         0         0         0       121       117        40        28        39        27        92        91         0         0         0         0 
dram[25]:         0         0         0         0       121       114        40        33        38        30        92        88         0         0         0         0 
dram[26]:         0         0         0         0       121       117        40        32        39        31        92        88         0         0         0         0 
dram[27]:         0         0         0         0       121       120        40        29        38        28        93        89         0         0         0         0 
dram[28]:         0         0         0         0       118       113        40        32        38        31        96        92         0         0         0         0 
dram[29]:         0         0         0         0       117       116        41        29        38        28        96        93         0         0         0         0 
dram[30]:         0         0         0         0       118       113        40        28        38        27        95        95         0         0         0         0 
dram[31]:         0         0         0         0       117       110        41        33        38        30        95        92         0         0         0         0 
total dram reads = 17875
min_bank_accesses = 0!
chip skew: 574/546 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        489       461       971      1132    none      none      none      none      none      none      none      none        1015      1156       462       422
dram[1]:        490       469       975      1096    none      none      none      none      none      none      none      none         970      1071       454       432
dram[2]:        494       466      1025      1042    none      none      none      none      none      none      none      none        1009      1031       461       432
dram[3]:        493       469       995      1108    none      none      none      none      none      none      none      none         978      1005       486       453
dram[4]:        525       478       964      1023    none      none      none      none      none      none      none      none         991      1056       444       429
dram[5]:        512       473       993      1086    none      none      none      none      none      none      none      none         987      1029       456       442
dram[6]:        508       467       964      1109    none      none      none      none      none      none      none      none         925      1186       452       425
dram[7]:        492       468       998      1072    none      none      none      none      none      none      none      none         977      1095       452       429
dram[8]:        961      1012       511       471    none      none      none      none      none      none      none      none         449       433       997      1067
dram[9]:        881      1072       506       466    none      none      none      none      none      none      none      none         458       441       993       985
dram[10]:        834      1096       502       461    none      none      none      none      none      none      none      none         459       432       925      1214
dram[11]:        867      1106       488       464    none      none      none      none      none      none      none      none         456       435       943      1106
dram[12]:        839      1117       481       455    none      none      none      none      none      none      none      none         471       433      1021      1182
dram[13]:        848      1130       480       464    none      none      none      none      none      none      none      none         458       440       972      1082
dram[14]:        889      1036       482       461    none      none      none      none      none      none      none      none         466       436      1017      1041
dram[15]:        887      1095       482       462    none      none      none      none      none      none      none      none         488       453       971       962
dram[16]:     none      none      none      none         967      1027       478       454       462       447       984      1042    none      none      none      none  
dram[17]:     none      none      none      none         996      1100       495       451       467       445       981      1067    none      none      none      none  
dram[18]:     none      none      none      none         969      1122       490       448       470       444       929      1174    none      none      none      none  
dram[19]:     none      none      none      none        1003      1038       474       456       463       445      1005      1081    none      none      none      none  
dram[20]:     none      none      none      none         974      1146       470       443       492       447      1008      1145    none      none      none      none  
dram[21]:     none      none      none      none         982      1061       465       453       468       451       970      1058    none      none      none      none  
dram[22]:     none      none      none      none        1034      1047       464       447       472       450      1009      1018    none      none      none      none  
dram[23]:     none      none      none      none         971      1126       469       446       492       452       969      1043    none      none      none      none  
dram[24]:     none      none      none      none         474       448       978      1164      1005      1129       480       440    none      none      none      none  
dram[25]:     none      none      none      none         473       458       983      1028       969      1045       462       445    none      none      none      none  
dram[26]:     none      none      none      none         474       454      1039      1059      1008      1023       467       444    none      none      none      none  
dram[27]:     none      none      none      none         475       454       947      1141       969      1079       487       450    none      none      none      none  
dram[28]:     none      none      none      none         495       463       970      1038       991      1045       458       441    none      none      none      none  
dram[29]:     none      none      none      none         501       458       998      1116       977      1106       464       445    none      none      none      none  
dram[30]:     none      none      none      none         497       454       970      1139       929      1156       464       439    none      none      none      none  
dram[31]:     none      none      none      none         481       460      1007      1006      1033      1067       461       441    none      none      none      none  
maximum mf latency per bank:
dram[0]:        429       400       416       400         0         0         0         0         0         0         0         0       390       394       448       396
dram[1]:        445       407       397       400         0         0         0         0         0         0         0         0       397       401       431       408
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       412       397       442       384
dram[3]:        439       407       398       398         0         0         0         0         0         0         0         0       401       400       451       426
dram[4]:        412       408       399       408         0         0         0         0         0         0         0         0       396       398       388       379
dram[5]:        404       409       397       400         0         0         0         0         0         0         0         0       403       399       408       400
dram[6]:        455       429       398       402         0         0         0         0         0         0         0         0       400       393       407       406
dram[7]:        425       405       397       401         0         0         0         0         0         0         0         0       399       400       401       400
dram[8]:        397       394       445       408         0         0         0         0         0         0         0         0       400       406       394       382
dram[9]:        401       395       423       402         0         0         0         0         0         0         0         0       409       400       393       405
dram[10]:        399       404       451       429         0         0         0         0         0         0         0         0       408       406       397       378
dram[11]:        398       395       442       405         0         0         0         0         0         0         0         0       401       400       394       399
dram[12]:        397       395       428       400         0         0         0         0         0         0         0         0       403       402       413       381
dram[13]:        399       399       445       406         0         0         0         0         0         0         0         0       412       408       394       400
dram[14]:        399       399       431       400         0         0         0         0         0         0         0         0       442       404       386       384
dram[15]:        399       395       443       406         0         0         0         0         0         0         0         0       452       429       393       397
dram[16]:          0         0         0         0       397       400       412       408       401       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       402       409       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       402       407       451       429       408       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       398       400       442       405       401       400       397       399         0         0         0         0
dram[20]:          0         0         0         0       401       400       409       400       404       402       397       401         0         0         0         0
dram[21]:          0         0         0         0       401       399       401       406       412       408       397       400         0         0         0         0
dram[22]:          0         0         0         0       396       399       408       400       442       404       396       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       407       406       452       429       397       403         0         0         0         0
dram[24]:          0         0         0         0       420       400       395       399       393       399       404       404         0         0         0         0
dram[25]:          0         0         0         0       445       406       397       405       398       400       412       408         0         0         0         0
dram[26]:          0         0         0         0       430       400       399       402       396       400       413       402         0         0         0         0
dram[27]:          0         0         0         0       437       406       397       398       397       400       412       406         0         0         0         0
dram[28]:          0         0         0         0       439       409       401       400       397       401       401       406         0         0         0         0
dram[29]:          0         0         0         0       421       402       397       398       403       399       408       400         0         0         0         0
dram[30]:          0         0         0         0       455       429       398       403       397       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       442       405       398       401       397       399       401       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192019 n_act=274 n_pre=266 n_ref_event=0 n_req=555 n_rd=555 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002874
n_activity=5443 dram_eff=0.102
bk0: 133a 191087i bk1: 133a 191170i bk2: 44a 192239i bk3: 32a 192550i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 35a 192366i bk13: 23a 192777i bk14: 78a 192063i bk15: 77a 192155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.506306
Row_Buffer_Locality_read = 0.506306
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.277304
Bank_Level_Parallism_Col = 1.544293
Bank_Level_Parallism_Ready = 1.003604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510507 

BW Util details:
bwutil = 0.002874 
total_CMD = 193084 
util_bw = 555 
Wasted_Col = 1986 
Wasted_Row = 1332 
Idle = 189211 

BW Util Bottlenecks: 
RCDc_limit = 2905 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192019 
Read = 555 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 274 
n_pre = 266 
n_ref = 0 
n_req = 555 
total_req = 555 

Dual Bus Interface Util: 
issued_total_row = 540 
issued_total_col = 555 
Row_Bus_Util =  0.002797 
CoL_Bus_Util = 0.002874 
Either_Row_CoL_Bus_Util = 0.005516 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.028169 
queue_avg = 0.035213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0352127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191998 n_act=280 n_pre=272 n_ref_event=0 n_req=556 n_rd=556 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00288
n_activity=5186 dram_eff=0.1072
bk0: 133a 191007i bk1: 134a 191072i bk2: 44a 192180i bk3: 33a 192548i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192470i bk13: 26a 192637i bk14: 78a 192031i bk15: 74a 192147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496403
Row_Buffer_Locality_read = 0.496403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.475881
Bank_Level_Parallism_Col = 1.625320
Bank_Level_Parallism_Ready = 1.003597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615090 

BW Util details:
bwutil = 0.002880 
total_CMD = 193084 
util_bw = 556 
Wasted_Col = 1893 
Wasted_Row = 1241 
Idle = 189394 

BW Util Bottlenecks: 
RCDc_limit = 2951 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191998 
Read = 556 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 280 
n_pre = 272 
n_ref = 0 
n_req = 556 
total_req = 556 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 556 
Row_Bus_Util =  0.002859 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.005624 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.020258 
queue_avg = 0.039630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0396304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191979 n_act=284 n_pre=276 n_ref_event=0 n_req=566 n_rd=566 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002931
n_activity=5644 dram_eff=0.1003
bk0: 133a 190941i bk1: 137a 191208i bk2: 44a 192150i bk3: 36a 192512i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 35a 192515i bk13: 27a 192760i bk14: 78a 192061i bk15: 76a 192158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498233
Row_Buffer_Locality_read = 0.498233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.265534
Bank_Level_Parallism_Col = 1.588934
Bank_Level_Parallism_Ready = 1.005300
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564344 

BW Util details:
bwutil = 0.002931 
total_CMD = 193084 
util_bw = 566 
Wasted_Col = 1989 
Wasted_Row = 1388 
Idle = 189141 

BW Util Bottlenecks: 
RCDc_limit = 2995 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191979 
Read = 566 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 284 
n_pre = 276 
n_ref = 0 
n_req = 566 
total_req = 566 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 566 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.002931 
Either_Row_CoL_Bus_Util = 0.005723 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.019005 
queue_avg = 0.036611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.036611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191948 n_act=301 n_pre=293 n_ref_event=0 n_req=566 n_rd=566 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002931
n_activity=5576 dram_eff=0.1015
bk0: 133a 190883i bk1: 140a 191028i bk2: 44a 192084i bk3: 33a 192531i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192337i bk13: 28a 192601i bk14: 79a 192034i bk15: 75a 192078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468198
Row_Buffer_Locality_read = 0.468198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.436208
Bank_Level_Parallism_Col = 1.596616
Bank_Level_Parallism_Ready = 1.005300
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574577 

BW Util details:
bwutil = 0.002931 
total_CMD = 193084 
util_bw = 566 
Wasted_Col = 2088 
Wasted_Row = 1312 
Idle = 189118 

BW Util Bottlenecks: 
RCDc_limit = 3167 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191948 
Read = 566 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 301 
n_pre = 293 
n_ref = 0 
n_req = 566 
total_req = 566 

Dual Bus Interface Util: 
issued_total_row = 594 
issued_total_col = 566 
Row_Bus_Util =  0.003076 
CoL_Bus_Util = 0.002931 
Either_Row_CoL_Bus_Util = 0.005883 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.021127 
queue_avg = 0.042961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0429606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191952 n_act=291 n_pre=283 n_ref_event=0 n_req=573 n_rd=573 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002968
n_activity=5457 dram_eff=0.105
bk0: 137a 190827i bk1: 133a 191110i bk2: 44a 192125i bk3: 36a 192506i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192361i bk13: 27a 192754i bk14: 82a 192108i bk15: 80a 192094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492147
Row_Buffer_Locality_read = 0.492147
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.441314
Bank_Level_Parallism_Col = 1.621169
Bank_Level_Parallism_Ready = 1.005236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605640 

BW Util details:
bwutil = 0.002968 
total_CMD = 193084 
util_bw = 573 
Wasted_Col = 1983 
Wasted_Row = 1278 
Idle = 189250 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191952 
Read = 573 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 291 
n_pre = 283 
n_ref = 0 
n_req = 573 
total_req = 573 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 573 
Row_Bus_Util =  0.002973 
CoL_Bus_Util = 0.002968 
Either_Row_CoL_Bus_Util = 0.005863 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.013251 
queue_avg = 0.039579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0395786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191967 n_act=288 n_pre=280 n_ref_event=0 n_req=566 n_rd=566 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002931
n_activity=5513 dram_eff=0.1027
bk0: 129a 191083i bk1: 136a 191017i bk2: 45a 192189i bk3: 33a 192524i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192434i bk13: 28a 192592i bk14: 82a 192011i bk15: 79a 192081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491166
Row_Buffer_Locality_read = 0.491166
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.392545
Bank_Level_Parallism_Col = 1.577697
Bank_Level_Parallism_Ready = 1.003534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553945 

BW Util details:
bwutil = 0.002931 
total_CMD = 193084 
util_bw = 566 
Wasted_Col = 2028 
Wasted_Row = 1296 
Idle = 189194 

BW Util Bottlenecks: 
RCDc_limit = 3031 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191967 
Read = 566 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 288 
n_pre = 280 
n_ref = 0 
n_req = 566 
total_req = 566 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 566 
Row_Bus_Util =  0.002942 
CoL_Bus_Util = 0.002931 
Either_Row_CoL_Bus_Util = 0.005785 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.015219 
queue_avg = 0.038646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0386464
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192021 n_act=281 n_pre=273 n_ref_event=0 n_req=554 n_rd=554 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002869
n_activity=5383 dram_eff=0.1029
bk0: 130a 191119i bk1: 129a 191255i bk2: 44a 192094i bk3: 32a 192546i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192387i bk13: 23a 192782i bk14: 81a 192015i bk15: 81a 192024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492780
Row_Buffer_Locality_read = 0.492780
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.376980
Bank_Level_Parallism_Col = 1.561303
Bank_Level_Parallism_Ready = 1.007220
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538900 

BW Util details:
bwutil = 0.002869 
total_CMD = 193084 
util_bw = 554 
Wasted_Col = 2012 
Wasted_Row = 1222 
Idle = 189296 

BW Util Bottlenecks: 
RCDc_limit = 2982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192021 
Read = 554 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 281 
n_pre = 273 
n_ref = 0 
n_req = 554 
total_req = 554 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 554 
Row_Bus_Util =  0.002869 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.005505 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.042333 
queue_avg = 0.037766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0377659
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191987 n_act=281 n_pre=273 n_ref_event=0 n_req=556 n_rd=556 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00288
n_activity=5569 dram_eff=0.09984
bk0: 129a 191209i bk1: 130a 191221i bk2: 45a 192061i bk3: 33a 192547i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 34a 192405i bk13: 26a 192639i bk14: 81a 192040i bk15: 78a 192113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494604
Row_Buffer_Locality_read = 0.494604
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.330396
Bank_Level_Parallism_Col = 1.606798
Bank_Level_Parallism_Ready = 1.003597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571968 

BW Util details:
bwutil = 0.002880 
total_CMD = 193084 
util_bw = 556 
Wasted_Col = 1943 
Wasted_Row = 1360 
Idle = 189225 

BW Util Bottlenecks: 
RCDc_limit = 2953 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191987 
Read = 556 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 281 
n_pre = 273 
n_ref = 0 
n_req = 556 
total_req = 556 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 556 
Row_Bus_Util =  0.002869 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.005681 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.011851 
queue_avg = 0.037372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0373723
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191977 n_act=285 n_pre=277 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002937
n_activity=5318 dram_eff=0.1066
bk0: 46a 191984i bk1: 38a 192519i bk2: 128a 191004i bk3: 123a 191314i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 89a 192048i bk13: 86a 192083i bk14: 32a 192344i bk15: 25a 192804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497355
Row_Buffer_Locality_read = 0.497355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.456720
Bank_Level_Parallism_Col = 1.662249
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627191 

BW Util details:
bwutil = 0.002937 
total_CMD = 193084 
util_bw = 567 
Wasted_Col = 1877 
Wasted_Row = 1276 
Idle = 189364 

BW Util Bottlenecks: 
RCDc_limit = 2956 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191977 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 567 
Row_Bus_Util =  0.002911 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.005733 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.019874 
queue_avg = 0.037207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0372066
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191967 n_act=291 n_pre=283 n_ref_event=0 n_req=573 n_rd=573 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002968
n_activity=5622 dram_eff=0.1019
bk0: 50a 192047i bk1: 35a 192528i bk2: 127a 191119i bk3: 126a 191229i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 89a 191916i bk13: 86a 192035i bk14: 32a 192412i bk15: 28a 192600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492147
Row_Buffer_Locality_read = 0.492147
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.398514
Bank_Level_Parallism_Col = 1.550940
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519201 

BW Util details:
bwutil = 0.002968 
total_CMD = 193084 
util_bw = 573 
Wasted_Col = 2091 
Wasted_Row = 1238 
Idle = 189182 

BW Util Bottlenecks: 
RCDc_limit = 3084 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191967 
Read = 573 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 291 
n_pre = 283 
n_ref = 0 
n_req = 573 
total_req = 573 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 573 
Row_Bus_Util =  0.002973 
CoL_Bus_Util = 0.002968 
Either_Row_CoL_Bus_Util = 0.005785 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.026858 
queue_avg = 0.037973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0379731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191992 n_act=289 n_pre=281 n_ref_event=0 n_req=562 n_rd=562 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002911
n_activity=5494 dram_eff=0.1023
bk0: 50a 192056i bk1: 34a 192525i bk2: 128a 191134i bk3: 121a 191372i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 88a 191838i bk13: 88a 191927i bk14: 32a 192389i bk15: 21a 192776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485765
Row_Buffer_Locality_read = 0.485765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.392162
Bank_Level_Parallism_Col = 1.549251
Bank_Level_Parallism_Ready = 1.005338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518913 

BW Util details:
bwutil = 0.002911 
total_CMD = 193084 
util_bw = 562 
Wasted_Col = 2086 
Wasted_Row = 1205 
Idle = 189231 

BW Util Bottlenecks: 
RCDc_limit = 3059 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191992 
Read = 562 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 289 
n_pre = 281 
n_ref = 0 
n_req = 562 
total_req = 562 

Dual Bus Interface Util: 
issued_total_row = 570 
issued_total_col = 562 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.002911 
Either_Row_CoL_Bus_Util = 0.005656 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.036630 
queue_avg = 0.037600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0376002
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191979 n_act=287 n_pre=279 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0029
n_activity=5697 dram_eff=0.0983
bk0: 51a 191996i bk1: 33a 192557i bk2: 127a 191137i bk3: 120a 191388i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 88a 191943i bk13: 85a 192018i bk14: 32a 192441i bk15: 24a 192684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487500
Row_Buffer_Locality_read = 0.487500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.316812
Bank_Level_Parallism_Col = 1.589577
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557410 

BW Util details:
bwutil = 0.002900 
total_CMD = 193084 
util_bw = 560 
Wasted_Col = 2020 
Wasted_Row = 1334 
Idle = 189170 

BW Util Bottlenecks: 
RCDc_limit = 3018 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 194 
rwq = 0 
CCDLc_limit_alone = 194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191979 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 287 
n_pre = 279 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 566 
issued_total_col = 560 
Row_Bus_Util =  0.002931 
CoL_Bus_Util = 0.002900 
Either_Row_CoL_Bus_Util = 0.005723 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.019005 
queue_avg = 0.036911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0369114
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192012 n_act=283 n_pre=275 n_ref_event=0 n_req=563 n_rd=563 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=5764 dram_eff=0.09768
bk0: 50a 192213i bk1: 34a 192534i bk2: 131a 191107i bk3: 125a 191301i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 85a 191960i bk13: 84a 192017i bk14: 33a 192432i bk15: 21a 192771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497336
Row_Buffer_Locality_read = 0.497336
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.234497
Bank_Level_Parallism_Col = 1.512720
Bank_Level_Parallism_Ready = 1.007105
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.492368 

BW Util details:
bwutil = 0.002916 
total_CMD = 193084 
util_bw = 563 
Wasted_Col = 2113 
Wasted_Row = 1307 
Idle = 189101 

BW Util Bottlenecks: 
RCDc_limit = 3020 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192012 
Read = 563 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 283 
n_pre = 275 
n_ref = 0 
n_req = 563 
total_req = 563 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 563 
Row_Bus_Util =  0.002890 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.005552 
Issued_on_Two_Bus_Simul_Util = 0.000254 
issued_two_Eff = 0.045709 
queue_avg = 0.035037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0350366
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191983 n_act=282 n_pre=274 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0029
n_activity=5501 dram_eff=0.1018
bk0: 50a 192035i bk1: 33a 192550i bk2: 131a 191143i bk3: 124a 191286i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 85a 191962i bk13: 81a 192025i bk14: 32a 192485i bk15: 24a 192669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496429
Row_Buffer_Locality_read = 0.496429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.410890
Bank_Level_Parallism_Col = 1.633857
Bank_Level_Parallism_Ready = 1.010714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.614340 

BW Util details:
bwutil = 0.002900 
total_CMD = 193084 
util_bw = 560 
Wasted_Col = 1904 
Wasted_Row = 1301 
Idle = 189319 

BW Util Bottlenecks: 
RCDc_limit = 2952 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191983 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 282 
n_pre = 274 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 556 
issued_total_col = 560 
Row_Bus_Util =  0.002880 
CoL_Bus_Util = 0.002900 
Either_Row_CoL_Bus_Util = 0.005702 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.013624 
queue_avg = 0.037813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0378126
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191975 n_act=283 n_pre=275 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002957
n_activity=5678 dram_eff=0.1006
bk0: 50a 192069i bk1: 38a 192450i bk2: 131a 191146i bk3: 127a 191371i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 85a 191911i bk13: 82a 192119i bk14: 33a 192504i bk15: 25a 192802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504378
Row_Buffer_Locality_read = 0.504378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.260703
Bank_Level_Parallism_Col = 1.557476
Bank_Level_Parallism_Ready = 1.005254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529341 

BW Util details:
bwutil = 0.002957 
total_CMD = 193084 
util_bw = 571 
Wasted_Col = 2036 
Wasted_Row = 1317 
Idle = 189160 

BW Util Bottlenecks: 
RCDc_limit = 2989 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191975 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 283 
n_pre = 275 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 571 
Row_Bus_Util =  0.002890 
CoL_Bus_Util = 0.002957 
Either_Row_CoL_Bus_Util = 0.005744 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.018034 
queue_avg = 0.034710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0347103
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191970 n_act=293 n_pre=285 n_ref_event=0 n_req=574 n_rd=574 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002973
n_activity=5566 dram_eff=0.1031
bk0: 50a 192017i bk1: 35a 192525i bk2: 131a 191042i bk3: 130a 191207i bk4: 0a 193084i bk5: 0a 193084i bk6: 0a 193084i bk7: 0a 193084i bk8: 0a 193084i bk9: 0a 193084i bk10: 0a 193084i bk11: 0a 193084i bk12: 86a 191915i bk13: 82a 191963i bk14: 32a 192580i bk15: 28a 192615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489547
Row_Buffer_Locality_read = 0.489547
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.416173
Bank_Level_Parallism_Col = 1.587182
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.560112 

BW Util details:
bwutil = 0.002973 
total_CMD = 193084 
util_bw = 574 
Wasted_Col = 2047 
Wasted_Row = 1262 
Idle = 189201 

BW Util Bottlenecks: 
RCDc_limit = 3075 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191970 
Read = 574 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 293 
n_pre = 285 
n_ref = 0 
n_req = 574 
total_req = 574 

Dual Bus Interface Util: 
issued_total_row = 578 
issued_total_col = 574 
Row_Bus_Util =  0.002994 
CoL_Bus_Util = 0.002973 
Either_Row_CoL_Bus_Util = 0.005770 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.034111 
queue_avg = 0.039366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0393663
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192015 n_act=271 n_pre=263 n_ref_event=0 n_req=551 n_rd=551 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002854
n_activity=4911 dram_eff=0.1122
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192201i bk5: 34a 192576i bk6: 107a 191470i bk7: 102a 191681i bk8: 103a 191714i bk9: 98a 191805i bk10: 36a 192369i bk11: 29a 192807i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.508167
Row_Buffer_Locality_read = 0.508167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.558001
Bank_Level_Parallism_Col = 1.695116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.675034 

BW Util details:
bwutil = 0.002854 
total_CMD = 193084 
util_bw = 551 
Wasted_Col = 1734 
Wasted_Row = 1077 
Idle = 189722 

BW Util Bottlenecks: 
RCDc_limit = 2792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192015 
Read = 551 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 271 
n_pre = 263 
n_ref = 0 
n_req = 551 
total_req = 551 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 551 
Row_Bus_Util =  0.002766 
CoL_Bus_Util = 0.002854 
Either_Row_CoL_Bus_Util = 0.005536 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.014967 
queue_avg = 0.033032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0330323
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192046 n_act=278 n_pre=270 n_ref_event=0 n_req=552 n_rd=552 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002859
n_activity=5125 dram_eff=0.1077
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 43a 192233i bk5: 31a 192517i bk6: 106a 191608i bk7: 105a 191653i bk8: 103a 191629i bk9: 100a 191741i bk10: 36a 192465i bk11: 28a 192642i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496377
Row_Buffer_Locality_read = 0.496377
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.433426
Bank_Level_Parallism_Col = 1.527419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509677 

BW Util details:
bwutil = 0.002859 
total_CMD = 193084 
util_bw = 552 
Wasted_Col = 2028 
Wasted_Row = 1010 
Idle = 189494 

BW Util Bottlenecks: 
RCDc_limit = 2958 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192046 
Read = 552 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 278 
n_pre = 270 
n_ref = 0 
n_req = 552 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 548 
issued_total_col = 552 
Row_Bus_Util =  0.002838 
CoL_Bus_Util = 0.002859 
Either_Row_CoL_Bus_Util = 0.005376 
Issued_on_Two_Bus_Simul_Util = 0.000321 
issued_two_Eff = 0.059730 
queue_avg = 0.033918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0339179
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192026 n_act=285 n_pre=277 n_ref_event=0 n_req=548 n_rd=548 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002838
n_activity=5036 dram_eff=0.1088
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192105i bk5: 30a 192587i bk6: 107a 191580i bk7: 104a 191667i bk8: 102a 191587i bk9: 102a 191670i bk10: 36a 192263i bk11: 25a 192624i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479927
Row_Buffer_Locality_read = 0.479927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.579616
Bank_Level_Parallism_Col = 1.622428
Bank_Level_Parallism_Ready = 1.001825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598488 

BW Util details:
bwutil = 0.002838 
total_CMD = 193084 
util_bw = 548 
Wasted_Col = 1931 
Wasted_Row = 1063 
Idle = 189542 

BW Util Bottlenecks: 
RCDc_limit = 2994 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192026 
Read = 548 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 548 
total_req = 548 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 548 
Row_Bus_Util =  0.002911 
CoL_Bus_Util = 0.002838 
Either_Row_CoL_Bus_Util = 0.005479 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.049149 
queue_avg = 0.035922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0359222
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192016 n_act=277 n_pre=269 n_ref_event=0 n_req=546 n_rd=546 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002828
n_activity=5267 dram_eff=0.1037
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 43a 192092i bk5: 33a 192549i bk6: 106a 191583i bk7: 99a 191782i bk8: 102a 191732i bk9: 99a 191826i bk10: 36a 192361i bk11: 28a 192633i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492674
Row_Buffer_Locality_read = 0.492674
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.371953
Bank_Level_Parallism_Col = 1.610661
Bank_Level_Parallism_Ready = 1.001832
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585927 

BW Util details:
bwutil = 0.002828 
total_CMD = 193084 
util_bw = 546 
Wasted_Col = 1905 
Wasted_Row = 1200 
Idle = 189433 

BW Util Bottlenecks: 
RCDc_limit = 2903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192016 
Read = 546 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 277 
n_pre = 269 
n_ref = 0 
n_req = 546 
total_req = 546 

Dual Bus Interface Util: 
issued_total_row = 546 
issued_total_col = 546 
Row_Bus_Util =  0.002828 
CoL_Bus_Util = 0.002828 
Either_Row_CoL_Bus_Util = 0.005531 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.022472 
queue_avg = 0.033141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.033141
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192057 n_act=278 n_pre=270 n_ref_event=0 n_req=549 n_rd=549 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002843
n_activity=5154 dram_eff=0.1065
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192274i bk5: 30a 192594i bk6: 110a 191494i bk7: 108a 191613i bk8: 99a 191695i bk9: 98a 191773i bk10: 37a 192373i bk11: 25a 192645i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493625
Row_Buffer_Locality_read = 0.493625
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.427265
Bank_Level_Parallism_Col = 1.532578
Bank_Level_Parallism_Ready = 1.001822
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520437 

BW Util details:
bwutil = 0.002843 
total_CMD = 193084 
util_bw = 549 
Wasted_Col = 2026 
Wasted_Row = 1034 
Idle = 189475 

BW Util Bottlenecks: 
RCDc_limit = 2972 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192057 
Read = 549 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 278 
n_pre = 270 
n_ref = 0 
n_req = 549 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 548 
issued_total_col = 549 
Row_Bus_Util =  0.002838 
CoL_Bus_Util = 0.002843 
Either_Row_CoL_Bus_Util = 0.005319 
Issued_on_Two_Bus_Simul_Util = 0.000363 
issued_two_Eff = 0.068160 
queue_avg = 0.034265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0342649
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192000 n_act=276 n_pre=268 n_ref_event=0 n_req=546 n_rd=546 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002828
n_activity=4938 dram_eff=0.1106
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192110i bk5: 33a 192549i bk6: 110a 191588i bk7: 103a 191730i bk8: 99a 191644i bk9: 95a 191787i bk10: 36a 192399i bk11: 28a 192633i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494505
Row_Buffer_Locality_read = 0.494505
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.597041
Bank_Level_Parallism_Col = 1.767278
Bank_Level_Parallism_Ready = 1.001832
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.754114 

BW Util details:
bwutil = 0.002828 
total_CMD = 193084 
util_bw = 546 
Wasted_Col = 1675 
Wasted_Row = 1159 
Idle = 189704 

BW Util Bottlenecks: 
RCDc_limit = 2842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192000 
Read = 546 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 276 
n_pre = 268 
n_ref = 0 
n_req = 546 
total_req = 546 

Dual Bus Interface Util: 
issued_total_row = 544 
issued_total_col = 546 
Row_Bus_Util =  0.002817 
CoL_Bus_Util = 0.002828 
Either_Row_CoL_Bus_Util = 0.005614 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005535 
queue_avg = 0.033317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0333171
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192015 n_act=270 n_pre=262 n_ref_event=0 n_req=552 n_rd=552 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002859
n_activity=5320 dram_eff=0.1038
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192133i bk5: 34a 192573i bk6: 111a 191587i bk7: 106a 191728i bk8: 99a 191688i bk9: 94a 191852i bk10: 37a 192398i bk11: 29a 192812i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.510870
Row_Buffer_Locality_read = 0.510870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.303270
Bank_Level_Parallism_Col = 1.571913
Bank_Level_Parallism_Ready = 1.001812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561307 

BW Util details:
bwutil = 0.002859 
total_CMD = 193084 
util_bw = 552 
Wasted_Col = 1913 
Wasted_Row = 1205 
Idle = 189414 

BW Util Bottlenecks: 
RCDc_limit = 2840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192015 
Read = 552 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 270 
n_pre = 262 
n_ref = 0 
n_req = 552 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 532 
issued_total_col = 552 
Row_Bus_Util =  0.002755 
CoL_Bus_Util = 0.002859 
Either_Row_CoL_Bus_Util = 0.005536 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.014032 
queue_avg = 0.031960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0319602
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192016 n_act=284 n_pre=276 n_ref_event=0 n_req=552 n_rd=552 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002859
n_activity=5158 dram_eff=0.107
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 42a 192153i bk5: 31a 192501i bk6: 110a 191466i bk7: 109a 191585i bk8: 100a 191678i bk9: 96a 191753i bk10: 36a 192393i bk11: 28a 192641i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485507
Row_Buffer_Locality_read = 0.485507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.522708
Bank_Level_Parallism_Col = 1.615869
Bank_Level_Parallism_Ready = 1.003623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605374 

BW Util details:
bwutil = 0.002859 
total_CMD = 193084 
util_bw = 552 
Wasted_Col = 1934 
Wasted_Row = 1103 
Idle = 189495 

BW Util Bottlenecks: 
RCDc_limit = 2998 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192016 
Read = 552 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 284 
n_pre = 276 
n_ref = 0 
n_req = 552 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 552 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.002859 
Either_Row_CoL_Bus_Util = 0.005531 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.041199 
queue_avg = 0.035451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0354509
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192028 n_act=280 n_pre=272 n_ref_event=0 n_req=555 n_rd=555 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002874
n_activity=5201 dram_eff=0.1067
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 121a 191311i bk5: 117a 191440i bk6: 40a 192350i bk7: 28a 192633i bk8: 39a 192284i bk9: 27a 192565i bk10: 92a 191866i bk11: 91a 191911i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495495
Row_Buffer_Locality_read = 0.495495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.415418
Bank_Level_Parallism_Col = 1.571429
Bank_Level_Parallism_Ready = 1.005405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554549 

BW Util details:
bwutil = 0.002874 
total_CMD = 193084 
util_bw = 555 
Wasted_Col = 1980 
Wasted_Row = 1136 
Idle = 189413 

BW Util Bottlenecks: 
RCDc_limit = 2967 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192028 
Read = 555 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 280 
n_pre = 272 
n_ref = 0 
n_req = 555 
total_req = 555 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 555 
Row_Bus_Util =  0.002859 
CoL_Bus_Util = 0.002874 
Either_Row_CoL_Bus_Util = 0.005469 
Issued_on_Two_Bus_Simul_Util = 0.000264 
issued_two_Eff = 0.048295 
queue_avg = 0.034482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0344824
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191988 n_act=280 n_pre=272 n_ref_event=0 n_req=556 n_rd=556 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00288
n_activity=4952 dram_eff=0.1123
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 121a 191361i bk5: 114a 191508i bk6: 40a 192179i bk7: 33a 192536i bk8: 38a 192333i bk9: 30a 192642i bk10: 92a 191794i bk11: 88a 191917i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496403
Row_Buffer_Locality_read = 0.496403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.587522
Bank_Level_Parallism_Col = 1.710833
Bank_Level_Parallism_Ready = 1.008993
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.692927 

BW Util details:
bwutil = 0.002880 
total_CMD = 193084 
util_bw = 556 
Wasted_Col = 1773 
Wasted_Row = 1133 
Idle = 189622 

BW Util Bottlenecks: 
RCDc_limit = 2896 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191988 
Read = 556 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 280 
n_pre = 272 
n_ref = 0 
n_req = 556 
total_req = 556 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 556 
Row_Bus_Util =  0.002859 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.005676 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.010949 
queue_avg = 0.036114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0361138
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191985 n_act=284 n_pre=276 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0029
n_activity=5294 dram_eff=0.1058
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 121a 191359i bk5: 117a 191548i bk6: 40a 192210i bk7: 32a 192567i bk8: 39a 192251i bk9: 31a 192595i bk10: 92a 191806i bk11: 88a 191965i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492857
Row_Buffer_Locality_read = 0.492857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.419669
Bank_Level_Parallism_Col = 1.618053
Bank_Level_Parallism_Ready = 1.003571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603427 

BW Util details:
bwutil = 0.002900 
total_CMD = 193084 
util_bw = 560 
Wasted_Col = 1940 
Wasted_Row = 1191 
Idle = 189393 

BW Util Bottlenecks: 
RCDc_limit = 2980 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191985 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 284 
n_pre = 276 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 560 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.002900 
Either_Row_CoL_Bus_Util = 0.005692 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.019108 
queue_avg = 0.034192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0341924
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192002 n_act=291 n_pre=283 n_ref_event=0 n_req=558 n_rd=558 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00289
n_activity=5202 dram_eff=0.1073
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 121a 191241i bk5: 120a 191378i bk6: 40a 192158i bk7: 29a 192515i bk8: 38a 192290i bk9: 28a 192692i bk10: 93a 191808i bk11: 89a 191877i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478495
Row_Buffer_Locality_read = 0.478495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.551886
Bank_Level_Parallism_Col = 1.623505
Bank_Level_Parallism_Ready = 1.001792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608660 

BW Util details:
bwutil = 0.002890 
total_CMD = 193084 
util_bw = 558 
Wasted_Col = 1966 
Wasted_Row = 1109 
Idle = 189451 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192002 
Read = 558 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 291 
n_pre = 283 
n_ref = 0 
n_req = 558 
total_req = 558 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 558 
Row_Bus_Util =  0.002973 
CoL_Bus_Util = 0.002890 
Either_Row_CoL_Bus_Util = 0.005604 
Issued_on_Two_Bus_Simul_Util = 0.000259 
issued_two_Eff = 0.046211 
queue_avg = 0.036808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0368078
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191978 n_act=285 n_pre=277 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0029
n_activity=5053 dram_eff=0.1108
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 118a 191219i bk5: 113a 191492i bk6: 40a 192264i bk7: 32a 192580i bk8: 38a 192141i bk9: 31a 192599i bk10: 96a 191812i bk11: 92a 191963i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491071
Row_Buffer_Locality_read = 0.491071
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.582300
Bank_Level_Parallism_Col = 1.685193
Bank_Level_Parallism_Ready = 1.003571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.668693 

BW Util details:
bwutil = 0.002900 
total_CMD = 193084 
util_bw = 560 
Wasted_Col = 1843 
Wasted_Row = 1145 
Idle = 189536 

BW Util Bottlenecks: 
RCDc_limit = 2957 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191978 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 560 
Row_Bus_Util =  0.002911 
CoL_Bus_Util = 0.002900 
Either_Row_CoL_Bus_Util = 0.005728 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.014467 
queue_avg = 0.037745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0377452
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192012 n_act=281 n_pre=273 n_ref_event=0 n_req=558 n_rd=558 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00289
n_activity=5075 dram_eff=0.11
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 117a 191333i bk5: 116a 191434i bk6: 41a 192300i bk7: 29a 192512i bk8: 38a 192433i bk9: 28a 192680i bk10: 96a 191768i bk11: 93a 191829i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496416
Row_Buffer_Locality_read = 0.496416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.514342
Bank_Level_Parallism_Col = 1.577192
Bank_Level_Parallism_Ready = 1.001792
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559078 

BW Util details:
bwutil = 0.002890 
total_CMD = 193084 
util_bw = 558 
Wasted_Col = 1973 
Wasted_Row = 1025 
Idle = 189528 

BW Util Bottlenecks: 
RCDc_limit = 2978 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192012 
Read = 558 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 281 
n_pre = 273 
n_ref = 0 
n_req = 558 
total_req = 558 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 558 
Row_Bus_Util =  0.002869 
CoL_Bus_Util = 0.002890 
Either_Row_CoL_Bus_Util = 0.005552 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.037313 
queue_avg = 0.037144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0371445
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=192004 n_act=290 n_pre=282 n_ref_event=0 n_req=554 n_rd=554 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002869
n_activity=5053 dram_eff=0.1096
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 118a 191317i bk5: 113a 191492i bk6: 40a 192187i bk7: 28a 192638i bk8: 38a 192178i bk9: 27a 192564i bk10: 95a 191748i bk11: 95a 191762i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476534
Row_Buffer_Locality_read = 0.476534
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.600947
Bank_Level_Parallism_Col = 1.611567
Bank_Level_Parallism_Ready = 1.005415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584085 

BW Util details:
bwutil = 0.002869 
total_CMD = 193084 
util_bw = 554 
Wasted_Col = 1981 
Wasted_Row = 1056 
Idle = 189493 

BW Util Bottlenecks: 
RCDc_limit = 3054 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 192004 
Read = 554 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 290 
n_pre = 282 
n_ref = 0 
n_req = 554 
total_req = 554 

Dual Bus Interface Util: 
issued_total_row = 572 
issued_total_col = 554 
Row_Bus_Util =  0.002962 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.005593 
Issued_on_Two_Bus_Simul_Util = 0.000238 
issued_two_Eff = 0.042593 
queue_avg = 0.038315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0383149
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193084 n_nop=191984 n_act=283 n_pre=275 n_ref_event=0 n_req=556 n_rd=556 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00288
n_activity=5201 dram_eff=0.1069
bk0: 0a 193084i bk1: 0a 193084i bk2: 0a 193084i bk3: 0a 193084i bk4: 117a 191327i bk5: 110a 191580i bk6: 41a 192160i bk7: 33a 192526i bk8: 38a 192267i bk9: 30a 192635i bk10: 95a 191789i bk11: 92a 191922i bk12: 0a 193084i bk13: 0a 193084i bk14: 0a 193084i bk15: 0a 193084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491007
Row_Buffer_Locality_read = 0.491007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.500554
Bank_Level_Parallism_Col = 1.668109
Bank_Level_Parallism_Ready = 1.003597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642146 

BW Util details:
bwutil = 0.002880 
total_CMD = 193084 
util_bw = 556 
Wasted_Col = 1861 
Wasted_Row = 1191 
Idle = 189476 

BW Util Bottlenecks: 
RCDc_limit = 2959 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 189 
rwq = 0 
CCDLc_limit_alone = 189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 193084 
n_nop = 191984 
Read = 556 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 283 
n_pre = 275 
n_ref = 0 
n_req = 556 
total_req = 556 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 556 
Row_Bus_Util =  0.002890 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.005697 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.012727 
queue_avg = 0.036735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0367353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 647, Miss = 463, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 668, Miss = 477, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 633, Miss = 463, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 668, Miss = 478, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 668, Miss = 478, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 680, Miss = 474, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 677, Miss = 477, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 664, Miss = 475, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 689, Miss = 486, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 666, Miss = 473, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 669, Miss = 476, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 681, Miss = 476, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 631, Miss = 461, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 668, Miss = 479, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 649, Miss = 463, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 663, Miss = 479, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 679, Miss = 481, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 654, Miss = 467, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 674, Miss = 480, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 658, Miss = 467, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 638, Miss = 465, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 647, Miss = 471, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 651, Miss = 465, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 637, Miss = 469, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 657, Miss = 467, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 647, Miss = 469, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 638, Miss = 465, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 645, Miss = 468, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 480, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 656, Miss = 465, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 684, Miss = 481, Miss_rate = 0.703, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 645, Miss = 468, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 657, Miss = 468, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 633, Miss = 457, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 656, Miss = 467, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 656, Miss = 459, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 628, Miss = 455, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 653, Miss = 467, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 647, Miss = 456, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 649, Miss = 464, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 653, Miss = 457, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 653, Miss = 465, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 628, Miss = 456, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 651, Miss = 463, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 656, Miss = 467, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 656, Miss = 459, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 660, Miss = 468, Miss_rate = 0.709, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 636, Miss = 458, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 655, Miss = 463, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 658, Miss = 469, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 635, Miss = 463, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 658, Miss = 470, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 664, Miss = 474, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 664, Miss = 464, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 664, Miss = 473, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 640, Miss = 463, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 668, Miss = 475, Miss_rate = 0.711, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 644, Miss = 463, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 663, Miss = 472, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 663, Miss = 464, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 633, Miss = 461, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 658, Miss = 471, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 657, Miss = 463, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 659, Miss = 471, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41958
L2_total_cache_misses = 29971
L2_total_cache_miss_rate = 0.7143
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17388
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=41958
icnt_total_pkts_simt_to_mem=41958
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 41958
Req_Network_cycles = 257143
Req_Network_injected_packets_per_cycle =       0.1632 
Req_Network_conflicts_per_cycle =       0.0036
Req_Network_conflicts_per_cycle_util =       0.1091
Req_Bank_Level_Parallism =       4.9760
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0025

Reply_Network_injected_packets_num = 41958
Reply_Network_cycles = 257143
Reply_Network_injected_packets_per_cycle =        0.1632
Reply_Network_conflicts_per_cycle =        0.0101
Reply_Network_conflicts_per_cycle_util =       0.2396
Reply_Bank_Level_Parallism =       3.8753
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0020
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 7 sec (1747 sec)
gpgpu_simulation_rate = 1932 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-28.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 28
-grid dim = (28,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-28.traceg
GPGPU-Sim uArch: Shader 468 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x5a95eeb0, kernel=0x8274cd20
thread block = 0,0,0
GPGPU-Sim uArch: Shader 476 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5c161e70, kernel=0x8274cd20
thread block = 1,0,0
GPGPU-Sim uArch: Shader 484 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5d964e30, kernel=0x8274cd20
thread block = 2,0,0
GPGPU-Sim uArch: Shader 492 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x5f167df0, kernel=0x8274cd20
thread block = 3,0,0
GPGPU-Sim uArch: Shader 500 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6096adb0, kernel=0x8274cd20
thread block = 4,0,0
GPGPU-Sim uArch: Shader 508 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6216dd70, kernel=0x8274cd20
thread block = 5,0,0
GPGPU-Sim uArch: Shader 516 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x63970d30, kernel=0x8274cd20
thread block = 6,0,0
GPGPU-Sim uArch: Shader 524 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x65173cf0, kernel=0x8274cd20
thread block = 7,0,0
GPGPU-Sim uArch: Shader 532 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x66976cb0, kernel=0x8274cd20
thread block = 8,0,0
GPGPU-Sim uArch: Shader 540 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x68179c70, kernel=0x8274cd20
thread block = 9,0,0
GPGPU-Sim uArch: Shader 548 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6997cc30, kernel=0x8274cd20
thread block = 10,0,0
GPGPU-Sim uArch: Shader 556 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6b17fbf0, kernel=0x8274cd20
thread block = 11,0,0
GPGPU-Sim uArch: Shader 564 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6c982bb0, kernel=0x8274cd20
thread block = 12,0,0
GPGPU-Sim uArch: Shader 572 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6e185b70, kernel=0x8274cd20
thread block = 13,0,0
GPGPU-Sim uArch: Shader 580 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6f988b30, kernel=0x8274cd20
thread block = 14,0,0
GPGPU-Sim uArch: Shader 588 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7118baf0, kernel=0x8274cd20
thread block = 15,0,0
GPGPU-Sim uArch: Shader 596 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7298eab0, kernel=0x8274cd20
thread block = 16,0,0
GPGPU-Sim uArch: Shader 604 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x74191a70, kernel=0x8274cd20
thread block = 17,0,0
GPGPU-Sim uArch: Shader 612 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x75994a30, kernel=0x8274cd20
thread block = 18,0,0
GPGPU-Sim uArch: Shader 620 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x771979f0, kernel=0x8274cd20
thread block = 19,0,0
GPGPU-Sim uArch: Shader 628 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7899a9b0, kernel=0x8274cd20
thread block = 20,0,0
GPGPU-Sim uArch: Shader 636 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x7a19d970, kernel=0x8274cd20
thread block = 21,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x3bb2310, kernel=0x8274cd20
thread block = 22,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x53b52d0, kernel=0x8274cd20
thread block = 23,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x6bb8290, kernel=0x8274cd20
thread block = 24,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x83bb250, kernel=0x8274cd20
thread block = 25,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0x9bbe210, kernel=0x8274cd20
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 28 '_Z20needle_cuda_shared_1PiS_iiii'
Starting issue_block2core, core=0xb3c11d0, kernel=0x8274cd20
thread block = 27,0,0
Destroy streams for kernel 28: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 28 
gpu_sim_cycle = 9672
gpu_sim_insn = 250068
gpu_ipc =      25.8548
gpu_tot_sim_cycle = 266815
gpu_tot_sim_insn = 3625986
gpu_tot_ipc =      13.5899
gpu_tot_issued_cta = 406
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3213
partiton_level_parallism_total  =       0.1689
partiton_level_parallism_util =       7.1284
partiton_level_parallism_util_total  =       5.0819
L2_BW  =      11.6402 GB/Sec
L2_BW_total  =       6.1184 GB/Sec
gpu_total_sim_rate=2001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 672, Miss = 582, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 560, Miss = 485, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 45472
	L1D_total_cache_misses = 39382
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18676

Total_core_cache_fail_stats:
ctas_completed 406, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
788, 
gpgpu_n_tot_thrd_icount = 10237696
gpgpu_n_tot_w_icount = 319928
gpgpu_n_stall_shd_mem = 175798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26390
gpgpu_n_mem_write_global = 18676
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 117334
gpgpu_n_store_insn = 103936
gpgpu_n_shmem_insn = 740950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 170520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:812	W0_Idle:5436316	W0_Scoreboard:1386464	W1:13398	W2:12180	W3:12180	W4:12180	W5:12180	W6:12180	W7:12180	W8:12180	W9:12180	W10:12180	W11:12180	W12:12180	W13:12180	W14:12180	W15:12180	W16:135198	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:319928	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 211120 {8:26390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 747040 {40:18676,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1055600 {40:26390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149408 {8:18676,}
maxmflatency = 455 
max_icnt2mem_latency = 37 
maxmrqlatency = 143 
max_icnt2sh_latency = 7 
averagemflatency = 257 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 2 
mrq_lat_table:8353 	2078 	213 	319 	2070 	4609 	1511 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25883 	19183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	44917 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44599 	467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[1]:        16        18         9         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[2]:         9        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[3]:         9        17         8         7         0         0         0         0         0         0         0         0         8         7        18        17 
dram[4]:        17        17         8         8         0         0         0         0         0         0         0         0         8         8        18        18 
dram[5]:        17        17         8         7         0         0         0         0         0         0         0         0         9         7        18        17 
dram[6]:        19        19         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[7]:        19        18         8         6         0         0         0         0         0         0         0         0         8         6        17        17 
dram[8]:         8         8        17        17         0         0         0         0         0         0         0         0        19        19         9         9 
dram[9]:         8         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[10]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         9         5 
dram[11]:         8         6        19        18         0         0         0         0         0         0         0         0        17        17         7         6 
dram[12]:         8         6        19        19         0         0         0         0         0         0         0         0        17        17         8         5 
dram[13]:         9         6        19        18         0         0         0         0         0         0         0         0        17        17         9         6 
dram[14]:        12         8        17        17         0         0         0         0         0         0         0         0        19        19        10         9 
dram[15]:        12         8        17        17         0         0         0         0         0         0         0         0        19        18         9         9 
dram[16]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[17]:         0         0         0         0         8         6        17        17        19        18         9         6         0         0         0         0 
dram[18]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[19]:         0         0         0         0         8         7        19        18        17        17         8         7         0         0         0         0 
dram[20]:         0         0         0         0         8         5        19        19        17        17         8         5         0         0         0         0 
dram[21]:         0         0         0         0         9         7        19        18        17        17         8         7         0         0         0         0 
dram[22]:         0         0         0         0         8         8        17        17        19        19         8         8         0         0         0         0 
dram[23]:         0         0         0         0         8         6        17        17        19        18         8         6         0         0         0         0 
dram[24]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[25]:         0         0         0         0        19        18         9         8         8         8        17        17         0         0         0         0 
dram[26]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[27]:         0         0         0         0        17        17         8         5         8         5        19        18         0         0         0         0 
dram[28]:         0         0         0         0        17        17         8         8         8         8        19        19         0         0         0         0 
dram[29]:         0         0         0         0        17        17         9         5         9         6        19        18         0         0         0         0 
dram[30]:         0         0         0         0        19        19         8         6         8         5        17        17         0         0         0         0 
dram[31]:         0         0         0         0        19        18         8         8         8         8        17        17         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5406      5845      5844         0         0         0         0         0         0         0         0      5836      5837      5453      5462 
dram[1]:      5414      5423      5844      5841         0         0         0         0         0         0         0         0      5840      5837      5434      5443 
dram[2]:      5378      5387      5848      5847         0         0         0         0         0         0         0         0      5835      5833      5433      5442 
dram[3]:      5378      5361      5834      5848         0         0         0         0         0         0         0         0      5832      5831      5450      5459 
dram[4]:      5450      5459      5840      5839         0         0         0         0         0         0         0         0      5843      5841      5495      5362 
dram[5]:      5434      5442      5843      5840         0         0         0         0         0         0         0         0      5840      5839      5378      5387 
dram[6]:      5470      5478      5837      5836         0         0         0         0         0         0         0         0      5844      5845      5379      5390 
dram[7]:      5486      5490      5836      5835         0         0         0         0         0         0         0         0      5833      5845      5495      5362 
dram[8]:      5839      5838      5451      5459         0         0         0         0         0         0         0         0      5396      5407      5815      5859 
dram[9]:      5842      5839      5432      5442         0         0         0         0         0         0         0         0      5415      5423      5859      5856 
dram[10]:      5836      5835      5468      5478         0         0         0         0         0         0         0         0      5379      5387      5863      5862 
dram[11]:      5835      5832      5487      5490         0         0         0         0         0         0         0         0      5495      5360      5832      5863 
dram[12]:      5844      5843      5396      5406         0         0         0         0         0         0         0         0      5451      5459      5855      5854 
dram[13]:      5843      5840      5415      5423         0         0         0         0         0         0         0         0      5432      5443      5858      5855 
dram[14]:      5847      5846      5379      5387         0         0         0         0         0         0         0         0      5468      5478      5852      5851 
dram[15]:      5352      5847      5494      5360         0         0         0         0         0         0         0         0      5487      5490      5851      5850 
dram[16]:         0         0         0         0      5838      5839      5433      5441      5397      5406      5845      5844         0         0         0         0 
dram[17]:         0         0         0         0      5842      5838      5434      5444      5414      5423      5844      5841         0         0         0         0 
dram[18]:         0         0         0         0      5835      5834      5470      5480      5378      5387      5848      5847         0         0         0         0 
dram[19]:         0         0         0         0      5834      5831      5469      5477      5495      5361      5835      5848         0         0         0         0 
dram[20]:         0         0         0         0      5843      5842      5397      5406      5451      5459      5840      5839         0         0         0         0 
dram[21]:         0         0         0         0      5842      5839      5397      5405      5433      5442      5843      5840         0         0         0         0 
dram[22]:         0         0         0         0      5847      5846      5495      5361      5468      5479      5837      5836         0         0         0         0 
dram[23]:         0         0         0         0      5833      5846      5496      5361      5487      5491      5836      5835         0         0         0         0 
dram[24]:         0         0         0         0      5396      5405      5847      5844      5840      5839      5451      5459         0         0         0         0 
dram[25]:         0         0         0         0      5415      5424      5844      5843      5843      5840      5432      5443         0         0         0         0 
dram[26]:         0         0         0         0      5379      5388      5815      5847      5837      5836      5468      5479         0         0         0         0 
dram[27]:         0         0         0         0      5495      5360      5834      5848      5836      5833      5487      5491         0         0         0         0 
dram[28]:         0         0         0         0      5451      5460      5840      5839      5845      5844      5396      5407         0         0         0         0 
dram[29]:         0         0         0         0      5432      5441      5843      5840      5844      5841      5415      5423         0         0         0         0 
dram[30]:         0         0         0         0      5468      5477      5839      5836      5848      5847      5378      5387         0         0         0         0 
dram[31]:         0         0         0         0      5487      5489      5838      5836      5835      5848      5495      5361         0         0         0         0 
average row accesses per activate:
dram[0]:  2.088235  2.088235  1.533333  1.789474      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  2.181818  2.153846  2.270270 
dram[1]:  2.000000  2.057143  1.437500  1.888889      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.608696  1.647059  2.097561  2.352941 
dram[2]:  1.844156  2.056338  1.393939  1.809524      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.894737  2.333333  2.236842  2.305556 
dram[3]:  1.822785  2.000000  1.314286  1.789474      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.423077  1.666667  2.205128  2.216216 
dram[4]:  1.907895  2.028571  1.424242  1.809524      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.384615  2.333333  2.250000  2.289474 
dram[5]:  1.985714  1.972973  1.533333  1.789474      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.500000  1.666667  2.256410  2.263158 
dram[6]:  1.971831  2.059701  1.382353  1.700000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.440000  2.181818  2.256410  2.256410 
dram[7]:  2.044118  2.028986  1.393939  1.888889      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.440000  1.647059  2.256410  2.400000 
dram[8]:  1.324324  1.904762  1.916667  2.062500      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.309524  2.384615  1.307692  2.600000 
dram[9]:  1.405405  1.894737  1.985507  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.261905  2.325000  1.416667  1.666667 
dram[10]:  1.432432  1.714286  1.971429  2.063492      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.159091  2.209302  1.360000  2.000000 
dram[11]:  1.405405  1.888889  1.957143  2.063492      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.209302  2.333333  1.416667  1.625000 
dram[12]:  1.575758  1.714286  2.000000  2.093750      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.116279  2.166667  1.545455  2.000000 
dram[13]:  1.368421  1.888889  2.028571  2.093750      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.162791  2.289474  1.590909  1.625000 
dram[14]:  1.485714  1.739130  1.971831  2.092308      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.139535  2.342105  1.619048  2.600000 
dram[15]:  1.405405  1.894737  1.945205  2.028986      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.162791  2.170732  1.750000  1.666667 
dram[16]:      -nan      -nan      -nan      -nan  1.451613  1.894737  1.966667  2.153846  2.134615  2.234043  1.461538  3.000000      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan  1.466667  1.684211  2.089286  2.071429  2.096154  2.140000  1.727273  1.875000      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan  1.363636  1.777778  2.070175  2.072727  2.113208  2.137255  1.310345  1.733333      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan  1.333333  1.888889  2.052632  2.156863  2.137255  2.234043  1.407407  1.764706      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan  1.517241  1.684211  2.068965  2.107143  2.038461  2.100000  1.583333  1.733333      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan  1.294118  1.888889  2.103448  2.192308  2.018868  2.195652  1.560000  1.764706      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan  1.333333  1.894737  2.068965  2.188679  2.078431  2.195652  1.652174  3.000000      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan  1.333333  1.684211  2.033333  2.105263  2.098039  2.102041  1.560000  1.875000      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan  2.031250  2.100000  1.615385  1.875000  1.538462  1.647059  2.130435  2.130435      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan  2.062500  2.137931  1.312500  1.888889  1.576923  2.000000  2.040816  2.238095      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan  2.000000  2.135593  1.354839  1.789474  1.481481  2.000000  2.106383  2.209302      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan  1.970149  2.063492  1.272727  1.578947  1.464286  1.875000  2.127660  2.133333      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan  1.939394  2.103448  1.482759  1.789474  1.250000  2.000000  2.122449  2.357143      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan  2.015873  2.032258  1.500000  1.578947  1.666667  1.875000  2.170213  2.127660      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan  2.000000  2.067797  1.433333  1.875000  1.290323  1.647059  2.125000  2.125000      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan  1.984375  2.105263  1.354839  1.888889  1.428571  2.000000  2.125000  2.279070      -nan      -nan      -nan      -nan 
average row locality = 19181/9854 = 1.946519
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       142        46        34         0         0         0         0         0         0         0         0        36        24        84        84 
dram[1]:       144       144        46        34         0         0         0         0         0         0         0         0        37        28        86        80 
dram[2]:       142       146        46        38         0         0         0         0         0         0         0         0        36        28        85        83 
dram[3]:       144       150        46        34         0         0         0         0         0         0         0         0        37        30        86        82 
dram[4]:       145       142        47        38         0         0         0         0         0         0         0         0        36        28        90        87 
dram[5]:       139       146        46        34         0         0         0         0         0         0         0         0        36        30        88        86 
dram[6]:       140       138        47        34         0         0         0         0         0         0         0         0        36        24        88        88 
dram[7]:       139       140        46        34         0         0         0         0         0         0         0         0        36        28        88        84 
dram[8]:        49        40       138       132         0         0         0         0         0         0         0         0        97        93        34        26 
dram[9]:        52        36       137       136         0         0         0         0         0         0         0         0        95        93        34        30 
dram[10]:        53        36       138       130         0         0         0         0         0         0         0         0        95        95        34        22 
dram[11]:        52        34       137       130         0         0         0         0         0         0         0         0        95        91        34        26 
dram[12]:        52        36       140       134         0         0         0         0         0         0         0         0        91        91        34        22 
dram[13]:        52        34       142       134         0         0         0         0         0         0         0         0        93        87        35        26 
dram[14]:        52        40       140       136         0         0         0         0         0         0         0         0        92        89        34        26 
dram[15]:        52        36       142       140         0         0         0         0         0         0         0         0        93        89        35        30 
dram[16]:         0         0         0         0        45        36       118       112       111       105        38        30         0         0         0         0 
dram[17]:         0         0         0         0        44        32       117       116       109       107        38        30         0         0         0         0 
dram[18]:         0         0         0         0        45        32       118       114       112       109        38        26         0         0         0         0 
dram[19]:         0         0         0         0        44        34       117       110       109       105        38        30         0         0         0         0 
dram[20]:         0         0         0         0        44        32       120       118       106       105        38        26         0         0         0         0 
dram[21]:         0         0         0         0        44        34       122       114       107       101        39        30         0         0         0         0 
dram[22]:         0         0         0         0        44        36       120       116       106       101        38        30         0         0         0         0 
dram[23]:         0         0         0         0        44        32       122       120       107       103        39        30         0         0         0         0 
dram[24]:         0         0         0         0       130       126        42        30        40        28        98        98         0         0         0         0 
dram[25]:         0         0         0         0       132       124        42        34        41        32       100        94         0         0         0         0 
dram[26]:         0         0         0         0       130       126        42        34        40        32        99        95         0         0         0         0 
dram[27]:         0         0         0         0       132       130        42        30        41        30       100        96         0         0         0         0 
dram[28]:         0         0         0         0       128       122        43        34        40        32       104        99         0         0         0         0 
dram[29]:         0         0         0         0       127       126        42        30        40        30       102       100         0         0         0         0 
dram[30]:         0         0         0         0       128       122        43        30        40        28       102       102         0         0         0         0 
dram[31]:         0         0         0         0       127       120        42        34        40        32       102        98         0         0         0         0 
total dram reads = 19181
min_bank_accesses = 0!
chip skew: 617/587 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        494       466       970      1118    none      none      none      none      none      none      none      none        1027      1168       465       427
dram[1]:        497       473       973      1106    none      none      none      none      none      none      none      none         966      1062       461       436
dram[2]:        498       471      1021      1036    none      none      none      none      none      none      none      none        1021      1046       471       437
dram[3]:        498       473       992      1117    none      none      none      none      none      none      none      none         974      1001       493       457
dram[4]:        530       483       961      1019    none      none      none      none      none      none      none      none         988      1070       452       433
dram[5]:        518       477      1003      1096    none      none      none      none      none      none      none      none         984      1022       459       447
dram[6]:        514       472       961      1099    none      none      none      none      none      none      none      none         925      1196       457       430
dram[7]:        500       472      1007      1083    none      none      none      none      none      none      none      none         975      1084       457       435
dram[8]:        943      1009       517       476    none      none      none      none      none      none      none      none         456       437       993      1081
dram[9]:        878      1083       513       471    none      none      none      none      none      none      none      none         461       446       990       981
dram[10]:        839      1087       508       466    none      none      none      none      none      none      none      none         463       436       925      1224
dram[11]:        878      1116       496       469    none      none      none      none      none      none      none      none         460       440       943      1092
dram[12]:        843      1107       487       461    none      none      none      none      none      none      none      none         474       437      1033      1194
dram[13]:        851      1139       488       469    none      none      none      none      none      none      none      none         464       444       966      1071
dram[14]:        891      1031       488       467    none      none      none      none      none      none      none      none         474       440      1030      1057
dram[15]:        889      1104       490       467    none      none      none      none      none      none      none      none         493       456       967       960
dram[16]:     none      none      none      none         964      1023       486       458       467       449       982      1055    none      none      none      none  
dram[17]:     none      none      none      none        1007      1111       502       455       469       449       977      1055    none      none      none      none  
dram[18]:     none      none      none      none         965      1109       497       453       471       446       929      1184    none      none      none      none  
dram[19]:     none      none      none      none        1014      1050       483       460       466       449      1002      1071    none      none      none      none  
dram[20]:     none      none      none      none         972      1133       475       449       497       449      1019      1157    none      none      none      none  
dram[21]:     none      none      none      none         980      1072       473       457       473       453       966      1050    none      none      none      none  
dram[22]:     none      none      none      none        1029      1041       472       452       480       452      1020      1033    none      none      none      none  
dram[23]:     none      none      none      none         969      1135       476       450       496       456       966      1034    none      none      none      none  
dram[24]:     none      none      none      none         480       455       974      1146      1016      1140       482       443    none      none      none      none  
dram[25]:     none      none      none      none         482       463       981      1040       963      1036       468       448    none      none      none      none  
dram[26]:     none      none      none      none         481       460      1034      1052      1019      1036       475       447    none      none      none      none  
dram[27]:     none      none      none      none         484       459       947      1151       965      1070       492       454    none      none      none      none  
dram[28]:     none      none      none      none         503       469       967      1032       988      1057       464       444    none      none      none      none  
dram[29]:     none      none      none      none         509       464      1010      1127       976      1094       466       449    none      none      none      none  
dram[30]:     none      none      none      none         505       461       965      1123       930      1166       468       442    none      none      none      none  
dram[31]:     none      none      none      none         491       466      1018      1019      1026      1056       464       445    none      none      none      none  
maximum mf latency per bank:
dram[0]:        429       400       416       400         0         0         0         0         0         0         0         0       390       394       448       396
dram[1]:        448       407       397       400         0         0         0         0         0         0         0         0       403       401       431       408
dram[2]:        430       400       397       394         0         0         0         0         0         0         0         0       412       397       442       384
dram[3]:        439       407       398       398         0         0         0         0         0         0         0         0       401       404       451       426
dram[4]:        421       408       399       408         0         0         0         0         0         0         0         0       396       398       408       379
dram[5]:        404       409       397       400         0         0         0         0         0         0         0         0       403       399       408       400
dram[6]:        455       429       398       402         0         0         0         0         0         0         0         0       400       393       407       406
dram[7]:        425       405       397       401         0         0         0         0         0         0         0         0       402       400       401       400
dram[8]:        397       394       445       408         0         0         0         0         0         0         0         0       408       406       394       382
dram[9]:        401       395       423       402         0         0         0         0         0         0         0         0       409       400       394       405
dram[10]:        399       404       451       429         0         0         0         0         0         0         0         0       408       406       397       378
dram[11]:        398       395       442       405         0         0         0         0         0         0         0         0       401       400       397       399
dram[12]:        397       402       428       400         0         0         0         0         0         0         0         0       403       402       413       381
dram[13]:        399       399       448       406         0         0         0         0         0         0         0         0       412       408       394       400
dram[14]:        399       399       431       400         0         0         0         0         0         0         0         0       442       404       386       384
dram[15]:        399       395       448       406         0         0         0         0         0         0         0         0       452       429       393       397
dram[16]:          0         0         0         0       397       400       444       408       408       406       398       403         0         0         0         0
dram[17]:          0         0         0         0       397       399       404       402       409       400       398       400         0         0         0         0
dram[18]:          0         0         0         0       402       407       451       429       412       406       404       409         0         0         0         0
dram[19]:          0         0         0         0       398       400       442       405       401       400       397       399         0         0         0         0
dram[20]:          0         0         0         0       401       400       409       401       404       402       397       401         0         0         0         0
dram[21]:          0         0         0         0       401       399       444       406       412       408       397       400         0         0         0         0
dram[22]:          0         0         0         0       396       399       408       400       442       404       396       399         0         0         0         0
dram[23]:          0         0         0         0       397       401       441       406       452       429       397       403         0         0         0         0
dram[24]:          0         0         0         0       420       400       395       399       393       399       404       404         0         0         0         0
dram[25]:          0         0         0         0       448       406       397       405       398       400       412       408         0         0         0         0
dram[26]:          0         0         0         0       430       400       399       402       396       400       413       402         0         0         0         0
dram[27]:          0         0         0         0       444       406       397       398       397       400       412       406         0         0         0         0
dram[28]:          0         0         0         0       444       409       401       402       397       401       408       406         0         0         0         0
dram[29]:          0         0         0         0       421       402       397       398       403       399       408       400         0         0         0         0
dram[30]:          0         0         0         0       455       429       398       403       398       398       410       406         0         0         0         0
dram[31]:          0         0         0         0       442       405       398       401       397       399       401       400         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199203 n_act=296 n_pre=288 n_ref_event=0 n_req=592 n_rd=592 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002955
n_activity=5807 dram_eff=0.1019
bk0: 142a 198135i bk1: 142a 198272i bk2: 46a 199439i bk3: 34a 199787i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199629i bk13: 24a 200040i bk14: 84a 199211i bk15: 84a 199306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.304852
Bank_Level_Parallism_Col = 1.551075
Bank_Level_Parallism_Ready = 1.003378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519585 

BW Util details:
bwutil = 0.002955 
total_CMD = 200347 
util_bw = 592 
Wasted_Col = 2135 
Wasted_Row = 1416 
Idle = 196204 

BW Util Bottlenecks: 
RCDc_limit = 3140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199203 
Read = 592 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 296 
n_pre = 288 
n_ref = 0 
n_req = 592 
total_req = 592 

Dual Bus Interface Util: 
issued_total_row = 584 
issued_total_col = 592 
Row_Bus_Util =  0.002915 
CoL_Bus_Util = 0.002955 
Either_Row_CoL_Bus_Util = 0.005710 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.027972 
queue_avg = 0.036771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0367712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199168 n_act=307 n_pre=299 n_ref_event=0 n_req=599 n_rd=599 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00299
n_activity=5613 dram_eff=0.1067
bk0: 144a 198021i bk1: 144a 198140i bk2: 46a 199380i bk3: 34a 199811i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 37a 199664i bk13: 28a 199836i bk14: 86a 199129i bk15: 80a 199331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487479
Row_Buffer_Locality_read = 0.487479
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.496403
Bank_Level_Parallism_Col = 1.627734
Bank_Level_Parallism_Ready = 1.003339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.611328 

BW Util details:
bwutil = 0.002990 
total_CMD = 200347 
util_bw = 599 
Wasted_Col = 2073 
Wasted_Row = 1359 
Idle = 196316 

BW Util Bottlenecks: 
RCDc_limit = 3241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199168 
Read = 599 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 307 
n_pre = 299 
n_ref = 0 
n_req = 599 
total_req = 599 

Dual Bus Interface Util: 
issued_total_row = 606 
issued_total_col = 599 
Row_Bus_Util =  0.003025 
CoL_Bus_Util = 0.002990 
Either_Row_CoL_Bus_Util = 0.005885 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.022053 
queue_avg = 0.042616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0426161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199158 n_act=307 n_pre=299 n_ref_event=0 n_req=604 n_rd=604 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003015
n_activity=6015 dram_eff=0.1004
bk0: 142a 197998i bk1: 146a 198308i bk2: 46a 199348i bk3: 38a 199712i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199778i bk13: 28a 200023i bk14: 85a 199198i bk15: 83a 199292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491722
Row_Buffer_Locality_read = 0.491722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.299669
Bank_Level_Parallism_Col = 1.600306
Bank_Level_Parallism_Ready = 1.004967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577335 

BW Util details:
bwutil = 0.003015 
total_CMD = 200347 
util_bw = 604 
Wasted_Col = 2131 
Wasted_Row = 1493 
Idle = 196119 

BW Util Bottlenecks: 
RCDc_limit = 3229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199158 
Read = 604 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 307 
n_pre = 299 
n_ref = 0 
n_req = 604 
total_req = 604 

Dual Bus Interface Util: 
issued_total_row = 606 
issued_total_col = 604 
Row_Bus_Util =  0.003025 
CoL_Bus_Util = 0.003015 
Either_Row_CoL_Bus_Util = 0.005935 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.017662 
queue_avg = 0.038728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0387278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199120 n_act=328 n_pre=320 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00304
n_activity=5998 dram_eff=0.1015
bk0: 144a 197914i bk1: 150a 198103i bk2: 46a 199284i bk3: 34a 199794i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 37a 199534i bk13: 30a 199794i bk14: 86a 199157i bk15: 82a 199224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.461412
Row_Buffer_Locality_read = 0.461412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.465859
Bank_Level_Parallism_Col = 1.598188
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573551 

BW Util details:
bwutil = 0.003040 
total_CMD = 200347 
util_bw = 609 
Wasted_Col = 2274 
Wasted_Row = 1408 
Idle = 196056 

BW Util Bottlenecks: 
RCDc_limit = 3462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199120 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 328 
n_pre = 320 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 609 
Row_Bus_Util =  0.003234 
CoL_Bus_Util = 0.003040 
Either_Row_CoL_Bus_Util = 0.006124 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.024450 
queue_avg = 0.045222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0452215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199134 n_act=316 n_pre=308 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00306
n_activity=5854 dram_eff=0.1047
bk0: 145a 197922i bk1: 142a 198216i bk2: 47a 199323i bk3: 38a 199706i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199561i bk13: 28a 200017i bk14: 90a 199219i bk15: 87a 199245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484502
Row_Buffer_Locality_read = 0.484502
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.451830
Bank_Level_Parallism_Col = 1.612843
Bank_Level_Parallism_Ready = 1.004894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598573 

BW Util details:
bwutil = 0.003060 
total_CMD = 200347 
util_bw = 613 
Wasted_Col = 2168 
Wasted_Row = 1371 
Idle = 196195 

BW Util Bottlenecks: 
RCDc_limit = 3323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199134 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 316 
n_pre = 308 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 624 
issued_total_col = 613 
Row_Bus_Util =  0.003115 
CoL_Bus_Util = 0.003060 
Either_Row_CoL_Bus_Util = 0.006054 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.019786 
queue_avg = 0.041822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0418224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199144 n_act=312 n_pre=304 n_ref_event=0 n_req=605 n_rd=605 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00302
n_activity=5907 dram_eff=0.1024
bk0: 139a 198139i bk1: 146a 198076i bk2: 46a 199452i bk3: 34a 199787i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199632i bk13: 30a 199792i bk14: 88a 199174i bk15: 86a 199239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484298
Row_Buffer_Locality_read = 0.484298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.401809
Bank_Level_Parallism_Col = 1.585174
Bank_Level_Parallism_Ready = 1.003306
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561213 

BW Util details:
bwutil = 0.003020 
total_CMD = 200347 
util_bw = 605 
Wasted_Col = 2184 
Wasted_Row = 1412 
Idle = 196146 

BW Util Bottlenecks: 
RCDc_limit = 3282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199144 
Read = 605 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 312 
n_pre = 304 
n_ref = 0 
n_req = 605 
total_req = 605 

Dual Bus Interface Util: 
issued_total_row = 616 
issued_total_col = 605 
Row_Bus_Util =  0.003075 
CoL_Bus_Util = 0.003020 
Either_Row_CoL_Bus_Util = 0.006005 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.014963 
queue_avg = 0.040215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0402152
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199193 n_act=306 n_pre=298 n_ref_event=0 n_req=595 n_rd=595 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=5807 dram_eff=0.1025
bk0: 140a 198178i bk1: 138a 198368i bk2: 47a 199292i bk3: 34a 199746i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199587i bk13: 24a 200045i bk14: 88a 199162i bk15: 88a 199175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485714
Row_Buffer_Locality_read = 0.485714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.375514
Bank_Level_Parallism_Col = 1.552779
Bank_Level_Parallism_Ready = 1.006723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532264 

BW Util details:
bwutil = 0.002970 
total_CMD = 200347 
util_bw = 595 
Wasted_Col = 2210 
Wasted_Row = 1328 
Idle = 196214 

BW Util Bottlenecks: 
RCDc_limit = 3254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199193 
Read = 595 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 306 
n_pre = 298 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 595 
Row_Bus_Util =  0.003015 
CoL_Bus_Util = 0.002970 
Either_Row_CoL_Bus_Util = 0.005760 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.038995 
queue_avg = 0.040290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0402901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199171 n_act=304 n_pre=296 n_ref_event=0 n_req=595 n_rd=595 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=5946 dram_eff=0.1001
bk0: 139a 198268i bk1: 140a 198286i bk2: 46a 199324i bk3: 34a 199810i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 36a 199599i bk13: 28a 199839i bk14: 88a 199179i bk15: 84a 199275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489076
Row_Buffer_Locality_read = 0.489076
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.355304
Bank_Level_Parallism_Col = 1.596295
Bank_Level_Parallism_Ready = 1.003361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558858 

BW Util details:
bwutil = 0.002970 
total_CMD = 200347 
util_bw = 595 
Wasted_Col = 2120 
Wasted_Row = 1442 
Idle = 196190 

BW Util Bottlenecks: 
RCDc_limit = 3196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199171 
Read = 595 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 304 
n_pre = 296 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 600 
issued_total_col = 595 
Row_Bus_Util =  0.002995 
CoL_Bus_Util = 0.002970 
Either_Row_CoL_Bus_Util = 0.005870 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.016156 
queue_avg = 0.039187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.039187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199150 n_act=311 n_pre=303 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00304
n_activity=5684 dram_eff=0.1071
bk0: 49a 199182i bk1: 40a 199719i bk2: 138a 198064i bk3: 132a 198428i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 97a 199157i bk13: 93a 199232i bk14: 34a 199544i bk15: 26a 200067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489327
Row_Buffer_Locality_read = 0.489327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.484336
Bank_Level_Parallism_Col = 1.647196
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.615265 

BW Util details:
bwutil = 0.003040 
total_CMD = 200347 
util_bw = 609 
Wasted_Col = 2073 
Wasted_Row = 1340 
Idle = 196325 

BW Util Bottlenecks: 
RCDc_limit = 3237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199150 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 311 
n_pre = 303 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 609 
Row_Bus_Util =  0.003065 
CoL_Bus_Util = 0.003040 
Either_Row_CoL_Bus_Util = 0.005975 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.021721 
queue_avg = 0.040125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0401254
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199141 n_act=317 n_pre=309 n_ref_event=0 n_req=613 n_rd=613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00306
n_activity=5991 dram_eff=0.1023
bk0: 52a 199258i bk1: 36a 199791i bk2: 137a 198175i bk3: 136a 198286i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 95a 199080i bk13: 93a 199193i bk14: 34a 199607i bk15: 30a 199800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482871
Row_Buffer_Locality_read = 0.482871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.432968
Bank_Level_Parallism_Col = 1.566898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530077 

BW Util details:
bwutil = 0.003060 
total_CMD = 200347 
util_bw = 613 
Wasted_Col = 2250 
Wasted_Row = 1329 
Idle = 196155 

BW Util Bottlenecks: 
RCDc_limit = 3348 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199141 
Read = 613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 317 
n_pre = 309 
n_ref = 0 
n_req = 613 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 626 
issued_total_col = 613 
Row_Bus_Util =  0.003125 
CoL_Bus_Util = 0.003060 
Either_Row_CoL_Bus_Util = 0.006020 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.027363 
queue_avg = 0.039596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0395963
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199166 n_act=314 n_pre=306 n_ref_event=0 n_req=603 n_rd=603 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00301
n_activity=5847 dram_eff=0.1031
bk0: 53a 199257i bk1: 36a 199725i bk2: 138a 198191i bk3: 130a 198487i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 95a 198985i bk13: 95a 199078i bk14: 34a 199589i bk15: 22a 200039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479270
Row_Buffer_Locality_read = 0.479270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.414059
Bank_Level_Parallism_Col = 1.545685
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515591 

BW Util details:
bwutil = 0.003010 
total_CMD = 200347 
util_bw = 603 
Wasted_Col = 2277 
Wasted_Row = 1274 
Idle = 196193 

BW Util Bottlenecks: 
RCDc_limit = 3326 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199166 
Read = 603 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 314 
n_pre = 306 
n_ref = 0 
n_req = 603 
total_req = 603 

Dual Bus Interface Util: 
issued_total_row = 620 
issued_total_col = 603 
Row_Bus_Util =  0.003095 
CoL_Bus_Util = 0.003010 
Either_Row_CoL_Bus_Util = 0.005895 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.035563 
queue_avg = 0.040165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0401653
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199163 n_act=310 n_pre=302 n_ref_event=0 n_req=599 n_rd=599 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00299
n_activity=6009 dram_eff=0.09968
bk0: 52a 199259i bk1: 34a 199820i bk2: 137a 198196i bk3: 130a 198451i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 95a 199082i bk13: 91a 199180i bk14: 34a 199637i bk15: 26a 199884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482471
Row_Buffer_Locality_read = 0.482471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.364813
Bank_Level_Parallism_Col = 1.587858
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548265 

BW Util details:
bwutil = 0.002990 
total_CMD = 200347 
util_bw = 599 
Wasted_Col = 2184 
Wasted_Row = 1389 
Idle = 196175 

BW Util Bottlenecks: 
RCDc_limit = 3257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199163 
Read = 599 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 310 
n_pre = 302 
n_ref = 0 
n_req = 599 
total_req = 599 

Dual Bus Interface Util: 
issued_total_row = 612 
issued_total_col = 599 
Row_Bus_Util =  0.003055 
CoL_Bus_Util = 0.002990 
Either_Row_CoL_Bus_Util = 0.005910 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.022804 
queue_avg = 0.038758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0387578
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199194 n_act=306 n_pre=298 n_ref_event=0 n_req=600 n_rd=600 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002995
n_activity=6073 dram_eff=0.0988
bk0: 52a 199412i bk1: 36a 199729i bk2: 140a 198162i bk3: 134a 198400i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 91a 199108i bk13: 91a 199161i bk14: 34a 199695i bk15: 22a 200034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490000
Row_Buffer_Locality_read = 0.490000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.281840
Bank_Level_Parallism_Col = 1.529736
Bank_Level_Parallism_Ready = 1.006667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510646 

BW Util details:
bwutil = 0.002995 
total_CMD = 200347 
util_bw = 600 
Wasted_Col = 2253 
Wasted_Row = 1387 
Idle = 196107 

BW Util Bottlenecks: 
RCDc_limit = 3258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199194 
Read = 600 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 306 
n_pre = 298 
n_ref = 0 
n_req = 600 
total_req = 600 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 600 
Row_Bus_Util =  0.003015 
CoL_Bus_Util = 0.002995 
Either_Row_CoL_Bus_Util = 0.005755 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.044232 
queue_avg = 0.036726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0367263
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199154 n_act=309 n_pre=301 n_ref_event=0 n_req=603 n_rd=603 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00301
n_activity=5875 dram_eff=0.1026
bk0: 52a 199235i bk1: 34a 199812i bk2: 142a 198161i bk3: 134a 198349i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 93a 199060i bk13: 87a 199209i bk14: 35a 199698i bk15: 26a 199868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487562
Row_Buffer_Locality_read = 0.487562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.443602
Bank_Level_Parallism_Col = 1.639127
Bank_Level_Parallism_Ready = 1.011609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613016 

BW Util details:
bwutil = 0.003010 
total_CMD = 200347 
util_bw = 603 
Wasted_Col = 2079 
Wasted_Row = 1405 
Idle = 196260 

BW Util Bottlenecks: 
RCDc_limit = 3239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199154 
Read = 603 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 309 
n_pre = 301 
n_ref = 0 
n_req = 603 
total_req = 603 

Dual Bus Interface Util: 
issued_total_row = 610 
issued_total_col = 603 
Row_Bus_Util =  0.003045 
CoL_Bus_Util = 0.003010 
Either_Row_CoL_Bus_Util = 0.005955 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.016764 
queue_avg = 0.040729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0407293
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199155 n_act=306 n_pre=298 n_ref_event=0 n_req=609 n_rd=609 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00304
n_activity=5991 dram_eff=0.1017
bk0: 52a 199267i bk1: 40a 199650i bk2: 140a 198204i bk3: 136a 198469i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 92a 199047i bk13: 89a 199253i bk14: 34a 199767i bk15: 26a 200065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497537
Row_Buffer_Locality_read = 0.497537
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.308961
Bank_Level_Parallism_Col = 1.573419
Bank_Level_Parallism_Ready = 1.004926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547063 

BW Util details:
bwutil = 0.003040 
total_CMD = 200347 
util_bw = 609 
Wasted_Col = 2173 
Wasted_Row = 1403 
Idle = 196162 

BW Util Bottlenecks: 
RCDc_limit = 3220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199155 
Read = 609 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 306 
n_pre = 298 
n_ref = 0 
n_req = 609 
total_req = 609 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 609 
Row_Bus_Util =  0.003015 
CoL_Bus_Util = 0.003040 
Either_Row_CoL_Bus_Util = 0.005950 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.017617 
queue_avg = 0.036971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0369709
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199141 n_act=320 n_pre=312 n_ref_event=0 n_req=617 n_rd=617 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00308
n_activity=5931 dram_eff=0.104
bk0: 52a 199217i bk1: 36a 199788i bk2: 142a 198059i bk3: 140a 198276i bk4: 0a 200347i bk5: 0a 200347i bk6: 0a 200347i bk7: 0a 200347i bk8: 0a 200347i bk9: 0a 200347i bk10: 0a 200347i bk11: 0a 200347i bk12: 93a 199037i bk13: 89a 199117i bk14: 35a 199780i bk15: 30a 199811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481361
Row_Buffer_Locality_read = 0.481361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.463671
Bank_Level_Parallism_Col = 1.598306
Bank_Level_Parallism_Ready = 1.011345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564065 

BW Util details:
bwutil = 0.003080 
total_CMD = 200347 
util_bw = 617 
Wasted_Col = 2216 
Wasted_Row = 1351 
Idle = 196163 

BW Util Bottlenecks: 
RCDc_limit = 3363 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199141 
Read = 617 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 320 
n_pre = 312 
n_ref = 0 
n_req = 617 
total_req = 617 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 617 
Row_Bus_Util =  0.003155 
CoL_Bus_Util = 0.003080 
Either_Row_CoL_Bus_Util = 0.006020 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.035655 
queue_avg = 0.042451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0424513
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199188 n_act=297 n_pre=289 n_ref_event=0 n_req=595 n_rd=595 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=5280 dram_eff=0.1127
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 45a 199399i bk5: 36a 199776i bk6: 118a 198529i bk7: 112a 198790i bk8: 111a 198822i bk9: 105a 198954i bk10: 38a 199569i bk11: 30a 200070i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500840
Row_Buffer_Locality_read = 0.500840
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.571895
Bank_Level_Parallism_Col = 1.673537
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.654988 

BW Util details:
bwutil = 0.002970 
total_CMD = 200347 
util_bw = 595 
Wasted_Col = 1934 
Wasted_Row = 1150 
Idle = 196668 

BW Util Bottlenecks: 
RCDc_limit = 3069 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199188 
Read = 595 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 297 
n_pre = 289 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 586 
issued_total_col = 595 
Row_Bus_Util =  0.002925 
CoL_Bus_Util = 0.002970 
Either_Row_CoL_Bus_Util = 0.005785 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.018982 
queue_avg = 0.036681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0366814
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199223 n_act=301 n_pre=293 n_ref_event=0 n_req=593 n_rd=593 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00296
n_activity=5427 dram_eff=0.1093
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199470i bk5: 32a 199779i bk6: 117a 198666i bk7: 116a 198711i bk8: 109a 198784i bk9: 107a 198904i bk10: 38a 199701i bk11: 30a 199880i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492411
Row_Buffer_Locality_read = 0.492411
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.467187
Bank_Level_Parallism_Col = 1.541761
Bank_Level_Parallism_Ready = 1.001686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525207 

BW Util details:
bwutil = 0.002960 
total_CMD = 200347 
util_bw = 593 
Wasted_Col = 2172 
Wasted_Row = 1075 
Idle = 196507 

BW Util Bottlenecks: 
RCDc_limit = 3194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199223 
Read = 593 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 301 
n_pre = 293 
n_ref = 0 
n_req = 593 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 594 
issued_total_col = 593 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.002960 
Either_Row_CoL_Bus_Util = 0.005610 
Issued_on_Two_Bus_Simul_Util = 0.000314 
issued_two_Eff = 0.056050 
queue_avg = 0.036052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0360525
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199192 n_act=311 n_pre=303 n_ref_event=0 n_req=594 n_rd=594 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002965
n_activity=5393 dram_eff=0.1101
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 45a 199306i bk5: 32a 199824i bk6: 118a 198641i bk7: 114a 198744i bk8: 112a 198695i bk9: 109a 198821i bk10: 38a 199462i bk11: 26a 199887i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476431
Row_Buffer_Locality_read = 0.476431
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.596829
Bank_Level_Parallism_Col = 1.599468
Bank_Level_Parallism_Ready = 1.001683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577828 

BW Util details:
bwutil = 0.002965 
total_CMD = 200347 
util_bw = 594 
Wasted_Col = 2151 
Wasted_Row = 1102 
Idle = 196500 

BW Util Bottlenecks: 
RCDc_limit = 3275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199192 
Read = 594 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 311 
n_pre = 303 
n_ref = 0 
n_req = 594 
total_req = 594 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 594 
Row_Bus_Util =  0.003065 
CoL_Bus_Util = 0.002965 
Either_Row_CoL_Bus_Util = 0.005765 
Issued_on_Two_Bus_Simul_Util = 0.000265 
issued_two_Eff = 0.045887 
queue_avg = 0.039741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0397411
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199197 n_act=301 n_pre=293 n_ref_event=0 n_req=587 n_rd=587 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00293
n_activity=5567 dram_eff=0.1054
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199331i bk5: 34a 199812i bk6: 117a 198641i bk7: 110a 198847i bk8: 109a 198870i bk9: 105a 198988i bk10: 38a 199559i bk11: 30a 199833i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487223
Row_Buffer_Locality_read = 0.487223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.430659
Bank_Level_Parallism_Col = 1.601798
Bank_Level_Parallism_Ready = 1.003407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579132 

BW Util details:
bwutil = 0.002930 
total_CMD = 200347 
util_bw = 587 
Wasted_Col = 2085 
Wasted_Row = 1229 
Idle = 196446 

BW Util Bottlenecks: 
RCDc_limit = 3158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199197 
Read = 587 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 301 
n_pre = 293 
n_ref = 0 
n_req = 587 
total_req = 587 

Dual Bus Interface Util: 
issued_total_row = 594 
issued_total_col = 587 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.002930 
Either_Row_CoL_Bus_Util = 0.005740 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.026957 
queue_avg = 0.035823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0358228
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199233 n_act=303 n_pre=295 n_ref_event=0 n_req=589 n_rd=589 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00294
n_activity=5469 dram_eff=0.1077
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199472i bk5: 32a 199794i bk6: 120a 198554i bk7: 118a 198669i bk8: 106a 198801i bk9: 105a 198925i bk10: 38a 199636i bk11: 26a 199908i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485569
Row_Buffer_Locality_read = 0.485569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.485382
Bank_Level_Parallism_Col = 1.551074
Bank_Level_Parallism_Ready = 1.001698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539389 

BW Util details:
bwutil = 0.002940 
total_CMD = 200347 
util_bw = 589 
Wasted_Col = 2175 
Wasted_Row = 1101 
Idle = 196482 

BW Util Bottlenecks: 
RCDc_limit = 3234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199233 
Read = 589 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 303 
n_pre = 295 
n_ref = 0 
n_req = 589 
total_req = 589 

Dual Bus Interface Util: 
issued_total_row = 598 
issued_total_col = 589 
Row_Bus_Util =  0.002985 
CoL_Bus_Util = 0.002940 
Either_Row_CoL_Bus_Util = 0.005560 
Issued_on_Two_Bus_Simul_Util = 0.000364 
issued_two_Eff = 0.065530 
queue_avg = 0.036367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0363669
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199171 n_act=303 n_pre=295 n_ref_event=0 n_req=591 n_rd=591 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00295
n_activity=5300 dram_eff=0.1115
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199310i bk5: 34a 199812i bk6: 122a 198607i bk7: 114a 198806i bk8: 107a 198738i bk9: 101a 198966i bk10: 39a 199597i bk11: 30a 199833i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487310
Row_Buffer_Locality_read = 0.487310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.633179
Bank_Level_Parallism_Col = 1.759829
Bank_Level_Parallism_Ready = 1.003384
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743162 

BW Util details:
bwutil = 0.002950 
total_CMD = 200347 
util_bw = 591 
Wasted_Col = 1852 
Wasted_Row = 1240 
Idle = 196664 

BW Util Bottlenecks: 
RCDc_limit = 3129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199171 
Read = 591 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 303 
n_pre = 295 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 598 
issued_total_col = 591 
Row_Bus_Util =  0.002985 
CoL_Bus_Util = 0.002950 
Either_Row_CoL_Bus_Util = 0.005870 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.011054 
queue_avg = 0.036886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.036886
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199199 n_act=293 n_pre=285 n_ref_event=0 n_req=591 n_rd=591 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00295
n_activity=5637 dram_eff=0.1048
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199332i bk5: 36a 199773i bk6: 120a 198643i bk7: 116a 198833i bk8: 106a 198823i bk9: 101a 198992i bk10: 38a 199661i bk11: 30a 200075i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504230
Row_Buffer_Locality_read = 0.504230
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.349275
Bank_Level_Parallism_Col = 1.579134
Bank_Level_Parallism_Ready = 1.001692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569291 

BW Util details:
bwutil = 0.002950 
total_CMD = 200347 
util_bw = 591 
Wasted_Col = 2066 
Wasted_Row = 1274 
Idle = 196416 

BW Util Bottlenecks: 
RCDc_limit = 3080 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199199 
Read = 591 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 293 
n_pre = 285 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 578 
issued_total_col = 591 
Row_Bus_Util =  0.002885 
CoL_Bus_Util = 0.002950 
Either_Row_CoL_Bus_Util = 0.005730 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.018293 
queue_avg = 0.034286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0342855
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199192 n_act=310 n_pre=302 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00298
n_activity=5513 dram_eff=0.1083
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 44a 199353i bk5: 32a 199764i bk6: 122a 198487i bk7: 120a 198661i bk8: 107a 198799i bk9: 103a 198896i bk10: 39a 199592i bk11: 30a 199879i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480737
Row_Buffer_Locality_read = 0.480737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.554471
Bank_Level_Parallism_Col = 1.618974
Bank_Level_Parallism_Ready = 1.005025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605862 

BW Util details:
bwutil = 0.002980 
total_CMD = 200347 
util_bw = 597 
Wasted_Col = 2108 
Wasted_Row = 1187 
Idle = 196455 

BW Util Bottlenecks: 
RCDc_limit = 3267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199192 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 310 
n_pre = 302 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 612 
issued_total_col = 597 
Row_Bus_Util =  0.003055 
CoL_Bus_Util = 0.002980 
Either_Row_CoL_Bus_Util = 0.005765 
Issued_on_Two_Bus_Simul_Util = 0.000270 
issued_two_Eff = 0.046753 
queue_avg = 0.038623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.038623
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199213 n_act=301 n_pre=293 n_ref_event=0 n_req=592 n_rd=592 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002955
n_activity=5511 dram_eff=0.1074
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 130a 198371i bk5: 126a 198536i bk6: 42a 199586i bk7: 30a 199871i bk8: 40a 199547i bk9: 28a 199828i bk10: 98a 199012i bk11: 98a 199064i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491554
Row_Buffer_Locality_read = 0.491554
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.431407
Bank_Level_Parallism_Col = 1.581243
Bank_Level_Parallism_Ready = 1.005068
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565419 

BW Util details:
bwutil = 0.002955 
total_CMD = 200347 
util_bw = 592 
Wasted_Col = 2112 
Wasted_Row = 1225 
Idle = 196418 

BW Util Bottlenecks: 
RCDc_limit = 3181 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199213 
Read = 592 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 301 
n_pre = 293 
n_ref = 0 
n_req = 592 
total_req = 592 

Dual Bus Interface Util: 
issued_total_row = 594 
issued_total_col = 592 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.002955 
Either_Row_CoL_Bus_Util = 0.005660 
Issued_on_Two_Bus_Simul_Util = 0.000260 
issued_two_Eff = 0.045855 
queue_avg = 0.035883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0358827
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199163 n_act=305 n_pre=297 n_ref_event=0 n_req=599 n_rd=599 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00299
n_activity=5316 dram_eff=0.1127
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 132a 198380i bk5: 124a 198572i bk6: 42a 199376i bk7: 34a 199799i bk8: 41a 199571i bk9: 32a 199878i bk10: 100a 198892i bk11: 94a 199101i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490818
Row_Buffer_Locality_read = 0.490818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.598304
Bank_Level_Parallism_Col = 1.703856
Bank_Level_Parallism_Ready = 1.008347
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.687449 

BW Util details:
bwutil = 0.002990 
total_CMD = 200347 
util_bw = 599 
Wasted_Col = 1942 
Wasted_Row = 1233 
Idle = 196573 

BW Util Bottlenecks: 
RCDc_limit = 3166 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199163 
Read = 599 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 305 
n_pre = 297 
n_ref = 0 
n_req = 599 
total_req = 599 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 599 
Row_Bus_Util =  0.003005 
CoL_Bus_Util = 0.002990 
Either_Row_CoL_Bus_Util = 0.005910 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.014358 
queue_avg = 0.038952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0389524
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199164 n_act=307 n_pre=299 n_ref_event=0 n_req=598 n_rd=598 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002985
n_activity=5610 dram_eff=0.1066
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 130a 198417i bk5: 126a 198648i bk6: 42a 199408i bk7: 34a 199761i bk8: 40a 199514i bk9: 32a 199858i bk10: 99a 198942i bk11: 95a 199099i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486622
Row_Buffer_Locality_read = 0.486622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.459419
Bank_Level_Parallism_Col = 1.628705
Bank_Level_Parallism_Ready = 1.003345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612324 

BW Util details:
bwutil = 0.002985 
total_CMD = 200347 
util_bw = 598 
Wasted_Col = 2080 
Wasted_Row = 1277 
Idle = 196392 

BW Util Bottlenecks: 
RCDc_limit = 3212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199164 
Read = 598 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 307 
n_pre = 299 
n_ref = 0 
n_req = 598 
total_req = 598 

Dual Bus Interface Util: 
issued_total_row = 606 
issued_total_col = 598 
Row_Bus_Util =  0.003025 
CoL_Bus_Util = 0.002985 
Either_Row_CoL_Bus_Util = 0.005905 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.017751 
queue_avg = 0.036477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0364767
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199174 n_act=318 n_pre=310 n_ref_event=0 n_req=601 n_rd=601 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003
n_activity=5567 dram_eff=0.108
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 132a 198257i bk5: 130a 198455i bk6: 42a 199357i bk7: 30a 199778i bk8: 41a 199486i bk9: 30a 199890i bk10: 100a 198928i bk11: 96a 199023i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470882
Row_Buffer_Locality_read = 0.470882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.585656
Bank_Level_Parallism_Col = 1.623534
Bank_Level_Parallism_Ready = 1.001664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606508 

BW Util details:
bwutil = 0.003000 
total_CMD = 200347 
util_bw = 601 
Wasted_Col = 2150 
Wasted_Row = 1195 
Idle = 196401 

BW Util Bottlenecks: 
RCDc_limit = 3347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199174 
Read = 601 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 318 
n_pre = 310 
n_ref = 0 
n_req = 601 
total_req = 601 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 601 
Row_Bus_Util =  0.003135 
CoL_Bus_Util = 0.003000 
Either_Row_CoL_Bus_Util = 0.005855 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.047741 
queue_avg = 0.039976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0399756
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199151 n_act=311 n_pre=303 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003005
n_activity=5389 dram_eff=0.1117
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 128a 198279i bk5: 122a 198606i bk6: 43a 199461i bk7: 34a 199774i bk8: 40a 199341i bk9: 32a 199862i bk10: 104a 198921i bk11: 99a 199112i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483389
Row_Buffer_Locality_read = 0.483389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.615345
Bank_Level_Parallism_Col = 1.672871
Bank_Level_Parallism_Ready = 1.003322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651089 

BW Util details:
bwutil = 0.003005 
total_CMD = 200347 
util_bw = 602 
Wasted_Col = 2031 
Wasted_Row = 1199 
Idle = 196515 

BW Util Bottlenecks: 
RCDc_limit = 3234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 206 
rwq = 0 
CCDLc_limit_alone = 206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199151 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 311 
n_pre = 303 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 614 
issued_total_col = 602 
Row_Bus_Util =  0.003065 
CoL_Bus_Util = 0.003005 
Either_Row_CoL_Bus_Util = 0.005970 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.016722 
queue_avg = 0.040869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0408691
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199190 n_act=306 n_pre=298 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00298
n_activity=5403 dram_eff=0.1105
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 127a 198390i bk5: 126a 198495i bk6: 42a 199539i bk7: 30a 199775i bk8: 40a 199630i bk9: 30a 199879i bk10: 102a 198932i bk11: 100a 198987i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487437
Row_Buffer_Locality_read = 0.487437
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.543319
Bank_Level_Parallism_Col = 1.588842
Bank_Level_Parallism_Ready = 1.001675
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566297 

BW Util details:
bwutil = 0.002980 
total_CMD = 200347 
util_bw = 597 
Wasted_Col = 2128 
Wasted_Row = 1107 
Idle = 196515 

BW Util Bottlenecks: 
RCDc_limit = 3232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199190 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 306 
n_pre = 298 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 604 
issued_total_col = 597 
Row_Bus_Util =  0.003015 
CoL_Bus_Util = 0.002980 
Either_Row_CoL_Bus_Util = 0.005775 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.038029 
queue_avg = 0.038793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0387927
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199182 n_act=313 n_pre=305 n_ref_event=0 n_req=595 n_rd=595 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=5379 dram_eff=0.1106
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 128a 198378i bk5: 122a 198608i bk6: 43a 199420i bk7: 30a 199876i bk8: 40a 199374i bk9: 28a 199827i bk10: 102a 198889i bk11: 102a 198911i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473950
Row_Buffer_Locality_read = 0.473950
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.610090
Bank_Level_Parallism_Col = 1.602874
Bank_Level_Parallism_Ready = 1.005042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566944 

BW Util details:
bwutil = 0.002970 
total_CMD = 200347 
util_bw = 595 
Wasted_Col = 2157 
Wasted_Row = 1113 
Idle = 196482 

BW Util Bottlenecks: 
RCDc_limit = 3300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199182 
Read = 595 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 313 
n_pre = 305 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 618 
issued_total_col = 595 
Row_Bus_Util =  0.003085 
CoL_Bus_Util = 0.002970 
Either_Row_CoL_Bus_Util = 0.005815 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.041202 
queue_avg = 0.040634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0406345
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200347 n_nop=199170 n_act=305 n_pre=297 n_ref_event=0 n_req=595 n_rd=595 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00297
n_activity=5520 dram_eff=0.1078
bk0: 0a 200347i bk1: 0a 200347i bk2: 0a 200347i bk3: 0a 200347i bk4: 127a 198388i bk5: 120a 198645i bk6: 42a 199397i bk7: 34a 199789i bk8: 40a 199503i bk9: 32a 199873i bk10: 102a 198928i bk11: 98a 199084i bk12: 0a 200347i bk13: 0a 200347i bk14: 0a 200347i bk15: 0a 200347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487395
Row_Buffer_Locality_read = 0.487395
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.521694
Bank_Level_Parallism_Col = 1.656687
Bank_Level_Parallism_Ready = 1.003361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.629142 

BW Util details:
bwutil = 0.002970 
total_CMD = 200347 
util_bw = 595 
Wasted_Col = 2023 
Wasted_Row = 1254 
Idle = 196475 

BW Util Bottlenecks: 
RCDc_limit = 3191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200347 
n_nop = 199170 
Read = 595 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 305 
n_pre = 297 
n_ref = 0 
n_req = 595 
total_req = 595 

Dual Bus Interface Util: 
issued_total_row = 602 
issued_total_col = 595 
Row_Bus_Util =  0.003005 
CoL_Bus_Util = 0.002970 
Either_Row_CoL_Bus_Util = 0.005875 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.016992 
queue_avg = 0.038343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0383435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 691, Miss = 494, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 713, Miss = 510, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 686, Miss = 500, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 717, Miss = 513, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 717, Miss = 513, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 724, Miss = 505, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 726, Miss = 510, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 718, Miss = 513, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 734, Miss = 517, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 719, Miss = 510, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 719, Miss = 511, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 726, Miss = 508, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 682, Miss = 497, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 716, Miss = 512, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 695, Miss = 495, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 712, Miss = 514, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 727, Miss = 514, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 703, Miss = 502, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 724, Miss = 515, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 703, Miss = 500, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 689, Miss = 501, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 504, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 697, Miss = 497, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 686, Miss = 504, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 701, Miss = 498, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 692, Miss = 502, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 691, Miss = 502, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 694, Miss = 503, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 721, Miss = 515, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 700, Miss = 496, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 733, Miss = 514, Miss_rate = 0.701, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 699, Miss = 506, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 705, Miss = 502, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 686, Miss = 495, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 706, Miss = 503, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 701, Miss = 492, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 682, Miss = 496, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 701, Miss = 500, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 693, Miss = 489, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 698, Miss = 500, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 697, Miss = 490, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 702, Miss = 501, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 681, Miss = 494, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 700, Miss = 499, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 705, Miss = 503, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 700, Miss = 490, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 709, Miss = 502, Miss_rate = 0.708, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[47]: Access = 690, Miss = 497, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 699, Miss = 494, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 703, Miss = 502, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 688, Miss = 500, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 707, Miss = 505, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 713, Miss = 509, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 708, Miss = 495, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 713, Miss = 506, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 694, Miss = 501, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 716, Miss = 508, Miss_rate = 0.709, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 697, Miss = 500, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 713, Miss = 507, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 708, Miss = 496, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 684, Miss = 497, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 706, Miss = 504, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 703, Miss = 495, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 708, Miss = 506, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45066
L2_total_cache_misses = 32173
L2_total_cache_miss_rate = 0.7139
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9646
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18676
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=45066
icnt_total_pkts_simt_to_mem=45066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45066
Req_Network_cycles = 266815
Req_Network_injected_packets_per_cycle =       0.1689 
Req_Network_conflicts_per_cycle =       0.0038
Req_Network_conflicts_per_cycle_util =       0.1131
Req_Bank_Level_Parallism =       5.0819
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0026

Reply_Network_injected_packets_num = 45066
Reply_Network_cycles = 266815
Reply_Network_injected_packets_per_cycle =        0.1689
Reply_Network_conflicts_per_cycle =        0.0104
Reply_Network_conflicts_per_cycle_util =       0.2429
Reply_Bank_Level_Parallism =       3.9545
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0021
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 12 sec (1812 sec)
gpgpu_simulation_rate = 2001 (inst/sec)
gpgpu_simulation_rate = 147 (cycle/sec)
gpgpu_silicon_slowdown = 7700680x
Processing kernel ./traces/kernel-29.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_iiii
-kernel id = 29
-grid dim = (29,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f698f000000
-local mem base_addr = 0x00007f698d000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-29.traceg
