{
  "questions": [
    {
      "question": "What is the primary material used as a semiconductor substrate in most modern integrated circuits?",
      "options": [
        "Silicon",
        "Germanium",
        "Gallium Arsenide",
        "Copper",
        "Aluminum"
      ],
      "correct": 0
    },
    {
      "question": "After logical synthesis in a typical digital IC design flow, what is the primary goal of the 'placement' step?",
      "options": [
        "Assigning logical gates to specific physical locations on the chip layout.",
        "Converting RTL code into a gate-level netlist.",
        "Verifying functional correctness against high-level specifications.",
        "Optimizing power consumption through dynamic voltage and frequency scaling.",
        "Generating the final GDSII mask data for fabrication."
      ],
      "correct": 0
    },
    {
      "question": "Which type of memory retains its stored information even after power is removed, making it suitable for boot-up instructions and firmware in embedded systems?",
      "options": [
        "Dynamic Random Access Memory (DRAM)",
        "Static Random Access Memory (SRAM)",
        "Flash Memory",
        "CPU Registers",
        "Cache Memory"
      ],
      "correct": 2
    },
    {
      "question": "In advanced pipelined CPUs utilizing out-of-order execution, what is the primary purpose of *register renaming*?",
      "options": [
        "To eliminate Write-After-Write (WAW) and Write-After-Read (WAR) data hazards, often referred to as 'false dependencies' or 'name dependencies'.",
        "To reduce the total number of physical registers required by sharing them among different instruction streams.",
        "To map logical register addresses to virtual memory addresses for improved data access.",
        "To allow the compiler to optimize register usage by assigning new names to frequently accessed registers at compile time.",
        "To dynamically adjust the size of registers based on the data type being processed by the ALU."
      ],
      "correct": 0
    },
    {
      "question": "In the context of modern digital IC design, what does 'On-Chip Variation (OCV)' primarily refer to, and how is it typically handled in timing analysis?",
      "options": [
        "OCV refers to variations in power supply voltage across the chip, handled by using multiple isolated voltage domains.",
        "OCV refers to manufacturing process variations causing differences in gate delays and interconnect parasitics, which is typically handled by applying pessimistic derating factors in Static Timing Analysis (STA).",
        "OCV refers to dynamic changes in workload on different functional blocks, managed by aggressive clock gating techniques.",
        "OCV refers to electromagnetic interference from adjacent signals, mitigated by careful routing and shielding.",
        "OCV refers to thermal hotspots on the chip, addressed by incorporating thermal sensors and dynamic frequency scaling."
      ],
      "correct": 1
    }
  ]
}