

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Thu Jun  3 14:58:10 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_A       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- memset_B       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- Loop 3         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1      |      ?|      ?|         2|          -|          -|      ?|    no    |
        |- Loop 4         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 4.1      |      ?|      ?|         2|          -|          -|      ?|    no    |
        |- Loop 5         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 6         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 7         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 8         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 8.1      |      ?|      ?|         ?|          -|          -|      ?|    no    |
        |  ++ Loop 8.1.1  |      ?|      ?|         3|          -|          -|      ?|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3)
4 --> 
	5  / (tmp_4)
	7  / (!tmp_4)
5 --> 
	6  / (tmp_6)
	4  / (!tmp_6)
6 --> 
	5  / true
7 --> 
	8  / (tmp_7)
	10  / (!tmp_7)
8 --> 
	9  / (tmp_10)
	7  / (!tmp_10)
9 --> 
	8  / true
10 --> 
	10  / (tmp_11)
	11  / (!tmp_11)
11 --> 
	11  / (tmp_14)
	12  / (!tmp_14)
12 --> 
	12  / (tmp_15)
	13  / (!tmp_15)
13 --> 
	14  / (tmp_16)
14 --> 
	15  / (tmp_18)
	13  / (!tmp_18)
15 --> 
	16  / (tmp_19)
	18  / (!tmp_19)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %Input_r) nounwind, !map !21"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %AB) nounwind, !map !27"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @matrixmul_1D_rev2_st) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 25 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 26 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 27 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%A = alloca [16384 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 28 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%B = alloca [16384 x i8], align 16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 29 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %Input_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AB, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lm, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:10]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ln, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:11]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lp, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:12]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%invdar = phi i14 [ 0, %0 ], [ %indvarinc, %meminst ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 36 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.81ns)   --->   "%indvarinc = add i14 %invdar, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 37 'add' 'indvarinc' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = zext i14 %invdar to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 38 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 39 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "store i8 0, i8* %A_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 40 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 41 [1/1] (2.20ns)   --->   "%tmp_1 = icmp eq i14 %invdar, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 41 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_A_str) nounwind"   --->   Operation 42 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst9.preheader, label %meminst" [HW2_2_HLS/1DmatrixMul_rev2.cpp:15]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %meminst9" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 45 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%invdar1 = phi i14 [ %indvarinc1, %meminst9 ], [ 0, %meminst9.preheader ]" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 46 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.81ns)   --->   "%indvarinc1 = add i14 %invdar1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 47 'add' 'indvarinc1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = zext i14 %invdar1 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 48 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 49 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "store i8 0, i8* %B_addr, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 50 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 51 [1/1] (2.20ns)   --->   "%tmp_3 = icmp eq i14 %invdar1, -1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 51 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_B_str) nounwind"   --->   Operation 52 'specloopname' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader12.preheader, label %meminst9" [HW2_2_HLS/1DmatrixMul_rev2.cpp:16]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader12" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 55 'br' <Predicate = (tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i = phi i31 [ %i_1, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"   --->   Operation 56 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 57 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %i_cast, %lm_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 58 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 59 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader8.preheader, label %.preheader7.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i31 %i to i25" [HW2_2_HLS/1DmatrixMul_rev2.cpp:18]   --->   Operation 61 'trunc' 'tmp_26' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_26, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 62 'bitconcatenate' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 63 'br' <Predicate = (tmp_4)> <Delay = 1.76>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader7" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 64 'br' <Predicate = (!tmp_4)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader8.preheader ]"   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 66 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %j_cast, %ln_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 67 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 68 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %.preheader12.loopexit" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %j_cast, %tmp_5" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 70 'add' 'tmp_8' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (0.00ns)   --->   "%Input_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 71 'read' 'Input_read' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 72 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %tmp_8 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 73 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (0.00ns)   --->   "%Input_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 74 'read' 'Input_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr inbounds [16384 x i8]* %A, i64 0, i64 %tmp_9" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 75 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (3.25ns)   --->   "store i8 %Input_read, i8* %A_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:20]   --->   Operation 76 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:19]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.52>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ %i_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 78 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 79 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %i1_cast, %ln_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 80 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i1, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 81 'add' 'i_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader6.preheader, label %.preheader5.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %i1 to i25" [HW2_2_HLS/1DmatrixMul_rev2.cpp:23]   --->   Operation 83 'trunc' 'tmp_27' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_27, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 84 'bitconcatenate' 'tmp_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader6" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 85 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_7 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader5" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 86 'br' <Predicate = (!tmp_7)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 2.55>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %j_2, %2 ], [ 0, %.preheader6.preheader ]"   --->   Operation 87 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 88 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_10 = icmp slt i32 %j2_cast, %lp_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 89 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j2, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 90 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %2, label %.preheader7.loopexit" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (0.00ns)   --->   "%Input_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 92 'read' 'Input_read_1' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 93 [1/1] (2.55ns)   --->   "%tmp_12 = add nsw i32 %j2_cast, %tmp_s" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 93 'add' 'tmp_12' <Predicate = (tmp_10)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 94 'br' <Predicate = (!tmp_10)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (0.00ns)   --->   "%Input_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %Input_r) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 95 'read' 'Input_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_13 = sext i32 %tmp_12 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 96 'sext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr inbounds [16384 x i8]* %B, i64 0, i64 %tmp_13" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 97 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (3.25ns)   --->   "store i8 %Input_read_1, i8* %B_addr_1, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:25]   --->   Operation 98 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader6" [HW2_2_HLS/1DmatrixMul_rev2.cpp:24]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.52>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ %i_3, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 100 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%m = phi i32 [ %m_1, %3 ], [ 1, %.preheader5.preheader ]"   --->   Operation 101 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 102 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %i3_cast, %lm_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 103 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (2.52ns)   --->   "%i_3 = add i31 %i3, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 104 'add' 'i_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %3, label %.preheader4.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%m_1 = shl i32 %m, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:31]   --->   Operation 106 'shl' 'm_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader5" [HW2_2_HLS/1DmatrixMul_rev2.cpp:30]   --->   Operation 107 'br' <Predicate = (tmp_11)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 108 'br' <Predicate = (!tmp_11)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 2.52>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%i4 = phi i31 [ %i_4, %4 ], [ 0, %.preheader4.preheader ]"   --->   Operation 109 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%n = phi i32 [ %n_1, %4 ], [ 1, %.preheader4.preheader ]"   --->   Operation 110 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%i4_cast = zext i31 %i4 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 111 'zext' 'i4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (2.47ns)   --->   "%tmp_14 = icmp slt i32 %i4_cast, %ln_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 112 'icmp' 'tmp_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (2.52ns)   --->   "%i_4 = add i31 %i4, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 113 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %4, label %.preheader3.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%n_1 = shl i32 %n, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:35]   --->   Operation 115 'shl' 'n_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader4" [HW2_2_HLS/1DmatrixMul_rev2.cpp:34]   --->   Operation 116 'br' <Predicate = (tmp_14)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 117 'br' <Predicate = (!tmp_14)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 2.52>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%p = phi i32 [ %p_1, %5 ], [ 1, %.preheader3.preheader ]"   --->   Operation 118 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %i_5, %5 ], [ 0, %.preheader3.preheader ]"   --->   Operation 119 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 120 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.47ns)   --->   "%tmp_15 = icmp slt i32 %i5_cast, %lp_read" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 121 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (2.52ns)   --->   "%i_5 = add i31 %i5, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 122 'add' 'i_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %5, label %.preheader2.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%p_1 = shl i32 %p, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:39]   --->   Operation 124 'shl' 'p_1' <Predicate = (tmp_15)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader3" [HW2_2_HLS/1DmatrixMul_rev2.cpp:38]   --->   Operation 125 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (1.76ns)   --->   "br label %.preheader2" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 126 'br' <Predicate = (!tmp_15)> <Delay = 1.76>

State 13 <SV = 8> <Delay = 2.52>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%i6 = phi i31 [ %i_6, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 127 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%i6_cast = zext i31 %i6 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 128 'zext' 'i6_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (2.47ns)   --->   "%tmp_16 = icmp slt i32 %i6_cast, %m" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 129 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (2.52ns)   --->   "%i_6 = add i31 %i6, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 130 'add' 'i_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader1.preheader, label %8" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i31 %i6 to i25" [HW2_2_HLS/1DmatrixMul_rev2.cpp:43]   --->   Operation 132 'trunc' 'tmp_31' <Predicate = (tmp_16)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_31, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 133 'bitconcatenate' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (1.76ns)   --->   "br label %.preheader1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 134 'br' <Predicate = (tmp_16)> <Delay = 1.76>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [HW2_2_HLS/1DmatrixMul_rev2.cpp:55]   --->   Operation 135 'ret' <Predicate = (!tmp_16)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.52>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%j7 = phi i31 [ %j_3, %7 ], [ 0, %.preheader1.preheader ]"   --->   Operation 136 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%j7_cast = zext i31 %j7 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 137 'zext' 'j7_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %j7_cast, %p" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 138 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (2.52ns)   --->   "%j_3 = add i31 %j7, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 139 'add' 'j_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %.preheader.preheader, label %.preheader2.loopexit" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 141 'br' <Predicate = (tmp_18)> <Delay = 1.76>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 142 'br' <Predicate = (!tmp_18)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 5.80>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 143 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%k = phi i31 [ %k_1, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 144 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 145 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %k_cast, %n" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 146 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (2.52ns)   --->   "%k_1 = add i31 %k, 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 147 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %6, label %7" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (2.55ns)   --->   "%tmp_20 = add nsw i32 %tmp_17, %k_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 149 'add' 'tmp_20' <Predicate = (tmp_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_21 = sext i32 %tmp_20 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 150 'sext' 'tmp_21' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr inbounds [16384 x i8]* %A, i64 0, i64 %tmp_21" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 151 'getelementptr' 'A_addr_2' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 152 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 152 'load' 'A_load' <Predicate = (tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i31 %k to i25" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 153 'trunc' 'tmp_32' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %tmp_32, i7 0)" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 154 'bitconcatenate' 'tmp_22' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (2.55ns)   --->   "%tmp_23 = add nsw i32 %j7_cast, %tmp_22" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 155 'add' 'tmp_23' <Predicate = (tmp_19)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_24 = sext i32 %tmp_23 to i64" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 156 'sext' 'tmp_24' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr inbounds [16384 x i8]* %B, i64 0, i64 %tmp_24" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 157 'getelementptr' 'B_addr_2' <Predicate = (tmp_19)> <Delay = 0.00>
ST_15 : Operation 158 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 158 'load' 'B_load' <Predicate = (tmp_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_15 : Operation 159 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %sum) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:52]   --->   Operation 159 'write' <Predicate = (!tmp_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 11> <Delay = 3.25>
ST_16 : Operation 160 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 160 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_16 : Operation 161 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_2, align 1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 161 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 17 <SV = 12> <Delay = 6.38>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i8 %A_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 162 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i8 %B_load to i16" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 163 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (3.36ns)   --->   "%tmp_25 = mul i16 %tmp_22_cast, %tmp_26_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 164 'mul' 'tmp_25' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i16 %tmp_25 to i32" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 165 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (3.02ns)   --->   "%sum_1 = add i32 %sum, %tmp_27_cast" [HW2_2_HLS/1DmatrixMul_rev2.cpp:48]   --->   Operation 166 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul_rev2.cpp:47]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 168 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %AB, i32 %sum) nounwind" [HW2_2_HLS/1DmatrixMul_rev2.cpp:52]   --->   Operation 168 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader1" [HW2_2_HLS/1DmatrixMul_rev2.cpp:44]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19  (specbitsmap      ) [ 0000000000000000000]
StgValue_20  (specbitsmap      ) [ 0000000000000000000]
StgValue_21  (specbitsmap      ) [ 0000000000000000000]
StgValue_22  (specbitsmap      ) [ 0000000000000000000]
StgValue_23  (specbitsmap      ) [ 0000000000000000000]
StgValue_24  (spectopmodule    ) [ 0000000000000000000]
lp_read      (read             ) [ 0011111111111000000]
ln_read      (read             ) [ 0011111111110000000]
lm_read      (read             ) [ 0011111111100000000]
A            (alloca           ) [ 0011111111111111111]
B            (alloca           ) [ 0011111111111111111]
StgValue_30  (specinterface    ) [ 0000000000000000000]
StgValue_31  (specinterface    ) [ 0000000000000000000]
StgValue_32  (specinterface    ) [ 0000000000000000000]
StgValue_33  (specinterface    ) [ 0000000000000000000]
StgValue_34  (specinterface    ) [ 0000000000000000000]
StgValue_35  (br               ) [ 0110000000000000000]
invdar       (phi              ) [ 0010000000000000000]
indvarinc    (add              ) [ 0110000000000000000]
tmp          (zext             ) [ 0000000000000000000]
A_addr       (getelementptr    ) [ 0000000000000000000]
StgValue_40  (store            ) [ 0000000000000000000]
tmp_1        (icmp             ) [ 0010000000000000000]
empty        (specloopname     ) [ 0000000000000000000]
empty_3      (speclooptripcount) [ 0000000000000000000]
StgValue_44  (br               ) [ 0110000000000000000]
StgValue_45  (br               ) [ 0011000000000000000]
invdar1      (phi              ) [ 0001000000000000000]
indvarinc1   (add              ) [ 0011000000000000000]
tmp_2        (zext             ) [ 0000000000000000000]
B_addr       (getelementptr    ) [ 0000000000000000000]
StgValue_50  (store            ) [ 0000000000000000000]
tmp_3        (icmp             ) [ 0001000000000000000]
empty_4      (specloopname     ) [ 0000000000000000000]
empty_5      (speclooptripcount) [ 0000000000000000000]
StgValue_54  (br               ) [ 0011000000000000000]
StgValue_55  (br               ) [ 0001111000000000000]
i            (phi              ) [ 0000100000000000000]
i_cast       (zext             ) [ 0000000000000000000]
tmp_4        (icmp             ) [ 0000111000000000000]
i_1          (add              ) [ 0001111000000000000]
StgValue_60  (br               ) [ 0000000000000000000]
tmp_26       (trunc            ) [ 0000000000000000000]
tmp_5        (bitconcatenate   ) [ 0000011000000000000]
StgValue_63  (br               ) [ 0000111000000000000]
StgValue_64  (br               ) [ 0000111111000000000]
j            (phi              ) [ 0000010000000000000]
j_cast       (zext             ) [ 0000000000000000000]
tmp_6        (icmp             ) [ 0000111000000000000]
j_1          (add              ) [ 0000111000000000000]
StgValue_69  (br               ) [ 0000000000000000000]
tmp_8        (add              ) [ 0000001000000000000]
StgValue_72  (br               ) [ 0001111000000000000]
tmp_9        (sext             ) [ 0000000000000000000]
Input_read   (read             ) [ 0000000000000000000]
A_addr_1     (getelementptr    ) [ 0000000000000000000]
StgValue_76  (store            ) [ 0000000000000000000]
StgValue_77  (br               ) [ 0000111000000000000]
i1           (phi              ) [ 0000000100000000000]
i1_cast      (zext             ) [ 0000000000000000000]
tmp_7        (icmp             ) [ 0000000111000000000]
i_2          (add              ) [ 0000100111000000000]
StgValue_82  (br               ) [ 0000000000000000000]
tmp_27       (trunc            ) [ 0000000000000000000]
tmp_s        (bitconcatenate   ) [ 0000000011000000000]
StgValue_85  (br               ) [ 0000000111000000000]
StgValue_86  (br               ) [ 0000000111100000000]
j2           (phi              ) [ 0000000010000000000]
j2_cast      (zext             ) [ 0000000000000000000]
tmp_10       (icmp             ) [ 0000000111000000000]
j_2          (add              ) [ 0000000111000000000]
StgValue_91  (br               ) [ 0000000000000000000]
tmp_12       (add              ) [ 0000000001000000000]
StgValue_94  (br               ) [ 0000100111000000000]
Input_read_1 (read             ) [ 0000000000000000000]
tmp_13       (sext             ) [ 0000000000000000000]
B_addr_1     (getelementptr    ) [ 0000000000000000000]
StgValue_98  (store            ) [ 0000000000000000000]
StgValue_99  (br               ) [ 0000000111000000000]
i3           (phi              ) [ 0000000000100000000]
m            (phi              ) [ 0000000000111111111]
i3_cast      (zext             ) [ 0000000000000000000]
tmp_11       (icmp             ) [ 0000000000100000000]
i_3          (add              ) [ 0000000100100000000]
StgValue_105 (br               ) [ 0000000000000000000]
m_1          (shl              ) [ 0000000100100000000]
StgValue_107 (br               ) [ 0000000100100000000]
StgValue_108 (br               ) [ 0000000000110000000]
i4           (phi              ) [ 0000000000010000000]
n            (phi              ) [ 0000000000011111111]
i4_cast      (zext             ) [ 0000000000000000000]
tmp_14       (icmp             ) [ 0000000000010000000]
i_4          (add              ) [ 0000000000110000000]
StgValue_114 (br               ) [ 0000000000000000000]
n_1          (shl              ) [ 0000000000110000000]
StgValue_116 (br               ) [ 0000000000110000000]
StgValue_117 (br               ) [ 0000000000011000000]
p            (phi              ) [ 0000000000001111111]
i5           (phi              ) [ 0000000000001000000]
i5_cast      (zext             ) [ 0000000000000000000]
tmp_15       (icmp             ) [ 0000000000001000000]
i_5          (add              ) [ 0000000000011000000]
StgValue_123 (br               ) [ 0000000000000000000]
p_1          (shl              ) [ 0000000000011000000]
StgValue_125 (br               ) [ 0000000000011000000]
StgValue_126 (br               ) [ 0000000000001111111]
i6           (phi              ) [ 0000000000000100000]
i6_cast      (zext             ) [ 0000000000000000000]
tmp_16       (icmp             ) [ 0000000000000111111]
i_6          (add              ) [ 0000000000001111111]
StgValue_131 (br               ) [ 0000000000000000000]
tmp_31       (trunc            ) [ 0000000000000000000]
tmp_17       (bitconcatenate   ) [ 0000000000000011111]
StgValue_134 (br               ) [ 0000000000000111111]
StgValue_135 (ret              ) [ 0000000000000000000]
j7           (phi              ) [ 0000000000000010000]
j7_cast      (zext             ) [ 0000000000000001110]
tmp_18       (icmp             ) [ 0000000000000111111]
j_3          (add              ) [ 0000000000000111111]
StgValue_140 (br               ) [ 0000000000000000000]
StgValue_141 (br               ) [ 0000000000000111111]
StgValue_142 (br               ) [ 0000000000001111111]
sum          (phi              ) [ 0000000000000001111]
k            (phi              ) [ 0000000000000001000]
k_cast       (zext             ) [ 0000000000000000000]
tmp_19       (icmp             ) [ 0000000000000111111]
k_1          (add              ) [ 0000000000000111111]
StgValue_148 (br               ) [ 0000000000000000000]
tmp_20       (add              ) [ 0000000000000000000]
tmp_21       (sext             ) [ 0000000000000000000]
A_addr_2     (getelementptr    ) [ 0000000000000000100]
tmp_32       (trunc            ) [ 0000000000000000000]
tmp_22       (bitconcatenate   ) [ 0000000000000000000]
tmp_23       (add              ) [ 0000000000000000000]
tmp_24       (sext             ) [ 0000000000000000000]
B_addr_2     (getelementptr    ) [ 0000000000000000100]
A_load       (load             ) [ 0000000000000000010]
B_load       (load             ) [ 0000000000000000010]
tmp_22_cast  (zext             ) [ 0000000000000000000]
tmp_26_cast  (zext             ) [ 0000000000000000000]
tmp_25       (mul              ) [ 0000000000000000000]
tmp_27_cast  (zext             ) [ 0000000000000000000]
sum_1        (add              ) [ 0000000000000111111]
StgValue_167 (br               ) [ 0000000000000111111]
StgValue_168 (write            ) [ 0000000000000000000]
StgValue_169 (br               ) [ 0000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_1D_rev2_st"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_A_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_B_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="A_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="B_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lp_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lp_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ln_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ln_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lm_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lm_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Input_read/5 Input_read_1/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_159/15 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="14" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_40/2 StgValue_76/6 A_load/15 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="14" slack="0"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_50/3 StgValue_98/9 B_load/15 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="B_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="A_addr_2_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/15 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/15 "/>
</bind>
</comp>

<comp id="161" class="1005" name="invdar_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="1"/>
<pin id="163" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="invdar_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="14" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="invdar1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="1"/>
<pin id="174" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="invdar1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="1"/>
<pin id="185" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="1"/>
<pin id="196" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="1"/>
<pin id="207" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="j2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="j2_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/8 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i3_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="1"/>
<pin id="229" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i3_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/10 "/>
</bind>
</comp>

<comp id="238" class="1005" name="m_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="m_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i4_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="1"/>
<pin id="252" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i4_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="n_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="n_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/11 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/12 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="1"/>
<pin id="287" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="i5_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/12 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i6_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="1"/>
<pin id="298" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i6_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="j7_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="1"/>
<pin id="309" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="j7_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="sum_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="sum_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/15 "/>
</bind>
</comp>

<comp id="332" class="1005" name="k_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="1"/>
<pin id="334" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="k_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="343" class="1004" name="indvarinc_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvarinc1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="3"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_26_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="25" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="j_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="4"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="j_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_9_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="i1_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="4"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="i_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_27_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="25" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="j2_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_10_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="5"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="j_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_12_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_13_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i3_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_11_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="5"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="i_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="m_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_1/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="i4_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="6"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="31" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="n_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n_1/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="i5_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i5_cast/12 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_15_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="31" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="7"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_1/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i6_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="31" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i6_cast/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_16_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="3"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_31_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="0"/>
<pin id="560" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/13 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_17_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="25" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="j7_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="31" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j7_cast/14 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_18_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="j_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="31" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/14 "/>
</bind>
</comp>

<comp id="586" class="1004" name="k_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/15 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_19_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="4"/>
<pin id="593" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="596" class="1004" name="k_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_20_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="0" index="1" bw="31" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_21_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_32_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_22_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="25" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_23_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_24_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_22_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_26_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/17 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="32" slack="2"/>
<pin id="644" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_25/17 tmp_27_cast/17 sum_1/17 "/>
</bind>
</comp>

<comp id="648" class="1005" name="lp_read_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="5"/>
<pin id="650" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="lp_read "/>
</bind>
</comp>

<comp id="654" class="1005" name="ln_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="4"/>
<pin id="656" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="ln_read "/>
</bind>
</comp>

<comp id="661" class="1005" name="lm_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lm_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="indvarinc_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="0"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="675" class="1005" name="indvarinc1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="0"/>
<pin id="677" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="i_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="31" slack="0"/>
<pin id="688" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_5_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="699" class="1005" name="j_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="0"/>
<pin id="701" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_8_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="712" class="1005" name="i_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="0"/>
<pin id="714" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_s_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="725" class="1005" name="j_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_12_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="738" class="1005" name="i_3_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="0"/>
<pin id="740" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="m_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="i_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="31" slack="0"/>
<pin id="753" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="n_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="i_5_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="769" class="1005" name="p_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="i_6_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_17_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="787" class="1005" name="j7_cast_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j7_cast "/>
</bind>
</comp>

<comp id="795" class="1005" name="j_3_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="31" slack="0"/>
<pin id="797" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="k_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="31" slack="0"/>
<pin id="805" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="A_addr_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="B_addr_2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="1"/>
<pin id="815" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="818" class="1005" name="A_load_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="1"/>
<pin id="820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="823" class="1005" name="B_load_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="1"/>
<pin id="825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="828" class="1005" name="sum_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="329"><net_src comp="318" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="331"><net_src comp="323" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="165" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="165" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="358"><net_src comp="165" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="176" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="176" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="375"><net_src comp="176" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="187" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="187" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="187" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="198" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="198" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="404" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="431"><net_src comp="209" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="209" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="209" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="220" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="220" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="455" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="482"><net_src comp="231" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="231" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="242" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="24" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="254" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="254" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="265" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="24" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="289" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="289" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="277" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="24" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="300" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="238" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="300" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="300" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="311" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="273" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="311" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="56" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="336" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="261" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="336" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="586" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="615"><net_src comp="336" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="318" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="74" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="657"><net_src comp="80" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="664"><net_src comp="86" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="670"><net_src comp="343" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="678"><net_src comp="360" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="689"><net_src comp="386" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="694"><net_src comp="396" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="702"><net_src comp="413" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="707"><net_src comp="419" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="715"><net_src comp="437" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="720"><net_src comp="447" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="728"><net_src comp="464" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="733"><net_src comp="470" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="741"><net_src comp="488" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="746"><net_src comp="494" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="754"><net_src comp="509" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="759"><net_src comp="515" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="767"><net_src comp="530" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="772"><net_src comp="536" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="780"><net_src comp="552" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="785"><net_src comp="562" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="790"><net_src comp="570" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="798"><net_src comp="580" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="806"><net_src comp="596" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="811"><net_src comp="147" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="816"><net_src comp="154" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="821"><net_src comp="111" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="826"><net_src comp="124" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="831"><net_src comp="640" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {18 }
 - Input state : 
	Port: matrixmul_1D_rev2 : lm | {1 }
	Port: matrixmul_1D_rev2 : ln | {1 }
	Port: matrixmul_1D_rev2 : lp | {1 }
	Port: matrixmul_1D_rev2 : Input_r | {5 8 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		A_addr : 2
		StgValue_40 : 3
		tmp_1 : 1
		StgValue_44 : 2
	State 3
		indvarinc1 : 1
		tmp_2 : 1
		B_addr : 2
		StgValue_50 : 3
		tmp_3 : 1
		StgValue_54 : 2
	State 4
		i_cast : 1
		tmp_4 : 2
		i_1 : 1
		StgValue_60 : 3
		tmp_26 : 1
		tmp_5 : 2
	State 5
		j_cast : 1
		tmp_6 : 2
		j_1 : 1
		StgValue_69 : 3
		tmp_8 : 2
	State 6
		A_addr_1 : 1
		StgValue_76 : 2
	State 7
		i1_cast : 1
		tmp_7 : 2
		i_2 : 1
		StgValue_82 : 3
		tmp_27 : 1
		tmp_s : 2
	State 8
		j2_cast : 1
		tmp_10 : 2
		j_2 : 1
		StgValue_91 : 3
		tmp_12 : 2
	State 9
		B_addr_1 : 1
		StgValue_98 : 2
	State 10
		i3_cast : 1
		tmp_11 : 2
		i_3 : 1
		StgValue_105 : 3
		m_1 : 1
	State 11
		i4_cast : 1
		tmp_14 : 2
		i_4 : 1
		StgValue_114 : 3
		n_1 : 1
	State 12
		i5_cast : 1
		tmp_15 : 2
		i_5 : 1
		StgValue_123 : 3
		p_1 : 1
	State 13
		i6_cast : 1
		tmp_16 : 2
		i_6 : 1
		StgValue_131 : 3
		tmp_31 : 1
		tmp_17 : 2
	State 14
		j7_cast : 1
		tmp_18 : 2
		j_3 : 1
		StgValue_140 : 3
	State 15
		k_cast : 1
		tmp_19 : 2
		k_1 : 1
		StgValue_148 : 3
		tmp_20 : 2
		tmp_21 : 3
		A_addr_2 : 4
		A_load : 5
		tmp_32 : 1
		tmp_22 : 2
		tmp_23 : 3
		tmp_24 : 4
		B_addr_2 : 5
		B_load : 6
		StgValue_159 : 1
	State 16
	State 17
		tmp_25 : 1
		tmp_27_cast : 2
		sum_1 : 3
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  indvarinc_fu_343  |    0    |    0    |    19   |
|          |  indvarinc1_fu_360 |    0    |    0    |    19   |
|          |     i_1_fu_386     |    0    |    0    |    38   |
|          |     j_1_fu_413     |    0    |    0    |    38   |
|          |    tmp_8_fu_419    |    0    |    0    |    39   |
|          |     i_2_fu_437     |    0    |    0    |    38   |
|          |     j_2_fu_464     |    0    |    0    |    38   |
|    add   |    tmp_12_fu_470   |    0    |    0    |    39   |
|          |     i_3_fu_488     |    0    |    0    |    38   |
|          |     i_4_fu_509     |    0    |    0    |    38   |
|          |     i_5_fu_530     |    0    |    0    |    38   |
|          |     i_6_fu_552     |    0    |    0    |    38   |
|          |     j_3_fu_580     |    0    |    0    |    38   |
|          |     k_1_fu_596     |    0    |    0    |    38   |
|          |    tmp_20_fu_602   |    0    |    0    |    39   |
|          |    tmp_23_fu_624   |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_354    |    0    |    0    |    13   |
|          |    tmp_3_fu_371    |    0    |    0    |    13   |
|          |    tmp_4_fu_381    |    0    |    0    |    18   |
|          |    tmp_6_fu_408    |    0    |    0    |    18   |
|          |    tmp_7_fu_432    |    0    |    0    |    18   |
|   icmp   |    tmp_10_fu_459   |    0    |    0    |    18   |
|          |    tmp_11_fu_483   |    0    |    0    |    18   |
|          |    tmp_14_fu_504   |    0    |    0    |    18   |
|          |    tmp_15_fu_525   |    0    |    0    |    18   |
|          |    tmp_16_fu_546   |    0    |    0    |    18   |
|          |    tmp_18_fu_574   |    0    |    0    |    18   |
|          |    tmp_19_fu_590   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_640     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | lp_read_read_fu_74 |    0    |    0    |    0    |
|   read   | ln_read_read_fu_80 |    0    |    0    |    0    |
|          | lm_read_read_fu_86 |    0    |    0    |    0    |
|          |   grp_read_fu_92   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  |   grp_write_fu_98  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_349     |    0    |    0    |    0    |
|          |    tmp_2_fu_366    |    0    |    0    |    0    |
|          |    i_cast_fu_377   |    0    |    0    |    0    |
|          |    j_cast_fu_404   |    0    |    0    |    0    |
|          |   i1_cast_fu_428   |    0    |    0    |    0    |
|          |   j2_cast_fu_455   |    0    |    0    |    0    |
|   zext   |   i3_cast_fu_479   |    0    |    0    |    0    |
|          |   i4_cast_fu_500   |    0    |    0    |    0    |
|          |   i5_cast_fu_521   |    0    |    0    |    0    |
|          |   i6_cast_fu_542   |    0    |    0    |    0    |
|          |   j7_cast_fu_570   |    0    |    0    |    0    |
|          |    k_cast_fu_586   |    0    |    0    |    0    |
|          | tmp_22_cast_fu_634 |    0    |    0    |    0    |
|          | tmp_26_cast_fu_637 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_26_fu_392   |    0    |    0    |    0    |
|   trunc  |    tmp_27_fu_443   |    0    |    0    |    0    |
|          |    tmp_31_fu_558   |    0    |    0    |    0    |
|          |    tmp_32_fu_612   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_396    |    0    |    0    |    0    |
|bitconcatenate|    tmp_s_fu_447    |    0    |    0    |    0    |
|          |    tmp_17_fu_562   |    0    |    0    |    0    |
|          |    tmp_22_fu_616   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_424    |    0    |    0    |    0    |
|   sext   |    tmp_13_fu_475   |    0    |    0    |    0    |
|          |    tmp_21_fu_607   |    0    |    0    |    0    |
|          |    tmp_24_fu_629   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     m_1_fu_494     |    0    |    0    |    0    |
|    shl   |     n_1_fu_515     |    0    |    0    |    0    |
|          |     p_1_fu_536     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   780   |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    8   |    0   |    0   |
|  B |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|   16   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_2_reg_808 |   14   |
|  A_load_reg_818  |    8   |
| B_addr_2_reg_813 |   14   |
|  B_load_reg_823  |    8   |
|    i1_reg_205    |   31   |
|    i3_reg_227    |   31   |
|    i4_reg_250    |   31   |
|    i5_reg_285    |   31   |
|    i6_reg_296    |   31   |
|    i_1_reg_686   |   31   |
|    i_2_reg_712   |   31   |
|    i_3_reg_738   |   31   |
|    i_4_reg_751   |   31   |
|    i_5_reg_764   |   31   |
|    i_6_reg_777   |   31   |
|     i_reg_183    |   31   |
|indvarinc1_reg_675|   14   |
| indvarinc_reg_667|   14   |
|  invdar1_reg_172 |   14   |
|  invdar_reg_161  |   14   |
|    j2_reg_216    |   31   |
|  j7_cast_reg_787 |   32   |
|    j7_reg_307    |   31   |
|    j_1_reg_699   |   31   |
|    j_2_reg_725   |   31   |
|    j_3_reg_795   |   31   |
|     j_reg_194    |   31   |
|    k_1_reg_803   |   31   |
|     k_reg_332    |   31   |
|  lm_read_reg_661 |   32   |
|  ln_read_reg_654 |   32   |
|  lp_read_reg_648 |   32   |
|    m_1_reg_743   |   32   |
|     m_reg_238    |   32   |
|    n_1_reg_756   |   32   |
|     n_reg_261    |   32   |
|    p_1_reg_769   |   32   |
|     p_reg_273    |   32   |
|   sum_1_reg_828  |   32   |
|    sum_reg_318   |   32   |
|  tmp_12_reg_730  |   32   |
|  tmp_17_reg_782  |   32   |
|   tmp_5_reg_691  |   32   |
|   tmp_8_reg_704  |   32   |
|   tmp_s_reg_717  |   32   |
+------------------+--------+
|       Total      |  1264  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_98  |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_111 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_111 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_124 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_124 |  p1  |   2  |   8  |   16   ||    9    |
|     m_reg_238     |  p0  |   2  |  32  |   64   ||    9    |
|     n_reg_261     |  p0  |   2  |  32  |   64   ||    9    |
|     p_reg_273     |  p0  |   2  |  32  |   64   ||    9    |
|    sum_reg_318    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   464  ||  16.104 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   780  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   105  |
|  Register |    -   |    -   |    -   |  1264  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    1   |   16   |  1264  |   885  |
+-----------+--------+--------+--------+--------+--------+
