

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Sun Feb  1 11:14:44 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0008                     _PORTD          set	8
   173     0030                     _RB0            set	48
   174     0038                     _RC0            set	56
   175     0088                     _TRISD          set	136
   176     0438                     _TRISC0         set	1080
   177     0430                     _TRISB0         set	1072
   178                           
   179                           	psect	cinit
   180     07FC                     start_initialization:	
   181                           ; #config settings
   182                           
   183     07FC                     __initialization:
   184     07FC                     end_of_initialization:	
   185                           ;End of C runtime variable initialization code
   186                           
   187     07FC                     __end_of__initialization:
   188     07FC  0183               	clrf	3
   189     07FD  120A  118A  2FBB   	ljmp	_main	;jump to C main() function
   190                           
   191                           	psect	cstackCOMMON
   192     0070                     __pcstackCOMMON:
   193     0070                     ?_main:
   194     0070                     ??_main:	
   195                           ; 1 bytes @ 0x0
   196                           
   197                           
   198                           ; 1 bytes @ 0x0
   199     0070                     	ds	3
   200                           
   201                           	psect	maintext
   202     07BB                     __pmaintext:	
   203 ;;
   204 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   205 ;;
   206 ;; *************** function _main *****************
   207 ;; Defined at:
   208 ;;		line 17 in file "slave_pic.c"
   209 ;; Parameters:    Size  Location     Type
   210 ;;		None
   211 ;; Auto vars:     Size  Location     Type
   212 ;;		None
   213 ;; Return value:  Size  Location     Type
   214 ;;                  1    wreg      void 
   215 ;; Registers used:
   216 ;;		wreg, status,2, status,0
   217 ;; Tracked objects:
   218 ;;		On entry : B00/0
   219 ;;		On exit  : 0/0
   220 ;;		Unchanged: 0/0
   221 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   222 ;;      Params:         0       0       0       0       0
   223 ;;      Locals:         0       0       0       0       0
   224 ;;      Temps:          3       0       0       0       0
   225 ;;      Totals:         3       0       0       0       0
   226 ;;Total ram usage:        3 bytes
   227 ;; This function calls:
   228 ;;		Nothing
   229 ;; This function is called by:
   230 ;;		Startup code after reset
   231 ;; This function uses a non-reentrant model
   232 ;;
   233                           
   234     07BB                     _main:	
   235                           ;psect for function _main
   236                           
   237     07BB                     l573:	
   238                           ;incstack = 0
   239                           ; Regs used in _main: [wreg+status,2+status,0]
   240                           
   241                           
   242                           ;slave_pic.c: 18:                 _delay((unsigned long)((800)*(20000000/4000.0)));
   243     07BB  30FF               	movlw	255
   244     07BC  1683               	bsf	3,5	;RP0=1, select bank1
   245     07BD  1303               	bcf	3,6	;RP1=0, select bank1
   246     07BE  0088               	movwf	8	;volatile
   247                           
   248                           ;slave_pic.c: 19:                 RC0 = 0;
   249     07BF  1406               	bsf	6,0	;volatile
   250                           
   251                           ;slave_pic.c: 20:             }
   252     07C0  1007               	bcf	7,0	;volatile
   253                           
   254                           ;slave_pic.c: 22:             while(RB0 == 1);
   255     07C1  1283               	bcf	3,5	;RP0=0, select bank0
   256     07C2  1303               	bcf	3,6	;RP1=0, select bank0
   257     07C3  1007               	bcf	7,0	;volatile
   258     07C4                     l19:	
   259                           ;slave_pic.c: 24:     }
   260                           
   261                           
   262                           ;slave_pic.c: 25: }
   263     07C4  1C06               	btfss	6,0	;volatile
   264     07C5  2FC7               	goto	u11
   265     07C6  2FC8               	goto	u10
   266     07C7                     u11:
   267     07C7  2FC4               	goto	l19
   268     07C8                     u10:
   269     07C8                     l575:
   270     07C8  0308               	decf	8,w	;volatile
   271     07C9  1D03               	btfss	3,2
   272     07CA  2FCC               	goto	u21
   273     07CB  2FCD               	goto	u20
   274     07CC                     u21:
   275     07CC  2FDF               	goto	l583
   276     07CD                     u20:
   277     07CD                     l577:
   278     07CD  1407               	bsf	7,0	;volatile
   279     07CE                     l579:
   280     07CE  3008               	movlw	8
   281     07CF  00F2               	movwf	??_main+2
   282     07D0  309D               	movlw	157
   283     07D1  00F1               	movwf	??_main+1
   284     07D2  3005               	movlw	5
   285     07D3  00F0               	movwf	??_main
   286     07D4                     u57:
   287     07D4  0BF0               	decfsz	??_main,f
   288     07D5  2FD4               	goto	u57
   289     07D6  0BF1               	decfsz	??_main+1,f
   290     07D7  2FD4               	goto	u57
   291     07D8  0BF2               	decfsz	??_main+2,f
   292     07D9  2FD4               	goto	u57
   293     07DA  2FDB               	nop2
   294     07DB                     l581:
   295     07DB  1283               	bcf	3,5	;RP0=0, select bank0
   296     07DC  1303               	bcf	3,6	;RP1=0, select bank0
   297     07DD  1007               	bcf	7,0	;volatile
   298     07DE  2FF4               	goto	l24
   299     07DF                     l583:
   300     07DF  3002               	movlw	2
   301     07E0  0608               	xorwf	8,w	;volatile
   302     07E1  1D03               	btfss	3,2
   303     07E2  2FE4               	goto	u31
   304     07E3  2FE5               	goto	u30
   305     07E4                     u31:
   306     07E4  2FF4               	goto	l24
   307     07E5                     u30:
   308     07E5                     l585:
   309     07E5  1407               	bsf	7,0	;volatile
   310     07E6                     l587:
   311     07E6  3015               	movlw	21
   312     07E7  00F2               	movwf	??_main+2
   313     07E8  304B               	movlw	75
   314     07E9  00F1               	movwf	??_main+1
   315     07EA  30BE               	movlw	190
   316     07EB  00F0               	movwf	??_main
   317     07EC                     u67:
   318     07EC  0BF0               	decfsz	??_main,f
   319     07ED  2FEC               	goto	u67
   320     07EE  0BF1               	decfsz	??_main+1,f
   321     07EF  2FEC               	goto	u67
   322     07F0  0BF2               	decfsz	??_main+2,f
   323     07F1  2FEC               	goto	u67
   324     07F2  0000               	nop
   325     07F3  2FDB               	goto	l581
   326     07F4                     l24:
   327     07F4  1806               	btfsc	6,0	;volatile
   328     07F5  2FF7               	goto	u41
   329     07F6  2FF8               	goto	u40
   330     07F7                     u41:
   331     07F7  2FF4               	goto	l24
   332     07F8                     u40:
   333     07F8  2FC4               	goto	l19
   334     07F9  120A  118A  2800   	ljmp	start
   335     07FC                     __end_of_main:
   336     0002                     ___latbits      equ	2
   337     007E                     btemp           set	126	;btemp
   338     007E                     btemp0          set	126
   339     007F                     btemp1          set	127
   340     007E                     wtemp0          set	126
   341     007F                     wtemp0a         set	127
   342     007F                     ttemp0a         set	127
   343     0080                     ltemp0a         set	128
   344                           
   345                           	psect	config
   346                           
   347                           ;Config register CONFIG @ 0x2007
   348                           ;	Oscillator Selection bits
   349                           ;	FOSC = HS, HS oscillator
   350                           ;	Watchdog Timer Enable bit
   351                           ;	WDTE = OFF, WDT disabled
   352                           ;	Power-up Timer Enable bit
   353                           ;	PWRTE = OFF, PWRT disabled
   354                           ;	Brown-out Reset Enable bit
   355                           ;	BOREN = OFF, BOR disabled
   356                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   357                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   358                           ;	Data EEPROM Memory Code Protection bit
   359                           ;	CPD = OFF, Data EEPROM code protection off
   360                           ;	Flash Program Memory Write Enable bits
   361                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   362                           ;	In-Circuit Debugger Mode bit
   363                           ;	DEBUG = 0x1, unprogrammed default
   364                           ;	Flash Program Memory Code Protection bit
   365                           ;	CP = OFF, Code protection off
   366     2007                     	org	8199
   367     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Sun Feb  1 11:14:44 2026

                     l24 07F4                       l19 07C4                       u10 07C8  
                     u11 07C7                       u20 07CD                       u21 07CC  
                     u30 07E5                       u31 07E4                       u40 07F8  
                     u41 07F7                       u57 07D4                       u67 07EC  
                    l581 07DB                      l573 07BB                      l583 07DF  
                    l575 07C8                      l585 07E5                      l577 07CD  
                    l587 07E6                      l579 07CE                      _RB0 0030  
                    _RC0 0038                     _main 07BB                     btemp 007E  
                   start 0000                    ?_main 0070                    _PORTD 0008  
                  _TRISD 0088                    btemp0 007E                    btemp1 007F  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0070                   _TRISB0 0430  
                 _TRISC0 0438                   ltemp0a 0080                   ttemp0a 007F  
                 wtemp0a 007F  __end_of__initialization 07FC           __pcstackCOMMON 0070  
             __pmaintext 07BB     end_of_initialization 07FC      start_initialization 07FC  
              ___latbits 0002  
