
---------- Begin Simulation Statistics ----------
final_tick                                  150612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859928                       # Number of bytes of host memory used
host_op_rate                                   284324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.59                       # Real time elapsed on the host
host_tick_rate                               41993662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1019737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000151                       # Number of seconds simulated
sim_ticks                                   150612500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.293802                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  117685                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               118522                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1029                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            143362                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             231                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              215                       # Number of indirect misses.
system.cpu.branchPred.lookups                  158073                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     742                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    369825                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   385798                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               779                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 30273                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16330                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000087                       # Number of instructions committed
system.cpu.commit.committedOps                1019823                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       255904                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.985178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.319185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        73221     28.61%     28.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        28258     11.04%     39.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13694      5.35%     45.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7614      2.98%     47.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3436      1.34%     49.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2147      0.84%     50.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6155      2.41%     52.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        91106     35.60%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        30273     11.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       255904                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810701                       # Number of committed integer instructions.
system.cpu.commit.loads                        256051                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256051     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019823                       # Class of committed instruction
system.cpu.commit.refs                         367778                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110709                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1019737                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.301226                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.301226                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 53185                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   255                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               117577                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1043005                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    52962                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    142148                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    818                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   866                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9369                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      158073                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     43124                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        201789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   616                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1025853                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2136                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.524765                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              55596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             118443                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.405592                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             258482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.059397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.378927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    92256     35.69%     35.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9245      3.58%     39.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5857      2.27%     41.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5217      2.02%     43.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4294      1.66%     45.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5833      2.26%     47.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12569      4.86%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    94772     36.66%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    28439     11.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               258482                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  938                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   154376                       # Number of branches executed
system.cpu.iew.exec_nop                           136                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.421584                       # Inst execution rate
system.cpu.iew.exec_refs                       371383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     113012                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2166                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                258654                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               172                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               114347                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1036540                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                258371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1469                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1030670                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1715                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    818                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1721                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               98                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2578                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2620                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1284224                       # num instructions consuming a value
system.cpu.iew.wb_count                       1028874                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576128                       # average fanout of values written-back
system.cpu.iew.wb_producers                    739877                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.415621                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1029711                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1295486                       # number of integer regfile reads
system.cpu.int_regfile_writes                  665871                       # number of integer regfile writes
system.cpu.ipc                               3.319770                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.319770                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                579380     56.13%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6239      0.60%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.40%     57.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15848      1.54%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.60%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              21996      2.13%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           21994      2.13%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.20%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.01%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2087      0.20%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258672     25.06%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              113410     10.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1032145                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1657                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001605                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     279     16.84%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  356     21.48%     38.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 8      0.48%     38.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.18%     38.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.12%     39.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.24%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    675     40.74%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   330     19.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 922169                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2101778                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       917944                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            940504                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1036332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1032145                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               280                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13349                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        258482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.993102                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.867783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               57172     22.12%     22.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14206      5.50%     27.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13763      5.32%     32.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               28754     11.12%     44.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24322      9.41%     53.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22113      8.55%     62.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14638      5.66%     67.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               59642     23.07%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23872      9.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          258482                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.426480                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 111620                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             222925                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       110930                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            112473                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2054                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2061                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               258654                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              114347                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  949451                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                           301226                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3817                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    57895                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1516                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2149607                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1040075                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1226219                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    146538                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  33449                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    818                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 42453                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1306752                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6961                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                295                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     45394                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           172206                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1261420                       # The number of ROB reads
system.cpu.rob.rob_writes                     2075000                       # The number of ROB writes
system.cpu.timesIdled                             447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   171363                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   94588                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                613                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           613                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        83904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1857                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2145000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6915750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          383                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          377                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       128384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 193344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000406                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2460     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2932500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2197500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            948000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  121                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  483                       # number of demand (read+write) hits
system.l2.demand_hits::total                      604                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 121                       # number of overall hits
system.l2.overall_hits::.cpu.data                 483                       # number of overall hits
system.l2.overall_hits::total                     604                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1311                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1311                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     62480500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102825500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     62480500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102825500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1915                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1915                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.808544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.623539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684595                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.808544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.623539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684595                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78953.033268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78100.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78432.875667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78953.033268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78100.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78432.875667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35234501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     54480001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89714502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35234501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     54480001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89714502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.808544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.623539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.808544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.623539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684595                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68952.056751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68100.001250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68432.114416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68952.056751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68100.001250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68432.114416                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          383                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              383                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          383                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          383                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     53719500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53719500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.770419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.770419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76962.034384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76962.034384                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     46739001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46739001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.770419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.770419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66961.319484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66961.319484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.808544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78953.033268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78953.033268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35234501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35234501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.808544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68952.056751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68952.056751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8761000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8761000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.270557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.270557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85892.156863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85892.156863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.270557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.270557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75892.156863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75892.156863                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10398500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10398500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19044.871795                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19044.871795                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   831.309633                       # Cycle average of tags in use
system.l2.tags.total_refs                        3106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.191955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.522089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       440.157189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       360.630356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025370                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043243                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     30633                       # Number of tag accesses
system.l2.tags.data_accesses                    30633                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1311                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         217140012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         339945224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             557085235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    217140012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        217140012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        217140012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        339945224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            557085235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11299750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35881000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8619.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27369.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.851852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.754733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.563341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     27.78%     27.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     23.15%     50.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     15.74%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.31%     68.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.78%     71.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      5.09%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.31%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.39%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42     19.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          216                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  83904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   83904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    557.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     148787000                       # Total gap between requests
system.mem_ctrls.avgGap                     113491.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 217140011.619221508503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 339945223.670014083385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14197750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21683250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27784.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27104.06                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5797680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         35768070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         27714720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           81938985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.038410                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     71687750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     73984750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               906780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3562860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27137700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         34982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           78749865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.864072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     90627250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     55045250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        42312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            42312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        42312                       # number of overall hits
system.cpu.icache.overall_hits::total           42312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          812                       # number of overall misses
system.cpu.icache.overall_misses::total           812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53255499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53255499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53255499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53255499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        43124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        43124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        43124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        43124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018829                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018829                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018829                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018829                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65585.589901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65585.589901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65585.589901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65585.589901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          833                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          383                       # number of writebacks
system.cpu.icache.writebacks::total               383                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          180                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42653999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42653999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42653999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42653999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014655                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014655                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014655                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67490.504747                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67490.504747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67490.504747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67490.504747                       # average overall mshr miss latency
system.cpu.icache.replacements                    383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        42312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           42312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53255499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53255499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        43124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        43124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65585.589901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65585.589901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42653999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42653999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014655                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67490.504747                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67490.504747                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.736642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.949367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.736642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             86880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            86880                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       358322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           358322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       358345                       # number of overall hits
system.cpu.dcache.overall_hits::total          358345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11209                       # number of overall misses
system.cpu.dcache.overall_misses::total         11209                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    565113987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    565113987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    565113987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    565113987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       369529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       369529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       369554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       369554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030331                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50425.090301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50425.090301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50416.093050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50416.093050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12375                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               618                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.024272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          723                       # number of writebacks
system.cpu.dcache.writebacks::total               723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9380                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1829                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     86322056                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     86322056                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     86484556                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     86484556                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004949                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004949                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47247.978106                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47247.978106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47285.159103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47285.159103                       # average overall mshr miss latency
system.cpu.dcache.replacements                    809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       257186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          257186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       257847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       257847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33555.975794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33555.975794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12072000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12072000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        32192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        32192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    525459927                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    525459927                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52540.738626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52540.738626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     57321496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57321496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63199.003308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63199.003308                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17473560                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17473560                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32061.577982                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32061.577982                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16928560                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16928560                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31061.577982                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31061.577982                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           692.594428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              360277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.980317                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   692.594428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.676362                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.676362                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            741143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           741143                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    150612500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    150612500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
