.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000001011000000010
000000000000000000
000000000000000000
000000000001100001
000000000000010110
000000000000110000
001100000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001110000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 31 0
000000111001000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111000000000000000000000
000000000000000000000000000000111010100001010000100000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000001000010000100000000
000000000000000000000000000000001101000000001000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001000000000011
000000000000000000000000001101100000000000000011000111
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001001000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000011010000100000100000000
000000000000000000100000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010001000000000000000011100000011000000100000000000010
110000000000000000000100000000010000000000000000000000
000000000000000000000000000111000000000000100100000100
000100000000000000000000000000101101000001010000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100000000010
000000000000000000000000000000001100000000000000000000
010000000000000000000110001111100000000001000100000000
100000000000000000000000000011100000000011000000100000

.logic_tile 14 1
000000000000000000000000000000001100000100000100100000
000010000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
010000000000000000000011101111011110000010000000000000
110010000000000000000100000101001111000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001010000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000001100001011000000000111100000000000000000000000
100000000000000001100000000000000000000001000000000001

.logic_tile 15 1
000010000000000000000110010001100000000000000000000001
000000000000001101000011101111101101000010000000000000
001000000000001001100010100000000000000000000000000000
100000000000000101000110110000000000000000000000000000
010010100000000000000111010101000000000000100100000000
110000000000000000000010000000101000000001010000000010
000100100000000000000000000001000000000001000100000000
000101000000000000000000001001100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000110000000011001010100100100000000
000000000000010000000000000000011000000000000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000001100001000000100110000000
100000000000000000000000000000001101000001010000000000

.logic_tile 16 1
000000000000000000000110000000000000000000100000000010
000000000000000000000000000000001011000000000000000000
001000000000000000000110101000000000000000000000000000
100000000000000000000000001111000000000010000000000100
110000000000000000000111110101000001000000100100000000
110000000000000000000110000000101101000001010000000100
000000000000010000000000000111100000000001000100000000
000000001100000000000000001001100000000011000000000010
000000000000000000000000010000001010000010000000000000
000000000000000000000010100000010000000000000000000001
000100000000000000000000010000001100000100000000000000
000000000000000000000010100000010000000000000000000000
000100000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000010101000000000000010000000000000
100000000000000000000110001001000000000000000000000000

.logic_tile 17 1
000000000000000000000000010101000000000000000001000000
000000000000000000000010000000000000000001000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000001000000
010000000000000000000010000101100000000000000100000000
110000000000000111000010010000000000000001000000000001
000000000000001000000000000000000000000000100000000000
000000000000000001000000000000001100000000000000000001
000000000000000011000000000111100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000001010000000000000001111001001000010000000000000
000001000000000000010000001111011010000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
010000000000000011000000010111100000000000000000000000
100000001010000000100010000000000000000001000010000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000001
100000000000000001000000001101000000000010000001000000
010010000000000000000111000000011010000100000000000010
110001000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000011000000000010000000011000000100000001000000
000000000000100000000100000000010000000000000000000000
000000000001010000000110100111100000000000000000000010
000000000000100000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011000000011000000100000000000010
000000000000000000000100000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000010000000
000000000000000000000000000000010000000000000000000000
000000000000000001000000000000000000000000100000000000
000000000000000000100000000000001001000000000010000000

.logic_tile 20 1
000001000000000000000000000111000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000001000000000111100001000000001000000000
000000000000001001000010110000001000000000000000000000
000100000000000000000010100001101001001100111000000000
000000000000000000000100000000001001110011000000000000
000000001010000000000000000101001001001100111000000000
000001000000000000000000000000101000110011000000000000
110000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000100
000000000000000000000010110001000000000010000000000000
000000000000000011100000001000000000000000000000000000
000000001100000000000000000001000000000010000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000011010000100000000000000
000000000000000000100000000000010000000000000000000100
000000000000010111100000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000110000000000000000000000000000000100000000000
000010000000000000000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000010
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000001000000000000000000010000000
000000000000000000000000000011000000000010000000000000
000100000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000001000000100000000100
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000100000
000000000001010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001101000000000000000000000000000001000000100000000010
000110000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000

.logic_tile 24 1
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001001000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000000000000000000001011000000000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000011100000001101110011000010000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000010000000
000000000001010001110000010000001001001100111100000000
000000001101110000000010000000001100110011000000000010
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
110000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000010

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 26 1
000000000000100101000000000111000000000000000000000000
000000000001010000100011110000000000000001000000100000
001000000000000000000000000101000000000010000100000000
100000000010000000000000000000000000000000000001000000
010000000000000001100000010001000000000001000000000000
010000000000000001000011100111001010000001010000100000
000010100000000011100000010111101111000110100000000000
000001001000000000100011110101001011001111110001000000
000000000000000000000000000101000001000010000000000000
000000000000000000000000000000101010000001010000100000
000110000000000011010000000111000000000000000000000000
000001000000000000100000000000100000000001000001000000
000001000000000001000011000000011100000100000001000000
000010000000001011000100000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000001100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000100000000000
000000000001000000000011000000001110000000000001000000
000000000000000000000000001000000000000010000000000010
000000000000001001000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000010001111010010111100000000000
000000000000000000000010111101111010001011100010000000
001100000000000000000011100001001010001100110101000000
100010100011000000000000000000100000110011000001000000
000000000100000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000001000000
000010100000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000001011101101010111100000000000
000000000000000000000000000001011011000111010000100000
000001000000000000000011100000001110000100000000000010
000010000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000010011000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000001100000000000000000000000001000000000
100000000000000000000000000000001111000000000000000000
110000000000000000000000000000001000001100111100000001
010000000000000000000000000000001001110011000000000000
000100000000001000000000010111001000001100111100000000
000100000000000001000010000000100000110011000000000000
000000000010000000000110110101101000001100111100000000
000000000000000000000011000000000000110011000001000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000000000000000110000101101000001100111100000000
000000000000000000000010100000100000110011000000000010
110100000000000000000000000000001001001100111100000000
000100000000000000000000000000001101110011000000100000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000111000000001100110100000000
000000000000000000000000000011100000110011000001000100
000000000000000101100000000000000001000000100000100000
000000000000000000000010100000001101000000000000000000
000000000000000000000010010000000001000000100001000000
000000000000000000010010010000001101000000000000000000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000001010000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000100001000000001000000000000000000001000000
000000000001000000000000000001000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000010
000000000000000000
000000000000100000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000001101000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000010100001100001000000001000000000
100000000000000001000100000000001011000000000000000000
110000000000000000000000010101001001001100111100000000
100000000000000000000010000000101000110011001000000000
110000000000000000000110000001101000001100111100000000
100000000000000000000010100000001001110011001000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011001000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
010000000000001000000000000101111000001100110100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 4 2
000000000000001000000000010000000000000000000000000000
000000000000001101000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100000000001000000000000101011100001101000110000000
010000000000001111000000000001000000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000000000111100000000001010100000000
000000000000000000000000001111001010000001100010000000

.logic_tile 5 2
000000000000000000000000000000011110000100000001000000
000000000000000000000000000000010000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100010000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001001101111110001100000000000
110000000000000000000000000001111101001110010000000000
000000000000000000000010100011111001101000010000000000
000000000000000000000100001111101001111000000000000000
000000000000010000000000000000000000000000000100000000
000000001100100000000010000011000000000010000000000000

.logic_tile 6 2
000000001000000111000010100001100001000000001000000000
000000000000000000100110110000001011000000000000000000
001000000000000001100010000111001001001100111100000000
100000000000000000000010000000101111110011000000000010
110000000000000000000000000001001000001100111100000000
100000000000001101000000000000101101110011000010000001
000000000000000000000010100000001000111100001010000000
000000000000000000000100000000000000111100000000000000
000000000000000000000000011001000001001100110100000000
000000000000000000000010100011001001110011000010000000
110000000000001000000000001111101000110101000000000000
100000000000000001010000001001111010000101110000000000
010000000000000000000110101001101010101000010000000000
110000000000100000000000001111101001110000100000000000
010000000000000000000110011000011010000100000100000000
000000001110000000000010000001010000000010000000100000

.logic_tile 7 2
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100000001001111010111000010000000000
100000000000000111000000000111011010110000000000000000
000000000000000000000000011101011111110001100000000000
000000000001010000000010000001001011001101100000000000
010101000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000100000000000000000000000011100000100000000100000
000001000000000000000011000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000010000010110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000010000000101100000000001000100000010
100100000000000000000000000011100000000011000000000000

.logic_tile 11 2
000000000000000001100000000011000000000000000010000000
000000100000000000000000000000100000000001000000000000
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000001110000100000000000000
010000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000010010001000000000010000000000000
000000000000000000000011010001011010000010000000000000
000000100000000000000010100101011111000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000110100000011110000100000001000000
100000100000000000000100000000010000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000001000000001000000000110000001
000000000000000000000000001011001001000010000010000101
000000000000000000000000010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 13 2
000011000000000000000000000111000000000000000000000010
000000000000000000000000000000000000000001000000000000
001000000000000000000000000101000000000010000000000000
100000000000000000000000000000100000000000000010000000
110000000000000000000010100000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000001000000010100011100000000000000100000000
000100000000001111000000000000100000000001000000000000
000001000000001000000110001000000000000010000000000000
000010100000000111000011001101000000000000000010000000
000001100000000000000000010000000000000000100100000000
000011100000000000000011110000001101000000000000000100
000000000000001000000110100101101010100000000000000000
000000000000001111000000001111011100000000000000000000
010000000000000001100000000111100000000000000100000000
100000000000000000000000000000000000000001000010000000

.logic_tile 14 2
000010000000001101000110101001011000000010000000000000
000000000000001111000010100101111110000000000010000000
001000000000000000000110100101000000000000100100000000
100000001010000000000000000000001001000001010010000000
010001000000000001100111100111011000000100000100000000
110010000000000101000100000000110000001001000000000100
000000000001000101100011110001001000000000000000000000
000000000000000000000110000001011010001000000000000000
000000001010000000010000000101100000000010000000000000
000000000000000000000000000000100000000000000010000000
000000000000000000000000000111011110000100000100000000
000000000000000000000000000000000000001001000000100000
000000000000000101100000010001011010000100000100000000
000000000000000000000010000000010000001001000000000000
010000000000000001100110000111111010000100000100000000
100000000000000000000000000000110000001001000000000001

.logic_tile 15 2
000000000000000000000000001000000000000000000100000000
000000000000000000000010001001000000000010000000000000
001000000000000000010000010000011100000100000100000000
100001000000000000000011110000010000000000000000000010
010000000000000000000010100101000000000010000000000000
010000000000000000000010100000100000000000000000000000
000100000000010001100000000101000000000000000000000000
000100000000100000100011110000100000000001000000000000
000000000000000000000000000000000000000000100000000010
000000000000000000000000000000001110000000000000000000
000000000000000000000000010101000000000010000000000000
000001000000000000000011100000100000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001010000000000010000000
010000000000000000000000001000000000000000000100000000
100010100000010000000000001101000000000010000001000000

.logic_tile 16 2
000000000000100000000000010000000001000000001000000000
000000000000010000000011100000001010000000000000001000
000000001010000000000010100000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000001010000000000000010001101000001100111000000000
000000000000000000000010100000100000110011000000000001
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000100000000000111100000000000001000001100111000000000
000000000000000000110000000000001011110011000000000000
000001000000001000000000000000001000001100111000000001
000010100000000111000000000000001001110011000000000000
000000000000000101100111100111101000001100111000000000
000010000000000000000000000000000000110011000000000000

.logic_tile 17 2
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000100000
001000000000001101000111101001111111100000000000000000
100000000000000001000000000001001100000000000010000000
110000000001000000000000000000000000000000100100000000
010000000000000000000000000000001111000000000000000000
000100000000101000000000001000000000000000000100000000
000100000000011111000000000111000000000010000000000100
000011100000001000000000011111101110000010000000000000
000001100000000101000011001111011111000000000000000000
000000000000000111100000000000001100000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000110010000011010000100000100000000
000000000000000000000010000000000000000000000000000000
010000000000001101000110000000000000000000100100000000
100000000000000111000000000000001111000000000001000000

.logic_tile 18 2
000000000000001101000000010000000000000000100100000000
000000000000000001000010100001001001000010100000100000
001000000000001001100000001000000000000010000000000000
100000000000000001000000000001000000000000000001000000
010000000000000101000111100000000000000000100100000000
110000000000000000100100001011001010000010100000000100
000000000000000000000110100000001111010100100100000100
000001000000000000000000000000011110000000000000000000
000000000000000001000000010001000001000000100100000010
000000000000000000100010000000001000000001010001000000
000000000000000000000000000101100001000000100100000100
000000000010000000000000000000101000000001010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000001001000000000011000000000010000010000000

.logic_tile 19 2
000000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001010001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000000011000001100000100000100000000
010000000000000000000010000011011111010100100000000000
000000000000000000000110000101100000001100110000000000
000000000000000000000100001101100000110011000000000000
000000000000000000000110001101000000001100110000000000
000000000000010000000000001101100000110011000000000000
000101000000001101100000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
000000000000000000000111000000011100000100000000000100
000000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000010100101111100001100110000000000
000000000000000000000010100000000000110011000000000000
001000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000010000000000010101000000000000000000000100000
010000000000000000000110110111000000000010000000000000
000000000000000111100000000101101010001000000100000000
000000001000001101100000001001010000001110000000000000
000000000000000000010000010001111101001100110000000000
000000000000000000000011000000101000110011000000000000
000000000000001001100000000011111010001001000100000100
000000000000000001000000000111000000000101000000000000
000000001110001000000000001101000000000001110100000000
000000000000000001000000000101101001000000010000000000
110000000000000011000000000000000000000000000000000000
100100000000000000100000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100000000100
000000000000001001000000000000001001000000000000000000
000000000000000000000000011000000000000000000000000100
000001000000000000010011110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000001111000000000000001010000000000010000000

.logic_tile 22 2
000000000010000001000000010000000000000000000000000000
000010000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000010000001000000000000000000000100
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000010000000000001011000000000000100000
000000000000000000000000000000011100000100000000000010
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000001000000100000000000000
000100000000000000000000000000010000000000000001000000

.logic_tile 23 2
000000000000000000000000000000000000000000100010000000
000000000000000000000000000000001101000000000000000000
000000100000000000000000000000000000000000000001000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000001000000100000000000
000000000110000000000000000000001111000000000000000100
000001000000010000000000000000011110000100000010000000
000011000100000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000100000
000000000000000000100010000111000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000100000000000000011000000000010000000000010

.logic_tile 24 2
000000001100100000000110010000001000001100111100000001
000000000000000000000010000000001100110011000000010000
001000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000001000000010000000000001001110011000010000000
000000000000100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000010000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001100110011000010000000
000010000001001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000010000000
000100000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000010000000
110000000000000001100110010111101000001100111100000000
000000001001000000000010000000100000110011000010000000

.ramt_tile 25 2
000001000010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000010000000000111100111100000001111010000100000000000
000001000000000000100100000111001110000000100010000000
000010000000000000000000011101001100010111100000000000
000001000000000000000011101101101101000111010000000000
000000000000001000000110110111101000010111100000000001
000000000000000111000110110011111110001011100000000000
000000000001011001000000010001101110010000100000000000
000000001110001111000011110000101010000000010000000001
000000000000000000000010000101001100010111100000000000
000000000000000001000111111011111100001011100010000000
000000001010000000000000001011011010010111100000000000
000000001000000000000000000101001101000111010000000000
000000001010101001000000010000001110000100000000000000
000000000001010111000011100000010000000000000000000000
000010000100001001100000011011001110010111100000000100
000001000010100111000011100111001000001011100000000000

.logic_tile 27 2
000000000000000000000110010111001000010100000000000000
000000000000000000000011110000111010001000000000000100
000001000000001000000000010101001011000110100000000010
000000100000000001000011100101101011001111110000000000
000000000000001111000011100000000000000000000000000000
000000000010100111000100000000000000000000000000000000
000000001100000000010000001001101110010111100000000000
000000000000001111000010001011111010001011100000000000
000000000000000111100000001111001010010111100000000000
000000100000100000100000000111001111000111010000000000
000000000000000000000011100001111101000000000000000001
000000000000001001000100000000001010001001010000000000
000000001100000000000111000011001010010111100000000010
000000000000000111000111111001001010001011100000000000
000000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000

.logic_tile 28 2
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001111100000011101111101000110100000000000
000000000000000001000011110001011100001111110000000000
000000100000000000000000001000011011010000100000000000
000000000000000000000000000011011000000000100010000000
000000000000001111100000010001100000000000100000000000
000000001100000111100011110001101100000000110000000001
000010000000000001100000001111111011010111100000000000
000001000000000000000000000101001101001011100000000000
000100000000000111100000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000011000111000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000001110000100000000000010
000001000000000000000010010000010000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000100000000000011100000000000000000000000000000
000000000000000000000000000000001000000100000000000100
000000000000000000000000000000010000000000000000000000

.logic_tile 30 2
000010000000000000000110000101001000001100111100000001
000000000000000000000000000000000000110011000000010000
001000000000001000000000000101001000001100111101000000
100000000000000001000000000000000000110011000000000000
110000000000001001100000010101001000001100111100000000
010000000000000001000010000000100000110011000010000000
000001000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000010100000001000110011000001000000
000000000110000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000010000000111101000001100111100000000
000000000000100000000000000000100000110011000010000000
110001000000000000000000010101101000001100111100000000
000110000000000000000010000000100000110011000010000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000111000000000000000010000101000000
110000000000000000000000000000001101000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000111100000000000000000100000
000000000001010000000000000000100000000001000000000000
001000000000000000000000000111100000000000000001000000
000000000000000000000000000000100000000001000000000000
110000000001100000000011000000000000000000000000000000
000000000000000000000111010000000000000000000000000000

.logic_tile 32 2
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000001000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000001000000000000101001110110100010100000000
000000000000000001000011111111101010010100000010000000
001000000000000000000010100000000000000000000000000000
100000000000000000000110000000000000000000000000000000
110000000000000111000000010000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000001111011101000010000000000
000000000000000000000000000001111001111000000010000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111001101111000110101000000000000
000000000000001101000100001001111000000101110000000000
000000000000000000000000000101101000000001000100000000
000000001100000000000000001101010000001011000000000000

.logic_tile 4 3
000000000000000000000111100000000001000000100100000000
000000000000001001000100000000001100000000000000000000
001000000000000000000000000011011111110000000000000000
100000000000000000000000001101111011001111110000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000010110000001100000000000000000000
000000000000011111100111110101111011110100010100000000
000000000000100111000110001001101010010100000000000000
000000000000000000000000010101101011101000010000000000
000000000000000000000010001011111111110100000000000000
000000000000000000000000001101101110110100010100000000
000000000000000001000000000101111001010100000000000000
000000000000000000000110000001011011101001000110000000
000000000000000000000000000001101011100110000000000000
000000000001010001100010100101111111110100010100000100
000000000000100000010000001001101010010100000000000000

.logic_tile 5 3
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000001100000000000000000000
001000000000000101000010100001101001001100111100000000
100000000000000000000110100000101110110011000000000001
110000000000000101000000000011101000001100111100000000
100000000000000000100000000000101010110011000000000001
000000000000001101100000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000001001100010101011011000110001100000000000
000000000100000111000100000101011001001101100000000000
000000000000000000000110000011000001000000100100000000
000000000000000000000000000000001000000001000000000000
000000000000000000000000000011011010001100110100000000
000000000000000000000000000000100000110011000000000000
010000000000001000000000000001011011101001010000000000
000000000000000001000000000011101001110000000000000000

.logic_tile 6 3
000000000000000101000000000101001100110100010100000000
000000000000000000100000000011001101010100000000000000
001000000000001000000011100011001101111000100100000000
100000000000000001000100000101011001100000010000000000
110000000000000000000000000000000001000000100100000000
100000000000000001000010100000001010000000000000000000
000010000000000001000000010001111110110001100000000000
000000000000000000000010101101011000001110010000000000
000000000110000001100000000101011100110100010100000000
000000000000000101000010000011001101010100000000000000
000010000000000001100000000011001100101001000100000000
000001000000001101000000000111101010100110000000000000
000000000000001000000000001011011011110101000000000000
000000000000000001000000000011011111001010110000000000
000000000000000000000010101011111110101001010000000000
000000000110000000000100001101011100110000000000000000

.logic_tile 7 3
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000011010000100000000000010
000001001111010000000000000000010000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000001000000000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100000000100
000000000000000000000000000000001010000000000000000000
000000000000000001100010100000001110000100000000000000
000000001110000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111010101101010110000000
000010100000000000000000001001001000011101011011100110
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111000000000101100000000010000000000000
000000000000000000000000000000100000000000000000000010

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000100000100
100000000001010000000000001011000000000010000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010101111111100100010000000000000
000000000000000000000000000101011010000100010000000100
000000000000000000000010001000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000000000000000000000011101000000000000010000000000000
000000000001010000000100000101000000000000000000000001
010000001000011000000000001000000000000010000000000100
100000000000000101000000000111000000000000000000000001

.logic_tile 12 3
000000000000001000000110000001000000000000000100000000
000000000000001111000000000000100000000001000000000000
001000000000000101100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000001101000010000000011100000010000000000100
110000000000000001100000000001010000000110000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001010000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000100000000000000000010100001100000000000000100000000
000000000000000000000000000000000000000001000000000001
010000000000000000000000001000000001000000100000000000
100000000000000000000011111101001111000000000000000000

.logic_tile 13 3
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001101100010010000000000000000000000000000
100000000000000001000011010000000000000000000000000000
000000100000100000000110110001101010000010000000000000
000000000000000000000011101101011000000000000000000000
000001000000001000000000001000000000000000000000000000
000000100000001111000011111001000000000010000000000010
000000000000000000000111110000001100000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000000000000000001001100000000010000000000001
000000000000000000000000000111000000000000000000000000
110000000000000000000000000001100000000000000000000100
100100000000000000000000000000100000000001000000000000
000000000000001000000000001011011001110000010100000000
000000000000001001000000000101111011111001100000000000

.logic_tile 14 3
000000000000000000000110000011101000101101010100000000
000000000000001101000100001101011110100100010010000000
001110000110000101000111001001011100111001010000000000
100001000000001111000010111011011010100110000000000000
000100000100000001000010000000011000000010000000000001
000010000000001001000000000000000000000000000000000000
000000100000000111000000000001111010100100010100000000
000000000000001101100010100101001111111000110000000000
000000000010000001100000000101001101101000100100000000
000000000001011001000000000101001001111100100000000100
000000001110000101100010010000011000000010000010000000
000000000000000000000110000000010000000000000000000000
000000000000000111100000010000011001001100110000000000
000000000000000000000010100000011110110011000000000000
000000000000000001100000001001101101110001000100000000
000000000000000000000000001101101010110010110000000100

.logic_tile 15 3
000000000000000000000000000000000000000010000000000000
000000000100000000000000000000001111000000000000000000
001000001100000001100011100000000001000000100100000010
100000000000000000100000000000001001000000000000000000
110010000000000000000000000101111111111100010000000000
010000000000000000000000000011101011101000100000000000
001000000001000101100110001011011111101000000000000000
000000000001110000100110000111011000110110110000000000
000000000000001001100111100000000001000000100110000000
000000001100000011100010000000001010000000000000000000
000000000000000101100000001011011110110101010000000000
000010100000000000000000000011001101110100000000000000
000000000000000000000010010111000000000010000000000000
000000000000000000000010010000100000000000000000000000
000000001010000001000010000000000000000010000000000000
000000000000000111100000000011000000000000000000000000

.logic_tile 16 3
000000000000001000000000000111101000001100111000000000
000000000000010111000000000000000000110011000000010010
000000000000000000000000010000001000001100111000000000
000000000000000000000011100000001010110011000000000000
000000000000101000000000000000001000001100111000000000
000000000001010101000000000000001100110011000000000000
000000000010000000000000000001101000001100111000000001
000000000000000000000000000000100000110011000000000000
000000100111011000000000000000001000001100111000000000
000001000000100101000000000000001110110011000000000000
000000000000000001100000000000001001001100111000000000
000000001110000000100000000000001100110011000000000000
000000000000100001000000000000001000001100111000000000
000000000000010000000000000000001000110011000000000001
000001000000000000000110100111101000001100111000000100
000000100000000101000000000000100000110011000000000000

.logic_tile 17 3
000000000000000000000110000111000000000010000000000000
000000000000000000000000000000100000000000000000000000
001000000000001000000000010111100000000000100100000000
110001000000000001000010000000101100000001010010000000
010100000000000000000111000111011100000100000100000000
110000000000000000000100000000100000001001000000100000
000000000000000000000111100000000001000000100100000000
000000001010000000000010101001001011000010100000000100
000001000000000001100000011000000000000000100100000100
000000000000000000000010100001001111000010100000000000
000000000001010001000000001101111101101000000000000000
000010100100100111000000001111101110110110110010000000
000000000001010000000111010000000001000000100100000000
000000000000100000000010001011001001000010100010000000
010000000010101000000110100000000000000010000000000000
100000000001001001000010010000001100000000000000000000

.logic_tile 18 3
000000000000000001100010110000001010000010000000000000
000000000000000000000010000000010000000000000001000000
001010000000000000000110001000000000000000000100100000
100001000000000000000000001001000000000010000000000000
010000000000000000000011101000000000000000000100000000
110010100000000000000110101011000000000010000000000000
000000000000100000000000000000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001000000000000010001011101000010000000000000
000000000000000000000010010001111001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000001000000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000001100100000000000000111100000000000000000000010
100000000001010000000000000000100000000001000000000000
010000000000000111000010000000000000000010000100000000
110000000000000000000000000000001101000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000011100000100000000000000
000001000000000000000010000000010000000000000010000000
000000000000000000000000000101111110111101100000000000
000010100000000000000000001001111010111100000001000000
110001001110000000000111011101000001000001110000000000
100010101100000000000111111111001011000011100000000010

.logic_tile 20 3
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010101000000000000010100101101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000100000000100000000010100000100000110011000000000000
000000000000100000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000001001011000010000000000100
000000001000000000000000001111111011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 21 3
000001001110000000000000000101000000000000000000000000
000000100000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000100000000010
000000000000001001000000000000001100000000000000000000
000000000000000000000010010000000000000000000000000000
000000000110000011000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100010000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000001
000000000000000000000000000000010000000000000000000000
000000000001000000000000000000011000000100000000000010
000000001110000000000000000000000000000000000000000000

.logic_tile 22 3
000001000000001000000000001000000001001100110000000001
000010000000000001000000001001001101110011000000000000
001001000000001000000000000101011010000000000000000001
100010000000000001000010000000110000001000000011100010
000000001010001000000111110011001011101110000100000000
000000000000000111000010000011001000010100000000000000
000000000000000000000010100001100000000000000010000000
000000000000000000000100000000100000000001000010000100
000000000000000001100000000000001011000100100000000100
000000000000000101000000000000011101000000000000000000
110000000001010000010000010001100000000000000000000010
100001000000100000000010000000100000000001000000000000
000000000000101000000000000111001100101001110100000001
000000000000000111000000000011001000000000010000000000
110001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 3
000001000000000000000000000101000000000000000000000010
000010000000000000000010010000100000000001000000000000
000000000000000000000000000000000000000000100000000000
000000000100000000000011100000001101000000000000000010
000000001010000000000000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110101000000000010000000000000
000000000000100011100010000000011010000100000000000000
000000000000000000100110010000010000000000000000000000
000000100000100000000000000001101100010000100000000000
000001001101010000000000000000111100000000010000000000
000000000000000111100000000000000000000000100000000001
000000000000000000000000000000001110000000000000000000
001000000000000000000000000001000000000000000000000010
000000000000000000000000000000100000000001000000000000

.logic_tile 24 3
000000000100001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000010010000
001001000000000000000000000000001000001100111100000001
100011000000000000000000000000001000110011000000000000
000000000000100000000110000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000100100000000001100110000101001000001100111100000000
000100001000000000000000000000100000110011000010000000
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000001100001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000010
000100000000000000000000010111101000001100111100000000
000000000000010000000010000000100000110011000010000000
110000000001010000000000010101101000001100111100000000
000000000110000000000010000000100000110011000000000001

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000100001011000000000000000000000000000000
000100000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000100001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000

.logic_tile 26 3
000000000000001000000000001111111011000110100000000000
000000000001011111000000001111101001001111110010000000
000000000000001000000000001011100001000001000000000000
000001001010000111000010101101101010000001010000000001
000000000000100111000000001101101110010111100000000000
000100000000010000100000000001001100001011100010000000
000000000000000000000111110000001110000100000000000100
000000001000000001000011100000000000000000000000000000
000000000010000000000011000000001100000100000000000000
000000000000001111000110000000010000000000000000000010
000000000001110000000000010000000000000000100000000000
000000000001110000000011110000001111000000000001000000
000000000000000011100000000111011010000110100000000000
000000001100001001000011000101001000001111110001000000
000100000001010000000111000011011011000110100000000000
000100101110100000000110000111111111001111110001000000

.logic_tile 27 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000000000000000000011100000000000000000000010
000000001000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000001
000000000000001001000000001101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000010011101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000010
000000000000000000000000000111000000000010000000000000

.logic_tile 28 3
000000000000000111100011101001011100000001000000100000
000010100001010000100011101111010000000110000000000000
000000000000001000000000000000000001000000100000000000
000000001110001111000000000000001100000000000001000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111000000000111100000000000000000000100
000000000000001111100000000000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001000111100001000000000000000000000000
000000000000100000000100000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000101110110001101111000010111100000000000
000010101100100000100000000101001001001011100000000000

.logic_tile 29 3
000000000000000000000000000111000000000000000001000000
000000000000000000000000000000000000000001000000000000
000010101010000001100111100000011010000100000000000100
000001000000000000100000000000010000000000000000000000
000000001110000111100000000000011010000100000000000000
000000000000000000100011000000000000000000000000100000
000000001000001000000110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000110100000001010000100000000000000
000000000000000000000000000000010000000000000000000001
000010100000100111100000001101000001000001000000000100
000001000001011111000000000011001000000010100000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001011101010000110100000000010
000000000000000000000000001001001101001111110000000000

.logic_tile 30 3
000000000111000000000110010000001000001100111110000000
000000000000000000000010000000001100110011000000010000
001000000110000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000010100000000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000000
000000000100001000000000010111101000001100111100000000
000000000000000001000010100000000000110011000001000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001100110011000010000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000000000000001001001100111100000100
000010000000000001000000000000001101110011000000000000

.logic_tile 31 3
000000001000000000000000001011101010010111100000000000
000000000000000000000000000111111110000111010000100000
000000000000000000000000010000001010000100000001000000
000000000000100000000011010000010000000000000000000000
000000000000001111000011110101001110001110000010000000
000000000000000111100010100011010000001001000001100101
000000001110000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000100000000000000000011100000100000000000010
000000000000000001000000000000000000000000000000000000
000000000000000011000111000011011000110110100000000100
000000000000000000000100000101011111010110100000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000111100000001111001011010111100010000000
000010000000000000000000001101001101000111010000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000001000000000000000000000100000
000000000000000000000000001011000000000010000000000000
000000101110000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000100000
000000000000000000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000111100011100101101001101001000100000000
000000000000000000100000000111011001011001000010000000
001000000000000000000010010000000000000000000000000000
100000000000001101000011010000000000000000000000000000
110000000000000000000110000011011001110000000000000000
100000000000000000000000001101011000001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001101001010000000000
000000000000000000000000000011101001110000000000000010
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000001000000111010101000001000000001000000000
000000000000000101000110100000001001000000000000000000
001000000000011111100010100001001000001100111100000001
100000000000101111000110110000101101110011000000000000
110000000000000000000110000001001001001100111100000000
100000000000001001000000000000101010110011000000000010
000000000000000001100010100000001000111100001000000000
000000000000000000000110100000000000111100000000000000
000000000000000000000111000001101111111000010000000000
000000000000000000000100000001111000110000000000000000
000000000001010000000000001001111010110001100000000000
000000000000100000000000000001011111001101100000000000
000000000000000000000000010111100000001100110100000000
000000000000000000000010000000001011110011000000000000
010000000000001000000000000000000001001100110100000000
000000000000000001000000000000001011110011000000000010

.logic_tile 4 4
000000000000000101000000000111000001000000001000000000
000000000000000000000010110000101000000000000000000000
001000000000001000000110000001101001001100111100000001
100000000000000001000010110000101001110011000000000000
110000000000000101000110000001001000001100111100000001
100000000000000101100100000000001001110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000011101011100101100000000000
000000000000000000000000000101101101001100110000000000
000000000000000101100110111101000000001100110100000001
000000000000000000000010000011100000110011000000000000
000000000000000000000000011111000000000000000100000010
000000000000000000000011000001100000000011000000000000
010000000000010000000000001101011100111000010000000000
000000000000100000000000001011011010110000000000000000

.logic_tile 5 4
000000000000000000000000000001101110111000010000000000
000000001000000000000000001111011011110000000000000001
001000000000000001000000000111111111110101000000000000
100000000000000000000000001101101000001010110000000000
110000000000000000000110000011001110001100110100000000
100000000000000000000010100000100000110011000000000000
000000000110000000000000010011100000001100110110000000
000000000000000000000010010000100000110011000000000000
010000000000000000000111000000011010001100110100000100
110000000000000000000100000000010000110011000000000000
000000000000000000000000010111111111101000010000000000
000000000000000000000010001101101000110100000000000000
000000000000001000000110110001101110100101100000000000
000000000000000101000010001111011011001100110000000000
010000000000000101110110000000000001000000100000000000
000000000000000000000100000000001000000000000000000000

.logic_tile 6 4
000000000000000000000110001011111000101000010000000000
000000000000000000000000000001011110110000010000000000
001000000000000000000110100000000000000000100100000000
100000000000000101000000000000001011000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000011100011100101111011101000110100000000
000000000000000101100000000111101010000000110000000000
000000000000000000000010001111101100001000000100000000
000000000000000000000000000101110000001101000000000000
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000100000000001001100000001011000001000001010100000010
000000000000000101000000000011101010000010010000000000
000001000000000000010000010101111010100001010100000000
000010100000000000000011001001101110100010100000000000

.logic_tile 7 4
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000101000000010000000000000000000000000000000
110000000000010001000000000000000000000000000000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000000000000001010000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000100110000000
000000000000000000000000000000001101000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000010000000011100000100000100000000
000000000000000000000100000000000000000000000000000001
001010000000000000000000000000011010000100000110000000
100001000000000000000000000000010000000000000010100000
010000000000000000000011100000001110000100000110000000
110001000000000000000100000000000000000000000000100010
000000000000000000000010000000011110000100000100000000
000000001100000000000100000000010000000000000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000001101100000000011100000000000000100000000
000000000000000001000000000000000000000001000000000100
000000000000000000000000000000011100000010000000000000
000000000000000111000000000000000000000000000010000001
010000000000000000000110000000000000000000000100000000
100000000000000000000000001001000000000010000000000010

.logic_tile 11 4
000000000100100000000000000111000000000000000100000000
000000000001000000010000000000100000000001000000000000
001000000000001011100111101101101010100110000000000000
100000000000000111100100001001001010100100010000000000
110000000000101111000000001000000000000010000010000000
110000000001001111100000001011000000000000000000000100
000010000000001001100000001011011001100010110000000000
000001000000000001000011110101101011010110110000000000
000000000001010001100000010000000000000000000100000000
000000000000100000000011100101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000011110101000000000010000000000000
000000001000001001000111101001101100100000000000000100
000000000000000001100010011011001110001000000000000000
010000000000000000000000000000000000000000000100000000
100000000001010000000000000111000000000010000000000000

.logic_tile 12 4
000001000000011000000000010000000001000000100100000000
000000100000011111000010000000001001000000000000000000
001000000000000000000110100000000000000000100100000000
100000000000000000000010100000001010000000000000000001
110100000000001000000000000000011110000100000100000000
110000000000000001000000000000010000000000000000000100
000000100000010101000000000101100000000000000100100000
000001000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000100110000010
000000000000000000000000000000001000000000000000000000
000000001000000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000110100000001110000100000110000011
000000000000000000000011110000010000000000000000000000
010000000000010000000000000000001000000100000100000001
100000000000100000000011100000010000000000000000000001

.logic_tile 13 4
000000000000100000000110100101001000000100000100000000
000000000001000000000000000000010000001001000000000001
001000000001000000000000011111000000000001000100000000
100000001000000000000010000011000000000011000000000010
010010000000001011100111010011001010000100000100000000
110000000000000001000110000000110000001001000010000000
000000000000000000000010101011000000000001000010100111
000000001010000000000000001011000000000011000011100101
000000001110000000000110000111011111100000000000000000
000000000000000001000100000101111011111000000010000000
000000000000000001100110000001100000000010000000000000
000000001000000000100100000000100000000000000010000000
000000000001001001100000011000001110000100000100000000
000000000000101001000011001001000000000110000000000000
010000000000000000000000000000000000000000000000000000
100000000000010000000010000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000011100000001100110000000000
000000000000000001000000001111100000110011000000000000
001000001111000111000000000001001011100000000000000000
100000000000000000000000001101011011110000010010000000
110000000000000000000010111000000000000010000000000000
010000000000000000000011110101000000000000000010000000
000000000000100001100111100111100000000010000000000000
000000000001000000010011100000100000000000000010000000
000000000001000001000011101011001100011000110000000000
000000000000000101100011110011011100111000100000000000
000100000000000000000110010101111010000100000100000100
000000000000001001000010000000010000001001000000000000
000000000010000000000110000001100001000000100100000000
000010000000000000000100000000001101000001010000000000
010000000111010000000010000000011100000010000000000001
100000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000001100010111011011100111001010000000000
000000000000001101000010010011101000011001000010000000
001000000000000011100011110111001001111001010000000000
100000000000001111100111011011011000100110000000000000
000000100001111001000111001111001010111001000100000000
000001000000001111010011110101111000110101000000000001
000000000000001111000111101001001011111101010100100000
000000100000001101100110000101001001010000100000000000
000000000010100111100111000111001000111000000101000000
000010100001000000000000000001011011110101010000000000
000111000000000111000000001001111011111001110100000000
000010100000001001100000000001011011101000000000000000
000000001010100001000010001101011111100000010000000000
000000000001010001100110011111011110101000000000000010
000000000000000001100011110111011000101001110100000000
000000000000000000000111000001111100010100010000000010

.logic_tile 16 4
000000000000100000000000000011101000001100111000000000
000010000000110000000000000000100000110011000000010000
000000000000000000000000000000001000001100111000000000
000001000000000000000000000000001111110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000010100000000111100111100000001001001100111000000000
000001000001000000100100000000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001100000000000110100111101000001100111000000000
000000000000000000000011110000100000110011000000000100
000000000000000000000000010000001001001100111000000000
000000000110000000000010100000001101110011000000000000
000000000000000000000110010101101000001100111000000100
000000000000001111000110010000100000110011000000000000

.logic_tile 17 4
000000000001001000000000001011111110111001100001000000
000000000000000101000000000011101101110000100000000000
001000100000000000000000001011001110101001110100000000
100000000000000101000010101111011111101000100000000000
000100001110000000000010100000000000000010000000000000
000010100000000000000000000000001011000000000000000000
000000100000100000000000000111011110000000000000000000
000000001000000000010011110000000000001000000001100000
000000000110000001100000010000000001000010000000000000
000010000000001111100010100000001000000000000000000000
000000000000001000000010011001001101101100010010000000
000000001100001001000011011101011101011100010000000000
000001000000100001000110100011101101100000010010000000
000010000000010000100010001011101101111110100000000000
001001000000000101000000010001100000000010000000000000
000000000000000111000011000000100000000000000000000000

.logic_tile 18 4
000000000000000000000000001111111100111001010000000000
000000000000000000000000000011001010010001010000000000
001000000000000000000011110000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000001111100000000111100000000000000000000000
000000000000000001100000000000000000000001000000000000
000000000000100000000110101000000000000000000000000000
000000000000010000000111110011000000000010000000000000
000000000000000000000111110111100000000000000000000000
000010000000000000000110110000100000000001000010000000
000000001110000001000000000011001111101000010100000000
000000000000001111000000000101111011010101110000000100
000000001010001000000010001011011001100000000000000000
000000100000001011000000001001111011111000000010000000
000000000000001000000000010000000000000000000000000010
000000000110000011000011010111000000000010000000000000

.logic_tile 19 4
000010100000000000000000000000001010000100000000000000
000000000000010000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000010000000000000000100000000000
000011001010000000100010110000001010000000000000000001
000001000000000000000000000000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000010000100000000010000000000011100000100000000000000
000000000000001111000000000000000000000000000001000000
000100000000000101000000000011000000000000000000000001
000000000000000000100000000000000000000001000000000000
000010000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000010
000000000000000000000000000000001011000000000000000000

.logic_tile 20 4
001000000000000000000000000011011010101001000100000000
000000000000000000000000001111011011101010000010000000
001000000000000000000111100111111101000010000000000000
100000000000000000000000000111011101000000000000000000
000000100000100000000111100001100000000000000000000010
000001000000000000000100000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000001000111000000000111100000000000000010000000
000000000001110000000000000000100000000001000000000001
000010000001011001000110111000000000000000000000000000
000001000000100101100010100011000000000010000000000000
000000001000000000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110001000000000101100000000011101111000010000000000000
000000000000000000000011011111011010000000000000000100

.logic_tile 21 4
000000001000101000000000010000000001000000001000000000
000000000000010101000010010000001001000000000000001000
000000000000000000000010010001000001000000001000000000
000010100000000000000010010000101001000000000000000000
000000000000000000000010000001101001001100111000000000
000000000000000000000000000000101101110011000000000000
000100000000000000000000000001001001001100111000000000
000000001010000000000000000000001001110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000101011110011000010000000
000000000000000000000000010011001001001100111000000000
000000000000000000000010100000101001110011000000000000
110000000000000101100110100001101000001100111000000000
100000000000000000000000000000101111110011000010000000
000000000000000000010000000111001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 22 4
000010000000001000000000010011011100000010000000000000
000000000000001011000010101011111110000000000000000000
001000000001100011100111001101101011101001000100000000
100000000000011101100010100011111001010101000010000000
000000000000000011000110001001111110110000000100000000
000001000000000001000110100101111011110110000000000000
000100000001001101100110111111101010101000100100000000
000000000000001001000010001001111100101000010000000001
000000000000000111000110011101101010000010000000000000
000010100000001111100010001001111100000000000000100000
000000000000001001000110100101011100001011100000000010
000000000100101011100000001101001010101011010000000000
001000101100001001100000000101111000100001010100000010
000001000000000001000000001001011011100010010000000000
110110000001010000000010011001011000100000000000000000
000000000000100000000011010001001110000000000000000000

.logic_tile 23 4
000000000000000111100110100000000000000000000010000011
000001001110001111100111110101001000000000100000000110
001000000000000101000111110101101011000000100000000000
100000000000000000010011000000011110000000000000000100
001010100000001111000111111011011001100011110000000000
000000000000000111000110100011101101000001010000000000
000100100000001011000000000101001110101001010000000000
000100000000101111000000001111001000101001000000100000
000000000000001000000010000101011000000110100000000000
000000001010000001000000001001011000001111110000000000
000011000001000111110011100001001000000110100000000000
000000000000000001000110001101011001001111110010000000
000000000001001111000000010101111100010111100000000100
000000000000000111100010000001001001001011100000000000
110000000000001000000000000001101101110000000100000000
000010000000100001000000000111101101110010100010000000

.logic_tile 24 4
000000001010000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000010010000
001000000000000000000000000101001000001100111100000000
100000000010000000000000000000000000110011000010000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000100000000001000000000000111001000001100111100000001
000100000110000001000000000000100000110011000000000000
000000100001011000000000010101101000001100111100000000
000000000000100001000010000000000000110011000010000000
000000000000000001100110010000001001001100111100000000
000010000000100000000010000000001100110011000010000000
000000000000000000000110000000001001001100111100000000
000000000000100000000000000000001101110011000010000000
110010100000000000000000000000001001001100111100000000
000000001000000000000000000000001101110011000010000000

.ramt_tile 25 4
000000000100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000000000010000000000000000000000000000
000100001010000000000000000000000000000000
000100000010000000010000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000001000000000010111000000000000000101000000
000000001110001011000011010000100000000001001000000000
001000000000011000000111111000011001010100000000100000
100000001110000001000111110111001100000100000000000000
110000000000001001000111101111000001000000010000000000
010000100000001111000100001111101101000010100010000000
000000001000000001000000000000000000000000100100000000
000000001010000000110010010000001110000000001010000001
000000100001000000000010001001101100010111100000000000
000000000000000000000010010101111010000111010000000000
000000000000001111010110111101011000000110100000000000
000000000000000101100011010011111101001111110010000000
000000000001010000000010000101011111101001010001000000
000000001100101001000111101001011100000110100000000000
110001000000010000000111101001001111010111100010000000
000010001000011111000111111011011011000111010000000000

.logic_tile 27 4
000000000000000001100110101000011100000000000010000000
000000001000000000000110011011001001000110100000000000
001000000000000000000111101111101111000110100000000000
100000100001000000000000001001011011001111110000000000
110000000110000000000010000101101110010000100000000000
010000100000000000000000000000001011000000010000000000
000110100000001111000000000000000000000000000000000000
000101000000001011000011110000000000000000000000000000
000000000000100000000000011011101110101101010000000000
000000000001001111000011010101111100101110000000000000
000000100000100111100011110001011110000001000000000000
000001100001010000000010000001110000000110000000000001
000001000001000111000011110101101001000110100000000000
000000000000000001100110000111111110001111110000000000
110000000000000011100111100000001100000100000100000001
000000000000000000000000000000000000000000001000000000

.logic_tile 28 4
000000000000001111000011110001001100010111100000000000
000000000000001111100111111001011110001011100000000000
000100000000000111100000000001101010000110100000000000
000000000000001111100011111011001100001111110000100000
000000000000011111100111100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000010100000000000000011100000000000000000100000000000
000001000001000000000000000000001111000000000000000001
000000100000001011100111001101001100000001000000000000
000010101011000001100100001011000000000110000000000001
000000000001010000000111110011011000000001000000000100
000000000000000000000010000011010000001001000000000000
000000000000000111100000010011011100010111100000000000
000000000000000000100011111101111000001011100000000000
000000000000000001000000001101111110110110100000100000
000000000001010000000000000001101001100000010000000000

.logic_tile 29 4
000010100000001000000000000101000001000000100000000000
000000000000001111000000000101001111000000110000000000
000000000000000000000000000000011110000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000010
000000000001011001100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000001100100000000110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100011100011101010010111100000000100
000000000000000000000100000001101111000111010000000000
000110000000000001000111100000000000000000000000000010
000000000000000000100100001011000000000010000000000000

.logic_tile 30 4
000000000000000000000000010000001000001100111101000000
000000000000000000000010010000001100110011000000010000
001000001100000001110000000111001000001100111100000000
100000000001000000000000000000000000110011000010000000
010000000000000000000110010101001000001100111100000000
010000000000000000000010000000100000110011000001000000
000000000000000000000000000101001000001100111100000000
000000000000100000000000000000100000110011000000000000
000000000100001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000001000000
000100001010000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000001000000
000010000000000001100000000000001001001100111110000000
000000000000010000000000000000001101110011000000000000
110000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 31 4
000000000000000000000000000000000001000000100001000000
000000000000000000000000000000001111000000000000000000
000001000000100000000000000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000001000000
000000000000000000000010100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100000100000
000001000000000000000000000000001111000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000001
000010000110000111000011100000000000000000000000000000
000000001000000000100100000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000111100000000000000010000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000111000011100000000000000000000000000000
000000000000000000100111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
100001000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000001000000010001001000101000110100000000
000000000000000000100011111011011001000000110000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000

.logic_tile 3 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000011100110000000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000000010000000001000000100100000000
100000000010000000000010000011001101000010000010000000
000000000000000000000000001111001000111000010000000000
000000000000000000000000001001111011110000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000001010000000000000010000000000000000000000000000
110000000100000000000010000000000000000000000000000000
000000000000000000000110101101011000110101000000000000
000000000000000000010000001001101111000101110000000000
010000000000010000000000000001100000000000000000000000
000000000000100000000000000000100000000001000000000000

.logic_tile 4 5
000000000000000000000010100101101010101001000100000000
000000000000000000000100001101111111011001000000000100
001000000000000000000110000101001110101000110100000000
100000000000000000000100001101111110000000110000000000
110000000000000101000110111001111110111000010000000000
100000000000000000000111110101111010110000000000000000
000000000000000001100000000111001010111000100101000000
000000000000000000000011101101111001010000100000000000
000001000010000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000101001110101000110100000000
000000001110000000000000001101111100000000110000000010
000000000000001000000011100001111111110101000000000000
000000000000000001000100000101111010001010110000000000
000000000000000000000000010000001010000100000000000000
000000000110000000000011100000010000000000000000000000

.logic_tile 5 5
000000000000000000000000010000011000000100000100000000
000000000000000000000011100000000000000000000000000000
001000000000000111000110000001111001101000010000000000
100000000000000001000110110101011001110100000000000000
110001000010001101000000010001100000000000000100000000
100000000000000001100010000000000000000001000000000000
010000000000000000000000001111001001111000100100000000
110000001110000000000000001111111001100000010000000000
000001000000100000000110001011001010111000010000000000
000000100001000000000000000001111010110000000000000000
000000000000000000000000001001111000110001100000000000
000000000000000000000000001001101010001101100000000000
000001000000000000000111100101001101110000000000000000
000000000000010000000000000101111000001111110000000000
000000000000000000000000010001001111101001000100000100
000000000000000000000011101011111111100110000000000000

.logic_tile 6 5
000000100000000111100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000001000000000000101000000000001110100000000
100000000000001111000000000011001001000000010010000000
110100000000000111100111100000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000000000000000000001011010100000100000000
000010100000000000000000000011011101010000100010000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000011100001100001000001110100000000
000000001100000000000100000011001111000000010010000000
000001000000000111100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000110000000000000000000001110010100000100000000
000000000000000000000011110011001000010000100000000001

.logic_tile 7 5
001000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000001000010000000000000
100000000000000000000000000000001011000000000010000000
010000000000000000000000000000011100000010000000000001
010000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100001001100010000000100000000
000000000000000000000110000000111101101001000010000000
000000001010000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000001110000100000000100000
000000000000000000000000000000010000000000000000000000

.ramb_tile 8 5
000000000000000001000000010000000000000000
000000010000000000000011101101000000000000
001000001010000000000000000101000000001000
100000000000000001000000000001000000000000
110000000000001001000111001000000000000000
010000000000001111000100000101000000000000
110000000000000011100010001111100000000001
100000000000000111000000001111100000000000
000000000100000011100000011000000000000000
000000000000000000110010101101000000000000
000000000000000000000000010111100000001000
000000000000000000000011010101000000000000
000000000001000000000000001000000000000000
000100000010100000000000001011000000000000
010000000000000111000010001001000000001000
010000000000000000000011100101101100000000

.logic_tile 9 5
000000000000101000000000010000000000000000000000000000
000000000100010111000011110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000101000000000111000000000010000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000101000000000000000010000000
000000000000000111000000000000000000000000000000000000
000000000001000000100011100000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000010000000
000000000000000011000000000000011000000000100100000000
000000000000000000000000001001001000010100100000100000
000000000110000000000000000000001110010000000000000000
000000001010000000000000000000001100000000000000000100

.logic_tile 10 5
000000000110000000000010101111011010100010000000000001
000000000000000111000011101101111011001000100000000000
001000100000001111100111100101111000100010000000000000
100001000000000011000011110101011001001000100000000000
110000000000100111100010000011011100100000000000100000
010000000000011111100011111001011100001000000000000000
000100000000001101000110001011111000100000000010000000
000000000000001011000111100001001101000000000000000000
000000000000001001000010001111111110100000000000000000
000000000000001001100010000111101110000000000000000000
000010100010001000000010100001001011101000000001000000
000000000000000001000100001101001001010000100000000000
000001000000001001000000000101101111000000100100000000
000010000000000111000011110000001111001001010010000010
000000000000011101100111100000000000000010000000000000
000000001011111011000111111001000000000000000000000100

.logic_tile 11 5
000100000000000011100010111001111010110011110000000000
000000000000000101000011110011101010100001010000000000
001010100110000000000111100000001110000100000100000000
100000001110000000000100000001000000000110000010000000
010000000000101111100110100000000000000010000001100000
110001000000010001100110000001000000000000000000000000
000000000110100000000010100000011010000010000000000100
000000000001010101000000000000010000000000000000000000
000000000000000000000000000101001111100000010010000000
000000000001000000000011101011101110000000010000000000
000000000000000000000000000001001000100000000000000000
000000001100001101000000001001011010000000100000000000
000000000001010001100000000000011010000010000000000001
000000001110000001000010000000000000000000000000000100
010000000110000101100110000111100000000001000100000100
100000000110000000000000001111100000000011000010000000

.logic_tile 12 5
000000000001000101000110001000000000000010000000000000
000000000000100000000100000111000000000000000000000000
001001000000101011100000000000000000000010000000000000
100010001111011011100000000001000000000000000000000000
010000000000100111100111100000000001000000100100000000
110000000001010101100000000000001100000000000000000001
000000000001010101000110001101011011100010000000000000
000000000001010000000000000011001101001000100010000000
000000001010001000000000000101000000000010000000000000
000000000000001101000000000000000000000000000000000100
000000000000100011100111010001111111110011000000000000
000000100001010001100011110101001110000000000000000000
000000100001000000000000001001000000000001000001000101
000001000000100000000000001101100000000000000011000011
000010100100001001000000011011011101111001010000000000
000001000000000111000011000001011111111111110000000000

.logic_tile 13 5
000000000110001101100011100111001011111001000100000001
000000000000001111100000000001111000110101000000000000
001000000001001000000000000000001010000010000000000001
100000000000001101000000000000000000000000000000000000
000010100000100111100000001000000000000010000000000001
000001000000000000000010001011000000000000000000000000
000000001010001111000011101111101110110000010000000000
000000000000000011100010100101101101100000000010000000
000000000000000000000010000001000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000110000000000000011101111010101000010100000000
000000000110000000000011011101101110101110010000000100
000000001110000011100000000111000000000010000000000000
000010100000001111100011110000100000000000000010000000
000000000001000000000110010101011001110001010100000000
000000000000000000000010101001001111110010010000000000

.logic_tile 14 5
000001001001000011100000000011011111111001000100000010
000000100000000111000000001011101011111010000000000000
001001000000001000000011101111111010101001110100000000
100000100001010001000100001001011000101000100000000001
000001000000000001000000011011111010101000000000000001
000000100001010000000011110001011000011000000000000000
000000001110001001000110100111000000000010000010000000
000000000000001011000111110000000000000000000000000000
000000000100101001000011101011011011100100010100000000
000000000000011001000010001101001101111000110000000000
000001001101010111100010010000001100000010000000000000
000000100000100000100010100000000000000000000000000010
000000000001001001100000001101011110111001100000000000
000000000000000111100000001101111010110000010000000000
000000001000011101100010000101111111101001010100000000
000000000000110101000010000111011101101001000010100000

.logic_tile 15 5
000000000000000000000110011000011111010000100101100100
000000000010000000000110011101011101010100100010000001
001101100001000000000111011011011111111001100000000000
100100001110000000000110010101001001110000100010000000
110000000000000000000010000001101110100000010010000000
010000000001000111000000000011101011111101010000000000
000011101100001000000011101111100000001100110000000001
000011100000001001000011111011100000110011000000000000
000001000000001001000000001001101100101001000000000000
000010101110100001000011111001101100111001100000000000
000000101001010000000110000011001111111001100000000000
000000000000000000000011101001011001110000100000000000
001010000000101001000010000101111000111100010000000000
000010100001000101100100000111111001010100010000000000
000000001100000001000110110000000000000010000000000000
000010100000000000100011010000001010000000000000000000

.logic_tile 16 5
000000001000100111100000000000001000001100111000000000
000000000001000000100000000000001010110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000100100001111000000000111101000001100111000000000
000001000000001111100000000000100000110011000000000000
000010000000000000000000010011101000001100111000000000
000001100000000000000011110000100000110011000000000000
000001000000000000000000000001001000001100111000000001
000010100000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001000000000010010000001010110011000000000001
000010100000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000100101100000010000001000111100001000000000
000000100001010000000011110000000000111100000000000000

.logic_tile 17 5
000000001110000011100000011111101111101000100100000000
000000000000000000100011110001011011111100010010000000
001000000000100111000000010011011000111001010010000000
100000000000010011000011000111101010100010100000000000
000000000110001111100000011101111011111001000100000000
000000000000000011100011011111101000110101000000000000
000000001010001000000010011101011000101000110000000000
000000000000000001000111010001001110100100110000000000
000001000000000111000011101001001110111100010000000000
000010000000000000000110110001001110101000100000000000
000000000010000000000000000000000000000010000000000000
000000000001010000000000000000001011000000000000000000
000001101000101001110000000011000000000010000010000000
000011000001000111100011110000000000000000000000000000
000000000000000000000111001001011000101101010100000100
000000000000001001000110101111111101100100010000000000

.logic_tile 18 5
000000001011000011100111100001100000000000000000000000
000000000000000000000100000000100000000001000000000000
001000100000100000000011011011100000000011000101000000
100001000000011111000010000111100000000010000000000101
000000000110001111000110110001001101101000010100000000
000100100000000111100011101101011110011101100000000000
000000000001000000000111100101101010110000010000000000
000000000000000000000100001111101011010000000010000000
000000000000000001100111001011001011111000000000000001
000000000001000000100111111101011000100000000000000000
000000000001000000000000010001100000000000000001000011
000010100000000000000010101001100000000010000001000111
000000000000000011100000010001000000000001000100000000
000000001000000000000010000111100000000000000000000000
000010001110000111100000000101101100101000000000000000
000001000000000001000000001101111010010000100010000000

.logic_tile 19 5
000010000000000000000000001011000001000000100101000000
000001100000000000000000000101101011000000000001000100
001000101010010001100110001000000000000000000000000100
100000000000000000000000001011000000000010000000000000
000000000000010000000000001011000001000010000100000000
000001000000000000000000001101101010000000000000100000
000101000000000001100010001011011100001000000010000011
000010000000000000100111110001010000001100000001000100
001011000000001000010010000000011010000100000000000100
000001000000010001000000000000010000000000000000000000
000000000000000000000111000101111010000000100100000000
000000000001000000000011100000011101000000000000000000
000000000000100000000000000001111000000010000000000000
000000000001010000000000000011010000000000000001100110
110010000001010111000000000101111010000000000100000000
110000000000000000000000001011010000000100000000000000

.logic_tile 20 5
000000100000000000000000001000011110010010100000000000
000001000000000011000000000011001100000000000010000000
000000000000001000000110000000000000000000100000000000
000000000000000001000000000000001111000000000010000000
000000000000000101000011100000011100000100000000000000
000000000000000111000000000000010000000000000000000001
000010000001001000000010100000000001000000100000000100
000000001100001111000100000000001100000000000000000000
000000000000001000000000001111101111000010000000000000
000000100000001001000000000111101111000000000000000000
000010100000101011000011101101001010001000000000000000
000000000101001111110000001001100000000000000010000000
000000000000000000000000000000000000000000100000000000
000000000000100101000010010000001000000000000000000000
001000000000001101100110111001111010100000000000000000
000100000000000011000010100101011010000000000000000000

.logic_tile 21 5
000000001010000000000000000001101000001100111000000000
000000001010000000000000000000001111110011000000010000
000000000000011001000000010001101001001100111010000000
000000000000100111000011100000101000110011000000000000
000000000000000000000000000001101001001100111000000001
000000000000000000000000000000001110110011000000000000
000000000000010000000000000111101001001100111000000000
000000001001000000000000000000101000110011000000000000
110001000000000000000000010001101001001100111000000000
100010000000000000000010100000001000110011000010000000
000000000000010000000000000011101001001100111000000000
000000000000001101010000000000001000110011000000000000
000010100000000101100110100001101000001100111000000000
000010100000000000000000000000001101110011000000000000
000100000000000101100010100111001001001100111000000001
000000000000000000000000000000001000110011000000000000

.logic_tile 22 5
000000000000001000000011110011011101000010000000100000
000000000010000101000010001111101011000000000000000000
001000000000001011100111000111111101110000000100000000
100000000000001011000000000111111001110001010000000000
000000100000000101100110111111011011100100010100000000
000001000110000111000010100101011101010100100010000000
000000000000001111000010111001011110101000000100000000
000001000000000101110110100111001110011101000010000000
000000000000000000000110010001001110000010000000000000
000000000010000000000011100111111001000000000000000000
000000000000001001100000000001111101110000000100000000
000000000000001011000011100111011000110001010000000000
000001000000001001100110110101011010000010000000000000
000010000000001011000010101101101010000000000001000000
110010101000000001000111000011101100000000000000000010
000000000000001111100000000000011010100000000000000000

.logic_tile 23 5
000000000010001101100110111101001000000011000000000000
000000000001011111000111110001010000000001000000000000
001000000001001101100000010001000001000011000000000000
100000000100100111000011110101001010000010000001000000
000100000000000111000000000011101111110100010100000100
000000000110001001100011101111101011100000010001000000
000011100001001111100010011111001110101001110100000000
000000000011111111000011101101011111000000100001000000
000000000000000011100110001001001011010110000000000000
000000000000000000100000000111001001111111000000100000
000000000000000111100011001101011010101001000000000000
000000001100000000000011110011001100101001010000000010
000000001100101111110011111111111001010000100000000100
000000000001010111100011111011001111000000010000000000
110000000000000011100110100111101000000110100001000000
000000001000000001100100001011011011001111110000000000

.logic_tile 24 5
000000000001010000000000000101001000001100111100000000
000000001000100000000000000000000000110011000000010100
001000000000010000000000000101001000001100111100000001
100000000110000000000000000000000000110011000000000000
000000100000001001100000000111001000001100111100000001
000000000000000001010000000000100000110011000000000000
000010000101010000000110000111001000001100111100000000
000001000110100000000000000000100000110011000001000000
000010000000000000000000000000001001001100111100000000
000000100000000000000000000000001100110011000010000000
000000000001011001100000010000001001001100111100000000
000000000011110001000010000000001100110011000000100000
000001100000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000010
110000000000000000000000000101101000001100111100000000
000000000000010000000000000000100000110011000000000010

.ramb_tile 25 5
000000000110001000000000001000000000000000
000000010000000011000000000001000000000000
001010000000001000000000000111100000000000
100000001001001101000011101111000000100000
110000001110000000000010000000000000000000
110000000001011001000000001101000000000000
000110100000111000000000001001000000000000
000101000001111011000010001111000000010000
000101000010000000000000001000000000000000
000010000000000000000010001111000000000000
000000000000001000000000001011000000010000
000000000100000011000000000101100000000000
000000000100000111010011111000000000000000
000000000000000000000111011001000000000000
110010000000000111000011101111000000000000
010000000000000000000010001101001010000100

.logic_tile 26 5
000011100000000111000111011011011011110010100001000000
000001100000010000000110111001011011010010100000000000
001010101110001011100111001011111001101001010000000000
100000000001000111100011110111001101000110100000000001
000001000001010111100000000000011101010000000000000000
000000000000000111000000000000001111000000000000000000
000101000001010111100010010000001100000000000000000000
000100100001000001000011101001011111000110100000000000
001000000110000111100110000101101101100010110000000000
000000000000000000100010000101111011000010110000000000
000000100110001111100011101101111011100010100000000000
000001000001000001000111100001101010101001010001000000
000010100000100000000111001001011000101000000100100000
000000000001010000000110001011011111011101000000000011
110000001001011000000111101001011010101110000000000010
000000000001000111000000001101111010001101000000000000

.logic_tile 27 5
000000000110101111000011100101111000000000000000000010
000000000010000111100000001111101101000001000000000000
001000000000000001100111010101111101000110000001000000
100000100000000111000111100101011010101001000000000000
000000000000001000000010010101011001110110100000000000
000000001000001011000111000001111011010000100000000000
000001000010001111000011100001100000000000000100100000
000010000000000111100111000000000000000001000001100001
000100000001000000000000011111000000000010100000000100
000000001000000000000010001111001011000000010000000000
000000000001011001000110000001101010000000000000000000
000000000000000011000011110000110000000001000000000000
000000000000000101100111100001011100001100000000000000
000000000011000011000100001101011110000100000000000000
000001100000000011100110100011111111010111100000000000
000011000000000000100000001001001100001011100000000000

.logic_tile 28 5
000000000000001111000011110111111100100010110000000000
000000000000000111000011110001101001000010110001000000
001000001010000011100000011001011010101011000000000000
100000000001010000100011110101101011001011000000000000
110000000001001111100110000000001110000100000000000000
010000000110001111000010000000010000000000000000000000
000010101100010111000000010101000000000000000100000010
000000000000101111100011000000000000000001001000000000
000100000000011001000000010001101001010111100000000001
000000000000101011000011011101011001001011100000000000
000100101010000001100000001000001100000000000000000000
000001000000000000000000001101001010000110100000000000
000000000000000000000011110000000000000000100110000010
000000100010000000000111110000001111000000001000000000
110000001010000000000000010001011010101011000000000000
000000000000000000000011100011101000001011000000000000

.logic_tile 29 5
000000000000000000000000010000011010000100000001000000
000000000100000101000011110000000000000000000000000000
001000000000000000000000010111100000000000000000000000
100000100000001111000011100000100000000001000000000000
010000001001100101000000001000001010010100000000000000
010000000001010111100010010101001111000100000001000000
000001000000000011100011101001011010100010100000000001
000010000000000011000011111011001011010110100000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100001000011101001101011000010100000000000
000001000000110000000100000011101111010010100000000001
000000001000000000000110100011000000000000000100000001
000001000000000000000000000000100000000001001010000000
110000000000000000000111101101111000000001000000000100
000100000000000000000010001101100000000110000000000000

.logic_tile 30 5
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000001010000
001000000001010000000000000000001000001100111101000000
100000001110100000000000000000001100110011000000000000
010000000000000000000110010101001000001100111110000000
110010100000000000000110000000100000110011000000000000
000000000000101000000000010000001000001100111100000000
000000000001010001000010000000001101110011000000000000
000000000000000001100110000101101000001100111110000000
000000000001010000000000000000000000110011000000000000
000001000000000001100000000000001001001100111110000000
000010100000000000000000000000001100110011000000000000
000000000000011000000000000101101000001100111110000000
000000000000000001000000000000100000110011000000000000
110001001110000000000110000111101000001100111100000000
000000100000000000000000000000100000110011000010000000

.logic_tile 31 5
000000000010000000000000000000000000000000000000000000
000000000001001001000000000000000000000000000000000000
000001000000000000000000010001011101110110000010000000
000010100000000000000011010111011010010110000000000000
000000000000000000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
000001001100101000000000010111101110010111100000000000
000000100001010001000011101011111111000111010010000000
000000000000000011100011101111101100000010000010000101
000000000010000000000000001111110000000000000011000100
000000001100001000000000000000000000000000100000000000
000010100001000111000010010000001010000000000001000000
000000000010000000000110010000000000000000000000000000
000000000000001101000111100000000000000000000000000000
000000000000000000000010001011111000010111100000000000
000000000000000000000010001101011100000111010001000000

.logic_tile 32 5
000000000001000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000011000000100000000000010
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000100001000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000101001011010000000100000000
000000000000000000000000000000011111101001000000000000
001000000000000101000000000111101100001101000100000000
100000000000000000100000001101110000000100000000000000
110000000000001000000000001000001010010000100100000000
100000000000001111000010011111011100010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000010101001101000100000100000000
000000000000000001000010000000101111101000010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000101011001000100000100000000
000000000000000000000000000000101111101000010010000000
000000000000000000000010000000000001000000100100000000
000000000000000001000000000000001110000000000010000000

.logic_tile 3 6
000000000000100000000110000111100001000000001000000000
000000000000000000000011110000101010000000000000000000
001000000000001001000111100011101001001100111100000000
100000000000000001000100000000101101110011000000000100
110000000000100000000000000000001000111100001000000000
100000000000000000000010110000000000111100000000000000
000000000000000101000010100111011001110101000000000000
000000000000000000100100001101101000000101110000000000
010000000000000000000000010000001000001100110100000000
110000000000000000000010001011011001110011000010000000
000000000000000000000110011000011010000100000100000010
000000000000000000000011001111000000000010000000000000
000000000000000000000011101001111001110101000000000000
000000000000000000000100000111011011001010110000000000
010000000000000001100000011101111111111000010000000000
000000000000000000000010000001101001110000000000000000

.logic_tile 4 6
000000000000000000000010100001011101101000010000100000
000000000000000111000100001111101110110000010000000000
001000000000000000000010001101011011101000010000100000
100000000000000000000100000011101010110000010000000000
110000000000000000000010000011101001100101100000000000
100000000000000101000011111111011110001100110000000000
000000000000000111000010101011011011111000100100000000
000000000000001101000011101101111001100000010000000000
000000000000000000000000000111101010001000000100000000
000010000000000000000010000001110000001101000001000000
000000000001010101000000000101011111110001100000000000
000000000000100000000000000101111010001101100000000000
000000000000000000000110000101011110000100000100000000
000000000000000000000000000000101000101000010000000000
000000000000001101100110010000000000000000000000000000
000000000000000111000110000000000000000000000000000000

.logic_tile 5 6
000000000000100000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
001000000000001101000010100101001001001100111100000000
100000000000001111100000000000001011110011000000000000
110000000000000101000000010101101001001100111100000000
100000000110010000000010100000001011110011000000000000
000000000000000101000110000000001000111100001000000000
000000000000000101000010100000000000111100000000000000
000000000001000001000000010001111001101000010000000000
000000000000010000000010001011101000110000100000000000
000000000000000000000000000000000000001100110100000000
000000000000000000000000001101000000110011000000000000
000000001110000000000000001000001100000100000100000010
000000000000000000000000000101000000000010000000000000
010000000000000000000000001011011001110101000000000000
000000000000000000000000001001101000000101110000000000

.logic_tile 6 6
000000000000001000000000011011101110001000000100000000
000000000000001111000011010111000000001110000010000000
001000000000000000000111100001001010000000100100000000
100000000000000111000100000000011010101000010010000000
110000000000001101100010000011111011010100000100000000
110000000000000011000000000000011101100000010010000000
000000000000000101100111110101111001010000000110000000
000000000000000000000011010000001100101001000000000000
000010000000000000000000000001111100001001000101000000
000000000000000000000000001001100000001010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000001000000010000011100001000000010100000000
000000000000001111000000000101001011000010110010000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000100
001000000000010000000000000000000000000000000000000000
100000000000100011000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000010
000000000000000111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000000000100011100000001000000000000000
000000010001011001100011100111000000000000
001000000001010000000000001001000000000000
100000010001110001000000001011000000000001
110000000000000000000000000000000000000000
110000000000000000000011010111000000000000
110000000000000000000000001011100000001000
100000000000000111000000000111100000000000
000000000000000000000000011000000000000000
000000000000000000000011010011000000000000
000000000000000000000010000001000000001000
000000000000001011000010001101100000000000
000000000000000011100010000000000000000000
000000000000000000000000001011000000000000
010000000000000111000111000111100001000100
010000000000000111000000000001101010000000

.logic_tile 9 6
000000001100100001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
001000000000000111010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100110000101
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
010000000001010000000000000000000000000000100000000000
110000001100000000000000000000001000000000000000000000

.logic_tile 10 6
000000000000001000000000011000000000000000000100000000
000000101101001111000011000101000000000010000000100001
001000001010000000000000000000000000000010000000000001
100000000000000000000011100000001100000000000000000000
110100001000001000000000000000000000000010000000000000
110000000000000011000000000000001001000000000000100000
000010100000001111100011100001000000000000000100000000
000001000000000001000000000000000000000001000010000010
000000000000000001000000000000000000000000100100000001
000000001000000000000000000000001001000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000000001010000000000000000000
000000000001000000000011101011001011100010000000000000
000000000000000000000000001001001011000100010000000000
010000100000000000000000000000000001000010000000000000
100001000000000000000000000000001010000000000011000000

.logic_tile 11 6
000001000000001001100000000001100000000000001000000000
000000100000001001100000000000000000000000000000001000
000000000000000001000000010101000000000000001000000000
000000000000000000000011100000101100000000000000000000
000000000000000001000111000001000001000000001000000000
000000000000000000000110010000001001000000000000000000
000000000001011001000000000101000001000000001000000000
000000000000101011000000000000001100000000000000000000
110000000001000001000000000111100000000000001000000000
100000000000100001000010100000101000000000000000000000
000100000000000001000111100011000000000000001000000000
000000001110000000000000000000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101010000000000000000000
000010101010000000000000010011000001000000001000000000
000001000000100000000010010000101010000000000000000000

.logic_tile 12 6
000010100000000000000000011000000000000000000100000000
000000001001000000000011000101000000000010000010000100
001110000000000000000000000000000000000000100100000001
100101000000000000000000000000001010000000000000100000
110000001110001000000000001011001011100110000000000000
110000000000100001000010010011011011011000100000100000
000010000000000001000111100000001000000100000110000000
000001000000000000000100000000010000000000000000000100
000000000000100111010010000111100000000000000100000000
000000000001000000000000000000000000000001000001000000
000100000000001000000000000111011110001100000000000000
000000101010000001000000001011000000000000000000000001
000000000000000001000111000000000000000010000000000000
000001000000000000000100001001000000000000000010000010
010000000000001001000000000011100000000010000000000000
100000001100001101000000000000000000000000000010000001

.logic_tile 13 6
000001000000010111100000000000000000000000001000000000
000000001110100000100000000000001010000000000000001000
000100000000001000000000000001100000000000001000000000
000010000000001111000000000000001000000000000000000000
000000000110001011100000000011001000001100111000000000
000000000001011111100010010000001111110011000000000000
000000000000001111100111100011101001001100111010000000
000001000000000111100000000000001010110011000000000000
000000000110000001100111000111001000001100111000000000
000000000000001111100010110000001100110011000001000000
000000000000001000000000000101101000001100111000000001
000000000000001001000000000000001101110011000000000000
000001000000001000000010100101001001001100111010000000
000000101000001001000000000000001011110011000000000000
000100001010010000000000000011001000001100111000000000
000100000000100000000000000000101011110011000010000000

.logic_tile 14 6
000001100000100011100010101001111110101000000000000000
000011100001011011100110110001011000010000100000000001
001000000000000011100000000001111111101001000001000000
100000000000001111000000000101011000100000000000000000
000001000000101111000110111001001110110000010100000001
000010000000011111100111110111011011111001100000000000
000001000000011011100000000101001111111101010100000001
000000100000001111100000000111011101100000010000000000
000000000110000000000000001101011001100001010000000000
000000000000000000000000000001101010010000000010000000
000000001110000000000111010011111101001100110000000000
000000000000001111000110100000011010110011000000000000
000001000000100000000111000001000000000010000000000000
000010100001010001000110010000100000000000000010000000
000000000000000001000011000000001000000010000000000000
000010000000000000100010000000010000000000000010000000

.logic_tile 15 6
000000001111000111100000000000000001000010000000000000
000000000000000000100000000000001111000000000000000000
001000000000001000000011110011111000100000010000000000
100000000001010001000111110101011000010000010010000000
110111100000000001000000001111100000000001000100000000
110101000000001111100010000111101010000011010011000000
000000000000000101100000000000011000000010000000000000
000000001110000001000000000000000000000000000000000000
000000000110100000000000000001111011000000100100000000
000000000001000001000010010000101110001001010001000100
000000000000000011100000000000000000000010000000000000
000000000000001111100011110000001111000000000000000000
000000000000000000000011111011100001000000100100000000
000001001000100000000010001011001010000001110001100000
000010001100000011100010011011001100111100010001000000
000001100000000001100011110111101011101000100000000000

.logic_tile 16 6
000000000000001000000110100000000001000000001000000000
000000000110000101000000000000001000000000000000001000
000010000000001101100000000011100000000000001000000000
000001000000000111000000000000000000000000000000000000
000000001110100000000000000001101000001100111000000000
000000000101010000000000000000000000110011000000000000
000100000000000000000000000011001000001100111010000000
000100000000000000000000000000000000110011000000000000
000000001111000000000000000111001000001100111000000000
000000000000001111000000000000100000110011000000000010
000010100000001000000000010000001000001100111000000000
000011101110000111000011100000001001110011000000000100
000100000000000000000000000000001000001100111000000000
000000000000000000000011110000001000110011000000100000
000000001100000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000100000

.logic_tile 17 6
000000000000001111000000000111111111101000110001000000
000000000000001001000000000111101001100100110000000000
001000000000100011100000010001111111101001000000000000
100000000001011001000011100101111110111001100000000000
000100000000001000000000000111111010111100010000000000
000000000000001111000011000011011101010100010001000000
000000000000000111010010010001011011111101010100000000
000000000000000000000011101101011100010000100000000000
000010100000000001100110011011011111101001110110000000
000011000000000111000110010001001010101000100000000000
000000000000000101100000010001011000111100010000000000
000000100000000000100010001111011101010100010000100000
000000000000000001100000001001001110101001000000000000
000000000000001101100011101001001000110110010000000000
000000000100000001000010111011111111111001110100000001
000000001101001001000111010111101000101000000000000000

.logic_tile 18 6
000000000000000111000011110011011011101000000000000000
000000000000000101100111100001111100111001110000000000
001000000000001000000000000111000000000000000000000000
100000000000001011000000000000100000000001000000000000
000000000000000111100111010001001001100000010010000000
000000100011000000010011001101011011101000000000000000
000000000110000111000110000101001000110000010000000000
000000000010001111100010111111111000010000000010000000
000000000001001000000110100101111111111111110000000010
000000000001100001000000000101011000111111100000000000
000000000000000000000011100101101010100001010000000000
000000000000001111000000000001011011010000000000000100
000000000110001111100110110000000000000000000000000000
000000100000101101100010010111000000000010000000000000
000000000000000000000000001001001100101000100100000000
000100000000000000000010001011001110111100100000000000

.logic_tile 19 6
000000000000010000000000000000011010010100100000000000
000000000000000000000000000000001100000000000010000000
001010000000000000000000000000011100000000000100000000
100000000000000000000000001101001110000100000011000000
000011000001000000000000001111001010000000000100000000
000001000100000000000010010011010000000010000001100100
000000000000000011100110000000011010000010000010000000
000000000000000001000000000000011111000000000011000100
000000001100001000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000000000000000000000000000001000000100010000000
000010000110000101000000000000001111000000000000000000
000000001010000000000000010101001111000000000100000000
000000000000100001000010000000101100100000000000000001
010101001010000000000000000000011100000000000100000000
110010000000000000000011000111001011000100000000000000

.logic_tile 20 6
000000000000000000000000000000000001000000100001000000
000000001000010000000000000000001101000000000000000000
001001000000001001100011101000000000000000000000000100
100000000000000111110000001101000000000010000000000000
000000000001000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000010111000000000000000001000000
000000000000000000000011100000100000000001000000000000
000000001000000000000000001001111001110100010111000000
000000000000010000000010010001101100010000100000000000
000000000000000000000000000011000000000000000000000000
000000000100000001000011000000100000000001000000000001
001100000000000111100110000000000000000000100000000000
000000000000000101100100000000001110000000000000100000
110000000101010101100110111111111110000010000000000000
000000000000001011000010101111011110000000000000000000

.logic_tile 21 6
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001001110011000000010000
000000000000000011100000000001101001001100111000000000
000000000000100000000010000000101000110011000010000000
000000000001001000000000000101001001001100111000000000
000000000000000111000000000000001001110011000010000000
000000001100000000000000010001101001001100111000000000
000000000000000000000010110000101011110011000010000000
000000100000000101100000000111101001001100111000000000
000001000000000000000000000000101001110011000000000010
110000100000000101000000000001101000001100111000000000
100001000000000000100000000000101111110011000000000000
000000000000101000000000010011001001001100111000000000
000100100000000101000010100000001001110011000000000000
000000000000100000000000010001101000001100111000000000
000000000000000000000010010000101110110011000010000000

.logic_tile 22 6
000000100000000101000110100111011011101001000100000000
000001000000000000100010111111101010101010000010000000
001000001010011101100011101101101101101000100100000000
100000001100000101000011111001001011010100100000000100
000001000000001101100010011101111001110100010100000001
000000100000000001000010100101001111100000010000000000
000000001110000111000111011011101000100000000000000000
000000000100000001000110100011111000000000000000100000
000010100100000101100110011001001010000010000010000000
000001000000000001000110000001111010000000000000000000
000000000001011001100000010101001101000010000000000000
000000000000000101000010000101111110000000000000000000
000001000000101000000011111111001101000010000000000000
000010000000010101000111101101001100000000000000000000
110000000000001000000010001101111000111000100100000010
000000000000000011000000000101011101010100000000000000

.logic_tile 23 6
000000000000001111000011101001011111110000000100000000
000000000000001101000011100011101010110010100011000000
001000000010000111100011111011101001111000100101000000
100000001010000000100111010111111111010100000000000000
000000001010000101100010001101011101111100000000000000
000000000000000101000011111111001011011100000001000000
000000000000010001000111111001000001000000100000000100
000000000000000000000111111101001001000000000000000000
000110000000001011000110100111101111101101010110000000
000010100010000011000111101101011101000100000001000000
000000000001010111000000000001111110000001000000000000
000000001000001111000010000001100000001001000010000000
000000000000000000000000000101011000010111100001000000
000000000000000000000011110011101010000111010000000000
110010000000010101000011100011001100010000100000000100
000001000000000011000011111011101100000000100000000000

.logic_tile 24 6
000001000000001000000110000000001000001100111100000000
000010100000000001000000000000001000110011000000110000
001100000001011000000000000000001000001100111100100000
100000001100000001000000000000001100110011000000000000
001010001010100000000000010101001000001100111100000000
000010100001000000000010000000100000110011000001000000
000000000000000000010000010000001000001100111100000000
000000000000000000000010000000001001110011000010000000
000100000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000001100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000010001011010000000000000101101000001100111100000000
000000000000100000000000000000100000110011000010000000
110000001111000000000110000111101000001100111100000000
000000000100100000000000000000100000110011000010000000

.ramt_tile 25 6
000000000000000000000000010000000000000000
000000011000000000000010010111000000000000
001000000000000011000011111101100000000000
100000011000001001000011101001000000000001
010000000000000111100111001000000000000000
010000000000000000100100001001000000000000
000010000001010111100111110101000000000001
000000000010100000000111111011000000000000
001000000000100000000010010000000000000000
000010000000000000000011011011000000000000
000000000000000001000000001001100000000010
000000001110000000000000000001000000000000
000000001100010001000000000000000000000000
000000100000100000100000001101000000000000
110000000000000001000000001101100001000001
110000000000000000000000001101101100000000

.logic_tile 26 6
000001000000010011100000011101100000000011000000000000
000000000000101111100011100001101011000001000000000000
001000001000000011000111111111001100010111100000000000
100000001010000111100110011011101110000111010010000000
010000000000001111100011101101001010110000100000000000
010000000001010001110111001101011101110000110000000001
000000000001000000000011111011011000010000100010000000
000000000001010011000111010011111101110000100000000000
000000000000000000000011010111011010000110100000100000
000000000000001001010011010001001111001111110000000000
000000000001100001000010101101011100000110100010000000
000000100001010000000010001001011000001111110000000000
000000000110001000000010000000011000000100000100000000
000000000000000111000000000000000000000000000001000000
000100001011010001000000010011111111010100000000000000
000000001010000000000011100000101111001000000010000000

.logic_tile 27 6
000000000110001000000011110101101100000001000000000000
000000000000100001000111101011110000000110000000000000
001000000000000000000011100111001001110110100000000000
100000000001011111000011010111111110010100000000000001
011000001001001000000010000011101111101011000000000000
110000000100001101000000001001001110000111000001000000
000000000000000000000000010000011100000110000000000000
000100000001000000000011011111011010000100000000000000
000000000000001000000111100111001000110110100000000100
000001001111011111000111000001011001100000010000000000
000000000000001111000000001000011101010100000000000000
000000000000001101100010001111001011000100000000000000
000101000000000000000010011000000000000000000100000000
000010000010001001000010111001000000000010000010000000
000000000000011001100000001011011000000011000000000000
000000000010000011000011111001000000000010000000000000

.logic_tile 28 6
000000100000001001100000000101000000000000000100000000
000001001010000011100000000000000000000001001000100000
001000000000001111100000001001001010000110100000000100
100000000000001111100000000001001110001111110000000000
110010100000101111000000010011111111000010000000000000
110001000000010111100011010101101000000011000010000000
000100000000001101100111100001001011000110100000000000
000100001110001011100111111101001111001111110000000000
000000100000100000000110001101111011110010100000000000
000000000000011001010000001011101011100001010000000000
000000000000000111000110011101101100111100000000000010
000000000101010000100011100011001101011100000000000000
000000000001001000000111100000001110000100000100000001
000001000000100001000010000000010000000000001000000000
110100000000001000010000010000000000000000000100000100
000000000001000001000010000001000000000010001000000000

.logic_tile 29 6
000000000000000000000000010101111101000000000000000000
000000000110000000000011110000001000001001010000000000
001000000110000011100111000111101110010000100000000000
100000000000001001100000000000111010000000010000000000
000000100100001000000111100111011001100011110001000000
000000000000001111000000001111111011000001010000000000
000010001110000000000111101011101110110010100000000000
000000000001010111000000001111011111010010100001000000
000000000100001000000011110000011001010100000000000000
000000000000000001000010011101001000000100000000000000
000010100000001001100000001000001100001100110100000000
000001000000000001000000000011010000110011000000000000
000100000000100111000011110111001101100010100001000000
000000000100010000100011100111111110101001010000000000
111000000000000101000010100011001000110110100000000000
000001000000000000000010101011011111010000100000000000

.logic_tile 30 6
000010100000001000000000000000001000001100111100000000
000010000000000001000010010000001000110011000000010000
001010100000001001100000000111001000001100111101000000
100000000000000001000000000000000000110011000000000000
010000001110000000000110000111001000001100111110000000
010000000000000000000000000000100000110011000000000000
000000000000010000000000000101001000001100111100000000
000000000000100000010000000000100000110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000001000000000000000110010000001001001100111110000000
000000100000000000000010000000001000110011000000000000
000100000000100001100000010000001001001100111100000100
000000000000000000000010000000001101110011000000000000
111001000000100000000000000000001001001100111110000000
000000100001010000000000000000001101110011000000000000

.logic_tile 31 6
000000000001010011000111000001011101000010100010100011
000000000000000000000000000000101111100001010010100001
001001000000000000000000000101000001000010100001000000
100010100000000000000000001111001011000000100000000000
110000100000000111100000000000011110000100000000000000
110001000000000000100000000000000000000000000000000001
000000000000000000000011100000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000100000111100000000000001100000100000000000000
000000000000000000100000000000000000000000000010000000
000101000000010001000000000101111110001100110100000000
000010100000100000000000000000100000110011000001000000
000000000000000000000010010001000000000000000000000100
000000000000000000000011000000000000000001000000000000
110010101100010001100111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000

.logic_tile 32 6
000000000101010000000000000000000000000000100001000000
000000000000000000000000000000001101000000000000000000
000000001100000000000000010000011010000100000000000010
000010100000000000000010110000000000000000000000000000
000000000111000000000000000111000000000000000000000000
000000000000100000000000000000000000000001000000000100
000000000000000101100000000111000000000000000000000010
000000000000000000100000000000100000000001000000000000
000010100000000000000111110000000000000000000000000000
000100001010000000000011110000000000000000000000000000
000000000001010000000000000000011000000100000000000000
000000000000000000000000000000010000000000000000000100
000000000001010000000011100000000000000000000000000000
000000001010001111000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000100
000010100001010000000000001011000000000010000000000000

.io_tile 33 6
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000100000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001100110100000000
000000000000000000000000001101000000110011000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000111100011100001011000101000010000000000
000000000000000000100100001111011110110000010010000000
001000000000000000000010001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000000000000001000001000000100000100000000
100000000000000000000000000111011101010100100000000000
000000000000000001000000000011011010100000000100000000
000000000000000101000000000111101101110110100000000000
000000000000000000000010001000011010000100000100000000
000000000000000000000110000111001101010100100000000000
000000000000000111100000000011011110010000100100000000
000000000000000000000000000000101111101000000000000000
010100000000001001100110010111100001000000010100000000
110000000000000101000010001011001110000001110000000000
000000000000001001000000001111001110100101100000000000
000000000000000001000000001001101000001100110010000000

.logic_tile 3 7
000000000000000000000000001101001010100001010100000001
000000000000000000000000001011011101100010100000000000
001000000000000000000010010111111101110000000000000000
100010101100000000000011110011001001001111110000000000
110000000001000000000110111101001010100001010100000000
100000000000001111000011011001011101100010100000000000
000000000000000000000000000111101100100000000110000000
000000001100000000000000001101111010111001010000000000
000000000000000101100000010101001010101000110100000000
000000000000000000000011001011011011000000110000000000
000000000000001000000000011111111100101000010000000000
000000000000000001000010001001001100110000010000000000
010000100100000000000010000101001010100001010100000000
110000000000000000000000001111011101100010100010000000
000000000000000101100110000011011100110100010100000000
000000000000000000000000001101101010101000000000000000

.logic_tile 4 7
000000000000001000000000000000011010001100110100000000
000000000000000001000000001101000000110011000000000000
001000000000000101000111000000001010001100110100000000
100000000000000000000000000000000000110011000010000000
110000000000000101100110001001111100101000010000000000
100000000000001101000100001011101000110000010000000000
000000000000001000000000000111100000001100110100000000
000000000000001001000000000000101010110011000000000000
000000000000000000000110100001100000001100110100000000
000000001110001111000000000000000000110011000000000000
000000101100000101100000000011000000001100110100000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000010000000011101001011101110000000000000000
000000000000100000000000001001011100001111110001000000

.logic_tile 5 7
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000001001000000000000000000
001000000001010000000010010101001001001100111100000000
100000000110100000000010000000001101110011000010000000
110000000000000101000111100101001000001100111100000000
100000000000001101100010110000001011110011000010000001
000000001000001000000000000000001000111100001000000000
000100000000000001000000000000000000111100000000000000
000000000000000000000000001101011001110001100000000000
000000000110000000000000000011111001001101100000000000
000000000000001000000110000000000001000000100000000000
000000000000000111000000000000001001000000000000000000
010100000000000000000000000101100000000000000100000000
110000000001010000000000001001000000000011000000000000
010000000000000000000000001001111100101000010000000000
000000000000000000000000001001101011110000010000000000

.logic_tile 6 7
000001000100001111000000010000001110010100000100000001
000000000000001001100011010011011110010000100000000000
001000000001010101100111110001001011110101000000000000
100000000000000000000010100001001000000101110000000000
010100000000000101000000000001101010010000000100000000
010010000000000001100010110000101010100001010010000000
000001000000000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000011100000001101000001000000010100000000
000000000000000001000011111001001010000010110010000000
000010100000000000000000000011011110010100000100000000
000000000000000000000000000000001011100000010010000000
000010000000001111100111010011001010001001000100000000
000010000000000011000010011011000000001010000010000000
000000000000000011100000000000001110000100000100000000
000000000000000000100000000111011010010100100010000000

.logic_tile 7 7
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000100001000000000011011000001000011100000000001
100000100100001111000011111011101110000010000000000000
000000000000000000000010000101000000000000000001000000
000000000000001011000010000000000000000001000000000000
000000001000000011100000001000011010000110000000000000
000000000000000000100010001011001011000010100000000000
000000000000000000000000000000000000000000000110000010
000000000000000000000010001101000000000010000000000000
000000000000001101100111000001111011101000000000000100
000000000000000011000100000111101100010000100000000000
000000101000000000000000000101111101000110100000000000
000000000000000111000000000000111100001000000000000010
010010100000000000000000000001111100100000000000000000
010000000000000001000000001001101110110000100000100000

.ramb_tile 8 7
000000000000001111000000000000000000000000
000000010000010111000000000011000000000000
001000000000000000000000010101000000000000
100000000000000001000011011101000000000000
110000000000000001000010000000000000000000
110001000000000000100110001011000000000000
110000000000000111000111110101000000000000
100000000000001111000111100001100000000000
000000000000001000000000011000000000000000
000000000100001011000011001101000000000000
000000000001010011000000001101100000000000
000000000000100000000000001101000000000000
000000100000000000000011101000000000000000
000000000000000000000100001001000000000000
010000000000000000000000001001000001000000
010000000001000000000000000011001010010000

.logic_tile 9 7
000000000000000101100110100011000000000000000000000000
000000001010000000000000000000100000000001000000000000
001000000000000101000111000000001110000100000001000000
100000000000001001000100000000000000000000000000000000
000010000110000000000000000011101001100000010000000000
000000100000000000000010111111111010010100000000000001
000000000001000101000000010111011110100001010000000001
000000000000000000100011100001111011100000000000000000
000000000000000000000011101001111000000110000000000100
000000000000100000000100000101100000001010000000000000
000010100000000000000110001000000001000000000000000000
000000000001010000000000001101001111000000100000100000
000000000000000001000010000000000000000000000011000110
000000000000000000100000000000000000000000000000100001
010000000000000000000110011000000000000000000100000000
010000000000000000000011101101000000000010000001000010

.logic_tile 10 7
000001000110000000000111111011011101100100010100000010
000010100000000000000110110111001001111000110000000000
001000000000000011100000010000001010000010000000000000
100000000000010000100011110000010000000000000010000010
000001001000100111100010110000000000000010000000000001
000010000000010001000011110000001101000000000000000000
000000000000000001000000001101011110101000010100000000
000000000100000000000010101111001010101010110000000000
000000000000000011100110000011011101101000010010000000
000000000000000000100010011001111100000100000000000000
000000000000000101100010000000000000000010000000000100
000000000000000111100000001001000000000000000000000000
000000000001100000000010001101011001101001000000000000
000000001000010000000000001111101010000000000000100000
000000000000000111000110000011001111000000100000000000
000000000000000000100010000000111011100000000000000000

.logic_tile 11 7
000100100000001000000110100101000000000000001000000000
000000000000001011000100000000101010000000000000010000
000100000001000111100000000111000000000000001000000000
000110100000100000000000000000001100000000000000000000
000000000000000001000111110001000000000000001000000000
000000000000100000100011110000101000000000000000000000
000001000000001111100000000011000001000000001000000000
000010100000000011100000000000101010000000000000000000
000001000000000101100000000111100001000000001000000000
000000100000000000000010000000101111000000000000000000
000000100000000000000110100101000000000000001000000000
000001000000000000000000000000101111000000000000000000
000100000010000001100000010011100001000000001000000000
000000000000000000100010010000101110000000000000000000
000000000000000001100010000101100001000000001000000000
000000000000000000100011100000001000000000000000000000

.logic_tile 12 7
000000000000000011100000001101111000100010000000000000
000000000000000000000010000001011011000100010000000000
001000000000001111100011100101100000000001100100000000
100000000000000111100100000011101010000010100011000000
010001000000000001000111011000001010000100000100100000
010010000000000111100111111011001100000110100010000001
000001000111001101000010010011011010100000000000100000
000010000001111111100011010111101011000100000000000000
000000001110000101100000000101111000101000000001000000
000000000000000111000010000101101111010000100000000000
000000000000100000000000010000000000000010000000000001
000000000000000000000011010001000000000000000000000000
000100000000111001010111100000000000000010000000000100
000000001001010001100000001011000000000000000000000001
000010000000100000000000010111000001000000100110000000
000000000000010000000010100101001111000010110010000000

.logic_tile 13 7
000000000000100101100000000111001000001100111000000000
000000000001000111000000000000101111110011000000010000
000001000000000000000110100011101000001100111000000000
000010000000000000000000000000101000110011000000000000
000000001000000001000000000101101000001100111000000000
000100000010000000100000000000001100110011000000000000
000100100000011000000000010111001001001100111000000000
000001000000101011000011110000001011110011000000000000
000000000001011000000000000111101000001100111000000100
000010100110000101000000000000101000110011000000000000
000001001100100000000000000111101000001100111000000000
000000000001000000000011110000101110110011000000000000
000010100000001101100111010001101000001100111000000000
000001000000001111000110100000101010110011000000000000
000000000010101111100110110111101001001100111000000000
000000000000010101000011010000001110110011000000000000

.logic_tile 14 7
000000000000001000000110110011100000000001100101000000
000010100000000101000010101001101010000010100000100000
001000000000010111100110100101001110010000100100000000
100000000000000000000011110000001001000001010001100100
010000000000000001010111100000011100010000100100100000
110000000000001111100100000101001000000010100010000100
000000000000010101100000000000001011000100000110100000
000000000000100111000000001111001010000110100000000100
000000001100000011100000000001100001000001000100000000
000010000000000111100010000101101001000011010010000100
000000000110000001000111001000000000000010000000000000
000000000011000000100100001111000000000000000010000000
000000000000000111000000010101001100101000000000000000
000110101101010000000010011011001100011000000010000000
000000000001010000000000010101101011000100000100000000
000010100000000000000011100000001000001001010011000110

.logic_tile 15 7
000000000110001101100000001011001101101000110000000000
000010000000000101000000001111101100011000110001000000
001000001110000000000000010000000000000010000000000000
100000000000000000000011110000001111000000000000000000
000011000000000000000011000000011100000010000000000000
000011000000000001000100000000010000000000000000000000
000000001010100000000000000000001010000100000100000000
000000000001010000000000000000010000000000000000000001
000000000000000001000010010001000000000010000000000000
000000000000000000000011000000000000000000000000000000
000010001110100001000111100001000000000010000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000001101000010110000000000000000000000000000
110011100000000000000010101001101100100000000000000000
000011100000000000000000000011111010111000000010000000

.logic_tile 16 7
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001001110011000000010000
000001001100001101100000000000001001001100111000000000
000000100000000101000000000000001000110011000000000010
000000000000000101100000000000001001001100111000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000010000000000001101110011000000100000
000000000000000000000010100000001000001100111000000000
000011100000000000000000000000001111110011000000000010
000000000000000000000000000000001000001100111000000000
000000000001010000000000000000001111110011000000000010
000001000000000000000110110000001001001100111000000000
000100101111010000000011100000001110110011000000000100
001001000001010101100000000101001000001100111000000000
000000000000100000000000000000000000110011000000000000

.logic_tile 17 7
000001001000000011100011100111011001101101010100000000
000010100001000000000011110111011000011000100000100000
001001000000001011100111001101101011110101010000000000
100000100000001111100011110101001100111000000000000000
000000000000000001100000000101101000111000110000000000
000000000000000000100011101111011010011000100001000000
000000000000001111000000000001100000000010000000000000
000000000001011111000010010000100000000000000000000000
000001000110000011100000010101111001101000010000000000
000010000000000000100011001001101100000000010000000100
000000000001011011100110000000011110000010000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001100111001101011100111000000100000000
000000000000011111000100000001111101110101010000000000
000001000000000111100000000001101010110101010000000000
000010101110000000100000000001001100110100000000000000

.logic_tile 18 7
000000000000000000000011100000000001000000001000000000
000000001010000000000010110000001011000000000000001000
001000000001110000000000000000000001000000001000000000
100000000000100000000000000000001111000000000000000000
010000000000000000000000010000001000001100111110000010
010001000100000000000011110000001101110011000000000100
000000000000101000000010110000001000111100001000000000
000000000000000001000110100000000000111100000000000000
000001000000000000000110010000001110000010000000000000
000010001100000000000110000000010000000000000000000000
000000000001010000000000011111011100111000000000000000
000000000010000000000011001101011011010000000001000000
000000000000100111000000011101100000001100110000000000
000000000000110000000011011111000000110011000000000000
110000000000000000000010110111011100100000000000000000
100000000000000000000111011001011101110100000010000000

.logic_tile 19 7
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000101000010100101100000000000001000000000
000000001010000000100110000000100000000000000000000000
000001000000000101000000000011100001000000001000000000
000000100000000000100000000000101001000000000000000000
000000100000000000000111000000000001000000001000000000
000100000000000000000100000000001001000000000000000000
001000001000000000000000000001100000000000001000000000
000000001110000000000000000000000000000000000000000000
110001000000100000000110000000001000111100001000000000
100010000000000000000010100000000000111100000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000010000001
000010000000000000000000000000011100000010000000000000
000000000000110000000000000000010000000000000000000000

.logic_tile 20 7
000000000000001000000011000000000000000000000000000000
000000000000001001000110110000000000000000000000000000
001000000000010111100000000011101010110000000100000000
110010100100100011000000001101011100110001010001000000
000001000000000111000011111101111000000100000000000000
000000100100000000000011011011101001000000000000000001
000000000000000000000000011101001010101001000100000000
000000000000010000000010110011011011101010000010000000
000000000101000001000000001000000000000000000000000000
000000000000100000000000000111000000000010000000000000
000000000000001101100000000001011001110000000110000000
000000000000000101000011111101001110111001000010000000
000101000000000000010000000000001000000100000010000000
000100100001000000000000000000010000000000000000000000
110000000000001111100000000001100000000000000000000000
000000000000000011100000000000000000000001000000000000

.logic_tile 21 7
000000001000000101100110100111001001001100111000000000
000001001010000000000000000000001100110011000000010000
000000000000000000000000000011101001001100111000000000
000001000000000000000000000000001010110011000010000000
000000000000001000000000000101001001001100111001000000
000000000000000111000000000000001100110011000000000000
000100000100001000000000000011101001001100111000000000
000000000000000111000000000000001100110011000000000000
000001000000010000000000000001001001001100111000000000
000010000000000000000000000000001100110011000000000000
001110100000001101100110100011101000001100111000000000
000100000111010111000000000000001001110011000000000000
000000000000001000000000000011101001001100111000000000
000001000001000101000000000000101100110011000000000000
000100000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 22 7
000101000000011000000110100111101011100001010100000000
000010000010100101000011100001001001100010010000000000
001001000000011001100110001111111101000010000000000000
100011000000100101000011100101111001000000000000000000
000010101000001101100000011111011000000010000000000000
000000001110001011000010100011001100000000000000000000
000001000000001101100110110001101010000010000000000000
000010101110000011000010101001001011000000000000000000
000000000000001111100000001000001111001100110000000000
000010100000000101000000001101011111110011000001000000
000010000000101111100000000001101000101001110100000000
000000000001000101100011110011111001000000100000000010
000010000000001000000110010101111101000000000000000000
000001000110000001000010111111101010000010000000100000
110100000000000011100110101111111000101001000100000000
000000000000001111100000001101011010101010000000000000

.logic_tile 23 7
000010000010000000000111110111101011110100010100000000
000000000000001001000111111101001101100000010011000000
001100000000001000000000010001111110000000000000000001
100000001110000101000011010000110000001000000000000000
000000000010000101100011111001011010000110100000000000
000010000011001011100011100101101000001111110000000000
000000000000001011100011010001001011000010000000000000
000000001010001011100011110000101100000001010000000000
000100000000001111000110010111101110101101010101000000
000000000000001011100010001111111011001000000001000000
000000000000100001000000000011011010101001010001000000
000000000110010000000010000011011101001001010000000000
000000000110001000000011000101101010110000100000000000
000000001110000011000011111011111100110000110010000000
110010000000000000000010000001101011100001010100000000
000001000000000001000010000111011110010001100010000000

.logic_tile 24 7
000000001011000001100110010101001000001100111100000000
000000001010000000000010000000000000110011000000010010
001010001000010001100000000000001000001100111100000001
100001001011000000000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000110100000000001000000000000001001110011000010000000
000000001110001000000000010000001000001100111100000000
000001000100000001000010000000001001110011000001000000
000000001010000000000000000101101000001100111100000000
000000100110000000000000000000000000110011000000000010
000000000000010000000110000000001001001100111100000000
000000000110100000000000000000001000110011000000000000
000000001000100000000000000101101000001100111100000000
000000000000010000000000000000100000110011000000000001
110000000000000000000000000000001001001100111100000010
000000000000000000000000000000001101110011000000000000

.ramb_tile 25 7
000000000010000000000111100000000000000000
000000010001011001000000001111000000000000
001010100001011000000110110101100000000010
100000100110000011000111101001000000000000
110000100000000111000000000000000000000000
010000100000000000000000000001000000000000
000000000000000111000011101001100000000100
000100000100000000000011110111100000000000
000000001110001111000000001000000000000000
000000000000011111100011011101000000000000
000000000000000000010000001011000000000000
000000000110000000000000001101000000100000
000100000001000000000011101000000000000000
000000000001000000000100000111000000000000
010001000000000011100000001101000000000000
010010101010001111100000001001001100000000

.logic_tile 26 7
000000000000011001100011110101101110010111100000000000
000010000000001101000111011111111100001011100001000000
001100000000001011100111000001000001000001000000000000
100001001000010011100110011101101000000001010000000000
000000100000100001000000011011011011100000000000000000
000000000001000111000011110011101001110000010000000001
000000000000101011000011000101001101000110100001000000
000000001011000111000010001111011011001111110000000000
000010100000000000000010110000000001000000100110000001
000001000110000111000111100000001010000000000000000000
000010000111111000000000010001011010110110000000100000
000000000001110001000010100001011001101001000000000000
000000000000000000000110101111011011010111100000100000
000000000001010000000010000111111101001011100000000000
010000100110100111100010000111111011101110000001000000
010110100000010000000000000101111001001110000000000000

.logic_tile 27 7
000000000000001001100000011001011001110000100000000001
000000000010001111000010000001011111110000110000000000
001000000000001111000110101000011011000010000000000000
100000000000000001100100000001001111000110000000000000
110000000001000111000010100000000001000000100100000000
010001000000100011100011100000001010000000001000100000
000100000000010101100000000011100000000000000100000001
000000000000100000100000000000000000000001001000000000
000100100000000111100010000101001010000110100000000000
000000000000000000000010000101011001001111110000000000
000100001010000000000000000111101010100001010000000010
000000001100000001000000000011111111101001010000000000
000100000000100000000000000011000000000000000100000000
000000000011000000000011110000100000000001001000100010
110001000000000000000111000001000000000000000100000001
000000000001010000000010000000000000000001001000000000

.logic_tile 28 7
000000000000100111100011101101000001000011000000000000
000000000000010000000011100111001011000001000001000000
001000000001011111100111000011001111101001010000100000
100000000000110111000000000001001101001001010000000000
000010100000001111100011111101001000000010000000000000
000010100100001111100111100011010000001001000000000000
000000000001000111100110000101001101111100000000000000
000000000000100001000010001111101011101100000000000001
000000000110000001000000001001111000100010100000000000
000000100000001111100000001011101001010110100000000000
000000000001001000000110000000000000000000000110000000
000000000000100001000110000011000000000010000000000000
000000000000000101100000011111101010010111100000000000
000000000000000000100010000001011010000111010001000000
000000000000001111100000001011111011100010100000000000
000110000000001011100011110101101111101001010000000000

.logic_tile 29 7
000000000000000000000110010101011011000110100010000000
000000000000000000000010000111101011001111110000000000
001001000000001001100010111001011000110110000000000000
100000101110000001000011010111111110010110000000000000
110000000100000001000000001011011010000001000000000000
010000000000000000000010011011110000000110000000000000
000000000000111011100111101001101010001000000000000000
000000000000110111100111111011000000001001000000000000
000001000000000000000011101001111110000110100000000000
000010000111000000000111111101011110001111110000000000
000000000000000000000010011000000000000000000100000001
000010100000000111000010111011000000000010001000000000
000000000000000111000000000000000001000000100100000000
000000000000001111100000000000001010000000001010000100
110010100000001111100000011111111100101001010000000010
000000000010001111000011111001001001101001000000000000

.logic_tile 30 7
000100000000001001100000000000001000001100111101000000
000000001010000001000000000000001000110011000000010000
001000001010001000000000000000001000001100111100100000
100000000110000001000000000000001000110011000000000000
010100000000000000000111010101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000010101110000000000110010000001000001100111100000000
000011100000000000000010000000001101110011000010000000
000000100000000000010110000000001001001100111100000000
000000000000100000000000000000001000110011000000000100
000000001010000000000000000111101000001100111100000000
000010100000000000000000000000000000110011000000000000
000100000010100000000000000101101000001100111100000000
000010000000000000010000000000100000110011000000000000
110001101100000001110000000101101000001100111100000000
000011000000000000000000000000100000110011000000000000

.logic_tile 31 7
000000000000001101000010100000000000000000100010000000
000000000100000011100100000000001100000000000000000000
001001001100101111000000000000011100000100000000000000
100100000000011011000000000000010000000000000001000000
010000000000000011100111110000011100000100000100000000
110000000000000000000010100000000000000000001000000100
000001000100100001100000000000000000000000100000000001
000000100001010000000000000000001100000000000000000000
000000000001000111000111110011011000000110100010000000
000000000000100111100110000101101101001111110000000000
001000000010100001000000000000011000010100000000000000
000000000001010000000011011111001001000100000000000000
000000000000111000000000010001001011101111000000000000
000000001011010111000011110001011010001001000001000000
110000000000000000000000000000000000000000000000000001
000000000000000000000000000111000000000010000000000000

.logic_tile 32 7
000010001010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000111000000000000000000000000
000000000000000000100011000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000010
000000000000000000000000000000100000000001000000000000
000000001110000000000110100001100000000000000000000000
000000000000000000000100000000000000000001000001000000
000000000001110000000000000000000000000000100000000000
000000000000100000000000000000001101000000000001000000
000000000000000111100000000000000001000000100000100000
000000000100000000100000000000001110000000000000000000
000000001110000011000000000000000001000000100000100000
000000000000000000000010110000001111000000000000000000

.io_tile 33 7
000000000001000000
000000000001100000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000000100000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000111000000000000000001000000100100000001
000000000000000000000011100000001000000000000000000000
001000000000001000000000000001100000000000000100000000
100000000000001111000000000000000000000001000000000000
110000000000000000000110000001011010010100000100000000
100000000000000000000000000000011100100000010000000001
000000000000000001100000001001011010101100010100000000
000000000000000000000010101011101000001100000000000000
000000010000000000000000000000000001000000100100000000
000000010000000001000000000000001000000000000010000000
000000010000000000000010001111101000101001000100000000
000000010000000000000010011011111000011001000000000000
000000010000000000000000000001011100100000000100000000
000100010000000000000000001101011001110110100010000000
000000010000000000000110001011101000101001000100000000
000000010000000000000000001011111000011001000000000000

.logic_tile 3 8
000000000000000000000011101001111000110001100000000000
000000000000000000000011101101101010001110010000000000
001000000000000101100010000000001110010000100100000000
100000000000000000000000001111011011010100000010000000
010000000000100101100010110111001001010000100100000000
010000000000000000000011010000111011101000000010000000
000000000000001111000010110011001011110001100000100000
000000000000000101100110101101111110001110010000000000
000100010000000000000000001000001111010000000100000000
000000010000000000000010111011011010010010100010000000
000000010000000000000000010011001011101000010000000000
000000010000000000000010111101111110110000100000000100
010000010000000011100111000101111010110000000000000000
110000010000000000100010000111011101001111110000000000
000000010000000000000000001101101011101000010000000000
000000010000000011000000000001101001111000000000000000

.logic_tile 4 8
000000000000000011100111000111011001101001010000000000
000000001010000000000111100011101100110000000000000000
001000000000000001100011100000011100010000000100000001
100000000000000000100000001001011011010110000000000000
010000000000000111100111100011000000000000010100000000
110000000000000000000111101001101111000001110010000000
000000000000000111100000000000001001000000100100000000
000000000000000101000000000001011010010100100010000000
000000110000001000000011100000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000001000000000011101000000000001010100000001
000000010000000111000011010111001011000010010000000000
000001011110000000000010100000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000001000000000001000011010010000000101000000
000000010000001101000000001001001011010110000000000000

.logic_tile 5 8
000000000000000101000000001001011001101001010000000000
000000000000000000000000000101001011110000000000000000
001010100000000101000000000101111011110000000000000000
100001000000000000000000000001011000001111110000000000
110000000000000111000111000101100000000000000100000000
100000000000000000000100000000100000000001000000000000
000000000000000001100111100000000001000000100100000000
000000000000000000000111110000001011000000000000000000
000000010000000000000110100101100000000000000100000000
000000011110000000000100000000100000000001000000000000
000000010000000000000010000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000011101110100001010100000000
000000010000000000000010001101111010100010100010000000
000001010000000000000000000000000000000000100000000010
000010010000000000000000000000001101000000000000000000

.logic_tile 6 8
001000000000000101000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
001000000000001001100010000001101000001100111100000000
100000000000000001000010110000001000110011000000000000
110000100010000000000110100111101001001100111100000000
100001000000000000000000000000101001110011000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000010000000001100000000001111001101001010000000000
000000010000000001000000001101011111110000000000000000
000000010000001000000000000000011011000100100100000000
000000010000001011000000000000011110000000000000000000
010100010000000000000000000001101101101000010000000000
110000010000000000000000000011101100110100000000000000
010000010000000000000011011101011111110001100000000000
000011110000001101000010001001111000001101100000000000

.logic_tile 7 8
000000000000000011100010110000000000000000100000000000
000001000111000000000011110000001011000000000000000000
001001000000001111100010111111111000000011000000000000
100000100000001111100111101101111000000010000000000001
110000001100000000000110101101011001100000010000000000
110000000000000000000110001101101111010000010000000001
000000000000000101000010100001101001100001010000000000
000000000000001101100110001011011010100000000000000001
000000010110000000000110100001111101110000010000000000
000000010001000111000000001001101000100000000000000001
000101010000000101100111000111100000000010000100000111
000100011110000000000000000000000000000000000010000001
000001010000000000000010000001011101000010000010000000
000010110000000000000000000011111111000001010000000000
110100010000000001100011101101111111111000000000000001
100100010000000000000110000001011111100000000000000000

.ramt_tile 8 8
000001000000001000000000001000000000000000
000000110000001111000000000111000000000000
001000000000000000000011101101100000000000
100000011110000001000100001111000000000000
110000001000001000000011101000000000000000
110001000010011001000100001101000000000000
110000000000000001000111001011100000000000
100000000000000000000100001001100000000000
000000010000010000000000001000000000000000
000000110000001111000000001111000000000000
000000010000000000000000000001000000000000
000000010000000000000010010101000000000000
000000010000000000000010000000000000000000
000001010110100000000111001101000000000000
010000010000000001000010000011000001000000
010000010000000111000010001111001110100000

.logic_tile 9 8
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000011100111011101101111110000010000000000
100000000000000000100111011001111110010000000010000000
000000000000001101100111100111100000000000000110000000
000000000000001111000000000000100000000001000010000001
000000000000000111100010100000000000000000100100000000
000000001000000000000000000000001001000000000010000001
000000010000100111100110000101000000000000000110000010
000000010110010000000000000000000000000001000000000000
000010011011010000000000000001100000000000000100000100
000011010110100000000000000000100000000001000000000000
000100010000000000000011101011011110111000000000000000
000000010000000000000100001101101010100000000000000100
000000010000001000000000001101011010000110000000000010
000000011110001111000011010001101100001000000000000000

.logic_tile 10 8
000000000000000000000000001011011010100000010000000000
000000000000000111000000001111001010010000010010000000
001001001110001011100000000101011101101000010010000000
100010000000000011100011101011001010001000000000000000
000000001001001101000010100000011000000010000000000001
000000000000100011100100000000000000000000000000000000
000000000000011001000011100101011001101001000000000000
000010000000101111000000001111011010100000000010000000
000000110010000111100111001000000000000010000000100000
000000010000000000100000001101000000000000000000000000
000000010010000000000010001001001010101110000000000100
000000010000011111000000000001011010101101010000000000
000000010000000000000000010000000001000010000000000000
000000010000000000000011110000001000000000000010000000
010000010000000000000011001000000000000000000100000000
110010110000000000000000001011000000000010000000100000

.logic_tile 11 8
001000000001010111000110100001000000000000001000000000
000000000001101111100100000000001101000000000000010000
000000001110000011100011100101000000000000001000000000
000000000000000000100100000000101101000000000000000000
000100000000010000000011100001000001000000001000000000
000000000000000001000100000000101111000000000000000000
000000100000000000000111100111000001000000001000000000
000000000001000000000110000000001011000000000000000000
000000110000101111000110110001100001000000001000000000
000010010001000101100010010000001011000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000010000000000001010000000000000000000
000101010000000101100000000001100000000000001000000000
000100110000000000100000000000101100000000000000000000
000000010001010001100111000001000000000000001000000000
000000010000000000100000000000001100000000000000000000

.logic_tile 12 8
000000000000001000000000000000000000000010000000000000
000001000000001011000000000000001000000000000000000000
001000000001000011100000010000001011000100000100100000
100000000000100000100011101011001000000110100000000010
010001000000000111100011111111111011100010000000000000
110010100000000000100111110101001100001000100010000000
000001000000001111100010010000000001000010000000000000
000000100000001111000011010000001011000000000000000000
000000110000001011100011100000001110000010000000000001
000000110000000011000100000000000000000000000000000000
000000011011011111010000001111001100100001000000000000
000000010000101101000000000011101011000000000000000000
000000010000001000000010000000011010000010000000000000
000000010010001101000000000000000000000000000000000010
000000010000000000000000001001111010110011000000000000
000000011111000001000000001101111100000000000000000001

.logic_tile 13 8
000000000000100000000110100111001000001100111000000000
000000000001010000000000000000101100110011000000010000
000000000000000000000000000011001000001100111010000000
000000000010000000000000000000101001110011000000000000
000000000001001111100000000111001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000001101100010000101101001001100111000000000
000000000000000111100100000000001010110011000010000000
001000011000001000000110100111101000001100111000000000
000000010000000111000010000000101110110011000000000000
000000010001010000000000010101101001001100111000000000
000000010000000000000011010000101110110011000000000000
000000010000001101100000010101001001001100111000000000
000110110000000101000010100000001110110011000000000000
000000010000101101110000000101001000001100111000000000
000010010000010101000010000000001101110011000000000000

.logic_tile 14 8
000000000000000000000000011011000000000000100101000001
000010100000000111000010100011101001000010110000000000
001000001000001000000110101001111100000101000100000000
100000000000000101000000001111000000001001000010100000
110001000000001111000000001101000001000001000100000000
110010000000000101010000000011001110000011010011000000
000001000000000101100000011001011100000101000100100000
000000000000000000000010101001000000000110000000000010
000000010000000111000011101000011101010000100110000000
000000010000000000000000000011001010000010100010000000
000000010000000111000000001011100000000001000100100000
000000010000000001000000001101001100000011100001000000
000001110110000001100010000000000000000010000000000000
000011010010000000000000000000001110000000000010000000
000001011010000011100000000000001010000010000000000000
000110110000000000100010000000000000000000000010000000

.logic_tile 15 8
000000000000001000000110100011000001000010100000000000
000000000001011111000010111001001111000010010000000010
001010100000001000000000000000000000000010000000000000
100011000000001101000011111001000000000000000000000000
010000000001100000000011110111111111000000100100000000
110001000010010001000011100000101001001001010011100000
000001000100101101100000010000000001000010000000000000
000010000001000101000011000000001010000000000000000000
000100010000000001000000000101000000000010000000000000
000000010000000000000000000000100000000000000010000000
000000010000000000010000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000100010000010000000111101101011010101000000010000000
000000010000000000000100000001011111010000100000000000
000000010000000000000010000000011010000010000000000000
000000010000000001000011110000000000000000000000000000

.logic_tile 16 8
000001000000000101100000000000001001001100111000000000
000000000000010000000000000000001010110011000000010010
000000000000000000000110100011101000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000000000000110100011001000001100111000100000
000000000000000000000000000000000000110011000000000000
000000000001010101100000000011101000001100111000100000
000000000001100000000000000000000000110011000000000000
000000011000000101100000000000001000001100111000000000
000000010000000000000000000000001011110011000000100000
000000110000001000000000010000001001001100111000000000
000001010000000111000010010000001001110011000000100000
000000110000000000000000000001001000001100111000000000
000000110000000000000000000000000000110011000000100000
000000010000100000000000010000001001001100111000000000
000000010001000000000011100000001111110011000000000000

.logic_tile 17 8
000000000011001000000111000011000001000001000110000001
000000000001000011000111111111101100000011100010000010
001100000000001000000000000000000001000010000000000000
100100100000001011000000000000001110000000000000000000
010000000000000000000000010111011111111000000000000000
010010100000000000000011110001011000100000000010000000
000000000000010011100010000011000000000010000000000000
000000000000100000000100000000000000000000000000000000
000001010110001000000111101101001100000101000110000000
000110110000000001000000001101110000001001000001000000
000000010000101111000010101001011011100000000001000000
000000010001000011100100000011001111110000100000000000
000000010000000011100111000111101000101001000000000000
000000010000000001100100000111111000100000000010000000
000000010000000000000000001000000000000000000000000000
000000010000001111000010001011000000000010000000000000

.logic_tile 18 8
000000000110001000000111101000000000000000000000000100
000000000000001111000100001111000000000010000000000000
001100001100001000000110010001111010101000000000000000
100000000000001011000010011001011011100000010010000000
110100001010000000000010100111001010000100000000000000
010100101101010001000011000000000000001001000000000000
000000000001010000000111000111000000000000000010000000
000000000000100000000000000000100000000001000000000000
001010111000100000000000011000000000001100110100000000
000011010001010000000010000011001011110011000000000100
001000011110001000000000000000000000000000000000000000
000000010110000001000000000000000000000000000000000000
000000111101100000000111000000000000000000100000000010
000000010000101001000100000000001000000000000000000000
110000010000000000000010001001100000001100110100100110
100100010000000000000000001001100000110011000000100000

.logic_tile 19 8
000010100001010000000011101101100000000010000000000000
000000000101100000000000000011101101000011100000000000
001100000001001111000000001000000000000010000000000000
100000000000000111000010100001000000000000000000000000
000100000000000011000010000011100001001100110000000000
000000000010010000000000000111001001110011000000000000
000001000000000000000000010000000000000000000100000001
000000100000001101000010001001000000000010000011000000
000000010000000000000000010000011110010110100000000000
000000010110000000000010001101011010000110100000100000
000001010000001011100000000000001110000010000000000000
000000010000000101000000000000000000000000000000000000
000010010001010101100000001101100000001100110000000000
000000010100000000000000001001001110110011000000000000
010000011000000000000000001000000000000010000000000000
010010110000010101000010000111000000000000000000000000

.logic_tile 20 8
000011001000001001100110001111001001111001100000000000
000011000000100101000000001011111110010110100000000000
001000000000001000000010111001011000000110000100000000
100000000000000111000011100011000000000101000000000000
000000100000111000000000000101011000000100000000000000
000000101000001011000000000000010000000000000000000000
000100001110000000000111000011001111000010000000000100
000100000000001101000111010001001010000000000000000000
000001010010000000000000001000001001010000100011100000
000010010000000101010000001011011110000000100011000101
000000010000000011000000010000011000000100000000000000
000000010010000000000010000000010000000000000000000000
000000010000001101100000001111000001000010000100000001
000000010010000001000010110001001011000011100000000100
000000010000100001100000001000000000000000000000000000
000000010000010000100000001101000000000010000000000000

.logic_tile 21 8
000000001000000000000000000000011100000100000000000000
000010100100001101000011110000000000000000000000000001
001010000000001000000010101000001000000110100100000001
100000000000000101000100000101011100000000100011000000
010000001100000111000010000011100000000000000000000000
110010100000000000100000000000100000000001000000000000
000000000000000000000111010111000000000000000000000000
000000000000000111000111100000000000000001000000000000
000000011110000111000000000101111001101000000000000000
000100011111000000100000000101111011010000100000000000
000000010000000101000010110011111110000110000000000000
000000010000000000110111101111110000000100000010000000
000111110000000101000000001000001100000010100000000000
000001110010000000000011110001001000000110100001000000
000000010000000000010010010000000001000000100000000000
000000010000100000000010100000001111000000000000000010

.logic_tile 22 8
000000100000001011100110111101111110010000100000000100
000001000000000111100110100011111110110000010000000000
001000000000010111100010110001000000000000000100000000
100001000000001001000011110000100000000001000001000100
010010101110100000000110101001001101001001000000000000
110001001000010000000010001101011010000001000000000000
000000100000010011000011111001111110010111100000100000
000000000000000111000011101001001011001011100000000000
000000011000000111000111000111001001010100000001000000
000000010001000000100110000001111110001000000000000000
000100010000010001100000000001111111000110100000000000
000000011110000011010000000111001110001111110000000000
000001010000000111100000001101111001101001010000000000
000010010000001111000011000011001001010110000000000000
110000010000001111100000000011101101101001010000000000
000000010010001101000010000011011100001001010001000000

.logic_tile 23 8
000000001011000011100111100111111010011110100000000100
000001000010001111100111111111101110101110000000000000
001000001100001111000000000001100000000000000101000001
100000100000001111000011110000100000000001000000000000
010000000000101001000011111111001001101001000000000010
010000000100000111100011110101111110010110100000000000
000001000000000111000111111111111100000110000000000001
000110100000000001000011111011110000000101000000000000
000100010000001000000000001001011000001001010000000000
000000011100001001000000001101001010000010100000000100
000000010111000001000010011111111100110000010000000000
000001010000100001100011100011101011100000000000000100
000100010000100111000111011011111010100000010000000000
000000011001000000000111100001011011010100000000000010
000000010000000001000011100001001101010111100010000000
000000010000001111100110010101001110000111010000000000

.logic_tile 24 8
000010001100001000000000000000001000001100111100000000
000010000000000001000000000000001000110011000000010010
001000000000010001100000010000001000001100111100000000
100000001110100000000010000000001100110011000000000010
000000100000000000000000000111001000001100111100000000
000001000000000000000000000000100000110011000000000010
000000001110000000000000000000001000001100111100000001
000100000000000000000000000000001101110011000000000000
000001010000100001100110000000001001001100111100000000
000000110000010000000000000000001100110011000000000010
000000010000011000000000000000001001001100111100000000
000000010000000001000000000000001000110011000000000010
000001010110010000000000010000001001001100111100100000
000010010000000000000010000000001001110011000000000000
110011110000000000000000000000001000111100001000000000
000011110000000000000000000000000000111100000000000010

.ramt_tile 25 8
000000000000000111000110100000000000000000
000000010001011111000100000111000000000000
001110100000001101100000000101100000001000
100101010010000111100000000001000000000000
010000000110000000000111101000000000000000
110000000001010000000100000001000000000000
000000000000100111100111111101100000000000
000000000101010000100110110001100000000000
000000010010011000000000001000000000000000
000000010100110011000000000011000000000000
000000010000000000000000011001000000000000
000000010000001011000011001101000000000000
000000010110000001000000000000000000000000
000000010000000000000000000011000000000000
110110010000000011100000000011100001000000
110101011101011001100000001001101110100000

.logic_tile 26 8
000000100000000111100000010011011010000111000000000001
000000000000000011000011111101010000000001000000000000
001000001000110111100111001111011000100001010000000000
100000000001110101100100001011101011100000000010000000
110000000001000111100111001111101100100000010010000000
010100000000000000100010011101001010100000100000000000
000010000000000101100011101111001010101000000000000001
000001000000000000000011111001001100100100000000000000
000100010000100111100000000111011000000000110000000000
000010110000010000010010010001001001010000110000100000
000000010000000011000110000000000001000000100100000000
000010010000000000000100000000001100000000001000000100
000100010000000011100010001000000000000000000100000001
000000110000000001000000001111000000000010001001000000
110010111101000000000111001101111000100000010000000000
000001010000110001000000001101001000010000010000000010

.logic_tile 27 8
000000001010000000000110100000000000000000000100100000
000000000000000000000111111111000000000010001000000000
001010000000100001100111110000000000000000000100100000
100011100101010000000111110011000000000010001000000000
010100000000001000000010010011111110010110110001000000
110000000010001111000011111001101100100010110000000000
000000001100000111000000000001101101100001010000000000
000000000000000000100000000111111100010110100000100000
000000011010000111000110100101000000000000000100000000
000100010010000111000111110000000000000001001000000010
000001110000000111000010000011100000000001000000000000
000011011111000000100010001001101011000001010000000000
000000010000001111100011100000001100000100000100100100
000010110010000111110000000000010000000000001000000000
110100110010001000000000001101101111110110100000000000
000101010000000001000000000001001001100000010000100000

.logic_tile 28 8
000000000000000000000000011111011000001001000000000000
000000101000000000000011111011100000000010000000000000
001000000000100101100111100000011010000000000100000100
100000001010000000100000000011000000000100000000000001
010000000001001101000111100101100000000000000100000100
110000000000100001100100000000101101000000010000000100
000000001001010001000000001011001000101001010000000000
000000000110110000000010111011011010101001000000000001
000011010000000001100000011000001100000100000000000010
000000010010000001010010000101000000000000000000000000
000000011000010000000110110111111110000000000100000000
000000010000100000000010000000100000001000000010000000
000000010000000011100000000001111110010111100000000000
000000010000000000100011100111101010001011100000000000
110010010000001001100111000111111110000100000000000101
000000010010000011000000000000100000000000000000000000

.logic_tile 29 8
000000000001011101000011101001001010110110100000000000
000001000110001011000011100101111100101000000000000000
001000000000000000000000000101011110110010100000000001
100010100000000000000000001011101011010010100000000000
010000100100001011100111010011100000000000000100000011
010000000110000001100111100000100000000001000000000001
000001000000000001000000010011001110000000000110000011
000010100000000000000010000000110000000001000001100100
000000010000011000000110110111111011100001010000000010
000000010110100101000010000001011100010110100000000000
000000010000000111100010100111101010000010000000000000
000000111100000001100000000101100000001001000000000010
000100010000000111100110000000011101000010100000000000
000000010000000000000000000111001111000000100000000000
110000010000000111000010000000000000000000100000000000
000000010000001001100100000000001000000000000000000000

.logic_tile 30 8
000000000000110000000000000000001000001100111100000000
000000000101010000000010010000001100110011000000010000
001000000000000000000000010101001000001100111100000000
100010100000000000000010000000000000110011000000000010
010000000000000001100000000111001000001100111100000000
010000000010000000000000000000100000110011000010000000
001000000000100001100000000111001000001100111100000000
000101000000010000000000000000100000110011000000000000
000000010000001000000000000000001001001100111100000100
000000010100000001000000000000001100110011000000000000
000000011010001000000000000101101000001100111110000000
000000010000000001000000000000000000110011000000000000
000010010000000000000110010000001001001100111110000000
000000010000000000000010000000001001110011000000000000
110000010110100000000000000000001000111100001000000001
000000010000000000000000000000000000111100000000000000

.logic_tile 31 8
000010100000000000000010000000011000000100000000000001
000010000000101001000000000000010000000000000000000000
001001000000100000000011100001000000000000000110000100
100010000001010000000100000000001100000000010001100110
110001000000000001100110000000001110000100000001000000
110000100000000000000000000000010000000000000000000000
000001001100100000000000000001000001000000000110100000
000110100000000000000000000000001101000000010000100110
000000010010010011000000000000000001000000100000000000
000010010000000000100000000000001110000000000000000000
000001010000100011000110100000000001000000100000100000
000000110001000000100100000000001100000000000000000000
000000010000000000000111000111000000000000000000000000
000000010000010000000010110000100000000001000000000000
000000010000000111100000011101001010000010000000000000
000000010101010000000011001111011001000000000000100010

.logic_tile 32 8
000110100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000001000000
000000000000000000000011110111000000000010000000000000
000000000000100000000000000000001110000100000010000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001100000100000001000100
000000000000000000000011010000000000000000000000000000
000000010000000000000000000000001110000100000000100000
000000010000001011000000000000010000000000000000000000
000010110010100000000000000000011000000100000000000000
000000010001000000000000000000010000000000000001000000
000000010000010000000000000000011010000100000000000010
000000010000000111000011000000010000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000101100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000011100000000101100000000000000100000000
000100000000000000100000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000101100000000000000100000000
000000010000100000000000000000000000000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000001000000110101001001011101000010000000000
000000000000000001000000000001111111111000000000000000
001000000000000000000010100001100000000000000000000000
100000000000000001000000000000000000000001000000000000
110000000000000000000110000000000001000000100000000000
100000000000000000000010110000001000000000000000000000
010000000000000000000110000001000000001100110100000000
110000000000000000000000000000001111110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101011001101000010000000000
000000010000000000000000001001101111110000010000000000
000000010000000000000000000000000001001100110100000000
000000010000000000000010000000001011110011000000000010
010000010000000000010010111001101011100101100000000000
000000011110000000000010001001011111001100110000000000

.logic_tile 3 9
000000000001000000000000000001100000000000001000000000
000000000000000101000000000000001000000000000000000000
001000000000000101100000000101101001001100111100000001
110000000000000000000010100000101100110011000000000000
110000001100000101100000000111101001001100111110000000
100000000000000000000000000000101001110011000000100000
000000000000000000000010100000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000110000000001100110010000000000000000000000000000
000001010000000000000111100000000000000000000000000000
000000010000000001100000000011001010110001100000000000
000000010000000000000000001011101100001101100000000000
000000010000000000000000000011001100111000010000000000
000000010000000000000000000101101101110000000000000000
010000010000000000000000010001000001000000100100000000
000000010000000000000010000000001000000001000000000000

.logic_tile 4 9
000000000011010111100000000111100000000000001000000000
000000000000000000100000000000001011000000000000000000
001000000000000000000111100101101001001100111100000000
100000000000000000000010000000101100110011000000000010
110000000000000111000010100001101000001100111100000001
100000000000000000000100000000101101110011000000000000
000000000001010000000110000000001000111100001000000000
000000000000100111000000000000000000111100000000000000
000000010000000001100000011101101111110101000000000000
000000010000000000000010101011001001001010110000000000
010000010000000001100000011001111100111000010000000000
110000010000000000000010000101111110110000000000000000
000000010000000000000000000111100000000000000100000000
000000010000001101000000001101000000000011000000100000
010000010000001000000000000001101010110001100000000000
000000010000000001000000000011101000001110010000000000

.logic_tile 5 9
000100000100000101100110000101100000001100110100000000
000100000000000000000000000000000000110011000000000010
001000000001010000000000000001101111110001100000000000
100000000000100101000010001001101110001110010000000000
110000000000000001100110011101001111110000000000000000
100000000000000000000110100001111001001111110000000000
000000000001010000000011100000001010001100110100000000
000000000000101101000000000000000000110011000000000000
000000010000000101100000001001011110101000010000000000
000000010000000000000000001001101110111000000000000000
010000010000000000000000000101111100111000010010000000
110000010000001111010000000011101000110000000000000000
000000110000010001000000001000000000001100110100000000
000001010000000000100010001111001011110011000000000000
010000010000000000000110100001111000101000010000000000
000000010000000111000000001101101111110100000000000000

.logic_tile 6 9
000010100001011000000011000101000000000000000000000000
000000000000001001000010110000000000000001000000000000
001000000001010000000010001000000000000000000000000000
100000000000100000000000001001000000000010000000000000
010010100000000001000000000000001000000100000000000000
010001000000000011000010100000010000000000000000000100
000010100000000000000000000000000000000000100110000000
000000000000000000000000000000001110000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000000000000100000100
000000010100000000000000000000000000000001000000000000
010010010100000001000000000101011000110000000000000000
110000010000001101000000000111111010001111110000000000
110000010000000000000000001101001110111000010000000000
100000010000000000000000001001001011110000000000000000

.logic_tile 7 9
000000000000001001000000001001111100110000010000000001
000000001010001101100000001001011000100000000000000000
001010000000000001100110010001011001100001010000000000
100001000000000000000011101011011110100000000000000100
000000000000000000000010000000011010000100000110100000
000000000000000000000000000000000000000000000000000010
000000000000000000000111011101101011110000010000000000
000000000000000001000111010111111011010000000000000000
000100010000000000000010100000000000000000000100000010
000100010000000000000010001011000000000010000000000001
000000010000000101000010110000011100000100000110000001
000000010000000000010011000000010000000000000000000000
000000010000000000000000000001111101101000010000000000
000000010000000000000000000001101001000100000000000000
000001010000011000000000000000000000000000100100000100
000010110000100001000000000000001000000000000000000000

.ramb_tile 8 9
000000000001010011000000000000000000000000
000000010000010001000011111101000000000000
001000000000000000000000000011000000000000
100000000000000001000011111011000000000000
010000000000100000000011101000000000000000
010000000011000000000100001001000000000000
110110000000001000000000000011100000000000
100101100000000111000000000001100000000000
000001110001001011000010010000000000000000
000000011110001111000011101011000000000000
000000010001000000000000011111100000000000
000000010000000000000011100101000000000000
000000110000001000000000001000000000000000
000000011000001011000000001111000000000000
010000010000100111000111000001000000000000
010000010000010000000100000011001110100000

.logic_tile 9 9
000110100000010111100010111001101010101000000000000000
000000000110110000000011100001111010010000100000000000
001000000000001101100110010101111001111000000000000000
110000000000001101000111001001111011010000000000000000
010010000110001101100110100001000000000000000110000000
010000000000001111000010100000000000000001000000000000
000001000000100000000111000111011001101000000000000000
000000100001010101000011101001001001011000000000000000
000100110001010000000000001011111000101000010000000100
000000010000000001000000000001111011000000100000000000
000000010000000000000111001001111111101000010000000000
000000010001000000000000000101001000000000010000000000
000000010101000101000011100000000000000000000100000001
000000010000100000100100000011000000000010000000000000
000000010000000101100000000001101111101000010000000010
000000010000000000000000000101011001001000000000000000

.logic_tile 10 9
000100001110000000000111100101000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000001000000000010101000000000000000000000000000
100000000000000101000000001101000000000010000000000000
110000000000000000000011100001000000000000000000000000
110000000110101111000100000000100000000001000000000001
000001000000000000000111111000000000000000000000000000
000000000000000000000011110111000000000010000000000000
000000010001000000000000000000000001000000100100000001
000000010000000000000000000000001011000000000000000000
000100010000000000000000001000000000000000000000000000
000100010001000000000000001001000000000010000000000000
000000110000000000000111001000000000000000000000000000
000000010000000000000100000001000000000010000000000000
000100010000001000000000000000001010000100000100000000
000100010000001111000000000000010000000000000001000000

.logic_tile 11 9
000000000001100000000111110101100001000000001000000000
000000000000100000000011110000101101000000000000010000
000000001110001000000000000011100001000000001000000000
000000101110001001000000000000001111000000000000000000
000000100000001000000011100101100000000000001000000000
000001000000001111000100000000001011000000000000000000
000100000000000111000000010001100000000000001000000000
000100000000000111100010100000001010000000000000000000
000000010000100000000000010111000000000000001000000000
000000010001000000000010100000101101000000000000000000
000100010000001000000000010001000000000000001000000000
000000010000000101000010100000101110000000000000000000
000000010000000000000011110111100001000000001000000000
000000010000001111000110010000001010000000000000000000
000010110000000000010000010111000000000000001000000000
000000111010000001000011000000101001000000000000000000

.logic_tile 12 9
000000100000000111100000000001000000000010100000000000
000000000000001111000000000001001010000001100000100000
001000001110001111000000000000001011010110000000100000
100000000000000111100000001111001111000010000000000000
010000000100000111000111111000011110010100000110100000
110000000000000000100111100001001100000110000000000010
000100000001010000010000000000000000000010000000000000
000100100000001101000000001101000000000000000010000000
000010110000000101100000010011001111000000100110000000
000000010000000001000010000000001000001001010000100000
000000010001000000000000000011000000000010000001000000
000000010001100000000000000000100000000000000000000000
000000010001010000000000000101111001010100100110000000
000000010000000111000011110000001000001000000000100000
000000010100101000000000000000000000000000000000000000
000001010001000101000010000000000000000000000000000000

.logic_tile 13 9
000000001010000000000111010101101001001100111010000000
000000000010000000000011010000101100110011000000010000
000101001010001000000000000101101001001100111000000000
000000000000001011000000000000101010110011000000000000
000100000000000000000000010011001000001100111000000000
000000000000000000000010100000101001110011000000000000
000011100000001111000010010001101000001100111010000000
000000000000000101000110100000001100110011000000000000
000000010111001101100110110101001000001100111000000000
000000010000100111000010100000101100110011000000000000
000000010000001000000000000011001001001100111000000001
000010110001011011000000000000101111110011000000000000
000000010000000000000000000111101001001100111000000000
000001010000000000000000000000001010110011000000000000
000001010001101000000110110111101000001100111000000000
000010010000010101010010010000101001110011000000000000

.logic_tile 14 9
000000000100000111000111110000000000000010000000000000
000000001100000000100010100011000000000000000000000000
001110000000000001000110100101001111010100000100100000
100001000000000000100000000000011101001001000011000001
010100000000000001000010000000001101010100000110000000
110000001100000000000000000101011010000110000010000000
000000000000100001010000010101001000010100000100000001
000010100000010000000010100000011000001001000011000010
000000010000000000000111000001011010010100100100000001
000000010000001111000000000000111010001000000011000000
000000010110100011100111001111001010001001000100000001
000000010000000000100100001111000000000101000011000000
000000010000000101000111101111011000000010000000000000
000001010000010001100000001111000000001011000000000010
000000010000100000000110101101000001000001000100000001
000000010001010000000010001001001100000011100011000000

.logic_tile 15 9
000000000100001000000011100001100000000000001000000000
000000000000000101000100000000000000000000000000001000
000000000100000111000000000111100000000000001000000000
000000100000000000100000000000100000000000000000000000
000101000001000000000111110000001000001100111000000000
000000000000100000010011100000001011110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001011110011000000000000
000000010000000101010000000011001000001100111000000000
000000010000000000000000000000000000110011000010000000
000011010000000000000000000011101000001100111000000000
000001010010001001000000000000000000110011000000000000
000000010000010000000000000000001000001100111000000000
000000010000000000000000000000001000110011000001000000
000010110000000000000010100000001000001100111000000000
000000011110000000000000000000001001110011000000000000

.logic_tile 16 9
000000000000000000000000000111101000001100111000100000
000000000000000000000000000000000000110011000000010000
000001000110000000000000000111101000001100111000000000
000000101110000000000000000000000000110011000000000010
000000001000010111100000000000001000001100111000000000
000010000000000000010011000000001010110011000000000010
000100000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000010
000000010000100000000000010011101000001100111000000000
000000010000000000000010100000100000110011000000000010
000100011011011000000110100011101000001100111000000000
000000010000110101000000000000000000110011000000000010
000111010100000000000000000000001000001100111000000000
000010010100000000000000000000001101110011000000000010
000000010001011101100000000000001000111100001000000000
000000010000100111000000000000000000111100000000000000

.logic_tile 17 9
000000000001100111100000000000000001001100110000000000
000000001110000111000000001111001100110011000000000000
000100000000000000000111010000000001000010000000000000
000010100000000000000111100000001100000000000001000000
000000000000000000000011100000000000000010000000000000
000000100000000000000100001101000000000000000000000000
000000000000100000000000000001101101000110000010000000
000000000001000000000000000000101001000001010000000000
000101010000001000000111101000000000000010000000000000
000110110000000111000100000111000000000000000000000000
000001010000001011100000000000000000000010000000000000
000000110001000101100000000000001101000000000000000000
000000010000001000000010100111000001000010100000000000
000000110000000001000000000001001001000001100000100000
000000011110000111100000000000000000000010000000000000
000000010000000000100000000000001000000000000000000000

.logic_tile 18 9
000000000000100000000000000000000000000000100000000000
000000001001010111000000000000001111000000000000000000
001010000000000000000000000000000000000000100001000000
100000100000000000000000000000001011000000000000000000
000000000000000000000011010000011110000100000101000001
000000000000000011000110000000010000000000000000000110
000010000000000000000000000000000000000000000000000000
000000000001110000000000000101000000000010000000000000
000000011100000000000000000000000000000010000000000000
000001011010000000000010100001000000000000000001000000
000000011100000000000000000000000000000000100010000000
000000010000000000000000000000001010000000000000000000
000000010001000000000011100000000000000000100000000000
000000011100000000000100000000001011000000000000000001
000001010001010000000000000011000000000010000000000000
000010010000000000000011000000100000000000000001000000

.logic_tile 19 9
000000000000100000000110000101000000000000001000000000
000000000001000000000000000000000000000000000000001000
001100000000001000000000010111000001000000001000000000
100100100000001001000010010000101011000000000000000000
000000000010101000000000000011001001001100111000000000
000000000001000111000000000000101001110011000000000000
000000000011010000000000010111001001001100111000000000
000000000000000000000011110000101110110011000000000000
000010110000000000000010100000001000111100001000000000
000000010000100000000100000000000000111100000000000000
000100110001010000000000000000011100000100000101100001
000010010000000000000010000000010000000000000001000101
000000010000000000010010101001011110000100000000000000
000000011010000000000100000001100000001110000000000000
110000010000001000000000000000000001000000100000000000
100000010000000101000000000000001110000000000000000000

.logic_tile 20 9
000000000001000111000110001001011010001110000000000000
000010100010100000000010010011000000001111000000000001
001100000001010011100111001000011100000010100000000000
100000000100000000000100000101011001000110000000000000
011001001110000001000000000000011000000100000000000010
010000100000000000100000000000000000000000000000000000
000010100001110111000000010101100000001100110000000000
000000000000110101000010100111000000110011000000000000
000000010000000000000010001101101100000010000100000000
000000010000000000000000000011110000000111000000000000
000000010000001000000000011000001010010000000000000000
000000010000101011000010001001001111010000100000000000
000000010001001000000000001000001111001100110000000000
000000010000000101000011110101001010110011000000000000
000000010000000000000000001101000000000000100000000100
000000010000000000010000001001001111000000000000000000

.logic_tile 21 9
000001000000001001000000001000001100000010100100000000
000000100110001111000000000101011010000110000001000000
001110100000000101100000001000000000000000000000000000
100000000000000101000000000001000000000010000000000000
000100000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000010000100
000000001110000001000000000111000000000000000000000000
000000000000000000000000000000100000000001000001000000
000000011010000000000010000011111101000010000010000000
000000010000000000000000000001101000000000000000000000
000000010000110001100110100000000000000000000000000100
000000010000010000100010000111000000000010000000000000
000111111010101000000010100000000001000000100101000010
000010010111011111000100000000001101000000000011100000
000000010001010000000110000000011110000100000110000000
000000010000110000000100000000010000000000000000000000

.logic_tile 22 9
000000100000100111000110000101101001010000110000000000
000011100000000001000010101011111011000000100000000100
001000000110000111000110111000000001000010100000000000
100000000000000000100010100011001111000000100000000000
110000000000010000000000001011011000000000010000000000
110000000000001101000011000011101000101001010000000000
000010000110001101100011010000000000000000000100000000
000000000001011011100010110111000000000010000000000000
000000011001010101100011010101001101000100000000000000
000000010000000000100011110111101111001100000010000000
000000010001000101100000011011011011000001000010000000
000010110000000001100011110101111110101001000000000000
000000010000000001000011101001001100000001010000000001
000000010010011111000100001011011001100001010000000000
000100010000000000000011101001111010101000010000000000
000100010110010001000011101001101010001000000000000000

.logic_tile 23 9
000001100010001000000111001011101010000001000000000100
000010000000001111000000001101111110000001010000000000
000100000111011111100111010001011100010000100000000000
000000001000000011000111010011011010110000010000000000
000100000000001111000110010001111011000000100001000000
000000000001000111000011000001001001010000100000000000
000000000000010001000111101001101101101000010000000000
000000001010001001000011110011001011001000000000000000
000010010000111101100011100001101110010010100000000000
000001010000000111100010001111111101000000000000000001
000000010000000101000011110000011011000010100000000000
000000010010000000000011001011001100000110000000000000
000010110000001111000110110111001111000010100000000001
000001010000000101100011111101101110000000010000000000
000001110000000001100111001111101010000110100000000000
000000011111010001010000000111101001001111110000100000

.logic_tile 24 9
000000001000001111000111101001011110101000010000000000
000000100000001101100110110101011111000000010000000000
000000000000011000000011100101011100101000010000000000
000000000000101111010111100101101001000100000000100000
000000000110001001000111000111101101000010100001000000
000000000000001111000000000101001000000000010000000000
000000100000000101000111100101101111101001000000000000
000000000000011111100000000001101111010000000000000000
000100010110000001000000011001001010100000000000000000
000000010000000001000011111111101000110100000000000000
000001010100100000000000001111111001100000000000000000
000010010000000111000010001111011010110000010000000010
000010110001000111100110100111111010111000000010000000
000000010000010000100000001001101100010000000000000000
000000011001110101000010001011101101101001000000000000
000011010001100001000010000111111001010000000000000010

.ramb_tile 25 9
000000000000001000000000001000000000000000
000010010000000011000000000001000000000000
001000001000001101100000010011100000010000
100000000110001101100011110101000000000000
010001000000001111000111001000000000000000
110100000111010111000011011001000000000000
000000000001001001000011100001000000000000
000000000001011111100110011101000000000000
000000010001000000000000001000000000000000
000010110000000000000000001101000000000000
000000010000011000000000001101100000000000
000000010101111011000000000101000000010000
000000010000000111000000000000000000000000
000000010000000000000000000101000000000000
110000110000000001000000001111000001000000
110100010010100000000000000001001011000000

.logic_tile 26 9
000000000000000111100011111000000000000000000000000100
000000001110000011100011100001001111000000100000000000
001000000010000000000000000001001001010111100000000000
100000000010000111000000001011011111000111010001000000
010000101000001111000111100011011111010111100000000100
110001000010001111000100001001101111000111010000000000
000000000000100011100110100000000000000000000101000000
000001000010011111000011100111000000000010000000000000
000000010000001000000011100011111011000010000000000000
000000010110100111000010001011001101000000000000000000
000010010001010001000011110011011110000001010001000000
000000010000001111000111110101001000100001010000000000
000001011010000000000010001001001111101000000000000000
000000010000001111000010000011111011010000100000000000
000100010110000111100110101101101011101001000000000000
000110110000000001100010011101001101100000000000100000

.logic_tile 27 9
001100001010000000000000010000000000000000000000000000
000000000000000101000010001001001010000010000000000101
001010000000000000000000010001000001000000100001000001
100000000000000000000011100000001101000000000000000000
110000000000000101000110100000000000000000000100000000
010000000000000000000100001001001010000000100010000000
000011101011000001100000000001100001000000000000000001
000001000000000000100000001111101100000000010000000000
000000110000000000000000001111011100101011010001000000
000000011111000000000010010111101011001011100000000000
000010111110000001100110000000000001000000000110000000
000011010110000000000000001111001100000000100000000000
000000010000000000000000010011111101000010000000000000
000000010000000000000010111001011010000000000000000000
110110010111000001100000001001000000000001000100000000
000110011111100000100000001011000000000000000000000000

.logic_tile 28 9
000001000000000001010000000000011010000000100000000010
000000001000100000100010100000011001000000000000000000
001000000000000000000000010000000000000000100100000000
100000000000010000000011000000001100000000001000000000
110000000000100000000000001111011011001111110000100000
110000000001010111000000001111101100001001010000000000
001010100001111000000000011000000001000000000000000100
000000100001110001000010001011001010000010000000000100
000000010000010111100000000000000001000000100100000000
000000010000000000000000000000001111000000001000000000
000010010000100001000110101111011110000010100000000000
000011010001010001000000000011001010000001000010000000
000000010000000101100010000001000000000000000100000000
000000010000000000100011110000000000000001001000100000
110000010000000101100111000000011000000100000100100000
000000111110000000100100000000010000000000001010000000

.logic_tile 29 9
000001000000001101100010100001111010111111000000000000
000000000100001111000010000001001011010110000000000000
001000001011001001100110000101000001000001000010000000
100000000000100101000000001001101010000000000000000000
010000000000100000000110000001001110000000000100000001
010000000000010000000000000000010000001000000000000000
000010001010001000000000000000001011010000000110000000
000101000000000011000000000000011010000000000000000000
000000010000100000000000000001011000000000000000000100
000100011000000000000000000000101000001000000000000000
000010011010000000000000000001000001000000000100000000
000001010001010000000000000000001000000000010000000001
000010010000000000000000010001001110000100000000000010
000000010001000000000010000000010000000000000000000000
110000010001100000000000001001100000000001000100000000
000000110001110000000000001001000000000000000000000010

.logic_tile 30 9
000001000000000000000110000101101000000000000000000000
000010100000000000000000000000110000001000000001000000
001010101110100000000000001000001101010010100010000000
100000000001000000000000001011001011000010100000000000
110000000000000000000111001111001101010000000010100000
010000000000000000000000001011011011000000000010100110
000000000000000000010110000000001010000000000100000000
000010000110000000000111111001010000000100000000000000
000000010000101000000010010000011100000100000000000000
000010110000011011000111000000000000000000000000000000
000010110110000101100010100111100000000000000010000000
000000010001010000000010100000100000000001000000000000
000000010001000000000110010000001000000100000000000010
000000010000100101000110010000011011000000000000000100
110000010000100000000011000000001110000010000001000100
000000010000010000000000000000011111000000000010100010

.logic_tile 31 9
000000000001010000000000000000011100000100000000000000
000000000100100011000000000000010000000000000010000000
001000000000000011000000000000000001000000100001000000
100000100000000000000000000000001100000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000001001000000
000000000000000000000010000000000001000000100000000000
000000000000000011000000000000001010000000000000000100
000011010001010000000000000000011000000100000000000100
000011010000000000000000000000000000000000000000000000
000000011110000001000010001000000000000000000100000000
000000010000000000100100000111000000000010001000000100
000000010000000000000011000000001110000100000000000000
000000010000000000000011010000010000000000000001000010
110001010000001000000000000001000000000000000000000001
000000010001010011000000000000000000000001000000000000

.logic_tile 32 9
000000001100000000000011000101100000000000000000000010
000000000000000000000100000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000100000000000000000000000011000000100000001000000
000011100000001101010000000000010000000000000000000000
000101000010000000000000000000000000000000000000000100
000000100000000000000011111001000000000010000000000000
000010110001000000000000000000001010000100000000100000
000011110000000000000000000000000000000000000000000000
000001010001010000000000000000001110000100000000100000
000010110000000000000000000000000000000000000000000000
000000010000000011000000000111100000000000000000100000
000000010000000000000000000000100000000001000000000000
000000010001001000000000010000000001000000100000000000
000000010000101001000011010000001110000000000010000000

.io_tile 33 9
000000000101100000
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000111100001000000000000001000000000
000000000000001101000000000000101011000000000000000000
001000000000000000000000000001001001001100111100000000
100000000000000000000000000000001101110011000000000010
110000000000000000000010100111101001001100111100000000
100000000000000000000110100000001110110011000000000010
000000000000000101000111100000001000111100001000000000
000000000000000000100100000000000000111100000000000010
000000000000000001100000000101001111110101000000000000
000000000000000000000000001111111111001010110000000000
000000000000000000000110000101111011101000010000000000
000000000000000000000000000011011111110000100000000000
000000000000000000000110010001000000000000000100000001
000000000000000000000110001101100000000011000000000000
010000000000001001100110101101111010110001100000000000
000000000000000001000011001111101100001110010000000000

.logic_tile 3 10
000001000000000111000000000001000000000000000100000000
000000100000000000000000000000000000000001000000000000
001000000001011011100000000000000000000000000000000000
100000000000101011100000000000000000000000000000000000
110000000000100000000000000001000000000000000100000000
100000000001010000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000011000011000010100000100000001
000000000000000001000011100001001100010000100000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000001000000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000010
000000000000000000000000000001101101010100000100000000
000000000000000000000000000000011101100000010000100000

.logic_tile 4 10
000001000000000000000000010000011000001100110100000000
000010100000000111000010000000011011110011000000000000
001000000000000001000110001011001011101000010000000000
100000000000000000000100000001001101110000010010000000
110000000000000001010010100001111100100101100000000000
100000000010000000000000000101011100001100110000000000
000000000000001001100000011001011011101000010000000000
000000001110000001000010000101001000110100000000000000
010000000000001000000000001000000001001100110100000000
110000000000000001000000001011001111110011000000000000
000000000001010000000110001000000000001100110100000000
000000000000100000000010101101000000110011000000000000
000000000000000000000000001101111000110000000000000000
000001000000000000000000000101001000001111110000000000
010000000000000000000111000000001000001100110100000000
000000000000000000000000000000010000110011000000100000

.logic_tile 5 10
000010000001010111000000001000000000000000000000000000
000000001010000101000010010111000000000010000000000000
001001000000001101100011100101100001000001110100000000
100010000000001011000010100101101110000000010000000001
110000000000001111100000000001101010000000100100000000
110000000000001111100000000000101100101000010000000100
000010100000000111100011100000001000000100000000000010
000001000000000000000100000000010000000000000000000000
000000000010000000000000001001001110110001100000000000
000000000000001111000000001001011000001110010000000000
000000000000000000000000000101011011010100000100000000
000000000000000000000000000000001111100000010010000000
000000000000100000000010001001101010001001000100000000
000000001011000000000010100001000000001010000000000010
000000001111011011000000000001011000101000010000000000
000000000000101101000011110001011111111000000001000000

.logic_tile 6 10
000000000000000000000110100111011111010000000100000000
000000000000000000000100000000001111100001010000000000
001000000000000000000000000111101101000100000100000000
100000000000000000000000000000101110101000010001000000
110000000000001000000000000000001100000100000000000000
100000000000000001000000000000010000000000000000000000
000100000000001000000000000000011111010000000100100000
000100000000001111000000000101011110010110000000000000
000000000000101000000010000000011010000100000100000000
000000001010001101000000000000000000000000000000000100
000000000000000000010000010000000000000000000000000001
000000001110000000000010001001000000000010000000000000
000000000000001000000000001000011111000000100100000000
000000000000001011000000001111001110010100100000000000
000000000000000001000111000111111101000100000100000000
000000000000000001100100000000111110101000010000100000

.logic_tile 7 10
000000000000001000000010100000001010000100000100000000
000000000000001101000000000000010000000000000001000000
001000000000010000000000000101111101000010000000000000
100000000000100000000000001001111101000000000010000000
110100000000000111000011001101000001000001010000000000
110001001100100001100010000011001110000001000010000000
000000000000001000000011100000011110000100000100000000
000000000000000001000010100000010000000000000000000001
000000000100100000000011100000000000000000100100000000
000000000000010111000010010000001100000000000000000000
000000000000000001000010010101001011000110000010000000
000000000001010001000011000111101010000010100000000000
001000000000001001000010100000001100010000000000100000
000000000000001001000100000000011000000000000000000000
001100000000000011100111001011001111000010000010000000
000100000000000000100000000011101011000000000000000000

.ramt_tile 8 10
000000000010000111100000001000000000000000
000001010000000000000011101011000000000000
001000000000000000000000001101100000000000
100000010000000001000000001011100000000000
110000000000000000000011001000000000000000
110000000000000000000000000111000000000000
110010001010100000000010010111000000000000
100000000000010111000111110001000000000000
000000001100000000000000011000000000000000
000000100000000000000011000011000000000000
000101000110000000000011111001000000000000
000110101000000011000011011101100000000000
000000001110100001010111100000000000000000
000000000001000000010000001011000000000000
010001000000100011100000011101000001000000
010000100001000000100010111111101010000000

.logic_tile 9 10
000000000111110111100010110001111011101001010000100000
000000000000010101000011010001011101100001010000000000
001000000000001111100111111101011011101100000001000000
100000000000100111000111100101001110111100000000000000
010000001010100101000111110001001010000010000000000000
110000000001000001000111111111001001000001010000100000
000000000000001111100111011001101100000010000000000001
000000000000010011000111111001001011000000000000000000
000000000000001000000010000001001101000010000000000000
000000000100001011000100000000111011000000000000000000
000000000000001000010000010000011000000100000100000000
000000000000000011000010110000010000000000000000000100
000000000000001000000111000000011110000100000100000010
000000000000000011000000000000010000000000000000000000
000001000001001000000110101111111100101001010000000010
000000000000000001000010010001101110010010100000000000

.logic_tile 10 10
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000011111010000100000000000010
100000000000000000000000000000110000001001000010000000
110000000000000000000000000000001110000100000100000001
010000001110001011000000000000010000000000000000000000
000100000000000000000011111000000000000000000100000000
000100000000000000000110111101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000000000000000000000000000000000010
000001000000000000000010000101000000000010000000000000
000001000000100000000000000000011110000100000000000001
000000000000010000000010000000010000000000000000000000
000000000000010001100000000111100000000000000000000000
000000001110100000100011000000000000000001000000000000

.logic_tile 11 10
000000000000001000000000000011100001000000001000000000
000000000000001111000000000000101100000000000000010000
000000000000000000000000000111000000000000001000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001100000000000000000000011000000000000001000000000
000010000001010000010000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000101010010100000100000000000000000000000
000000000000001001000110100111000000000000001000000000
000000000000001011110000000000100000000000000000000000
000000000000100001000110100000000000000000001000000000
000000000000010000000000000000001000000000000000000000
000000101010100000000000010000000001000000001000000000
000000000000010000000011010000001100000000000000000000

.logic_tile 12 10
000000001110001000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
001000000000100001000000000000011010000100000010000000
100010100000011001100011100000010000000000000000000000
110000000000000000000000000001100000000000000100000000
110000001010000000000000000000000000000001000000000000
000000001010000000000010000001100000000000000000000000
000000101110000111000100000000000000000001000000000000
000001000000000000000110101000000000000000000000000000
000000100000000000000100000111000000000010000000000000
000010100000011000000000010001011110001001000000000100
000000000001111011000011111011010000001110000000000000
000000000000000000000011100101111111000000000000000000
000000000000000000000000000000001100000001000000000010
000000000000001101000111000000011000000010000000000000
000000100000000011000100000000010000000000000000000000

.logic_tile 13 10
000000001010001000000010010000001000111100001000000000
000000000000000001000011110000000000111100000000010000
001000000000000001100110101001000001001100110000000000
100000000000000000100000001001001000110011000000000000
110100000100101001000011100011100000000011100000100000
100100000000010111100100000011001001000001000000000000
000000000000000000000110000011000001000010000000000000
000000000000000000000010000101101011000011010000100000
000000000110001000000000010111100001000001110100000000
000000000000000011000011101101101011000000100000000010
000000000000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000100000000000000001000000000000000000100000
000010100001010000000000000000100000000001000000000000
000000000000100000000000001101011100001101000100000000
000010100001010000000010001111000000001000000000000000

.logic_tile 14 10
000000000000000000000011000000001111001100110101000011
000000000001000000000011110000001001110011000011000101
001110000000000000000111100101101110000111000000100000
100001100000000000000111110101000000000001000000000000
010100000000001000000011100000011001010010100000100000
010000000000001011000100001011011010000010000000000000
000000000000100001000111110101100000000010000000000000
000000001101000000000011100000100000000000000000000000
000100000001000011100000010000011110000010000000000000
000000001110000000000010100000000000000000000000000000
000000001110000000010000010101000000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000001101100000001000001001000010100000000000
000000000000000001000000000101011101000110000000100000
110000000001010000000000000101100001000010110000000000
100000000000100011000000000011001011000001000000000100

.logic_tile 15 10
000000000000000101100110100000001001001100111000000000
000010100000000000100000000000001000110011000001010000
000001000000101101100000010000001001001100111000000000
000000100001000101000011110000001000110011000000000000
000010000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000100000000000000000001001001100111000000000
000000000010000000000000000000001110110011000010000000
001000000000101000000000000000001001001100111000000000
000000000001000101000000000000001001110011000000000000
000010100000100000010000000000001000001100111000000000
000001001010010000000000000000001001110011000001000000
000000000110000000000000000000001000001100111000000000
000000000000100000000000000000001100110011000000000000
001010100010001000000010100111101000001100111000000000
000011100000000101000100000000100000110011000000000000

.logic_tile 16 10
000000000000100111100010000000000000000010000000000000
000000000001000000100000000000001010000000000000000000
001001000000001000000000000000000000000010000000000000
100000001000000101000000000000001011000000000000000000
000000000000100111100010000111111101000110100000100000
000000000000000000010010000000111110001000000000000000
000000001110000111000111000101101100100000010010000000
000010000000000000100000000001111111010010100000000000
000000000000000000000000000000000000000010000000000000
000000100000000000000010001101000000000000000000000000
000000000000000000000011100101100000000000000100100010
000000000100000000000000000000000000000001000000100101
000000000000000001000000010000011101000110100000000000
000000000000010000000011010111011000000100000000000010
110001001000000001100000000000000000000010000000000000
100000100000010000100010010000001001000000000000000000

.logic_tile 17 10
000000000011001111000111000011011011100100010000000100
000000000000001001000000001101111001111000110000000000
001000100000100000010011100011000000000000000100000000
100100000000010000000111110000000000000001000000000000
110010000001001000000110000001000001000011100000100000
010000000000000111000100000001101101000010000000000000
000101000000000000000000010001001110000010000000000000
000110001000000000000010000111010000001011000000000010
001100000100111000000010100000011000000100000100000000
000100000000010111000111100000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110111000000000010000000000000
000010000000010000000010000101000000000000000100000000
000001000000110001000000000000000000000001000000000000
001000001010000000000000000000000000000010000000000000
000000000100000001000000000000001000000000000001000000

.logic_tile 18 10
000000000100000000010000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000100010000000010000101100001000000001000000000
100100000000100000000000000000101001000000000000000000
110010000110011000000000000000001000111100001000000000
110010100000001111000000000000000000111100000000000010
000001001000000000000110000000000001000000100000100000
000010100000010000000100000000001001000000000001000001
000000000000000000000011001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001001110000011100000000000011110000100000100000000
000100000000000000000010000000000000000000000000000100
110000001000010000000111100011000000000000000100100000
100000100000000000000000000000100000000001000000000000
000000000000000111100000000000000001000010000001000000
000000000000000000100000000000001100000000000000000000

.logic_tile 19 10
000100000110000001010110000000011100000100000100000000
000010000000100000100010010000010000000000000000000000
001010000010000000000000010000011110000100000100000000
100000000000000000000011110000010000000000000000100000
010110100000000000000011000001000000000000000000000000
010000000110000000000000000000000000000001000000000000
001000001100100000000000010000000001000000100100000000
000001000001010000000011010000001011000000000000000000
000000001100000000000110000000000001000000100100000000
000000000000000000000100000000001110000000000000000000
000000000000001000000011100001100000000000000000000000
000000000000000101000100000000100000000001000000000000
000100000000000000000000001000000000000000000010000000
000100000000000000000000001001000000000010000000000000
000000000000000001000111000101011100111001010010000000
000000000000000000000000001001101101011001000000000000

.logic_tile 20 10
000000000100010000000000001011011110011111100000000000
000000001111111101000000001011011011101111000000000000
001000000000000000000010110001111100100000010000000000
100000000000000000000111111111111010010000110000000000
110011000000001101000010100000000000000010000000000000
110000000000000001100100000101001000000000000000000000
001000000001000001010000010011011011000000000001000000
000000001110001101000011100000101011000000010000100010
000001000000100001000000011000000000000000000100000000
000010100000011101100010110111000000000010000000000000
000110100101010000000000001101101100001001000000100101
000100000000000000000010101101010000000010000000100001
000010100000000001000011110101111000101100000000000000
000000100000000000100110000111011010010100000000000000
000010100000010111100000000000001100000000000000000000
000000001010000000100010011111000000000010000000000000

.logic_tile 21 10
000001001110101101100011111111101111101001110000000000
000000100000010001000110001001011100100000110000000000
001101000000111001100111011111101010010110100000000000
100000100001010001000111011011001011010110000000000000
000000100000000111000010100011000001000010000000000000
000000001000001101100111100011101100000011000000000000
000000000001110011100110111111101010011111110110000001
000000001000101101100010100001111000111111110010000001
000000001110000000000110100001011001010100000000000000
000000000000001101000000000001111011100000000000000000
000010000000000111000110110111011001010000000000000000
000000000000001101100010000101001011010100000000000000
000100000000110001100111111101100000000000000000000000
000110100000010001000010100101001111000000100000000000
000001000000001101000110000011101001011101000000000000
000010100000000011100000000111111100101101010000000000

.logic_tile 22 10
000010101010001111000110100011100000000000000110000000
000001000000001011000010100000000000000001000010000000
001000000000100111100000000000000000000000000000000000
100000000001000000100010111011001100000000100000000000
000010100000100001000000000001011010000010000000000000
000001000000000000100000000000000000000000000000000000
000000100000001111000000010111011100000000100000000000
000000000000010111100011010000001001100000010000000000
000100000000000001100111000011111011111111110000000000
000000101110000000100100001111101001111111100001000000
000000001110001111100110001001001011010000100000000001
000000001000001111000000000111101000000000100000000000
000000000001000111100110010001001111010100000000000000
000000100000000000100010000111111100110100000000000000
010000000000101111000000001001011110000011100000000000
110000000110010111100000001101001101000011110001000000

.logic_tile 23 10
000000000110000101000000000000001100010000000100000000
000000100000000000000000000000011100000000000000000000
001010000000101111000111001011101110010111100000000000
100000000111000001100111001111101011001011100000000000
110000000000000001100000011111011100001001000001000000
110010101000001011000011110001000000000010000000000000
000001001010001000000000000000001100000100000010100000
000010100000001011000011111011000000000000000000000000
000000000000001011010110100011001011000110100000000000
000000000000000001100111110111001101001111110000000000
000000000000000111010000011101000001000001000000000001
000001000100000000010011111001001000000001010000000000
000000000000000011100010000001011010010100000010000000
000000000000001111000000001011011110000100000000000000
110000000111001000000000001001101111000000000001000000
000100100000101111000011100101101110001001010000000000

.logic_tile 24 10
001000001000000000000011010000000001000000000000000000
000000000000000000000011101101001011000010000010000000
001000000000000000000000000000001000000100000110000001
100010000000000000000011110000010000000000000000000001
000000000000000000000110111000000000000000000100000101
000010001000000000000111001001000000000010000000000000
000000000001100000000111111011001101111000000001000000
000000000110010101000111111101011101010000000000000000
000001001010110101100000010011011110100000000000000000
000010000000101111000011110011011101110000010000000000
000100000000000000010110100000000000000000000110000000
000001000000000000000000001001000000000010000000000000
000000001010000111000011100000001010000100000111000000
000001000001000000000100000000010000000000000000000000
000000000100001000000000011111001111000010000000000000
000000000000100001000010000111101010000000000000000000

.ramt_tile 25 10
000000100000000000000000001000000000000000
000000010001010000000000001111000000000000
001000000000001000000111001001100000000000
100000010110000111000011110101100000000000
110000000000001000000111100000000000000000
010000000000011111000100001111000000000000
000010000001010011100011100101000000001000
000101100000100111100100000111100000000000
000010100010100000000000000000000000000000
000000000001011011000010000011000000000000
000000000000000001000000011011100000000000
000001000001010000000011001001100000000000
000010000001011000000010001000000000000000
000001000000100011000100001101000000000000
010110001110000000000011000001100001000000
110101000000000000000000000101001100000000

.logic_tile 26 10
000100000000100111000000011000000000000000000100100000
000100000001000001000011101011000000000010001010000000
001010100000000101000010100101011011000110000000000100
110000000000000101100110100111011010000001000000000000
010000000000101001000000000000000000000000000100000100
010000001100011111000000000001000000000010001000000000
001001000000011111100111100000000000000000000100000100
000000001100101011100000000101000000000010001000000000
000110100000000000000011110001000000000000000101000000
000001001110000000000111000000000000000001001000000000
000000001000100001100000001000011001000010000000000000
000000000001000000000010001111011001000000000000000000
000010000000001000000000001001101100001100000001000000
000001000001000011000000000001010000001000000000000010
110000000000000000000000000101101101101001010001000010
000000000000000000000010001011011100010110000000000000

.logic_tile 27 10
000000000001001000000010010000000001000000000101000000
000000001000000001000110110001001010000000100010000000
001100000000011001000011100101101110000000000101000000
100100001110100111100010100000100000001000000000000000
110000100000000000000000000001100001000001000000000000
110001000100000001000000000111001011000000000000000001
000000001011001011100111101001111001100000000000000000
000000000000001011000010111011101011000000000000000000
000010100000000011100000000011011011010111100010000000
000001001100000000100011111011001111000111010000000000
000000000000000111100111001001001101010111100000000000
000010100000010000100000000101111001000111010010000000
000010100000000001100010000101101000010111100000000000
000011100000000000000000001011011000000111010000000100
110001000010100101100011101111101100000110100000000000
000010000000000000100000000011011010000000000010000000

.logic_tile 28 10
001001000010001111100110111101011011010000100000000001
000010100000001001100010011111111100000000100000000000
001000000000100111000011111011011110010000000000100000
100001000000000000000110001001111110000000000000000000
010000000101010111000011100001011100000000000000000000
110000000000100000100010000001001110010110000000000010
000000001010111011100000011101011111000110000000000010
000000000000110001100011101111011101000010000000000000
000000000011000000000010000001111010000000000100000001
000000000000000000000011100000000000001000000000000000
000100000000000011000010010001111011100000000000000010
000101001000000001000010101001101110000000000000000000
000000000100001111100000000011011011000010000000000000
000001000000000111100000001001101101000000000000000000
110000000000011000000111101000000001000000100001000000
000000100000100101000011110001001010000000000000000000

.logic_tile 29 10
000010000000000000000000000000011011000100000000000000
000000000010000001000011100000011000000000000000000100
001000000000001111100110001111100000000000000000000000
100000000000001001000010101001000000000010000010000100
010001000000001101100000001001111101000010000000000000
010000100100001011100000000101101011000000000001000000
000100000000000101000010111001111100000010000000000000
000010100000000000000010000001111110000000000000000000
000000000001010101100000000011000000000001000000000000
000000000000100000000010011011000000000000000000000000
000000000000000101100011101001001010000110100001000000
000000000010000000010010001011001010001111110000000000
000000000000001000000000000000011011010000000101000000
000000001000001001000000000000011000000000000000000000
110001000000000111100000000000011111010000000101000000
000000100001010000000000000000001001000000000000000000

.logic_tile 30 10
000000000000000000000000010000001010000100000000000100
000000000010000000000010011001010000000000000000000000
001010000001000001100000000111001011000010000000000000
100000000000000000000000001101111100000000000000000000
110000000000000001000010110101000000000001000100000000
010010000010000000000010001001100000000000000001000000
000100000110001000000000000101001110000000000100000000
000000000000001011000000000000010000001000000001000000
000001001010100000000111000000001100000000000000000001
000010000111000000000010011111011010000100000000000000
000000000010000111100000001000000001000000000101000000
000010001100010000000000000101001000000000100000000000
000000000001000000000110000001111010110110100000000000
000000000000100000000000001111001010111000100000000000
110001000010000001100000000111100001000001000000000010
000010000000000000000000001011001010000000000000000000

.logic_tile 31 10
000100000000100000000000010111100001000000000100100001
000000000001010000000010001011101001000000100011000110
001000000000000000000000000101111000001000000100000100
100000000001001101000010111011000000000000000001100011
010000100001010000000111001101011010000000000000000000
110101000000001101000000001111011111000010000000000000
000000000010000101000010111001111010001000000110100001
000000001100100000100111100011000000000000000001000010
000000000000000000000110100000011110000100000000000000
000000000000000000000111100000000000000000000000000100
000000000010000011000110000101111000000000000000000000
000000100001010000000100000000100000001000000000000010
000000000000000000000110100000011111010000000100000000
000000000000000000010000001011011001000000000001100100
000000000000000000000111111000001000000000000010000011
000000000000000011000111011011010000000010000001000001

.logic_tile 32 10
000000000001100000000000000101100000000000000000000000
000000000001110000000011110000000000000001000000000000
001100000000100011000000000111100000000000000001000000
110000000000010011100000000000100000000001000000000000
010000000000000000000000000000001010000100000000000000
010000001110000000000011010000010000000000000010000000
000000000000100000000000000011000000000000000100000000
000000000001001011000000000000000000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000011101000011100000000000000000000000000000
000000000001010000000000000000001100000100000000000000
000000000001000000000000000000010000000000000001000000
000000000000100000000000001000000000000000000000000100
000000001111010000000000000001000000000010000000000000
110000000000000000000111100000000001000000100000000000
000000001110000000000000000000001000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000100000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000001101111001101000010000000000
000000000000000000000000000001111001110000010000000000
001000000000001000000010001000000000000000000100000000
100000000000000111000010100101000000000010000000000000
110000000000000000000000000001100000000000000000000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000011001111001110000000000000000
000000000000000001000010001101101001001111110000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000011010000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000101000000010001101110100101100000000000
000000000000000000100010101011011010001100110000000000
001000000000001101100000001101111010101000010000000000
100000000000001101000000000001011000110000010000000000
000000000000000101100000000000000000000000000100000001
000000000000000000000000000011000000000010000010000000
000000000000000101000111100001101001101001010000000000
000000000000000000000100000011011111110000000000000000
000000000000000101100010000001101110111000010000000000
000000000000000001000010001011011010110000000000000000
000000000000001000000000001101111010110001100000000000
000000000000000011000000000001011000001101100000000000
000000000100000000000000011011011110110000000000000000
000000000100000000000010100001011001001111110000000000
110000000000000000000000010000000000000000100000000000
010000000000000000000011000000001101000000000000000000

.logic_tile 4 11
000000000000001000000110100101000001000000001000000000
000000000000000101000000000000001001000000000000000000
001010100000001001000000010011101001001100111100000000
100001000000000101000010000000001011110011000000000001
110000000001001000000110000001001000001100111100000000
100000000000001111000000000000101000110011000000000001
000100000000000000000000010000001000111100001000000000
000100000000000000000010100000000000111100000000000000
010000000000001000000000000111011001101000010000000000
110000001010100111000000000011001110110000100000000000
000010000001011000000000000001100000000000100100000000
000001000000000001000000000000101010000001000000000010
000000000000000000000000000111011001110001100000000000
000000000010001111000000000011001110001110010000000000
010000000000000001100000000101011000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000100100000000
000000000000001101000000000001001011000010000000000001
001000001110000000000000000101100000000000000001000000
100000000000000000000000000000100000000001000000000000
110000000000000000000010100011100001001100110100000000
100100001010000000000110110000101111110011000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000011010001100110100000000
000000000000000000000100000000010000110011000000000010
000000000000000000000111000000000000001100110100000000
000000000000000000000000001101000000110011000000100000
000000000000000000000010100000000000000000100000000000
000000000000000000000000000000001111000000000000000000
010010000000000000000010100000000000000000100000000000
000001000110000000000000000000001101000000000000000000

.logic_tile 6 11
001000000000000000000000000001100001001100110100000000
000000001010000000000000000000101110110011000000000000
001001000000010001000110110000000000000000000000000000
100010100000000000000010001101000000000010000001000000
110000000000000000000000010000011000000100000000000000
100000000110000000000010110000000000000000000000000100
000000000000000001100110100000000001000000100000000000
000000000000000000000100000000001100000000000000000000
010000000000001000000000000001101111101000010000000000
110000000000000001000000000011001001110000100001000000
000000000000000011000000000001101101110101000000000000
000000000000000000000000000111101000000101110000000000
000000000000001000000000001000000000001100110100000000
000000000000001011000000000101000000110011000000000010
010000001110000011100000000000011010000100000000000000
000000000000000000000000000000010000000000000000000010

.logic_tile 7 11
000000000000001000000000010111001110101000000000000000
000000000000001111000011110001101100011000000000100000
001000000000000000000011110000011100000100000100000000
100000000000000000000011110000010000000000000010000000
110000000001000000000010001101101110101000000000000000
010000000000000000000000000111101100100100000010000000
000000000000000001000011101111111011100000010000000001
000000000000000000000111101101111001010000010000000000
000000000110001101000010010111011110101000010000000001
000001000000001101000011000111011100001000000000000000
000000000000000000000000000011001000101000000010000000
000000001110000000000010000111011100010000100000000000
000000001000000001000000001011011000100000000000000000
000000000000000001000010001101111011111000000000000001
000110100000000101000010000101111000000000000000000001
000100001010000000000110000000010000001000000000000000

.ramb_tile 8 11
000001000000000011100010000000000000000000
000010111000001001100100000011000000000000
001001000000000000000000000001000000000000
100000100000000001000000001001000000000100
110001000000000000000010001000000000000000
110000100000100000000100001011000000000000
110000000000101011100111111101000000000000
100000000001011011100111110101100000000000
001000000000001000000000011000000000000000
000000000100001011000011111101000000000000
000000000000100101100000011101100000000000
000000100000010000100011001101000000000000
000010001001010000000111101000000000000000
000000001010000000010000001111000000000000
010000000000000000000010101011000000100000
010000000000000000000000000011101000000000

.logic_tile 9 11
000000100000010011100110100001001110111100000000000000
000000000000100111100000000001001010110100000000000001
001000000000001101100111011001111111101000010000000000
100000001110001011000011101001011101001000000000000000
110000000000000001100111101111101111101000010010000000
010011001100010000000010011001111010001000000000000000
000110101110000011100111000000011101000000000000000000
000101001110100000000000000111011110010010100000100000
000001000000000000000000010001111111101000000010000000
000000000000000000000011011111011010011000000000000000
000000001000000000000011100000001110000100000100000001
000000000000000000000111100000000000000000000000000000
000000000000000001000110111101011110111000000000000000
000000000001000001000111000101111011100000000000000100
000001000000000000000111001101111010101000010000000000
000000100000001111000010101111101001000000100000100000

.logic_tile 10 11
000000000000000000000010110011000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000010011100000000000001000000000
100000000110000000000011010000100000000000000000000000
110000000000100000010110000000001000001100111111000000
010000000000000000000000000000001001110011000010100101
000000000000001000000000000000001000111100001000000000
000000000100010111000000000000000000111100000000000000
000100100000000000000011100111111011010000100000000000
000000000000000000000011100000001001101000000010000000
000010000011010001100000000101000001001100110110100000
000000000000100000000010000000101100110011000000000001
000100001101000000000000000011001001101000000010000000
000000000000000000000000001001111111110110110000000000
110000000000100000000111100000001000000100000000000000
100000001011000001000000000000010000000000000000000000

.logic_tile 11 11
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001111000000000000010000
000000000000010000000000000000000000000000001000000000
000000000100000000000000000000001011000000000000000000
000010100001010001000000000101000000000000001000000000
000001000000000001000010000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001010000000000000000000
000011100000000000000111000000000000000000001000000000
000010001110000001000100000000001111000000000000000000
000000000000100000000000000011100000000000001000000000
000000001001000111010011100000100000000000000000000000
000100000000100000000010000000000000000000001000000000
000100000001010000000100000000001110000000000000000000

.logic_tile 12 11
000111100111010000000000000000000001000000100000000000
000010001010000000000000000000001111000000000000000000
001100000110001000000111101111011000110001010000000100
100000000000101111000000001101001011110010010000000000
110100000000000000000000010000011110000100000000000000
100000001010000101000011010000000000000000000000000000
000000000001000011100000000101101110001000000100000000
000000000001011001000010011111010000001110000000000100
000000000000000000000000001101101110010000000000000000
000000000000000000000010000111001101000000000000100000
000000000000000111000110101101111100001000000100000000
000000100000001111100010000011010000001110000000000001
000000000001011011110010001001111101110000010000000000
000000001110001011100011100011111000100000000010000000
000000000000000011100010110001111101111100010000000001
000100000000000101100010100101001111010100010000000000

.logic_tile 13 11
000000000000000000000000000111111101101001000000000001
000000000001010111000011111011001111010000000000000000
001000001000000111000010010001000000000000000100000000
100000000001010000000111110000000000000001000000000000
010100000000001001100111100101100000000000000100000000
010100000000001001000010010000000000000001000000000100
000000000000000111100000000111001010111001010000000100
000000000000001001100000001111001010011001000000000000
000000000001110000000111000001111000010000000000000000
000000000110010000010110000000011011100001010000000000
000000001110100111100000000001111010010110000000000000
000000000010110000100000000000101101000001000000000000
000000000000000111100000010111000000000000000100000000
000000000000000111100010010000000000000001000000000000
000000000010001000000010000000000000000000100100000000
000101001110000001000000000000001011000000000000000000

.logic_tile 14 11
001100000110000000000000000001101111000110100000100000
000000000000000111000011100000101011001000000000000000
001100100000011111100110100001011101000110100000000100
110000000001001111000100000000111101000000010000000000
110000000000000000000000000111011101000010100000100000
010000000000000001000000000000001110001001000000000000
000000000001010000000110000111111000000010100000100000
000011000000100000000100000000101100001001000000000000
000100000000000101100000010111000001000011100000000000
000000000000000000000011010001001100000001000000100000
000001001001001111010011111000000000000010000000000001
000000101100100101100110100001000000000000000000000000
000100001100001000000000000000001010000100000100000000
000000000000000111000000000000000000000000000010000000
000000100000000101100011100000000001000010000000000000
000000000110000000000100000000001001000000000000000000

.logic_tile 15 11
000010100100000000000000000000001000001100111010000000
000000000000000000000000000000001010110011000000010000
000100000000000000000000000101101000001100111000000000
010000000000000000010000000000000000110011000000000000
000001000101010111000000000111101000001100111000000000
000010100000100000100000000000000000110011000000000001
001001000001000111110010000101101000001100111010000000
000000100000000000000100000000100000110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010000000000000000000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000001100000101000000010000001000001100111000000000
000000000001000000000010100000001110110011000000000000
000010001010001000000000000000001000001100111000000000
000011000000001011000000000000001111110011000001000000

.logic_tile 16 11
001000100000011111100000000000011010000100000100000000
000001100110000111100000000000000000000000000000000000
001000000000000000000111100001000000000000000110000000
100000001100001001000100000000000000000001000000000000
110000000110101000000000000000000001000010000000000000
110000001001010001000000000000001000000000000000000000
000000000000100111100000001000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000000000000000001000010010011000000000010000010000000
000000000000010000010111100000000000000000000000000000
000001000010100111100000000000000000000000000100000000
000011000001010000110000000001000000000010000000000010
000000001110000000000010000011000000000010000000000000
000000000000000000000000000000100000000000000000100000
000001000110000000000000001101101100000001000000000000
000000100000000000000000001001011010010110000000100000

.logic_tile 17 11
000000000000000000000111011011001000100111010000000000
000000000000000000000110000001011111100001010000000000
001001000000000101000110010111001001000110000000000000
100000100000000101000010111101011000000010100000000010
110010000000000101000000001000000000000000000100000000
010101000010000000000010011001000000000010000000000000
001000100000000111100000000101100000000000000100000001
000010100000000111110000000000000000000001000000000000
000111100010100101100000000101011000000111000000100000
000000100001010000010010100101111110000001000000000000
000110100000010000000000001000000000000000000100000000
000010100000000000000000000111000000000010000000000000
000010000000001001000011100000001110000100000100000000
000000000000000011000100000000000000000000000000000000
000001001010101000010000001000000000000000000100000000
000000100001001011000000000101000000000010000000000000

.logic_tile 18 11
000000000000101101000000000000000000000000000100000000
000000001100001001100000001111000000000010000000000000
001000000000100101100111000101011110001001000000000000
100000000000000000000100001101001000101011110000000000
010000000000011111000011110000000000000000000000000000
110010001100101101000110000111000000000010000000000000
000000000001010000000000010000000001000000100000000100
000000000110001001000010100000001010000000000000000000
000011000010001111100000000101011010000111000000100000
000001000000001011100000000011011010000010000000000000
000000000101010000000000000000000000000000000100000000
000000000110000000000000000011000000000010000000000000
000000100000001111000010000101011000010100000000000000
000000001110000001000000000101101000010000100000000000
000110100001010001100000001011001010000010000000100000
000000000000000000000000001001001110000011010000000000

.logic_tile 19 11
000100000010101000000000000101111100010000000010000000
000000000000010001000011010000111001000000000000000000
001000100000110000000000000000011110000100000000000000
110010000000100101000000000000000000000000000001000000
110000000000010000000110000011000000000000000100000000
110000000000100000000010000000000000000001000000000000
000000100000000101000000000000001001000000000000000000
000001000110000000100010101101011011010000000000000000
001000000001010011100000000000000000000000000000000000
000000000000100000100000001001000000000010000000000000
001001000000010001100010000101101001000000000000000000
000011001100100000000100000000011101001000000010000000
000000000000100000000111000011111100000010000000000000
000000000001000000000000001101101000000011000010000000
000111100000000101000000000000011000000100000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 20 11
000100001010000000010000001101111100000001000000000000
000000000000000000000000000101010000000000000000000000
001100000010000101100010001101111111000001000000000000
100001000100100000000100001111001101000000000000000010
110000000001111000000110100000001010000100000100000000
110000000111010001000011100000010000000000000000000000
000001100000000011000111101000001011000000000000000000
000000000000001101100100001111011101000100000000000000
000000000001010000000000000000011100010000000000000000
000000001010100000000000000000011011000000000010000000
000110001010000001110111001011101011010110100000000000
000000000000000101000110100001111101100001010000000010
000000000000000000000010000000011000000100000101000000
000010000000000000000000000000010000000000000000000000
000000000001000001100000000101111101010010100000000000
000000001100000000100010100101101100100000010000000000

.logic_tile 21 11
000000000010001101100111010101101100010110000000000000
000000000010001111000110000000011101001001000001000000
000010100000101111100110010001011010000100000000100000
000000001111010001100010010101010000001100000000000000
000000001011011000000000001001011001000011100000000000
000000000000000101000000001001011000000010100000000000
000000000000100101100111100001001110101000000000000000
000000000000001101000100000101111001101000010000000000
000000000001000001000111000011000001000000000000000000
000000000000000000000110100000001111000000010000000000
000110000000000000000110001101100001000000000000000000
000000001010001001000100000001001101000000010000000101
000001000100000000000110101111000001000000100000000000
000010000110000000000011000011101111000000000000000000
001000000000101000000011100011111111000100000000000000
000000000011010111000000001111011110000000000000000000

.logic_tile 22 11
000001000100000101000010100001000000000010100000000000
000010001110000000010111000101001011000000010000000000
001010000001011000000110010000001010000100000110000000
100000000000100001000011000000000000000000000000000010
000000000000111101000110101101101110111111000000000000
000001000000110101100110111101001111101001000000000000
000000000000000000000111010011101100010110000000000000
000000001110001101000111010000111001001001000000000000
000000001000000000000011101111001100100001010110000000
000100000011000000000111110001111001110011110000000100
000000000000000000000000001101011000000010100100100000
000000000000000000000011101001111000100001010001000000
000001101100101000000011110001001011011100000000000000
000110000000011111000110111011101101010100000000000000
110000000000000000010000000000001111000100000000000000
000000000000000000000000001101011011000000000000000000

.logic_tile 23 11
000010101000010011000000001101101011000010000000000000
000000000001010000100011100101001100000000000000100000
001100000000001101110111101001111010000001000000000001
100000001010001111100111101001111010000001010000000000
010000000000000011100111110101101100111000000000000000
110010000000000101100111101011101111010000000000100000
000001000000001101100010000101000000000001000101000000
000000000001010101000010111011000000000000000000000001
000010100010100111000110010011100001000000000010000000
000010000001000000100011000000101000000000010000000000
000101000001000011010011100001011110000000100000000000
000000100000101101000000000111101000000000110001000000
000000000000100011100111000111011100000000000000000000
000000000001001101100000000000000000001000000000000001
110000000000000011100000001111001100101000000000000000
000000000000100000010000000001011011100000010001000000

.logic_tile 24 11
000000000000000011100111010001011100100000010010000000
000000000000000000000011101001011010101000000000000000
000000000000111011100111001111011100100000000000000000
000000000000011101000100001111101011111000000000100000
000000000000000101000000001011001000101000000000000000
000000000001011111000010100111011001100100000000000000
000000100001000001000010101111101110101000010000000000
000010100000001111000010100001101010101001010001000000
000100100000100001000010001101111110000010000000000000
000010100000000111100000000101001100000000000000000100
000000100000001000000110100111111010001001000000000010
000000001000000111000010110111110000000001000000000000
000000000001001011100111101101111111101000010000000000
000000000000101111100100000011111000000000100000000100
000000000000000101100011101011111100101000010000000000
000000000000000001000010111001011101000000010001000000

.ramb_tile 25 11
000000000110101111100000011000000000000000
000000110001011111000011001011000000000000
001000000000001000000111000001000000100000
100000001010000011000010010001100000000000
010000100001010111000010001000000000000000
110001000000100000000000001001000000000000
000000000001010001000000000001000000000000
000100000001100000000000001011000000000000
001001000100000000000111101000000000000000
000000100000000000000011101111000000000000
000010100000000111000000001101100000000000
000011000001000000000011111001000000000000
000010001011011000000000000000000000000000
000101100001010111000000001011000000000000
010000100000000000000011001101000000000000
010000000000000000000000000011001110000000

.logic_tile 26 11
000000000111010001100110101001001101110000010010000000
000000000000000111000010010111001000010000000000000000
001000000001111000000011100000001110000100000101000000
100001000001110111000010010000010000000000000001000000
000010100000010000000111100001011000100000000000000000
000001000000100000000100001011011000110000100000000000
000010001110001000000111100011011000111000000000000001
000001000000001011000000000001011001100000000000000000
000000001010100101000010101101101111100000000010000000
000010001111000111100111111111001101110000100000000000
000000000000001000000111000001111010101001000000000000
000010101000001101000110001011011000100000000000000000
000000000001000000000010010001001110110000010010000000
000010100000100111000111001001011000010000000000000000
110000000000000011100111001101011101101000000000000000
010000000000100000100000001011111010100100000000000000

.logic_tile 27 11
000100000000010101000000000111000000000000000100000000
000010101110100000000000000000001111000000010000100000
001000000000001001000011100000000001000000100000000000
100000001000000111100100001111001011000000000000000010
110011000000000101000011100111101110101011010000000000
010011100100000000100100001111001010000111010000000000
000000001010000000000111101011011001000110100000000000
000000000000000000000011011001001000001111110010000000
000000101000001000000011100011001110000000000000000010
000001000000001101000110000000101111001000000000000000
000110100001010001000000000101000001000000100001000000
000101000100000000000000000000101100000000000000000000
000000000011011101010110010101111001000010000000000000
000000000010100001000110010111101111000000000000000000
110001000001001000000110100001111011000110100000000010
000000000000101001000010000001011111001111110000000000

.logic_tile 28 11
000000000000000101000111010011011001000010000000100000
000000000000000000100111100101001010000000000000000000
001000000111110101000000000011011000000000000000000000
100000000000100111100000001101101000010110000000000000
010000000000000011100110110000011100000100000000100000
010000000000000000000110100000011100000000000000000000
000000000000011001100010111000001010000010000000000110
000000000000101011000011101101010000000000000000000000
000010100100001001100000010101100001000000100000100000
000000000010001101100010110000001010000000000000000000
000000000111000000000110001101100000000001000100100000
000001000000100000000000000101000000000000000000000000
000001000000100000000000001001001111000010000000000000
000000101000011111000000001101101111000000000010000000
110000000001010000000010000011000001000000000100000001
000001001101010000000000000000001101000000010000000000

.logic_tile 29 11
000000000000001011100010100000000000000000100100100000
000000000000000111100010010000001001000000000000000000
001000000000001111000000001101111000000000010000000000
100000000000001111010000001101101111000010100000000000
110000000000001101110111000001001101000001010000000000
010000000000001001000000000011011100001001010000100000
001001000000010111100110111101011100000001000000000000
000000000000001111000110010101110000000000000001000000
000000000001001111000111110000000001000010000000100000
000000001000000101100111100001001101000000000000000000
000010100000101000000000011101101010000000000000000000
000101000000000101000011000001001010001000000000000000
000000000110000001100010110001001111100000000000000000
000000000000001101000110110111101111000000000000000000
000000000001010001100110111111011110100000000000000000
000000001000100000000110001111101100000000000000000001

.logic_tile 30 11
000001000000001111100000000001111111000100000100000000
000000100000000111000010010000111101000000000001000000
001000100000001000000010011001000000000011000010100001
110000000001010001000111011101000000000010000011100000
110000000000001000000111101111000000000000000000000000
010000000001010001000000000011000000000001000000000010
000000101100000111000000010111011010000100000000000000
000001000000000000100010000000000000000000000000000000
000000000110000000000110100000001100000000000100000000
000000000000100111000010000011010000000100000000000000
000000000000000001000000000001101110000010000010000010
000000001100001001000011000101000000000000000000100110
000000000011000011000000000001000001000000000010000000
000010100000101101100000000000001001000000010000000000
000000001010000000000000011101001000001000000100000000
000000001100000000000010100011110000000000000010000000

.logic_tile 31 11
000101000000001000000000000001111010101000010101000000
000010100000001111000011110011001011111100100001000000
001000000000000111100010100001011011010010100000000000
100000000000000000000100000000001010101001010010000000
010000000000000000000110100111000000000000000000000000
010000001010000000000000000000100000000001000010000000
000000001000101111100000001111011111000000100010000001
000000000001001111100000001111111110000000000000000000
000000100000001000000011000001101100000000000000000000
000001100000000001010000000000110000001000000000000000
001000000000100011100000001111101111000010000000000000
000000000001011001000000001111111100000000000000000000
000000000000000000000111010111100001000000010000000000
000000001100000000000111011111001100000000000000000000
110000100000000000000111011111101111000000100000000000
000000000000001011000011000011111111000000000000000000

.logic_tile 32 11
000010100000100000010000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000011000000000101000000000000000001000000
000010000000000000000000000000100000000001000000000000
000000000001010000000111100000011010000100000001000000
000000000000100000000110110000010000000000000010000000
000001000000100000000000000000000000000000000000000000
000110101100010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101011000000000010000001000000
000000000000000000000000001000000000000000000000000010
000000000110000000000000000001000000000010000000000000
000000000001010000000000000000000001000000100000100000
000000000000000000000000000000001111000000000000000000
000100000001000000000111100000000000000000000010000000
000000000000000000000100001101000000000010000000000000

.io_tile 33 11
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010100000000000000000010001000000000000000000100000000
110000000000000000000000001101000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000000100000
000000000000000000000011010000010000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000010
000000000000000000000000000000010000000000000000000000

.logic_tile 3 12
000000000000001101000010100011100001000000001000000000
000000000000001111000111110000001101000000000000000000
001000000000001101000010110001101001001100111100000001
100000000000000111000111110000001000110011000000000000
111000000000000000000000000001001000001100111100000001
100001000000000000000000000000001000110011000010000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000010000000000000000000011101000100100100000000
000000000000000111000000000000001101000000000000000010
000000000000000001100000010001001101110001100000000000
000000000000000000000010101001101110001101100000000000
000000000010000000000000000001011110101000010000000000
000000000000000000000000001001101100110100000010000000
010000000000101000000000001001100000000000000100000000
000000000000010001000000001001100000000011000000100000

.logic_tile 4 12
000000000000100000000000000011000000000000001000000000
000000000001010000000000000000101100000000000000000000
001000000000000111100011100111001001001100111100000001
100000000000000000000010000000001010110011000000000000
110000000000000000000000010001101000001100111100000100
100000000000000000000011110000101111110011000000000000
000000000000000000000010100000001000111100001000000000
000000000000001101000010110000000000111100000000000000
000000001110001000000110101011111001110000000000000000
000000000000000101000000001101001001001111110000000000
010000000000000001100000000000000001001100110100000000
110000000000000000000000000000001110110011000000100000
000000000000000101100010101001111101101000010000000000
000000000000000000000000001101001001110100000000000000
010010100000001000000000001000000000001100110100000000
000001000000000001000000001101001011110011000000000000

.logic_tile 5 12
000000000000001000000000001111111001101000010000000000
000000000000000011000000000001101011110000100000000000
001000000000000001000000001011101100101000010000000000
100000001100000101000000000001001010110000010000000000
110000000000000000000000001001101111110101000000000000
100010000000000101000000000101001101001010110000000000
000000000000100101000110101011011100100101100000000000
000000000000010000000000000001001010001100110000000000
010000000000001000000000000000000000000000100100000000
110000000000001011000000000000001000000000000000000000
000000000000001000000000000001000000000000000110000000
000000000000000001000010010000000000000001000000000000
000100000000001000000000001111111001110001100000000000
000000000000000101000000000001101011001110010000000000
000000000001010000000000011101111100101000010000000000
000000000000100000000011010001011110110000010001100000

.logic_tile 6 12
000000001100000000000000000000011100000100000100000000
000010100000000000000000000000010000000000000000000000
001001000000000000000000000111101111110101000000000000
100010000000000000000010111101001100000101110010000000
110000000000000000000000001000011011010000000100000000
100100001010000000000010101111011011010010100001000000
000000000000110000000111010111011111101000010000000000
000000000000110000000111011101001100111000000000000000
000100001000000000000000001101101110001101000100000000
000100000000000000000000001101110000000100000000100000
000000000000000001000111000000000001000000100100000000
000000000100000000100000000000001101000000000000000000
000000000000000111100010010000000000000000100001000010
000000000000000000100111010000001111000000000000000000
000000000000000001100011100000011000000100000000000000
000000000000000000000100000000010000000000000000000000

.logic_tile 7 12
000000000000100000000000010111100000000000000001000000
000000001101000000000010000000000000000001000000000000
001001000000000011000000000000000000000000000000000000
100010100000000000010000000000000000000000000000000000
010000000000000000000000000011000000000000000000000000
010010000000001111000000000000100000000001000000000000
000001000000000111000000001101101111101000000000100000
000010101011110000100010011011011011100000010000000000
000000000010000000010011100001100000000000000000000000
000010100000011111000000000000000000000001000000000100
000000000000100000010111100000000000000000000100000000
000000000001000000000000000101000000000010000000000001
000000000000000000000110100000000001000000100001000000
000000000010000000000100000000001111000000000000000000
000100000001010000000110100011000000000000000100000000
000000000000001001000100000000000000000001000010000000

.ramt_tile 8 12
000010000000011111000000001000000000000000
000000010001000111000011101001000000000000
001000000000000000000011111101000000000000
100000010000000001000011011001100000000000
010100000001000000000111101000000000000000
010001000000000000000100000101000000000000
110000000000000011100000000111100000000000
100000100000000000100000000001000000100000
000000000001010111000000010000000000000000
000000000000000000000011100111000000000000
000000000000000000000000001111100000000000
000000000000000000000000000111100000000000
000000000001000101000000010000000000000000
000000000000010000000010110001000000000000
010000000000001001000111000011000000000000
010000001100000011100100001111101100000001

.logic_tile 9 12
000001000000000000000000010001111100100000010000100000
000000001000000000000011010101101100010100000000000000
001101001110000000000111110001001011101000000000000100
100000100001000000000011000011101001100100000000000000
010000000000001111000011110101000000000000000100000000
110000000000001111100010010000000000000001000000000000
000000000000000111100110001111101011101000000000000000
000001000001000000100110011011101001011000000000000000
000000000000001101010111001111011011000101010000000000
000000000000001101100000001101111110011110100000000100
000000000000000101000010000001101011101000000000000000
000000000000000000100000001011101001100100000000000010
000000000010000000000000010000001010000100000000000000
000000000000000000000010000000010000000000000000100000
000000000000100111100010100000011010000100000000000000
000000000110110000000100000000000000000000000000000000

.logic_tile 10 12
000000000001000000000110100000000001000000100000000000
000000001000100000000111010000001010000000000000100000
001000100001011000000111100000000000000010000000000000
100001000000101011000100001101000000000000000000000000
110010000110000000000000001000000000000010000000000000
110011100000000000000010000001000000000000000000000000
000110100000000101000110100000000000000000100010000000
000101000001000000000100000000001110000000000000000000
000000000000000000010000000000000001000000100000000000
000000000010000000000000000000001011000000000000000001
000010000000000000010000001000000000000000000100000000
000001000000000000000000001001000000000010000000000100
000001000100000000000110100000000000000000100000000000
000000100000000001010100000000001001000000000000000000
110011100110000000000000000000000000000000000000000000
100000000000000000000000001001000000000010000000000010

.logic_tile 11 12
001000000001000101100000010011000000000000001000000000
000000001110000000000010100000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000100000000000000000000000000000000000001000000000
000001000001000000010000000000001100000000000000000000
000001000000000101110111000000000001000000001000000000
000010000000000000000100000000001100000000000000000000
000000100000011000000010100000000000000000001000000000
000001000010100101000000000000001000000000000000000000
001000000100100000000110100000000000000000001000000000
000000000000010000010000000000001001000000000000000000
000000000000010000000000000000000001000000001000000000
000010100000000000000010100000001101000000000000000000

.logic_tile 12 12
000000000000000001000000011111011000000101000100000000
000000000100000000100011001001100000001001000000000000
001001000000000111100000001000000000000010000000000000
100010000000001111000011111101000000000000000000000000
010000100001000000010000010011011000000101000110100000
010001000000000000000011011011000000000110000000000000
000000000000110001100000010000011010000010000000000000
000011100010110000000010000000000000000000000000000000
000001000000001001000000000000000000000010000000000000
000000000000000001000010100011000000000000000000000000
000000000000100000000000001111000001000001100100000000
000000000001000000000000001101101000000010100000000100
000000000000000101100111010001100001000001000100000000
000000000000000000000110000011001000000011100000100000
000100001001000000000000000101101110010000000000000000
000000000000100000000000000001001011000000000000100000

.logic_tile 13 12
001010000000000000000000000000001101000110100000000000
000000000000000011000011110001011001000100000000100000
001100000000100000000000011101011010000010000000000000
100000000001010000000011101101001010000000000000000000
010101100001010101000000000000000001000010000000100000
010010000000001101100000000000001010000000000000000000
000000000000000101000000000000001110000100000100000000
000000000001010000100010110000010000000000000000000100
000011000000000000000011100000000000000010000000000000
000001001010000000000100000101000000000000000000000000
000101000000000000000000000000011100000100000100000000
000110100111010101000000000000000000000000000000000100
000000000000010000000111000000011010000010000000000001
000000000000100000000100000000010000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000

.logic_tile 14 12
000000000000000000000111100111011110000111000000100000
000100001000010000000100001101110000000010000000000000
001010100000100000000000000101000001000011100000100000
100000000001010000000000001001101010000001000000000000
110010101111010000000010000000000000000000100100000100
010000000000100000000000000000001110000000000000000000
000110000001010111100000000000000000000010000000000000
000101000110000001100000000000001111000000000000000000
000000000110001101110000000111000000000010100010000000
000000001110000101000010010011001011000010010000000000
000001001100100011000000001000000000000010000000000000
000010000000000000000000000011000000000000000000000000
000010100000000001000000000011101100000110100000000000
000001000000001001000011000000001011000000010000100000
110100000001001000000000011101011010000010000000000000
100100001000100101000010100111100000001011000000000010

.logic_tile 15 12
000001000110000101000110100000001000001100111000000000
000010100000000000110000000000001100110011000000010000
000001001110000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000001000000000000000000001000001100111000100000
000100000000100000000000000000001101110011000000000000
001001000001011000000010100101101000001100111000000000
000000000001011111000100000000100000110011000001000000
000000001010000000000000010101101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000110000000000000000001000001100111000000000
000001000000110000000000000000001000110011000000000000
000000001001010000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000010000000000000000111100000000000000

.logic_tile 16 12
000010000000000000000111110011000000000000000110000000
000000000000000000000111110000100000000001000000000001
001000000000100000000110100101000000000010000000000000
100000000110010000000000000000100000000000000000000000
010001000000000000000011010000000000000010000000000000
010000100000000000000011000000001111000000000000000000
000000101100000000000110100101100000000010000000000000
000101000000000000000100000000100000000000000000000000
000100000000000000000111100011100000000010000000000000
000100000000000000000000000000000000000000000000000000
000010000010000101100110001000000001001100110000000000
000000000010000000100000001011001001110011000000100000
000000000000000000000111100000001010000100000100000000
000000000000000000000100000000010000000000000001000000
110001001100000000000000000000000000000010000000000000
100010000000000000000000001001000000000000000000000000

.logic_tile 17 12
000000100010000000000000001000000000000000000100000000
000001000000010101000010111111000000000010000000000000
001000000000100011100011100111101001101000010000000000
100010000001000000100100001101011010000100000000000000
110000100000001001100000010001100000000000000100000000
110100000000000111000010010000000000000001000000000000
000000000000010000000000011000000000000000000000000000
000000000000000001000010010111000000000010000000000000
000000100101010000000000000011111010000001000000000100
000010000000000000000000000001111010010111100000000000
000000000000000000000010001000000000000000000000000000
000000000001000000000000001001000000000010000000000010
000000000000000011100010000000001010000010000000000000
000100000001010000000000000000000000000000000001000000
000000001010000111000011000111000000000000000100000100
000000000000000101000000000000000000000001000000000000

.logic_tile 18 12
000000001110000000000000010011000000000000000000000000
000010100001000000000010100000000000000001000000000010
001000001010001111000000010001100000000000000100000000
100000001010000001000011110000100000000001000000000000
010001000000000000000011110000000000000000100000000000
110000001100001111000110010000001110000000000010000000
000000000000000000000110000101101101000001000000000000
000100001010000000000100000101101000010010100000000000
000000000000001101000000000101000000000000000000000000
000000000000100011000000000000100000000001000000000000
000100000000100000000011010000000001000000100100000000
000000000001010000000011100000001101000000000000000000
000001000110100011100000001000000000000000000000000001
000000000000010000000000001011000000000010000000000000
000000000001100000000000000001011001101001000000000000
000000000001010000000000000101101000110110010000000100

.logic_tile 19 12
000000000000100000000000010000000000000000100000000000
000011000001010000000010110000001011000000000000000000
001100000000000000000111100000000000000000100001000000
100000000000000000000000000000001111000000000000000000
110000100000001111000011000000011110000100000100000000
110001000100001111000000000000000000000000000000000100
000000000000000000000000001000000000000000000100000001
000010100000000000000000001001000000000010000000000000
000010100000100000000000000000000000000000100000000000
000011101111010000000000000000001011000000000000000000
000001000000100000000000000101001110100000010000000000
000010100001000000000010100101001110100000000000000000
000100100100000101100010001000000000000000000000000010
000100000100100001000010001011000000000010000000000000
000000000000000000000000000000001000000100000000000001
000010100000000001000000000000010000000000000000000100

.logic_tile 20 12
000000001011100000000000000000000000000000000000000000
000100000011110001000000000111000000000010000001000000
001010000000000000000000000001000000000000000000000000
100000001010000000000000000000000000000001000000000000
000000000000010000000000001101111110010110100010000000
000010100000000111000010100011011101111101110000000000
000000000010100111000000000000000000000000000101000101
000000001101011001000000000011000000000010000010000000
000100000111000111100010010101011111001000000000000000
000000000000000000000011000001001101000000000000000000
000100001101001000000000000101101110000111000000000000
000000100000001001000010001101011110000001000000000000
000010000000000101000110100011000000000000000100100000
000000100000001111000000000000100000000001000010000001
000001000000000000000000010000000000000000000000000000
000010100000010001000010100000000000000000000000000000

.logic_tile 21 12
001001000000100000000000001001100001000000010000000000
000000100000000000000000001111101010000010100000000000
001100000000000111000110000101011110000110000000000001
100010001110001111100011101101001010000001000000000000
110000000100001001000111010000001111010000000000100000
110000000000000001100010000000011100000000000000000000
000011100000000001100000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000010000000000000000000000000000001000000000000000000
000001000001010000000010100111001101000010000000000000
000000000001101000000010100111000000000000000000000000
000000000001010001000010000000001111000000010000000010
000000000000001001000111110111011101000110100000000000
000001000000000011000110101011011000000111110000000000
000110001111010001000011101101011000010110000000000000
000001000000000000000111110001111111000110000000000000

.logic_tile 22 12
000000000000000001100110110101101001101001010100000110
000000000000000101000110001001111100111001010011100011
001000100000000000000011101001000001000011100100000000
100000000000001001000010010011001110000010000000000000
000000000000001011100000001011111101000001010110000101
000000001100001011000010100001101010000010110000000101
000100100000101101100111000111101111001001000110000100
000000000001000001000110110101011100001011000010100101
000000001010001000000110010111101010111000100110000000
000000000000000001000011010101011101010100100000000000
000000100101011001100011100111001101000001000000000000
000010100000000101100100000111001001001001000000000100
000000101110101101100111001001001101000010000010000011
000000000001010011010111111001011011000000000000100010
000100000000001101100000001101101100000110100000000000
000100000000001111000000000101101111001111110001000000

.logic_tile 23 12
000000000110101000000110000101000000000000000000000000
000000100001010101000010010000101101000000010000000000
001100000000001000000000001011101010010111100000000000
100000000000101101000000001111011101001011100000000000
000100000000000000000110111000000001000000100000000000
000000001010000000000010101101001101000000000000000000
000000001000000001000111101001111101000000000000000000
000000001010001011000011111011011011000010000000000000
000000000100100111000010010000011100000100000000000000
000000000111010000100110001011011110000000000000000000
000000100110001000000110110001011010010000110000000000
000001000000101001000011111001111011010000100000000000
000000000001010101100010010111000000000000000100000000
000010100000000000100111010000100000000001000010000000
010010000000000000000000010001001111000001000000000000
110001000000000000000011010011011010000010100000000001

.logic_tile 24 12
000010100110000011100111100101011100110010110000000000
000000100000000000000110101101011100111001110000100000
001010100001001000000111110101101110000110100000000000
100001001110000011000110100001111110101001010000000001
000000000110011111000011110011011011101000000000000000
000000000000101101100110001011001001011000000000000000
000000000000001101100111000001101000110000110000000000
000000000000001111100111001101011111110000100000000001
000000000000101001000111001001101000000010000001000000
000000000001000111100110000111111110000011100000000000
000010000000000001000110011011101010000000000000000010
000000000000100000000011101101101101000110100000000000
000101000001110001000011110111100000000000000110000000
000010000100010111000111010000000000000001000000000000
000000001011011111000010001111111010000001000000000000
000000000001110011100000000011100000000000000000000000

.ramt_tile 25 12
000001000000010000000000000000000000000000
000010010001000000000011001001000000000000
001000000000000111000000001101100000000000
100000011100000001000011110001100000000000
110110100001111111100000001000000000000000
110001000001100011100000000101000000000000
110000000001000111100010000101000000000000
100000101101011011100000000101000000000000
000000000000000000000000011000000000000000
000001000100000000000011010011000000000000
000000000110000000000011101001100000000000
000000000000100011000100001011100000000010
000000000000001000000011101000000000000000
000000000000001011000000001111000000000000
010100000000000000000111000011000001000000
010100000000000000000000000111101010000001

.logic_tile 26 12
000000000000001111100110001000001100000000000000100000
000010101100001111000010001101010000000100000000000000
001100000000001101100000000101011101111000000000000000
100000000001001011100000000101001011010000000000000000
010000000001010011100011101001011100100000000001000000
110000000000101111000110100101111001101001010000000000
000001000001010111100111100111100000000001000000000000
000000001111000000000011000001001101000010100000000000
000010100000000101100111100011011001010111100000000000
000001101100000000110000000001101111000111010000100000
000000000000101001100010010000000001000000000110000000
000000000111011111010011101111001100000000100000000000
000000000000000001100000011011011111010100000000000000
000000001110000001000011100101001000111000000010000000
110000000000010011100010000111011100101100000000000000
000000000000101011100100001101011110111100000000000100

.logic_tile 27 12
000000001001110000000000000101111100000100000000000100
000000000001000000000011100000100000000000000000000000
001000000000000111100010001000001110000000000100000000
100000000010100000100100000111000000000100000000000000
110010100000000011100111101001101010000001000000000001
010001000000000101000100000011101001000110000000000000
000001001111000011100000011111000001000000000000000100
000010000000000000000011000111001000000000010000000000
000000000000110011000000010011111101000010000001000000
000000000000000000000011100111011010000000000000000000
000011100000000001100111101000000001000000000100000000
000010000000001001000000000011001011000000100001000000
000000000001010001100000000011100000000000000000000000
000000000000000000000000000000101010000001000010000000
110000001101010000000000001111001010000110100000000000
000000000000100001000000001001011100001111110000000010

.logic_tile 28 12
000010000001000011100011001011011010000010000000000000
000001000000110000100110100001011100000000000000000000
001010100000000000000000010000001110000000000100000000
100000000110000101000011010001000000000100000001000000
010000000000001001000111101111101001010111100001000000
110000000000010101000100001101111110000111010000000000
000101000001010011100010010001011100000010000000000000
000010000011100000000110100101101110000000000000000000
000000100000001001100000001000000001000000100000000000
000001000000001101100000001001001110000000000010000000
000100100000001111000010100111111000000000000100000000
000111101100000001010100000000010000001000000000000000
000000000000011001100000000001000001000000000000000000
000000100000100011000000000111001010000000100000100000
110000000100000001100000001101011011000001000001000000
000000000000000000000011111011011100000110000000000000

.logic_tile 29 12
000000000000000111110000001101000000000001000000000000
000010000000000000100000001111100000000000000000000101
001000000000001000000000010001111000000110100000000000
100001000000000111000011101111011000010110100000000000
110000000000000001100000011000000001000000000100000000
010000000000000001000011110111001000000000100010000000
000001000110000000000000000101011110000100000101000000
000000000000100000000010000000000000000000000010000000
000000101100000000010000010000000000000000100100100000
000000000000010000000011000101001110000000000001000000
000000001010000000010011100000000000000000000101000000
000010101000000000000100000001000000000010000000000000
000000001111100001000010011101011010010111100000000000
000000000000100000100111011111011111001011100001000000
000001000110000011100111001111111000001000000100000000
000010000000000000100000001011010000000000000000000100

.logic_tile 30 12
000010100010110000000110001011101100100000000100000000
000001000001011001000110001011101000000000000000000000
001000000000000000000110100101011111000010000000000000
100000000001000000000000000111001001000000000000000000
110000000110000111100000010000011100010000000100000000
010000000010000000100010000000001111000000000000000000
000000000000000000000000001001011100100000000100000001
000010100100000111000000000011011100000000000000000000
000100001101010001000000000011101101000000000100000000
000010000000000000000010010001001101100000000000000000
000100100000000001110010000111000000000000000000000001
000001000000010000000011100000001001000000010000000000
000000100000001111000110101000001010000010000000000010
000000000010000001000000000111010000000000000011100100
110000000000110101100000001001001000000000000100000000
000000000000000000000000000101011100010000000000000000

.logic_tile 31 12
001000000000010000000110000000000000000000000100000000
000000000000100000000010000011000000000010000000000000
001100000000001000000000000000000000000000100100000000
100010100000000001000000000000001101000000000000000000
010000000100001001100111100101011011000100000000000000
110000000000000001000000000101011000000000000000000000
000001000000100111000000011111000001000000000010000000
000000100000000000000010001111101100000001000000000100
001000000000001000000011000000001110000100000100000000
000000001110000111000010000000000000000000000000000000
000011101100000011100000000011011110001000000100000000
000001000000000000100000001001100000000000000000000000
000000000000100000000111000000000001000000100100000000
000000000000010101000100000000001010000000000000000000
000000000111010111000000001001001111000001000000000000
000001001000000000000011001111111100000000000000000000

.logic_tile 32 12
000000000001000000000110000000011000000100000000000000
000100001001000000000011110000010000000000000000100000
001001001110000000000011000000001100000100000010000000
100000100000000000000000000000000000000000000000000000
010000000001000111000010110000000000000000100000000000
010000000000100000000110100000001110000000000000000000
000000001100000000000010100000011010000100000100000000
000010000000000000000100000000010000000000000000000000
000000001111000000000000000000000000000000000100000000
000000000000100111000000001101000000000010000000000000
000000000100001001100000000011100000000000000100000000
000100000000100001000011110000100000000001000000000000
000000000000000111100000001011101001100000000000000000
000000100000000000000000001111011100000000000000000000
000000000110000000000111010101000001000000010000000000
000000000000010000000110001101001111000000000000100000

.io_tile 33 12
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001111000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000011100001000000001000000000
000000000000000000000011100000101010000000000000000000
001000000000000000000000000111101001001100111100000001
100000000000000000000000000000001111110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000001101110011000010000000
000000000000001111100000000000001000111100001000000000
000000000000000001100000000000000000111100000000000001
000000000000000000000110110111001100101001010000000000
000000000000000000000010100111011001110000000000000000
000000000000000111000110100000000001000000100000000010
000000000000000000100000000000001100000000000000000000
000000000000001001100000000011001110110101000000000000
000000000000000101000000000111101001001010110000000000
010000000000000101100000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000101100000000000000100000000
000000000000000111000000000000000000000001000000000000
001000000000000001000010111011111010001000000100000000
100000000000001111000010001101000000001101000010000000
110100000000000000000000011001101010110101000000000000
100000001110001011000010100001011000001010110000000000
000000000000000001000000010000000001000000100000000000
000000000000000011000011100000001000000000000000000000
010000100000000000010000000101011011010000000100000000
110000000000000000000000000000011010100001010000000000
000000000000001000000000001001101111101001010000000000
000000000000000001000000001001111000110000000000000000
000000000000000000000010000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000001111011001110101000000000000
000000000000000000000000001001111000001010110000000000

.logic_tile 4 13
000000000000000101000110110011000001000000001000000000
000000000000100000000011110000001010000000000000000000
001000000000000000000010100111101001001100111100000001
100001000000000000000100000000101001110011000000000000
110100000000000000000110100011001000001100111100000100
100000000000000000000000000000101001110011000010000000
000000000000000111000000000000001000111100001000000000
000000000001010000000000000000000000111100000000000010
000000000000000101100111001001001000110000000000000000
000000000000000000000100000111011111001111110000000000
000000000000000000000000000111101110101001010000000000
000000000000000001000000000001011001110000000000100000
000000000000000000000010100111111111101000010000000000
000000000000000000000000001101101100111000000000000000
010010100000000101100110110000011010000100100100000000
000001000000001111000010100000001100000000000000000010

.logic_tile 5 13
000000000000000000000000000000000001000000100100000000
000000100000001101000000000000001001000000000000000000
001010100000010000000010011001011011110101000000000000
100001000110000000000011010101011001001010110000000000
110000000000000000000000001111001111101000010000000000
100000000000001101000000001011011100111000000000000010
000000000000001000000110100011111100110001100000000000
000000000000000001000000001111011110001110010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000011000000100000100000000
000000000000110001000010100000010000000000000000000000
010000000000001000010000011000000000000000000110000000
110010000000000001000010011001000000000010000000000000
000000001000000000000000001101111100101001010000000000
000000000000000000000000000101101010110000000000000000

.logic_tile 6 13
000000000000000000000010000000000000000000000000000000
000000000001010000000111101011000000000010000000000000
001000000000001000000111000000001000000100000100000000
100000000000001011000010110000010000000000000000000000
110000000000000000000011100001111100010100000100000000
100000001100000000000100000000111011100000010001000000
000001000001101000000000000000000000000000000000000000
000000000001110001000000000000000000000000000000000000
000000000000100000000000000111011001000000100100000000
000001000000010000000010000000111001101000010000100000
000001000000000000000110000111011001110001100000000000
000010000000000000000000001001001110001101100001000000
000000000000000001100000010001011111101000010000000000
000000001010000000000011100111101000110100000000000000
000000000000000011100000001111100001000001110100000000
000000000000001111000000001001001010000000010000000100

.logic_tile 7 13
000000000001011111100000001111011110111000000000000000
000000000001001111000000000011001000110101010010000000
001100000001001111000111000000000000000000000000000000
100000000000101101100111110000000000000000000000000000
110000000001010001000000001000000000000000000100000000
010000101000000000000000000111000000000010000000000000
000001000001010000000000001101000001000001010010000000
000010000000100000000000000001001001000010000001000000
000000000000000000000000000000000000000000100000000000
000001000000000000000011100000001111000000000000000010
000000000001010000000000000000011000000000000000000000
000000001010100001000000000001010000000100000010000000
000000000000000000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110100001100000001000000000000011000000100000000000000
100000000000001001100000000000000000000000000000000000

.ramb_tile 8 13
000010000000100000000000001000000000000000
000011010001000000000000000101000000000000
001000000110100000000110111011100000000000
100000001001010001000111001001000000000000
110000000000000001000011011000000000000000
010000001000000000100011111001000000000000
110000000000000111100000001111000000000000
100000000000001111100000000101100000000001
000110100000000101100000010000000000000000
000001000000000000100011011101000000000000
000000000000000000000000000111100000000000
000000000000001111000000001101000000000000
000000000001110000000010001000000000000000
000000000011000000000000001111000000000000
010001000110001011100111000101000001000000
010000100000000011100100000011001110000000

.logic_tile 9 13
001010001100000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000001011000000000001000000000000000000000000000
100100000001101111000000000101000000000010000000000000
110110000001010000000010100111111101101100000000000001
110100000000100000000000001101101110111100000000000000
000100000000010101100000000000000000000000000000000000
000000000000100011100000001111000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000011010000100000000000010
000000100000000000100000000000000000000000000000000000
000010000000010000000011110000000001000000100100000100
000001100100000000000011100000001000000000000000000000
110000001110100101100000010000000000000000000000000000
100000000001000000100010111001000000000010000000000000

.logic_tile 10 13
000100000000100000000011100001001011000100000010000000
000000001000010000000000000111101000010100100000000000
001000000000001111000000010000000001000010000000000000
100000000110101011100011010000001000000000000000000010
110001000010001000000000000000000000000000000000000000
110010100000001101000000001011000000000010000000100000
000000001110000101100000000000000000000000000000000010
000010000001010000110000001011000000000010000000000000
000000000000000011000011101000000000000000000000000000
000010100000000000100110100101000000000010000000000000
000011100000000000000000000000011110000100000100000100
000011100000000000000000000000010000000000000000000000
000001000010110011100111000011000000000000000000000000
000010100000010000000000000000000000000001000000000000
000000001010000000010110100001100000000000000100000010
000000000000000000000100000000100000000001000000000000

.logic_tile 11 13
000010100000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000010100000000000000000001000000000
000000001110000000000100000000001110000000000000000000
000001000011010000010000000000000001000000001000000000
000010100000000000000011000000001010000000000000000000
000100000111010101000000000000000000000000001000000000
000100000001100000100000000000001101000000000000000000
000000000000001000000110100001100000000000001000000000
000000000000000011000000000000100000000000000000000000
000010100101100000000000000000000001000000001000000000
000000101110000000000000000000001110000000000000000000
000000000001000000000000010000000000000000001000000000
000000000000000001000010100000001100000000000000000000
000101000000001000000000000000000000000000001000000000
000110100001001011000000000000001011000000000000000000

.logic_tile 12 13
000000000000000000000010100111100000000010000000100000
000000000000101101000100000000100000000000000000000000
001000000001000000000000001011101111000100000000000000
100000000000000000000000001111011101000000000000000001
010101000000000000000111100000000001000010000000000000
110000000000010101000000000000001110000000000000000000
000001001000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000011110000100000100000000
000001000000000000010000000000000000000000000000000000
000110001100001000000111000000011110000010000000000000
000101000000000101000000001001011010000000000000100000
000000001011000000010010100000001000000010000000000000
000000000001100000000000000000010000000000000000000000
000001000010000101000110100000011110000010000000000000
000010000000001001000010100000010000000000000000000000

.logic_tile 13 13
000001000000000000000000001011011100000001000100000000
000010000000010000000000000011110000000111000000000000
001000000000010000000110000011011000000001000100100000
100000001000001111010000000111000000000111000000000000
010001000100000000000111010101011000000100000100100000
110000100000000000000011110011110000001110000001000000
000111100000011111100011101000000000000010000001000000
000010100000100111100010110101000000000000000000000000
000000100001011001000011111000001100000100000100000000
000000000000100111000111110111011111000110100001000000
000010000000101000000010001011001100000001000100000000
000001101100010001000000001111010000000111000000000000
000000000100001000000010000101101101000100000100000000
000000000000000001000100000000111010001001010000000000
000000000001000001100000010000011010010100100100000000
000000000000100000000010000011011101000100000000000000

.logic_tile 14 13
000000000001110000000111110000001010000100000101000000
000000000001110000010111100000000000000000000000000000
001010000000001001100000000000000000000000100000000000
100010100000001101100011010000001010000000000000000000
010100000001000000000000000000000001000000100100000000
010001001100101111000000000000001010000000000000000100
000000100000000111100000000000011001000110100000100000
000000000000000000000011011011011000000100000000000000
000100001010000111110111000000000001000000100000000000
000100100110000000000100000000001000000000000000000000
000000101110110000000000001000011110000110000000000000
000001000000110000000000001101001100000010100000000010
000010001000000000000000000000001000000100000100000000
000000000101010000000000000000010000000000000010000000
000000000000000011100000000000000001000000100000000000
000000000000000011000000000000001110000000000000000010

.logic_tile 15 13
000010000000100011100000000001000000000010000000000000
000001000001010000100011100000000000000000000010000000
001000001000000000000111010101000000000010000000000000
100000000000000000000011000000100000000000000000000000
110000000001000000000011110111011111101000000100000101
110000001100000000000011111001101001101001000001000000
000100100000000011100000000000000000000010000000000000
000001000001010000000000000000001101000000000000000010
000100000001000111000010000011101100000010000000000000
000100000000000000000110001011000000000111000000000010
000101001100000001010000000001011000001001000000000110
000110100001000000000000001101110000000100000000000100
000000001100000000000011110011000000000010000000000000
000000000000000000000111010000000000000000000000100000
010000000000010000000000001000000000000010000000000000
110000000001101001000000001001000000000000000000000000

.logic_tile 16 13
000010000110000111000111000000000000000010000000000000
000000000000001101100111100101000000000000000000000000
001000000000001011000111000001100001000010110000000000
100000000001000001000111101111001101000000100000000100
010000000011000111100010100001001111110001010000000000
110100000000100000100100000011011001110001100000000000
000000001100010000000000000000000000000000000000000000
000000000000101001000000000111000000000010000000000000
000101000000001000000000010101111100101101010000000000
000000000000000101010010000001001111100100010000000000
000100001100100001000110111001011110001001000001000000
000010000001000000000010000001110000000100000000100100
000100000000000111100110101000000000000010000100000000
000000000001010111000111111011000000000000000001000100
110001000000000000000010001011001110101011010000000001
100000100010000000000000001001101001000001000000000000

.logic_tile 17 13
000100100001010000000110000001100000000000000000000000
000110000000101001000010110000000000000001000000000000
001110100001001001100000011111111101101000000000000010
100001000000001111100011110011111111110110110000000000
110000000000010111000110010101100000000000000100000000
110000000110000011100111100000000000000001000000000000
000010100000001001010000000000011000000100000100000000
000001000001001011100000000000010000000000000000000000
000000000000000000000000000101001010101110000000000000
000000001010000000000000000001101011101000000000000000
000011001010000001000000000101001001101001000000000000
000001000001010000100011111101011100110110010000000000
000000001010010000010010000000000001000000100100000000
000000000000010000000100000000001010000000000000000000
000000000000000001110111110111111001010111100000000000
000000001000000000010010001001001100010001100000000000

.logic_tile 18 13
000000000000010001000111000011100000000000000000000000
000000000001100000100100000000000000000001000001000000
001000000000000000000000000000011110000100000000000010
100010000110000000000000000000010000000000000000000000
111000000000000000000000000000001100000100000000000000
110010000100000000000000000000010000000000000000000000
001001000010100000000000000000000000000000100000000000
000010000001010000000000000000001110000000000000000000
000010101011010000000010100001001000001001000000000000
000000100110100000000100000111010000001101000000000000
001000000001010101000110000000011110000100000000100000
000000000000010000000000000000000000000000000000000000
000100000000001001000110000000011110000100000000000100
000000000000001001100100000000010000000000000000000000
110001000000000011100011111000000000000010000100000000
100010100000000000100111001011000000000000000001100010

.logic_tile 19 13
000110100000001000000110010101000000000000000100000000
000100000001000001010010100000100000000001000000000000
001000001010000001100111100111101010010000100001000000
100000000110000101000000000000111010100000000000000000
010000100000001000000010000011011000101001110001000000
010001000010000011000010011011111000101000100000000000
000001101011001111100010000001111011101110000000000000
000010000001101111100000000111001010101101010000000000
000100000110000000000011101000000000000000000100000000
000000000110000000000010001011000000000010000001000000
000101000000100001000000000101111001111111000000000000
000000000000000000000011001111001100101001000000000000
000000100001010000000000011001101001000000100000000000
000001000110100111000011000111011011010000110010000000
000001000000000001000010010000000001000000100000000000
000000101110000000000011110000001111000000000000000001

.logic_tile 20 13
000100001100000001100010100001000000000000000010000000
000000100000000111000000000000100000000001000000000001
001000100000000001100110001111011101110110100000000000
100000001110000000000000000101001110110100010000000000
110000001010000001000111110000000000000000100100000000
110000001100000000100011110000001011000000000001000000
000010100000001111000111001101111010000100000000000100
000000000000000011000000001001011000101100000000000000
000111000000101000000000010000000000000010100000000010
000011000001011001000011011011001010000010000000000000
000100000100000000000000000000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000100000010011000111000111011001111001100000000000
000001000001000001100011110001101110110000100000000000
000000000000001111100000010011011101101110000000000000
000000100000001001100011101101001111101101010000000000

.logic_tile 21 13
000001000000000000000110101001011010000011000000000010
000010101010001101000110000101110000000010000000000000
001010000001010000000000000000000000000000000010000010
100000001110000000000000000011001110000000100001000001
110000100000000001100000010000011100000110000001000000
010100001100100000000010001001000000000100000000000000
000001000010000101000000010000011110000010000000000100
000000100111010000100010000000001100000000000000000000
000001000000000101100000000101000000000001000010000000
000000101100000000000011110101100000000011000000000000
000000000000010101000000000001000000000001000000100000
000000000000100000100000001101000000000011000000000000
000000000000001000000000000000000000000000000100000000
000001000000000001000000000101000000000010000000100100
110010000000000101100000000000000000000000000000000011
000001100000000000000000000011001110000010000010000000

.logic_tile 22 13
000100000000101000000011100011001000000000100000000000
000000000001000001000010100000111010000000000000000000
001000000000001111100010110001001001101001010100000000
100010100100000001000111100011011010111001010000000000
000000000000101001100011101011111000111101110110000101
000000001101011001010011101111011101111110100000000001
000000000110001001100110000000011110000100000010000000
000000001010001001000000000000001011000000000000000000
000001000010100111000110011111011111111111010000000000
000010000001010000100010001001001100111111000000000000
000100000000001101100000000101011010000100000100000000
000000001001010101000000000101101101010110100000000000
000100000100100000000000010111111000001101000000000000
000011100001001101000011001001101011001100000000000000
001001000001001101000110100101111001101001000100100010
000010100000000011100011011111101100011101000001000000

.logic_tile 23 13
000001001110100000000010000101011000000000000001000000
000000000000000000000000000111110000000001000000000000
001000000100000011000111100111001010000010000000000100
100100000000000000000011100000000000000000000000000000
010000100110100101100111110000001110000010000000000000
110000000000000000000110000011010000000000000000000100
000000101000000101100000010101101101000000000000000010
000011000000000000100011101011001101001001010000000000
000001000000101011100011000101111001111110110000000000
000010000001001001100000000101101100111111110000000000
000001000000110000000011010001101111000001000000000000
000010001011011111000011110011101111000000000000000000
000001000000010001100000011000000000000000000100000000
000010000000000000100010011011000000000010000001000000
000000000000000000000111011101011110100000000000000000
000000001000000000000111100001011001000000000000000000

.logic_tile 24 13
000100000000001000000111010000011110010000000000000001
000000000110000101000010111111011000000000000000000000
001000000000100011100011110001011010010000100010000000
100000000010110111000011010011101110110000100000000000
110000000000001001000111100001111011001000000000000000
010000000000000011000111001101001000010110100010000000
000000000000000011100000011111011111010111100000000000
000000000000000001100011111011101110001011100000000001
000010100000000001000000000011101001000100000000000000
000001000000000000100010111111011111001100000000100000
000000000000011001000011100011111110000110100000000000
000000001000101011100110000111001111001111110000000001
000001000000001000000111110001101011010000100001000000
000010000000000111000011100101101001110000100000000000
110000100001001111000110111011100000000011010100000000
000000000000100011010111111101101011000011110000000001

.ramb_tile 25 13
000000100001000000000000000000000000000000
000001010000000000000011010011000000000000
001000000000000000000000001001100000100000
100000000000000001000011000101100000000000
010100000000000000000011000000000000000000
110100000010000111000111001001000000000000
110001000110101011100010001111000000000000
100010000000010111000100000011000000000001
000100000000000000000000000000000000000000
000000000000001111000000001111000000000000
000000000010000111000000000101100000000000
000000000111000000100000000101100000000010
000000000000000001000011001000000000000000
000000000000000000000000001111000000000000
010000000001000000000011000101100001000000
010000000000000011000000001101001110000001

.logic_tile 26 13
000010100000101000000011100000000001000000000000000000
000100000000001011000000001111001000000000100010000000
001001001000001111000011111000000000000000000000000000
100010000000000001100011010001001101000000100000000100
110000001011000000000000000101111001111111110000000000
010000000001000000000000000001111000111101110000000000
000101001010001011100111110001000001000000000000000001
000100000000000011000011100000001000000001000000100100
000000000000000001100110111000001100000100000000100000
000010000000000000000110001101000000000000000000000000
000010100000000000000000000000011000010000000000000000
000000000010001111000000000000011110000000000000100000
000000000000000111100111011001000000000000000000000100
000000000000000001000111110111100000000010000000000000
010000000000000011000000000011101111000011010100000000
110000000000100000000000001111001010000011111000000001

.logic_tile 27 13
000001000001001000000111000000011110000000000000000000
000010001011000001000100000011001010000110100000000000
001000000000001101100111100001000000000000010000000000
100000000010000101100111100101001110000001010000100000
000000000000001111100111001011011001110100010000000000
000100000000000111100000001001001111111110100010100000
000000000000001011100000001001111100011101000110000001
000000000000001101100011110101001001011110100000000011
000001000000000001000111110101101100010000100000000000
000010100001000011100111001011111011000000100000000100
000000000001010011100000001101101011000000000000000000
000000000000100001110000001001001111010000000001000000
000100000000101001000110111111111000001111000000100000
000010100000011101100111000101111010001111010000000000
000000000000000000000110000111001111010111100000000000
000000000001011111000110001111011100001011100000000000

.logic_tile 28 13
000001000000000000000010111011000000000001010000000100
000010000000000011000110010101101001000000100001000000
001000001000001000000110000000001011000100000001000000
100000000101000011000010011001011101000110000000000000
110000001110000101100110110101101010000000000100000000
110000000010000111100010000000100000001000000001000000
000000000000001011000000010001101101010111100001000000
000000001100000111000011001111011100001011100000000000
000000001000001000000110100001101010000010000000000000
000000000000001111000010010101111000000000000000000000
000000000000101111000010000000011101000010100000100000
000010100010010101100100000111001010000010000000000000
000000000000001000000111000011100000000001000000000000
000001000000000011000010000011000000000000000000000010
000000000000100000000000001001100000000001000100100000
000000000000010000000000001101100000000000000000000000

.logic_tile 29 13
000100001110000000000000000000000001000000000100000000
000000001110001101000000000111001000000000100000000001
001001000001101111100011111011101100000000000100000010
100010000001111011000011101001001010000100000000000000
010100000100000101000111100101101101100000000000000000
110000000010110111100100000101001110000000000001000001
000000000111101000000010000101100001000000000100000000
000010100000110101000100000000101101000000010000000000
000000000100001101100000011000011100010000000000000000
000000000000000011000010111111001111010000100000000000
000000000110000011100011100011011101000000010100000000
000000000001010011000100000101001001000000000000000000
000010100000001001000111110000011000010100100000000001
000000000000001111110011110000001000000000000000000000
110000000001010101110011100011011000000010100001000000
000010000001010000000000001111111110000010000000000000

.logic_tile 30 13
000000001100001101000110100101111000000010000001000010
000000000001010111000010100000000000000000000010000010
001010000000000101000000000111111110100000000000000000
100001000000000000110011111111101011000000000000000000
110000100000000101000010100011101100000000100010000000
010100000000000101100010110000101100000000000000000000
000100000000000111000010100000001010000010000010000010
000011100000000101100000000101010000000000000000000100
000001001011011101100000011011011001000010000000000000
000010100010100101000011011101001100000000000010000000
000000100110001001000110101001011000100000000000000000
000001001010000101100000000011011000000000000000000000
000010100010000000000010000000011110000010000101100000
000000000000000000000110001111000000000000000000100000
010100101000011001010110000101001001000010000000000000
110011100100100111110000001001011010000000000000000000

.logic_tile 31 13
001010000000010000000010100001100000000010000000000100
000001100000000000000010111111000000000000000000000000
001010101100000001100000000001011100000000000100000000
100000000000000000000011100000100000001000000000000000
010010001001010111100011101011101111000001000100000000
110000001110000000000000000011001001000000000000000000
000000000000100000000111000101000000000001000100000000
000000100001000000000011101111000000000000000000000000
000100100001000000000000001101101111000000000100000000
000001000100100000000000001011101110000000100000000000
000000001010001011000000010000011100010000000100000000
000000000000001011000011010000001001000000000000000100
001000100011111000000110001000000000000000000100000000
000011000000100011000011101101000000000010000000000000
000000001000000011000000001011111000000000000101000000
000000000000000000000000000011011110000000010000000000

.logic_tile 32 13
000000000000000111100000000000000000000000100100000000
000011000000010000100000000000001110000000000000000000
001000000001000000000110100111100000000000000000000000
100000000000101011000000000000000000000001000000000100
000000000100000000000110110101111011000100000000100000
000000000000000000000010100000101100000000000000000000
000000000000100000000000010000000000000000100101000000
000010100000011111000010100000001000000000000000000000
000100001110100000000000000000001010000100000000100000
000000001100000000000000000000010000000000000000000000
000101000000100000000011001000001010010100100100000000
000000100000000011000100001001011011010110100000000000
000000000000000101000000000011100000000000000010000000
000000000000000000100000000000100000000001000000000000
000001000010100111000110000001111111010100100100000000
000000000100010000010011000000011111001000000000000000

.io_tile 33 13
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000100000001
010010000000000000000100000011000000000010000000000100
000000000000000000000000000000001110000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100001000000
000000000000000001000011110000001011000000000000000000
000000000000000000000000000000001110000100000000100000
000000000000000000000000000000010000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000011000000000000000110000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000101100000000000000000000010
100000000000000000000000000000000000000001000000000000
110000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000100000001
000010001000000111000100000111000000000010000000000001
000000001110000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000001000111000000000000000000000100000000
000000000100000000000100000011000000000010000000100010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000100000000001111000011010000000000000000000110000000
000000000000000101000011001001000000000010000000000000
001000000000000000000000000001000000000000000000000000
100000000010000000000000000000000000000001000000000000
010000000001000000000111100111100000000000000000000100
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000000001000000100000000000
000000000000001001000000000000001100000000000010000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000001
000000000000000001010000000000000001000000100100000000
000000000000000000100000000000001010000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000010
100000000000001001000000001001000000000010000000000000

.logic_tile 4 14
000000000000000101000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101100000000000001010000100000010000000
100000000000000000100000000000010000000000000000000000
010000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000111000000001111011010111000010000000000
000100000000100000000000000001101000110000000000100000
000000100000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000001110000001000110000000011110000100000001000000
000000000000000000100100000000010000000000000000000000
110010000000000000000000001101101110110001100000000000
100101000000000000000011010001011000001101100000000000

.logic_tile 5 14
000000001010001000000000011101111100001001000110000000
000000000010001001000011100101110000001010000000000000
001010000000001000000011110011101001010000000100000000
100001001100001101000111100000111101101001000000100000
110000000000000111000010000011111100001001000100100000
100000000000000000000000000111010000001010000000000000
000000000001000001110110001011100001000000010100000000
000000000010000111000011101011001010000001110000000000
000001000000000000000000001011101110001000000100000000
000010000010000000000000001101110000001110000000100000
000000000000001111000010011000011001010100000100000000
000000001000000001000010001011011001010000100000100000
000000000000000001100000010011100000000001110100000000
000000000000000000000011100101101000000000100000100000
000000000000100000000000001101011000001101000100000000
000000000000000000000000001011100000001000000000100000

.logic_tile 6 14
000000000000000000000110100111100000000010000000000000
000000000000000000000010100000000000000000000000000010
001000000000000000000000000000001010000100000000000000
100000000000000000000000000000010000000000000000000000
110000100000000000000011110000000000000000100000000000
100000000010000000000110010000001001000000000000000000
000001000000000000000000000000000000000000100000000000
000010100000000000000000000000001001000000000000000000
000000000001010001000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000100
000000001000001000000000000000011100000100000100000000
000000000000000111000010000000010000000000000000100000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
110000000001010000000000000000000000000000000100000000
010000001110100001000000000011000000000010000000100000

.logic_tile 7 14
000000000000000001000000000000011011010000000101000000
000000000000001101100011100101001111010010100011000000
001010000101011000000111001111000000000001110110000000
100000101100100001010110110101101011000000010000000000
110000000000000001100000011000011011000000100100000000
100010100000000000000010000111001011010100100001000000
000000000000010001000110101000011011010000100110000000
000000001101100111000000000101001100010100000001000000
000100000000000000000000001000011010010000000100000000
000100000110000000000000001011001001010010100000000010
000000000001010001100000010000011001000100000110000000
000000000110100000000010000001001010010100100000000010
000001100001010000000111100001111010001001000100000000
000011000000100000000000000001100000001010000000000010
000001001010000111000010000001100000000000000000000010
000011000000000000100100000000100000000001000000000000

.ramt_tile 8 14
000010000000000111000000000000000000000000
000000010010000000000011100011000000000000
001000000000000000000111101101000000000000
100000010010000001000111111011000000000001
010001000001000001000110001000000000000000
110000100111000000100100001001000000000000
110010100000000000000000000111100000000000
100001000000000000000000001011100000001000
000000000000000000000011111000000000000000
000000000000000101000011000011000000000000
000100000000001000000110001001000000000000
000100000101001101000111111001100000000100
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
010000000001110000000010001011100000000000
010010101001010000000011011111101000000100

.logic_tile 9 14
000000000000000000000000010011000000000000000000000010
000000000001010000000011000000100000000001000000000000
001011000000001111000010110000001100000100000010000000
100011000000001001100010010000010000000000000000000000
110000000000001001000000000000000000000000000010000000
100000000000001111000000000101000000000010000000000000
000100000000001000000000000001101110000000100101000000
000100000011001101000000000000001010101000010001000000
000011000000000000000111000101111001101010000000000000
000010100110000000010111011001011110101001000001000000
000000001100000000000000001000000000000000000000000100
000000000000001011010000000001000000000010000000000000
000000000100100001000000000000001111000010000000000000
000000000000000000000010000000011001000000000010000011
000000000100100001000000000000011100000100000010000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
001100000000011000000000010000000001000000100010000000
100100000100000111000010100000001010000000000000000000
110010100000000000000000000000011100000010000000000000
010001000000000000010000000000000000000000000000000010
000000001010010000000011100000011100000010000000000000
000000000000100111000000000000000000000000000000000010
000000000110100000000000001111011101100000000000000000
000000000001000000000011101101111110000000000000000001
000011000001010101000110000001100000000010000000000000
000011000110000101000000000000000000000000000000000010
000100001100000000000000000111100000000000000000000000
000100000000000000000010100000000000000001000000000000
000010001010011001000000000001111101000010000000000000
000001000000101101000000000000001100000000000000000000

.logic_tile 11 14
000001000000000101000010100000001000111100001000000000
000010000000000000100100000000000000111100000000010010
001010100111010111100000000000000000000010000000100000
100001000001010000000000000001000000000000000000000000
110001000000000000000010001000001110010100000100000000
100000100000000000010000001101001110010000100000000000
001000101010010000000111010011111011000000100100000000
000001000000110000000110000000011110101000010000000010
000000000000000001000011101101101100001000000100000000
000000000000000000010100001101110000001101000000100000
000000000000101000000000000000000001000010000000000000
000000000001001101010000000000001000000000000000000000
000000000000001011100000000011000001000001010100000000
000000000001010111100000001101001011000010010000000000
000110001011000000000000000000000000000010000000000000
000100000000101101000000000000001001000000000000000000

.logic_tile 12 14
000000000000001000000000010011001100000100000100100000
000000000000000001000011001011010000001110000000000000
001101100000000000000000000011111001101001000010000000
100110101100000101000011110101101110110110010000000000
010000000000000000000010000111000000000000100100000000
110000000000100111000000001011101111000010110001000000
000000000000001000000000000001001111000000100100000000
000000000110000011000000000000101010001001010000000000
000100000000000011100010110000011100010000100110000000
000100000000000000110111101011001000000010100000000000
000001000001100011000010100000000001000010000000000000
000010001100000000000011100000001101000000000000100000
000000000000000111000110010000000001000010000000000000
000000000000100000000011010000001111000000000000100000
000000100000000000000110101111111000000001000100000000
000001000000000001000000000101110000001011000000100000

.logic_tile 13 14
000001000110001111100000011000000000000010000010000000
000010100000000111100010000101000000000000000000000000
001000000000010111100010101000000000000000000000000000
100010100000000000100100000101001100000000100000000000
110000000000010001100000000111111010000000100000000000
010100000110001001000010010111111100100000110000000000
000100000000001101000000011111111011000010000000000000
000000100001000111100011011001101000000000000000000000
000000001010000111000010110001001011000001110000000000
000000000000000001100010111001001101000011110000100000
000000000000000000000111000000011010010100100100000000
000001001001010000000110001011001111000100000000100000
000000001010010001000000001101011000000100000100000000
000000000000100000000010000111110000001110000000000000
000110100001000001000110001001001010011001010100000000
000000100000100000000010011011001111010110010000000000

.logic_tile 14 14
000000000001110101000000000001000000000000000000000000
000000000001010000100000000000000000000001000010000000
001000000001100001100000010011000000000000000000000000
100000000001110000100010000000100000000001000000000000
010000000000000111000011100000000000000000000100000001
110100000000000000100000000101000000000010000000000000
000111000000000000000000010111000000000000000000000010
000011000100010111000011110000100000000001000000000000
000000000000100000000010001111011011101001110000000100
000000000001000001000111001001101100101000100000000000
000000000000001000000000000000000001000000100000000000
000000000000000101000000000000001011000000000000000010
000100000110001000000011110000001100000100000100000000
000000000000000101000011110000010000000000000000000000
000011000000100000000000000011000001000010100010000000
000011000000000000000000000111001000000010010000000000

.logic_tile 15 14
000000000000000001000000001000000000001100110000000000
000001000000000000100000001111001010110011000000000000
001000000010100101000000000000000000000000100100000000
100000000000010000000000000000001100000000000010000000
110011101101100011100000000000011000000100000000000000
010010000001010000100000000000000000000000000001000000
000000000110110011100000000000001110000100000101000000
000000000000010000100000000000010000000000000000000000
000000000000001001100111000011000000000000000100000000
000000000000101101100111100000100000000001000000000000
000000000001000000000000000000011100000100000000000000
000010100001010000000011010000010000000000000000000000
000000000000000000000010000000000000000010000000000000
000000000000000000000000000000001100000000000000100000
000100100110000000000111000101100001000010100000000000
000100000000100000000100000001001000000001100001000000

.logic_tile 16 14
000100000000000000000000000000011010000100000100000000
000000000000100000000000000000010000000000000000000000
001101000000000101100000001000000000000000000001000000
100111000100000000100000000101000000000010000000000000
010001000010010000000010000011000000000000000100000000
110010100000000000000100000000000000000001000000000000
000001001010001000000000011000011100010000100000000000
000010101100001001000011010011001101010100100000000000
000110000000001011000011010001101111000010100000000000
000000000000000111000011110011001110001001000010000000
000100001010101011100000000000001100000100000100000000
000000001100000111010000000000010000000000000000000000
000000000001000000000000000001100000000000000000000000
000000000010100111000000000000000000000001000000000000
000000000000000001100011100111100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 17 14
000000000110000000000011100111111000010000000000000000
000000001110000000000000000000101111000000000000000010
001000000000000011100110110000000000000000000100000000
100000001000000000000011011011000000000010000000000000
110010001101010000000110000000001110000100000100000000
010001000000000000000100000000010000000000000000000000
000101001010000000000010001111000001000000000010000000
000010000001001001000000001111101000000000100001000001
000100000000000000000011011101101001000010000010100100
000100001100000000000010110011011001000000000000100101
000000000001110001010111110000011110000100000001000000
000000001100111001000011110000010000000000000000000000
000000000000000001100110011001111101101000010000100000
000000000000000000000111111011101011010101110000000000
001001000000100000010011011111001011111000110000000000
000000001111010000000110010011011101100100010000000000

.logic_tile 18 14
000000000000000000000000000101000000000000000100100000
000000000000000000000010010000000000000001000000000000
001000000010000011100000000111000000000000000100000000
100000000000000000100000000000100000000001000000000000
010001000001000101000010001101111011110010110000000000
010000101000000111100000000111101111100001110000000000
000100000000001000000000001011001110000110100000000000
000000000000001111000010000001101110000000010000000100
000000000011110000000000010101100000000000000000000000
000010100101011011000010100000000000000001000000000000
000001001000000001100011101000011111000100000000000000
000110000000000000000100000101001101000010000000000000
000000000000011001100011010101100000001100110000000100
000001000000000011000010001101001100110011000000000000
000000000000000111100011001000001010000000100000000000
000000100000010000100000000011001111000000000010000000

.logic_tile 19 14
000000000000100000000011100000000000000000000101000100
000000000000000000000011111001000000000010000001000010
001010000100000000000000000111000000000000000100000000
110001001100000000000000000000000000000001000000000011
010000001000100000000010100000011100000100000000000000
110000100111000000000110010000000000000000000000000000
000000000000001111100000000000000001000000100000000000
000000000000000111000000001001001111000000000000100000
000101000100100000000000000111100001000010000000000000
000010100100000000000000000000001111000000000000100000
000110100010100101000000000000011011010000000010000001
000001000001010000000000001101001010010000100010000100
000001000000010001000110000111100001000000000000000000
000000000000000000100000000000001111000000010000000001
000000001110101000000110100111000000000010000000000010
000000000011000101000010000000100000000000000000000000

.logic_tile 20 14
000000100000001000000110001011001001000011000000000000
000010000000001111000010111001111101000010000000000000
001000000001011000000000011000011000000010000000100000
100000000000100101000010011111010000000000000000000000
010000000000001001100011111101111011101001110000000000
110000000000000001000010000111101011000000010000000000
000110100000101011000110011001000000000000000000000000
000100000101000001100010000011000000000010000000000000
000001000000000000000110101101011011010110100100000100
000010000000000000000000001101001110011110100000000000
000010001011010111000000010101001001111100010011000000
000000000000100000000010000111011100010100100000000000
000000000010001000000000001111111010000100000000000000
000000000000001101010000001101101000000000000000000000
010010000000010011000000010001111000111001110100000000
110010101000000000100010101101011001111110110000000000

.logic_tile 21 14
000101101000000011000000001000011110000000000000000000
000011000000000000100011111111000000000100000000000000
001001000000000001100110000001001100010000000000000000
100010100100000000000100000001101100000000000000000001
110000101010000001000000010001101011010010100010000001
110001000000000000000010010000111100000000000001000000
000000000000100101100000001011101011110000010000000000
000000001111000000000000000011101111110000110000100000
000001000000011011100000001001100000000010000000000001
000010000000000111000000001011001010000001010000000000
000000000010001111000010011101100000000001000000000000
000000000000000011100010001011000000000000000000100010
000000000001011000000011100111000000000000000100000000
000000000001000001000100000000000000000001000000000000
110001000001011000000111110011001000001001000000000000
000000101100110001000110110001010000001000000000100000

.logic_tile 22 14
000010000000001011000111100000000000000000100000000010
000001001000000101000111110011001010000010100001100000
001011000000011001100111000011011001100001010010000000
100111101110100101000110110001111000010000000000000000
000100000000000111000111101101101100101111000100000000
000100000000001101100010100101011011011111100000000000
000100000000101111000010110101100000000010000000000000
000000000001001111100011010101101011000000000000000000
000000000000001101100110011101101110000001000000000000
000000100000001111000010000011101111000110000000000001
000000000000001000000000001001011110101111010100000000
000000001100001101000000000111101001011111110000000000
000000001010101101100111100001101101010110100000100000
000000000000010011100100000000101000100001010000000000
000011100111011101100000000001001111000000000000000000
000011100010001111100000000000001001000000010000000000

.logic_tile 23 14
000000000110001111100110001111001110001111010000000100
000000000000100011100010011111011001001111110011000010
001001000000000000000111011000000000000000000010000100
100010000100000000010110110111001101000010000001100100
000000000000000101000000000000001001010100100001000000
000000001000000000000010000000011010000000000000000000
000000100001010011100011101000011000000100000000000000
000000000000000000100100001001010000000110000000000000
001000000000000101100010000001000000000000000000000000
000000000000000000000000000000001010000000010010000000
000000000001000000000000000001001110110110110100000010
000000000000100000000000001011001011111110100000000000
000100000110000111000000010011000000000000000100000100
000100001000001111100010010000000000000001000000000000
000000100001001000000110000111111010000000000000100010
000000001010100001000100000000110000001000000010000001

.logic_tile 24 14
000000100000000000000110100000011000000000100010000111
000010100001010101000111000000001011000000000001000001
001000000111101011000111010001101100111111010000000100
100000000000011011000011100111111101111111000000000001
000000100000001000000111101101100000000000010001000010
000001000000000101000100001011101001000000000010100001
000100000100001101100010110101111010000000000000000011
000000001110000111100011010000100000001000000000000101
000000000000001000000010010001100001000000000000100000
000000000111010011000011110000101111000001000000000000
000010001110000000000000010011000001000010000110000000
000000000000100000010011111001001111000001010000000000
000000000000001000000111001101011010101000010000000000
000001001100000001000100000001001111111100110001000000
110110100000000000000110110001000000000000000101000000
000100000001000000000111100000000000000001000000000000

.ramt_tile 25 14
000011000000000000000011101000000000000000
000010110000100000000111111111000000000000
001000000000100000000111100111100000000000
100000011110010001000000001101000000000100
110000000000000000000111101000000000000000
110100000000000000000111011101000000000000
110001000000001111100011001101000000000000
100000101011110111000100001001100000000010
000000000001000000000011000000000000000000
000000000010000011000000000011000000000000
000100000000001000000000001101100000000000
000100001100101111000000000101000000010000
000000000000000000000010000000000000000000
000000001110000000000100001001000000000000
010000000001010011100110100011100000000000
010000001110100000000100001001001101000100

.logic_tile 26 14
000100000000000000000010101101100000000010000010000000
000100000000000000000000000101100000000000000010100001
001001001000000111100010111000000000000000100010000000
100011000000000000000011110001001001000000000011000010
010000000000000111100110111000001010000010000011000010
110001000000000000000110111001011010000000000000100001
000000000011111001100000010000011100001100110000000000
000001000000111101000010000000000000110011000001000000
000100000000000000000000001000011001010000000000000000
000000000001000001000000000011011101010100000000100000
000010100001000000000000011101101101001001010100000000
000001001100000111000011010101001000000101010001000000
000000000000001000000010000101111000001001010100000010
000000001100000111000000001111101100001001100000000000
110000000001001001000000000000011111000110000000000000
000000000000000111000000000111001110000100000000000100

.logic_tile 27 14
000100100110000011000111100000000001000000000001000011
000000000000000000000010001001001010000010000011100101
001010100000001001000111000011111111101111010101000000
100001000000001011100111100101001010111111010000000010
000001001110101001000011010011101100001001000000000010
000010101001011111100010111001000000001000000000000001
000010001011001011000010011001101010000111010000000000
000000000000000001000010000001101011010111100000000100
000000100000010101100010010000011101010000000000000000
000000000000100101000010100011011000000000000000000000
000100100000001001110110000000001100000000000000000000
000110000100001001000000001011010000000010000001000000
000000000000000001100000000001101001000100000000000000
000000000000000000000000001101111011000000000000000000
110100000000000101100000000111001011000111000000000000
000000100010000000000000000001011011000110000000000000

.logic_tile 28 14
000000000000000000000111001101011001100001010000000001
000010100010000000000100001101011000110111110000000000
001010001000000111000011100001101010000000000010100000
100000000000001111100110010000111101101000010000000010
000000000000001001100110000000001110010000000000000000
000000001100001111000010010000011010000000000000000000
000010100000100001000011000011001100000000000100000000
000010000000110000100011100000010000001000000000000000
000000000000000000000110011001100000000001000000000000
000000000000000001000110000101000000000000000000100000
000001000000001000000000000101000000000000000000000000
000000000000001101000000000000001111000001000000000000
000011101110000011100110010101011011010111100000000100
000010100001010000000110110111111100001011100000000000
110101100000000000000000000111001010001001010000000000
000100000001010000000000001001101111000100000000000001

.logic_tile 29 14
000001000001011101000111100001001101010000000000000000
000000001000100101000100001101101001000000000001000000
001000000010101101000000010101111110000010000000000000
100000000011011111000011110111011000000000000000000000
000001000010010111000111001001001110001101000100000000
000110000100000000100000001111000000001111000000000000
000010101000000101000111001101001111000010000000000000
000011100000000000000000000001001110000000000010000000
000000000000000001000000000000000000000000100100100001
000000000000000000000000000000001000000000000010000000
000100000000000001000000001000011010000110000011100100
000000000000000000000010000011010000000100000001000000
000000100100001011000000011111000001000011100000100110
000011100100000101100011011011101000000001000000000001
000010100000001000000110100001100000000000000011100011
000001000000010101000000001111000000000001000001100010

.logic_tile 30 14
000000001110000000000010100011011111000000000100000000
000000000000000000010100001101101011000000100000000100
001010000100001000000000000101000000000001000101000000
100000000010000001000011100011100000000000000000000000
110000000000001000000010001101000001000000000000000000
010000000000101001000000000001001100000001000000000000
000001001010001000000111110111000001000000000000000000
000100000001010111000110001001101011000001000000000010
000000100111100101000010001011011110000000010100000000
000001100001010000000010001101101011000000000000000000
000010000000000000000000000101111111000000000100000000
000010100000101001000000001011101110100000000000000000
000001001011000000000110110111000000000001000100000000
000000100000000000000010101101100000000000000000000000
110000000000000001000000001001111010000001000100000000
000010001100001101000000000101111101000000000000000000

.logic_tile 31 14
000010000011000111000111011111001111000000000010000000
000001001110000000100011100111011111000000010000000010
001000000000001000000011111101001000111000100000000000
100000000000000001000111001011111010111001110000000001
110000000000001101000011100001011001000010000000000000
010010100000001001100011100000011010000000000010000010
000010000000000011100011110001100001000010000011000010
000101000100101101100110000000001011000000000011100000
000010100010000000000000001001011011010000000100000000
000001000000000000000011111101001010000000000000000000
000010100000000000000011100000011001010110000010000000
000000000010000000000000000000011111000000000000100001
000010101001001000000000001001001001000000000100000000
000000000001110101000010000101011011000100000000000000
110011000010100001000110100101000000000000000000000101
000011001110010000010110000000001011000000010000000000

.logic_tile 32 14
000000000000010000000010100101011101000000000000000000
000000100000001111000110111101001011000000100000000000
001000000010000000000010100111000000000000000001000000
100000000001010000000011100000100000000001000000000000
010010001110000000000010100011001000000000000111000000
010000000000000101000000000000010000001000000001100000
000100001000000101000010111111101111000000010000000000
000000000001010000000011111001001011010000110000000100
000010000000000011100000000000000001000000100000100000
000010000110000000000000000000001010000000000000000000
001001001100000111100000000000000001000000100000000000
000010100001010000100000000000001111000000000001000000
000000000001000101100111101000000000000010100000000000
000010000000100000100000001001001000000000100000000000
110000000000000011000000000101011011000000000000000100
000100001000000000000011010101111100100000000000000000

.io_tile 33 14
000000000000100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000000011100000000000000001000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000001001111000010100000000000
000000000000000000000000000000011000100000010000000000
000100000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000011000001111100000101000100000000
000000000000100000000110001011110000001001000010000010
000100000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000100100000000
000000000000001111000000000000001000000000000000000100
001010000000010001100111101000000000000000000100000000
100001000000101111100100001001000000000010000001000000
110000000000101000000000000111001010000010000010000000
110000000001011001000000000111000000001011000000000000
000010000000001111000111101101111000000010000000000000
000001000110000111000000001001101111000000000000000000
000000000000000000000000001111000000000010110000000000
000000000000000000000011110101101101000011110000000010
000000000000000000000000000000011000000100000100000010
000000001100000000000000000000000000000000000000000000
000000000000001101000010010000011000000100000000000000
000000000000000011000111000000000000000000000000000000
110010100000000000000000000000000001000000100100000010
100000000100000000000000000000001010000000000000000000

.logic_tile 3 15
000001000000001000000000000111000000000000001000000000
000000100000011111000000000000100000000000000000001000
000000000000000001000000000001000001000000001000000000
000000000000010000000011110000001000000000000000000000
000000000000000000000000000001101000001100111000000000
000000001010100000000000000000001101110011000000000000
000000000001010000000000000011101001001100111000000000
000000100000100000000000000000101000110011000000000000
110000000000000000000000000001101000001100111000000000
100000000000001001000011110000001100110011000000000001
000000000000000000000000010111101001001100111000000000
000000000000000000000010100000101000110011000000000001
000000000000000011100000010001101001001100111000000000
000000000000000000000011010000001001110011000010000000
000000000000000000000111000111001001001100111000000010
000000000000000000000000000000001000110011000000000000

.logic_tile 4 15
000000000000000101000110101111011010000100000100000000
000000000000000000100000001111110000001110000010000000
001010000000110101000010100101111110000100000100000000
100001000001110101000100000000011011001001010010000000
000000000000000001000110000111111111000000100100000001
000000001010000000100010110000101111001001010001000000
000000100000000111100111100101101010000010000000000000
000001000000000000000010001001100000001011000000000000
000000000000100000000010101001100001000000100110000000
000000001010010000000000001111101000000010110000000000
000000000000000011100000000000011111010100100110000000
000000001100000000100000000001011000000000100000000000
000000000000000001100000010000001101010100100110000000
000000000000000000100011001101011111000100000000000000
110000000000001000000010001111101110000100000100000100
100000001000001111000110000011100000001101000000000000

.logic_tile 5 15
000000001010000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100011000000000000011100000110100000000000
000000000000000000000010111111001101000000100000000000
000000000000000000000111001000000000000000000001000000
000000000000000000000100000101000000000010000000000000
000001000000101000000000000000000000000000000001000000
000010100000010111000000000111000000000010000000000000
000100000000001000000000000001000000000000000000000000
000100000000100111000010000000000000000001000010000000
111010100000000000000000001000001011000000100110000000
100001000100000000000010001101011111000110100000000100

.logic_tile 6 15
000000000100000000000000001000001101010000000100000100
000000000000000111000000001011001010010010100000000000
001000000000001000000000000000011111010000100100000001
100000000000000001000000000011011100010100000000000000
110100000000000000000000000011001101000000100100100000
100000000000100000000000000000101000101000010000000000
000010100000000001000111101000000000000000000000000100
000001101100000011000100000101000000000010000000000000
000000000001010001000111100011000001000000010100000000
000000000000000000000011010111001011000010110001000000
000110101010000101100000010000001100010000000100000000
000001000000000000000010000111011100010110000001100000
000000000000001001100000000111101100001001000100000000
000000000000000001000000000001000000000101000000100000
000000000000001000000010000111100000000000000001000000
000000000000000101000100000000100000000001000000000000

.logic_tile 7 15
000100000000000000000000010000001110010000100100100000
000000000000100000000010100101001001010100000000000000
001000000000000000000000000111001011010000000100000000
100000001010001001000000000000101111100001010000000000
110000000000000011100111000011101010010000000010000000
100100000000101111100000000000001101000000000000100001
000000000000000000000000000011000001000000000010000100
000010101110001111000000000101101100000010000000000100
000000100000000000000111100000011010010000100100000000
000000000000000000000111000101001110010100000000100000
000000000000100011110000000101011000001000000100000000
000000001001010000000000001111000000001110000000000010
000001000000000001100110010000001100010100000100000000
000000000000010001100110010101011011010000100000000000
000000000000100000000000001000001100000000000010000000
000000000000010000000010000011011010010000000000000100

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000010000000000000000000000000000000
000000101010000000000000000000000000000000
000010000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000010000000000000000000000
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000

.logic_tile 9 15
000010000000000000000000000000000000000000100000000000
000000000000001001000000000000001100000000000000000000
001100000001011000000000010000000000000000000100000000
100100100000100011000010010011000000000010000001100000
110000001000000000000111000000000001000000100100000000
110000000000000000000000000000001001000000000000000100
000101001110100111000000010001000000000000000110000000
000100001110010000000010110000000000000001000001000000
000010000000011011100110101000011111000000000010000000
000001000000100011000100001011011000000010000000000000
000000000001100000000010001101101010111100010000000001
000000000000110000000011111011011101101000100000000000
000100000000100000000111101101111110000000000000000001
000010100011000000000000000111100000000100000010000100
110001000010101101100000000000000000000000000000000000
100000100000000001000010010000000000000000000000000000

.logic_tile 10 15
000000001000000111000011100001000001000001010100000000
000000000000000000000010111001101000000010010000000000
001000000001001000000110001000000000000000000000000000
100000100000000011000000000011000000000010000000000010
110010100000000000000111100001111011010000000100000000
100001000000000000000110000000101000101001000000000000
000110001010001001000000010011011000001001000100000000
000101000101000111100011000111000000000101000000000000
000000000000001000000000001101101110001101000100000000
000000000110000001000000000001110000001000000000000000
000000000001010111000000010101100000000000000000000000
000000000000000000110010000000000000000001000000000000
000110000001000000000110011001000000000001110100000000
000100000000001111000010000001001111000000010000000000
000000000000000000010000000011101010001000000100000000
000000000000000000000000001101110000001101000000000000

.logic_tile 11 15
000000000000000001000000010000001010000010000000100000
000000000000000111100011110000000000000000000000000000
001000000000010000000000000111111100000100000100000000
100000000100010000000000000000011000001001010000000000
010000001100001111000000011101101010000010000000000000
010000000001010111100010011111001110000000000000000000
000110000010101000000111100101011111010100100100000000
000100000001001001000000000000011111001000000000000010
000000000001000000000000000111100001000001000110000000
000000000000000001000000000111101011000011100000000000
000101001100000000010000010001011100010100100100000000
000100100001010000000011000000011011000000010000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000001111000000000000000000100000
000100100000000001100110010011000001000001100100000000
000101001010000000000011000101001111000010100000000000

.logic_tile 12 15
000001000000000000000000001101001100001011000100000100
000010000000010000000000000101000000000011000000000110
001100000000001000000111101111111000010110110000000000
100110101001011101000000001001101010101010110000000000
010000000000100111000111100000011110000010000000100000
110000000001011001000000000000000000000000000000000000
000000000110100001000000000000001100000010000000100000
000000000001010000000000000000010000000000000000000000
000100000000000101100110110000001010010110100100000010
000100000000100000000010100111001010010000000001000000
000000000000100000000000010000011100000010000000000000
000000000001000000000010100000010000000000000000100000
000001000001010001100000000011000000000010000000000000
000000000000000000000000000000100000000000000000100000
001001001000001000000010000011011101000010000000000000
000000000110000101000100001011111110000000000010000000

.logic_tile 13 15
000000000000100000000000000101011011010000100100000000
000001000000000000000000000000001000000001010001000000
001010100110000011000111001101111111010010100000000000
100000001010001011100111100001101101111011110000000000
110000000001000111100000010111101011000100000100000000
010000001100100001000010000000001001001001010000000000
000010100000000000000110100111101111010100100100000000
000000000010001111000100000000111111000000010000000000
000000000000000000000110000111001100000100000100000000
000000000000000000000010001111110000001110000000000000
000000001010111000000111010011111100010100100100000000
000000100000111001000010100000101010001000000000000000
000000000110000000000111100101001110010000100100000000
000000100000000101000010010000001010000001010000000000
000010100111001001000010010111000001000001000100000000
000001000000100001100010001101101001000011100000000000

.logic_tile 14 15
000100001000000001000010000101011110000111000000000000
000000000110000011000011111011000000000010000001000000
001000100000100001100000000001001100000110000100000100
100001100001000000000000000000001111101001000000100010
010000000000000011100010000011101100010111110000000000
010000000010000111000110001101101000100010110000000000
000000000000011001100010000111100000000010100000000000
000010100001100111100000000001001011000010010000000000
000010000000000111100000010000000001000000100101000100
000000000000001111110011110000001111000000000010000000
000000000011110000000111001001011010001111110000000000
000010101111100000000000000101011001001001110000000000
000000000001000000000000011101000001000011100000000000
000000000000000000000010001101101010000001000000000000
000000000000000001000010000001001011000110000110000000
000000001110000001000100000000001000101001000000000010

.logic_tile 15 15
000010100000000011100000000111001011010110000000000001
000000000000000000100000000000011111000001000000000000
001001000110011000000000000111000000000000000100000000
100110100001011011000000000000000000000001000000000000
010000000000000000000010011000000000000000000000000000
110000001110000000000111000001000000000010000000000000
000010000000000011000000010000011010000100000110000000
000001000000001111000011100000000000000000000000000000
000000000000100000000000000101111010000000000010000010
000010000110010000000000000000100000001000000000000110
000000000010011000000010000000001110000110000000000000
000000000000000011000110001101011111000010100010000000
000000000000001001100110100111101011000110100010000000
000000000010001111100111110000011100001000000000000000
000000000000000000000010001011100000000000000000000000
000000000110010111000100001011101000000000010000100000

.logic_tile 16 15
000000000000001011100010110000011000000100000100000000
000000000001000111000111010000010000000000000000000010
001000001010000000000111000001001001010000000000000100
100000000000000000000010010000011011101001000000000000
110010101100000101100010000011011101000110000010000000
110001000000101101000110101101111001001110000000000000
000000000010001111000110000101101010101000010000000000
000000000000000011000110101101101100101110010001000000
000000000000000111100010100001011011000000000010100000
000000000010000000000100000000101010100000000001000000
000010100000000000000010000101100001000000010000100000
000001000000000000000100000101001010000000000010000101
000000000000000000000011000001000000000000000100000000
000100000000000000000100000000000000000001000000000000
000100001001010000000000001000011010000000000000000000
000000000001110000000000000101001001000000100010000110

.logic_tile 17 15
000100000000011111100110101011001111000111000000000000
000101000000010001100100001111111101000011000000000000
001000001110001001100000001101101010101001000000000000
100000000000001111000011100011001010110110010000000000
110000000000100011100110101001111111000010000001000000
110000000011000001000100001001001011000000000000000000
000000000000000101000110000001011001001110000100000000
000100001110001111100000001001011010000100000001100000
000000000000000000010111011101111110010110000100000000
000100000000001101000011010111001011010000000010000000
000001000100100001000000011111001011010010100100000000
000010000000010000000011000101011000100000000000000001
000000000000000111100111100001000000000000100001000000
000001000000000000000010001011001100000000000000100100
000000000000101111000111000101111001001101000100000100
000000001101010001000100001001101010001100000000000000

.logic_tile 18 15
000001100001010101100000010000011011000000100000000000
000101000000110000000010001001011110010100100001000000
001000000000100000000000010111001010100000010000000000
100000001110010101000010000011111010010000010000000000
110001000000001001000111100001001010010111100000000000
010010100000001101010111110011011010010101000000000000
001100000100101011100000001001100000001100110000000000
000100000111011011100011111011000000110011000000000000
000011100000001011100000000111000000000000000110000000
000000000000000011100010110000000000000001000000000000
000000000100000111100010010011111001101110100000000000
000110100000000000000110111101111100011100000000000000
000100000000001000000110001101011011010001100000000000
000000001010001101000011111111101010110001110000000000
000001001100000001100110000000000000000000100100000000
000000100000000000000000000000001111000000000000000000

.logic_tile 19 15
000000000000000000000010001111101000101111110000000000
000110000000000000000110011111111101001111010000000001
001001000000000111100111000101000000000000000010000011
100000000000000101100000000000101111000000010001000000
010001001010001001100111111101101010010110100000000000
010010100000011111100010000001001010000000100000000000
000010001111001001000110010111000000000000000010000000
000001000101100001100110110000101100000001000001100000
000000000000001111010000001101011111000110100100000100
000010000000001101100010001101111010000010000000000000
000000100000001000000010000011100000000001000000000100
000001000000001001000010110111100000000000000000000100
000000000000001000000110110001111101000000010000000000
000000000000000111000011011111011100010110100001000000
110000000000100011000011111011000001000010100000100000
110000000000000000000111011001001011000001000000000000

.logic_tile 20 15
000000000000001000000110010000001000000110100001000000
000000000001000011000111011111011001000000000000000000
001000001100000011000011100000001010000010000010000000
100000000000001001100100000101000000000000000000000101
010000000110001001000011001000001110000100000000000000
110000000110000001000011110011010000000000000000000000
000100000000000101000000000011101001000000000000000000
000000000001000001100000000000011010100000000000000000
000000000011000000000011100101000000000000000100100000
000000100000000111000100000000100000000001000000000000
000011100000001000000000000000000000000000000100000000
000011100000001001000000000111000000000010000000000000
000000000010000000000110000001101100001000000000000001
000001000000001111000011010011111000101001010010000000
000110100000000000010000001101111001111001010000000000
000000000000000000000011111111001000100110000001000000

.logic_tile 21 15
000000000000001000000111000000001110000100000101000000
000010000000100111000011100000000000000000000000000000
001001000100000011100110010011011011101000000000000000
100110100000100000000011111001111010011100000000000000
010000000010010101000111100011001101110000010000000100
010000000000000000000100000101101010110000110000000000
000101000010001111000111011111111010000000000000000000
000000100000001011000010000101110000000001000000000000
000101001110000001100110000111111101000110000000000000
000000100001010000000010000111011110000111000000000000
000000001001010000000011101101111011011100000000000000
000000000000000000000011101101101001001000000000000000
000100000000000111100000000111111010111111000000000000
000000000000001011100000001101101000101001000000000000
000001000000001001100110101001111101110110100000000000
000010100000001111000111100001111010110100010000000000

.logic_tile 22 15
000001000000000001100111000111101111110111110000000000
000000100000000000100010111111011100111001010000000000
001000000001010000000111010000000001000000000001000000
100100000000101101000010001111001100000000100010100000
010000000000100111000110010000011001000110000000000000
110000000001010011000111000111011000000110100000000000
000000000010100111000111000101101100000110100000000000
000000000110000000100100001011001000000001010000000000
000000000000000111000010000001001011010100000010000101
000000000000001011110011000000011011100000000010000111
000000000000111001010111000001001101000010000000000000
000000000110000111000100000000111100000000000010000000
000001100000000011100011100011001001010100000101000000
000011100100000000000010110000011001100000000001000000
110101101100000000000111101101011110000000000000000000
000000000000000011000100001011011010001000000001000000

.logic_tile 23 15
000000000000000111000010011111011001010000000000000100
000000000000000011100111101111111011101001000010000000
001010000000001111000010100111000000001100110000000100
100000000000101111000110110000101001110011000000000000
010001000000000111100000001111011011010000000000100000
010010000001010111100010111111001011101001000010000000
000110100000010101100011100001111011001001000010100000
000100000000101101100110100101111110001010000001000000
000000000000101000000010000001001100000100000101000010
000000000001011001000000000000011100101000010001000000
000100000001010000000111100001011111000001010010000000
000100001000100000000100001101011111000001100000100000
000001000110000000000111101111111010010000100000000001
000010000000000001000010001101011010010100000011000000
000100101011001000000010001101111001010111100000000000
000000000110101011000111111011001000001011100000100000

.logic_tile 24 15
000000000000000000000000010101111100000000000000000010
000010101010000000000011110000010000000001000000000000
001000000110000111100011000111001011111101010000000000
100001000000000000100100000011011010101110000010000000
000001000000000001000111101101001100101101010000000000
000010100100000000000010000101101100101110100011000000
000010100001011111000111010011011010000010100000000000
000000000000001111100111110000011011000000010000000001
000000000000101111100000011011111110000001010000000000
000000000001011101100011100111011001000010010000100000
000110100000000001100111100000011100000100000100000010
000000000000000001000110000000010000000000000000000000
000001000000000011100010000001111000000001000000000000
000000100000000000000010011111011010000110000000000100
000000000000100101100000011011011100001100000000100000
000000000000000000000010111101101111011100000000000000

.ramb_tile 25 15
000010100000000001010111000001111100000000
000000010000000000000111110000010000000000
001010100000000111000000010011011100000000
100100001010100001100011010000010000000000
010000000110000111000000001001011100010000
100000000000000000100000000011010000000000
110000000000000001000000001011011100000010
100000000001010001100000000101110000000000
000000000000000000000000010111111100000000
000100000001011001000011111001010000000000
000000000000000111100010000001111100000000
000000001100000001000111111001110000000000
000000001101000000000000000111111100000000
000000000000100000000000000101110000000000
010100000010001000000000011101111100000000
010100000011000011000011000011010000000000

.logic_tile 26 15
000001000000000101100000000101100000000000000100000000
000110001100001101000000000000000000000001000000000001
001000100000010000000000000011001101001000000000000110
100001000000000111000011110101101110001110000000000000
000000000000001111000000011011100000000000010000000000
000000001000000101100011001101101010000001110001000000
001010001110011000000111111011011001000001110000100000
000000000000001111000110100011111111000000100000000000
000000000000001000010110110111101110000100000000000000
000000000000000001000111110001011101010100100000100100
000000001000000101100010000011011000000001110001000000
000000000010000000000000001101111000000000100000000100
000001000000000000000010000101111111000000010000000000
000000000000011001000110111011101111000001110000000101
000100000000000000000110100001101110111001010000000000
000000000000101001000010111011011110110100010001000000

.logic_tile 27 15
000000000101010111000111100001011000010111100000000000
000000000000101101000100000111001100000111010000000010
001000000000000111100111101001100000000001000000000000
100001000001001001000010011001000000000000000000100000
000001000000000111100000000001101110010111100000000100
000011001100000000000000000111001101001011100000000000
000100100000011000000111010101111100010110100100000000
000001001000001111000011110000111111100000000000000010
000001000000001111100000000011000000000000000111000000
000010000000001011100011010000000000000001000001000000
000001000110000000000000000000000001000000100100000000
000000100000000000000010010000001010000000000000000100
000000000000001001000000010001011010010100000000000010
000000000000000111000011110101111000010000100000000000
000100000000000000000000000001100000000000000100000000
000000000010000000000000000000100000000001000000000100

.logic_tile 28 15
000000001110000101000000010111000000000000000000100000
000000100000001101100011000101000000000001000001000000
001000000001001101000010101011001001101000010000000000
100000000010000011100100000011011010110100110000000000
000000100000100111100000001001001011000000000000000000
000000000000010000000010111101011010000010000000000000
000000000000010111000110011011000000000010000000000000
000001000100001101000011000011000000000000000000000000
000000000010101000000111111111111000111111000000000000
000000000000010001000110001111011101010110000000000000
000010100111001001000000001000011101000000000000000110
000001000000000001000000001111001011010000000001000000
000000001110000000000000010011001110000010000100100000
000000000000001111000011100000110000001001000000000000
010000001010000000000010011001000000000010000000000000
010000000001010001000011010001000000000000000000000000

.logic_tile 29 15
000000001110000111000000001011001101000001000000000000
000001000000010000000000000011101101100001010000000100
001000001000100001110010100011001111010111010000000000
100000000001000000000100001101011000010111110000000000
000000001000001001100010000111011111001111000000000100
000000000000001111000110101101011110001101000000000000
000111000001000000000000000101001110000001000000000000
000000000001010000000000001101001000100001010000000000
000000000110001001000110000001100000000000000110000011
000000000010000101000000000000100000000001000001000000
000000000001001000000000000011101110000010000000000000
000000000000000101000011110000001100000000000000000000
000000001110000101100010000111000000000001000000000001
000000100000000001000100001101000000000000000000000000
000001000000100001100000000000000000000000000100000000
000010000000000000100010100101000000000010000010100000

.logic_tile 30 15
000000000000000000000111111111111101100000000100000000
000000000000000000000010010001011110000000000000000000
001000000100001101100110000000000001000000000100000000
100000000001010101000010100011001110000000100000000000
110001000000000000000110001111011010000010000000000001
110000100010000000000000001101011100000000000000000000
000100001111000000000110001000001000000000000101000000
000000000000100001000010110101011001010000000000000000
000001100000111101100010100000011110010000000100000000
000111100000110001000000000000001001000000000000000000
000001001000011000010010001101011001000010000000000000
000000100000100101000100001001111111000000000010000000
000000000001011000000010000001101100000000000000000000
000000000000101111000100000000010000000001000000000010
110010101000000001000000000011101000000000000100000000
000001000000001001100010100000010000001000000000000000

.logic_tile 31 15
000010000110001000000000001111001110000000000000000000
000001001100010011000000000011010000000100000000000000
001000100000100000010000000001001110000000000000000000
100000000000010000000010110000001100001000000000100000
110000001111011000010000010111001111000010000000000000
010000000100100001000010000000011100000000000000000000
000000000110001000000000010000000000000000000110000000
000000000001010001000010001011001010000000100000000000
000001100000001011000110110011011100000000000110000010
000001001010000101000011110000110000001000000000100000
000100000110000000000110101001100001000010000000000010
000000000000001111000000000101101011000000000000100000
000001000010101001000000010101001100000000000100000000
000000100001001111000011100000110000001000000000100110
000001001010100000000000000011000000000000000100000111
000000100001000000000000000111001101000000010000100000

.logic_tile 32 15
000000001000001000000011011111000000000000000000000000
000000000100000111000011101111100000000001000000000000
001000100001010000000000000000000000000000100100100000
100001000000010000000000000000001001000000000000000000
010010000001010000000000000101100000000000000000000000
010001000000001101000000000000100000000001000000000000
000000000100000000000111100000000000000000000000000000
000100000000000000000110100101001100000010000000000000
000000101110110001100000000000000000000000000100000010
000000000000110000100000000111000000000010000000000000
000010100001010000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001000001101100000010000001110000000000000000100
000000000000000001100011110001000000000100000000100000
000001000000000000000111100001011110000100000000000000
000000001000000000000100001111010000000000000000000000

.io_tile 33 15
000000000001000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000001011000000000000000000000000000000000000
000000000000001011000011010000000000000000000000000000
001000000000001000000000000001000000000000000000000000
100000000000001011000000000000100000000001000000000100
000000000000000000000010000101100000000000100100000000
000000000000000000000011111101001000000010110000000010
000010000000001000000000000000000000000000000000000000
000001000110000001000000000000000000000000000000000000
000000000000000000000011001101000000000010100000000000
000010000000000101000000000001101100000001100000000000
000000000000000000000000000000011110000100000001000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001100000100000001000000
000000000010000000000000000000010000000000000000000000
110000000000000111000000000000000000000000100000000100
100000001110000000000000000000001000000000000000000000

.logic_tile 2 16
001000000000000000000010101000011010010010100000000000
000000000000001101000000001011011000000010000000000001
001000000000000011100000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000100000000011101011011000000010000000000000
010001000001000011000011111101001011000000000000000000
000010000000001101000010101001000000000010000000000000
000001001100000111100110100111001011000011010000000001
000000000001000001000000001111001001100000000000000000
000000000000000000000011101001111010000000000000000000
000010000000000000000111010000000000000000100100000000
000000000000001001000110100000001010000000000010000000
000001000001000000000010011011111010000010000000000000
000000000000000000000010000111101111000000000000000000
000000000000001011100000000000011100000100000100000000
000000000110000101100000000000000000000000000000000010

.logic_tile 3 16
000000000000000011100011100101101001001100111000000000
000000000000000000100000000000001001110011000000010000
000000000000000001100000000001101000001100111000000000
000011100000000000100010000000101011110011000000000000
000100000001001000000000010001101001001100111000000000
000100000000001111000010010000001001110011000000000000
000000000000001000000000000001101000001100111000000000
000000001010001001000000000000101001110011000000000100
000000000000100000000010000001001001001100111000000000
000000000000000000000000000000001001110011000000000000
110000000000000000000010100001101000001100111010000000
100000000000000000000100000000101010110011000000000000
000010100001000000000000000011101001001100111000000000
000000000000000000000000000000101001110011000000000000
000010000000000000000000000001101000001100111000000000
000001000000000000000000000000101101110011000000000000

.logic_tile 4 16
000000000000001111000000011001011110000110000000000000
000000000000000101000010101101010000001010000000000000
001000100000000000000000001000001001000110000000000000
110001000000000000000011001111011100000010100000000000
110000000000001001000000000011011110000110000000000000
110000000010000111000011110101010000000101000000000000
001000100001010000000110100000000000000000100100000001
000001000000100000000000000000001011000000000001000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010011011000000000010000000000000
000110100000000011100000000000011000000100000100000000
000100001110000000000000000000010000000000000001100000
000000000000010000010111000000000001000000100000000010
000000000000000000000000000000001001000000000000000000
110000000000000000000000001001000000000010000000000000
100000000000000000000010001111001010000011100000000000

.logic_tile 5 16
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000011011011000000000111000000000000000000000000
100000000000100111000000000000100000000001000000000000
110000000000000000000000000000001100000100000000000000
010000000000000000000010110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000100000000100000000011110000000000000000100100000000
000100100000010000000110100000001111000000000000000000
000000000000000000000000000111000000000000000000000000
000000001000000000000000000000000000000001000000100000
000000000000000001000011001000000000000000000000000000
000000000000000000100100000001000000000010000000000000
000110000000010000000000000000000001000000100100000000
000101000000000000000000000000001000000000000010000000

.logic_tile 6 16
000000000000000000000000010000000000000000000100000001
000000000000000000000010110101000000000010000001000000
001000000000000000000000000000000001000000100000000000
100000000001010000000000000000001010000000000000000000
010110100000000101100111000000000000000000100000000000
110001000000001011000000000000001110000000000000000000
000001001000001000000110000000000001000000100100000000
000000100000000101000111000000001011000000000010000000
000100000000000000000000000000000001000000100000000000
000000000000001001000000000000001011000000000010000000
000001000001010000000000000000001000000100000000000010
000000100101000000000000000000010000000000000000000000
000100001001110101000000000000000000000000000001000000
000000000000010000010000000011000000000010000000000000
110000000000000000000000000000000000000000100000000010
100000000000000000000000000000001010000000000000000000

.logic_tile 7 16
000000000001011000000000000011000000000000000000000010
000000000000101111000010000000100000000001000000000000
001000001010000000000111101001001111001001000000000000
100000001000000000000010111001011011101011110001000000
010000100000000000000000000000000000000000100100000000
010001000000000000000000000000001100000000000010000000
000001000000010101100111011001011011001001000000000000
000010101000000000100110001001011111101011110010000000
000000000001010000000111100001101111100000010000000000
000000000100000001000000000001111001111110100000000010
000010000000000011010000000000000001000000100110000000
000001000000000000000000000000001110000000000000000000
000000001110100000000011110011100000000000000100000000
000000000001000000000110110000000000000001000000000000
000000000000000000000000010000011010000100000100000000
000010100000001001000011100000000000000000000000000010

.ramt_tile 8 16
000100100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000010000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001101110000000000000000000000000000
000100000000000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000011101110000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000010000000000000000000000
000000000000110000000000000000000000000000

.logic_tile 9 16
000000100110000000000111111111101001011011100000000000
000001000010000000000110111101111010010111100000000000
001010000000000111000111000011101101010110100110000000
100001000000000000000100000000001000100000000000000000
010000000001000101100111001111111101010010100000000000
110000000000000000100000000101001011110111110000000000
000000000000010111000111000000001001010110100100000101
000010000010100111000100000111011001010000000000100000
000010100001010000000000000001111001011111100000000000
000001100000101011000000001111101110011101000000000000
000100000000001011000010000101000000000000000000000000
000100000000000001000000000000000000000001000000000000
000000000000001000010111011011111001101001010100000100
000010100000000001000010001111101011101010010010000000
000101000000011111000011101000011010000110000100000000
000100000001101011000010100101011111010110000000100100

.logic_tile 10 16
000100000110000011100110010101011000001001100000000000
000100000000000000100011000111011001101001110000000000
001100000010101101100111001101111001111101100000000000
100100000000001011100000001011101011111101010000000100
110000000110001111000000000111101000001101000100000000
100000000010000011100000001111110000001000000000000000
000100001100000000000110000000011100000100000100000000
000100000000010000000010000001011100010100100000000000
000000001010000111000010000011001101010000100100000000
000000000000000000000000000000011111101000000000100000
000000000110010000000010011000000000000000000000000000
000000000000100000000010000001000000000010000000000000
000001000110001111110110111011001110001101000100000000
000010101010000001100110100111010000000100000000000000
000000000000001001000111110001001011101011110000000000
000000000000001011100111000111101110000110000000000000

.logic_tile 11 16
000100000000000001100000000011100001000001010100100000
000000000000010000000000001111101111000010010000000000
001000000011010001000111110101111111010000000100000000
100000000000000000100011100000111001100001010000000000
110001000001100000000110001111100001000001010100000000
100100100000010000000000001011101111000010010000000000
000010100000001001000110000111100001000001110100000000
000000000010010001000000001111101010000000100000000000
000100000000000000000000001001000001000000010100000000
000100000000000000000000001111001010000001110000000000
000100000000000001100011110001111110010000000100000000
000100000000000000000110000000111110100001010000000000
000010100000000000000111011001100000000001110100000000
000000000000000001000111101111001011000000010000000000
000100000000001000000111001000011111000000100100000000
000100001100001101000111000111011100010100100000000000

.logic_tile 12 16
000000100000000001010111010000000001000000100101000100
000001000000001011000111110000001000000000000000000000
001000000000000000000000001000000000000000000000000000
100000000000001111010000001101000000000010000000000000
010000000000000000000111000111011101111000100100000010
010000000000000000000100001101001111111100000000100010
000110001010000111100110110111001100000010100000100000
000100000000000000110110110000001101001001000000000000
000000000001011000000011111111001001110000010101000000
000000000000000011000010110101011110110010110010000000
000000000000000111010000000001001011110000010100000000
000000100001010000000000000111011111110001110010000100
000010100000000011100000000000000000000000000000000010
000100001010000001000000001011000000000010000000000000
000000001000100011000111000101101010101001010100000000
000000000010010000000111000001111110101010010001000000

.logic_tile 13 16
000000000000000000000000000001100000000000000100000000
000001000000100000000010110000000000000001000000000000
001000000001010111000000001000000000000000000000000000
100000001110100000000000001111000000000010000000000001
110000100000000001000000010000011010000100000100000100
010000000111010000000011110000010000000000000000000000
000100000000101001100000010111011100000110000000000100
000100000000000001000011100111010000001010000000000000
000010100001001000000010010011011111111001100000000000
000000000001110001010011110011101100110000100000000000
000000101000001000000000000000000000000000000100000000
000000000100011111000010101101000000000010000000000000
000101100001000111000000010101101100101001110000000000
000010000000000111000010101001011010101000100000000100
000000001100000000000000000011111010111001010000000000
000000000000001101000010111111001101011001000000000000

.logic_tile 14 16
000100000000000000000000000000001100000100000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000001000001011000110100000100000
110000001101000000000000000011011101000000100000000000
110001000000000000000010001000000000000000000100000000
110000100000000000000100000101000000000010000000000000
000001100000010011100111001011011110000111000000100000
000010100100100000100100001011000000000010000000000000
000000000001011101100000000111000000000000000000000000
000000000000001011000010010000000000000001000000000000
000000000000100111000010000111000000000000000000000000
000000000000010000110100000000000000000001000000000000
000001000000000111100010001011100000000010000000000000
000000100000011001000000001111101101000011010000100000
001100000000100001000010001101100001000011100000000000
000100000000010001000000001011101110000010000000000100

.logic_tile 15 16
000100000000000000000010001011111000000110000000100000
000000000010000000000000001001110000000101000000000000
001001000000001000000111001011001110000111000000000000
100000000000000111000011001001100000000010000000000000
010000000000000000000111101001100001000010000000000001
110100001000000000000000001111101110000011010000000000
000000000000010000000111000000011000000100000000000000
000000000000100011000000000000000000000000000000000000
000100000000000000000011110011001110001100110000000000
000000000000000000000111000000100000110011000000000010
000101001011100000000010010000011101000110100010000000
000000000001010011000111001001001001000000100000000000
000011101011010111100000001000000000000000000100100001
000010000000101001000000001011000000000010000000000000
000000000010010001000011001101100001000011100010000000
000011101110100000100111000101101111000001000000000000

.logic_tile 16 16
000010100000000000000000000000011010000000100000000000
000000000000000000000010111001011010000000000000000001
001010100000100000000011110011100000000000000100000000
100001100100010000000010000000000000000001000000000000
110000000001010001000000001011001100010000110000000000
010000000000100000100000001001011111000000010000000001
000011101000100001100010100101001001000000000000000000
000010000001000000000110110000011011001000000000000000
000000000001010101000011110000011010000000000000000000
000000000000100000010010011001011010010000000000000000
000100000100011000000010001001001010000000000000000000
000110100110100011010000001101100000000100000000000000
000000000011100000000111100001100000000000000100000000
000000000010000000000000000000100000000001000000000000
000100100000100000000000001101111010000000000010000010
000011100001000000000000001011100000001000000000000100

.logic_tile 17 16
000000000000000000000110101001101000000100000000000010
000100000000000000000011001111110000000000000001000000
001010100000000000000111011111100001000000100000000010
100000100000000000000110001001101010000000000010100010
010010100000100000000000001001011000000001000010000100
010100001011000001000010011111110000000000000000000000
000001000000001101100000000101111111000000000000000011
000010100000000101000000000000011001100000000000000001
000000000000100000000000001111101011110101010010000000
000000001010010000000000001001001101110100000000000000
000100000100001000000000010000000000000000100100000000
000100000000001111000010010000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000000000000001100000000000000000000
000000000000010000000010101000011111010000000001000010
000000000000101001000100001001011010000000000000000000

.logic_tile 18 16
000000100001000000000011100000000000000000001000000000
000001000000000000000000000000001111000000000000001000
001000001000110000000000000101001110001100111000000000
100000001101110000000000000000111001110011000000000000
000000000000000001100010000000001000111100001000000000
000010100000000000000000000000000000111100000000000000
000000000000000000000000001000000000000000000101000100
000001000111001011000000000101000000000010000000100000
000010000001000000000000011000000000000000000110100010
000101001110000000000010101011000000000010000000000100
000000001000000000000000010000001100000100000101100000
000000000001010000000010100000010000000000000000000000
000100000000100000000011010000000001000000100000000000
000000000001000000000110000000001111000000000000000000
111000000001010000000010000111001010000100100001000000
100000000000100000000100000000101111100001000000000000

.logic_tile 19 16
000010000000000001100000000001001100010010100000000000
000000001010000000000011100000011110000000000000000000
001000000010000111100000001000001000000100000000000000
100000000001110000100000000001010000000000000000000000
010000101011000111100010100000000001000000100110000000
110011101110000000100000000000001111000000000000000010
000001000110000111000010000101101010110110100000000000
000000100001010000100000001111001100111000100000000000
000010100000000111000011111001101100111111000000000000
000001001000000000100111011101001101101001000000000000
000100000010001001000000001111111100000001010000000000
000110000000000001000010010011001000010000100001000000
000001100000001111000110011000000000000000000100000010
000010001001010001100011011011000000000010000000000001
000000000000100111000010000111011111010000100010000000
000001000000000000100100000111101100100000100000000000

.logic_tile 20 16
000000000001000000000110100111101010110011110000000000
000100000000011001000111100101001000010010100000000000
001000000010001111110000000001011100111011110000000000
100000000100001011100000001111001110101011010000000000
010000000000000001000010010101111101000001010000000100
010000000000001111000011011011011000001001010000000000
000010001110101000000000010011101100010000000000000000
000001000001000001000011010000101110101001000000000000
000000001000001001000010000101101000111111000000000000
000000001010000001100110010111111011010110000000000000
000111100001011000000110010000000000000000100100000000
000001001011010101000010000000001011000000000000000000
000010000000000001100000011111101100110110100000000000
000001000000000011000010101111111010110100010000000000
000000000000001000000110110000000001001100110000000000
000000000000001011000011100011001000110011000000000000

.logic_tile 21 16
000000000001011111100111010000011001010010100000000000
000000000001000001000011110111011100000010100000000000
001101000101000000000110000011101111000110000000000001
100000100100100101000011110000001110001001010000000000
110100000000000001000011011111101001011110100110100001
010100000000000000100010000101111001111111110001000111
000011000001010001100000001011001010000110000000000000
000010101010000000010000000011001000000111000000000000
000000000000000001000110000011001000011110100110100010
000010100010001001000010011111111011111111110011000100
000000001010000011000111100111011100010110000000000000
000000000110100001000100000000001011001001000000000000
000001000110000011000010000011101100000110100000000000
000010000000000000000000001001001010000001010000000000
000001000001111000000000011001011000010111110110100010
000000100000010001000010001011001001110111110010000110

.logic_tile 22 16
000000001110000101000010110000011010000000100010000000
000000000001110000000010100000011011000000000000000000
001001000000100111000011011101001101101111000000000000
100000101010010000000110000001001111111111010000000000
110001000000000011000010100111011110101011110000000000
010000100010000001010110101111111001100111110000000000
000000001010000111100000000000011000000010000000000000
000000000010000000000011100011011010000000000010000000
000000000000001011000000011001001011010111110110100100
000000000000000001010011010101111110110111110001000001
000000001010010111000000010000001110000010000000000000
000010001001000000000011000011001010000000000000000000
000000000000000001100010000001111111101111000000000000
000000000000000000000011111001101101111111010000000000
000000101000010001000000010011001011111100110000000000
000101000000001001000011000001001100101000010000000000

.logic_tile 23 16
000000000000000111010000010101111110101110100001000000
000000000000000000000010111001101111011110100000000000
001000101100000101100000001101011000111111000100000010
100001000000001001000000000001001000011111000000000000
000101000001000111100000000000001100000100000100000000
000110000000000000010011110000000000000000000000000000
000000000000001111100110100101111010000000100001000000
000000000010001111000010101101011111010000110000000000
000000000000000111000000000000000000000000100100000000
000010000100000000100000000000001110000000000000000000
000000001001010001000111101000011110000100000000000000
000000000001000000000000001011010000000000000000000000
000000001111010111100010010011100000000000000100000000
000000000001110000100011010000000000000001000000000000
000000100110001000000010000000000001000000100100000000
000001000100000111000000000000001010000000000000000000

.logic_tile 24 16
000000000000000000000110100111001101100001010010000000
000000000000000000000111111111101101110011110000000000
001010000111001101100000010011011010000100000010000000
100001000000000111100011000101111001010100100000000000
000010000000000101100110010101101001010000000001000000
000010001010101111100011101011011010100001010000000000
000000000110101001100110010001001100000001010000000000
000000000000111001000111111011111001000010010000000010
000000000000000111000110111101011000101110000000100000
000000001000000000100011011111101011101111010000000000
000010000000010111000000000000001110000100000100000000
000001000000000000100010000000000000000000000000000001
000110000000000001000011111000011010000010100010000000
000101000100000000000111000111011010000000100000000000
000000000000001001000010001001111001110110110101000000
000000000000000011000000000011101110010110110001000000

.ramt_tile 25 16
000000000000000111000110100101101010000000
000000000000000000100110000000010000010000
001010100010010101100000000011101000000000
100000101110100001100000000000010000010000
110000001110000101100111001101001010000000
010001000001000111100110010101010000000000
110000000001011111100011101011101000000000
100000000000100111100100000001110000000000
000000000000000000000000000111101010000000
000100000000010000000011100101110000010000
000000000001011000000000010111101000000001
000000001110101111000011000001110000000000
000001000000000000000000001111101010000000
000000100000000000000000001101010000000000
010100000001010000000010000101001000000001
010100001000001001000011001001110000000000

.logic_tile 26 16
000110100000000000000111000000000001000000100100000001
000011101000101111000011100000001100000000000000000000
001001000000000111100111110011011011000000010000000000
100000100110000000100011011001001111000110100000000000
000000001110000001000010100111100000000001000000000000
000000000000010111000010010101001000000011000001000000
000010100000001111000111010001101011100010110001000000
000001001110010011100011001111111001010111110000000000
000000000000001001100000000101000000000000000110000000
000000000000001111000000000000000000000001000000000000
000000000000100000000000000000000000000000000110000000
000000000000000101000000001101000000000010000000000000
000000000000000000000000010001111010000000100000000000
000000000000010000000011100000011010000001010001000000
001001000110011000000000011001011010111011110110000000
000010000001011101000011000101111100010011110000000000

.logic_tile 27 16
000010100000101111100111100000000000000000100100000000
000001000001011101100010000000001110000000000000100000
001000000000000011100000010001001010100010110010000000
100000000000011001000011010011111011101011110000000000
000010000000001000000011001111100000000010000010000000
000101000100000111000111001001100000000011000001000000
000010100000000000000000000001011100101101010001000000
000001000000000011010000000101011001101110100000100000
000100001100001111100000001001101010110110100010000000
000000000000001101100000000111011001110110010000000000
000010000000000111000110001001101100000000100000000100
000001000111010000100011001011001000010100100000000010
000000000000000101000000000011111010000100000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000010000111100000000000000100000000
000001001000000000000010000000100000000001000000000010

.logic_tile 28 16
000100000000001101000010011001011110001110000101000001
000000000000000111000011111011110000001001000010000100
001010000000010000000000000101001011110100010101000000
100001001110100111010000001001101010010100100011000001
010010000000000001100010100111001000101001000100000000
010001000000000000000010000001111011011101000001000001
000000001000011101100111000000011000000110000000000000
000000001110100111100000001011000000000010000001000000
000001000000001001010111001001001101111101010100100010
000000100000000001100100001101001100111001010000100000
000000000000101001100000011101011010110000000100000000
000000000000000101000010000011101001110110100011000001
000000000000001000000000010101001100000111010000000000
000000000000000111000010001101101100010111100000000000
000000001101000000000110000111101010100001010101000100
000000000000100000000010100111111001010001110011000100

.logic_tile 29 16
000001000000000000000111100001101111000000000001000000
000110000000000000000110001001101100001000000000000000
001010100000010000000010100101000000000000000010000000
100001000001000000000000000000000000000001000000000000
010000000000000011000011100000001000000100000000000000
110010001110000000100000000000010000000000000000000000
000000000000000000000010000000000001000000100100000010
000000000000000101000100000000001101000000000000000000
000000100001000111000000000000011110000100000100000000
000000000000001101000000000000010000000000000000000000
000010100001011000000010000000011010000100000100000000
000001000000101011000000000000010000000000000010000000
000010000000000101100000000000000000000000100000000000
000011001110100111100000000000001100000000000000000000
000000000000000000000000000111000001000000100000000000
000001000000000000000010000011001010000010110010000000

.logic_tile 30 16
000000000000100000000000010101011001100100000000000000
000100000000110000000011011111101101010100000000000000
001000001111001011000110011000011001000000000000000000
100000000001110001100010101001001101010000000000000000
010000000001000000000000000000000001000000100100000000
010000000000000000000010110000001011000000000000000100
000011100000000000000110101011011000001000000110000100
000000000000000000000000001011000000000000000000000000
000001000000001000000000001000000001000000100000000000
000010100000000001000000000111001001000000000000000000
000011100000100000000110101011011001010000110000000100
000011100001000000000010011011001110110000110000000000
000000000000000000000110101001111101100000000100000000
000000000000000000000100000111111001000000000010000000
000100100000000101000000001011101110000110000000000000
000101000000001011100000000001111011101000000000000000

.logic_tile 31 16
000000000000100000000000000111011010001000000000000100
000000000001001101000010101101000000000000000000000000
001000001100001101010000000101100000000000000101000000
100010100000000001100000000000000000000001000000000000
110000001110100000000010010101111001101001110000000000
010000000001010101000010000001101110100110110000000000
000000000001010001000110001001100001000001110000000010
000000000001000011100111000111001100000011110000000000
000100000000000001000010001000000000000000000100000000
000010100000000000100010011101001110000000100011000101
000010100000111001100000000111000000000000000111100110
000011100011111011000010000000001010000000010010000000
000000000000000101100000001011011110000000010100000000
000000000000000001000000000011011110000000000000100010
000011001011011011100000010001011100000000000000000000
000011100011010101000011101011111011100000000000000000

.logic_tile 32 16
000000000001010000000111010101100000000000000000000000
000100000000000000010110101001100000000001000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000010101001001010000000100000000000
110010000001111000000000001000000000000000000010000000
010000001010010001000000001111000000000010000000000000
000100001110010101000000010000011110000100000000000100
000100000000100000100011010000000000000000000000000000
000000000000000000000000010001011011100000000111000100
000000000000000000000011011001111001000000000010000100
000000000000110000000111100000000001000000100000000100
000000000001110000000100000000001101000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011000000011010000100000000000000
000000000000000000100100000000000000000000000010000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000001000000
000011110001100000
000000000000000000
000000000000000000

.io_tile 0 17
000000111000000000
000000001000011000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100010000000
100000001100000000000000000000001101000000000000000000
010000000001000000000011100000000001000000100100000000
110000000000100000000010100000001111000000000000000000
000000000000010000000000000000000000000000100100000000
000000000000100000000011110000001011000000000000000001
000000000000000000000111000000000000000000000001000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000100011100110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000110100000000001000000100100000000
100000000000000000000000000000001011000000000000000000

.logic_tile 2 17
000000000001110011100111110000001011000110100010100001
000000000001010000100111110000001000000000000001000101
001000000001010000000111100000011001010100100100000000
100000001110100101000110010001011011000100000000000000
000100000000010111000000001111011000000010000000000000
000000000000001101000000000111010000001011000000000100
000010100000001111100011110001011011010100100100000000
000001000000001101000111100000111011001000000000000010
000100000000000000000000000101111010000101000100000010
000001000000001111000000000011010000000110000010000000
000000000000000001000000000101101110000010000000000000
000000000000001111000000001111011001000000000000000000
000000100000001000000110010000011101010000100000000100
000000000000000001000011110101001100010100100000100000
110000000000000101100110101111100001000001100100000000
100000000000000001000100000111101011000001010000000000

.logic_tile 3 17
000000000000000101100000000101101001001100111000000000
000000000100000000000000000000101000110011000010010000
000000000001000111000000000001101001001100111000000000
000000000000000001100000000000001000110011000000100000
000000000000100000000000000111001001001100111010000000
000000000000000000000000000000101000110011000000000000
110000000000001000000000010001101000001100111000000000
100000000100000101000011100000001100110011000000000100
000010000000100001000111100001001001001100111000000000
000000000001010000100000000000001000110011000000000000
000000001110000000000000000001101000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000010101101001001100111000000000
000000001010001011000011010000001000110011000000000000
000000000000000000000000000001101000001100111000000100
000010101100000000000000000000001110110011000000000000

.logic_tile 4 17
000000000000000111000011100101000001000011100001000000
000000000000000101000011100011101001000010000000000000
001001000110001000000000010011011010000010000000100000
100010100010000111000010101111010000001011000000000000
000000000000000000000111110000000000000000100111000111
000000000000000000000110010000001001000000000010000100
000000001110001000000011100011001010000010100000000000
000000000000000101000000000000011000001001000000000000
000000001000001000000110001111101100000001000100000001
000000000000001111000000001011010000000111000000100010
000000000001010000000000010011011000000010100000000000
000000001110100000000010100000001001001001000001000000
000000000100000001000000000101100000000010000010000000
000000000000000000100010110011001110000011100000000000
110101100000001000000111001001011110000100000110000100
100111000000000111000100000111010000001110000000000010

.logic_tile 5 17
000000000010101000000111001011001000000110000000000000
000000000001000011000100000011110000001010000000000001
001001001110000000000000000000000000000000000000000000
100010000100000000000000000000000000000000000000000000
010000000000100000000110001000000000000000000100000000
110000000110000001000000000101000000000010000000000100
000000100000000001100000000000011110000100000000000000
000011100000000000100000000000000000000000000000000000
000000000100100000000011100000000000000000100100000000
000000000000001111000000000000001000000000000000000100
000001000000001000000011101000000000000000000100000000
000000000000001001000000000111000000000010000001000000
000001000001010000000000000000001010000100000100000000
000000100000100000000000000000000000000000000010000000
110000000100000011100000000011000001000010000000000000
100000000000000001100000001001001101000011100000000100

.logic_tile 6 17
000100000000000000000000000000000001000000100000000000
000001000000000000000000000000001000000000000000000001
001000000000001111100000000000000001000000100001000000
100000000110101101100000000000001011000000000000000000
110000000000001000000010100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000001000000000000000000000000001010000100000000000000
000000100000000000000011110000010000000000000000000000
000100000100000000000000000000000000000000100000000000
000100001010001001000000000000001100000000000010000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000001000000000111000000001010000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 7 17
000001000100000000000000000101011001000000000010000101
000010000000000111000000000000101101000001000000000000
001000001011001011100010100001111101000000000000000000
100000000000001111000100000000011000100000000010000010
110000000000001000000000011001111010101000010000000000
110000000000001101000011100011111000000100000000000001
000110100000000000000000010011100001000000010000000000
000001000100000000000011101101101000000000000010100010
000000000000000000000000000101011110101100010000000000
000000000000000000000000000111011000011100010000000100
000001000000010000000110010000000000000000000000000000
000010000100000001000110110000000000000000000000000000
000000000000100001100110000000011100000100000100000000
000001000000010000100000000000010000000000000000000000
000000000110000000000000000011100001000001000010000000
000000000000000000000010001101101000000000000000000011

.ramb_tile 8 17
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001110000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000101001100000000000000000000000000000
000001000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 9 17
000010100110000000000000001111011101001001000000000001
000000001100001111000010000011011010010111110000000000
001000000000000101000000001000011010010000000000000000
100000000000000111000000001111011111000000000001000000
010000000000000001100010001000000000000000000000000000
010000000000000000000000000001000000000010000001000000
000000000001010111100110101000000000000000000100000000
000000000000100001110110000101000000000010000001000000
000010001101000000000111101111011110001000000000000000
000001000001000000000000001101110000000000000000000010
000000000000000000010110001000001011010000000000000000
000000000010000001010000001101001110000000000010100000
000100000000000000000000010011001110101000010010000000
000101000000000001000010101101101000010101110000000000
000000000010000000000000000000000001000000100100000000
000000000000000001000010000000001000000000000000000000

.logic_tile 10 17
000010001000000000000110001101101111000010000000000000
000000000000000000000000000101011111000000000000000000
001000000000001000000110000000011110010000000100000100
110010100100000111000000001001001011010110000000000000
110000000000101000000000000000011110000100000000000000
100100001001001111000010010000000000000000000000000000
000000001001001101000000001011000000000000010100000000
000000000000001111000000001001001010000010110000000000
000100000000001111000110100011011101101010000000000000
000000001010011101100110011011011000101001000000000000
000001000000001001100010000000011100000100000100000000
000010100000001011000000000111001011010100100000000000
000100000111110000000011100000000000000000000000000000
000000000000011001000110001111000000000010000000000000
000011100001000111000110100000001101000000100100000000
000001000010101001000100001011001100010100100000000000

.logic_tile 11 17
000100000001011001100110000000000000000000000101000000
000100100000100101100011110011000000000010000000000000
001000000000001011100110110000001010000100000100000000
100000000100101111100111010000000000000000000000000000
010000100000000111100011100101101001100000000001000000
110001000000000111100010010001011111000000000000000000
000001000000101111000010001101101100000010000000000000
000010100001000001100000001111011110000000000000000000
000100000110001001110011001011011001000010000000000000
000000100000000111000011000001111011000000000000000000
000000001110100000000000000000000000000000000100000000
000000000100000000000000000001000000000010000000000010
000000100001000001000010101101001100011001110000000000
000010100000101001000100001001001110000110100000000001
000000000000000000000110010111001001000010000000000000
000010101100000000000010101101111000000000000000000000

.logic_tile 12 17
000101001100100101000000010111100000000000000010000000
000110101111001001100011100000100000000001000000000000
001010100000010001100000000101111110010000100000000010
100001000000010000000000001011011011010001110000000000
010000000001010111000111111000000000000010000000000001
110010101011100000000111110011001001000000000010000000
000001000000000111010011001101001111000001000000000000
000000101100000000000100000001011110101001000000000000
000100000000001001000110000000000001000000100100000000
000100000000000111000000000000001110000000000000000000
000001000000010000000011000000001100000100000100000000
000000000000100001000000000000000000000000000000000000
001001000000000000000111100000011100000100000000000000
000010100000000000010100000000010000000000000000000000
000000100110000111100110100001011010100010010000000100
000000000001000001100011010001011100010010100000000000

.logic_tile 13 17
000000000000000001100000011111011101110001010000000000
000001000001000001000011100111101011110001100000000000
001001000001110011100111101000000000000000000100000000
100010100001110000100000000101000000000010000000000000
010000000000001011100000000101000000000000000100000000
010000001000001011100000000000000000000001000000000000
000111000000010001100010100000001110000100000100000000
000111000001100001100000000000000000000000000000000100
000000001000010001100111000001101101101011010000000100
000000000000100000100000000101011010000001000000000000
000000000000000001000000001000000000000000000100000000
000010000000000000000000001001000000000010000000000000
000000001000100111000011110000001100000100000110000000
000100001111000000000110100000000000000000000000000000
000000000001010001100000000001001111000010000000000000
000000100000010000000000000001011100001011000000000000

.logic_tile 14 17
000000001000001000010000001000001110000000000000000000
000000000000101011000000001101011010000100000000000001
001010100000000000000011100001101101000110100000000000
100001000000000011000000000000011001001000000000100000
010100000000001111000111000000000000000000100100000000
110000000010000001000000000000001100000000000000000000
000000001000010000000111000001000000000001000000000000
000000100000000000000100000101001101000000000000000010
000100001010000000000010000000000001000000100000000000
000100000110001111000010010000001111000000000010000000
000010100000000000000000000011101101010110000000000000
000001000000000001000000000000011110000001000000000100
000000001000100000000000000000000000000000000000000000
000001000010010000000010001011000000000010000000000000
000001000000000000000011000001000000000000010010000001
000000100010000011000100001011001010000000000000000100

.logic_tile 15 17
000000001000000001000000000011101101000000000000000000
000000000110100001000000000101001011001000000000000000
000000000001010101100000000000000000000000000000000000
000001000001110000100011100000000000000000000000000000
000001000000000111000111100101101110000110100010000000
000000001010000000000000000000111111001000000000000000
000100000000000011100111101001100000000010100000000000
000110100000001011100011001111101111000001100000000010
000010000100011111100111110111111010000010000000000001
000001000000000001100010110001111011000000000000000000
000000000000001001100111111011111010000010000000000000
000000000000001001000111100001101101000000000000000000
000100100000001000000011110011101110000110100010000000
000001100101001111000010110000101101000000010000000000
000000001000000000000000001011101100100000000000000000
000000000000000000000011000101001000000000000000000010

.logic_tile 16 17
000001100000001000000110000000000001000000001000000000
000011000010011111000011010000001111000000000000001000
001100000001010000000000010000000000000000001000000000
100100000100000000000010000000001011000000000000000000
010010100000000101000000000111001000001100111100000000
010000000110000000000010000000100000110011000000000000
000000000001011000000000000000001000111100001000000000
000000001000101101000000000000000000111100000000000000
000000000000000000000000010011111010001000000010000000
000010100000000000010010100101101101001001010000000000
000100000110100000000011001000011100000100000000100000
000100001110010001000100000111000000000110000000000000
000000000000000000000000010001000001001100110100000000
000010100000000000000010000000101001110011000000000000
110000001000001000000110000001011110001100110100100100
100000000001001101000000000000010000110011000000000000

.logic_tile 17 17
000000000000000000000000001000000000000000000001000100
000000001000000000000010101001001111000000100001000000
001001001000000000000110111000000000000000000000000000
100000000110000000000110011001000000000010000000000000
010001000000000000000000011000000000000000000100000000
010000000000000000000011000111000000000010000000000000
000101000000110000000110100001100001000000000000000010
000010001010010000000011100000101011000000010001000000
000100001001010000000000001000001011000000000010100010
000100000000100000000000001101011100010000000001000000
000000100000001001100000000101100001000000000001000100
000000100000011001100000001101101100000000100000000100
000010100001010000000010001000001011000000000001000010
000000000000100000000000000011011011000100000010000000
000010000001000101100000000000011011000000100000100001
000000100000000000100000001101011100000000000000000000

.logic_tile 18 17
000001000000000001100110010000011000000100000100100000
000000000000000000000011000000010000000000000000000000
001000000000100001000111010111100001000000100000000000
100100000001000111100110000000101011000001000010000000
010000000110000111000000011011111100100010000000000000
010000000000001111000011110001011101001000100000000000
000000000010000001100111100111101110000100000000000000
000000000110001111000010110001011100100000000000000000
000000101000000111100000000111101111100000000000000000
000011000000001101000011110111111011001000000000000000
000011000001011011010010001001111101100000000000000000
000010001010100001010011100101101000001000000000000000
000000001000100001000010111101011110100010000000000000
000000000000010000000010001011101010001000100000000000
000010100001011111000011110011011010100000000000000001
000101000000101011000010101001001010000000000000000000

.logic_tile 19 17
000010001000000000000000000111011100000000100100000000
000001000000010111000000000000001000001001010000000000
001000000000100111100000000111101101110011000000000000
100000000001010000100000001011101000000000000000000000
000000000000000011100111001000000000000000000100100000
000000000001010000000000000111000000000010000000000000
000100000000110000000000000001000001000001000000000000
000000000000001111000000000111001100000000010000000101
000101100000001001100011110111111010000011000011000110
000010000100001011000110000101001101000010000001000000
000001000000000101100000000101000001000000000000000010
000000100000000000000000000000001110000000010010000000
000010100001001101100111010111001100001100000000000000
000000000000000001100010111101101111000000000000000000
110000001000000101100011100000001111000000100000000000
100000000100000001100000000111001100000010000000100000

.logic_tile 20 17
000000000000000000000010110001001110101011010000000000
000000000000000000010011010101101011000111010000000001
001100000000000000000000000011000000000000000010000000
110000000100001011000010011101100000000001000000100000
010000000000000101100111001011111010001000000000000000
010000000100000001100010011111100000001110000000000000
000010001110001000000111000000001110000000000000000100
000001000000000001000111100011000000000010000000000000
000010100000101111000110011111111010111111000000000000
000001001111011111000011101001111100101001000000000000
000100100000100000000110100101100000000000000100000000
000001001110010001000111110000100000000001000000000000
000000001101000001000000001101001011000010100001000100
000000000000001001100000001011011000000010000000000000
110000001111000001000110001111100000000011000000000000
010000000001000000000010001111001101000010000000000000

.logic_tile 21 17
000000000000100011100110101011000000000001010000000000
000000000000000000100110001011101010000001000000000000
001010000100100000000011101111100000000010100000000100
100001000001000000000000001101001100000001100000000000
010010000000101001000011110001011111000010000010000000
010001000001010001000111100000001010000000000000000000
000000000000100001000111110011011110111101110111000010
000100000000011111000011100101111110111111110001000001
000000000000000001000110010011101010000000000001000000
000000000000001111000011110000010000000001000010000000
000010100000000111000000010000001100000110100000000000
000011000100000000100010111001001100000000100000100000
000000000000101000000000000011011010000110000000100000
000100000001011101000011000000001011000001010000000000
000001000001001101100110001000011010010000000000000000
000000100110100011100000001001011111010100000000000000

.logic_tile 22 17
000000000000000111000011001101111000111001100000000000
000100000000000000000000000111011010111001010010000000
000000001000000000000111000011100001000010000000000100
000000000000000000000011100001101100000011010000000000
000010100110000001000011111111011111000110000011000000
000001000000000000100110111001001100000001000000000000
000000100001111111000011100101111100000010100000000000
000101000001100111100100000000101110000001000001000000
000000001010000111000000000011001011111000100001000000
000100000000000000000000001111011010111001110010000000
000000000001101111000000000000001110000100000000000000
000000001011011101100011001101010000000000000000000001
000000000000001000000011101000011000000000000000000000
000000000110001101000000000111010000000010000000000000
000000000000000111100000000011101010000010100010000000
000000100000001011100000000000111001001001000000000000

.logic_tile 23 17
000100000000010011100000011111011111010000000000000000
000000000000100000100011101001001000100001010000000001
001000000000000101000111001001101010010100000000000010
100000101010000101000111110111101011010000100000000000
000000000000000111100011101111101111001101000000000000
000000100000000000100010101101011001000100000001000000
000000000000000011100010101001111011010100000000000000
000000001010000001100010100111101011010000100001000000
000110001000000000000010001001011111001001000000000000
000001000000000000000000001011001001001010000001000000
000000100000101000000110101111001011110111110100000000
000001000101011111000010000101011000101001010001000000
000000000001000001000000001011101100110011110100000000
000000000000100001000010000011111110010011110000000000
000000000001010000000000001001101001010000000000100000
000000000000101001000000001001111110010110000010000000

.logic_tile 24 17
000100100000001000000111100101101010000000100000000000
000100000000000111000111111101001101101000010000000100
000100000000100000000000000101111100001001000001000000
000000000001000111000000000111101001001010000000000000
000001001110000011100111100101001000000000010000000010
000000100000001111100100001111011001000010110000000000
000000100001001000000111100101001100010000000001000000
000000000010101111000000001011101010010110000001000000
000000100000000000000010101001011101010100000000000000
000000000000000111000010100011111110010000100000000001
000010100000000101100110110001000001000010000000000000
000000001000000111000010110000001111000000000000000000
000100000000101000000110111101011100001101000000000001
000100000000010101000011001011001011000100000000000000
000000000000011011100000001101011000101000010000000000
000000001010101101100010000111001111111100110000000000

.ramb_tile 25 17
000000000000101101100011100111001100000000
000000010000011101100100000000100000000000
001011001000010000000111100111101110000000
100011000000000001000100000000100000000000
010010100001000000000111100011101100100000
100001000011010000000100001101100000000000
110000101010000001000000001001001110000000
100101000000001001000000001001000000000000
000011001100011101000011000001001100000000
000011100000100111000000001111000000000000
000001000000000000000111100011101110000000
000010000000000000000111101011100000000000
000000000000000101000111010001001100000000
000001001010000000000011010011100000000000
010000000110010000000111101101101110000000
010000000010000000000000000101000000000000

.logic_tile 26 17
000000000110000101100000001001101110111100110000000000
000000001000001101000010111111101100101000010001000000
000000000000100111000111110001101010001001000000000000
000000000000011101000010101011010000001010000000000000
000101101011000000000011101011001010001000000001000000
000111000000001011000010001011011001001110000000100000
000000100000010101000000000111101100110100010000000000
000001000001111011100010001111101010110110100000000000
000000000001011001000110010001111010010000110000000100
000000000001111011100011000001001110100000010000000000
000000000000000000000110100101100001000000100000000000
000000000110000000000110110000001101000000000000000000
000110100000000111100000010101101101000000100000000000
000100001000000011000010111001101001101000010000100000
000001001010100000000111000011001000000001010000000000
000000101101010000000000000001111100000010010001000000

.logic_tile 27 17
000000001100000000000000000000000001000000100100000000
000010100000000000000000000000001000000000000001000000
001000000000000111000000010011011010000100000000000000
100010000000011101100010110000100000000000000000000000
000000000000000111000110110001111100000101000000000000
000000100000000000000111111011000000001001000010000000
000000000110000001000011100011111100110011110001000000
000000000000010000000010101101101100100011010000000000
000100000000000101000110101111101110111111010010000000
000000000000000111000111111101011010111111000000000000
000001000000101011000000010111001010111110100100000000
000010100001010011000011011011011110101101010000000100
000000000110100001100000000000000000000000100100100000
000000000101001101000011010000001100000000000000000001
000000000010000000000000000001101011110110100100000100
000010000000101111000000000111111011111110100000000000

.logic_tile 28 17
000000000000000000000000000011101101000010000000000000
000000000000000000000011111111111000000000000000000000
000001000110100000000011100101111110000110000000000000
000000100000000011000100000000100000000001000001000000
000000000001010101000111000111111101010111100000000000
000000000000000111100000000111001010000111010000000000
000100000000000001000011100011001100000110000000100000
000001000000010000000011110000010000000001000001000000
000100001110100000000010110111011100111111110010000000
000000000000010011000110001001001011110110100000000000
001001001101000001000010000101111101001011100000000000
000000100000000011000010010101011011010111100000000000
000000000000010011100011110000001110000010000000000100
000000000010001001000110100101010000000000000001100000
000000101110000001100000001011111101111111110001000000
000000101010001011000011011001011111011110100001000000

.logic_tile 29 17
000010000100000111110000000011101110000110000011000000
000000000011010111100011100000100000000001000000000000
001000000110011111100011110001101111000000000000000000
100000000000000111000011100000101010100000000000000100
010000000000000000000000001001111000111101010100000000
010000000001000000000010101111101000111110000000000000
000100000111010111000000000000001100000100000100000000
000000000000000111100011010000000000000000000010000000
000010000000000101100010001111111011111110110001000000
000001000000001101000100000001111100111110100010000000
000010100001000000000110000000011011000000100001000000
000000000110100001000000000011001110000110100000000000
000100000000000111000000000011000000000000000000000000
000100000000001001000000000000100000000001000000000000
000010000000001101100011100111111100000110100000000000
000001001010000011100110011101001000001111110000000000

.logic_tile 30 17
000000001111010101000010000111001000000100000000000000
000100000000101011000000000000111100001001010000100000
001000100001110101100000000000000001000000100100000110
100001000001010000000000000000001000000000000000000010
000000001110001000000000000101000000000000000100000000
000000001000000001000000000000000000000001000000000011
000010100000000101000111101000000000000000000100000000
000001001000010000000000001111000000000010000000100011
000000000100001111100000000000001100000100000100000000
000000000000001101100000000000000000000000000001000011
000000001110000001100110000101111011111100110000000100
000110100000000000000000000001011101010100100000000100
000001000000000000000000010000000000000000100100000011
000010000001010000000010000000001000000000000001000000
000000000001000000000000010000000001000000100100000000
000010000001110000000011110000001100000000000000000000

.logic_tile 31 17
000000000000100101100110110000001010000100000100000100
000000000000010000000010100000010000000000000010000000
001000000001010111000000001000000000000000000100000000
100000001110101011100000001101000000000010000001000001
000001000000000111100000000001001000000010000000000000
000010000001010000000010101111011001000000000000000000
000000100001010000000011110101011011100000000000100000
000101000000100000000011111111011100000000000000000000
000001000110000000000000010111011000000010000000000010
000010000001000000000010000111001111000000000000000000
000010100011010001000000000000011000000100000000000000
000001000000100000100000000000000000000000000000000000
000000000000000001100010010111011000000000000000000000
000010001100000101000011000111001101000000100000000100
000110100000000000000000001111001110000000000000000000
000001000000000000010000000001011110000000010000000010

.logic_tile 32 17
000000000000000011000000000000000000000000000100000000
000000000000001101000000000101000000000010000000000000
001001001110100011000110000000001100000100000000000000
100000000000000000000010100000000000000000000001000000
110000001010100101100111100001101111000010000000100000
010000000001110000000100001111101001000000000000000000
000110101010000000000000000000000000000000000010000000
000011001100100000000000000001000000000010000000000000
000000000000010000000000010001100000000000000000100000
000000000000011101000011010000000000000001000000000000
000000000000000000000000000000001010000100000000000000
000010000000000000010000000000010000000000000000000000
000011100000001000000111100111100000000000000000000000
000000000000000001000100000000000000000001000001000000
000100000110000000000000000001000000000000000100000000
000010100000001011000000000000000000000001000000000000

.io_tile 33 17
000000000000111000
000000000000000000
000000000001010000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000010000000000000
000011010000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000001001111001000010000000000000
000000000000000000000010110101101001000011000000000100
001001000000000001100010110001000000000000000100000000
100000100000000000000010000000100000000001000000000000
110000000000000111100000000000000000000000100100000000
010000000000000000100010100000001010000000000000000000
000000000000000111100000001000000000000000000100000000
000000001100000000000010111101000000000010000010000000
000010100000000101100000000000011110000100000100000000
000000000000000000000011110000010000000000000000000000
000000000001010001000000000111000000000000000000000000
000000000000100000100000000000101011000000010000000000
000000000000000001100010010000001101010000000000000000
000000000000010000000010000000001110000000000000000000
110000000000000101100000000111101111000110100000000001
100000000000000000100010001111001100001111110000000000

.logic_tile 2 18
000000000000000101000011100101111000100000000000000000
000000000000000000000000001111011011000000000000000000
001000000000000111100010110000000001000000100100000000
100000000000000000100111100000001111000000000000000000
110000000000000111000010101001001010010111100000000000
010000000010000111000100000101101110001011100000000001
000000000000001011100111000111111101000010000000000000
000000000000001111000100000001001101000000000000000000
000000000000100000000000010000011000000100000100000010
000000000000000000000011110000000000000000000000000000
000000000000000011100110100101011001000110100000000100
000000000000000101000100000101011100001111110000000000
000100000000000011000110000000000001000000100100000000
000100000010000000000000000000001011000000000000000001
110000000000000101000000000000000000000000100110000000
100000000000000000100010000000001000000000000000000000

.logic_tile 3 18
001000100000000111000111100011101001001100111000000000
000000000000000000000100000000101000110011000000010010
000000000000100000000000000001101000001100111000000000
000000000100010001000000000000001001110011000000100000
000001001100000000000000000011101001001100111000000000
000010000000000000000000000000001000110011000000000000
110000000000000000000000000001101000001100111000000000
100000000100000000000011100000001101110011000000000000
000011000000000000000010000111001001001100111000000000
000000000000000000000000000000001000110011000010000000
000000001011010001000010000001101000001100111010000000
000000000100100000000000000000001000110011000000000000
000000000010000000000000000101101001001100111000000000
000000000000000001000000000000101000110011000010000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 4 18
000000000000000000000110100111001000000111000000100000
000000000000000000000000000101010000000010000000000000
001001000000000011100111000011100000000000000100000000
100010101110000000100100000000100000000001000010000000
010000100100100111100111100000011110000100000100000000
110001000001010000100100000000000000000000000000000000
000100000011010111000000001000000000000000000100000000
000100000000000000100011111011000000000010000001000000
000001000000000000000000000000000001000000100110000000
000000000110000000000010100000001100000000000000000000
000000000001010000000010001000000000000000000100000000
000000000000101101000010110001000000000010000001000000
000101000000001000000111110001111001000010000000000000
000010000110000111000110001011101010000000000001000000
110000000000000000000010001111011110010111100000000000
100000000000000101000100001101111111000111010000000000

.logic_tile 5 18
000000000000100001000110010101101101000001000000000000
000000000001010000000110001001011111000010100000000100
001010000000000011100000000001111010000110100010000000
100001000000000000000011110101111000001111110000000000
110000000000000000000000001001001011000110100000000000
110000000000001001000000000111101101001111110000000000
000000001000011000000010000000000000000000000000000000
000000000000101111000100000011001000000000100000000000
000000001000101001000110001011111001010111100000000000
000000000001010111100000000111001111001011100000000000
000000000001011111100000010011011101010010100010000000
000000000101000111000010000000011110000001000000000000
000000001110000000000111000000001110000100000100000000
000000000101000001000000000000000000000000000000000000
110010100000000001000011100001111101000110100000000000
100000000000001111000000000000101110000000010000000000

.logic_tile 6 18
000000000001100000000110001101011001010111100000100000
000000000000101101000000001111111001001011100000000000
001000000000000000000111100011000000000000000100000000
100000001110000000000011100000100000000001000000000000
010100000000000000000010000000001000000100000100000000
110100000000000000000111110000010000000000000010000000
000000000000001000000011101000000000000000000100000001
000000000000000001000000000101000000000010000000000000
000000000000100000000000010000000000000000000100000000
000000000001010000000010000001000000000010000000000000
000001000000000000000000001101111001010111100000000100
000010100110000000000000001001111010000111010000000000
000110001100000001100000000000000001000000100100000000
000000000000000000000000000000001111000000000010100000
110000000000100000000110000111000000000000000100000000
100000000001000000000000000000000000000001000000000000

.logic_tile 7 18
000000000000000011100010001001001010000100000000000000
000000000000000111000110000111000000000000000000000100
001000000000000111100000001011101000001001000000000100
100000000000000000100000000001010000001101000000000100
110001000000001101100011001111011100000110100000000000
010000100000011111000000001101101000001111110000000100
000010100000001011100011111101011011010101000000000010
000000000000000001000011010101101011111101000000000000
000000100010000000000000000000000000000000100100000000
000010100000000111000010010000001100000000000000000000
000000001111010001000000001111001010000110100000000000
000000001010000001000000000011101111001111110010000000
000001000000000000000111000000001000000100000100000000
000000101101010000000111110000010000000000000010000000
000100000000101101100000001000000000000000000100000000
000000000111010011100000000111000000000010000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001110000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000001000100100000010000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000111001000000000000101001010010111100001000000
000000000000001011010010010001101110000111010000000000
001000000000010000000000000001111100000001000000000001
100010101000000101000000000011010000000000000010000010
010000100000000000000000000011100000000000000100000000
010001000000100111000011100000000000000001000000000100
000000001010000011000000000000000000000000100010000000
000000000000010000000000000000001100000000000000000000
000000001011010001000000000000000001000000100000000000
000000000000100000000011110000001000000000000001000000
000000000000000111000000000011000000000000000100000000
000010001000000000100010000000100000000001000001000000
000010001110000111100000001011000001000000000010000100
000001000000000000100000001011001000000000100010000010
000101000000000000000000000101100000000000000000000010
000110000000000000000000000000000000000001000000000000

.logic_tile 10 18
000100000010000111100111110000011110000100000100000000
000100000000000000000110000000010000000000000000000000
001000000000000000000000010000001100000100000000000000
100000000000000000000011110000000000000000000000000001
110000001100000000000010000000000001000000100100000000
010000000000000000000000000000001101000000000000000000
000100000001000000000000000000000000000000000000000000
000111000110100000000000001001000000000010000000000000
000000001100001111100000011111001110101011100000000000
000000000000000101000011101001101001010110000010000000
000000100000000001000000010101011110001001000000000000
000001000000000001000010110111101000101011110000000001
000000001000000101000000010000000000000000000100000000
000010100000000011100010100111000000000010000000000000
000000000000000101100000000101011101110000010000000000
000000000000000000100010000011101100110110010000000000

.logic_tile 11 18
000101000100001111000111000101111101101011110000000000
000010000001010101000000000101011001000110000000000000
001100001011110000000000011001011100000100000000000000
100110100001110111000010100101011001101000010000000000
010000001000000111100111110000000001000000100100000000
110010100000001101100011000000001000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000100001000000000011000000000010000000000000
000110101010000001000000000101001010101110000000000000
000111100010000000000010010111101101101000000000000000
000000100000001011000110010111111101101000000000000000
000001000000001001110010001111001110100000010000000010
000001000000000001100000010011100000000000000100000000
000000100001010000000011000000000000000001000000000000
000100000000001001000000000000000000000000000100000000
000100001100000001100000000001000000000010000000000000

.logic_tile 12 18
000000001000101111100000011111100001000000000001000000
000000000000011011000011011111101000000001000000000000
001010100000101011000011100101101110111000000000000000
100000000000001111000011110001111011111010100000000000
010000000000001011100110100000000000000000100100000000
010000000000101001100010000000001010000000000000000000
000111100000001011000010001011001011100010010000000000
000110000000100011100010011101111010010111100010000000
000100000000001000000010011111001101000001010000100000
000000000000000111000010000101111110000110000000000000
000000000000000011000000001000000000000000000100000000
000000001110000000000000000001000000000010000000000001
000100000110000000000010000001101010101001110000000000
000010001100000000000010000011101000101111110001000000
000010000000010001000010001001011001111101010000000010
000000000010000000000011101001011100011111100000000000

.logic_tile 13 18
000010001000000000000000010011101010010000000000000001
000000000010001111000010000000001001100001010000000000
001000000000000011100000001011000001000010100000000000
100000000100000000100000000001001110000000100000000000
010000000001101111100010010101000000000011100000000100
110000000000110111000011110111101010000001000000000000
000001000100100000000110000101100001000000010000000000
000010000001000000010000000101101100000001110000000000
000000000000001001000000001101000001000000010000000000
000000000000000011000000000111001011000010110000000000
000001000000110001100000000000011100000010100000000000
000000101100010000000010001101011100000110000000000000
001000000110001011100000000000011110000100000100000000
000000001101011011000000000000010000000000000000000000
000100000000001001000000000001000000000011100000000000
000000001110010001100010001101001110000010000000000000

.logic_tile 14 18
000000000110000101100000000000011100010000000000000000
000000000000001111000000000101001101010110000001000000
001000000000000000000110011111100000000000000011000010
100100000110000111000011100111001111000010000000000100
010100000100000111000111100111011111000000000000000100
110000000000000000000100000000101110001000000000000000
000000100000001000000011000111111100010110000001000000
000001000000000101000100000111101000111111010000000000
000100001000000011100000011111101100101000000000000000
000100000000100011000011111001101000010000100000000000
000010000000001101000110100101001101000000100000000000
000001000000000001100000000000011010101000010010000000
000000000000101000000000001001111100111001100000000000
000010100111000001000011110001111100110000010000100000
000110000000000101100111000000011010000100000100000000
000100000000000001100111100000010000000000000000000000

.logic_tile 15 18
000110000000110111100000010101000000000000000000000001
000001001011110000100010000000000000000001000000000000
001110000000000011100000000011111001010100000000000000
100001000000000011100010110000011111100000010000000000
010010000000001000000011011001000001000010100000000100
110000000110001111010110110001001010000001100000000000
000000000000010111000000001011100001000000010000000000
000000000001100000100000001111001110000010110000000000
000011000000001000000000001000001011000110000000000000
000010001110001101000000000101011101000010100000000000
000000000000000000000000001011101000001000000000000000
000100000001011111000011100111010000001110000010000000
000101000000000000000010000000011001000110100000000000
000010001010000000000100001111001010000000100000000000
000010100010001000010000010011000000000000000100000000
000001000000000001000010000000000000000001000000000000

.logic_tile 16 18
000000000000000101100111111000001011010000100000000000
000010000000000000000010110111011011010100000000000000
001001000000000000000111100101111110000000100000000001
100010001100000000000000000000101000101000010000000000
110100100000000000000000000001011101111001010000000000
010101000000000001000010110011111111110111110000000000
000001100000101001100111100000000001000000100100000000
000010000000011101000100000000001111000000000000000000
000001001110001000000000000101011010110101010000000000
000110100000000111010011001111001001110100000000100000
001000001101000000000010001111111100001101000000000000
000000000000000000000110001001010000000100000010000000
000000000000110000000110011111011100000110000000000000
000000000110110000000011100101110000001010000010000000
000000100001010001000110001111100000000000010001000000
000001001010000000000011101001001000000010110000000000

.logic_tile 17 18
000000100111001011000010011011011001100000000000000000
000000000000100101000011110011001110000000000000000000
000011000000001001000111011001101111100010000000000000
000011000000001011100011101001001110001000100000000000
000000000110001101100110110011111011111101110000000000
000100000000101111000111100101101011111100100000000000
000010101010000101000111100001001011100010000000000000
000011000000000001100111110101111100000100010000000000
000000000010000001100111001011011110100010000000000000
000000000000000000000010001001111101000100010000000000
000011000001011011000010001111111100110011000000000000
000001000001100001000110001101111011000000000000000000
000000000000000001000110000001001111001000000000000001
000000000001000001100000001111101010000010000000000000
000001000001010001110010000001000001000001010000000001
000010000000101001000110000001001101000010010000000000

.logic_tile 18 18
000000000000010001110000011111101011001001010000000000
000000001010100000000010110001001110000100000000000000
001000000000001000000000001101101100101111000000000000
100000101100001011000000001111001010010110100000000000
000110100110001011100111000011101111110110100000000000
000001000110000111000000001101111111110000110000000000
000010000000000111100110100101001000111111010100000000
000001000010010000000010000111011000111111110010000000
000000000010101000000000011101011101001001000000000000
000000000110000111000010000001001011010100000000000010
000001000000100111110010000000011011000100000001000000
000010000001001111100100000101001011000010000000000000
000101100110001000000000011000000000000000000000000000
000001000000000001000011000011000000000010000000000000
000000000000001011000110101011001011101000010000000000
000000000000000111000111101011111011100001010000000100

.logic_tile 19 18
000000001101000001000000000000000001000000100000000000
000000000000100001000000000001001111000010000000000000
001000000000001000000111100000001100000000100000000000
100010100000001111000111100000001110000000000000000001
000000000000000111100000000000001110000100000101000100
000000000100001101000000000000010000000000000011100110
000100100000101001100000001101101101100001000000000000
000001100001010001000000000101011100000000000000000000
000000000011000000000000000111011100000010000000000000
000000100000000001000011000111010000000100000000000000
000000000000000001000111000001100000000000110000000000
000000000000000000000100000001101010000000000000000000
000000000000001111000000001111111000000100000000000000
000000100000100001100010000001110000001100000000100000
110100000000000000000010001001101010000100000000100000
100100001100000000000011101111000000001100000000000000

.logic_tile 20 18
000000001100000011000010001000001100010000100000000000
000000000001010000000010101111001111000000100010000000
001000000000001111100110010001101000101110000000000000
100000000000000001100011000001111001011110100000000000
010000001110000001100011111011011111010000100000000000
110100000000001001010011110111101001100000100000000000
000000001011011111100010010101101111110110100000000000
000010100111100111100010000101101010111000100000000000
000000000000000111100110001111011001110111110110100000
000100000000010001000010000001001100010110100001000010
000000000000010000000000001011001111110110100000000000
000000001100011001000000001111001010110100010000000000
000100001110101111000011001001111011111110100100100100
000000000001001101100110010011111010011110100001100001
000001100001001001100011110011001010010100000000000000
000011000000101101000111001101101111101100000000000000

.logic_tile 21 18
000100000000000000000010010111100000000011000000000000
000000000000000011000011100011001010000011100000000000
001111100000100001000110000101011101010111110110100000
100000000000000000100000000111101100111011110001100110
110010001001000001100011110101111000010000100001000000
010001000000100000000110100000001000000000010000000000
000000100000001001100010001101101001011111110101000010
000011100010001111000000000011011001011111100001000001
000001000001001000000110101101001000000110100000000000
000010100100100111000110001101111110000010100000000000
000011000000101011100000001111001100000110000000000000
000000000001010001000011110111100000001110000000000000
000000000000001011000110001101111000000001000000100000
000000000000000001000010001011000000000110000000000000
000000001101011011000000000101111110000110100000000000
000000000000101011000000001011101111000001010000000000

.logic_tile 22 18
000000000000001011100000000001001111011100000000000000
000000000000001101100000000001011001101000000000000000
001010001010010011100000001101001111110100010000000000
100000000110101011100010101011001011111001010000000000
110000000000000111000111100111100001000000000000000000
110000001000000011000100000000001011000001000000000001
000110100000111101000011100000011111000010000000000000
000000000000100001000110101011001010000000000000000000
000010100110010000000010001101011001101111010000000000
000001100000000000000000000101001000011111010000000000
000000000000001000000010001000011110000010000000000000
000000001110000101000000001111001101000000000010000000
000000000000000111000010000001111011101111000000000000
000000000000000011100011110111011000111111100000000000
000000000001010101100000010101011100000001000111100001
000000000010001001100010000111100000001011000001000000

.logic_tile 23 18
000000000000000000000110101111111101111100110001000010
000001000000100111000010110011011000101000110001000000
001000000000000001100011010001101011111111010000000000
100000000000001111100110001101101001101111000000000000
000101000000000011100111101001111010111110100100000000
000000100000000000100110011011001001111001010000000000
000001000000010000000010001011011110110111110100000000
000000100100100001000110100101111001010110100000000100
000100100000000111100000001000011011000110100000000000
000000000000000000100011100111011011000000100000000000
000000000001100000000111100001001011000110000001000000
000000000000101101000110000000011011000001010000000000
001000000000001001100000001000011110000000000001000000
000000000000001011000000000011000000000010000000000000
000000000000000011000110100111000000000010000000000000
000000001000001111100000000011001110000000000010000000

.logic_tile 24 18
000110000000000000000010000101111100001000000000000000
000101001110000000000100000101001101101001010010000000
001000000001011111100000010101001101111001010010000000
100000000000101001100011110101101011110100010000000000
000000000000000001000110100000000001000000100110000000
000001000000100011000110000000001101000000000010000000
000000000000100011000111111001111010110110100000000000
000000000001000001000111100001111001110101010001000000
000100000000000011100011011111101100010000000001000000
000100001000000001100011100001101111010010100000000000
000010100000010001100000000011011111111001010000000000
000001001010000000000010001011011011110100010000000000
000000000000000000000010000111100000000000000110000000
000000001000100000000000000000000000000001000000100000
000101100001000000000111110011011010000100000000000000
000111100000000001000011111101000000001001000000000000

.ramt_tile 25 18
000110000000000000000010000001001100000000
000000000000000000000011100000100000010000
001000001010000000000011100101111100000000
100000000000010001000100000000100000010000
010011100110000111000111111011101100000000
010001000000000000100111010111000000000000
110010100000101000000010000101011100000000
100001000000000111000100001101000000000000
000000100000000101100000000001101100000000
000000000001000000000010001101100000010000
000000001010001011100111001111111100000000
000000000000001111100000001011100000010000
001110100000000011100000000111101100000000
000100000000010000000000000111000000000000
010011101000000101110010001011011100000000
010010000001010001100100000101100000100000

.logic_tile 26 18
000100000100000101000111101001001111010110000001000010
000010000000000000000000000101111001001001000001000010
001000000100010111000011110000000000000010000000100001
100000000000110000000111000011000000000000000010000000
000000000000000111000011000001101100000000000010000001
000000000110000000100011101011110000000010000000000001
000010100000010101000010001000011001000000100000000000
000000001110010000000011110111011100010100100000000000
000000000110000111100010110001001110000100000000000000
000000000000000000000010100000110000000000000001000100
000000000001010001100000001101001010101001000000000000
000000000110100000000000000001011011111111000000000000
000001000000000000010110010111111010000110000100000000
000010100011010000000011111111110000001110000000100000
000010000000001000000000011000011010000010100100000100
000011000000100001000010111101011000000110100000000000

.logic_tile 27 18
000000000001001000000110101101111010001001000000000000
000000000000000101000110100001101000101001000000000000
001010000100000011100000000011111010100110110000000000
100000001010000011100010101001111100101001110001000000
000000000000000000000000000101011111000010000000000000
000000000111010101000000000111011001000000000000000000
000010001000011111100010010101101101111101010000000000
000000000000101111000111101111001110101110000000100000
000000000000001101100000001101000000000000010000000000
000000000000000101000011100111001001000001110000000001
000000000000100000000000010111100001000000100000000000
000011101100000000000011000000001111000000000000000001
000000100001110111100111000000011110000100000100000000
000001000001100000100011000000010000000000000000000000
110000000110100001000000011011001110110110100000100000
110000001101000111000010000001111100111001100000000000

.logic_tile 28 18
000000001110001001000110100000001000000100000100000010
000000000000001101000000000000010000000000000010000000
001000000010001000000011100001100000000000000110100010
100000000000100111000000000000000000000001000011100101
000101000000000001000000010101100000000010000010000000
000110101110000001100011101111100000000011000001000000
000000000000010011000000010011111011111110100000000000
000000000000100000000010001111101111101110000000000000
000001000000001000000000001001001111011110100000000000
000010100000000111000010001011001100011101000000000000
000011000001010000000000000011000001000010100000000110
000001000000101111000010000000001110000001000001000000
000001000001010001000110000101001010010111100000000000
000000100101000111000010010001101010000111010000000000
000010100111001000000000000011001111000100000000000001
000010100000100001000010000000101001001001010010000000

.logic_tile 29 18
000000000001110111000000011000000000000000000100000000
000000000000111101000010000001000000000010000000000000
001010000000001000000000010011011110000000000011000001
100001000001000001000010000101110000000001000001000000
000000001011001000000000001101101110110000000000000000
000000001100000001000000001111011000110110100000100000
000100100000001000000000000011111000010100100000000000
000001000001011111010000000000011000001000000000000010
000110101111011000000000010111011010100001010010000001
000001001000100001000010100011101111100010110000000000
000000000000011000000000000001000000000000000101000000
000000100000100111000000000000000000000001000000000000
000000000000000000000110000000000000000000000100000000
000000101000000000000010001111000000000010000000100000
000000000000010000000110000000001000000100000100000000
000000000000100000000000000000010000000000000000000000

.logic_tile 30 18
000000000000000101000000000000001100000100000110000000
000000000000100000100000000000000000000000000000000000
001000000000000000000110010011111101010100100000000000
100000000000001101000010100000011100000000010000000000
110000100000000000000000001001011011000010000000000000
110000100000000001000000000001011011000000000000000000
000100000110010111000010100011001110000110100000000001
000010000000010000000010110101001111000010100000000000
000001000000001001100110100001100000000000000100000001
000000000000000101000010010000100000000001000000000000
000001000000111101100000000011011000000110100000000010
000010000111011101000010001111011010000010100000000000
001000000000000101100011100101001111000110100000000010
000000000000000000000110000011011010001001000000000000
000000000000000000000000000011101100010000100000000000
000000000000000000000000000000111101000001010000000000

.logic_tile 31 18
000000000000000011100000000001000000000001010000000100
000000000011010000100000000011001011000000100011000000
001000101110010000000110100001100000000000000100100100
100001000000100000000011110000100000000001000001000000
000000001010000101100111000011111010000100000000000000
000000000001000000000100000000111101001001010000000010
000000000110000000000000011000000000000000000100000000
000100001100000000000011011001000000000010000000000000
000001000000001000000000000000000000000000100110000001
000110000001010101000011100000001111000000000000100000
000000000001010000000110000101000000000000000100000000
000010100001010000000000000000000000000001000000000000
000001001110000000000010110000000001000010000000000000
000010100001000000000110001111001001000000000000100000
001010000000000000010000000000000000000000000100000000
000101001010000000000000001111000000000010000000000000

.logic_tile 32 18
000000000000101101100000000000000000000000000100000100
000000001000011111100000000111000000000010000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000110000000000000000000000001000000000000000001000000
000100000110000000000000000000000000000001000000000000
000000000000000000000000010011100000000000000000000100
000000000000010000000011110000100000000001000000000000
000010100000001000000000000000000000000000000000000000
000001000010001111000000000001000000000010000000100000
000010100000000000000000000011000000000000000000000000
000001001100000000000011110000000000000001000000000100
000100000000000111100000000111000000000000000000000000
000100000000000111110000000000000000000001000000100000
000000001100000000000000001000000000000000000000000000
000000000000000000000000001101000000000010000000100000

.io_tile 33 18
000000000000001000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000101100010010000001000000110000000000000
000000000010000001100011100011011110000010100000000000
001000000000000101100000001011111110000100000100000000
100000000000000101100000000101110000001101000011000000
000000000000101001000110110111100001000001100110000000
000001000000001111000111001001101101000001010000000000
000000000000001000000000001101011111010111100000000000
000000000000000001000010001101111101000111010000000000
000000001100000011100000000001000001000011100000000000
000000000110000001000000000011001110000010000000000000
000000000000000000000010000101011100000000100100000000
000000000110000001000010000000001100001001010000000110
000100000000001001000000000001101111000000100110000000
000000000000000001000000000000001101001001010000000000
110000000000000111000010010001011000010111100000000000
100000000000000000000011011101001010000111010000000000

.logic_tile 2 19
000000000100000001100111110000001110000100000100000000
000010001010010111000110000000000000000000000000000100
001000000000000001100000000000000000000000000100000000
100000000000000000000000001001000000000010000000000000
110000001110000101100111111000000000000000000100000000
110000000000100000000010101111000000000010000000000000
000000000000000000000011100011111010000010000000000000
000000000000000000000111110011011011000000000000000000
000000000000000111100010001001011000000110100010000000
000001000001000000100000000111001000001111110000000000
000000000000001000000000000101000000000000000100000000
000000000000010011000000000000100000000001000000000000
000001000000001000000010011101101110010111100000000000
000000100000000101000110110111111001001011100010000000
110000000000000111000110100101001010000010000000000000
100000000000000000100000001011101110000000000000000000

.logic_tile 3 19
000000000000000111100111000111100001000000100100000000
000000000100000000100011101001101100000010110000000000
001001000000000000000111001101001110000010000000000000
100010000000000000000100001101010000001011000001000000
000001000000000011100010110001001000000110100000000000
000010101110000000100111000000011010000000010000000000
000000000000010000000010110001001111010100000111000000
000000001110000111000011010000101100001001000000000000
000010101100000000000111001000011000000100000100000000
000001000000000000000000001111011011000110100000100000
000000000001011111000000000000011010001100110000000000
000000000000100011000000000111011101110011000000000000
000000000001001011100010010101101010000001000100000000
000000001110000001100010001001010000001011000000100000
110000000000000111000010010001011110010100000100000000
100000000000000000100110100000101111001001000000000100

.logic_tile 4 19
000000000000000000000111000011011011010111100000000000
000000001000001001000000000001011000001011100010000000
001010101010011101100111010000000000000000000101000000
100001000000000111000011101001000000000010000000000000
110100000001010001010110010000001010000100000110000100
110100001000100001100011100000010000000000000000000000
000010000001100111000000011101101010010111100000000000
000001000001010111000011010101001110001011100000000000
000000000000010111100000000011111111000000010000000000
000000000000000000000010101101001100010000100000000001
000010100000001111000010001001001100000110100000000000
000000000000000111100000001111011010001111110000000100
000010000000000000000111001001111000000010000000000000
000001000000001111000000001001010000000111000000000000
110000000000100000000000001000000000000000000100000000
100000000000011111000010001011000000000010000000000100

.logic_tile 5 19
000000000000010000000000001111101010001000000000000000
000000000000100000000000001111011101010100000000000001
001000000000000000000010111111011100000010000000000000
100000000000000101000011001011110000001011000000000000
000101000100000101000000000011000000000001000100000010
000110101100000111100010000101101110000011010000000001
000000000111010000000010100001111011001000000000000001
000010100000000111000110010111011100101000000000000000
000100000000000001000011010101101100000000100100000000
000100000000000000000010100000001010001001010000100000
001000000001010111100011101101011000000001000110000001
000010000001100000100110011111010000000111000001000000
000000000110000001100011100101101011010111100000000000
000000000000000101000100001011101110000111010000000000
110110000000001001000110011111101010000101000110000000
100101000100001101000111011001000000001001000000000000

.logic_tile 6 19
000110100001001001100011101000000000000000000100000000
000000000000000111000110000011000000000010000000000000
001000000000000001110000001101101010011110100000000000
100000001100001101000000000101001010101110000000000000
110000000111100111000111100111100000000000000011000000
110010000000011101000000000000001010000001000001000000
000000000000100101000011100001001010000110100000000000
000000000001000001100100000111111001001111110000000001
000000000001000000000000000000000000000000000100000000
000000000000101111000000000001000000000010000000000000
000011000000001011100000001101101011010100110000000000
000010100000000001000011100111101100111100110000000000
000000000000001000010010101111011110001001000010000000
000000000110100001000011111011110000001101000000000010
110100000000000000000000011011011000100000000010000000
100100000000000101000011000001001000000000000000000000

.logic_tile 7 19
000001000001001000000000001101001100000000100000000000
000000100000000111000011001111101011010000110000000000
001000000000000001100000010000001000000100000100000000
100000000000001011000011110000010000000000000000000000
110100000001000000000111100000000000000000100100000000
010000000001100000000110000000001111000000000010000000
000000000000101101100000000000011010000100000100000000
000000001011010101100000000000000000000000000010000000
000010100001000001100000000111011011010111100000000000
000000000000000000000010000001101001000111010001000000
000000000000000000000011101000000000000000000100000000
000000000100000000000000001011000000000010000000000000
000000000000000000010111010000000001000000100000000000
000000000000000000000011000000001000000000000000000000
000000000110000000000010001111101011111001010000000000
000000000000000000000110111111111000010001010001000000

.ramb_tile 8 19
000000100000000000000000001000000000000000
000001011000000111000000000011000000000000
001010000110100000000000010111000000000000
100001000001010001000010100101000000000001
010100000000010000000111000000000000000000
110000000000001001000100000011000000000000
110010000000000011000000000011000000000000
100001101100001111100000001011100000000000
000001000010001000000111011000000000000000
000000100000001111000011000101000000000000
000000000000000011000000001111100000000000
000000000000001111000000001111000000010000
000010100000000111100000000000000000000000
000000000001000000100000000001000000000000
010100001011000111000000011001100001000001
010100000000100000000011010011101010000000

.logic_tile 9 19
000011000110000000000000010000000000000010000110000000
000001000000000000000011110000001001000000000000000000
001100001100101011100011100000000001000000100000000000
100000000000010011100100000000001000000000000001000000
000000001111000000000000001001101111111000000100000000
000000100000101111000011101011101000010000000001000000
000000000000110111000000011011011110110101010000000000
000000000000110000000011010111111010110100000010000000
000000000000000001000111000101011111000001000001000000
000000001010000000110110001011111111010010100000000000
000000101110000101100000010000000001000000000001000000
000001000001000000100010100011001100000000100000000000
000000000000001000000010000101101111001111110000000000
000000001000001111000011101111111010000110100001000000
110100000000010000010010000000000000000000100100000101
100100000110101111000011110000001101000000000010000110

.logic_tile 10 19
000000000000001000000011100000000000000000000110000000
000000001010000111000000001011000000000010000000100100
001000000000000000000010101111101110111100010000000000
100000000000100000000011101101001001111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000001000000000010000000000000000100110000000
000000000000001111000011010000001100000000000000000000
000001001100000011000000000000011000000100000000000000
000010100010000000100011000000010000000000000000000000
000110001010000001100000000011100000000000000101000100
000010100001010000000011110000100000000001000001000000
000000100001001111000111001101101110101011010000000000
000000001000101111100000001001001000000001000000000000
000000000001100001000000000000000001000000100000000010
000000000001110000000000000000001100000000000000000000

.logic_tile 11 19
000110000000001000000011101001011001110010100000000000
000101000000001111000011100011111110110001100000000000
001000000000001000000011100000001100000100000000000000
100000000000001101000000000000010000000000000010000000
010000000000000111000110100011111011000101010000000010
010010001110100001000100000101101000000110100000000000
000000000001011000000000001000000000000000000000100000
000010100000100111000000000111000000000010000000000000
000100000000001000000000010000001110000100000100000010
000000000100101111000011100000000000000000000000000000
000000000000100101100110101000000000000000000100000000
000000000001011001100000000011000000000010000000000010
000000000000001000000000000000000000000000000000000001
000000000000001011000000001101000000000010000000000000
110001000001010001000000000001001100010100000000100000
100010000000001101000000000000001010100000010000000000

.logic_tile 12 19
000010000001001000000011100001111010000111000000000010
000000000000000111000000000001100000000001000000000000
001000001110001011100111100101100001000010100000000100
100010100100001111000111110101101001000001100000000000
110111100001010111000011101001101110101001110000000000
110001000000101001000100001001011011101000100000000001
000000001000001111100111011000000000000010100000000000
000000001110000111000110011111001110000000100000000000
000010100000000000000011100000001100000100000110000000
000100000000100000000100000000010000000000000000000000
000010100001000000000000000111100000000000000001000000
000000000000000000000000000000000000000001000000000000
000010000000000000000110010001101000000111000000000000
000000000000000011000011100101110000000001000000100000
110000000110000111000000010101111001000110000000000000
100010100000000000100011001111001011000001010000000000

.logic_tile 13 19
000000000001010001100011100001001000000000100000000000
000000000000001001000100000000011111101000010000000000
001000000000000000000010001001000001000011100000000000
100000000101010000000100001001001010000001000000000000
110100000101001000000010100101000000000001110000000000
010100000000101111000011110011101011000000100000000000
000000000000000000000000000111101100001101000010000000
000000000000000111000000001101000000001000000000000100
000010000110001000000000010101001001111011110000000000
000001000000000001000011111101111111010010100000000000
000000000101000000000111010000011100010000000000000000
000000001111010000000010000001011001010110000010000000
000000000000000000000110100101011110000010000000000000
000010100010000000000100000001010000000111000000000000
110001001010000101110110101000000000000000000110000000
100000000000000000000110001011000000000010000001000000

.logic_tile 14 19
001000000000000000000110000001000000000000010000000100
000010000000000000000011101111101101000001110000000000
001000001110001111100000001000011011000000100000000000
100000000000000111100011110111011100010100100010000000
010000101000000000000010010011000001000010000000000000
110010000000000000000010101001101111000011010000000000
000110101110100000000111111000011000000110100000000000
000110001111010000000010100001001101000000100000000000
000100000000000000000111010101001110000110100001000000
000000000000000000000110000000111110001000000000000000
000100000000100001100000001111000000000000010000000000
000001000001000000000000001101101001000010110000000000
000000100001000001100010011000000000000000000100000000
000000000000000111000111001001000000000010000001000000
000010101100001000000010000000000000000000000110000000
000000000000000101000000000111000000000010000000000000

.logic_tile 15 19
000000100000001111000000010001111111000110100000000000
000000001010000111000010000000001011000000010000000000
000001001100000001000110000001001010000100000000000000
000000100000000111100000000000111111101000010000000000
000000000000100000000010110011011100001000000000000000
000000000100010111000010101111100000001110000000000000
000010100000100111100111000001011000000010000000000100
000000000000010000100100000101001000000000000000000000
000000000000000001000011100101001101010000000000000000
000001000000000000000100000000111101100001010000000000
000000000110011101100000011111111111101111110000000000
000000000011010001000010001111011001101101010001000000
001000000011010000000110101000001101000110100000000000
000000000001110000000111110101001011000000100000000000
000110000100000111000111110011101010010000000000000000
000101000001010111000111110000011111101001000000000000

.logic_tile 16 19
000100100100010101100000001111001011011101000000000000
000000000000000000000000001101101000001111000000000000
001010101110000000000111000000001100000010100000000000
100000000000000111000100001101011000000110000000000000
010000100001011000000011101101011100001101000000000000
110100000000000101000011111101000000001000000000000000
000010000010000000000010000000001100000100000000000000
000000000001000001000000001101001110000110000000000000
000100000001001111100000000001001010010000000000000000
000000000000000001000011110000011100100001010000000100
000000000000000001100110101000011110000110100000000000
000000000001010000000100001001001100000100000000000000
000000001010000001100110010011111010001000000000000000
000000000000000111000011110111101111011100000000000000
110000001010000111000000000000000001000000100110100000
100000100000001001000000000000001110000000000010000000

.logic_tile 17 19
000101000000001111000011111011101101000000010000000000
000010001000000001000110100011011111000010100000000000
001001001000000111000000000101101100000100000000000000
100000001011000000100000000111100000001001000000000000
000000101001100001100000010001111010010000100000000000
000010000000111111000011010000001001000001010000000000
000000000000000000000111100101111110010000000000000000
000010100000000001000000000111101010101000000000000000
000101000001011000000011010001001000100011110000000000
000000101000101001000111111011011110010110100000000000
000001000000101001100000000000000000000000100000000000
000000100001010001000000000001001001000010000000000000
000000001000000001000110010101001111000001010001000000
000001000000000111000010010101111110100001010000000000
000000000000100001000011011001001110010110110101000000
000000000000110000100011111111011011010110100000000000

.logic_tile 18 19
000100000000000101100111111000001010010100100000000000
000000000000010000100110000111011101000000000001000000
000000000000000000000011000101001100001000000000000000
000000000000000000000100001111001110101001010000000000
000000100000011011100110010011011011110110100000000000
000000000000000111000010100111001011111100000000000000
000000000000000011100111000101111111100010000000000000
000000001110001001100100000101011001001000100000000000
001010100000000001000000010011111110000000010000000000
000001000000010111100011001101011111000010000000000100
000000001000100011100000010011000000000001110000000010
000100000001000000100010001101101001000000100000000000
000110100001101001000010010011000000000000000000000000
000001000000000001000010010111000000000011000000000000
000001001000001001000111111011101000001100000000000000
000010100110000111100110000111111000000100000000000000

.logic_tile 19 19
000000100000000111100110000101111101100010000000000000
000010000000000000100011101001001010000100010000000000
001010101000101001000011001111101110110110100000000000
100000100001011011100100000001011000111100000000000000
000100000000000001110000010001011111111110000000000000
000100000000000011000010001011001011101101000000000000
000100001001010111000111110111111101000000100000000000
000000000000100011000111000000011000000001000000000000
000100000010010000000010001101011001101000010000000000
000000000000000000000011101101111101100001010000000000
000001001100101111100010010000000001000000000000100000
000000100001000001000011011011001101000000100000100000
000000000101010000000111000101101011010110000101000000
000010000001100000000011010000101100101001010000000000
000001000000001101000000000101011000111111110100000000
000000000000000011000000001111001001111110110010000000

.logic_tile 20 19
000000100000001000000110001111011110101011010000000000
000000000000000001000000000111001010000111010000000000
001001000000101111100111100101100001000010000000100000
100000100011001111100100000101001001000011000000000000
010010000110000001000111100111001000000000000000000000
110000000000000011000011010000110000000001000000000000
000001000110000111000111101001001111101010110000000000
000000101000011001000010101101011101101001110000000000
000000000000000001000000001000011010000110000000000000
000000000110000000000000001011000000000100000010000000
000010001101010000010011011111011010010000110000000000
000000000000100000000011110001011100000000110000000000
000001000010010011100110101000001011010010100000000010
000000100111000111000110001111011000010000000000000000
000001000000100111000110000011100000000000000100000000
000010101100010001100000000000100000000001000000000000

.logic_tile 21 19
000000000000001000000110110001101110101111000000000000
000010000000001011000111011101011010101001010000000000
001000001010101001000111010001011111010000110000000000
100000000101010001100111011011011001000000010000000000
000100101001000011100111110111101010111111100000100000
000001000000110000000010011001011010110110100000000000
000000000000001111000000001001111100111111010100000000
000000001110001011000000001011011110111111110010000000
000010001110001111000010000000001100000000100000000000
000000000000011111100000001101001010000010000000000000
000000001100100111100111111000011011010010100000000000
000000000000010000100011111111001010000000000000000010
000000000001011001000000001000001000000000000010000000
000000001110000001100010001001010000000010000000000000
000010000001001000000110001111001101111111000000000000
000001000001111001000010000101001100010110000000000000

.logic_tile 22 19
000100000000100101000000001111000001000011100001000000
000000000001010101000010100101001001000001000000000000
001100000000000000000111001001001010101101010000000000
100000000000000011000111110101101011101110000000000000
000000100000000111100111000011000000000000010000000000
000000000000000111100010001101001100000001110000000000
000000101010001001100000001011001110000011000100000000
000001000001000011000000001111100000000111000000000000
000011000000000001100010011101001111010111100000000000
000010000000001111000010000111011000000111010000000000
000001000111000000000000001011000001000010100100000000
000010100000100000000000000111001111000001110000000001
000000000000001101100110100001000000000010000000000000
000000000110001111100110011101000000000000000000000000
000010000011010011000000000001001111111111110100000010
000000001010100001100010011011011001111001010000000000

.logic_tile 23 19
000000000000000000000011101111111110101011110100000000
000000001000001001000010101111101101100011110000100000
001110000010100001100111111001101101101111010110000000
100100000011000011010110101111111011011111000000000000
000000000000000000000011100001100000000000000000000000
000000000000001111000111010000101100000001000000000000
000110000000100111100111100001011000000111000000000000
000001000000000000000011000101100000000010000010100000
000010100000000111100000010000001010000110000000000000
000000000000000111100010001101011110000010100001000000
000011100001010000000000000101111010101001110000000000
000010101010010000000000001001101100010001110000000000
000000001100000101100000000111000000000001110000000010
000000000000000000110010001001101000000000100000000000
000000000001001000000110001000000001000010000000000000
000000001010001111000011101001001000000000000000000000

.logic_tile 24 19
000000001101000001100011100001111101111111100001000000
000100000000000000000100001101111000101001000000000000
001010100010000111100011100000000000000000000100000010
100001100000011001100110010101000000000010000000000000
000000001000001111100110001001101101000001110000000100
000000000111001111100000001001011111000000100000000001
000000100000000101100111100111001101010000000000000100
000001000000000000110000000011101000010110000000000000
000000000000001101100111101011101000000001000000000000
000000000110001011000000000101010000000111000010000000
000001001110000111100010001111101110000001110000100000
000000000000000000100000000001011111000000010000000000
000000000010100111000111100001011001000000100000000010
000000001011010000000010101111001011101000010000100000
000100000001000001000110101101001110001000000000100000
000100001010000000100000000001001101001101000000100000

.ramb_tile 25 19
000001000000000011000011100011101100000000
000000110000000000000011110000010000000000
001000100000000000000000000111001010000000
100000000000000001000010010000000000000000
010101101010001001100110101011101100000000
100010000110000111100100001011110000000000
110000000001000011010000000001101010000000
100010101010100000000000000001100000000000
000000000000000000000111100001001100000000
000100100000100000000000001101110000000000
000000000000000011100111010111101010000000
000000000100000000000111100101000000010000
000000000000000011100000000111001100000000
000001000000000000100011101001110000010000
010011000011010111000000001101101010000000
010011101101110001100000000111000000000000

.logic_tile 26 19
000000000100100111000111100101111101000100000001000100
000000000000000000100000001101111110101000010000000010
001000000000000000000000000111111101010100000000000110
100010000000001111000000001001001110100000010000000000
000001000000000000000111100011001110001000000010100000
000000100000000111000010111111000000001101000000000000
000000101010000000000111000011111110000000100000000100
000011100000010000000110111001101101101000010000000000
000000000001010111000010100000000001000000100100000001
000000000000100000100100000000001011000000000000000000
000000100000100000000010110001111110101111010100000000
000000001000011101000110000101011111111111100010000000
000000000000001101000111100001000000000000000100000001
000001000000000111100010000000000000000001000000000000
000010100010011111100010000111011110001001000000000010
000000000001000001100000001101001001000101000000000000

.logic_tile 27 19
000000000000000000000000001011001010001001000001000000
000000000000000000000010010111010000001010000000100000
001000101001001011100011100000001101010100000000000000
100010100110101011100000001101001101010000100001000000
000000001110000101100000001001101010111111010100000010
000000100000000101100010000001101101111111000000000000
000110100001101001000000010000011100000100000100000100
000010001110111101000010000000010000000000000000000000
000001000000000001000000001011111001111111110100000000
000100000000000111000010010011011111111001010000000001
000000000110010001100111111001001010001100000000000000
000000001001011001000011000101101110101100000000000000
000111000000001000000000000000011000000000000000000000
000010000000001001000000001001000000000010000000000000
000000000001010001000111101101011010101011110101000000
000000001000010000000100001101001110001011110000000000

.logic_tile 28 19
000000100000000000000111010011001100100000010000000000
000000000000000011000110010101101011100000100000000000
001010100000001111000000011011011111011111110001000000
100000100001001101100011101111101110111111110000000000
000001000000000111000010011101101011100010000000000000
000000100000000001100011111101011101000100010000000000
000001000000001111100111000000000000000000100110000001
000010101110101001100110000000001111000000000000000000
000000000100001001000111111000001010000010000000000000
000000000001001011100110000001000000000100000000000000
000001000101010000000000000111011110000010000000000000
000100000000000000000011100000110000001000000000000000
000010100000000000000110110001011010110011000000000000
000000001110000000000110110001111001000000000000000000
010001000000011001100011110001101101111000000000000000
110000100110100001000110001011101000010000000000000000

.logic_tile 29 19
000000000001000000000011111011100001000001100000000000
000000000000000000010011010101001011000010100000000001
001000000000001111000110100001111111001110000000000000
100000000000011111010011111001111111001011000000000000
010000000000001000000000000011011000010100000000000000
010000001100000101000000000000111101101000010010000001
000000000001000101000011100011111011010100100010000000
000000000110011011000100000000111101000000010000000000
000000000110000001000110101001111111000011100000000100
000010000000000000000110010001001110000011000000000000
000010100100100011000110101001111011000110100000000100
000001000000010000100011100111001000000001010000000000
000100000000010001100000000011001010111110110000000000
000100000000000000000000000111001101111101010001000000
000100100000000011100110011000000000000000000100000000
000000001110000111100011100101000000000010000000000001

.logic_tile 30 19
000000100010000000000110101111011000111000100011000000
000100000000000000000000001111011010101000010000000000
001000000000001000000111000000001100000100000100000000
100000000000001001000000000000000000000000000000000000
000010000000100001100011011011011001111000100011000000
000000000000010000000111111111111100101000010000000000
000000000110010001100000000101011000010100100000000000
000000001010010000000010110000101011001000000000000000
000000000000001000000010000000001110000100000100000000
000010100000000001000100000000010000000000000000000000
000010000010101000000000011111111101110100010000100000
000001000000010001000010001101111001010100100001100000
000000000000010000010000011000000000000000000100000000
000000000000000101000010000101000000000010000000000000
000000000000000000000011000000000000000000100100000000
000000000000010000000000000000001001000000000010000000

.logic_tile 31 19
000001000000100111000000000000001011000000000000000000
000010000001010000000011101101001001010100100000000000
001001001110000101000010100111000000000010000000100000
100010000111011101010011100001100000000000000000000000
010010100000000000000010100101011001010000000000000000
010000000000010001000000000000001001101000000000000100
000010100000000101000010100000001100010110000000000000
000100000011000000100100000111011000000000000000000100
000010000000000000000000011000001111010110100100000001
000001000000000000000010110001011010000000100000100110
000110100001010000000000000000011010000100000000100000
000000000001000000000000000000000000000000000000000000
000000000001011000000011111001111000000010000000000000
000011000000100001000110111101011011000000000000000010
000000001010010000000000000001100001000000010000000100
000000001010100000000000000101101001000000110000000000

.logic_tile 32 19
000001000000100000000000000000000001000000001000000000
000010100001001101000010110000001001000000000000001000
000011000010100000000000000000000000000000001000000000
000011000001000000000010110000001011000000000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100011100000001010110011000000000000
000000000000110000000000000001001000001100111000000000
000001000000010000000000000000100000110011000000000000
000000001100001000000000010000001000001100111000000100
000000000000000011000011010000001100110011000000000000
001010100000000000010000000011001000001100111000000000
000000000110100000000000000000100000110011000000000100
001001000000000000000000000000001000001100111000000000
000010100000000000000000000000001000110011000000000000
000100000010000000000000000000001000111100001000000000
000010001010000000000000000000000000111100000000000100

.io_tile 33 19
000000000001000000
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000100000000010110000000001000000100000000000
000000001011010000000011010000001001000000000000000000
001000000000000000000000010000011010000100000000000000
110000000000001111000010110000000000000000000000000001
110000000000000111000000000000000001000000100000000000
110000000000000000000000000000001000000000000000000000
000010000000001101100011100101000001000001000000000000
000001000000000011100011001001001010000010100010000000
000100000000000000000000000000000000000000000100000100
000100000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000011101000000000000000000001000000
000010100000000000000100001101000000000010000000000000
110000000000000000000000001000000000000000000000000100
100000000000000000000000001101000000000010000000000000

.logic_tile 2 20
000000000000000000000000010111000000000000000110000100
000000000000000001000010110000100000000001000000000000
001000000001011111100111001101011000001001010010000000
100000000000001111000000001011101010000000000000000000
110001000000000111000110000011011110010111100000000000
010000000000101001100011100001001010000111010000000000
000100000000001111000000000111101111000000000000000000
000100000000000111000010001101111010000110100000000000
000000000000000011100010000001111000000000000010000000
000000000000000000100110000000101000001001010000000000
000000000000000000000110000000011100000100000110000000
000000001100001001000100000000000000000000000000000000
000000000000000000000010111111101100010111100000000000
000000000000000000000111100101111001000111010000000000
110000000000001001000110101001011110000110100000000000
100000000000001101000010001101001100001111110000000000

.logic_tile 3 20
000000000000000000000111010101111001010000000000000000
000000000001110000000110111011001000110000000000000000
001000000110001011100111110111011000010000000000000000
100000000000000001100010100101011011110000000000000000
000000001100001001100111110111000001000001000100000010
000000000000001101000010100101101011000001010000000000
000001000000000000000111110011100001000010000000000000
000010000000000001000111101001001011000011010000000000
000101100001000000000111000011001010000110100000000000
000110101110100001000010000011101001001111110000000000
000000100000000101100010101000011101000110100000000000
000010100000000001100100001001001100000100000000000000
000000000000000111100000010111100001000001000100000000
000000000010010000100011011101101110000011010000100000
110000000000000001110000011000000000000000000000000000
100000000000000000000011101011001010000000100000000000

.logic_tile 4 20
000000000100010000000000010011101110000110100000000000
000000000000100011000011110111011010001111110000000000
001000000100000111000000010000001010000100000100000000
100000000000000111000010010000010000000000000010000000
010100000000000001000111101111001010010111100000000000
010000000000000000000111100101111111000111010000000100
000000100001001111000111010000000001000000100100000000
000001101010000001100011100000001110000000000010000000
000000000000000000000000000011111011000110100000000000
000000000000100001000000000001111000001111110000000000
000000000000000111110111000001111011000000010000000100
000000000000001001100000001111111010100000010000000000
000000001010000001000110111111011100000000010000000100
000001000010000111000110100011011100100000010000000000
000000000011010000000000000000000001000000100110000000
000000000000100101000000000000001000000000000000000000

.logic_tile 5 20
000000000000100011100110110111000001000001110000100000
000000000000011001100111110001101101000000110001000000
001000001010000000000000010001100000000000000100000000
100010001100101101000011110000000000000001000001100110
010000000000011000000111110101100000000000000000000001
110001000110101111000010010011000000000010000000000000
000000001010000000000111110011001000111001010010000000
000000100000000001000111100001011100110000000000000000
000010100000000001100000000101001000000000000000000000
000010100000000101100000000000010000001000000000000000
000000000000001000000111001111011010010111100000000000
000001001000000001000010011101111111000111010000000000
000000000000000000000010110011111011010110000000000010
000000001000000000000010001111101001111111000000000000
110000000000100001100000000011111111010100000000000000
100000001111011111000000001101001110000100000000000000

.logic_tile 6 20
000001000000000101100000001101100000000000000010100000
000000001000000000000010101001100000000010000001000000
001000001110000111100111101011011010010000000001000000
100000000000001001100110111101111100000000000010000000
110001000000100001000011111111101011101000010010000000
110000001011010000100111111111011001110100010000000000
000000000001100000000011100001001011010000100000100001
000000000000110000000111110000111111101000010000100010
000100000000001111000000000111011000010111100000000000
000010000000000001100011100101111110000111010000000000
000100000110000000000000000111111001101000010000000000
000101000000000000000000000001101000110100010000000000
000000000000000001000011111000000000000000000100000000
000001000000100000010011010111000000000010000000000000
000000000100001011100110110101001101010000100000000000
000000000000000011000111010000101111101000010010000001

.logic_tile 7 20
000000000001110000000110110000001000000100000100000000
000000000001110101000111000000010000000000000000000010
001001001000000011100111100000011100000100000100000000
100000000100000000100100000000000000000000000000000010
010110100000000000000110011011111010101110100000000001
010001000000010111000111111101111101011100000000000000
000001000000000000000010010111100001000000100000000000
000010100000010000000111000000001000000001010010100000
000000000000000000000000000101000000000000000000000000
000000000000000000000010111111100000000010000010000000
000000001000010000000111100000000000000000000100100000
000000000000001001000000000101000000000010000000000000
000000001101110000000010000001101111100000010000000001
000001000001010000000010001101111111100000100000000000
110001000000000001000111000001000000000000000000000100
100010001110000000100000000000000000000001000000000000

.ramt_tile 8 20
000000000001000000000000000000000000000000
000000010001011111000010010111000000000000
001000000001010000000000001011100000000000
100000010000000001000000000011100000000000
111000000000000011100111000000000000000000
110000000000000000100100000001000000000000
110011100000000000000111011101100000000000
100000001111000000010011011101100000000000
000000000001010111000111000000000000000000
000000000000000000000010001001000000000000
000100001010000001000000000011000000000000
000100001010000000000010011011100000000000
000000100000000001000111000000000000000000
000001000000000000000111000101000000000000
010000000000000000000000000101000000000000
010000100000000000010000001111101100000001

.logic_tile 9 20
000000000000000000010110101000000001000000100010000000
000000000111000111000000000111001001000000000000000100
001010100001000111000000010001000000000000000100000001
100000000110101011000011110000000000000001000000000000
110011100000101000000010001000000001000000000011000000
010001000001010011000000000001001110000010000001000000
000000001000001001100000001111101011111001010000100000
000000000000001101100000000011011010010110100000000000
000100000000000001000000000111000000000000000110000000
000000100110100000100011110000000000000001000000000000
000000100110000111010000001000000000000000000100000000
000000000001010011000000000001000000000010000000000000
000000000000000000000000001001001101100000010000000000
000000000010000001000000000101101100010000010000000100
000010100110000111000000000000000000000000100100000000
000000000000010000100000000000001010000000000000100000

.logic_tile 10 20
000100000000000000000000011111111011011111110000000000
000000100110000000000010110101001000001011110001000000
001000000000000101100111101000000000000000000110000000
100000000000000101000010011001000000000010000000000000
110010000000000000000000000111100000000000000100100000
110001000001000011000010000000100000000001000001000000
000000001000001001100111000111100001000010100011000100
000000000000001011000110011111001100000010000000000000
000010000000000000000010000000001101000000000000000001
000001001000000000000111110111011111000100000000000010
001000000011000111100110001011001001101101010000000000
000000000000100000100000001011111011011000100000000000
000010100001000011100111010101000000000000000100100000
000000001000000000000111010000000000000001000001000000
110000000010001111000010000101111001111001010000000000
100000100001001101000011111101111000100010100000000000

.logic_tile 11 20
000100000000000000000000010000000000000000100100000000
000000000011000000000011100000001101000000000000100000
001010100000000000000000001000000000000000000000000000
100001000000000000000000000011000000000010000000000000
011001000001100111100010000011000000000000000110000000
010000100001010000000000000000000000000001000000100000
000000001001000111000000000101000000000000000010000000
000000000000100000000000000000000000000001000000000000
000111100000010011000000011000000000000000000110000000
000111000100100000100010110101000000000010000000000000
000110100000000101100010000000001010000100000100100100
000100000000000000100000000000010000000000000000000000
000000001000000000000000010011100000000000000110000000
000000000001000000010010010000100000000001000000000000
110000100000000000000000000000000000000000100101100000
100000000000000000000000000000001111000000000000000000

.logic_tile 12 20
000010000001011101100011100011101100111001110000000001
000000000000001111000011101111001000010111110000000000
001001000000001101000110101011100000000010000000000000
100010000000000001100111111101101000000011010010000000
010000000010001111000010000001000000000000000000000000
010000001100100111000010110000101101000000010001000000
000001001110000000000011110000001100000100000100000010
000010001100000000000011100000000000000000000000000000
000000100000000111000010001111011000100000000000000000
000001000010001111100011010111111010110000010000000000
000001000000000011100000011001101110110000000000000000
000010000000100000000011100001001011110010100010000000
000110100000000111010011101000001011000010100000000000
000000000001010000000011111011001001000110000000100000
000000001110110111000000000101011011110001010000000010
000000000001010000100010001011111111110010010000000000

.logic_tile 13 20
000000000000100001100000000101001100101000010000100000
000000000000010000000000001101101010000000100000000000
001000000000010000000111000101001100101000000000000000
100000000000000101000011111101001100011000000000000000
110100000000000111000110000011001011000110000000000101
010000001010000111100010000000001010000001010000000000
000000000000000001000000001000000000000000100000000000
000000001100000001000000000011001111000000000000000000
000000000001001111100111100111101101000110100000100000
000000100000001011000011110000011001001000000000000000
000010100000000011110010000001101111110000000000000010
000001000000000000000000000001011101111001000000000000
000000101011010001000111011101111001111001110001000000
000010100100000000000011010111011111010100000000000000
000000000001010011000110100000001110000100000100000010
000011100000100001000100000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000010111111001000110100000100000
000010000000100000000011010000011010001000000000000000
001010100000000011100111000101100000000000000101000000
100101000001001111100110010000100000000001000000000000
010000000000001000000000010101011010000110000000000000
010010000000000111000010110111110000001000000000000000
000110000110000101000111101011001110000110100010000000
000100000000000000100111101111111010001001100000000000
000010100000101000000010011111000001000001110000000100
000000001000001011000110001001101111000000010000000100
000001000000000000000000001000001100000100000000000000
000000100000000000000000001111001010010100100010000000
000010100000000001010110111000001101000100000000000000
000000000000100000010010001111011001010100100000000000
000010101100000000000110011001100001000010100000000000
000000000000000001000010000001001011000010010000000000

.logic_tile 15 20
000000000001000111100110101001000001000001100010000000
000000001010000101000011000111101111000010100000000000
001000000000001101100010101111000000000001000000000100
100000001110000001100000000001001000000000000000000000
010100000000000000010111001011101110110111110010000000
110000000010000000000110101101101100111001010000000000
000000000010010001100010000111011100000100000000000000
000000001110101111000000000000110000000000000000000000
000000100000101000000110000000000001000000000000000000
000101000001000001000011100001001101000010000000000000
000010100000001000000111110001101100101000110001100000
000000000001010011000111001011011011111100110000000000
000000000000001001000011000001011011101000010100000010
000000000000001011000000001001001100111001110000000000
000010000001010101000010000111111011010000100000000110
000001100000100000100000000000101001101000000000000000

.logic_tile 16 20
000100000100001111100000010101101101111011110101000000
000000000000100011000010001001101101111111110000000000
001001000001010011100011110111011111100011110000000000
100000100000100000100011011011111111010110100000000000
000000000001000101100010101000001110000000100000000000
000000001000000000000000001111011111000010000000000000
000001000001011000000011101001001101001000000000000000
000000000111000001000110100001001110101000010000000000
000010100000001001100110110001111100000000100000000000
000000000000001101000111100101101101000001110000000000
000001000001111011100000001101101010110110110101000000
000000100000111101010010010111111000010110110000000000
000000000010000000000111110101111111000001000000000000
000000000001000000000011010001001001010110000010000000
000011100000001000000010000000011101000000000000000000
000010100000001101000010000001001010010110000010000000

.logic_tile 17 20
000101000000000000000010001101011001100000110000000000
000110001001000000000111000011101101110000100000000000
001000000001000111000000011111111010000010000000000010
100000000010100000000010111011000000000110000000000000
000000100001010111000111011001011101000100000000000000
000001001000100000000011011001111110000110000000000000
000100001010001011100000001101001010101011010000000000
000110101111001111000000001111011110000111100000000000
000000000001001000000110011011001110101001010000000000
000000000000000001000010110011101011100001000000000000
000000000001110000000010010111001101111011110101000000
000000001100000011000010001111101010101011110000000000
000010100000000001100010010111101010101011010000000000
000000000100010001000110000101111001001011010000000000
000000000000001011100000000111001101010000000000000000
000000000000001011000010001001011110110000100010000000

.logic_tile 18 20
000000000000001000000000011101011110101011010000000000
000001000000000001010011011111101001000111100000000000
001000000111101111000010110111011101111111000100000100
100100000101110101000011000111011001011111000000000000
000000000010000101000010010000000000000010000000000101
000000000001000001000111000000001111000000000000000100
000110001100000000000000011001001011000000000000000000
000001000000000000000011111101011000101001000000000000
000000001101000000000010000011000001000011010101000000
000000000001010000000000000101101001000011110000000000
000011101100000011000000011000011001010010100100000000
000011000000000000000010101111001100010110100000000001
000110100000101001100010101101000000000000000010000001
000001101010001011100000000111000000000011000000000000
000000000000101101000010010000011110000010000000000000
000000000001010011000011100000000000000000000010100000

.logic_tile 19 20
000000100000001111000110110101101101111110110100000000
000000001101001111000011110101011010111111110010000000
001001000000000000000011110001101110101111000000000000
100010000000011111000010000001001010010110100000000000
000000001010000001100010010011111000111110000000000000
000000000000000001000010000111011011011110000000000000
000000000110101011100000000001011001110110100100000000
000000000000001111100010111001011111111101010010000000
000110100000000011000010000101111111110110100100000000
000000001010101001000010001001111001110110110000000100
000000000010010001000000010011001011000100100000000000
000000000000100000000011100000011100000000000000000000
000000000000010011100000001011000000000001010000000010
000000000010000111100000001111001101000001000001000000
000011001000000001100111110011111110111111110110000000
000011100000010000000111111101101110111101110000000000

.logic_tile 20 20
000010101110000000000010011111000000000000010000000011
000000000000000000000011000111001001000000000010000001
001001000000111101000011010011001100000000000000000000
100000100000111011000011100011011001101001000001000000
110000000111010111100000000011101101011111100111100100
110000000000000000000010100101111101111111100001000000
000100000000100000000111000001011111111110110000000010
000000000001001011000000000111101001111001110000000000
000000000000001101100010000000001101010000000000000111
000000000000001101100011110000011111000000000000000100
000000000110000001100110011101111101110110100100100000
000000000001000001000010000001101100111001110001000001
000100000000000000000011111111000001000010100000000000
000000000000000001000010000011101011000010110000000000
000000000001010111100111100001111001000110100000000000
000000000110100000000000001101101010001001000000000000

.logic_tile 21 20
000000000000001001100000010111001110110110110111100001
000000000001000001010011100111011000010110110011000001
001010000000001101100111010111001010010010100000000000
100101001010000011000010000000011111000001010000000000
110100000000001101000110000001101101000001000000000000
010000000000001101000010001001111001010110100000000000
000000001110001011100000000101111110011111110110100011
000000001101000011000000000001001010101011110001000000
000000000000001000000010001011011100000010000000000000
000000100000000011000010010001110000000110000000000001
000000000000001101100010001011001011000010100000000000
000000000111010111100011101111001100000011010000000000
000100100000000101100000001101101011010000000000000000
000101000000000111100010000011011101010110000000000000
000110100101010001100111101111111101101000000000000000
000000000000100000000010001001111000010100100000000000

.logic_tile 22 20
000000000000000011100010110001011111011110100110100000
000010100000000011100110101111111000111111110001000011
001101000110001000000010110001000000000001000000000000
100000000001011101000011110001101011000001010000000000
110010100001010000000010100000001110000110100010000000
010000000000101111000010011101011000000100000000000000
000000000000000011100011000111111100000110100000100000
000000001010000000100011000101101101001111110000000000
000000000000000000000011010001111011000110100001000000
000000000000000000000111010000111010000000010000000001
000000000000001001100011101111011001111111100100100011
000100000000101011000111010011011110010110100001000000
000000000010000001100110101011100000000000010000000000
000000000000000000000011101101101011000010110000100000
000000000001000000000111100011111110000110100000000000
000000000000101011000010011011111010001111110000000010

.logic_tile 23 20
000000000000001000000111001001001011000000110000000000
000000100000000111000011000101111011100000110000100000
001000000011000111100011111011111110011110100000000000
100000001100000000100011110011111111011101000001000000
010000000000101000000011100011011000010111100000000100
010000000001010101000110010011111000001011100000000000
000100100000101011100010001000001110000110000000000000
000111000001011111100100000111011010000110100000000000
000101001000000000000011100000000000000000000101000000
000000100000000001000010011011000000000010000000000000
000000000000001011100011100011100000000000000100000000
000000001010100001100111000000000000000001000010000000
000001000000000111000111110011111001101111010000000000
000010000000000000100011000111101001000111010001000000
110010100010001000000110001111001011101011110000000000
100000000000000111000000001011011010000111010000000000

.logic_tile 24 20
000000000000000101100010111111011100000000010000000010
000000100000001001100110111111001101000001110000000000
001000100000001000000000011001011110000000100001000100
100001000001001001000011000011011000101000010000000000
000001000000000111000110010000000000000000100100000001
000100000000000000100110010000001010000000000000000000
000100000000000000000000000011111111001001000011000100
000000000110001111000000001011011100000101000000000000
000000000000000000000011111101100000000011100000000000
000000000000000000000110001001001111000001000000000100
000010000100000011000000000001011111001001000010000000
000000101100000001100000001101111100001010000000100000
000000000000001000000111101111111100000001110000000000
000001000000000101000100001111101011000000010000000001
000010000001000000000011010111111001001101000000000010
000001000000000000000111101001101100000100000000000000

.ramt_tile 25 20
000100001110000001000010000101101000000000
000000000000000001100110000000010000000000
001000000010010000000111010001001000000000
100000000000000001000011110000010000000000
110000101110001011100000001011101000000000
010001000000001111000010001001010000000000
110000100100011011100000000011101000000000
100011101010100111000000000011010000000000
000000000000000111100000001101001000000000
000000000000000000100011100101110000000000
000000101010000011100000001111001000010000
000000001100001001000000001001010000000000
000000001010000001000000000001001000000000
000000100000000000100000000101010000000100
010100000000110001000000000111101000000000
010100000110110000000000000101010000000000

.logic_tile 26 20
000000000101000000000011100011100000000000000110000000
000000000000000000000000000000100000000001000010000000
001000000000001000000010110000000000000000000110000000
100000000000101101000111101001000000000010000000000000
000000000000000111000000000000000000000000000100000001
000010000000000000100000000011000000000010000000000000
000001000100000000000000001011011000000000100000100001
000010001010001011000000001001111110010100100001000000
000000000000001000010000000000001111010000100000000100
000000001000000011000010011111011111010100000000000000
000011000000100001000011100000011001000110100000000000
000011100001000000100000001111001100000000100010000000
000000100000101000000011100000000000000000000100000000
000000000001001001000111100101000000000010000000000000
000001000000010000000110100000000001000000100111000000
000000100001010000000100000000001010000000000000000000

.logic_tile 27 20
000110100000000101000010100001001100100010000000000000
000001101110000101000100000001001010000100010000000000
001000000110000111000111100011011101011111110000000000
100000000000000101100010011011011100111111110000000010
000001000000000011100011001001101110010010100000000000
000000000011010001100010001001101011110011110000000000
000000000010000000000000000000000001000010000000000000
000000000000000001000000001001001010000000100000000000
000000000110101111000110010101011110110011000010000000
000000000000010001100010010111111111000000000000000000
000000100000100001100000000011000000000011000000000000
000001000001010001000011110101100000000000000000000000
000100000000001001000010001000000000000000000100000100
000100000000000011000011100011000000000010000001000110
110000000000000111100000010000011001000010100000000001
110000001000100000100011111111001000000110000000000000

.logic_tile 28 20
000000000000001111100010010000011011000110100000000000
000000100000000111110011110101001010000100000000100000
000100001110011111100000011001001011101000000000000000
000000000000110111100011100011111010011000000000000000
000000000000000011100010000001111110101111110000000000
000000000000000001000011011101001111001001010000000010
000000001010001111100111111001001001100000010000000010
000000000000011111000011011101011100010100000000000000
000001000000000001000010001101001100110110100000100000
000010001010000001000000001001111100111010100000000000
000000001111000111000010000001101100000110100000000010
000000000000111011100000000101001000001001000000000000
000000000000000001100111101001011101000110100000000000
000100000000000000000000000011111110001111110000000000
000010000000111001000000010111011011101111010001000000
000001000000101101000010000011011111111111010000000000

.logic_tile 29 20
000001001110000111000111101101111100001101000000000000
000000000000001101000110010101000000001111000000000001
001000000000010111000011100000001110000010000110000000
100000000000000000100100000000001000000000000010000000
010001001000000011100000000011011000010110000000000000
010010001111011111000000001111001101111111000000000010
000110100000000111100000000111101101111000000010000100
000011000110000001000000001001101110110110100000000001
000000000000001011000000010011101010010110000000000000
000100000000001101100010110101101101111111000000000000
000001000000011011100011001111101110000111010000000000
000010000001000001100000000111111111101011010000000010
000000000000000001100111011000000000000010100000000000
000000000000000000000010110011001000000010000001000100
110000000000100000000111100000001111010110000000000000
100001001110000011010100000000001001000000000000100000

.logic_tile 30 20
000010101100001000000000010000011100000100000100000010
000000000000000111000011100000000000000000000000000000
001000000001011000000010110000011000000100000100000010
100000000000010111000011000000000000000000000000000000
110100000000000111000010100000000000000000100110000000
110000001000011001010000000000001011000000000000000100
000000000111100111000110000001111011010111100000000000
000000000000110000100000000101111001000111010000000001
000000000000000000000110100000001110000100000100000000
000000000000010000000000000000010000000000000000100000
001001001000100011100000000000001010000100000110000100
000000000001000000000000000000000000000000000000000000
000000000000100000000011010011000000000001000010000000
000000000000010000000010101001101000000011010000000000
000000000001010000000000000000011010000100000100000010
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000101000110001001001110000001000001000000
000000000000000000100000001101000000001011000000000000
001010000011000000000110010101011000000010000000000000
100000000111111101000010100001101001000000000000000010
000000000000101111100011100001100001000001100000000000
000000000001011011000000000101101011000001010000000000
000000000100000111000111100000011000000100000100000000
000000001100000000100100000000010000000000000000000000
000001000000000000000000011111111100010111100000000000
000000100000000001000010110101011100001011100000000000
000000000000001000000110000111100000000000000100000000
000011100000000011000100000000000000000001000000000010
000001000100000000000000011101001000000110100000000100
000000000000001011000010000011011101000001010000000000
001001000011001001010000000000000000000000100100000000
000000001011110111100000000000001111000000000000000100

.logic_tile 32 20
000100000000000000000010101101100000000001000100000000
000000000000000000000010101001000000000000000000000000
001000001110000000000110001001000000000001000100000000
110000000000000000000010100101100000000000000000000000
110000000000000000000000000101101000000000000100000000
110000000010000000000010110000010000001000000000000000
000000000000001000000010111011001111000010000000000000
000000000000000001000110001011101011000000000000100000
000001100000000000000000011000011101000110000000000000
000111001100000000000010000111011011000010000000000000
000010000000100000000111100111001101000000000000000000
000001000001010000000011101101011011000000100001000000
000010100000100001100111101011111001011101000110000000
000000000001000000000000001101111110011110100000000000
110000100011000001100000001000011100001100110000000000
100010001000100000010000001101010000110011000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000011001100000000000000000000000
000000000000000000000010110111000000000010000000000000
001000000000000011100000010000000000000000000000000000
100000000000000011000010110000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000010000000000000000000001001000000000001000000
000100000000000000000000000000000001000000100000000000
000100000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000100000000001
000000000001010000000000000000001000000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
110000000000000001100000000001100000000000000000000000
100000000000000000000000000000100000000001000000000000

.logic_tile 2 21
000000101100100000000110001101011000000100000000000000
000000000001000000000000000011010000001100000010000000
001000000000001111100010100000011000000100000000000000
100000000000001101000010000000010000000000000000000010
000000000000000111000000000001100001000001000100100000
000000000000100111000010000101001101000011100000000010
000000000000001000000000001011000001000001000100100000
000000001100000001000000000001001010000011010000000010
000000000000001000000000010000011100000110100000000000
000000000000001001000010011011001110000000100000000000
110000000000000001100000010000011000001100110000000000
100000000000000001000010101001010000110011000000000000
000100000000000001000000001000000000000000000000000000
000010100000000000000000000001000000000010000000000001
110000000000000000000000000000000000000000100000000000
100000000000000000000000000000001011000000000000000000

.logic_tile 3 21
000000000000000000000111100001100000000000000100000000
000000000000000000000110000000100000000001000000000000
001010000000001000000111101101101100001101000000000010
110001001010000111000000001111110000001100000000000110
010000000000001111000011100000000000000000000100000000
110000000000000111000011101001000000000010000000000000
000000000000000111100111001000000000000000000100000000
000000000000000000100110101101000000000010000010000000
000000000000000000000000001011101000100010100000000000
000000000000010000000010001011011010100011110000000000
000010100000000011100000000011100000000000000100000000
000000000000001111100010110000000000000001000000000000
000100100001000000000011100000001010000110100000000000
000100000000000000000100001111011010000000100000000000
110000000000000000000000001001111010010111100000000000
100000000000000000000010011111001010000111010000000000

.logic_tile 4 21
001000000010001111100110000000000000000000000100000000
000000000000000101100010011101000000000010000000000000
001000000000001000000000010001001100000000010000000000
100000000000001011000011001101111110010000100000000100
110000000000000000000010011000000001000000000000000000
110000000000000101000011000011001001000000100000000000
000000000000000111000000011101101000000110100000000000
000000000000000111000011101111011000001111110000000000
000000000000000001000000000011011111000000010000000000
000000000000000111100010100011001111010000100000000000
000000000000000101110000001111100000000000100000000100
000000000000000001000000001101001001000000110000000000
000000000000001000000111110011101111000000100000000100
000000000000001001000010000001011000000000110000000000
110100000000000001000110001000011100010000100000000000
100100000000000001000010100101001010000000100000000000

.logic_tile 5 21
000100000000000011100000001011011100001001010100000000
000100000000000111100000001011001111010110100000000001
001000000000011000000010111101011000000001000100100000
100010001100100101000111011001000000000110000000000000
000000001011001111000110001101011111000011100000000000
000000000010001111000010000111111111000011110000000010
000001001101001111100010001101100000000000000100000000
000010100000100111100111110101001111000000100000000001
000000000000001001000000010000000000000000000110000110
000000000000000101000011000001000000000010000011100101
000000000000000111100110100011111011000000000000000000
000000000000001001000011100001011011000000100001100000
001100100000001000000011010101011101101000010000000000
000101000000101011000011100011011001110100010000000000
110000000011011001000111010011001011110110110100000000
100000000001001101000010000111111110111110110000000010

.logic_tile 6 21
000100001100000001000111100001000001000000000010100000
000010000000001111000100000001101111000010000000000000
001000000000011111000000000000000000000000000100000000
100000001110100101000000000001000000000010000000000000
011000000000000000000011110000001010000100000100000000
110000000110000000000011010000010000000000000000000000
000000000000000001100000001011100000000000000010100000
000000000000000000100000000111000000000010000001000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000010000000
000010100000101000000000000111000000000000000100000000
000010100000001011000000000000000000000001000000000000
000000000000000101100000001001101000000001000000000101
000000100000000000100000001111010000000000000001000000
000100000000100000000111000000011010000100000000000000
000100000010000001000000000000000000000000000000000000

.logic_tile 7 21
000010000000101001100000000101111110001001000100000100
000000100001001011000011100111010000001010000000000000
001100000001001001100010111001000001000001010100000000
100100000000000111100111110101001111000001100000000000
110000000001100101100000001111101110001000000100000100
100000000001010000000000001111100000001110000000000000
000100001000000101100010011101101001111000000000000000
000100000000100001000011011001111000010000000000100000
000000001100000011000011101101111110001001000100000010
000000000001010000000100000011010000001010000000000000
000000000000000000000000000101101110101000110000000000
000000000000000001000000001011011100100100110000000010
000000001100100101100010000001011111010000000100000001
000000000000001001100000000000011000100001010000000000
000000001100000000010111011001101010111001100000000010
000000000000000000000010111101101100110000010000000000

.ramb_tile 8 21
000001100000001000000011100000000000000000
000001011010000111000110011101000000000000
001000000001000000000000000111000000000000
100000000000100001000000000101000000000000
010000000000000011100110100000000000000000
010001000000000001000100000101000000000000
110110000000100111000000010001000000000000
100101000000010000000011011001000000000000
001000101100100011000000001000000000000000
000010000001010000000010000011000000000000
000000000000101000010000001101100000010000
000000000001001111010000001101000000000000
000000100000000111100011100000000000000000
000000000000000000100000001111000000000000
010000000000001000000000000011000001000000
010000000000100011000000000011101110000000

.logic_tile 9 21
000100000100000111100110111000000000000000000101000000
000100000000000000000011111001000000000010000000000000
001011100100001111100000000001001110100000000000000000
100001100010011011000011010011101000110000100010000000
110000000000000000000010001101001101100000000001000000
010010101001000111000100000111011011110000100000000000
000001000000010001000111010011111001010111100010000000
000000001100000000000011011111001000001011100000000000
000100000010110001100111110111000000000000000000000100
000100000001110001110011100000001011000000010000000000
000001000001011000000000000101101111101000000000100000
000000000000100011000000000101101011100000010000000000
000000000111111111000000000000000001000000100110000000
000000000001011111000011110000001010000000000000000000
110011100000000101000000000101101100101001000010000000
100011101100000000100000001001101010100000000000000000

.logic_tile 10 21
000100001111010111000111010111101010100000000000000001
000001000000100000000111111001011101110000100000000000
001000000000000000010000000011101101101000000000000000
100000000000000000000010011011111110011000000001000000
010010100000001000000010000101100000000000000000000000
110010000111011111000111100000100000000001000000000000
000000000000000111100110000011100000000000000100000000
000000000001010000100010000000000000000001000000000000
000000000000000000000010010000000000000000100100000000
000010000001010000000011110000001111000000000000000100
000010100100000000000011101111111010100000010000000000
000100000000000101000110001011101101101000000000000000
000001000010000000000011101001001011101011010001000000
000000100000000000000000001101001001001011100000000000
000110001101000000000010000000000000000000100100000000
000000000000010111000000000000001001000000000000000000

.logic_tile 11 21
000011100000000000000110110000000001000000100100000000
000010000001010000000011000000001110000000000000000100
001010100001010011100000001000000000000000000100000001
100000000000100000100000000111000000000010000000000000
010010100000000000000000000101111000000100000000000000
010001001001000000000010000000100000000000000001100000
000101000000001111100111110000000000000000100100000000
000110000000000111100111100000001011000000000000000000
000100000000010000000000000000000000000000000110000000
000000000001100000000000000111000000000010000000000000
000000100001000111000000010000011010000100000100000000
000001000000000000100011000000010000000000000000000000
000000000001010101110111001011101000011110100000100000
000000000000000000100100001011011111011101000000000000
000000000000010011100000001101100001000001000010000000
000000001010100001100000001101001010000000000000000000

.logic_tile 12 21
000000000000000011100110100001101100010000000000000000
000000000000000000100011100000011101101001000000000000
001000000000101101000011111101001100100001010000000000
110100000001010111100011101001101001111010100000000000
010000100000000000000110010011001110010000000010000000
010000000000001111000011000000111101101001000000000000
000100100111000011100111100000000000000000000100000000
000001100110100000000111111101000000000010000000000000
000110000010000001000111001000001010000110100000000000
000111100110001001000110001101001111000000100000000010
000000000000000000000000001011101100101010110000000000
000000000000000001000000000001011100010110110000000000
000000000000110000000111111111111011010000110001100000
000000001011110000000011001001011111100000010000000000
000100000000000000000110000001111010000010000000000000
000100001110000001000000000001000000000011000000000000

.logic_tile 13 21
000000000000001000000010111011101100010000110000000100
000001000000000101000011111001001111100000010000000000
001000000000010111000111100000001100000100000101000100
110001000000000000000011100000000000000000000000000001
010000000000000000000000000101100001000001010010000000
010000000000001101000010110001101010000010010000000000
000100001000001101100110010101111011010111010000000000
000100000100100001100010000101101010101011010010000000
000000000000011111100111011001101010000110000000000000
000000001110000111100011010111110000001000000000000000
000000100000000011100000011011111101100000000000000000
000001001100000111100011110111101000110000100000000000
000000000000000000000111000001101100010100000000000000
000100000000000000000100000000111101100000010000000000
110000000000000001100011000111111101101000010000000000
100000100000101001000010011001111111000000100000000000

.logic_tile 14 21
000100001010001000000000001101011011000000100000000000
000000000000100111000000000101111001010100100001000000
001000000000011000000110011011111011001001010000000100
100000001000101101000010100111011100000110000000000010
010000000000000000000110001011000000000000000100000000
110100001110010001000011100001100000000001000001000000
000000000110010101000011010001100000000001000010000000
000000000000001101000111100111000000000011000000000001
000000000000000000000111010101011000000110000000000000
000000001000010000000010000000011111000001000000000000
000000000000000001000010000001000001000000010000000000
000000000000000001000000001111001010000001110000000000
000001100000001111000111100011111101001001010000000010
000110000000101111000011110111101111000010100000000000
110000100000001000010111100001101100000100000100000000
100001000101000001000000000000010000000000000001000000

.logic_tile 15 21
000101000000001000000000000000000000000000001000000000
000000100100000111000000000000001000000000000000001000
000000100000000111100111100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000011111100111100101001000001100111000000000
000000000000001101000111110000100000110011000001000000
000000000000000000000000000000001001001100111000100000
000010100000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000110000000000000000000001010110011000000100000
000000001000000000000000000011101000001100111000000000
000000000000000000000010000000100000110011000000100000
000010000001010000000000000000001000001100111000000010
000101000000000000000000000000001011110011000000000000
000110101000000000000000000000001000001100111000000000
000001000110000000010000000000001010110011000000100000

.logic_tile 16 21
000000001100001111000010100000000000000010000000000001
000000000000001111000000000001000000000000000000000001
001001000000110000000011110111111001110110100000000000
100010000000011011000010000001001011111100000000000000
000010100000001111100010100001011001000000100000000000
000001000001000011000100000000011110000001000000000000
000010000000100101000000001101111000111011110100000001
000001100001011011100010000011011001111111110000000000
000100000001000001100000010111001100111011110100000000
000101000000000000000010001101001101111111110010000000
000110100000000001100000000101011101000100000000000000
000101000000100001000011010000001001000001000000000000
000000000000001000000110101101111010101111000000000000
000001001000001011000100000011011010101001010000000000
000110000110000001000000000011101110000000000000000000
000101000000000000000000000000111010101001000010000000

.logic_tile 17 21
000010100000111111100000000101011111001001010000000000
000001000000111111100000000111011110000000100000000001
001001000010000101000111000011111100110000010000000000
100010000000000000100000001101011110010000000000000001
010010000000001000000011101001101110100000000001000000
110000000000000011000110110011101100111000000000000000
000100001000000000000000001011101100110000010000000001
000010100000001101000011110001011110010000000000000000
000000000000001000000000000111101111010100000001000000
000100000100101011000011010000111110100000000000000000
000000001001000000000000010000000000000010000010000000
000000000000000011000011010001000000000000000000000000
000000000000101011100000000000011010000100000100000100
000010100011011111000010000000010000000000000000000000
110001000001010001000000000001011101100001010010000000
100000001100100000000010110111001010010000000000000000

.logic_tile 18 21
000100001110000000000000000000000001000000001000000000
000100000000101001000010100000001010000000000000001000
000111100001010101100000000001000001000000001000000000
000111000001000000000000000000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000001110000000000000000001100000000000000000000
000110001011010001000111100001000001000000001000000000
000101000000001111000100000000001000000000000000000000
000001000000000101000010100111000001000000001000000000
000010000000000000000000000000101110000000000000000000
000001001000011101100110100111100000000000001000000000
000110001100101011100000000000101101000000000000000000
000100000000000111100000010011000001000000001000000000
000000001110000000000010100000001011000000000000000000
000010001100000111000111000111000001000000001000000000
000001001111000000000100000000001101000000000000000000

.logic_tile 19 21
000010100000000111000110101000000000000010000001000000
000001000000100000100100000011000000000000000000000001
001100000110011101100000001000011001000100000000000000
100101000000101011100000001101001111000010000000000000
110000000010000001100000000000011100000010000010000000
110001000010000000000000000000000000000000000000000000
000100000000001000000111100011000001000000010110100001
000000001111000001000111110001001110000010110000100100
000000001110000000000000001101101001111110000000000000
000000001110001111000000001101111000011110000000000000
000000001000100101100011001011000001000000010100100010
000000000000000101000100001011001000000010110001000100
000010000000010000000010001101100000000000000000000000
000000000000000000000000000111001010000001000000000000
000001001000001011000010100000011110000010000000000000
000010100000000111000010000000010000000000000010000000

.logic_tile 20 21
000000000000001101100000001000001011010000000110100100
000000000000000111100011100001001001010010100001000000
001011000000001000000000000001001011110011110000000000
100011000000001111000011001011101110010010100000000000
110000000000010001000111001011111010000100000000000000
010000001010000001100000001111111110101100000000000000
000000000100001111100000010001001110000110000000000000
000000100000001011000011000000010000000001000001000000
000101000000000101000011010001001011010000000100000000
000000100000000001000011010000001010100001010001000110
000000000001010000000011000000001011010000100110100010
000010101000100000000110000101011010010100000001100100
000000000000100001100111100011000000000010000010000000
000000000000010000000100000000000000000000000000000000
000011100101110000000110001011101100110011110000000000
000000001010101001010000000111101101010010100000000000

.logic_tile 21 21
000000000000000011100000011001000001000011000000000000
000000000000000000000010101101001110000011100000000000
001111000001011011000010100111101011010110110100100010
100000001100000111000011111101101000111111110011100000
010000000001100111100010011011101110000110000000000000
110000000001010000100010001011011001000111000000000000
000000101011010111000010000101111100000011000000000000
000001000000100000000011000001100000001011000000000000
000100000000001000000000011011111000011111100100100010
000000000000000111000011011001101111111111100000000100
000101000000101101000110100011011011010110110110100010
000010000011000001000010000111101000111111110001000101
000000001110001001100110010101111001100010110000000000
000000000000000001000010110011111000101001110000000000
000000001010000001100110000111011010000110000000000000
000000000100100000000000000001010000001110000000000000

.logic_tile 22 21
000010000000000011000011110001001010010000000000000000
000101000000000111000011100000111111100001010010000000
001011000001011000000000000001001100101011010000000000
100011001000000101000011111011011010000111010000000000
010000001100001001000000011111101100110110100000000000
010110100000001111000011110001011000111000100000000000
000000000001001001100111110101011011000010100000000000
000000000000101111000111010111001011000011010000000000
000000100000000111100111010001001101010111100000000000
000000000000001011100111100011001110000111010000000010
000010100000000101100111000111011101010000100000000000
000000000000000000000111101111011111100000100000000000
000100000001000001110010011101111101111001000100000010
000100000000101001000010001101001001111111000000000000
110010100111001011100110101101011111000011100000000000
100000000000101011100011111101011101000011000000000000

.logic_tile 23 21
000000000000000111100111000101011001000100000101000110
000000000000000001100100000000111110101000010001000001
001000101011011000000011111000001111000110100000000000
100010101110001101000010001101011111000100000010000000
010000000000001000000010010101101111000100000000000000
110000100000001111000010000000111101101000010000000000
000110000000011000000000010001011110001001000101000010
000100001010100001000011110101000000000101000001000000
000000000001011000000011110001001001110110100000000000
000000000000101001000010110111011100110100010000000000
000001000000001000000010000111111000010000100100000000
000000101011001011000110010000001101101000000000000000
000001000000100011000111001001011100101011010000000000
000000101101010000100010010011111100000111010000000000
000101000000000001000000011001101101000100000000000000
000000100001010001000011110111111010011100000000000000

.logic_tile 24 21
000000000000011000000111100111111111001001000000100000
000000000000000111000100001011101010001010000000000000
001100000110001011100111100001011011000001010000000000
100100101011000111000100000011001110000010010010000000
000000000000000000000000001111101001001000000000000000
000000000000000000000000000011011010001110000001000000
000100001000001011100000001000000000000000000100000001
000100000000011011000000000101000000000010000000000000
000000001000000101100010111111111000000001110000000100
000000000000100000000010100001001110000000100000000000
000000001010100000000000001111111100010100000000000001
000000000000010101000010100001011110100000010000000000
000000000000000101000110101001101101000100000000000000
000000000000001001000010010101111110101000010000000100
000000101110000011100000000111101111001101000000000000
000011001010000111100011101111011000000100000000000100

.ramb_tile 25 21
000000000000101000000000010001111100000000
000000010001001101000011110000010000100000
001000000001010111000111010001011110000000
100000000010100001100111100000000000000000
010000000000000000000011000001111100000000
110000000010100000000011101001110000000000
110000000000001000000000001111111110000000
100000100110001111000010010101100000000000
000010100000000011100011010011011100000000
000000001000000000100011011011110000000000
000010100010000000000010001011111110001000
000010101110000111000011011101100000000000
000001100000000000000000001101011100000000
000010100000000000000000001001110000000000
010101000000100001000111100011111110000000
010000100000000000000000000011000000000000

.logic_tile 26 21
000000000100001000000111000000011110000100000100000000
000101000100001111000000000000010000000000000001000000
001000000110000111100111000101011011110111110000000000
100000000001010000000010101011001011100001010001000000
000000000000000111000000000111001011000000010000000000
000000000000000001000000000111001100000001110000000001
000100000000100111000000001011111111101011110100000010
000100000001000001100011001001101010111011110000000000
000000000000000011000111001101001100000100000010000000
000001000000000000100100001001001110010100100000000000
000001001000000101100000010111011111010000100000100000
000010000000000011100011110101011000101000000000000000
000010100000000001000010000011101000100010110010000000
000001000000001101000100000101011111010111110000000000
000010101110110111100110010001000000000000000100000000
000001101010100000000010100000000000000001000000000000

.logic_tile 27 21
000000000001011111000000001101101100111000110001000000
000000000000001101100010100011111011101000010000000000
000001000010000000000000000111101011101110000000000000
000010000000000111000010011101101111011111100001000000
000000000000000011000010000111000000000001010001000000
000000000110000000100011100111101011000001100000000000
000110100010001000000111011000001100000100000000100000
000000000001001011000111111011011100010100100011000000
000000000000000111100011010011101110010000100000000001
000000000010000000000110110000001000000001010010000000
000010000110001101100110000101111001000110100000000000
000011000001010111100010011011101010001111110000000010
000110001010000001000000000000000001000010100011000000
000101000000001001000011011001001001000010000000000000
000100000010010000000011001011100000000000100001000000
000000000000100000000011100011101000000010110000000000

.logic_tile 28 21
000000000000101001000010001001001010110110110000000100
000000000000000101110100000011111111010001110000000000
001000000110000000000011100101111101111101100000000011
100000000000000000000100000101111101111110100000000000
111001000000100001100000011011111000001101000000000000
010000100001001111000010111111110000000100000001000000
000000000001110000000111001011001111000110100010000000
000000000001100000000100000011001110000110000000000000
000000000000001000000000000001000000000000000110000001
000000000000000111000010000000000000000001000000000000
000000000000000111000111100000001010000100000100000000
000000000000000001000010000000000000000000000001000000
000000000000000001000111100000000000000000100101000000
000010000000000000100110010000001000000000000000000000
110010100000000011100010000011111110111110100000000000
000011000000010111000100001101001111101110000000100000

.logic_tile 29 21
000010000000001111000000000101001101010111100000000000
000000000110001011110010111011011110001011100000000000
000000000000001000000111010001111110001001000000000010
000000000000001111000010001011010000000100000000000000
000001000000100111100000001000000000000010000000000000
000000000011001001100000001111000000000000000000000000
000001000000101101000000000101000000000010000010000100
000100000001010111100011000001001110000011000000000000
000000000000000101100011000000011101000110100000000000
000000000000000000100110010000001001000000000000000001
000010100000100001100000001111011010100111010000000000
000000100000011001000000001001001100101011010000000000
000100000000001001000000001011011010000110100000000000
000000000000000011000000000011111000001111110000000000
000000100000000001000010001001011110010111100000000000
000001000101010000000000000101101101000111010000000010

.logic_tile 30 21
000000000010101011100000000000011000000100000100000010
000000000100000011100000000000000000000000000000000000
001010000000100011000000000101100000000000000100000010
100100000000000000000000000000000000000001000000000000
110000000000000001000000000000000000000000100100000010
110000000000000000000000000000001010000000000000000000
000001000000100001000000000111100000000000000100000000
000010000000010000000000000000000000000001000000100000
000000000000000000000000001011100000000010000000000000
000000001110000001000010000011000000000011000000100000
000000001010000001100010001001001100000110100000000000
000010100010010111000000001011011110001111110000000000
000000000010100000000011000000000000000000100100000000
000000000101010001000000000000001100000000000000100000
000000000110110111100000000000000000000000100100000000
000010100000000000100000000000001000000000000000100000

.logic_tile 31 21
000000000000000000000000000101100000000000000101000001
000000000000000000000000000000000000000001000000000001
001001000110000111000000000000000000000000000100000000
100010001001000000000011000101000000000010000000000000
000100001010000111000000001111011010000010000000100100
000000000000000101000000000111010000000000000000000000
000000001010000101000000010111001011000010100000000000
000010100000011111010010000011001000000011010000000100
000000000100100001100000000000001110000100000100000010
000010101101010000000000000000010000000000000000000000
000010000000000001000000000001100000000000000100000000
000101000000000000100000000000100000000001000010000000
000001000000001101100000000011100000000000000100000000
000000100111110001100011000000000000000001000000000011
000000000001010001100000000101111111000100000000000010
000010100000000000000000000111001011000000000000000000

.logic_tile 32 21
000000000000000000000010100101101010000000000100100000
000010000000000101000000000000000000001000000000000000
001110101100000001100000001111000000000001000100000000
100000100000000000000000000101100000000000000000000000
010100000000000000000110110001101100010000000000000000
110100000000000111000111000001001100000000000001000000
000000000010000000000000010000000001001100110000000000
000000000000100101000011000011001011110011000000000000
000000000001011001100000001001011000000000010010100100
000000001010100001010000001011101100000000000000000000
000000001110000000000000010000000001000000000100000000
000100000000000000000010001101001010000000100000100000
000000100000000000000110000011000000000010000000000000
000001000000000000010000000000001000000000000000000000
110000000110000000010000000011011101000000000000100000
100000000000000000000000001001011000000100000001000000

.io_tile 33 21
000000000001000000
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
001000000000000000000000000000000001000000100000000000
100000000000000000000000000000001010000000000000000100
110010001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000010100000000000000000000000000000000000100100000010
000001000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000000000000000001011010000010000000000000
100000000000000000000000000000010000001001000000000000

.logic_tile 2 22
000000000000000000000111110000001110000100000001000000
000000000000000000000110010000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000010000010
110000000001100000000011000000000000000000000000000000
110000000101010000000000001101000000000010000000100000
000000000000000000000000000111100000000000000000000010
000000000000000000000011000000100000000001000000000000
000000000001000000000000000000001000000100000001000000
000000000000100000000000000000010000000000000000000000
000100000000000000000110001000000000000000000110000000
000100000000001001000100001011000000000010000010000000
000000000000000000000010000000000000000000000000000000
000001000000000001000000001001000000000010000000000000
110000000000000000000111000000011100000100000001000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000100100000000000000000010000000000000000000000000000
000100000000100000000011110000000000000000000000000000
001000000000001111000011100000011010000100000000000000
100000100000000001000111100000010000000000000000000000
010000000001000111100111100001101010010111100000000000
010000000000000000100010011101111111000111010000000000
000000000000000101000010100000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000000100000000000000110010000011000000100000100000000
000000000000000000000110010000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000010001101111111111111110000000000
000000000010100011000000001001011000100000000000000000
110000000000000000000000000101011011101000010000000000
100000000000000000000010010111001100110100010000000000

.logic_tile 4 22
000001000000010111000110111000001100010100000000100000
000010000000100000000011110111011001010100100001000001
001000000000001000000000011111011001111001010000000000
110000000000001001000010101011011011110000000000000000
110100100000000000000000000000001110000100000100000000
010101001110000000000000000000000000000000000000000100
000000000000000011100000010011001110000000000010100000
000000000000000000000011010001000000001000000000100000
000000000000001000010011010000000001000000100100000100
000010000010000011000111010000001010000000000000000000
000000000000000111100110001001111110000111000000000000
000000000000000000100000001111001101001111000001000000
000101100000011101110010000001000000000000000000000000
000011100000001011000100000111001111000000100000000000
000001000000000101100000010111001101101000010000000000
000000100000000000000010001001101100110100010000000000

.logic_tile 5 22
000000000000010000000111110000000001000000100001000000
000000000010010000000011000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
100000100000000000000000001001001111000000100000100000
010110000000000000000111000111000000000000000000000100
110000000000000000000100000000000000000001000000000000
000000000000000101000000000001000000000000000100000000
000000000001010000100000000000100000000001000000100100
000001000110000001100000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000000000000011111010000000010000001
000010000000000000000010100000001111000000000000000010
000000000001001000000000001011000000000000000000000000
000000000000101001000010001011001100000000010001000010
110000000000000111000000000111100000000000000000000000
100000000000000000100010000000000000000001000000000000

.logic_tile 6 22
000000000000101000000000011000011010000000000000000000
000000000000011101000011110111010000000010000010100011
001000000000000101100000010000001100000100000100000000
100000100100000000000011010000010000000000000000000001
010000100001010000000000001001100000000001010010000000
010000001111000000000000001001001000000010110011000010
000100001110000000000111000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000010011100000000000000000000000
000001000000000000000010110000000000000001000010000000
000000000111010111100000001000000001000000100010000000
000000000000100000000000001101001111000000000001100000
000000101010100000000000000000001110000100000100000000
000001000000010111000000000000000000000000000010000000
000000000000100001000000000101100000000000000000000000
000000000001000000000011100000100000000001000000000000

.logic_tile 7 22
000100100000000011000000010011100000000000000000000000
000001000000000000010011100000100000000001000010000000
001100000000000000000000010000000000000000100000000000
100101000000000000000011000000001000000000000001000000
000000000000101001100000000000001011010000000000100010
000000000001011011100011110000011101000000000000000100
000000000000101001000000001001001010110000010000000000
000000000001011111000000000101101010010000000001000000
000000100110000000000000001111111100000010000000000000
000011000000000000000000000101001111000000000010000000
000000000000001111000011001000000000000000000000000000
000100000000001101100110001111000000000010000000000001
000000000000000000000010001101000000000001000000100000
000001000000000000000000001001100000000000000010000000
000100000000000000000000000000011100000100000100000100
000100000000001111000011110000000000000000000010000000

.ramt_tile 8 22
000101100000000111000111001000000000000000
000111010000100001000010010101000000000000
001000000000000000000000000111000000000000
100000010000000001000000000111000000000001
010000000000001111100000000000000000000000
010000001000010111000000000101000000000000
110000000000000111100000000111000000000001
100000001110000000000000000101100000000000
000001000010000000000000011000000000000000
000010100001010000000011011011000000000000
000000000000010000000000000001000000000000
000000000000000000000010011001000000000000
000001000000000111000111000000000000000000
000010000001010111000000001011000000000000
010000000001010000000111011111100000000000
010000000000000000000010111111101000100000

.logic_tile 9 22
000010001000001111100000010001000000000000000100000000
000000000000001111000011010000000000000001000000000000
001000000000001001100000000001011000000010000000000000
100000100000000011000000001101001010000000000010000000
110100000000000000000011101001111011000010000000000010
110100000000100001000010111111001101000000000000000000
000000101101100111000000000000000001000000100100000001
000010100001111101100000000000001111000000000000000000
000101000000001001000011110111011101101000010000000000
000100000000001011000011010011111010001000000010000000
000000000000100111000110010011001000110000010000000000
000000000000000001100110100011011110100000000000000000
000000001010100001000010001011101100000010000010000000
000000000001000011000110000011011110000000000000000000
000000000000100000000111010011001010101000010000000001
000000001110000000000011000111111100000100000000000000

.logic_tile 10 22
000000100000000111100000001011111010000000000001000000
000001001100000000000010101101011101000100000000000000
001000000000010101000000000111111101000110100000000000
100000000000001001000000001011011110001111110001000000
010001000000001001000111100101001100000000000000000000
110100100000010101100110000000101111100001010001000000
000000000000000011100111110001011110100010010000000000
000000000000000000000111110101111110101011010010000000
000000000000110101000010110000000001000000000000000010
000000000000110101100011010011001010000000100000000000
000001100001000001000010000000000001000000100100000000
000000001100000001000111100000001101000000000000000000
000100100000011000000111101000000000000000000000000000
000010000100101101000000000001000000000010000000000000
110001000000000001100011101101011100000010000000000000
100010100000001001000100000001001000000000000010000000

.logic_tile 11 22
000110100000001000000000000011100000000000000000000000
000101000000001011000010000000101101000000010000000000
001000100001010101000011010001000000000000000100000000
100000001000010000000111000000100000000001000000000100
110010001100100001100000000101011001010000110000000000
110001000001000001100000000111001001000000010000000001
000000000000000101000010100101111011101001010000000000
000000000000000000100100001111101110110110100000000001
000100000110010000000000010001100000000000000000000000
000110000001000000000011100000100000000001000000000000
000000000000001001010110100001000000000000000100000000
000000000000001101000100000000000000000001000000000100
000000000000011111000111101011101111011111100000000000
000000000000000001100110000011001111001111010000000000
000001001010001000000010000101000000000000000000000000
000010100000001101000100000000000000000001000000000000

.logic_tile 12 22
000000000000001111000000001101111101000000010000000001
000000000110001111100000001001001011101001010000100000
001100000000000000000000000000011101000010100000000000
100000001101001101000011110001001111000110000000000000
010100000000100000000111011000000000000000000100100000
110100000001010000000011011111000000000010000000000000
000000101110000000000011010011011000001000000000000000
000011100000000001000011100011100000001110000000100000
000100000100000001100000000011000000000001110000000000
000100000001010000010010001011001111000000010000000000
000010000001010111100000000111101111010000000000000000
000000000000000001100011110000011011101001000000000000
001000000000000111000110100101001111111001110000000100
000010000001010000100011000001111101010111110000000000
000100000001010101100110100111000000000000000100000000
000100000000000000000111010000000000000001000000100000

.logic_tile 13 22
000000000001011000000000000101111100010000000000000000
000000000000001111000011110000011010101001000010000000
001001000000000000000111100001101101011101000100000010
100010001110000111000100001011001111111110100000000000
110000000001010111100000010101011111010100000000000000
110000000100000111000011010000101110100000010000000000
000000000110101000000000001011001000000111000000000000
000100000001000101000000001001110000000001000000000000
000001100000000000000011110000000001000000100000000000
000000000000001011000011100000001111000000000010000000
000000001010000111100010100111001101010110000000000000
000000000100000000100100000000011100000001000000000000
000110101011010001010010010111011010000111000000000100
000101000000000000000110000101100000000010000000000000
110011000000001001100010010001000000000000100100000010
100011000000101001000011101011001010000010100000000000

.logic_tile 14 22
000100000001101000000000011011000001000010000000000000
000000000000000001000011100111001001000011010000000000
001000101010000111100111111000000000000000000110000000
110001000000001101000111000101000000000010000000000000
110000000000001000000000000111111100010000100000000000
110000001110101111000000000000101000101000000001000000
000010000011010000000000000000001100000100000100000000
000000001110001011000000000000010000000000000000000001
000001000000001111000000000111100000000000010000000000
000010101100000111100011100011101000000010110000100000
000100000110000001110000000000001000000010100000000000
000100001110000000000011110011011110000110000000000010
000000000001111111100010001000011001000010100010000000
000000000000110011100000001111001000000110000000000000
110010101001010011100111011011101110010000110000000001
100000000000000000000111101001101010010000100000000000

.logic_tile 15 22
000000001001111000000000000111001000001100111000000100
000000001110111001000000000000100000110011000000010000
000101000000101000000000000001101000001100111000000100
000110100001011101000011000000100000110011000000000000
000001000100000000000000010000001001001100111010000000
000010000010000000000011110000001011110011000000000000
000001000000000000000111010001001000001100111000000001
000010000000000000000111100000000000110011000000000000
000010100000000000000000000101001000001100111000100000
000000101000100000000000000000100000110011000000000000
000100000000000101000000000000001001001100111000000000
000100000000000000100000000000001100110011000000100000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001000110011000000100000
000010000011010000000000000000001001001100111000000000
000000000000100000000000000000001011110011000000000010

.logic_tile 16 22
000111000001010111100000000000000001000010000000000001
000111000000010000100000000000001011000000000000000000
001000000110100111000111101000001101010000000000000000
100000000001010000100100000101011111010010100000000000
010000000000001000000111100001100000000010000010000000
110000001000101101000011110000100000000000000000000000
000100000001011011000010000011111100010000000000000000
000100001100000111000000000101101011110100000000000000
000000000000000001100000000111000000000000000100000000
000000001110001011000011100000100000000001000010000010
000010000000000000000110111101101101101000010000000000
000011000110000001000011111011001110001000000000000000
000000000000000000000000001001001100001000000000000000
000100000001000000000011110111000000001101000000000000
110000100110001001000000001000011110010100100000000000
100000000000001011100011110001001100000000000001000000

.logic_tile 17 22
000000000001010001000111000000000001000000001000000000
000000000010100000000000000000001110000000000000001000
000000001011011111100000010011100001000000001000000000
000000000001001111000011100000001000000000000000000000
000100001111001000000000000001001001001100111000000000
000100000000000011000000000000001111110011000000000000
000010000000100101000000010101101000001100111000000010
000011100001000000000010110000001110110011000000000000
000000000000000000000000000111101000001100111000000000
000000001000001001000000000000001100110011000000000000
000000000001000000000000000001101000001100111000000000
000000001110000001000010010000101010110011000000000000
000000001110001000000000000101101001001100111000000000
000000000000001011000000000000101000110011000000000000
000100100000000011000010000011101000001100111000000000
000010100000001001100100000000101001110011000000000000

.logic_tile 18 22
000000100000011000010111100001000000000000001000000000
000010100000001001000011110000101000000000000000010000
000000000100000011000111100101000001000000001000000000
000000001100000000100000000000001110000000000000000000
000000000001000111000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001010100000000111110111000001000000001000000000
000000101101000000000111110000001001000000000000000000
001000000000000000000000000101100001000000001000000000
000001000110100000000010000000101011000000000000000000
001000101110010000000010010011100001000000001000000000
000001000000100000000110100000101101000000000000000000
000010000001010101000000010111100000000000001000000000
000000000001000000000010100000101001000000000000000000
000100000110001011100000010111100000000000001000000000
000000000000001111000011100000001111000000000000000000

.logic_tile 19 22
000000000011000000000000001111011001000010100011000000
000000000010000000000000001001111110000001000000000000
000000000000000000000011110000000000000010000001000000
000010100000000000000011000000001101000000000000000000
000000000100000000010000000000011010000010000001000000
000000000010000000000000000000000000000000000000100000
000000000000011001100000000000000000000010000000000000
000000001111001001100000000000001110000000000001000100
000011000000000101100110101000011100000000000010000000
000011100010000011000000000101010000000100000001100000
000000001010100101000011000011101100010100000001000000
000100000010010001000000000000001110100000000000000000
000000100000001000000000000011000000000010000000000000
000001000000000101000011100000000000000000000010000000
000000001011110011100000000000000001000010000000000001
000000001100110000100000000000001100000000000010000000

.logic_tile 20 22
000000000000000111000111111101011000001000000111000010
000010000010000000000011111011110000001101000001000100
001100000000000111000011010001111101010000000101000000
100000000000001101000110110000111111100001010000000000
110000101010000111100000011101011010001101000100000001
110001000000001011000010111011010000001000000001000100
000000000111011111000000010011101010010100000110000000
000000000000000011100011100000101000100000010001000100
000101000000000011100000001001011000001000000100000100
000111100000001001000000001011100000001101000001000101
001101000100000011100011100011111011010100000100100000
000010100000000000100010010000101100100000010001000000
000000000000000000000111100101101101101100000001000000
000000000000000000000100000011001000111000000000000000
000011000100000000000000010001011101010000000110100000
000010100000000000000011000000111101100001010000100000

.logic_tile 21 22
000101000100000011000110100011011100000001010000000000
000010000001010000100111110101001011000110100000100000
001000000000100000000111100111100000000001110100100000
100000000001000000000010101101101001000000100001100000
010000000001000101000010001111101010111111000000000000
010000000000100001100010000111101101101001000000000000
000000000001010111000010000001101010000001000000000100
000000000010000000100011101011111100101001010000000000
000000000110000101100110100001000001000001110000000010
000000000000101001100011010011001101000000100000000000
000000000001010101000000000000011111010000000110100000
000010000110000000000010010111011110010010100000100000
000001001110000001000000011001100001000000010100100010
000010100000000001000010000101101011000010110010000010
000110100000001011000111001000001110010100000000000000
000000001010010011000110001101001111010000100000000001

.logic_tile 22 22
000001001010000000000111110111000001000000001000000000
000010000000000000000010110000001100000000000000000000
000000000000001000000000010001101001001100111000000100
000000000000011111000011010000101010110011000000000000
000000000000101000000110100101001000001100111000000010
000000001010001101000110010000101001110011000000000000
000100001000001000000111110101001000001100111000000000
000000000000001101000110110000101101110011000000000000
000100000000000001100111000101101001001100111000000000
000001000000000000100000000000101000110011000000100000
000000001110000000000000000111001000001100111000000000
000000000110000011000000000000001100110011000000000000
000000000000000111100111100101001001001100111000000000
000000000001001001000000000000001011110011000001000000
000011100001010000000000000111001000001100111000000000
000010100000000000000000000000101001110011000000000010

.logic_tile 23 22
000000000000001000000011101011111111000000010000000000
000000001010000001000011001101101101010110100000000000
001000000000000000000000001101101010001100110000100000
100000000100000011000011111101010000110011000000000000
000000000000000101100111000011000001000011100000000000
000000000000000000110011110101101001000010000000100000
000000000001011111100010010001011000101011110100000000
000000100000001111000011101001001011111011110000000000
000000000000101000000110001011100000000011000100000001
000000101111000011000000001111000000000010000000000000
000000000110001101100111100011101010000110100000000000
000000001010000001100111010000001110001000000010000001
000000000000000000000000001000011110010010100110000000
000000000000101111000000000111011001010110100000000000
000100000000001111100110001101101101001001010000000000
000000000000000011000011110101101101001001000000000000

.logic_tile 24 22
000000000100000111100000010000001010010110000000000000
000000001110000000000010001011011010000010000001000000
001000000000000111100110010111111000000010100110000000
100000000001000000100011000000011000100001010000000000
000110100001010001100010010000011110000100000100100000
000100000000000000000010110000010000000000000000000000
000100100001011101100110011001001011000001110000000000
000001000111001111100110010101111011000000010000000100
000000000000001000000000010001111011000000100000000001
000000000000001011000011111101101011101000010000000000
000000001000000001000011100000000001000000100100000000
000000000001010000000100000000001101000000000000000010
000000000000000000000000001011111001010111100000100000
000000001110000000000000000101001110000111010000000000
000001001100110111000000000011000000000000000100000000
000010000110010000100011000000000000000001000000000001

.ramt_tile 25 22
000000000001010111100011100001001010000000
000000001100000000010011100000110000000000
001000000000000011100000010001101100000000
100000000000000001000011110000100000000000
010001001000010000000000000001101010000000
010000100000000000000010000111010000000000
110000000000100000000011100111101100000000
100000000010010000000111101111000000000000
000000100001010000000110101001001010000000
000001000100000001000110101101010000000000
000000000000101101000000001011001100000000
000000100000010011000010101101100000000000
000000001100000011000000001011101010000000
000000000000000000100011010011010000000000
010010000000000001000000000011101100000000
010000000001010000000000001011100000000010

.logic_tile 26 22
000000100000000000000010101011111011101110000010000000
000101001100000000000000001101111101011111100000000000
001010100000000111110111110111001110101001000000000010
100000000000000000000110110111011111100000000000000000
010000001010000111100111000000000001000000100100000000
110000000000000001100000000000001010000000000001000100
000001001101010011000010000111011000100000010000000000
000010000000100001100010010111111010100000100000000100
000000000000000000000000010000011000010100000000000100
000000000000000000000011110111001101010000100000000000
000001001111001111000111000000001010000110100000000100
000000100000101001000110001001001111000000100010000000
000000000000100111000111000011100000000000000110000000
000000001010010001100010000000000000000001000000000000
110101000000010001000000001111111101000100000000000001
000000000000000000000000001001001010010100100000000000

.logic_tile 27 22
000000000000000111000111110001000000000000001000000000
000000000000100000000010100000001001000000000000000000
000001000000101000000011000001101001001100111001000000
000010001001011001000000000000001001110011000000000000
000101000000000000000110100011001001001100111000000010
000100000000000000000100000000001011110011000000000000
000000001010101001100011110111101001001100111001000000
000010101011001111100110100000001010110011000000000000
000001000001010011100000010001001001001100111000100000
000010100001010000100010100000101010110011000000000000
000010000000000000000011100111001001001100111000000000
000001000000000000000000000000101011110011000000000100
000100101001010000000111100111101000001100111000000000
000000000000100000000100000000101101110011000001000000
000000000001110001000000010101001001001100111000000010
000010000001000000110011010000101101110011000000000000

.logic_tile 28 22
000100001110000111000010000011111010010110100000100000
000100000000000011000010000111101100000001000000000000
001001000000001111000111110101111000111110110100000000
100010000110010111100111100001101110111110100010000101
010000000000000000000110101001011001101001110111000000
110000000000001111000100001011001111000000110000000000
000000100000100001000010001000011000001100110000000000
000001000110011001000011110011011101110011000000000001
000000000110001101100011100111101010000100000000000000
000010100000001011000110001111000000001101000000000100
000000000110001011100011101001001000010111100000000000
000010100101000111100111111101011100001011100000100000
000000000000001111000011001111111000011110100000000000
000000000000000111100100000011111101011101000000000000
110000001101110111000011110001111010101011110100100000
110000000001110001100111110001001001111011110000000010

.logic_tile 29 22
000001000001100000000000000111100000000000001000000000
000010100001010000000010100000001101000000000000000000
000001000100100000000000000001001001001100111000000000
000000101111000000000000000000101011110011000000000000
000000001010000000000000010011101000001100111000000000
000000000000000000000011110000000000110011000000000000
000100000000000000000000000111101000001100111000000000
000000000000000000000010010000000000110011000000100000
000000000000000000010000000101001000001100111000000100
000000000000000000000010000000100000110011000000000000
000001000010110111000000000011101000001100111000000000
000010000000100000100011010000100000110011000000000000
000001100000000000000000000111101000001100111010000000
000000001010001111000000000000100000110011000000000000
000000000001011001100000010000001000001100111001000000
000010000001001001110010010000001110110011000000000000

.logic_tile 30 22
000000000000000111000010100111101110110000000101000000
000000000000000001000010000111011010110110100001000000
001001000111000000000010011001011110110000000100000000
100010001000101111000110110111011111111001010001000000
111000000000000101000010000011101101111110100100000000
110100001100000101000010101001111001011110100000100001
000100100000010111000111100001111100101011110100100010
000001000001100000100000000001001111111011110000000000
000000001110000101100111110001111101000110000000000000
000000000000000001000011000011101011000111000000000001
000000000100001011000010000111100000000010110100100000
000010001100111101000000001001001111000010100001000000
000000000000000011000011110101001100001011000100100000
000000000000000000000111001011000000000011000000000000
010000000000001101100011000101001100001110000100100000
110010101000000101000100001101110000000110000001000000

.logic_tile 31 22
000000000000101011100111000111000001000000100010000000
000100000001010011000111110000101000000000000001100110
001001001000101101000011111101100000000011000000000000
100000101110010001000011000001001001000001000000000000
110000000001001000000000000011101111010000000111000010
110000000000000011000000000000101110101001010000000000
000010100000100111000010101011001001000110100000000000
000001000111010001000110001001111111000110000000000100
000000000010000101100000001011000000000000000000000000
000000000000000000100011110101001000000010000001000000
000010100000001000000110001000011010000110000000000000
000000001110000101000000000101001000000100000000000000
000000000000100000000010001011001011101111010100100000
000000000001010001000011001001001011011111000011000000
110010000000000011000000001001011001100000110000000000
010000000100000000100011101001101011110000110000000000

.logic_tile 32 22
000100000011001000000000000000011000000100000001000000
000000000000000101000000000000000000000000000000000000
000001000000010011000000010000000001000000100000000000
000000001000000000000011000000001101000000000001000000
000010100000000000000000001000000000000000000000000100
000000000000000000000000001111000000000010000000000000
000010100010001000000000000000000001000000100000000000
000000000000001101000000000000001010000000000001000000
001001001001010000000110100000000000000000000000000000
000000000000000000000111010001000000000010000000000000
000000000000000000000111100000001110000100000000100000
000000000000000000000000000000010000000000000000000100
000001000001000000000011000000000001000000100010000100
000000100100000000000000001011001001000000000010100100
000010100000000000000111000000000000000000000000000000
000000000000010000000100001011000000000010000001000000

.io_tile 33 22
000000000000000000
000000000000011000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000111000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000100000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000110000000011100000100000100000001
000000000000000000000110000000010000000000000000100000
000100000000000000000000000101000000000000000000000010
000100000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000101100000000000000001000000100010000000
000000000100010000100011110000001010000000000000000000
001000000000001111100000000000000000000000100100000000
100000000000001101000000000000001011000000000000000000
010000001100000000000000010001000000000000000000000000
010000000000000000000011110000000000000001000000000001
000000000000000011000000000000000001000000100000000100
000000000000000000000000000000001111000000000000000000
000000100000000000000000000000000001000000100000100000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000010000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 4 23
000000000000001101000111010001001011000000110100000001
000000000000001101000011010001001110100000110000000000
001000000000000000000111001101101010001001010110000000
100000000000000111000000001101101011010110100000000000
000000000000001011100111101011111001010000110100000000
000000001000000011100111100001111110110000110000000000
000100000000000000000011101111001110001001010100000000
000000000001001111000110111101101111010110100000000100
000000001110101000000000010000000000000000000000000000
000000000000011101000010010000000000000000000000000000
000000000000000001100010000111101011111110110000000000
000000000001010000000000001001111010111111110000000000
000000000000000001100010000000000000000000100001000000
000000000000000000100010000000001100000000000000000000
110000000000000101000110001011001001010000110100000000
100000000000000000000100000011111011110000110000000000

.logic_tile 5 23
000000001010000000000000000000011101010100000000000100
000010000110000000000000001101011001000100000000000000
001000000000000000000000010101011110000010000000100000
100000001010000000000011010111011011000000000000000000
110100000000001001000011111011101010001000010010000000
010110001101011011000110101001101011000000000000000000
000000001010001001000000001000000000000000000100000000
000000000000011011100000000101000000000010000010000000
000000001000000000000000011011101010000000000010000000
000000000000000000000011001001101011001000010000000000
000001000001010000000010000000011010000100000100000000
000000100000000000000000000000000000000000000000000000
000001001000000000000000000101011101000000000000000000
000010000000000111000000001101011001100000000011000000
000001000010010000000011100101011001010000000000000000
000000100000000000000000000101111101100000010001000000

.logic_tile 6 23
000000000000101011100000000111100001000000010100000000
000000000000010111100000000001101110000000000000000000
001001000001000000000000000101011010111111110100100000
100010000000000000000000000011111011111110110000000000
000000100000001000000110010000000000000000100000000000
000001000111000101000011100000001110000000000000000000
000000000001011000000110010000011110000010000000000000
000000000000101111000011110001011111000000000000000000
000000000010001111100000010101011010000000000000000000
000000000110000001000011000000011111101001000000000000
000000000110001111000000011011011101111111110100000000
000000000000000001000011110011001010111101110000100000
000100000000000101000010010000000000000000000111000000
000000000000100000000010101011000000000010000001100010
110000000000000011100111001011111110001000000100000000
100000000000000000100111111111100000000000000000000000

.logic_tile 7 23
000011000110101000000000010111011000000000000001000000
000011000000000011000010101001011101000010000000000000
001000100110000000000111100111101110111111110100100000
100000000000000000000011111101011100111110110000000000
000000000000000111000000011101111010101000010100000000
000100000000000111000011111111101110000000010000000000
000000000000000111100010100001111010000000000100000000
000000000100001111000010100000101010100000000000000000
000000000101000111000010000000011110000010000100000001
000000000000000000000010000000000000000000000001000100
000001000000001101000111000001000000000011000110000000
000000100000000111000000001111000000000001000000000000
000000001100100001000110001011011100101000010000000000
000000000001011111000011011101101010001000000010000000
110100100000101111000110001011100001000011010100000000
100000000000010001100100001001001101000011110000100000

.ramb_tile 8 23
000000000001010000000000000000000000000000
000000011010100000000000000011000000000000
001000000000000000000000001111100000000000
100010100001000001000011100011000000000000
110000000000001000000010000000000000000000
010000000000000011000100000111000000000000
110000100000000000000111000011100000000000
100001000010000000000100001011000000000001
000000100000011000000111000000000000000000
000000000000001001000011101101000000000000
000001000000000011100000001101100000000000
000010000010000001000000001111100000100000
000010000000000111100000001000000000000000
000000000010000000100000001001000000000000
010000000000111111100111001111100000000000
010000000000111011100011100111101010000000

.logic_tile 9 23
000000001000010101100000010011000000000000000100100000
000000000011110000000011010000000000000001000000000000
001000000000000011100110100011101101000010000000000000
100000000000001101010000001111111100000000000000000000
010100100000000000000000000011101100110000010000000000
010111100100000000000000000111111100010000000000000000
000000001110000101000111000000011110000100000100000000
000000000000000000100000000000000000000000000000100000
000100000001000111100010100011111001100000010000000000
000110100000100011000111100011111000010100000000000000
000100000000100001100010101011011010101000000000000000
000100000001000000000010001011001000100000010000000000
000000101000100011000000000011111001101000000000000000
000001000001000000100010000011101011010000100010000000
000000000000100111000011100111100001000000000010000000
000000000000000111100100000000101110000000010010000000

.logic_tile 10 23
000100000000100001010000001001111100100000000000000000
000110001100000001100000001011111010110000100000000010
001000000000001000000010111011001111000010000000000010
110010100000000111000111100101111011000000000000000000
010000100000010011100011011000000000000000000100000000
110000000111000000100111001001000000000010000010000000
000000100010001000000010111001011100100000000000000000
000001000000000001000110001111001000110000010010000000
000000000001010000000000010111011111101001000000000000
000000000010000000000011000101101011010000000000000000
000010000000000000000010100111011110000000000010000000
000000000001000101000010000000010000001000000000000000
000110100000000011110010111111001011100000010000000000
000000000000000111100011100111011100101000000000000000
110011101100010011100111100001100000000000000100000000
100011000001110101100011100000000000000001000000000001

.logic_tile 11 23
000010000000001000000111110000001010000100000000000000
000001000000001011000011110000010000000000000000000000
001000000001011000000110100001100001000010110100100000
100000000000001111000000001011001010000010100000000000
000000100110000000000000000111001010111100010000000000
000011000000000111000010110001101101010100010000000000
000101001100100000000010000011001110000100000010100000
000010100000000011000010101001010000000000000000000100
001000000000000111000111101001111010100001010100000000
000010000000000001000011111011111110000010100001000000
000000000000000000000110010000011100000100000000000000
000000000001000000000011100000010000000000000000000000
000100000000000111000110111011101101101001010000100000
000000000000010011000111101101101101110110100010000000
110001000000000000000011100111101000000100000100000100
100010100000100000000100000000111110000000000011000000

.logic_tile 12 23
000100000000000101100110110000000000000000100100100000
000010000000001001100110100000001000000000000001000000
001000000000000011000000000000001111010100000000100000
100000000000000111100000000101011100010000100000000010
010100000000000000000011000101101101101001110010000000
110000000000001111000000001001011000010100010000000000
000000000110001000000010000011100000000011100000000000
000000000110000111000000001001001000000001000000000000
000000001110000000000111100000001111000110100000000000
000000000110000000000100000111001100000000100000000000
000000000001001001100000011011111010000010000000000000
000000000001101011000011001111010000001011000000000000
000000000010000001000110001011011001100100010000000000
000000000010001101000000001011101111110100110000000000
110000100000001000010110000111000001000001110000000000
100001000000000001000110000101101110000000010000000000

.logic_tile 13 23
000000000000000111100000010001100000000000000100000100
000010100000100000100011110000100000000001000000000000
001000000000000111000111010000011011000100000000000000
100000000000000000000110001111011010010100100000000001
010001000001001000000000001000001011000000100000000000
010010000000100111010000000011001010010100100000000000
000100000001000101100110110111011111010111100000000010
000100000110001111000011100011011111111011110000000000
000001100000000101100110100001001100000110100000000000
000000000000000000100100000000011111000000010000000000
000000101110101011100000000011111000010000000000000001
000000001100010001100000000000011010101001000000100000
000010000001010111100011110101111000000111000000000000
000100000000000000000110001111100000000010000000000000
000100000000000000000011100000000001000000100100000000
000000001000000000000010010000001100000000000000100000

.logic_tile 14 23
000100001000001111100011110001001100001001010000000000
000100100000001101100110101101101110000001010001000000
001000000000010111100000010000001010000010000100100000
100000001110100000100010100000000000000000000000000000
110000000000000001100111100001011101010000100000000000
010000000001000000000010100000001010000001010010000000
000000000001010011100010000000011100000100000000000000
000100000010000000000100001101011000010100100000000001
000100000000000001000000011001000000000001110000000000
000100000100110000000011101011001001000000100000000001
000010000010000101110000010001000000000010000000100000
000000000000000000100010000000000000000000000000000001
000000000000000111100000011001100001000000010000000000
000000000000000000100011111001001111000010110000000000
110000001000000000000110001000011010000110000000100000
100000000110000001000000000111011111000010100000000000

.logic_tile 15 23
000010100000000000000000000101001000001100111000000100
000000000000100000000000000000000000110011000000010000
000000000010001000000000000111101000001100111000000001
000000000000101111000000000000100000110011000000000000
001000000000011000000000000011001000001100111000100000
000000000000001001000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001001000010000000001100110011000000000010
000011000000000000000010000101101000001100111000000000
000001000000000000000000000000100000110011000001000000
000000000110000101000000000000001001001100111010000000
000000001111000000100000000000001111110011000000000000
000000000000100000000000000000001001001100111000000000
000000001101000000000000000000001000110011000000000001
000010100111010000000110100000001001001100111000000000
000001000000000000000010000000001010110011000000100000

.logic_tile 16 23
000000000000001000000000001001101111100000010000000000
000000000010000011000000001001001010010000010010000000
001000000110001101000000010101111001100000010000000000
100001000110000011110010010111001101101000000000000010
111000000001010000000011101011011100101001000000000100
010000000100100000000100000101001110010000000000000000
000000001000000011000000000001000000000000000100000000
000010100000000000100010010000000000000001000000000010
000000100000000001000111111111001111101000010000000000
000010000001000000100111010101101101000000100000100000
000000100001010101100110100000000000000000000110000000
000001000000100000000011011011000000000010000000000000
000010001100001011100000011101111110101000010000100000
000001000000100011000010100101101110000100000000000000
110011100000100000000000000000001010000010000010000000
100011100001000011000000000000010000000000000000000000

.logic_tile 17 23
000010000000000111000000010101001001001100111010000000
000001000000100111000011100000101000110011000000010000
000000001010011000000011100011001001001100111000000000
000000001110101111000100000000101010110011000001000000
000000001101011011100011100001001000001100111000000000
000000000000000011100111100000001011110011000000000000
000100000111010000000010000001001001001100111000000100
000000000101100001000100000000101001110011000000000000
000000000000000111100000010011101000001100111000000000
000001000000000000000010010000101010110011000000100000
000000000101000000000111000101101001001100111000000000
000000000111010000000100000000101111110011000000000000
000000000000000000000000000101001000001100111000000000
000000001100000000000000000000001000110011000000000100
000110000011010000000011100111101000001100111000000000
000001000010100000000011110000101100110011000000000000

.logic_tile 18 23
000001000001010111100011100101100001000000001000000000
000100000001010000100011100000101011000000000000010000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000011001000011000000000000101000000000000001000000000
000010000000101011000011110000101100000000000000000000
000001000000000011000110010111000000000000001000000000
000010100000000000000111110000101001000000000000000000
000001001100111000000000010001100000000000001000000000
000011101111010011000010100000101001000000000000000000
000000000000000001000011110011000000000000001000000000
000000000000000000010110100000101010000000000000000000
000000001100000000000111100011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000001110000000000010100011100001000000001000000000
000010100001010000000000000000101100000000000000000000

.logic_tile 19 23
000000000110001111100011110011101001100000010000000100
000010000000000011100011110101011010010000010000000000
001001000110000000000000000011100000000010000000000000
100011000001000101000000000000100000000000000011000000
010000000000000111000000000000011100000010000001000000
010000000000000000100010000000010000000000000001000000
000000001000000111100000000000011000000000100000000000
000000100010000000000000001101001000000010100000000100
000000000001000101000000000000000000000000000100000010
000000001110100101000000000001000000000010000010000000
000000000000000011100110110101101110101000010000000010
000000000001000000000010100111011001001000000000000000
000000000000011000000111100011000000000010000000000000
000000000100001111000100000000000000000000000010100000
110001000000000000000000000011000000000010000000000000
100000000000000000000000000000000000000000000001000100

.logic_tile 20 23
000000000000001000000000000111001100010000000100000110
000000000000001111000010000000001001101001000010100000
001000000000101111100111010011111011110100000011000110
100000000000001101000110011101011000101000000000000010
110000000000001111100111110001101010001101000101000010
110000000000001101000011100001100000000100000000000000
000001001011000101100011110001100000000010000000000010
000010000000000001100010110000100000000000000001000000
000100000000000001000000000001111010010100000100000000
000100000110000000000000000000111011100000010001000000
000000000110001000000010001101100001000001010100000010
000000000000001011000000001011001001000001100000000100
000000000001000111100110100001111011010000100100100010
000000000000100001000100000000101000101000000001000000
000001000000000000000000000111001011010000000100100000
000000000000000000000000000000001001101001000000000000

.logic_tile 21 23
000100000000001000000111011011001011110011110000000000
000000000000000001000111000011101001100001010000000000
001010000011001011000111110101101111110011110000000000
100010000001110111100011011111101001100001010000000000
110000000000001000000000000101101000010000000000000000
110000000000000111000010010000111000100001010010000000
001000100000000011100010110000000001000000100101000001
000001000000000111100110000000001100000000000000000000
000000000010000101100010000011011011101110000001000000
000000000000000101100011101011001010011110100000000000
000000001100001111100000001001111101010110100000000000
000010100000001101100011110111011111000010000000100000
000000000100000001000011110001101101110110100000000000
000000000000000000000011011001011001111000100000000000
111000100000101000000000000011011101000001000000000000
100001000000010101000011011101011111010110100010000000

.logic_tile 22 23
000000000001010000000011100101001000001100111000000100
000000000100000011000000000000001011110011000000010000
000000000000000111000000010001101000001100111000000000
000000000000000000100011110000101111110011000000100000
000000001111001000000011100011101000001100111000000000
000000000000001011000100000000001000110011000000100000
000000100000101111100111100011001001001100111000100000
000000000000111101000000000000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000001000000000000011000000101011110011000000000000
000000000000000101000010010111101001001100111000000000
000000000000000000100111110000001010110011000000000000
000100000000001000000000000011101001001100111000000000
000000000000000101000011100000101101110011000001000000
000010000000000001000000000101101000001100111000000000
000000101100000000000000000000001110110011000000000000

.logic_tile 23 23
000000000000001111100010100101111100010111110100000100
000000000000000011100000000101101000110111110011000110
001010000000001111100110100001011101110110100000000000
100100000000001101100000001011011110111000100000000001
010000001100100011000010001011101100000100000000000000
110000000000001011000000000001111111101100000001000000
000001001101111000000111011111111011110011110000000000
000010000000001011000010000001111010010010100000000000
000100000000001000000111010111001001010000000001000000
000000000000000001000111000000011100101001000000000000
000000100000000001100011110011001100000110000000000000
000011000000001001000110100101010000001110000000000000
000000000110001011000110001001011000000110100000000000
000000000000001111000000000111011110000001010000000000
000000001111100111000110011011011110110110100111100110
000000000100111111100011101111111010111101010000000110

.logic_tile 24 23
000000000000000000000011110101101011000100000000000000
000000000000000000000010011011111000010100100010000000
001000000000000001100111111001111011010000100000000010
100000000001010111110011101101001000101000000000000000
110000000001000000000111100000001001010000000000000000
110100000000111001000010000011011110010110000010000000
000000001110000101000000001001001111000001010000000010
000000001111010111000011010011101010000001100000000000
000000000001000000000010000001100000000000000100000000
000000000010001001000111000000100000000001000010000000
000010100000101001010000000111111101110011110010000000
000000000001010111100000001011101111100011010000000000
000000000010000001000110101111101011101111010000000000
000000000000000000100100001111101001000111010000000000
000010000001000101100010000000001010000100000110000000
000010000000010000100010000000010000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100001000000000000000000000000000000
001000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000100001110000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 26 23
000100000000000001010011110001101000111110110100100010
000000000010001001000011110001111110111001110000000000
001000000000000111100010001101011000110110110000000000
100000100000000000100111100011111110010001110000000000
110000000000001111000111101111100000000010000000100000
110000000000001101000011111101000000000011000000000100
000001100000001000000011110111101101111111100001000000
000011000001010111000111111111011000101001000000000000
000100000010000001100000010101011110010111100000000000
000000100000100000000011110101011001000111010000000000
000000000110000111000011001000000001000010100000000100
000000000000010001000100001011001010000010000000100000
000000000000001111000111110011001010000110000000000010
000000000000001111100110110000010000000001000000100000
110011000011011011100000011011011110101110100010000000
010010100000100001100011011101101000101101010000000000

.logic_tile 27 23
000000000110000111100000000011001001001100111000000100
000000000000000000000000000000001100110011000000010000
000100000001101000000110000111001000001100111000000100
000000001010101111000100000000101101110011000000000000
000000000000000000000011000011101001001100111000000100
000000000001011111000000000000101101110011000000000000
000000000001000000000000000001101001001100111000000000
000000101000000000000010010000001011110011000001000000
000000101110000011100110110001101000001100111000100000
000101000000000101100011100000101101110011000000000000
000000000110011000000011110111001000001100111000000000
000010000001110101000010100000001000110011000010000000
000000000000000011100010100101001000001100111000100000
000000000000000000000000000000001100110011000000000000
001001000000000000000000000101001001001100111000000000
000000100000000000000010100000101111110011000010000000

.logic_tile 28 23
000000000001010000000111110011111101010111100000000100
000000000000111111000111111011101010000111010000000000
001000001000001101000111101001100000000010000000000000
100000000000000011100010100001100000000011000000100010
010000000000001111000000010111001101010111100000000000
010000000001001011100011001111111100000111010001000000
000000100000010001000111001001111010111000100100000000
000001000000000000000111001111011001101000010001000001
000010100110000000000110111101011111100001010110000000
000010000011010000000110101111111000100010110000000000
000100000000001111000010000111001110010111100010000000
000000001000101111000000001111101010001011100000000000
000100101100000111000010000111011111100001010100100000
000100000000000001100010010001011000100010110000000000
110001000000100001000110101001101011111111010100100000
110000100000000000100111101001001011111111000000000001

.logic_tile 29 23
000000100000000000000000000011001000001100111000000010
000100000000000000000000000000100000110011000000010000
000011100000100000000000010011001000001100111000000000
000010000000001001000011110000000000110011000000100000
000001001000000000000111100000001001001100111000000000
000000100000000000010100000000001001110011000000000000
000000000001010000010000000011001000001100111000000010
000000000000100000000000000000100000110011000000000000
000001000000100000000010100000001001001100111000000000
000000100000010111000111010000001000110011000000000000
000011100000100000000000000000001000001100111000000000
000011000001000000000010110000001110110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001101110011000000000100
000101001110000000000000000101001000001100111000000000
000010100000000000000000000000100000110011000001000000

.logic_tile 30 23
000010000000000111100000001001100000000010000000000000
000000000000000111100000000011100000000011000010000000
001000001000011011100110001111101011010110110000000000
100000000000001101000000000001111101010001110000000000
111010001100000101100111101101111000101011100000000000
110001000000000000100100001011001000010111100000100000
000100001010101001000111001011001101000111000010000000
000100001010010101000110001111101110000011000000000000
001000000000111111000011101011001100111111010101100000
000000100000011101100111001101101010111111000000000000
000110000000000101100011111111001101000110100000100000
000000000101011001100011000111011100001001000000000000
000100000001000001000010001011011011101011110100100000
000100001100000000100000000111011011111011110001000000
010001000000001011000011000101011001000111010000000000
110000001110001011000110000001101000010111100000000000

.logic_tile 31 23
000010101010001001100000001001001010000110100000000000
000000000000011011100000001001011110000110000000000000
001001100000000000000111000011111000010110100000000000
100011100001000000000011100001011011000001000000000000
010000001110000001100010011011001010000110000000000000
110000000000000000100011011001011010000111000000000000
000000001000001000000010001000011100010100000000000110
000010101110000001000000001001001110000110000000000000
000000001010000001000000000011100000000000000100000000
000000001110000000000000000000000000000001000010000000
000000000000011001000000000001111110000110100000000000
000010001010111101000000000001101011000001010000000000
000000001000001011100000001001001011000110100000000000
000000000000000111000000001001011011000110000001000000
000000000000100001000000001001011111001011100000000000
000000000000000000000010000101001111101011010000000000

.logic_tile 32 23
000000000000000011000011000000001010000100000001000000
000000000000000000000100000000000000000000000000000000
000000100100000000000000000101100000000000000000100000
000010000000001111000000000000000000000001000000000000
000000001010001000000000000101100000000000000001000000
000000000000000011000000000000000000000001000000000000
000100001010001011100000000000000000000000100001000000
000110000110000111100000000000001000000000000000000000
000000000000100000000000000000000001000000100001000000
000000000000010000000000000000001000000000000000000000
000000000000000000000111100000000000000000100010000000
000000000000000000000100000000001110000000000000000000
000000000001000000000000000011100000000000000000000000
000000000000100011000000000000100000000001000000000100
000100000000100000000000000000000000000000000000000100
000001001001000000000000001001000000000010000000000000

.io_tile 33 23
000000000000000000
000000000000100000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 0 24
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000100000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000011110000100000100000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000001000000000000000000100000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 3 24
000000000001100000000000010011100000000000000001100000
000000000001011111000011000001000000000001000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010101000010000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000011100000000000000001000010000000000000
000000000000000000100010100000001011000000000000100000
000000010000000000000000000000000001000010000000000100
000000010000000000010000001111001010000000000000000000
000000010000010011100000000101000000000000000100000000
000000011100100000100000000000100000000001000010000000
000000010000000000000010001000000000000000000100000000
000000010000000000000000000101000000000010000010000000
110000010000000000000000000000001010000010000000000000
100000010000000000000000000000000000000000000000000100

.logic_tile 4 24
000100000001100000000000010000000001000000100010100000
000000000000000000000011011011001010000000000010000001
001010100000001000000000000000000000000010000010000000
100000000000000101000000000000001010000000000000100000
010000000000000000000000011111111010111110110000000000
010000000000000111000011100101101101101101010000000000
000000000000001111110000001000000000000010000000000000
000000000000001011000000000101000000000000000010000001
000000011110000001100000001011001010111110110000000000
000000010000100000100011100101001101101101010000000000
000010010000001000000000000000011100000100000000000000
000001010000000001000000000000000000000000000000000000
000000010000000000000000000101000000000000000000000000
000000010010000000000000000000100000000001000000000000
000000010000000000000000010001100000000000000100000000
000000010001110000000010010000000000000001000000000000

.logic_tile 5 24
000000000000000000000000000111001010111000110010000000
000000000000000111000011101011001001110000110001000100
001000000000000011100000010111111010000010000000000000
100000000000000000100011110000111111000000000000000001
010001101100001000010011110000011010000100000110000000
110010100001010101000111110000010000000000000000100000
000000000000000000000011100000000001000000100100000000
000010100000000000000011100000001100000000000001000010
000000010000000101100000000000000000000000000100000100
000100010000000000000010101111000000000010000000100000
000000010001000001000000000000000000000000000000000000
000000010000000000000000000011000000000010000000000000
000100010001000000000010010001100001000010000000000100
000000010000101001000010100001001001000000000000000000
110001010000000000000110000001001100101001010000000001
100010110000000000000100000111111011111001010011000000

.logic_tile 6 24
000000001000000000000000000000000001000010000000100000
000000000000000000000000001101001110000000000011000001
001000000000001000000111101011100001000000000010000000
100000000000001011000000001101001110000000100001000001
000000001010000111000011100111011000001001000100000000
000010100000000000100000001011110000000010000000000000
000000000000011000000010000001100001000000100000000000
000000000000000001000010010000001101000000000000100000
000101011010100000000000001011111110011101000000000000
000100110000001111000011101111111010011110100000000000
000000011100000000000110000101101101010100000100000000
000000010000001001000000000000111010001000000000000000
000001011110000000000000001111011100101001010000000000
000000110000000111000011110111011101110110100001000000
110000010000001011100110101011000000000001000000000000
100000010000000011100011101111000000000000000000000000

.logic_tile 7 24
000000001100001111000111101001100001000001010001000000
000000000001001111000111110111101111000010110001000011
001011000001001001000111010101111101000010000000000000
100011100000100001100111010111001000000000000000000000
110100000001110111100000000011111010100000010000000000
110000000010000000100000000001101001010000010010000000
000001000000000101100111100101001100111000000001000000
000010000000000111000110010001001001111010100000000000
000010010000100001000000010000000001000000100100000000
000011111000010001000011110000001011000000000000000000
000000010000000011000010111000000001000000100000000100
000010110000001111100011011111001110000000000000000100
000000010000000000000011001111011011101010000001000000
000000010000000111000011000001111001101011010000000000
000000010001001001000111010011101101010111100000000000
000000010100101011100011000011111100001011100000000000

.ramt_tile 8 24
000100100000100000000000000000000000000000
000110010001000000000000000111000000000000
001010100101010000000000000011100000000000
100001010000000001000000000101000000000000
110001000000000111000111001000000000000000
010000000000100111100000001111000000000000
110000000110000000000111011101000000000000
100000000000000000000011011101100000000000
000000110001000000000111001000000000000000
000000010001100000010111101011000000000000
000000110000000000000000000111100000000000
000000010000000101000010001011000000000000
000010010001000001000000010000000000000000
000000011110000000000010110101000000000000
010000010001010111100010010101100001000000
010000011011000000000111011111101111100000

.logic_tile 9 24
000100000000000101100010101001101000000010000000000000
000100000000001101000111100101111101000000000010000000
001011100000100111100110000000000001000000100100000000
100001001100011101000000000000001000000000000011000000
000000001010000000000011111000000000000000000100100010
000000000001000001000110000001000000000010000000000000
000000000001000111000011101101101100101000000000000010
000000000000100000000010111111101101100000010000000000
000100010100100000000010110000011010000100000100000000
000100011010000001000111000000010000000000000001100001
000000010000000000000000000001000000000000000100000001
000011010000000000000000000000000000000001000000100000
000000010000000000000000000111001010100000000000000000
000000010000000000000011101001101100111000000000000100
000100011010000000000110100111101010100001010000000000
000100010000000000000110100001111011100000000000000000

.logic_tile 10 24
000001000000000111000111111011101110111000000000000000
000010001110000000000010001111001010010000000000000010
001000000000000000000000000000000000000010000000000100
100000000000001111000000000000001101000000000010000000
000010100110001111100111010111001000010111100000000000
000000000000101111000111111111111100000111010000000000
000000100000000000000011100001011010101011100010000000
000000000000000111000110110101111000101011010000000000
000010110010000011100011100011001111010111100000100000
000001010000000001000100001111011000001011100000000000
000000010000001101000000000101011010011111010000000000
000000010000001111000000000011111001101111010001000000
000010110001101000000111111101101011100000010000000000
000011010110111101000111100111111111010100000000000100
110000010000010001000110101000000000000000000100000000
010001010000100000000000000101000000000010000011000000

.logic_tile 11 24
000001001000100000000000000111000000000000000000000000
000110100001000000000010000000000000000001000000000000
001001000000000000000000000000000000000000000001000000
100010100000000000000000000011000000000010000000000000
000010000010101000000000010101001010000100000000000001
000001001101001011000011110111100000000000000000000010
000000000000000000000000000000000001000000100000000000
000000000000000000010000000000001101000000000000000000
000100010000111111100000001000000000000000000100000000
000100011010111101000000001111000000000010000000000000
000000010000000000000010101000000000000000000000000000
000000010000000000000100000111000000000010000010000000
000000010000000001000000000101000000000000000000000100
000000010000000011100000000111101100000000010010000000
001011010000000000000111100001000000000000000100000000
000010110100000101000000000000100000000001000000100000

.logic_tile 12 24
000100000001010111000110000111011010001001010100000010
000101001100101101000010000101001000101111110000000000
001010001010001111100000001011011001011111110001000000
100001000000001011000010100001111110001111100000000000
110000000000001111000111101000000001000010000000000010
110001000000001111000000001111001101000000000001000001
000000000000100011100011001101101100101001110000000000
000000000000010111100011110111101010011111110000000000
000000110000000000000110111011001011000101010000000000
000000010000001101000011100101101000001001010000000000
000001011100001101100000000001001111001001010100100000
000010110000100001100011100001101111101111110000000000
000000110000101001000011001011111110100000010100000000
000001011000000111000000000011001010010000010000000001
110000011101100000000111010101001011010001110110000000
100000010001110111000110101001011011111001110000000000

.logic_tile 13 24
000110000000000001000010000001111010010000000100000000
000101000100000001100000000000111111101001000000000010
001000000000000001100110000011111110101100010000000000
100000000000000000000000000001011001101100100000000000
110000001010000111100010000111000001000000100000000000
100000000000000000100000000000101110000000000000000001
000000000000000011100000010101101100100100010000000000
000000000000000000000011001001011100111000110000000000
000101010110001001100000000001100000000001010100000000
000000010000100111000011010101001111000001100001000000
000101010000000011010011101001001110001001000100000000
000110011100001011000100001011010000001010000000000000
000000010000000001000110100111101000010111100000000000
000000011000000000000111110111111100111111100000000000
000010010000000111110011101111001010001101000100000000
000001110000000000000011010011110000000100000000000000

.logic_tile 14 24
000000000000001111100010101001011011010001110100000000
000000000000000001100011010101011001110110110000000000
001010000000000000000000000101100000000001110000000000
100001000000000000000011011101101001000000100010000000
010000000001111001000111100111011101110011110000000000
010010001010010111000110100101001111100001010000000000
000100000000001001000111000011100000000010000010000000
000000000000001101000111000000100000000000000000000000
000000110001001101110010000111101011100010110000000001
000001010100101101100011010011101111010110110000000000
000000110000100011100111111000000000000010000000000000
000000010001010000000111100101000000000000000010000000
000000010000001111100000010011001110000001010000000100
000000010000101101000010000111011101001001000000000000
110000010001000000000111011001001010011001110110000000
100000010000000000010011001011011101101001110000000000

.logic_tile 15 24
000000000000100000000110100101101000001100111000000000
000100000001000000000000000000100000110011000000110000
000010000000001000000000000001101000001100111000000100
000001001110001111000000000000000000110011000000000000
000000000110000000000011100011101000001100111000000000
000000000000000000000000000000100000110011000001000000
000110100000010000000000010000001000001100111000000000
000110101110100000000011100000001110110011000001000000
000100010000000000000000000000001000001100111000000010
000100010000000000000010110000001101110011000000000000
000010010110000000000010100101001000001100111000000000
000000011010000000000100000000100000110011000000100000
000000010000000000000000000001001000001100111000000000
000000010000000001000000000000100000110011000000100000
000000110000000000000000000000001000111100001000000000
000000010110110000000000000000000000111100000000000001

.logic_tile 16 24
000010000000000000000010000011000001000000001000000000
000000001111000000000010010000001001000000000000000000
000001000000001000000010010111101001001100111000000000
000010000000001111000111110000001111110011000000000010
000000001100000111000000000001101001001100111001000000
000000000000001111100010000000101000110011000000000000
000000000100010101100010000101101001001100111000000000
000000000101110111100000000000001100110011000000100000
000101010000000011100000000101001000001100111010000000
000100010000000000000000000000101010110011000000000000
000000011100000111000000000111101000001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000000000000000101101000001100111000000010
000000010110100000000000000000001001110011000000000000
000111111011000011100010000101101000001100111000000100
000101010110100000110011110000101010110011000000000000

.logic_tile 17 24
001000100000001000000000010101001000001100111000000000
000000000000000111000010110000101100110011000000110000
000000001110101000000111110111001001001100111000000000
000000001100111011000111110000001001110011000010000000
000001000000000000000000010011101001001100111000000010
000000000000100011000011110000001111110011000000000000
000000000001010111100000000101101001001100111000000000
000000000000001001100010000000001011110011000000000100
000110010000000000000000000011101000001100111000000000
000100010000000111000000000000101001110011000000000100
000000010000000001000111100001101000001100111000000000
000000010001000000000100000000001010110011000001000000
000000010000000111000000000101101001001100111000000000
000010111001000000000000000000001001110011000000000100
000000011000000000000110000001001001001100111000000001
000010110000000000000111110000001111110011000000000000

.logic_tile 18 24
000000100010000111000000000011100001000000001000000000
000001000000000111000000000000101111000000000000010000
000000101010000111000011000001100001000000001000000000
000000001000000000100110110000101110000000000000000000
000100000001000111100010100111100000000000001000000000
000100000010100000000110110000101011000000000000000000
000000000000000101000111110101100001000000001000000000
000000001110100000100111110000101001000000000000000000
000001010001000000000000000001100001000000001000000000
000010111000000000000000000000001010000000000000000000
000000110000100000000010010101000000000000001000000000
000011010011010000000111010000001000000000000000000000
000001010000000000000000000101000001000000001000000000
000010111100000000000000000000101101000000000000000000
000101010000000000000010110001000001000000001000000000
000110110001010001000011000000001011000000000000000000

.logic_tile 19 24
000000000000000101100011000101011111010100000101000100
000001000000000000110100000000101100100000010000000000
001011000000000000000111000111100001000001110100100100
100011000000100000000000001101001011000000010000000010
010001000000010000000111101001011000100001010000000000
110000100110000000000110000101111100010000000000000000
000000000000000011100011100111011011101000000000000100
000000000001000000000111011111001001011000000000000000
000000010000000000000011100101001100010100000100000100
000011010100001111000100000000111111100000010000000000
000000010010000000000110100000011010010000000100100000
000010010000001111010000000001011011010110000000100101
000000011011010111110010000101011111010000100100100100
000000010001010000000011110000111111101000000000000000
000101011011000001000010001000000000000010000000000000
000000010001111001000110001011000000000000000001000000

.logic_tile 20 24
000000000000000111100000000011111010001000000110000000
000000000100000011100010010001000000001110000010000000
001101000010000111100000000011100000000001110101000100
100000000000000000100000001101101101000000100001000101
010000000100001111100010010000011101000000100101000011
010000000010010111000111101101001011010100100001000000
000011000000000101100110111111011010101111000000000000
000010000000101111100111011101001110101001010000000100
000010010000000111000111100001011101010000000100100000
000001010000001001000100000000001100100001010000000100
000100010101110001000000001101000001000001010100100010
000100010111110001000010000001001100000001100001000100
000010110000000111000010000111101110000110100010000000
000001010000001001100011110011111111000010100000000000
000001110110000000000000000000011100010000000101100100
000010010000000000000010010101011100010010100000000000

.logic_tile 21 24
000100000001000000000110101011000001000011000000000000
000100000000001001000110010001001010000011100000000000
001001000001010000000111001001011101000011100000000000
100010100100101001000010110011011110000011000010000000
010000000101000000000010101001101010100010110000000000
010001000000000111000110111111101100010110110000000001
000010000110000001100111000001101110111111000111100100
000001000000010000000000000011011111011111000001000000
000000010001001011000110101101001101110110100101000001
000000010000100011100000000001101100110110110001000001
000000010000001011000111000111011010011111100110100100
000010110111000001100111011001011110111111100000100100
000001010000001111100110010011011101000110000000000000
000000010000000001100010110001101110000111000010000000
000000011110001111010010001001101010001101000000000000
000100010000000101000000001011110000001000000000000000

.logic_tile 22 24
000000100100001000000000010001101000001100111000000000
000001001110001101000011110000101001110011000000010000
000000000000000111100110000111101001001100111000100000
000001000000010011000100000000001000110011000000000000
000010001110011000000011010011001001001100111000000000
000001000000101111000111100000001000110011000000000010
000100000000000000000111100111001000001100111000000000
000000001100000000000110010000101010110011000000000000
000000010000100001000000000011101000001100111000000000
000000010000000000000000000000001011110011000000000000
000000011010000011000000000001001001001100111000000100
000000010000000000000010100000001011110011000000000000
000000010000001000010110100111001001001100111000000000
000000010000000101000000000000001011110011000000000000
000000010000110111000000000011101000001100111000000000
000000010000110000100000000000101011110011000000000000

.logic_tile 23 24
000000100000000001100111100101101011111111100100000101
000001000000000000000111100011011011010110100011000101
001000100000010111100000010101100000000011100000000000
100001100000101101000010101011101011000001010000000000
010100000000000101100010010000001000010100000000000001
010000000110001101100011111101011101010000100000000000
000010001001011000000111000101011111011111100111100000
000001001110100001000111100001001110111111010010000101
000000010000001000000110011011111111000001000000000000
000000010000000001000010111001111100101001010000000000
000000011000100001000110011111001100000010000001000000
000000010100010001010010100011110000001011000000000000
000000010000010000000011101101001111011111110100100000
000000010000100000000011110111011101010111110000000100
000001010001011011100000011001111111101011010000000000
000010011000000111100010110001001011000111010000000000

.logic_tile 24 24
000000000000000011100110111101011111101011110000000000
000000000000001001000111011101101001000111010000000100
001010100000000000000000000011001100001101000000000000
100000000000000000000011110001100000000100000000000000
110101000000000001100111101101101111110011110000000000
110100100000000000000010000111101011100011010000000100
000110000000001111000011101101011100001001000110000000
000000001110000011100110001111000000001010000000000000
000000010000000111100011110001000001000011010000000000
000100010000000001100110111001101101000011000010100010
000000010010000000000000010011101010001101000100000001
000010110001010011000011111111010000000100000010000000
000000010000000111000010001101001100101011110000000000
000000010001000011100010001101111000000111010000000000
000000010010000001000000000101101111010111100000100000
000010110000001001100010110011001010000111010000000000

.ramt_tile 25 24
000100100000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100010110100000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 26 24
000000000000000011000000011011101111101110100000000000
000000000000001011000011100001001111011110100010000000
001000000000001001100111101011111011000110000000000010
100000101101011111000100001011011011000001000000000000
010010100100000111100111111111011010101111010000000000
110011000000000000000111000001001000000111010000000010
000101000000010000000111110111011000101110000000000000
000000100000100001000011010111001011011111100001000000
000000010000000011000000000001100000000000000100000000
000000010000001011000000000000000000000001000010100010
000000010110001101100010001001001110101101010010000000
000010110010000111100000001001111000011100000000000100
000000110000001001000011100000000000000000100110000000
000001010110000011000100000000001100000000001001000000
110101011010010000000010000101011000101110000001000000
000100110000100000000100000111001100011111100000000000

.logic_tile 27 24
000000000000000111000000000011101000001100111000000000
000000000010000000100000000000001101110011000000010100
000000000010001011010111100111001001001100111000000100
000000001111011111000000000000001000110011000000000000
000110100100000000000011100101101001001100111000000100
000101000100000000000100000000101011110011000000000000
000100000110000111000011010001101000001100111000000010
000000000000010000100110100000001000110011000000000000
000000010001000000000000000111001001001100111000100000
000000010000100000000010000000001100110011000000000000
000000010101010011100011100101101001001100111000000000
000000010000101111100000000000001111110011000000000100
000000010000001001000010000011101000001100111001000000
000000010000001001110100000000101011110011000000000000
000000010010000000000000000111001001001100111000000000
000000010100000000000010000000101001110011000000000010

.logic_tile 28 24
000000000000001001000000000000000000000000000100000000
000000000111000001000011101101000000000010000000000000
001100000110000001000111100000011101010000000100000000
100100100000000000110100001101001110010110000001000100
110010101001000011100111000011111011101101010010000010
110000000100111101000111110101101011101100000001000000
000000100000000111100011100000000000000000000110000000
000000000001000111000110001111000000000010000000000000
000011110000000000000000001001111110110110100000100000
000010110000000001000000000101011100110101010000000000
000001011110010000000111110011101001000110100000000000
000000010000100001000110100001111011001111110000000000
000000010000100000000010010000001010000100000100000000
000000010000010000000010000000000000000000000000000001
110000010000000000000000011001001101101110000010000000
000000010000000001000010111111001001011111100000000000

.logic_tile 29 24
000001100000000000000000000111101000001100111000000000
000010101100000000000000000000000000110011000000010001
000100000000100000000000000101001000001100111000000000
000000000001000000000000000000000000110011000000000001
000000000000000111100000000111101000001100111000000000
000000000000000000100000000000100000110011000000000001
000000001111010000000000000000001000001100111000000000
000000000001010000000000000000001111110011000000000010
000000010000000000000000000000001001001100111000000000
000000010000010000000000000000001101110011000001000000
000011011010000000000111000000001001001100111010000000
000011010001001111000110000000001101110011000000000000
000100010000000000000000000000001001001100111000000000
000000010000000000000011100000001111110011000000000000
000010111110101000000011110011101000001100111001000000
000010010000001011000011000000000000110011000000000000

.logic_tile 30 24
000000000000001101000110110001001100000110000000000000
000001000100001001000110010000000000000001000000100000
001000000000000000000010000101111011101011110100000000
100000000001000000000100001101101111111011110011000000
110010000000000001100010011001001011101111010110000000
010001000000000000100011001101111111111111100001000000
000000000000010001100010000001001111111110110110000000
000000000100100000100100001101111001110110110001000000
000000011101011101100000000111101011111110110110100000
000001010001000101000010000001011011111001110001000000
000000110000001000000000000011001011111011110100100000
000100010000000101000000001101011001110011110000000000
000000010000000001000011101001101010101111010101000000
000000010000000111000100000011111010111111010000000000
110001010000101011100010010111011010111110110100100100
110010110110001011000011000111011011111110100000000001

.logic_tile 31 24
001000000000000000000000000000011010000100000100000000
000100000000001101000000000000010000000000000000100000
001000000000000111000000000111011011010111100000000000
100010100110000000100000000101101000000111010000000000
110000001101010000000010110000000000000000000000000000
010000000000111111000011110111000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000100010001011000000000010000000000110
000000010000000001000000010000000000000000000100000000
000000010100000000000010101101000000000010000010000000
000000011000110000010011000111011100000110100000000000
000010010000101011000000001101101010001111110000000100
000000110000000011100111000011000000000000000101000000
000001010000000001100000000000000000000001000010000000
000000011100001000000010001001011110101101010010000100
000001010000001101000000000111011110011100000000000000

.logic_tile 32 24
000010100000000000000000000000000001000000100000000000
000001000110001011000000000000001010000000000000000100
000000000000000000000000001000000000000000000010000000
000000000000100000010000001011000000000010000000000000
000010100000000000000000000000000000000000100000000000
000000000001010000000000000000001000000000000000000000
000001000000000011000000000000000001000000100000000000
000010100010000000100000000000001100000000000001000000
000000010000001111000000000000001100000100000010000000
000000010000000111000000000000000000000000000000000000
000100011011100101100110100000001110000100000000000000
000000010000110000100100000000000000000000000001000000
000000010000000011100000000000001110000100000000000010
000000010000010000000010110000010000000000000000000000
000000010000000000000000000000001100000100000010000000
000010010100000000000000000000000000000000000000000000

.io_tile 33 24
000000000100100000
000000000100000000
000000000100000000
000000000100001000
000000000100000000
000000000100000000
000100000100010000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
001000000000000000000000000000001100000000000100000000
000000000000000000000000001111000000000100000000000000
001000000000000111100000000000001111010000000100000000
100000000000000000000000000000011110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001001100000000111000001000000000100000000
000000000000000001000000000000101100000000010000000000
000000010000000101100000011001100000001100110000000000
000000010000000000000010100101000000110011000000000000
000000010000000101100000001111000000000001000100000000
000000010000000000000000000101100000000000000000000000
000000010000000000000010000101000000000000000000000000
000000010000000000010000000000100000000001000000000000
110000010000001000000000000011001110000000000100000000
100000010000000101000000000000110000001000000000000000

.logic_tile 2 25
000000000000000000000110100101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000110000001101000001100111000000000
000000001110001001000100000000001010110011000000000000
000000000000001101100000000001101001001100111000000000
000000000000000101000000000000101011110011000000000000
000000000000010101100110100111101000001100111000000000
000000000100100000000010010000001100110011000000000000
000000010000000001000010000011001000001100111000000000
000000010000000000000000000000101010110011000000000000
000000010000000000000000010011101000001100111000000000
000000010000000001000011000000101001110011000000000000
000000010000000001000000000111101001001100111000000000
000000010000000000000000000000001100110011000000000000
000000010000001101110000010111001001001100111000000000
000000010000000101000010100000001111110011000000000000

.logic_tile 3 25
000100000000000000000110100000000000000000100000000000
000100000000000000000011110000001011000000000000000000
001000000000000111000110101001111100111001010000000000
100010100000000000100011100001101110111111100000000000
001000000000000000000010100000001101010000000100000000
000000000000000000000000000000011011000000000000000000
000010100000000000000111010000000001001100110000000000
000001000000000000000110101111001111110011000000000000
000000010000000000000110000101100000000001000100000000
000000010000000000000000001001100000000000000000000000
000000010000001000000000000000001000000000000100000000
000000010000001001000000001001010000000100000000000000
000000010000001000000000010001100000000001000100000000
000000010000000011000010001001100000000000000000000000
110000010000000000000000010011100000000010000000000000
100000010000000000000011000000000000000000000000000001

.logic_tile 4 25
000100000000001101100000000000000000000000000100000000
000100000000001111010010111001001110000000100000000000
001001000000000101000010100001011111010110110000000000
100010100000000000100010111111001001111110110000000000
000000000110000101000000000000011000000010000010000000
000000000000000000100000000000010000000000000000000100
000000000000000000000010100101001110000000000100000000
000000000000100000000100000000000000001000000000000100
000100010000000001100000000000000001000000000100000000
000100010000100000010000000111001011000000100000000000
000000010000000000000000000001101110000000000100000000
000000010000000001000000000000100000001000000000000000
000000010000000001000000010000011000010000000100000000
000000010000100000000011000000001110000000000000000000
110000010000000101000000000011100000000001000100000001
100000011010000000000000000011001000000001010000000000

.logic_tile 5 25
000010000000000001000000001111100000000001000100000000
000000000000000000100010111001101001000001010000100000
001000000000000000000000010101001011111110110000000000
100000000000000000000010000001101011110100110000000000
000000000000100011100011100111101110000000000100000000
000000000000010000000000000000111110001001010010000000
000010000000000000000000000011000001000000000010100001
000000000000000000000011100000101011000000010010000110
000000010000000000000111000000000001000010000000000001
000000011000000000000010010000001100000000000001000000
000000010000000000000000000101000000000010000000100100
000000010000000001000000000000000000000000000000000000
000000010000000001100000011011011010111110010000000000
000000010110000001000010010011111101111110100000000000
110000010000000001100000001111100000000001000100000000
100000010000000000100010101111001110000010100000000010

.logic_tile 6 25
000000100000000111100000000000000000000000000001000000
000000000000000000000000000011000000000010000000000000
000000100000000000000000000000000000000000100000000000
000000001011010000000000000000001000000000000000000001
000000000000000000000000000000011010000100000000000000
000010000000100000000000000000010000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000010110000001110000000000000000000
000000010001011000000000000000000001000000100001000000
000000010000101011000000000000001111000000000000000000
000000010000001001000000000000000001000000100001000000
000000010000000111000000000000001100000000000000000000
000000010000101000000000000000000001000000100001000000
000000010001001001000000000000001100000000000000000000
000000010000010000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 7 25
000000000110000111000111000101100000000000000000000000
000000000000000000100100000000000000000001000000000000
001000000110010111000010100101100001000001000000000000
100000000001010000000100000101101001000000000000000100
000000100000000111100000010101000000000010000000000100
000001001010000111000011100000100000000000000010000000
000000001010101011100111000011011110000100000000000001
000000000001011101000100000000100000000000000000000000
000000011110001011100000001001011100101000010010000000
000000011010000011100011010101101010000100000000000000
000000010001010101000000000011000000000000000100000000
000000010000100000000010000000100000000001000000000000
000100010000000000000010100001001100101001000000000000
000101010100000000000000001111001010100000000000000010
110100010010000001100000001011011101000010000000000010
100000010000001111000000000111011000000000000000000000

.ramb_tile 8 25
000010100000000101100011100000000000000000
000001010000000000110100001101000000000000
001010001000000111100110101011000000000000
100001001111000000000100001001000000000000
110000000000000011000111000000000000000000
110000001100100000000100000101000000000000
000000000001000111000000000011100000000000
000000001100100000000000001001000000000000
000101010000011000000111000000000000000000
000100111110000101000000000111000000000000
000001010000100000000000011101100000000000
000000110011010001000010100001000000100000
000000010000000111000011101000000000000000
000000010100000000100100001111000000000000
110110110001010111000111000011100000000000
110101010000100000000100000001101101000000

.logic_tile 9 25
001000000000000101100000001001111001101001110100000000
000000000000001111000010100001101011010100100001000100
001010100000001011000011110101101011101000000000000000
100100000000001111100111010001001111100100000000100000
110010000000000011100111000011101011100001010000000010
010000000000000000100111111111111010100000000000000000
000000000000010101000011101001001010111000000000000000
000000000010000000000000001111101100100000000000000000
000011110000000101000000000011111000101001110100100000
000011110010000000100010101101011000101000010010000100
000000010110000111100010001001011111111001010100000000
000000010000000000110000001001001000111001000000000100
000000010001010000000111000111011001110000010100000010
000000010000100000000010001101111001110001110011000000
000010110001100011100000010000011010000100000101000010
000000010000010000100010100000010000000000000000000001

.logic_tile 10 25
000000000000000011100111001101000000000001110000100100
000000001000000000100100000101101010000000110011000000
001000100110001000000000001001101101101000010000100000
100001000000001001000000001101011111000100000000000000
000001000010010111100000010011100000000010000000000001
000010100110100000100010010101100000000000000000000100
000000100000101101000111000111100000000000000000000000
000001000001011001100110000000000000000001000000000000
000001011100000000000000010000001001010000000000000101
000000010110000000000011100101011010010110100000100001
000000010110000101100110100000000000000000000010000000
000010110001001001000100001111001000000000100000000000
000001010000000000000000000001000000000000000100000000
000000011011000000000010000000000000000001000001000000
110100010000000101100010111111111011101000000000000000
010100010000000000000110000101111100011000000000000000

.logic_tile 11 25
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
001000000001000000000111000011100000000000000000000000
100010000001101111000100000000000000000001000000000100
000000001000000000000000000000001100000100000000000000
000010001110000000000000000000000000000000000000000000
000000000000011000000000010011100000000000000000000000
000000000000101101000011100000100000000001000000000010
000000011000000101100111100000011010000100000000100000
000000010000000000100100000000000000000000000000000000
000001010000000000000000000000000001000000100110000000
000110110010000001000010000000001011000000000000000000
000100110000000000000111100000000000000000100000000000
000101010000000000000000000000001111000000000010000000
010100111100000000000000000000000001000000100000000000
010000010000000000000000000000001001000000000000000000

.logic_tile 12 25
000100000000000000000011100111111010011111100000000000
000100000010001101000011000001111110101111100000000000
001011100000000011110110101001011100100000010000000000
100011000000000000000000001001101001111101010000000000
010000001010000001110111010011011001101000010000000000
110000000000000001000010000101011110010101110000000000
000000001110000011100000011000000000000000000100100000
000000100110000000100011010001000000000010000000000000
000000010000000101100010011101011010011111100000000000
000000010000000000000010010101111110011111010000000000
001000011010000000000000000000000000000000100100000000
000000010000100101000000000000001101000000000000000000
000000010001000011100010100000000000000000000000000000
000000010000100000100000001011000000000010000000000001
000100010000000001100000010001001111111001010000000000
000010110000000000000010100101111001011001000000000000

.logic_tile 13 25
000000000100100000000000010000000000000000000100000000
000000000001000000000011110111000000000010000000000000
001000000000000001000000000111000000000000000000000000
100010001010000000100000000000100000000001000000000000
010000000000000000000110001111101111100100010000000000
010000000000000000000000001011011011110100110000000000
000000001100000111000110100000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000010001000111000000000011111000111001000010000000
000000010000010001000000001101101100110101000000000000
000000010011000000000111010011011110010110000000000001
000000011100100000000111010111001100000010000000000000
000101010100001111000010101000000000000000000000000000
000100110000000001100010101111000000000010000000000000
000000010001001001000011101000000000000000000000000000
000000010001010011000011111111000000000010000000100000

.logic_tile 14 25
001010100000001011100000010101111111000010000000000000
000101100000000111100011010011101110000011010001000000
001000000001001000000111110101100000000000000101000000
100000000000001011000010110000100000000001000000000000
011001000000000111100111010000000000000010000000000000
010010000010000000100111001011000000000000000010000000
000000000000001000000111001000001010000000100010000000
000000001010001111000011100101011011000110100000000000
000000010000001000010000001001011100101110000000000000
000001011100001011000011011111001110010100000001000000
000010110000000111100010001101011000111101010000000000
000001010001000000000000001011101011111101100010000000
000000010000100011100000001101011000001111110000000000
000000010001010000000000001001111000001110100000000001
000010010110000111000111000101000000000010000010100000
000001010000101011000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000110100111011110101000110110000000
000000000000001111000110011001101000110100110000100000
001010001100000011100000000101011010111100010101000010
100000000001000000100011101111011101110100010000000000
011010100000001011000011000101001101100010110000000000
110001000000000111000111101111101100101001110010000000
000000000001010101100010000101011111000010100100000100
000001000110000000100011100000011000100001010000000000
000000110000010111000011000001001011101110010000000000
000000010110101111000100000111101011101001000000000100
000011110000000111100000001111111011111111010001000000
000010111000001101000000001101001100101111000000000000
000000011001001011100011100111101110101001010101000000
000000010000000111000011110011111010110110010001000010
000000011110000101100111000101011000111100010101000001
000000110110000111100110001111011110110100010001100000

.logic_tile 16 25
000010000010000111000000010101001000001100111010000000
000000000100000000000011110000101110110011000000010000
000000001010010000000011110111101000001100111000000010
000000100000100000000111110000001000110011000000000000
000000000001000001000000000011001000001100111001000000
000000000010100001100011100000001010110011000000000000
001111100000100000000000000011001001001100111000000000
000001000011010000000011010000001101110011000000000010
000100010000101001000010000101101000001100111000000000
000100010101000111100000000000101001110011000000000010
000110010010000000000010000111001000001100111010000000
000100010000000000000000000000101010110011000000000000
000000010100000111000010000011001001001100111000000000
000000011110000000000000000000101111110011000000000100
000010110000000001000010000001101001001100111000000000
000001010010000000100000000000101001110011000010000000

.logic_tile 17 25
000110000000100000000011100101101000001100111000000000
000100001100011111010100000000101000110011000000010000
000100000000000000000000000011101000001100111000000000
000110100000000000000000000000101100110011000000000000
000000000000000000000010000111101001001100111010000000
000001000001000000000100000000001011110011000000000000
000011100110000001010011110011001000001100111000100000
000011000100000001000111110000101001110011000000000000
000001010010000111100000010011101001001100111000000000
000000010000000000000011100000001100110011000000000100
000000010000000101100111010111001001001100111000000000
000000010000001001000110100000101010110011000000000000
000000011000100000000010010111001000001100111000000001
000010010001010000000110100000101011110011000000000000
000000010001011000000000000101101001001100111000000000
000000010000100111000000000000001101110011000010000000

.logic_tile 18 25
000000000110001000010000000000001000111100001000000100
000000000000011001000000000000000000111100000000010000
001000000110000001100111111011011100100001010000000100
100000001000000011100010010111101010010000000000000000
010000000100101001000111101000000000000010000000000000
110000001100010101000100001001000000000000000001000000
000000000001001111000000001000000000000010000000000000
000001000000101001000000000101000000000000000000000100
000000010000100000000000010111011001001000000001000000
000100010000010000010011100101111010010100100000000000
000011010000100000000000001000000000000010000010000000
000011110000001001000000000001000000000000000000000000
000000010000000000000000000000000000000010000000100000
000000010000000000000011100001000000000000000000000000
000000010000001000000000000000011000000100000100000000
000000110000001101000000000000000000000000000000100000

.logic_tile 19 25
000000000000000001000000000001011111111001010000000000
000000000000000000000010101111001101010110100000000000
001001000000000001100111101001111101011100000000000000
100000100001010000100011100101111011101000000010000000
110000001100011001000011101101001111100001010010000000
010000100000101111000100000101011011010000000000000000
000000000000001011100011110111000000000000000110000000
000000001000000111100111010000000000000001000000000000
000000010010000000000111110111001101100000000000000000
000000010110000011000011101101111010110000100000000000
000010010010010000000000001101001000000011110000000000
000000010001110000000011011001011110000011100010000000
000000010000001111000110100001011110110000010000000000
000001010000001011000111100011001111010000100000100000
110100010000101000000000000000000001000010000000000000
100100110000010111000000000000001000000000000001000000

.logic_tile 20 25
000000000000101111100111110101111001010110100100000000
000000000001000101100010110000111111001001010010000000
001001000000001001100111101111011111111111110101000000
100000100100000101000100000101101000111110110000000000
000000000000000000000111010011011100101111000000000000
000000000000000000000010001011101100101001010000000000
000110000001111111100000000011001000110000110010000000
000101001100011101100011111111011011110000000000000000
000000110000000000000011101011111111101011010000000000
000001010000001011000111100011011010000111100000000000
000100010010000111000110000001001010000100000000000000
000100011100001111000000000001110000000010000000000000
000000010000100000010111000011101001110111110100000000
000010010000010000000011100001111000110110110010000000
000000010001011011100011111001011011100000110000000000
000000011010100001000010111111101110110000010000000000

.logic_tile 21 25
000000000100000111000000000000011100010000100111000010
000000000000011001100010001111001001010100000010000000
001100000010001111100011100111001110001001000111000001
100110100000000111100000000101010000000101000000000100
010000000000000000000111101111101110001001000000000000
110000000000000001000011100001111000000110100000000000
001101000100001000000000001111101101100010110000000000
000110100000001101000000000111101101101001110000000000
000010010000001001000000010101111000001101000101000000
000000010000001101000010111111010000001000000010000000
000000010000000111000010011111101110001001000101000000
000000010000000000100011010001010000000101000001000000
000000010000000011100010001001001010101110000000000000
000000010000000000100111011011011101011110100000000000
000100010000011111000010000011001110010000000110000100
000100011010001011000010000000111100100001010000000100

.logic_tile 22 25
000100000000001000010000010111101001001100111000000000
000100000000000111000010110000001000110011000000010100
000000000000011111000111100101101001001100111000000010
000000000100101101100000000000001000110011000000000000
000010000010000000010111000001101000001100111000000010
000000000110000000000110010000101000110011000000000000
000001000000001011100111110011101000001100111000000010
000010100010000011000111000000001011110011000000000000
000000011000000000000000000101101001001100111000000000
000000010000000000000000000000101011110011000000100000
000001010000001111000000000001001001001100111000000000
000010111000001001000000000000101100110011000000000000
000000010000100000000000000101101000001100111010000000
000100010000010000000000000000001011110011000000000000
000000110010000000000000000000001000111100001000000000
000100010000000001000000000000000000111100000000100000

.logic_tile 23 25
000000001000100011010010101000001011010110000000000000
000000000000000111100111100111011001000110000000000000
001000000000001001100000001111101011010100000000000000
100000000000001111000010100101101100011100000000000000
010001000100000101000111011101001100101011010000000000
010000100000001101100011000101011101000111010001000000
000100000000101111100000001001011000111111000000000000
000000000001000011000000001011001111010110000000000000
000000011010000001100111000001101110000000100000000000
000010010000000000000111010000001111101000010000000000
000000010001110101100111011001111100101011010000000000
000000010100000000100110001011011001001011100000000000
000000011010000000000110001011001011110110110110000001
000001010000000001000011110111011101010110110000000100
001011110000010111000110011000001010000010100000000000
000010110000100000100111001111011000000110000010000000

.logic_tile 24 25
000011001111001011100010000001000000000000000000000000
000011100000000001110010110000001100000001000000000000
001100000000000111010011100101011111000010100000000000
100000000110001111100100000000011010001001000010000000
000100000000010001000010000001111111101011110100000000
000100000000100000100010010001011011001011110000000000
000001000001011011110011101111101111000110100000000010
000000000000000111100000001011001001001111110000000000
000000010000001101100000000101001000000000000000100000
000000011100000011100000000000110000001000000000000000
000000010000110111000011100111101010000100000000000000
000000010110100000000000000000111100101000010000000000
000100010000000111000000000000000000000000000100000000
000100110000000000100000001001000000000010000000000010
000100010000011011100111011001111011110110100010000000
000000010100101011100011000111001100110101010000000000

.ramb_tile 25 25
000000100000000000000000000000000000000000
000101110000000000000000000101000000000000
001000000000011000000000010011000000000000
100000000000000111000011010101000000000010
110010100000000011100111101000000000000000
110010000000001111000011000001000000000000
000000000000101111000111001101100000000000
000100100101011011000100001111100000010000
000000010000001000000000000000000000000000
000000010000101101000000001101000000000000
000010010000000000000000001101100000000100
000000010000100000000000000101000000000000
000010110001100000000111001000000000000000
000001010000010000000011111001000000000000
110000011010000011100111100111100000000100
110000010000010000100111111101101111000000

.logic_tile 26 25
000010101111011111100111001101111000110111110000000000
000001000000001101100100000101011100010010100001000000
001001101100011101100010000001011101010000000000000000
100100001010110111100110010000011000101001000000000001
000000000000000101100011110001100000000000010000000000
000000101100000000100111100101001110000010110000000010
000100000000001011100000010111011001000110100000000000
000000000011011101100011010000011101001000000010000000
000000010100000000000000000001011000101101010000000000
000000010000001001000011110001101011101100000010100000
000000010000000101110110011001101101110111110000000001
000000010001010000100011101111011100110110110000000000
000000010010000111100010010001011010010110110000000000
000000010000000000100011111111011011010001110000000010
000001010000000000010111100111100000000011010100000000
000000111110000000000111101101101111000011110000000000

.logic_tile 27 25
000010000000000011000000010111101000001100111001000000
000000001000000000000011110000001110110011000000010000
000000000000011101100000000001101001001100111000000000
010000000010101111100000000000001111110011000001000000
000000000000001101100000000011101001001100111000000000
000000000110000011100000000000101101110011000000000001
000000000000000000000000000001001001001100111000000100
000000000000000000000000000000101100110011000000000000
000000010000000000000000000001001000001100111000000000
000000010100000000010000000000001010110011000000100000
000000010000000011100111010111001000001100111000000000
000000010001010000100010100000101010110011000001000000
000000010000100111000110100001101001001100111001000000
000001010101010000000000000000001110110011000000000000
000011110000001101010000000000001000111100001000000000
000001110001000101000010100000000000111100000000100000

.logic_tile 28 25
000100100000000111100111100001001010100001010000000010
000101000000000000100111110101011110110010110010000000
001000000000001001000000000101001111101001000010000010
100001000000001011100000001011001011111101000000000000
110000000000001011000011111101111110000110100000000000
110000000010000011000011100011011100001111110001000000
000010001100100000000011100001011001101111010101000000
000100000001000001000110010111101000111111010000000000
000000110001000101100111001011011100111110110100100000
000010010100000001100100000001001011111110100000000000
000000110000000111000110011011111011101011110000000000
000001010000000001000010100111011101110111110000000010
000000011010011001000111011001001110111011110100000000
000010010000000011100011000001111001110011110001000000
110000010000000001000000000000011100001100110000000000
110000011110000111000010000101010000110011000000000000

.logic_tile 29 25
000010100000100000000111110000001001001100111000000001
000100000011000000000111010000001101110011000000010000
001000100000001000000000000000001000001100111000000100
110000000000001111000000000000001100110011000000000000
010000100000000000010010100000001001001100111000000010
010000000000000000000100000000001000110011000000000000
000000000111000000000000000111101000001100111000000010
000000000011000000010000000000100000110011000000000000
000000010100110001000000000001001000001100111010000000
000010110000010000100000000000100000110011000000000000
000001011010100000000000000111101000001100111010000000
000010010001010000000010110000000000110011000000000000
000000010100000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
110000010000000101000110100101000000000000000100000010
000001010000000000100000000000100000000001000001000000

.logic_tile 30 25
000000000001001111000000011101011100001011110010000000
000000000100100011100010011111111001000001110000000000
001001000000011011000000010001011101010111100000000000
100010100000100001000011000001001111000111010010000000
110010100110000101000111000011000000000000000100100000
110000000000000000100110110000100000000001000001000000
000010100000000000000111010001101011111000100010000010
000001000010000000000011010011111000110100100000000000
000010010010000101100110000111101111010000000000000001
000001010000100000000000000000001011000000000000000011
000000010000001000000111000001101011010000100100000000
000000010000101101000100000000001011101000000000100000
000000010000000000000010010000001110000100000101000000
000000010000000001000011110000010000000000000001000010
110001010000010101100011100000011110000100000101000000
000010010000100001000011100000000000000000000010000000

.logic_tile 31 25
000001000000100000000110100011111110000010000100000000
000000100000000000000011110000100000001001000000000010
001100100000001111000010100000011010000010100101100000
100000000000000101000000001001011010000110100000000000
010001000010000111100010000000011000000100000100000100
110000100000000001110000000000000000000000000001000000
000001001000010101000010001000000000000000000110000000
000010001110000000100111001001000000000010000001100000
001001010000000000000000000001101011011110100000000000
000000110100000000000000001001101000101110000000000000
000001010000000011100011101111001011101001010000000001
000100110000000000100100001101101100100010110010000000
000000010000000000000110101000000000000000000000000001
000000010000000000000100001111001111000000100000000000
110010010000001000000110011101100000000011100100000000
000000010000000001000010001111001010000010100001000000

.logic_tile 32 25
000000000000000011100000000000000001000000100000000000
000000000000000000100000000000001100000000000001000000
001000000000000000000011010000000001000000100000100000
100000000000010111000111100000001101000000000000000000
110001000010000000000000000000011110000100000001000000
010010000000001101000000000000000000000000000001000000
000000000000000000000011001111011110111110110101000010
000000000110001111000011111101011000110110110000000000
000000110001000000000000001000000000000000000000000100
000110010100000000000011011101000000000010000000000000
000000111000001000000111100000000000000000000000100000
000001010000001101000000000101000000000010000000000000
000000010000000011100000000000011000000100000000100000
000000011110000000100000000000010000000000000000000000
010000110000000000000110100111111001101011110110000010
010000010000001101000100000001111010110111110000000000

.io_tile 33 25
000000000100001000
000000000100100000
000000000100010000
000000000100001000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000001000000000100000000
100000000000000000000000001111001011000000100000000000
000000100000000000000000000101111100000000000100000000
000001000000000000000000000000110000001000000000000000
000000000000000000010000001000000001000000000100000000
000000000000000000000010001101001110000000100000000000
000000000000000101100000010011011010000000000100000000
000000000000000000000010100000010000001000000000000000
000000000000000101100110100011000001000000000100000000
000000000000000000000000000000101011000000010000000000
000000000000001000000000000101111100000000000100000000
000000000000000101000000000000100000001000000000000000
110000000000001000000000010000000001000000000100000000
100000000000000101000010100111001011000000100000000000

.logic_tile 2 26
000000000000001101100110100001101001001100111000000000
000000000000000111000000000000101011110011000000010000
000000000000001101100110010001101001001100111000000000
000000000000001111000111100000001010110011000000000000
000000000000010111100000010001101001001100111000000000
000000000100000000100010100000001110110011000000000000
000000000000001000000110110001101001001100111000000000
000000000000000101000010100000101100110011000000000000
000000100000000000000000000001001001001100111000000000
000000000000010111000000000000101101110011000000000000
000000000000000101100000010001001001001100111000000000
000000001100000000000010010000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001100110011000000000000
000010000000000111000000000101001000001100111000000000
000001000001110000000000000000001011110011000000000000

.logic_tile 3 26
000100000000000000000110101000000001000000000100000000
000000000010100000000000000001001111000000100000000000
001000000000011011100000001000011000000000000100000000
100000000000100111100000000011000000000100000000000000
000000000000000000000111101000001100000000000100000000
000000001000010000000100000101010000000100000000000000
000000000001000101100000001101011101101111010010000000
000000000000100000100000000001101101101011110000000000
000001000000000000000110100000011111010000000100000000
000000100000000000000000000000001010000000000000000000
000000000000000101000011100001100000000000000100000000
000000000000000111100000000000001001000000010000000000
000100000001010101000000001111100000000001000100000000
000100000000000000000000000101100000000000000000000000
110000000000001000000010100101101110000000000100000000
100000000000000101000110100000000000001000000000000000

.logic_tile 4 26
000000000000000000000111100001100000000000001000000000
000000000000000101000100000000101101000000000000000000
000000000000001111100111000111001000001100111000000000
000000000000000101100100000000101010110011000000000000
000000000000000000000011110001001000001100111000000000
000000000000000111000010100000101000110011000000000000
000100000001010101000000000101001000001100111000000000
000000000000100101000010100000101011110011000000000000
000010100000000000010000010111001001001100111000000000
000000000000000000000010010000001000110011000000000000
000000000000000000000000010111001001001100111000000000
000000000000000000000010100000001011110011000000000000
000101000001001001000111000001101001001100111000000000
000110100000001001000000000000001010110011000000000000
000000000000000000010000000011101001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 5 26
000000000000000000000000000000000000000010000000000000
000000001000101101000000000000001000000000000001000000
001000000000000000000000000000000000000000100100000000
100000000000000000000010110000001100000000000000000000
010010100000000000000110000101111100111110110000000000
110000001000001111000100000001101110010110110000000000
000001001010000000000000000111000000000010000010000000
000000101100000000000011110000000000000000000001000000
000010100000000111100000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000010000001010101000000000000000001000000100000000000
000001000000100000000000000000001100000000000000000000
000000000001000001100000000000000001000010000010000000
000000001000000000000000000000001001000000000000000000
000001000000000000000011100000000000000000100000000001
000000100000000000010100000000001010000000000000000000

.logic_tile 6 26
000000000000000000000110000000011101000010000001100000
000000000000010000000000000000011010000000000001000111
001000000110000001100000011111100000000001000000000000
110000000000000000000011010001001001000000000000100010
001000001111010101100000001001000000000000000000100000
000000000000100000100000000111101110000010000000000010
000010000000000101000000000011100000000000000100000000
000001000000000111100000000000000000000001000000000000
000000000000000111100110101011011010000010000000000000
000001000000000000000000001001001010000000000000000001
000001000100000000000110110111011100000000000000000000
000010000000000011000010100000011101000001000000000000
000000000000000101100000001001011000000100000000000100
000001000000000000000000000111100000000000000010000000
110001000000000001000000000111101110000010000000000000
100010001010000000000000000000001001000000000010000001

.logic_tile 7 26
000100000000000101100110001111101000000000000000000000
000000000000000000000011111101110000000010000010000000
001000000000000111000000000000011110000100000100000000
100000000000001111100000000000000000000000000000000000
000000000000001001000011101101101110000100000100000000
000000000011000101000000000101000000001100000000000010
000001000000000111100110100000000001000000100100100000
000000100000000001100000000000001100000000000000000001
000001000000000000000000001001001010100000000001000001
000010001000100000000000000001001011000000000000000000
000000001100000001000000001001011111111101110100000000
000000000000000000000000000111111000111111110000000001
001000000000001111100000000000000000000000100100000000
000000000000000001000000000000001110000000000000100001
110000000000000111000010110000001010000100000110000101
100010100000001101000110000000000000000000000010100110

.ramt_tile 8 26
000000000000010000000111001000000000000000
000000010000000000000111110001000000000000
001000001010001000000000000111000000000000
100000010000001011000000000111000000000000
110000001110100000000000001000000000000000
010001000000000000000000001111000000000000
000000000000000001000000011111000000000000
000000000110000000100011010111100000000000
000100101000001000000000001000000000000000
000110001111000011000011101011000000000000
000001001011001000000000000101100000000000
000010100000000011000010011001000000000000
000000000000001001000111000000000000000000
000000000000001001100100000011000000000000
110010000000010000000010001001000001000010
010000001100000111000011011111101011000000

.logic_tile 9 26
000010100000000111100110010001000000000000000100000000
000000001110000111100111110000000000000001000000000010
001000000000000000000000000101011000101000000000100000
100100100111010111000011011101101101010000100000000000
010000000000000111100110000001001010100000000000000001
010000000000000000000110001111111100110100000000000000
000000000001001000000000000001011101111001010010000000
000000000010001101000000000001001010111111110000000000
000000100000000000000111011101001001101000010000000000
000000000000000001000011001001111111000000010000000010
000000100000100001000000001101000000000001000000000000
000000000001000111100000000011000000000000000010000000
000110100000000001000111000001001010111000000000000000
000001000000000000000100000111111101010000000000000100
110001001010000101000011100111100000000000000000000000
100000101101000000100000000000000000000001000000000000

.logic_tile 10 26
000001100000000111100111111011111010011110100000000000
000010100000000000100010010001111100101110000000000000
001000000000000011100000011111011000111100010111000000
100000000000001111100011111111111001111000100001000000
110100001001111000000011000011000000000000000000000000
010100000000111111000011010000000000000001000000000000
000010000000000000000000010000001010000100000000000000
000001000000000000010011010000010000000000000000000000
000000000000000001000010010101000000000000000000000000
000000000000001001100010000000100000000001000000000001
000001000000001001100010000000011110010000000000000000
000110000001001111000000000000001101000000000001100000
000000000101000000000110101001111100001001000000000100
000000000000110000000100000011000000001101000010000010
000000001110000111100000010111001000101000110100000000
000010100000000000000011100001111010110100110010000100

.logic_tile 11 26
000100000000001111000010000011011000100000000100000000
000100000001010101000011101011001001111000000010000000
001000000010000111100111101001101101100001010101000000
100001000000010000000011000001111100010000000000000000
000000000000000000000110100001011001111000000100000000
000010000010000000010100001111001111010000000010000000
000001000011001111000000010001011101110000110100000000
000010101110101111000011001011001011010000110001000000
000011100000000101100110100101111011111100000100000000
000011100010000111100011001101011110011100000010000000
000010100000000001000010101101111101110000110110000000
000000000001010001000010001011011011010000110000000000
000001100000000000000010000001011000101000000100000001
000010100000000000010000000011101101100100000000000000
110000000000100101000110101000000000000000000110000011
100000100000010000000100001001000000000010000010000111

.logic_tile 12 26
001010100000000000000000000000001010000100000000000000
000001000000000000000011010000010000000000000000000000
001000000011111000000000000001100000000000000000000000
100100000000100111000010100000000000000001000000100000
010000000001000000000000010111100000000000000000000000
010000000000000000000010010000100000000001000000000000
000000000000000001000110100001101100000000000000000000
000000000100000000100000000000110000000001000000000000
000000000000000101000000000000000001000000100000000001
000000000110000000100011000000001011000000000000000000
000000000000000000000000000111000000000000000100000000
000000000110100000000000000000100000000001000000100000
001000000100000000000010000011000000000000000000000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000000000000001000000000100

.logic_tile 13 26
000010100001010000000111000001011011010000000000000000
000001000000000000000111000101111111010110000000000000
001000100000001000000000000000001011010000000000000000
100000100000000111000011100000011111000000000000000000
110100000001000011100010101000001101000010100000100000
110100000000000000000110111001011100000010000000000000
000000001001110000000000010000011100000100000100000000
000000000000010000000011110000010000000000000000000000
000010000100011111100010100101000000000000000100000000
000001000000000001110000000000100000000001000000000000
000100000000000101000000010001000000000000000000000000
000100000000001011000011100000100000000001000001000000
000000000000000001000010000011101100010111100000000000
000000001001010000000000000011001110001011100001000000
000110000000100000000111110001111000000110000000000000
000101001010010000000110011011010000000001000000100000

.logic_tile 14 26
000000000001010000000011100011011011001100110000000000
000000001000000000000100000000011110110011000010000000
001000000000001000000000001011101101101011010000000000
100000000000010011000000000101011101000111010010000000
110000000000000000000000000000001000000100000100000000
110000100000001001000000000000010000000000000000000000
000100000000000000000000000000000000000000100100000000
000000000000001111000011000000001111000000000000000000
000100100000100001000000010000000001000000100000000000
000001000000011011000011110000001100000000000000000000
000000000000100000000011100000000000000000000100000000
000000000001011011000100000111000000000010000000100000
000000000000100000000111100000000000000000100000100000
000000000000000111000110110000001100000000000000000000
000000000001010001000000001001111100101110000000000000
000000000000100000000000000101001010011110100010000000

.logic_tile 15 26
000000100000000111100000000101011001111111000010000000
000000000000000000000011101001111000101001000000000000
001000100110000111100111110101011011101000010001000000
100101000110000111100110000101111011100001010000000000
000101000000000111100110010101100000000000100000000000
000100100000011111000011110111101111000010000000000000
000000000000000011000111010011101010101111000000000000
000000000000100000000110111111001010101001010000000000
000000000000000000000000010000011000000100000110000000
000000000110010000000010000000000000000000000000100000
000010000110001001100111101111111101101000010000000000
000001001000001111000110100111111101001000000000000000
000000000000000011100010000001011110111110000000000000
000000001001010000000110110111011111101101000000000000
010110100010000000000010110001101101000000000000000001
110000000000001001000111100000111100000001000000000000

.logic_tile 16 26
000000000000000111100000000011101000001100111000000000
000100001010000000100011110000101100110011000010010000
000001001011010111100000010001101000001100111000000001
000010001110100111000011000000001111110011000000000000
000000000000000101100011100011001000001100111000000000
000000000000000111100100000000001101110011000000000000
000001100000100000000000000001101001001100111000000000
000011100000010000000000000000101100110011000000000000
000100000000000011100000010001101001001100111000000000
000100000000000001100011010000001110110011000001000000
000000000110000011000010000101001000001100111000000000
000000000001000000100000000000001110110011000010000000
000000000001110000000000000001001000001100111000000000
000010000001111001000010000000001011110011000000000000
000001000000100001000000000001001000001100111000000100
000000100001000000000000000000101010110011000000000000

.logic_tile 17 26
000001001000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000010000
001100001110001101000000000000001000111100001010000000
100100000000010011000000000000000000111100000000000000
000000000001001000000110101011101100101001000000000100
000010000000100011000000001011001111100000000000000000
001000001000010001000111100101111001100000000000000010
000000000000100000100100001011101100110000010000000000
000001001000001101100110100011011101111000000000000000
000010000000000001100100000011101110010000000010000000
000000000000000001000000001000000000000000000100100000
000000000000011101000011100111000000000010000000000000
000000000000000111000110100001111101111000000000000000
000100001001001001100100001111001100100000000010000000
010010101110001111100000001111001010100000010000000000
110000100010000011000000000011111010010100000000000100

.logic_tile 18 26
000001000000011001010111101011001110101001000000000000
000000100000001011100100001001101010100000000000000000
001000000010001011100000010101100000000000110000000010
100000000000000111000011100101101000000000100000000000
110100000000111001000011000001000000000001010000000000
110100000000011011100000000001001011000001000000000000
000000001000000111000010000001001110001001000000000000
000001001010000000100000000001000000000010000000000000
000001001010101001100110100001100000000000000100000000
000000100001001101100100000000000000000001000000000010
000000001010000000000111000001101010100001010000000010
000000000100000000010000001011001100010000000000000000
000000000001001001000111101000001000000100000000100000
000000000000100011000000000101011100010100100000000000
000100001010010000000000001001000000000000110000000000
000100001110100000000000001011001000000000010000000000

.logic_tile 19 26
000010101010101000000111011011111010101110000000000000
000000000000010101000010101101011111011110100000000000
001001001000000011100110101111111100001011000101000000
100010001010000000000011001001010000001111000000000000
000000000000001111000110100101001100000100000000000000
000010000000000001100100001101001110011100000000000000
000100001011011111100111110001001000001111000100000000
000000000000001111100011111011010000001101000000000001
000000101110011001000111101001001110001100000000000000
000001000000100111000100000101100000000100000000000000
000000000011000111000110010101100000000000110001000000
000110100000000000000010101111001110000000010000000000
000000000000001111000111001001111100001100000000000000
000000000000001101000111111001011100000100000000000010
000011000100010001000010011101011111100011110000000000
000011100000100000100111011111011010010110100000000000

.logic_tile 20 26
000000000000000011000000000011101110110110100000000000
000000001010010000110011111111001110110000110000000000
001000000000101011100111011101001110110110100000000000
100000000000000001000111101101101110111100000000000000
010010001000000001100111101001111101000001000000000001
010000000000000000000100000001011111101001000000000000
000100000111111000000010000001100000000000000111100000
000010000001011111000111100000100000000001000000000000
000000000010001000000011100011011011101011010000000000
000000001111010001000111111011101011001011100000000000
000010000000110001000010001011011100110011110000000000
000000000000110000000011111001111101100001010000000000
000001000000001111000011000001011010101001010000000000
000000100000001011100000000101011011010010000000000000
110000000000000000000011100111001101101100000000000000
100000000000000000000100000001101100110100000000000000

.logic_tile 21 26
000010000010100111100000001000001011010000000111000000
000000001110011001100000000001011011010110000010000000
001000000000101001100111111101001110000001000000000000
100000000001000011100111100001001101101001010001000000
110110100000100111000000010111011111010100000100000000
010000000001000000110010110000001111100000010010000000
000000000010001000000010011101111100001101000100000000
000000000001011111000111111001100000000100000000000100
000010101010000111100010011011111011000100000000000100
000001000000010000000011010111001101101100000000000000
000010100000000111100111111001011001110011110000000000
000001000000001111000010001011011111010010100000000000
000000001110100011000111001001011110110110100000000000
000000000001011001100000000011011111111000100000000000
000101001110001001100010010000011011010000000100000000
000100000000101011000011100011011011010010100000000000

.logic_tile 22 26
000000000001001000000111010111011010000110000000000000
000010000000001111000111100000001011001001010000000000
001000001100000001100110010111011000000110100000000000
100000000001000111000010011001101011000110000000000000
110000000001101001000111101111101010110110100000000000
010000000000000111000011101001001001110100010000000000
000000001010001001000110111001011011111000100100000100
000000100000001101100011111011001000010100000000000100
000001000011000101100000000011011111000000100000000000
000000100000001101100010010000011100101000010000000000
000000000001010000000111011011011101100100010100000010
000000000000000001010110001101011101101000010000000000
000000000000000000000111000011111000101101010100000000
000000001000000011000000000101111000000100000000100000
110111000001001000000011001101111111100100010100000010
100110100001110111000011111101111101101000010000000000

.logic_tile 23 26
000000000000011111100111011101011010001001000000000000
000000000000101111000111111011110000000101000000000000
001100100000001011100111110111011101111111000000000000
100000000000001111100011010001001000010110000000000000
010000000000001101100011010111111110010000100000000001
010000000000000101000010101011011111110000010000000000
000000000010101001100111100011001011010111110111100101
000000000010011101000110000101001000111011110001000000
000001000000000011000000000011011101001001000000000000
000010100000000001100010001101011010000001010000000001
000001000000100000000110010001011011110110100000000000
000000001100000001000010001001011001110100010000000000
000001100000001011000011111101101111110011110000000000
000001000110000111100111100001001011010010100000000000
000000000000001000000000000001111011110110100000000000
000010000010001101000011001111111001111000100000000000

.logic_tile 24 26
000000001100000000000000010101001101000110100000000001
000001000000000000000010110000111000000000010000000000
001000001110010111100000011101011110001101000000000000
100000000000001111100011010001000000000100000000000000
110000000000101011100110100101011010000110000000000000
110010000001011111000010100000010000000001000000000010
000000000000001101000000011001011000111110110000000100
000000000000000011000011100111111110111110100000000010
000000000000000001000111000101000001000001110000000000
000000001100000111100100000101101100000000010010000000
000000000000000011100000000111001011000100000100100000
000110000000001001100000000000011010101000010000000000
000001000000001001100010000000001100000000000000000000
000010100000001101000100000011000000000010000010000000
000000001010110011100000001101100001000001010100000010
000000000000011111000000000011001010000010010000000100

.ramt_tile 25 26
000100000000010000000011100000000000000000
000100010100100111000011110001000000000000
001000100001010000010000000101100000001000
100000010000101011000000001001100000000000
010001000000001000000111000000000000000000
010010100000001111000000001111000000000000
000000000000000000000011111111100000001000
000000100000000000000011100111100000000000
000010000000000000000000001000000000000000
000000000000100000000000000111000000000000
000010100000000001000000000111000000000000
000001000000000001100000000101000000010000
000000000000000001000111100000000000000000
000000001110100000100100001101000000000000
111000100001011111000010001001100001010000
010010000100000111000100000011001011000000

.logic_tile 26 26
000000000000001111100000000101101110000111000000000000
000000000000000001100011110011110000000001000000000100
001000001100001111000011111001111010101011110100000000
100000000001011111000111100111101110001011110000000000
000110000000001111000111100000011101010010100100000000
000100000100001011000000000000011101000000000000000000
000000001000000011100011101001111111010111100000000000
000010000010000001100011100101001000001011100001000000
000010100000101001000000000001001010010010100000000000
000000000001010101000000001111001000110011110001000000
001000000001000000000010010001011010111110100000000000
000001001111110000000010000101111100011101000001000000
000000000000001011000010011001101110001001010000000000
000001000000001101000111101001101010000010100000000000
000001000100011011100000000111001010101111110000000001
000010000000000111000000000101011100001001010000000000

.logic_tile 27 26
000000001100000001100110101011001011111111110100000000
000000000000000000000110110101111000110110100010000000
001000000000001000000010000011111111110110000000000000
100000000000001011000110010111101011111111000000000000
000000000001000111000111010001001111111110110010000000
000100000000101011000111000111011011111110100000000010
000000000010001001100011011111011111010111100000000001
000000001000000011000111000101011111001011100000000000
000001000000000000000111100101111110001110000010000000
000000000000000000000100001111000000001001000000000000
000000000001011000000011100001101011011100000000000000
000000000001110111000111001001111001101000000000000000
000000000000001111000111010101111100000110000001000000
000000000010001011110011110000011001101001000000000000
000000100001001011000111010101011101111100010000000000
000101000000001011000111000101001111010100100011000000

.logic_tile 28 26
000001000000000101000000000111100000000010100101000000
000010000000001001000010001101101110000010110000000000
001100000001000000000110101111101000010111100001000000
100010101001000000000010110011111100001011100000000000
110000001100000111100111111000000000000000000110000000
110000000000000000000111101001000000000010000000000010
000000000111010101000111000011001010000111000100000100
000000000000101001100000000001110000000110000000100000
000000000000000111100000000101101011101001010001000001
000001000000100000100010100101011011101110000000000000
000001101000000011000000000000000001000000100100000000
000011000000000000000000000000001001000000000000000001
000100000100000011000011100000000000000000000100000000
000110100000000000000000000001000000000010000000000100
110100000000000000000111110101100000000000000100000100
000000000000100000000110100000000000000001000000000000

.logic_tile 29 26
000100101110000101000110110001111011110100010000000000
000101000000000000100110111101001100110100100001000001
001000001010101111100010000000000000000000100100000000
100001000000011001000110110000001010000000000010100100
010000001110100111100010111111011011110100010000000000
010000000001010001000110001001001100110100100000000001
000000000110101000000010100111111101111000100000000000
000000000000011111000100000001001010110100100010000100
000010000000100000000000001111111100000110000101000000
000001000000010000000000001101110000001101000000000100
000000001100000000000010000000000000000000000100000001
000010100000000011000000001001000000000010000010000000
001000100000100000000000010001101111010111100000000000
000001000000001001000011100101111000000111010000000000
110000001110100011100000000000000000000000100100000010
000010000000010000000011110000001011000000000000000000

.logic_tile 30 26
000000000000000000000000010101100001000000001000000000
000001000000000000000011000000101101000000000000000000
000001000000000111100000000101001001001100111000000000
000000100000010000000000000000101101110011000000000000
000000000000001000000111010101001000001100111000000000
000000000000000111000010100000001001110011000000000000
000000000100000000000111010111101001001100111000000000
000000000110000000000010010000001111110011000000000001
001010000000000000000000000001101000001100111000100000
000000000001000000000000000000001111110011000000000000
000001001111001111000110100011101001001100111000000000
000010100000001101000110000000001100110011000000000000
000000000000000011000011010101001001001100111000000000
000010000000000000000011110000101011110011000000000000
000110000000100001000000000111001000001100111000000000
000001000000000000000010000000001111110011000000000000

.logic_tile 31 26
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001100000000000000001000
001000000000100101110110000000000001000000001000000000
100100000011010000000010100000001101000000000000000000
010000000110000000000010000000001001001100111000000000
010000000001010000000100000000001110110011000000000010
000100000000000000000000010000001000111100001000000010
000000000001000000000011010000000000111100000000000000
000000000000010000000000001001100000000011010100000000
000000000000100101000000000011001011000011000000000000
000000001100001000000010011011111101010111100000000000
000000000000001001000110001001011111000111010000000000
000000000000100000000000000101100001001100110000000000
000000000000010000000000000000101001110011000000000000
110000001110010111000000010001100000001100110000000000
000000000000100000000011010000100000110011000000000000

.logic_tile 32 26
000011100010000000000000000000000000000000000000000000
000000000000000000010000000111000000000010000000000000
000000001000100000000000000101000000000000000000000100
000100000110010000000000000000000000000001000000000000
000000000000000111100000000000001100000100000000000000
000000000000001011100000000000010000000000000000000000
000001000000000000000011000101100000000000000000100000
000000000000000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000010000000
000000000110001101000100000011000000000010000000000000
000100000010000000000000000000000000000000000000000100
000010100001010000000000000101000000000010000000100000
000000000100100111100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000101000000000010000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000001000000000000000000000101001110000000000100000000
000010100000000000000000000000100000001000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000011001011000000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000000001101001111000000100000000000
000100000000000101100000001101000000000001000100000000
000100000000000000000000000011100000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 2 27
000000000000001111100110110101001000001100111000000000
000000000000001001100011110000001011110011000000010000
000000000000000111000111100111101001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000001001100010000111001000001100111000000000
000000000110010101100100000000101110110011000000000000
000000000000001000000000010111101001001100111000000000
000000000000000101000011110000101000110011000000000000
000000100000000000000000000101101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000011100000001000110011000000000000
000000000000000101100000000001001001001100111000000000
000000000000000000000010000000101101110011000000000000
000000000000000001000110100001001001001100111000000000
000000000000000000100000000000001011110011000000000000

.logic_tile 3 27
000000100000000000000000000000001111010000000100000000
000010001000000000000000000000011000000000000000000000
001000000000000000000000000001100000000001000100000000
100000000000000111000000001101000000000000000000000000
001000000000000000000110111000011110000000000100000000
000000000100000000000010101111000000000100000000000000
000000000000000000000000001111100000000001000100000000
000000000000000000000000001011100000000000000000000000
000010100000001000000110111000000000000000000100000000
000010000000000101000010101111001101000000100000000000
000000000001000000000010100000011110000000000100000000
000000000000100000000000001011010000000100000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000010111111001100000000100000000000
110000000000001000000111000001101010000000000100000000
100000000000000101000100000000010000001000000000000000

.logic_tile 4 27
000000000001000000000111110101101001001100111000000000
000000000000100000000110100000101011110011000000010000
000000000000001101110000000111101001001100111000000000
000000000000000101000000000000001101110011000000000000
000100000000010000000000000001001001001100111000000000
000100000000000000000000000000101000110011000000000000
000000000000000111100011110111101001001100111000000000
000000001110000000000010100000101000110011000000000000
000000100000100101000000000111001000001100111000000000
000001000011000000000000000000101001110011000000000000
000010100001010001000110000101101000001100111000000000
000001001110100000000111110000001100110011000000000000
000000000000000000000010100111101001001100111000000000
000000000001000000000010000000101101110011000000000000
000000000000000111000111010111001001001100111000000000
000000000001010000000110010000101100110011000000000000

.logic_tile 5 27
000000000000000111100000010000000001000000100100000000
000000000000000000100010110000001100000000000000000000
001000000000000000000000010000001000000100000000000000
100000000000000000000010000000010000000000000000000000
010011000000001000000111110111100000000010000000100000
110010000000001001000111110000100000000000000001000000
000000000010000001000000010101111111101001010000000000
000000000110000101000010010001011011110110100000000001
000000101110000000000000000101100000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000010000000000000001111111000101111000000000000
000000000000000001000000000101011011111111100000000000
000000000000000000010010000000000000000000100100000000
000000000100000000000100000000001111000000000000000000
000000000000100101100110000000000000000000000000000000
000000000000010000000010000101000000000010000000000000

.logic_tile 6 27
000100000000000000000000000000000000000000000000000000
000101000000000011000000000000000000000000000000000000
001000000001010101000000000000001110000100000000000100
100000000000100111100000000000010000000000000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101110000000000001100000100000000000100
000000001110000000000010100000010000000000000000000000
000100001001000000000000011000011011010100000100000000
000100000000000000000011100001011010000100000000000000
000000000001010000000000000000000001000000100110000101
000010000000100000000000000000001000000000000011100000
000000100000000000000110100000000000000000000000000010
000000000000100000000000001111000000000010000000000000
110000000000000000000000000001000000000000000000000000
100000000000000000000000000000000000000001000000000000

.logic_tile 7 27
000000000111000000000000001011111111101000100000000000
000000000000000000000000000011001110111100100000100000
001000000110001101000000011000000000000000000000000000
100000000000000011100011011101000000000010000000000000
110000000001000000000000011000000001000010000000000000
110000000000000000000011010101001001000000000001000000
000000001000000111100111001000001100000000100000000000
000000001110000000000111001101001111000000000001000100
000000000000001000000010010000000000000000000110000000
000001000000101011000010001011000000000010000000000000
000000000000000111100000000000011010010100000010000000
000000000000001101100000001101001101010100100000000000
000001000000100000000010000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000100000011110000001001111011101000000010000000
000000001110000111100000000011011000111001110000000000

.ramb_tile 8 27
000000000000100000000111010000000000000000
000001010100010001000011110001000000000000
001000000000000000000000010011100000000000
100000000000000000000011111011100000000001
010000000000001000000010000000000000000000
010000000000001111000100001011000000000000
000000001010000111000111000111000000000000
000001000000000000000100000011100000000001
000000100000000011100111000000000000000000
000000000000100000100110001101000000000000
000011000010000011000000010111000000000000
000001001010000000100011110101000000000000
000000000000000111000010001000000000000000
000001001100000000000000001101000000000000
010000000110010000000000001001100000000000
110000000000100000010000000011101001000001

.logic_tile 9 27
000000000000101111000000000000000000000000000100000000
000000000001001111100000001101000000000010000001000000
001000001010000000000000000111100000000000000110000000
100101000000100000000000000000100000000001000001000001
000000000000010000000110000000000000000000000110100000
000000100000000000000100000001000000000010000000000010
001010100000000111100000000000000000000010000000000010
000001000000000000100000000000001000000000000001000100
000100101000100001000011100111100000000000000110000000
000100100001000000000000000000001110000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000001
000010000000000111000111001011001100101001010010000010
000000001000000000100111010101011111110110100010000000
110000000000100111000010000111100000000000000110100001
100000000110011011100000000000000000000001000011000011

.logic_tile 10 27
000010000000000000000110001000011101010100000110000000
000000001110101111000000000111001011000100000000000000
001001000001010000000000001000000000000000000000000000
100000100000000000000000001011001111000010000000000000
000000000000100001000000001011101100000001000100000000
000000000001010000100010110011010000001001000010000000
000000001000000000000011100111101111001000000000000000
000000000000000000000111101101101011010100000000000000
000000000000000000000010000011101110000000000100100000
000100000000000000000111110000001000001001010000000000
000000000000011001000110000000001011010000100100000000
000000000011100101100000001001001100000000100000100000
000000000000000011100000000000000000000010000000000010
000000000000000101000010111011000000000000000000000010
110000000000000011100010100000000000000000100100000000
100000000000000000000000000000001111000000000000000000

.logic_tile 11 27
000000000110000000000000010011000000000000000000000000
000000000000000000000010010000000000000001000000100001
001000000001001000000000001001111110000100000001000010
100000000000101111000000001011010000000000000000000100
010010000000100101100111000000011110000100000000000000
010011000100001111000111110000000000000000000000000000
000000000000100000000011100000001010000100000100000001
000000000000000000000011000000000000000000000000000000
000011000000000101100010000101001011001001010000000000
000011101000100000100000001111101110000000000000000000
000000001100000000000010000101101010000100000000000000
000000000000000001010100000000110000000000000010000000
000001000000000000000011100101101101111101010000000000
000000000000000000000100000101111100111110110000000000
110100000000000001010111000000000000000000000000000001
100000001000000101110000000011000000000010000000000001

.logic_tile 12 27
000000100000100111000000010111100000000000001000000000
000000000011000000000010100000100000000000000000001000
001010100000000000010000000000000000000000001000000000
100000100000000000000000000000001111000000000000000000
010000101100000001100000000101101000001100111000000000
010000000000100000100000000000000000110011000000000000
000000000000001000000000000000001000111100001000000000
000000000001010001000000000000000000111100000000000001
000001100000000000000000010001000000000000000100000000
000010000000000000000010000000001101000000010000000000
000100000000100000000000010000011100000100000000000000
000100000001000101000010100000000000000000000000000000
000000000001000000000000000000000001000000100000000000
000000000000100000000010110000001101000000000000000000
110000000001000000000000010101000000000000000000000000
100000000001110000000011010000000000000001000000000000

.logic_tile 13 27
000000000001010000000111100001111011010111100000000000
000010101000010001000111100001001001001011100001000000
001000001010000101000010100101100000000000000000000000
100000000110000000100111100000000000000001000000000000
010000000000001111100000000101000000000000000000000000
010000000000000011100011010000100000000001000000000000
000000001110000011100111000000011010000100000000000000
000000000000000001100000000000010000000000000000000000
000000000000001001100000000001001101000000000010000000
000000000000001111000000000101101111011101000000000000
000100000000001000000010101111001101000000010000000000
000100001000000101000000000111001001010000100001000000
000001001010000011110000001101111100000100000000000000
000010000000100000100000000011010000001100000000000000
000001000111000000000110000000000000000000000100000000
000010000000100101010000000101000000000010000000000000

.logic_tile 14 27
000000000100000000000000001111011101000000100000000000
000000000000000011000000001001011111000000110001000000
001001000000010000000000010101101110000100000000000000
100000100000000000000011100111101010001100000001000000
110000001110001111000000000000001010000100000000000000
110000100000000011000010000000010000000000000000000000
000000000000000111000111110001000000000000000000000000
000000001110000000100011110000000000000001000000000000
000000000001000000000010100000011110000100000100000000
000000000110000000000100000000000000000000000000000000
000000000000100000000111100000000000000000100100000000
000100000000010000000100000000001101000000000000000000
001000000000001101000111100101100000000010100000000000
000000000000001011000100000001101010000001000000100000
110110000000001000000010100101100000000000000000000000
100100100000000111000000000000000000000001000000000000

.logic_tile 15 27
000001001010001000000010010000011100000100000100000010
000010000110001111000011010000010000000000000000000000
001010000000100000000110001011011100101110000010000000
100000000001010000000011111111101110011110100000000000
010000000001000001000111000000000001000000100101000000
110000000100000111100100000000001001000000000000000000
000000000000001111100111101101101001110010110000000000
000000000000000111100011100101011110100001110000000000
000001100001000101100110001001101011101000010000000000
000011000000000000000011101111101101100001010010000000
000000000110001000000111100001011101101000010000000000
000000000000001001000011011011111010010110000010000000
000000000000000000000000000001001100101000010001000000
000000000010000001000000000001101010000100000000000000
001000000000010000000010000101111011111110000000000000
000000000000101001000011100101011011101101000000000000

.logic_tile 16 27
000000000000000000000111100101101001001100111000000010
000000000000000000010000000000101111110011000000010000
000000001010000000000000000111001000001100111000000000
000000000000000000000011100000001010110011000000000000
000010000001011000000000000111101001001100111000000100
000000000000101111000000000000001100110011000000000000
000000000000001111000000010011101000001100111000000001
000000000001011111000011010000101001110011000000000000
000000001100000000000010000011001001001100111000000000
000000000000000000000000000000101001110011000000000000
000010001100000000000000000111101001001100111000000000
000100000000000001000011110000001010110011000000000001
000000000000000111000000000111101001001100111000000000
000000000000000000100000000000101010110011000000000000
000001000000100111100010110000001000111100001000000000
000000100101000001100011000000000000111100000010000000

.logic_tile 17 27
000000000000101000000111011101001110100001010000000000
000000000000010011000010001101001000100000000010000000
001000001111000011100110110101000000000000000100000010
100000000000001101100111000011000000000011000000000000
010000000000000001100000000111101101111101010010000000
010000000000000001000011110011101100111101110000000000
001001100000000001000011100011001110100000010000000001
000010100001010000000000001001101010010000010000000000
000000000000001111100000011101011000000010000000000000
000000000001011011100010010001110000000011000000000010
000000000110100000000000010111111100110000010000000000
000010100000010101000010010111111010100000000000000000
000000000000001111010011100001101011111000000000000000
000000000000001101100000000111001001100000000010000000
110100000000010000000010100101101110110000010000000000
100000000100000000000010100111011010100000000010000000

.logic_tile 18 27
000000000010100111000010101101001110001111000100000000
000000000000000000000010011111010000001101000010000000
001101000000101101100111010111011101101000010000000000
100100100001000001000011100001101100101001000000000000
000000100000101111000111110011011010000001000010100100
000000000001010111000111111101110000000000000000000000
000100000000000000000011101101001101110110100000000000
000000000000010000000011110011011110110000110000000000
000010100001000001100011100011111111101110000000000000
000100001101110000000011010111111001101101010000000000
000001000000100001000011101011111000000001000000000000
000010000000010111000011001001101011100001010000000000
000000000000000011100110000001101100010010100101000000
000000000000000000000011110000001001101001010000000000
000001100000000111100111100111111010010110100100100000
000010000000000011100111100000011001101000010000000000

.logic_tile 19 27
000000000001001011100011100101011010110010110000000000
000000000000001111100010010001111101010010110000000001
001000000001000111000110001111000000000000000001000000
100000000000000101100100000001100000000001000000000000
000000000000001011100000010001001100000000000000000000
000000000000001111100011110000100000001000000000100001
000010001100111000000111100111101001101100000010000000
000001000000100111000110001101011011111000000000000000
000001000000010001100000000111111000010010100100000000
000010100100000000000011100000011110101001010010000000
000000000000000011010000011111111000001111000100100000
000000000000000000100010001111100000001110000000000000
000000000001000001000010001101011010111110000000000000
000100000010100000100000001101001010101101000000000000
000011000000101011000110010101111101111100000000000000
000001000001010111100011100001111100110000000000000000

.logic_tile 20 27
000000001111001000000111100101001111110011110000000000
000000000001010001000100000101001111010010100000000000
001000000000100101000010000111101100000011100000000000
110000000000010000000100001101011001000011000000000000
000000000000000001000000000111111110000000100000000000
000010001010000111000011010000101110000000000000000100
000000100001100111000000001000001111010000000000000010
000001000001010000000000000111001111000000000000000000
000000001000000000000011010111111110000000000000000000
000000000100000111000010010111010000000001000000100000
000000000000000111100000000001001101011100000000000000
000100000000001001100010011011001000000100000010000000
000100100000000111100000001111011001101011010000000000
000101000110000001000011110101111101001011010000100000
110100000000001011100011011000000000000000000100000000
010000000000010101000110100011000000000010000011000000

.logic_tile 21 27
000000000000100000000111010000011111010000100100000000
000000001100010000000011001111001011010100000000000000
001000001110001011000110010011101101000110100000000000
100000000000001001100011011101101000000001010000000000
110101001110000000000111110011111000010000110000000000
010100100110000000010110001001011011000000100000000000
000101001000100000000111000111101110000000100100000000
000000000011000001000100000000111001101000010000000000
000000000000000011000000010000001100000100000100000000
000000000001011111000011100111001111010100100000000000
000101000010000001100000000101111001110110100000000000
000100000000000000000011001111111111111000100000000000
000000001110010111000010010000001111010100000100000000
000000100000000000100010111111011000010000100000000000
000000000100000101100110101111111001101110000000000000
000000000000001111100010011111011010011110100000000000

.logic_tile 22 27
000000000000011011100000000001100001000011110100000000
000000000000001011110000001101001101000001110010000000
001110100000001111110011110011011000111111110100000000
100100000110000001100011100111011101110110100000000000
000000000000100101100111101000011010010110000000000000
000000000000000111100000000111001110000010000010000000
000110000100001111110000010001011100010110100000000000
000010100000001101000011111111001000000001000000000000
000000000110000111000011000101001100000000000001100010
000011100001011111100100000000000000001000000001000100
000001001101010000000000011001101011000010100000000010
000011001010000001000011001001001110000010000010000000
000000000000001001100000010111100000000000000110000000
000000000001000111000011100000100000000001000000000000
000110101110001111100000001101101110001000000000000000
000011100000001101100010011101000000001110000000000000

.logic_tile 23 27
000001000001100000000000011101101111100001010000000010
000010100101111001010011011111111001100000000000000000
001000001010000111100110111011011111101000000000000000
100110000000000011100110100001101001011000000000000010
010101000000001000000011110101101111100001010000000000
010100000000001111000010000001111011100000000000000000
000000000000000011100011110000011011010100000101000000
000000001100000000100110110101001111010000100000000000
000001000010011000000000001001111000101000000000000000
000010000010001011000010011011101101010000100001000000
000000000000000001000000001011000000000000010001000000
000100000110000000100010000011001011000001010000000000
000000000000100001000111000101000001000000010100000000
000000000001010000100111111101001000000010110010000000
000100000100000111000011110111001110001000000100100000
000110000000000000100011000101010000001101000010000000

.logic_tile 24 27
000000101010000011000111101111011100101000010000000010
000001000000000001010010001011111010000100000000000000
001000100001000000000011100001011000000000000000000000
100001100000100000000111110000010000001000000000100000
110001000000100101000111110000001110000100000101000110
110010100000010000100111110000000000000000000000000000
000100000000000000000000000011101010101000010000000000
000000001000000111000000001101101101000000010000000100
000000000110000000000110100001011110101000010000000100
000010000110000000000011111011011011001000000000000000
000001000001100011000110101111101010100000010001000000
000000101000100000100010001001001001010000010000000000
000000000110000001000010000111111100111100010000000001
000000000001011001000011111001001110010100100010000000
110000000000100101000000001000000000000000000101100000
100010001110011111000010000101000000000010000000000100

.ramb_tile 25 27
000010100000000000000000001000000000000000
000000010100000000010000001001000000000000
001000000000000000000000011011100000000000
110010000000000000000011101101000000000000
010010101100010000000111100000000000000000
110101000000001001000100001111000000000000
000000000000001001000111110111100000000000
000000000001001101000111001011000000000000
000010101101001000000011100000000000000000
000000000000001011000100000011000000000000
000000000000010000000000001111100000000000
000000000000101011000011100111100000000000
000000100000010000000010001000000000000000
000001001100000000000100001011000000000000
010000100000001011100111000101100001000000
110000000001001011100100000101101010000000

.logic_tile 26 27
000111100000011101000000001011111010101000000000000000
000010001000000111000010100101011000010000100000000000
000000100000100000000000000011100000000001010000000000
000001000000010011000011000001101011000001100000000001
000000000001000000000010110111101100111000110010000000
000010001110000000000111111101101101010100100010000001
000000000000010111100000010001111000000110000000000100
000000000000101011000011000000011000000001010000000000
000010100000010111100000010101001111010000100000000000
000001000000000000000011000000111110101000000001000000
000000000000000111110000001001001101100000000000000000
000000001100000000000010010011011011111000000000000000
000000000000100000000000001000011010000110000000000000
000000001110000000000011000001001001000010100001000000
000000000000000001000000011000001000010000000000100000
000010101100000001100011110111011011010110000000000000

.logic_tile 27 27
001000001000000111100000000000001010000100000100100000
000010000000000000000011110000010000000000001001000010
001000000001000000000010100001000001000010100100000010
100000000110000000000100001011101101000010110000000000
011000000000101000000010011101001101000010100000000000
110000000001010101000110101011001011000010000000000000
000000001010000000000111000111101101100000000000000000
000000000000001111000111100001001100110000010000000000
000010100000001101100011001111111010100001010000000100
000001001000001111100100000011001100010000000000000000
000000000000010111000011100000000001000000100110000000
000000000000101001100010010000001001000000000000100000
000000100000000000000110001111100001000001010000100000
000001000000000000000000000111101100000001100000000000
110010000000000001000000001011101111000010100000000000
000001000000001001100010001101111111000001000000100000

.logic_tile 28 27
000010000000110000000010111001100001000010100100000100
000000000000100000010111100101101111000010110000100000
001000000000101011100110000000000001000000100110000000
100000100001010111000000000000001110000000000001000000
110001001000000000000111101000000000000000000100100000
110000100000001101000100000001000000000010000001000000
000010100000000111100000010011100000000000000100100000
000001000100000000000011110000000000000001000001000000
001000001100100011000000010000001101010100000000000001
000000000001000000000011010111001110010100100000000010
000000000000100011000010100111001101101101010000000000
000000000000011001100000001001011100101100000000000010
000010000000000001000111000001101010110000010001000000
000010100000000000000000001011001110110110100000000001
110001000000001011100011001101001001010111100000000000
000000101110000001110000001101111101000111010000000000

.logic_tile 29 27
001000000000010000000000010111100001000010110100000000
000000001101111111000011101001101111000001010000000100
001001000001011111010000001001000001000010110100000100
100000001110100111100010110111001111000010100000100000
010000001000000000010111101111011111010111100000000000
110011000100010000000110100111011001000111010000000000
000000000001011111000110010001100001000010110100000010
000000000000010001000110011011001111000010100000000100
000001000000000000000110101101111111010111100000000000
000010000000000000000000000111111010000111010000000000
000000000000000000000111011111111011000110100010000000
000000100110000000000110101011011111001111110000000000
001100000000001000000010000101101010010110100100000100
000100001100000101000000000000011111001000000000000000
110000001010001001000110101111111101000110100000000000
000001000001010101000011110001011111001111110000000000

.logic_tile 30 27
000001000000000000000000010111001000001100111000000000
000010101000000001000011000000001000110011000000010000
000000000111001000000011100101101001001100111000000000
000000000000100011000100000000101110110011000001000000
000000001111010000000000010101001001001100111000000000
000000000000000000000010110000101101110011000000000010
000000000000000000000111000111001001001100111000000000
000000001000001111000000000000001111110011000000000000
000000000000010000000110000011001001001100111000000000
000000000000000000000111110000101000110011000000000000
000000000000000000000000010111101000001100111000000000
000000000001010000000011100000001111110011000000000000
000010100000001101100000000101101000001100111000000000
000001000000000111100011010000001001110011000000000000
000000000000000101100000000011001001001100111000000000
000000000000000001100010010000101001110011000000000000

.logic_tile 31 27
000000000000100011100010001011011101101001000000000000
000000000001000000000000001001011100111101000011000000
001010000000000001010000000101111101010110000000000000
100101001000000000110010110101111010111111000001000000
110000000000000000000000011111101111010110110000000000
010000000000000111000010011101011101100010110001000000
000000000110000101100010101101111010000110100000000000
000000000000101001000100000001101000001111110000000010
000000100000000001000000001101001001001111110010000000
000011100000000000100010001011111011000110100000000000
000010000001110000000011010000011110000100000100000010
000011000100011111000111010000010000000000000000000000
000000000000000000000000011000000000000000000100000100
000011000000000000000011011111000000000010000010000000
000000000010101000000110100000011110000100000100000000
000000000101001011000100000000010000000000000000000100

.logic_tile 32 27
000001000000001000000000000000011000000000000110000000
000010100000000011000010111011010000000010000000000000
001000100000000000000111100000011000000100000000000000
100100100000000001000000000000000000000000000001000000
010100000000000000000000001111000000001100110000000000
010100000000000000000000000001000000110011000000000000
110110000000010000000000000001000000000000000000000010
100000000000000000000011110000000000000001000000000000
000011100000001000000000010000000001000000100000000000
000010000000001101000010000000001000000000000010100100
000000000000010000000000000011000000000000000000000000
000010000000100000000000000000000000000001000001000000
000000000000011000000000000000000001000000100000000110
000000000000100001010000000000001000000000000000100000
110000000000000000000000000000000001000000100000000010
100000000000000000000000000000001011000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000110110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000001000000001000000000100000000
000000000000000000000000001101001101000000100000000000
001000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000001000000
000000000000000000000100001011000000000010000000000000
000000000000000000000111101111000000000001000100000000
000000001000000000000000001101000000000000000000000000
000000000000000000000000010111111010000000000100000000
000000000000000000000010100000010000001000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000001000000101111100000000011101001001100111000000000
000000000000001001100011110000101000110011000000010000
000000000000001111100111100101101000001100111000000000
000000000000000101100100000000101000110011000000000000
000000000110001000000111000101101000001100111000000000
000000000000000101000100000000101000110011000000000000
000000000000000111100011100111001001001100111000000000
000000000000000000000111100000001110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000011100000010101001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000001101100000000001001000001100111000000000
000000000000000101000000000000101111110011000000000000

.logic_tile 3 28
000000000000000101100110100111000000000001000100000000
000000000000000000000000001011100000000000000000000000
001010100010000000000110100000001010000000000110000000
100001000000000000000000000001000000000100000000000000
000000000100000111100000000000011000000110000100000000
000000000000100000000000000101010000000100000000000000
000000000000001000000000000000001101010000000100000000
000000000000000101000000000000011100000000000000000000
000000000000000000000110110001000000000001000100000000
000000000000000000000011000101100000000000000000000000
000000100000001101100000001000001010000000000100000000
000000000000000101000000000101000000000100000000000000
000000000000000000000000010000000001000000000100000000
000001000000000000000010101011001100000000100000000000
110000000001000000000000000000001100010000000100000000
100000000001100000000000000000011101000000000000000000

.logic_tile 4 28
001000000000000011100110110001001000001100111000000000
000000000000000000000010110000001001110011000010010000
000100000000000000000110110011101000001100111000000000
000100000000000000000010100000001100110011000000000000
000000000000001111100000000101001001001100111000000000
000000000000000101100000000000001011110011000000000000
001000000000001000000011110101001001001100111000000000
000000000000001001000011000000001001110011000000000000
000001000000000011100000000101101001001100111000000000
000010100000000000100000000000101001110011000000000000
000000000000001011100000000011101000001100111000000000
000000000110000101000010000000101001110011000000000000
000000000000000000000110000011101001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000101100000000111001001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 5 28
000000000000000101100000000001000000000000000000000000
000001000000000000100000000000000000000001000000000001
001001000000000000000110010111111100000000000100000000
100010100000000000000011010000000000001000000000000000
000001000000000101100000011001111110000100000100000000
000000100000000000000011111011100000001100000000000001
000010101100000001100000010000011101010000000100000000
000001000000000000100010100000001101000000000000000000
000000000000000000000010000000000001000000000100000000
000000000000000000000000000101001100000000100000000000
000000000110101000000110000000011101010000000100000000
000000000001010011000110000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100001100000001100000000101111000110110110000000000
100000000000000001100000001101011101101011110000000000

.logic_tile 6 28
000000000000000000000110000000000000000000000000000100
000000001000000000000100000111000000000010000000000000
001000000000000000000000000000000000000000000001000000
100000000000000000000000001001000000000010000000000000
010001000000000000000011100011000000000000000100000000
110010000000000000000111010000000000000001000000000000
000100000000010000000000001000000000000000000100000000
000100000000000001000000000101000000000010000000000000
001000000110000001100000000101000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000111000111000000000001000000100000000000
000000000000000000100100000000001100000000000000000000
000000100000000111000000000000000000000000000000000000
000101000000100000100000000000000000000000000000000000
000000100000000000000000001000000000000000000000000010
000001000000000000000000001011000000000010000000000000

.logic_tile 7 28
000000000000001101000011000000000000000000000100000000
000000000000000011000100000001000000000010000000000000
001000000000000111000110000111001011101000010000000000
100000000000000111000011111111101100101110010001000000
010000100000101101000111010001111101100001010000000000
110000000010000001100110101011101111111010100000000010
000000000000001000000010001011011000101000000000000000
000000000000001111000100000011111010111001110000000000
000000000000000000000000001011101010110000010000000001
000010000000000000000011010001011110110110010000000000
000000000000000011100000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000101100110010001011001000010000001000111
000000000000000000100011010000001011000000000000000001
000000000000010000010111000000000001000000100100000000
000000100001110000000100000000001010000000000000000000

.ramt_tile 8 28
000100001100000000000000011000000000000000
000100010000001111000011011001000000000000
001000000110001000000000011111000000000000
100000010000000011000011011101000000000001
110000000000000000000111001000000000000000
010001000110000000000100001101000000000000
000000000000010001000011101101000000000010
000000000001100111000011100101100000000000
000100000000010000000111001000000000000000
000100100001010000000110010111000000000000
000000000100000000000000000101100000000000
000000000000000000000000001011000000000001
000000000000000001000000000000000000000000
000001000000000000000011010001000000000000
011000000001010001000000000001000001000000
010000000000100000000011101111101111010000

.logic_tile 9 28
000001000000000011100000011011101110000001000000000110
000010000000000000010010001011110000001001000001000001
001001000000001000000111101001011000000000000000000000
100000100000000111000000001001100000000100000010000001
110000000000000000000000000111000001000000100010000001
110000000000000000000000000000101101000000000000000000
000000000110000000000000000111100000000000000000000000
000000000000000000000010000000100000000001000000000010
000000000001000001000000000101100000000000000000000000
000000000000100000000000000000100000000001000000000000
000010000000000011100110100000001110000100000000100000
000101000000000000100010100000000000000000000000000000
000100001000000111000011010011101100000100000001000000
000100000001010000100011000000000000000000000000000000
000000000000000000000011000000000000000000100100000000
000000000000000000000000000000001000000000000001000000

.logic_tile 10 28
000010100000100101100000001101111100010010100010000000
000001000001000000100000000111101010101001010000000000
001000000101011000000000000000001010000010000000000100
110100000000001111000000000000010000000000000000000011
000000000100100001000011000000000001000000100000000000
000000000110000000100000000000001000000000000000000000
000000000000000000000111010011001110000000000101000000
000000000000000000000110000000000000001000000000000000
000000001111011000000000001101100000000001000100000000
000000000000110111000000001101100000000000000000000000
000000100001011001100000000101000000000000000100000000
000001000000000101000000000000000000000001000000000000
000000000110100001000000000101111101011101000110000000
000000000001010000000000000101101100001001000011000110
110001000000000011100000000000000000000000000100000000
100010100000000000100000000001000000000010000000000000

.logic_tile 11 28
000100000010100001100000011011101011000000010000000000
000100000110000000000010000001111001010000100000000000
001001101010001000000111111000000001000000000000000000
100000000010001111010010011101001010000000100000000000
110000000000000111000110100101100000000000000100000000
110000000000000000100111110000101001000001000000000000
000101000001001000010000010011000000000000000000000000
000110000000000101000010100000000000000001000000000000
000001000001111101100000001101101100101000010000000000
000010100000010101000000001011001110101000000000000000
000000000110000001000111010111000000000000010001000000
000000000000000000100110100001001100000000000010000000
000100000000100011100110000000000001000000100000000000
000100000001010000000000000000001110000000000010000000
110000000000000011100000001101001011011001000000000000
100000000000010000000000000011101001100000000000000000

.logic_tile 12 28
000000000000001101100010101001000000000011010000000000
000000001100001011000100001101001100000011000000000000
001101000000010000000000000001111010000000000000000000
100100000001010101000000001001011011000100000000000000
110000100000000101100000010000011110000100000100000000
110000001100000000000010100000000000000000000000000000
000001000000000000000010111111001010101101010000000011
000010000000010000000110001101001100101001010001100000
000000000000001001100000000000000000000010000000000000
000100000000001111000000000101001100000010100000000000
000010000000000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000000000000
000001000000000001000111101001001011000010000000000000
000010000000000000000000000001111011000000000000000000
000100001011010000000011100001000000000000000100000000
000100000000101111000100000000000000000001000010000000

.logic_tile 13 28
000000100000101000010000010000000000000000000000000010
000000100001011101000011100001000000000010000000000000
001000000000000101100111000000000000000000000100100000
100000000000100011000110110111000000000010000000000000
010010101001000011000011110101100000000000000100100000
110000100000000111000010100000000000000001000000000000
000000000001010111000000010101000000000000000000000000
000000000000001001000011100000000000000001000000000000
000010000000000000000011100111111011000100000000000000
000100000000000000000100001001111000001100000000000000
000000000000000000000000001111101111000011010000000000
000000100000000000000000001001101000000010000000000000
000000000000011001010000000101001101000010000010000000
000000001100101011000000000111011111100001010000000000
000000000000000000000111100101111000001100000000000000
000010100000000000000010001101010000000100000000000000

.logic_tile 14 28
000101001001011101000000000011111111000000000000000000
000110100000000111110000000000001110001001010000000000
001010000001010000000111110000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010010000000110000000011100000000000000000000100000000
110000001001110000000010010001000000000010000000000000
000000000000001000000011111111111100010111100000000000
000000000000001111000011111101101111000111010010000000
000000000001001000000010111111011001001011100000000000
000000001011100001000010001101111101010111100000000000
000000000000000101100000010011011001001001010000000000
000000000000001101000011010001011010000000000000000100
000100001000000000000000001101011000000110100000000000
000101001010000000000010001001111101001111110010000000
110001000000000001000010000000000000000000100000000000
100010000000001011000000000000001101000000000000000000

.logic_tile 15 28
000000000111000000000010001011111101100000000000000000
000010000000101111000111100011011101000000000000000000
001001000000001111100000001011101000010111100000000000
100010000000000001000010010001111110000111010000000000
000000000000100000000000000111011110100000000000000010
000000000000000000000011100001101111000000000000000000
000000000000100101000000000111011001000110100000000000
000000000000000000100000001101111000001111110001000000
000000001010000000000010101000000000000000100100000000
000000100000000101000111100001001110000000000010000000
000000100001001101100110110011001001000110100000000000
000001000000100101000010101011011110001111110000000000
000001001100100001000110110000011111010100000000000100
000010100000010001100010101011011010000100000000000000
110000000001001000000000001011101000010111100000000000
100000001010101011000011100001011001000111010000000000

.logic_tile 16 28
000101100001000000000110000011100000000000001000000000
000010000000000000000000000000000000000000000000001000
001100000000001111100110000000000001000000001000000000
110100000001000001000000000000001000000000000000000000
010010000100000000000010010101001000001100111101000000
110000000000000000000110000000100000110011000000000000
000000000000110000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000100011000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000011100000000111101000001100111100000000
000110000000000000100000000000000000110011000001000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000001000000001100000010000001001001100111100000000
100000000000000000000010000000001001110011000001000000

.logic_tile 17 28
000000100000000000000010100000001101000010000010000000
000000000000001111000100000011001010000000000000000000
001000000000000111100111100000001011000110100100000000
100000000000000000000000000000001110000000000000000000
010010100000000101000110000000000001000000100010000100
110000101100000000000011110111001101000010100010000000
000000000000000011110000000011101010000100000000000000
000000000000000000010000000000100000001001000000000000
000000000010011001100000000000000000000000000000000000
000000000110110111000000000001000000000010000000000000
000000000000101000000000001111000000000010100000000000
000110100000010111000010010001101011000010000000000100
000000000000000111000010001111101001100100010000000000
000001000000000000100000000011111111111000110000000100
110001001100000000000111001000000000000000000000000000
100000100000001001000110101001000000000010000000000000

.logic_tile 18 28
000100000001000000000110100000000000000000100000000000
000000000000000000000000000000001101000000000000000100
001100000000000000000000001011101011100010110000000000
100100000000000000000000000111111011010000100001000000
000000000000000000010111100000000001000000100000000000
000000000001000000000100000000001100000000000010000000
000001001000000011100000010000000000000000100100000001
000000000000000000000011110000001110000000000010000000
000000000001010000000000000000011100000100000000000000
000100000000000011010010000000010000000000000000000000
000000000001000000010111110011000000000000000000000100
000000000000000001010011110000000000000001000000000000
000010101000000000000000000000001000000100000000000000
000000000000001101000000000000010000000000000000000000
010000000000001000000111000000011110000100000000000000
110010100000001011000000000000010000000000000000000000

.logic_tile 19 28
000000000000100001100000010011011110001000000100000000
000000001110000000000011001111110000001101000000000000
001000000000100001100000010111011101010000100100000000
100000000000010000000010000000111000101000000000000001
010010000000000000000010100001000001000000010101000000
010001001010110111000111101111001100000001110000000000
000001000001011000000000001111011000001101000100000000
000010101000000001000000000111110000000100000000100000
000000100001100000000110000111000001000000010110000000
000010101100010000000000001111101111000001110000000000
000000000000001000000000010101001110000000100110000000
000000000000001011000011110000111010101000010000000000
000001000000000000000010010101011010000100000100000000
000010000000000000000010000000101111101000010000100000
110000000000000001100010100111100000000000000000000000
100000000000001101100010000000000000000001000010000000

.logic_tile 20 28
000000100001001000000110001011101111110100010100000010
000001000000100001000100001101101101111001110000000000
001100101110100000000000000101111000001000000101000000
100001000000010000000010010101110000001110000000000000
010000000000000000000111100101101111100001010101000001
110000000110001101000100000011101011010001100000000000
000011100000000001000011110101101110001101000100000000
000000000000000000100110001011100000000100000010000000
000010100000000000000010000111000001000001010100000000
000000000000000111000000001111101011000010010010000000
000100000000000001100110000101111011010000100110000000
000100000000000000000010000000101110101000000000000000
000000000000001001100110000111001001111001000101000000
000000101110001101000010100001011011111111000000000000
110000000000101000000010000101111111010000100101000000
100000000011010001000100000000111100101000000000000000

.logic_tile 21 28
000000100010100001100010001000011101000110000010000000
000010100000000001000110010101011000000010000000000000
001000000000001000000000010001100000000010100000000000
100000000010001001000010000011101011000010110000000000
010000000000000101000111000101101100010111110100100110
010000000000000000000110000101011100111011110001100000
000000000000000111100000000011000000000011100000000000
000001000000011101100000001101101100000010100000000000
000000001111000011000110010011001111110011110111000100
000011000000101001000010000001011100100011110000000001
000001000000001000000111111101011100000000000001100010
000010000000000001000111000111110000000010000010000000
000000100000000001100000001001001000011111100110100011
000000000100000000100011110111011110111111100001100100
000000001000100111110000001001100001000010100000000000
000010000001001001000010111111001101000010000010000000

.logic_tile 22 28
000100001010000000000010000001000000000000000100000000
000000000000000000000100000000100000000001000000000000
001010000000000000000011100001101110000110000000000000
100000100000000101000000001011010000000010000010000000
110010000001100000000000000111100001000010000010000000
010001000000110000000011001111101000000011000000000000
000000000000000000000000000111011000000010100000000000
000000001100000000000011000000101100000001000000000000
000000000001001101000010111101011100000010100010000000
000000000110000001100111100001101111000001000000000010
000000000000000101100011100000000001000000100000000000
000001000000000000000000000000001110000000000000000000
000011101110000000000110101101100000000010100001000000
000000000010000000000100000001101111000001000000000000
000000000000001111100000001111101101000000010000000000
000000001100111101100011111001001101001001010010000000

.logic_tile 23 28
000001001110000000000110100001101001011100000001000100
000010000000001101000011100001011111010100000000000001
001000001000011111010010101111011111100000010000000000
100000000000100011000111111111101100010000010000000000
010000000000100111100000010111011001000001010000000000
010010100001010000100011110011001011010010100011000000
000000000000000101100011110101100001000011000000000000
000010100110000000000011010011001011000011010010000000
000110100110001111000110000001111001000000110000000000
000001000000011111100100000111101101100000110000100000
000000100100000111000010010000011101010000100000000000
000001000110000111100011101101001000010000000000000000
000001000000101001100011101011111100100000000000000100
000000000000000101000011100111101010111000000000000000
000000000000000011100011010001111000010111110100000011
000000001111010000110010111011011111111011110001100100

.logic_tile 24 28
000001001000000000000000011111111101101000010000000000
000000000000000000000010000001111011000000010000000000
001000000001001001100000010000000001000000100100000000
100100000000001111100011110000001100000000000010000000
000001000000010101000010001111111101100001010000000000
000000100000001111100010111011111001100000000000000000
000100000000000111100010001101011000101001000000000000
000000000000000111000000000001101100100000000010000000
000000001101010001100000000111011010001001010000000000
000000000001110000000010000101101001000001010000000011
000010000110001001000111100101001110101000010000000000
000000001010001111000010000101101100001000000000000000
000010000001110101100000001101101011001000000000000100
000000000010000000000011110011011110010110100000000000
011000001000000011100011110011011111101000000001000000
110000000000000000000011010101111101011000000000000000

.ramt_tile 25 28
001000101100000000010000010000000000000000
000000010000000000000011110011000000000000
001000000000001000000000001011100000000000
100000010000001111000010011011100000000000
010010000001010000000000001000000000000000
010000000010000000000000001001000000000000
000000001100100111000010011111100000000000
000000000001010000000111111101000000000000
000010100000000011100000001000000000000000
000001000000010111000000000101000000000000
000000000000000001000011110111000000000000
000100000000000000000011010011000000000000
000000000000000001000111000000000000000000
000000000000001001000100001111000000000000
011000000000000001000000001101100000000000
010000000000000000000000000011101110000000

.logic_tile 26 28
000100000000010111000110101111101000101000010000000001
000000000000000000100010110101111101000100000000000000
001000000000000111100110111011011100101000000000000000
100010000000000011100010110001101100010000100000000000
010000100110001111100010100101001111010000100000000110
010001000110001111100011001111101000110000010000000001
000000001100000111100000000000001010000100000000000000
000000000000001111100011100000000000000000000000000000
000000101110000001100011101011001010101001000001000011
000001000000000000100111111111101011111101000000000000
000000001100001101000000010101011100001101000000000000
000000000000001011000010110001010000001100000010000000
000011000000000000000111000101111101000000100100100000
000001000000000001000100000000001001000001011000000000
110000000001000000000010111011011011100000000000000000
100000000000100000000011111001101011110100000000100000

.logic_tile 27 28
000100000001000000000000001000000000000000000100100001
000000000000101001000000000101000000000010000000000000
001000000000100101100000000001111111101000000000000000
100000000000011111000000001011011110100100000000000000
110000001011000011100000000000011000000100000100100000
110000000000100000000000000000000000000000000000000000
000010100000000001100000000001001100000011000100100000
000000000000100000000000000111000000001011000000000100
000000000000000011110110101011001100101000010000000000
000000000000000101100100000001011010001000000000000010
000010100000000001100000011111100001000001110000000000
000000000000000101100010011111001100000000110010000001
000000000001000000000010011111011000000110000100000010
000001000000011011000010100011000000001101000010000000
110000000000000101000010000111111101100001010000000001
000000001000000111000011111111111111110001110010000000

.logic_tile 28 28
000000000000011101000011110001000001000011100100000100
000000000000000111100110110011101111000010100000000000
001010100000000111100000001001000001000011010100000000
100001000000001111000010110001101110000011000000100010
010000000000000000000011111001101010001011000110000010
110000000000000000000011110001010000000011000000000000
000010100110000011100011111000011101000010100100000010
000001000000000001100010110001001111010010100000000000
000110000000000001100000001101101101111000110001000101
000000001110001001000010010101001011101000010000000000
000000000000001000000000011011011100001101000010000100
000000000000000011000011010101110000001100000000000011
000001000001100000000000000001011000001110000100000100
000010001010110000000000000001000000000110001000000000
110001000001011000000011101001100001000010110100000000
000010000000001011000111111101101000000010100001000001

.logic_tile 29 28
000000001000000000000000000000000001000000001000000000
000010000000000000000010000000001011000000000000001000
000000000000000000000000010001111010000001001000000000
000000000100000000000011000111111101000101000000100000
000000000000000011100000000000001000001100111000000000
000000000000010000100000000000001001110011000000000001
000000100100000000000111100111101000001100111000000000
000001000001000000000000000000000000110011000010000000
000000001110000000000110100011101000001100111000000000
000000000000000000000100000000000000110011000000100000
000001001010000001000000000000001001001100111000000000
000010100000000000010000000000001110110011000000000100
000000000000001000000000000111101000001100111000000000
000000000000000111000000000000100000110011000000000000
000000000000001001000000000101001000001100111000000000
000000001010001111000011100000000000110011000000000000

.logic_tile 30 28
000010100001110000000000000011001000001100111000000000
000000000100010000000010010000001110110011000001010000
000010100000000000000011100011101000001100111001000000
000000000000000000000111110000001110110011000000000000
000000000010000111000000010101001000001100111000000000
000000000000000011100011110000001100110011000000100000
000100100001011000000000000101001000001100111000000000
000000001101011101000000000000001011110011000000000100
000001000001000011100010010111101000001100111000000000
000010000010000001100011010000001101110011000000000000
000010100000000000000000010001001001001100111000000000
000111100010001001000011000000101001110011000010000000
000000000001110111000000000011001001001100111010000000
000000000001110001000000000000101001110011000000000000
000000000000001000000000000011101001001100111001000000
000000000001010101000000000000101010110011000000000000

.logic_tile 31 28
000000000000000000000000000111011011010110100100100000
000100000000000101000000000000101100100000000000000100
001000000000001000000010111001111010000111010000000000
100010100000000101000111111111111110101011010000000010
110000001101000000000000000001111011000110000110000001
110000000000000000000000000000101010101001000000000000
000000000000001101000110000111111011010111100000000000
000000000100000011110000001011111010000111010001000000
000000100000100111000011110000000000000000100000000000
000001000111010000100010110000001000000000000000000000
000000001110000101000000000000000000000000000000000000
000000100000011101000000000011000000000010000000100000
000000000001000000000010010101111111000010100100000010
000000000000110101000011010000001000100001010000000000
110010100000000000000010001000001100000100000000000101
000000001000000111000011110011010000000000000010100100

.logic_tile 32 28
000000000000000000000000010011100000000000000000000000
000000000000000000000011000000100000000001000000000100
001000000010100000000000010000000000000000000000000000
100000001010000101000011110000000000000000000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000000001001000000000010000000000000
000000000000000111100000000101100000000000000100000000
000000000100000000100000000000000000000001000000100000
000010000010000000000000010000000000000000100010000000
000000000100001101000011000000001001000000000000000000
000000000000000000000011000000001100000100000000100000
000010000000000000000100000000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000000011000000100000000000000
000000000000100000000000000000000000000000000001000000

.io_tile 33 28
000000000000000000
000000000000100000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000101000000000000000100100000
000000000000000000000000000000000000000001000000000000

.logic_tile 2 29
000000000000001000000000000000001000111100001000000000
000000000000000001000011100000000000111100000000010000
001000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000001100110000000000
000000000000000111000000000000000000110011000010000000
000000000000000000000000000000000001000000100100000001
000100000000000000000000000000001000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
100000000000000000000000000101000000000010000000100000

.logic_tile 3 29
000000000000000000010011100101011110000000000100000000
000000000000000000000100000000010000001000000000000000
001000000000000000000111100001101010010111110000000000
100000000000001111000100001001011100011111100010000000
000000000000000000000010001011101001110110110010000000
000000000000000111000100001101011000111010110000000000
000000000000000000000110100000000001000000000100000000
000000000000000000000000000101001001000000100000000000
000000000010001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000111000000000001000100000000
000000000000000000000000000101100000000000000000000000
000000000000000101000110100000001010000000000100000000
000000000110010000100000000011000000000100000000000000
110000000000000000000000010111000000000010000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 4 29
000000000000100000000000000001101001001100111000000000
000000000000000000000000000000101001110011000000010000
000000000000000101100110110101001001001100111000000000
000000000000000000000010100000101111110011000001000000
000000000000001111100110110101001001001100111000000000
000000000000000101000011110000101101110011000000000000
000000000000010000000000010011001001001100111000000000
000000000000000000000011110000101000110011000000000000
000000100000000101000000000011101000001100111000000000
000001000000000000000010100000001111110011000000000000
000000000000000101000000010111101000001100111000000000
000000000000000000000010100000001100110011000000000000
000100000000000000000110100101001001001100111000000000
000100000000000000000000000000001111110011000000000000
000000000000000101100010100101001001001100111000000000
000000000000000000000010100000001011110011000000000000

.logic_tile 5 29
000000000000000111000011010011001110000000000100100000
000000000000000000000010100000011011001001010000000000
001000001000000101100110100000011011000000000100100000
100000001100000000000000000011011101000110100000000000
000000000000000111000010100001100000000001000110000000
000000000000000000000100000101100000000000000000000000
000000000000001000000111101000001010000000000100000000
000000000000000101000000000101000000000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000001000000000100000000
000000000000000000000100000001001000000000100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111001001010000000100000000000
110000000000000000000000000000000000000000100000000010
100000000000000000000000000000001001000000000000000000

.logic_tile 6 29
000000000000000000000000000000000001000000100000000100
000000000001010000000000000000001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000100
000000000000000000000000000000001101000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000100000000000010000000000000000000100100000
000000000011000000000011111001000000000010000000000000
001000000000000000000000000000000000000000100000000000
100000000000000000000000000000001101000000000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000010010101000000000010000000100000
000001000010000001000000001000000000000000000001000000
000000000000000001000000000011000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010

.ramb_tile 8 29
000000000000001011100111010000000000000000
000000010000000011100111101101000000000000
001010000000001000000000000001000000000000
100001000000001001000000001001000000100000
110000000000000011100011100000000000000000
110001000000000000000100001001000000000000
000000000000001000000011110001100000000000
000000000000000111000011100001000000100000
000000000000000011000000000000000000000000
000000000000010001100000000011000000000000
000000000000000000000000001101100000010000
000000000110000000000011101101100000000000
000000000000000000000010001000000000000000
000000001000000000000100001011000000000000
110000000000000111000000000101000001010000
110000000000000000000000000011001010000000

.logic_tile 9 29
000000000000000000000000000111000000000000000100000000
000000000000000111000000000000000000000001000001000000
001000000100001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000100000001101000000000000000000000000100000000001
010000000000001111100000000000001000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000001000000000000010000000001000000100000000100
000100000000000000000010110000001000000000000000000000
000000000000000000000000000011101010001100110000000000
000000000000000001000000000101000000110011000000000000
000000000000000000000000000000000001000000100110000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000110000010000000000000001000000001000000000
000000001100110000000000000000001111000000000000001000
001000000000000000000111000000000001000000001000000000
100000000000000000000100000000001001000000000000000000
010000000000000000000111000011101000001100111000000000
110000000000100000010000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100000000011100000000000001000111100001000000000
000000000000010000000000000000000000111100000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010100011000000000010000010000000
000000000000100000000000001011111001000010000000000000
000000000001000000000000001011011111000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 11 29
000000000000000000000110100111100000000000001000000000
000000001001000000000011100000000000000000000000001000
001000000110000111100000010001100001000000001000000000
100000000000000000100011010000101000000000000000000000
010000000000000000000110010011101001001100111000000000
010000000000000000000010100000001001110011000000000000
000001000000000000000000010001101001001100111000000000
000000000000000000000010000000101011110011000000000000
000101000000100000000000010000001000111100001000000000
000110100001010000010010000000000000111100000001000000
000000000000001001110000000011011100001001000100000000
000000000000001011000011001101100000000101000000000000
000001000000000000000000001001000000000001110100000000
000000100000100000000000000011101011000000010000000000
110000000000000000000000000011100000000000000001000000
100000000000000001000000000000100000000001000000000000

.logic_tile 12 29
000100001110101000000111110101000001000000000000000000
000100000000001111000110000000001101000000010000100000
001101000000000000000000000101000000000000000000000000
100100000000000000000000000000000000000001000000000010
010000000000100001000000000101100000000000000000000000
010000000000010001100000000000000000000001000000000000
000000000000000000000000000000000001000000000100000000
000000100000000101000000001001001110000000100000000000
000000000000000000000000000000011100001100110000000000
000100100001000000000000001111010000110011000000000000
000000000000000000000010000111000000000000000000000000
000000000000000000010011010000000000000001000000000001
000001001110100011000110000000000000000000000000000000
000000100001000000100000000000000000000000000000000000
110000000110001000000000000001000000000001000100000000
100000000000000001000000001001000000000000000010100000

.logic_tile 13 29
000000000001001000000000000000000000000000000000000000
000010000000001011010000000000000000000000000000000000
001000000000000000000111101000000000000000000000000000
100000000000000000000100001011000000000010000010000000
000000000000000111100000000000001010000100000000000100
000000001010100111100000000000000000000000000000000000
000110100000000000000111100000000001000000100000000000
000010100000000000000000000000001001000000000010000000
000010100000000000000010000000000000000000000000000000
000000000000000000000011010001000000000010000000000000
000000000000010000000110000000011110000100000000000000
000000000000100000000000000000000000000000000000000001
000010001100100000000000001011001110010111100000000000
000000000001000000000011111101111010001011100000000000
110000000110000101100010000111101100000000000100000000
100000000000000000110000000000110000001000000000000001

.logic_tile 14 29
000101000000100000000000010011100000000000000100100000
000010000000010000000011000000000000000001000000000000
001000001000000000000000011011001010010111100000000000
100000000000000000000011111101111111001011100000000000
010001000001010000000111001111001010000110100000000000
010000000000101111000110011001011011001111110001000000
000000000001010000000110110001100000000000000000000000
000000000011010000000011100000100000000001000000000000
000000001111010001000000011101011100000110100000000000
000000000000100000000011001001011011001111110000000100
000000000000001011100010100011100000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000010000000000000010000000001000000100000100000
000000001100001111000011100000001011000000000000000000
110001000000000000000111000101011110010111100000000000
100010000000000000000000001111111100000111010001000000

.logic_tile 15 29
000001000000001111000000010011101111010111100000000000
000010000110001111000011111111001110000111010000000100
001000000000001000000000000000011010000100000100000100
100000000110000001000000000000000000000000000000000000
010000000000000000000000000011001110010111100010000000
010000100000000101000010011111001110000111010000000000
000100000000110111000110000001011101010111100000000000
000000000000110000100010100111011101000111010000000000
000100000011011101000110101111111111100000000000000000
000100000000110101000000000111011111000000000000000000
000010000000000101000010100001111010100000000000000000
000000000000000000000011110101011000000000000000000000
000001100001100101100111110101011010000100000010000001
000010100000011101000010100000110000001001000000000010
000000001000001101100110110011001110100000000000000000
000000000000000101000010101111001101000000000000000000

.logic_tile 16 29
000001000000000000000000000111001000001100111100000000
000011001101010000000000000000000000110011000000010000
001000000000001001100000000111001000001100111100000000
100010100000000001000000000000000000110011000000000000
110000000001010000000000010101001000001100111100000000
010100000001000000010010000000100000110011000010000000
000000001110000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000100000
000000000001010000000000000000001001001100111100000000
000000000101000000000010000000001000110011000001000000
000000001000000000000000010000001001001100111100000000
000000001110000000000010000000001000110011000000000000
000000001110001001100110000000001001001100111100000000
000100000001000001000000000000001101110011000001000000
110000000000000000000000000101101000001100111110000000
100000000000000000000000000000100000110011000000000000

.logic_tile 17 29
000000000000000000010000000000000000000000100000000000
000001000000000000010000000000001100000000000000000000
001000000000000000000000000000011110000100000000100000
100000000000000000000000000000000000000000000000000000
010101000000110000000010000000000000000000000000000000
110110000000010000000010000000000000000000000000000000
000001000001010000000000000000000001000000100000000000
000010100000100000000000000000001101000000000000000000
000001001100001000000011100000001010000100000100000000
000000100000101101000100000000010000000000000001000000
000000000110000000000010101000000000001100110010000000
000000000000010000010010001111001101110011000000000000
000000001000000011000000000000000001000000100110000000
000100001110000000100000000000001101000000000000000000
110000000000000001000000010111000000000000000000000000
100000000000000000100010110000000000000001000010000000

.logic_tile 18 29
000000000110010000000000010111100000000000000000000001
000001000000100000010011000000000000000001000000000000
001000000110000000000000000000011100000100000000000100
100000000000000000000000000000010000000000000000000000
110000000000100000000000000000001110000100000000000100
110000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000100
000000000000000000000000000000001101000000000000000000
000000000000000000000111100000000001000000100000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100000001000000100000100000100
000000000000000000000110010000010000000000000000000000
000000001100001000000011100011100000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000000000000011101000000000000000000001000000
000000000000001011000110001111000000000010000000000000

.logic_tile 19 29
000000000001010000000011110000011010000100000000100000
000000100000100000000011110000000000000000000000000000
001000001001010000000000000101100000000000000001000000
100000000000000000000000000000000000000001000000000000
110010101111010101000000000000000000000000000000000000
010000000001111001100000000000000000000000000000000000
000000000000001011000000010001000000000000000000000000
000000000001011011000011100000100000000001000000000000
000100000000000000000000000101000000000000000100000000
000000001110001001000010110000000000000001000000000000
001001000000000101000000001101011110111001000000000000
000010000000000000000000000111011001110101000000000000
000010100110000000000000010101111101010000100000000000
000100000000000000000011010011101110010001110000000100
000000001010001001100011100000000000000000100100000000
000000000000000001000100000000001111000000000000000000

.logic_tile 20 29
000010000110000000000011100011000000000000000000000000
000000000001000000000000000000100000000001000000000000
001000000100000000000000001101000000000010000010000000
100000000000001001000000000111100000000000000000000000
000000001010000001100110100101000000000010000000000000
000000100001000001000100000000001010000001010000100000
000000000001000111100110100001100000000000000000000000
000000000000100001000100000000000000000001000000000001
000000000001001000000110100001011010010110110010100000
000001000000001111000000000101101100101001010000000000
000000000100000000000000000000011010000100000100000000
000000001100000000000000000000010000000000000010000000
000000000000001111100000000111000000000000000000000000
000100000000001001100000000000000000000001000000000000
010000000000001000000000000111000000000000000000100000
110000000000000011000000000000000000000001000000000000

.logic_tile 21 29
000000000000000001000111010001001101001001000000000000
000001000000000000100111011111001010000010100000000000
001001000010000111100000000001100001000001110100000000
100000100110001011110010011101001011000000010000000000
010100000000000000000000001000000000000000000000000000
010110001000000000000010001001000000000010000000000000
000100001010001111100011110111000000000001010100000000
000000000000001111000010101111001011000001100000000000
000000101110000111000111100001100000000000000000000000
000011100110000000000000000000000000000001000000000000
000000000000110000000000000101111101100001010000000000
000001000001111111000000001001101010010000000010000000
000000000000000001100011100000001100000100000000000010
000010100001010000000011110000010000000000000000000000
110000000000110000000000000000001000000100000000100000
100000000001110000000000000000010000000000000000000000

.logic_tile 22 29
000000001010000000010011101011011011100000000000000000
000000000000000000000010000011101011110000100010000000
001000000000000000000000001111011010101000000000000000
100000000000000000000000000011011101100100000010000000
010000001001010101000110101001001101100001010000000000
110000000000000000100111001101111101010000000000000000
000000001110000000000011110101111111101000000000000000
000000000000001101000110111011101011100000010000000000
000000101111000000000011100011100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000100000111000011101101101010101001000000000000
000000001010100001100010000111101101100000000010000000
000000000001000111000111001011001010100000010000000000
000010100010100000000111111101111111010100000010000000
000000000000000111000000000101101000101000000000000000
000000001010001111000000001011111111100000010000000000

.logic_tile 23 29
000011100000000000000111111011011010000010000000000000
000000100100000000000110100001011101000000000000000000
001000001100100111100011000101001111000010000000000010
100100000000001111100000001111101111000000000000000000
110100000001001111000110101001011101100000010000000000
110100001111000111010011110111111010010000010010000000
000001000001010101000110101000000000000000000110000000
000000000000001101100010110101000000000010000000000000
000000100010000011000000010001111111100000000010000100
000010000000001101100011100101101100000000000000000000
000100000000010101100111100101101101101001000010000000
000000000000001111000110001101001101100000000000000000
000000000110000001000011101011101111000010000000000000
000000001010000101100111111011001011000000000000000010
000001000000101011100010010111101001000010000000000000
000010100001000011100111110101111000000000000000000000

.logic_tile 24 29
000000100111001000000010110101000000000001000000000001
000001000000101111000111110001000000000000000000000000
001000000000001101000110000001101101000010000000000000
100000000000000001000011111101111010000000000000000000
110010100110000111000000001111101001000010000000000000
110000000000000001100010010011011000000000000000000000
000010000000001111010000001101101101000010000010000000
000000000000001111000000001001001000000000000000000000
000000001110000101000110110011111100100000010000000000
000000000000001111000011100101011001101000000000000000
000011000100101101000110100011101011100000010000000000
000010100000000111100010001011101100100000100000000000
000000001110000000000111100000001110000100000100000100
000011000000000001000100000000000000000000000000100000
110011100000000011100000001101011110101000000000000000
100011100001000011100000000011001100010000100000000000

.ramb_tile 25 29
000001001010001000000000001000000000000000
000000010010001011000011000001000000000000
001010100000011001000000000011000000000000
100000000000101101100011101101000000000000
010000000000000111100000010000000000000000
010000000001010001100011110111000000000000
000000001000100111100111001111000000000000
000000000000000000000100001111100000000000
000000000000000101000000000000000000000000
000000001000001011000000000001000000000000
001010000001110000000000000101100000000000
000100001000000000000000000011100000010000
000010000001100011100010001000000000000000
000000000011010000100100001001000000000000
010000000001000000000000000101000001000000
110000000000100000000011110101001000000000

.logic_tile 26 29
000001000000100101000000000011000000000000000100000000
000000000000010000000000000000100000000001000000100000
001000000000000000000000000101011110110000010000000000
100000000000000000000010110011111110100000000000000010
110000000000000101100010111011111110001110000001000000
010010000001110000000111100011100000000110000000000001
000000000000100101000111000101011000100000000000000000
000010100100010000100100000011011110110000010001000000
000000000001000111000010001111111100100011110000000000
000101000100001001100111110011011100000011110010000000
000001000001011000000111110011111010000010000000000100
000000100000011011000111100001101011000000000000000000
000010101011010000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000100000000000000010100101101110110000010010000000
000000000100001001000100000011111110100000000000000000

.logic_tile 27 29
000000000000000101000011100000000000000000100100100010
000000000000001011000000000000001010000000001000000010
001000001010000000000000010000011000010000000000000000
100000000000000000000010000101011110010110100010000001
010000000001110001100010000001001110010000000000000000
110000000001110111000000000000001100101001010010000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000011000000000010000001000000
000000100000000011100000010111000000000000000100000000
000000001000000001000010100000100000000001000001000010
000000000000000000000010100001000000000000000000000000
000000000000010000000000000000000000000001000000000000
000000000000000000000000010011101000101001110100000000
000000000100000001000010001011111010111111111000000001
110100000000001000000110101000011110000010100100000000
000110000000001001000000000111011001000110101000100100

.logic_tile 28 29
000000000001010000000000011101111000000110100000000000
000000000000100000000011100001101100001111110000000000
001000000001101111100000011111011111011110100000000000
100000100000101111100011100001111111101110000000000000
110100000001010101000111100101101010000000000000000000
010100000000000000100111110000110000001000000000000000
000000000000000000000000011000001001000110000100000101
000000000000101101000011111101011010010110000000000000
000000000010000000000000001101111000010111100000000000
000000000000101001000011011011101011001011100000000000
000000000000001000000110100001101011000010100101000000
000000000000000111000010100000101011100001010000000000
000000000000000111100010101011111001000111010000000000
000000000000000000010100001111101100010111100000000000
110000000000100001000010111111101111000110100000000000
000000001001000000100110100001001011001111110000000000

.logic_tile 29 29
000000001101101000000111000001101000001100111010000000
000010000000110011000000000000000000110011000000010000
000000000001110111000000000000001000001100111000000000
000000000001010000000000000000001110110011000001000000
000101000100000000010000000001001000001100111010000000
000100000000000000000011110000100000110011000000000000
000000001011000000000000000001001000001100111010000000
000000000110000000000000000000000000110011000000000000
000100000000000011100000000011101000001100111000000000
000010100000000000100000000000000000110011000000000100
000001000111100011000000000111001000001100111000000100
000010000000110000000000000000100000110011000000000000
000001000000000000000010100011001000001100111000000000
000000100110001001000100000000000000110011000000000000
000010001110010000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 30 29
000000000010100101010000000001001001001100111000000000
000000000111011101100011100000001101110011000000010010
000000000000001000000000000011101000001100111000000000
000000000000000111000000000000001111110011000001000000
000000000001000000000000000101101001001100111000000000
000000000000100000000010110000101000110011000000000000
000000000001000111000000000111101000001100111000000000
000000000000000001000010000000101011110011000001000000
000000000000000000000000000101101000001100111000000000
000001001000010000000000000000001000110011000000000000
000000000110000000000111110001001001001100111010000000
000010100000001111000011010000101101110011000000000000
001000001110100000000000000111101001001100111000000000
000000000000010000000011100000101010110011000001000000
000001000001010000000010010000001000111100001000000000
000000000000000000000110100000000000111100000000000000

.logic_tile 31 29
000000000000000001110000000011001011000100000000000000
000010100000010111000011110000011000000000000001000000
001000000000001000000010110101100000001100110000000000
100100000000000001000010010000001010110011000000000000
110101000000000000000000010111001100000100000100000000
110110100000001111000010000000010000000000000000000000
000000000000000111100110100111000000001100110000000000
000000000000000000100000000000001011110011000000000000
000000000000000101100110001111000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000001010000000000000000001001001001011100000000000
000010000000010001000000000001011001101011010000000000
000000000001001011000111101000000000000000000000000000
000000001100011101100000001001000000000010000000000000
110000100000000000000000010101100001001100110000000000
100000000001010000000010110101101111110011000000000000

.logic_tile 32 29
000000000000000001100000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
001001000000000000000000000000001010000010000100100000
100000000000000000010000000000011000000000000000000000
110010100001010000000110100000000000000000000000000000
110001000001100000000100000000000000000000000000000000
000100000010000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001000000000000000000000011110000100000000000000
000000000000000000000011110000010000000000000001000000
000000000000100000000000000000011010000100000000000000
000000000000000000000011000000010000000000000000000000
000000000000000000000111100000000001000000100010000000
000000000010000000000000000000001101000000000000000000
110000000000001000000000011000000000000000000010000000
100000000000001111000010010111000000000010000000000000

.io_tile 33 29
000000000000000000
000000000000010000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000100
100000000000000000000000000000001100000000000000000000
110000000000000000000000000111000000000000000100000001
010000000000000000000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000001000000100000000010
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
001000000000010000000000000111100000000000000100000000
100000000000100000000000000000000000000001000000000010
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001001011111010110110000000000
000000000000000111000000000001101100111101110000000001
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000000000000000000000100010
000000000000000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100000000000000000111000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000100000000000000000010000001000111100001000000000
000000000000000000000010110000000000111100000010010000
001000000000000101000000000000011000000010000000100000
100000000000001101100000000000000000000000000000000010
010000000000000111000011100000000000000000000100000100
010000000000000000000000000101000000000010000000000000
000000000000000111000000000111000000000000000100000000
000000000000000000000010000000000000000001000000000010
000100000000000000000000000000011000000010000000000000
000100000000000000000000000000000000000000000000100010
000000000000000000000000011000000000000000000100000000
000000000000000000000010101111000000000010000001100000
000000000000000001000000000000000000000000100110000010
000000000000000000000000000000001011000000000000000000
110000000000000000000000001011111011111011110000000000
100000000000000000000010001101101000110110100000000000

.logic_tile 5 30
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000000000000010001000000000000000110000000
100000000000000000000011000000000000000001000000000100
110000000010000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000001000000
000000000110000000000010001101111000111111010000000000
000000000000000000000000000111111111111110000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001011010000000000001000000000000000100100
000000000000000000000000011000000000000000000100000000
000000000000000000000010000111000000000010000000000100
110000000000000001000000000000000000000000100100000000
100000000000001101000000000000001101000000000000100100

.logic_tile 6 30
000000000000001000000000010000000000000000100100000000
000000000000000001000011010000001111000000000010000000
001000000000100000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000111000000001100110000000000
010000000000000000000000000000000000110011000010000000
000000000000001000000000001000001110000010000000100000
000000000000001011000000000101000000000000000000000010
000000000010000000000000001000000000000000000001000000
000000000000000000000000001111000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000000000000000000000110101001001010111111010000000000
000000000000000000000000001001011111111101000000000100

.logic_tile 7 30
000000000000000000000000000111100000000000000100100000
000000000000000000000000000000100000000001000000000000
001000000000000000000111111000011001010100100000000000
100000000000000000000011111001011110010010100010000000
110001000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000111100000000000000001000000100000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000110100000011010000100000100000000
000000000000000000100100000000000000000000000000100000
000000000000000000000010000011100000000000000000000010
000000000000000000000010000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011001111000000000010000000000000

.ramt_tile 8 30
000000000000001000000000010000000000000000
000001010000001011000011101101000000000000
001000000000001000010000000111100000000000
100000010000001111000000001111100000010000
010000000000001000000110101000000000000000
010000000000000111000011011011000000000000
000000000000000111100000000111000000001000
000000000000000000100011100101100000000000
000000000000000000000000000000000000000000
000000000010000000000000000111000000000000
000000000000000000000000000001100000010000
000000000000000000000010001101000000000000
000001000000000001000010101000000000000000
000000100000000000100011100111000000000000
010000000000000011100010001001000001000000
110000000000000000000011001111001011010000

.logic_tile 9 30
000000000000000000000110010000011010001100110000000000
000000000000000000000011100000001110110011000000000000
001000001000000101000000001000011100010000000100100000
100000000000000000000000000001001010010010100000000000
110000000000001000000000000111000000000000000000000000
010000000000000001000000000000000000000001000000100000
000000000000001001100000000000011110001100110000000000
000000000000001001000000001011010000110011000000000000
000000000110000001000011101000000000000010000000000000
000000000000000000000111110111000000000000000000100100
000000000000000000000000000000011110001100110000000000
000000000000000011000000000000011101110011000000000000
000101100000000001100000000000000000000000000000000001
000111100000000011000000001001000000000010000000000000
110000000000000111100110000000011010010000000100000000
100000000000000000000000001001001100010110000010000000

.logic_tile 10 30
000000000001010000000111010000000000000000000100000000
000000001111011101000111111001000000000010000010000010
001000000000000101000110101101101010101001110000000000
100000000000010000100000001001001001101101010000000100
000001001000000011100000000000000000000010000000000000
000000000000000000100000000000001000000000000000000000
000000100000000011100010100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000010000000000000000001000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000101000000000000000011110000000001000000001000000000
000110100001000000000110100000001100000000000000001000
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000101001000000000000000000
000010000000000111100000000001001000001100111000000000
000001100000000000000000000000101110110011000010000000
000000000000100101100000000011101000001100111000000000
000000000000000000010000000000101001110011000000000000
000000001000000000000000000001001001001100111000000000
000000000011000000000000000000101010110011000000000000
000000000000001000000000010001101000001100111000000000
000100000000000101000010100000001001110011000000000000
000000000000100101100000000001001000001100111000000000
000010000001000000000000000000101001110011000000000000
000000000000000000000010100101001000001100111000000000
000010000000000000000000000000001001110011000000000000

.logic_tile 12 30
000000000000000000000010101001001010100000000000000000
000000000000000000000110010101111111000000000000000000
001001000001001111110110000000000000000010000000000000
100010000001000111100000001101000000000000000000000000
010000001100000111100110110000000001000010000100000000
010000000000000000100010000101001000000000000000000000
000000000000001001100000000001100001000010000100000000
000000000000000001000000000000001001000000000000000000
000100000000000000000000000000000000000010000000000000
000100000000000000000000000000001111000000000000000000
000000000000100000000000000001101010000010000100000000
000000000100010000000000000000010000000000000000000000
000010100000000000000110001000000000000010000000000000
000001000000000000000000000101000000000000000000000000
000000000010000000000000001000000001001100110000000000
000000000000000000000000000101001000110011000000000000

.logic_tile 13 30
000000001100000000000000011000000000000000000000000100
000000000000000000000011011001000000000010000000000000
001000100110000001100000000000000001000000100001000000
100001000000000000100011100000001010000000000000000000
010000000000000000000000000000000000000000000100000000
010000000001010000000000000111000000000010000000000000
000000000000001000000000000000001100000100000000000100
000000000000000111000000000000010000000000000000000000
000001101011000000000000010000000000000000000000000000
000010100100000101000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000000000000100
000000000000000000100000000000000000000001000000000000
000000000010000000000000000000001100000100000001000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000100000000000000000000000111000000000000000000000000
000000000000000000010000000000100000000001000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110010000000000000000000001000000000000000000010000000
010001000010000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000100
000000001100000000000000000011000000000010000000000000
000010100000001001000000000000000000000000000000000000
000001000000000011000010001111000000000010000010000000
000000000000000000000110000011000000000000000000100000
000000000000000000000000000000000000000001000000000000
000000001010000000000111111000000000000000000000000000
000000001110000000000011000111000000000010000000000100
110000000000000111100000000000000001000010000100000001
100000000000000000000000000000001101000000000000100000

.logic_tile 15 30
000101000111101001000110010011111111100000000000000000
000100000000010001000010101101011100000000000000000000
001000001010001000000000010001011000100000000000000000
100000000000000001000010001001001011000000000000100000
010000000000001000000111110011001100100000000000000000
010001000110000111000110001011101100000000000000000000
000000000000000000000000001111111110100000000000000000
000000000000000111000010110111011000000000000000000000
000000001000001101100110110111001110100000000000000000
000000100001000101000010100111011111000000000000000000
000010000000001101100010001001100001000001110000000000
000010000000000101000000000101101101000000110000100000
000000000000000101000010100101000001001100110100000000
000000000000100101000010100000001001110011000000100010
110000000010000101000110011000011110001100110100000000
100000000000000101000010101101010000110011000000000000

.logic_tile 16 30
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001100110011000000010001
001001000100100001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
010001000000000000000011100000001000001100111110000000
110010001110000000000100000000001001110011000000000000
000001000000101000000000010000001000001100111100100000
000000000000000001000010000000001001110011000000000000
000100000000001000000000000101101000001100111100000000
000100000000000001000000000000000000110011000000100000
000100000000000000000000000000001001001100111100000000
000100001110000000000000000000001000110011000000000000
000000100000000001100000000101101000001100111100000100
000000001111010000000000000000100000110011000000000000
110001001011110000000110000111101000001100111110000000
100010000000110000000000000000100000110011000000000000

.logic_tile 17 30
000000001010000000000000000001100000000000001000000000
000000000000010000000000000000000000000000000000001000
000000100000000111000000000111000001000000001000000000
000000000000000000000000000000101100000000000000000000
000011100000100000000000000111101001001100111000000000
000011100001010000000000000000101110110011000000000001
000001000000000000000000000111101001001100111000000000
000010000000000000010000000000001110110011000000000001
000000001010000000000000000111001001001100111000000000
000100100100000000000000000000101110110011000000000100
000000000000001101100000000111101001001100111000000000
000000000000000011100000000000101100110011000000000000
000001000000001000000011100111001001001100111000000001
000000100000001011000011100000001110110011000000000000
000010100010001101100010110011101001001100111000000100
000000000001011011100011000000001100110011000000000000

.logic_tile 18 30
000000000001010000000000000011000000000000000000000000
000100000000100000000011010000000000000001000000100000
001000000000000000010000000000000001000000100000000000
100000000000001001000000000000001100000000000000000010
010000000000000000000000000000011010000100000000000000
010000000000100000000000000000000000000000000000000000
000000000100001000000000000000011110000100000000000000
000000000000001111000000000000010000000000000000000010
000010101110000001000000001000000000000000000000000000
000010100000000000000000001111000000000010000010000100
000000000000000011000000000000011000000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100010000000
000001000000000000000000000000001111000000000000000000
001000000000001000000110101000000000000000000100000000
000000001111001101000100000111000000000010000000000000

.logic_tile 19 30
000000000000000000000000010001100000000000000100000000
000000100000001111010011110000000000000001000000000000
001000000000000011100000000000000001000000100100000000
100000000000000000100000000000001100000000000000000000
010100000000001000000000000000011110000100000010000000
010100000000001111000000000000010000000000000000000000
000001000000000011100010101001011010100000010000000000
000000100001000000000011101101001110111110100000000000
000010101000100000000110000011101101111000000000000001
000001100001000000000000000001111011110101010000000000
000000000000000001000110000000011110000100000000000000
000000000000000000000000000000010000000000000000100000
000000001010001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000001010000000111000000001010000000000000000000

.logic_tile 20 30
000000000000111000000110100000000000000000000000000000
000000000000010101000100000000000000000000000000000000
001000000010000111100000000000000001000000100100000000
100000000000000000000000000000001100000000000000000000
110000100000001000000000000000000001000000100000000010
010000001000001001000000000000001110000000000000000000
000000000000001000010010000101111101010100110000000000
000000000000010001000110000011101010000000110000100000
000000000000000001000000010001101000101000100000000000
000100000000000000010011110111011000111100100000000000
000000000000100001000000000000000000000000100000000000
000010000001010001000000000000001010000000000000000000
000000000000000001100000000000011010000100000010000000
000000000110010000000000000000010000000000000000000000
000000000000000001000000010000000001000000100000000000
000000000000000000110011100000001111000000000000000001

.logic_tile 21 30
000000100000011000000000000000001110000100000100000000
000001001101110001000000000000010000000000000000000000
001010000000000000010000000000011010000100000000000000
100001100000000000010000000000010000000000000000100000
110000000000000000000111100000000000000000000100000000
110000000000100000000100000001000000000010000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010000000011001000000000000000000000100000
000000001000000000010100000111000000000010000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000010000000
000100000000100001000111000000000000000000000000100000
000101001101000000000010010111000000000010000000000000
110000000000000111000000000000001010000100000100000000
100000000010000000000000000000010000000000000010000000

.logic_tile 22 30
000000000001000000000000011000000000000000000100000000
000000000010001101000011101101000000000010000010000101
001000000000000000000011100000011100000100000100000000
100000000000000000000000000000010000000000000010000001
000000100000000000000000000001111100000010000010000000
000001000000000001000000000001111001000011010000000000
000000000000000000000111111000000000000000000100000000
000000000001000000000011110011000000000010000000100001
000010000000000000000000000000011110000100000101000000
000101001011000011000000000000000000000000000000000000
000000000000000111100111000000000000000010000100000001
000000000000000000100011000101001110000010100000000000
000001000000000000000000000000000000000000100000100100
000000100000000101000000000000001100000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001001101000000000000001011000000000010000010

.logic_tile 23 30
000100000111000000000000000000000000000000100110000010
000100001110000000000010000000001101000000000000100100
001010100000000000000000001000000000000000000010000000
100000000000000000010000000011000000000010000000000001
010000000000000000000000000000011100000100000000000000
010001000000000000000000000000010000000000000010000000
000000000000000000000000001000000000000000000111000010
000000000001000000000000000111000000000010000000000100
000000001100000000000000010000000000000000000110100000
000000000000000000000011000111000000000010000000100000
000000000000000101100110100000011110000100000000000000
000000000000000000100100000000010000000000000000000000
000010000100110101000000001000000000000000000000000000
000001000001010000100000000111000000000010000000000000
110000000001001101100111011000000000000000000100100100
100000000000001101000011101111000000000010000000000000

.logic_tile 24 30
000000000000100001000000001101011100111000000000000000
000100000001000000100010001011111111010000000000000000
001000000000001000000000001101111100101000010000000000
100000000000000111000010011011001111000000100000000100
000001000000000101000000011000000000000000000100000000
000010100100000000110010000111000000000010000010000100
000000000110001111100111101111101010101001000000000000
000000000010001101000100001011101011010000000000000000
000001000000000000000000001101111100111000000000000000
000000100000001111000011110011011001100000000000100000
000000000000001101000111110011111011100000000000000000
000010000000001011000111100001011101110000100000000000
000000001010100000000010101011111100100000010000000000
000000000101000000000010000011101100101000000000000100
010000000110000001000010101011011000101000010000000000
010000000000000000100000001011111011000100000000000010

.ramt_tile 25 30
000000000000000000000000010000000000000000
000110111000000000000011101011000000000000
001010100001000000000000011001100000000000
100001010000100111000011011011100000000000
010010000001000000000111001000000000000000
010001000000000000000100000001000000000000
000000000001110111100010010111100000000000
000000000001000000000011111111100000000000
001100000000000000000000001000000000000000
000100000000000000000010111011000000000000
000010101001010000000111001111000000000001
000000000010000000000111101101000000000000
000000001110000001000000010000000000000000
000000000000000001100011111101000000000000
010000000000000000000010001101100000000000
110000000000000000000110101111101110000000

.logic_tile 26 30
000000000000110000000000000000000000000000000000000000
000000001111110000000011100000000000000000000000000000
001000000000000000000000000001100000000000000000000000
100000000000000000000011000000100000000001000000000000
000000000000000000000000000000001100000100000000000010
000001000000000000000000000000010000000000000000000000
001010100000000000000111010101100000000000000100000000
000000000000000000000010000000100000000001000001000110
000000000000000000000011101000000000000000000000000000
000000000000000000000100001011000000000010000010000000
000000000000000000000110111001001111101000010000000000
000000001100000000000111111101101110001000000000000000
000000000000000101000000010111000000000000000100000000
000000000010000000100011100000100000000001000000100100
000000000010000000000000001000000000000000000000000000
000000000000001111000000001011000000000010000000000001

.logic_tile 27 30
000001001100011000000000000000000001000000100010000100
000010100000100011000000000000001110000000000000000000
001010100000000000000000001000000000000000000000000000
100010000001010000000000000111000000000010000000100000
110000001100000000000111000000000000000000000000000010
110000000000000000000100000111000000000010000000000000
000000000000100011000000000001000000000000000000000000
000000000001010000000000000000000000000001000000000000
000100000110000000000000000000000000000000000000000000
000100000000000000000011001011000000000010000001000000
000000000000000000000000000000011010000100000000000000
000000001000000000000000000000000000000000000001000000
000000000000000001000111100000000000000000100100000000
000010001110000000000100000000001011000000000010000010
000000000000000011000000000000000001000000100000000000
000000100000000011000000000000001110000000000000000000

.logic_tile 28 30
000000001110000001000011100101101111010110100100100100
000000000001010000000000000000101010001000000000000000
001001001101010111110000001111011010000111010000000000
100010000000001111000000000001011001010111100000000000
110010100000100000000000000111011001011110100000100000
010001000000010111000011101111101011101110000000000000
000000000001000111100011110111100000000000000000000000
000000000000100000000111110000100000000001000000000000
000000000001110000000010101101011101010110110000000000
000000100000010000000011101101111010100010110000000000
000000000000000000000110100101111000000011000101000010
000000000000000000000000000001000000000111000000100000
000100100000000101000110101101011001011110100000000000
000101000000000001000010001101001110101110000000100000
110010100000000101100110100101100000000001000000000000
000001000000000000000100001011100000000000000000000000

.logic_tile 29 30
000000000000000000000010000000001000001100111000000000
000000000000000000000000000000001110110011000000010100
000000000110000000000111000000001000001100111000000000
000100000000000000000100000000001100110011000010000000
000100000000000011100011100001101000001100111000000000
000100000000000000000011100000100000110011000010000000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001011110011000000000000
000010000000000011100000000101101000001100111000000000
000000001010000000000000000000000000110011000000000000
000000001011010000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000001000000010111000000000001001000001100111000000000
000010100000100000100000000000100000110011000000000000
000010000000100000000000000101001000001100111000000000
000000000001010000000000000000100000110011000000000000

.logic_tile 30 30
000000000000000000000000000000001010000100000100000001
000000000010100000000010100000000000000000000000000000
001000000000001000000000010000000000000000100100000000
100100000000100101000011010000001010000000000001000000
110000000000000000000000000101000000000000000100000000
010000000000000001000000000000000000000001000000100000
000000000000000000000111100000000000000000100100100000
000000100000001001000000000000001010000000000000000000
000000000000000000000000001111111100010110000000000001
000000001111001101000011110001101110111111000000000000
000000001000000111100000000000000000000000000100000000
000000000000000000000000000101000000000010000000100001
000000000000000111000000001111111011010111100010000000
000000000000000000100000001001101011001011100000000000
001000000001000000000000001011001001010111100000000000
000000000000100000000010000101011111001011100001000000

.logic_tile 31 30
000000000000000000000000000000000000000000100100000000
000000100000001001000000000000001100000000000000000101
001000000000000011100000000000000001000000100000000100
100000000000000000100000000000001010000000000000000000
110001000001000000000011100101111001001011100000000000
110011000110000000000100001101101100010111100000100000
000000000000000000000000010000000000000000000000000000
000000001000001001000011000000000000000000000000000000
000000000000001000000000000000000000000000000000100000
000000001100001101000000000001000000000010000000000000
000001000000000000000000001011101011011110100000000000
000110100000001111000010000111111011101110000000100000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000

.logic_tile 32 30
000000000000010000000000001000000000000000000000100000
000000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000011100000000000001100000100000001000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000001000000000000000000000000010
000000000000000000000011000101000000000010000000000000
000000000100001000010000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001110000000011000000000000000000000000000000
000000001100110000000000000000000000000000000000000000
000001000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000001000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000010000000011100000000000000100100001
000000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000100
100000000000000000000000000000000000000000000000000010
010000000000000000000011100101100000000000000100100000
110000000000000000000100000000100000000001000000000010
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000001
000000000000000000000000000000000000000001000000100010
000000100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 4 31
000100000000000111100000000011100000000000000001000000
000100000000000000100011100000100000000001000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000011010000100000000000100
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000100000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000001000000000000000000000000100
000000000010000000010000001001000000000010000000000000
001000000000000000000000001001100000000011000000000000
100000000000000111010010111011100000000010000000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111100000000010000100000000
000000000000000000000000000000000000000000001000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001000011001010010100000000000
010000000000000001000000000101011101010000100000000000

.logic_tile 7 31
000000000000000111100000010000000000000000100000000100
000000000000000000000011110000001011000000000000000000
001000000000000000000000000000000000000000000100100000
100000000000000000000011100001000000000010000000000000
010000000000000000000111100000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000100000000100000000000000000000000000000
000100000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000010000011001000010000000000001
000000000000000000000011000000001011000000000001000010
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011111111000000000010000000000000
000000000000000000000000000000011010000100000001000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000010
000000000000000000000010000000001111000000000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000001000001110000010000100000000
000001000000000000000010111001010000000000000000000000
001000000000001000000110010011011111100000000000000000
100000000000001001010010010111101001000000000010000000
010000000000001000000000000000001111000010000100000000
010000000000001011000000000000011011000000000000000000
001000000000000001100110000000000000000000100000000100
000000000000000000110100000000001010000000000000000000
000100000000000000000000010000000000000010000000000000
000100000000000000000010000000001101000000000000000001
000010100010000101100000000000011000000010000100000000
000001000001010000100000000000001111000000000000000000
000000000000001000000000000000011100000100000000000000
000000000000000001000010000000000000000000000001000000
000000000000000001100000000000011010000010000100000000
000000000000000000000000001111000000000000000000000000

.logic_tile 11 31
000000000000000000000000010101101001001100111000000000
000000000000000000000010000000001111110011000000010000
001000000000010000000000000111101000001100111000000000
100000000000100000000000000000101100110011000000000000
110000000001010000000000000111101001001100111000000000
010000000010000000000000000000101111110011000000000000
000000000000001000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000000
000100000000001101100000000000000001000010000000000000
000100000000000001000010110000001110000000000000000000
000000000000000000000000000000001100000010000100000000
000000000000000000000000000000001111000000000000000000
000010100000000001100000000111000000000010000100000000
000000000000000000000010000111100000000000000000000000
000000000000000001100010010001000000000010000100000000
000000000101010000000010101111100000000000000000000000

.logic_tile 12 31
000000000000100000000110001000000000000000000001000000
000100000001000101000000001011000000000010000000000000
001000000000000000000110110000011000000010000000000000
100000000000000000000010100000010000000000000000000000
110000000000000000000010100101011010001001000000000000
010000000001011101000011101101100000001101000000000000
001000001010001101100000000000000000000010000100000000
000000000000000001000000001001001011000000000000000000
000000000000000000000000010111011100010110100010100011
000000000000000000000010000000101000001001010011100000
000000001000000001100000011001111010100000000000000000
000000000001010000000010111001101010000000000000000000
000000001010000000000000000001100000000010000000000000
000000000000000000000011110000100000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000111000000000010000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100111000000000000000000100000000000
000000000000000101000100000000001100000000000010000000
000010001100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000010000100000011
000000000000000000000000000000000000000000000011000010
000000000000001000000000010101100001000000100010000000
000001000000001011000010100000001011000001010000100000
110000000001000000000000001000011010010000000000000000
100000000000000000000000000101011111010110100000000000

.logic_tile 14 31
000000000000001000000010110000000000000000000000000000
000000000000001101000110000001000000000010000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110001000001000101100000000101100000001100110100000110
010010000000000000000000001001000000110011000010000001
000100000000001000000000000000011000000100000000000100
000000000000001011000000000000010000000000000000000000
000100001000000111000110100000001100000100000000000000
000100000010000000010110000000010000000000000001000000
001000000000000000000110000000001010000100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000001000000
110000000000000000000000001000000000001100110101000010
100000000000000000000000001011001001110011000001100000

.logic_tile 15 31
000000000001001101100010110000000000000000000000000001
000000000000000011100110100001000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110010100000010111000000000111000000000000000000100100
110001000000110000100000000000100000000001000000000000
000000000000000000000000000011011101010000100000000000
000010100000000000000000000001101111010001110000000010
000000000000100000000111110001001111011100000000000000
000000100000010000000011101001111111000100000000000000
000000000000001000000111110011100001000000000010000000
000100000000000001000111000000101101000000010000000000
000000000000000000000010100011000000000000000000000000
000000001110000000000010110000100000000001000000000000
000000000000000000000110000000001010000100000100000000
000000000000000000000010000000000000000000000000000000

.logic_tile 16 31
000000000001011000000110000000001000001100111100000000
000100000001100001000000000000001000110011000000010001
001000000000001000010000000000001000001100111100000000
100000100010000001000000000000001100110011000000000100
010000101010000000000111100000001000001100111110000000
110000000100000000000000000000001101110011000000000000
000010000000000001100000000000001000001100111100000001
000001000010000000000000000000001001110011000000000000
000100000000100001100000010000001001001100111100000000
000110100000010000000010000000001000110011000000000010
000000001000000000000000010101101000001100111110000000
000000000000000000000010000000000000110011000000000000
000000001100110000000000000000001001001100111100000000
000001000001010000000000000000001101110011000001100000
110000000001010000000000000000001000111100001000000000
100000000000110000000000000000000000111100000001000000

.logic_tile 17 31
000100000110000000000000000011001000001100111000000000
000110100000000000000000000000001101110011000000010000
000000000000000101010000000011001001001100111000000000
000000000000000000110000000000101111110011000000000000
000001000000100000000000000111101000001100111000000000
000000100000010000010011110000001101110011000000000000
000000000000001000000000000011001001001100111000000000
000010000000000111000000000000101000110011000000000000
000100001000000101100110110011001000001100111000000000
000100100000100000000010110000101101110011000000000000
000000000000010101100000000011001000001100111000000000
000000000110100000000000000000101011110011000010000000
000000000000100000000000000101101000001100111010000000
000000000000010000000000000000001101110011000000000000
000000000000001000000000010011001001001100111000000000
000000000000000101010010100000101100110011000000000000

.logic_tile 18 31
000000100000001001100000000001011111000010000000000000
000001001110000101000000001011001111000000000000000000
001000000000001000000000000001000000000000000100000000
100010000000000101000000000000001110000000010000000000
110010001000000101100000011101101101000010000000000000
110001000000000000000010100111111100000000000000000000
000000000000000000000110110000011000010000000100000000
000000000000000000000010000000001110000000000000000000
000000000000100000000110000111001010000000000100000000
000000000001110000000010110000010000001000000000000000
000000000001001001100000000101100000000001000100000000
000000000000000001100000000111100000000000000000000000
000000000000000000000010000111000000000001000100000000
000000001010000001000100000101000000000000000000000000
110000000000000101000110000000000001000000000100000000
100000000000001101100000000111001100000000100000000000

.logic_tile 19 31
000010101100000000000000010000011010010000000100000000
000001000001010111000010100000001000000000000001000000
001000001010000000000011100000000000000000000000000000
100000000000010000000100000000000000000000000000000000
110100000000001000000000010001100000000000000100000000
010100000000000101000010000000101000000000010001000000
000001000001011101110011100111101000000000000000000100
000000000000000001000000000000111010100000000000100111
000101000110010000000000010111000001001100110000000000
000110001010100000000010100000001011110011000000000000
000000000010000000000000000001000000000000000110000000
000000000000000000000000000000001111000000010000000000
000000000001011000000000010000000000000000000000000000
000000000010100001000011100000000000000000000000000000
110000000000000001100110000101111110000010000000000000
100000000000000000000000001101000000000000000000000000

.logic_tile 20 31
000000100001000000000000000000011100000100000100000000
000000001000100000000000000000000000000000000000000000
001000000000000000000011101011111011000010100001000000
100000101110000000000100000111011011001001000000000000
110001000000001000000000000000000001000000100000000000
010000101100001111000000000000001111000000000000000000
000000000000000011100110010000000001000000100100000000
000000000001001101100011100000001001000000000000000000
000000000000000000000000011101111110000010000000000000
000000100001000000000011110011001111000011100000100000
000000000110000001000000000000011010000100000010000000
000000000000001111100000000000000000000000000000000000
000100001010000111000110000000000000000000000000000000
000100001000000000100000000111000000000010000000000001
000011000000010000000010100000000000000000100100000000
000001000000100001000100000000001010000000000000000000

.logic_tile 21 31
000000101010100101000000000000011000000100000100000000
000100101101000000100000000000010000000000000000000000
001000000000000000000011100111001100000001010000000000
100000000000000000000100001111001000000110000000100000
110000000000001000000011100000000001000000100100000000
110000100000000101000100000000001110000000000000000000
000010000000010001100000000101101111101000010000000000
000000000000000000000010110101001011101010110000100000
000000001011001000000000010000000000000000100000000000
000000100000010001000010000000001011000000000000000000
000000000000000011000000000111001101101000000000000000
000000000000000011000000001111011110110110110000000000
001001000001000111100011100011100000000000000000100000
000000100010000000100010000000000000000001000000000000
000000000000001101100000000011100000000000000000100000
000000000000100101000000000000000000000001000000000000

.logic_tile 22 31
000000000000011000000000000000001010000100000100000000
000000000000101001000000000000010000000000000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000111000000000010000000000000
010000000000010000000111010000000000000000000000000100
110000000000000000000011110011000000000010000000000000
000000000000001000000000000001000000000000000100000000
000000001010001001000000000000000000000001000001000000
000001000000000111100000000101100000000000000100000000
000010100000001011000000000000000000000001000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000101000000000000000000001000000100000000000
000000001111001001000000000000001110000000000000100000
000000000000000101100000000000000000000000100000000000
000000000000000000100000000000001100000000000000000001

.logic_tile 23 31
000010101000000000000000000111100000000000000000000000
000001000010000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000011000000000010000000000000
000101000000100000000010100000000000000000000001000000
000100100000010101000000001101000000000010000000000000
000000000000100000000000000000000000000000000001000000
000000000000000000000000000101000000000010000000000000
000110100001011111100000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000000000000001000000000000000001010000100000000100000
000000001100001001000000000000010000000000000000000000
000000000001000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000010000001100000100000000000000
000000000000000000000011100000000000000000000000000001

.logic_tile 24 31
000101000000101000000000000000000000000000100000000000
000100100011010011010000000000001100000000000000000001
000001001010000000000000000111000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000001000000000010000000000010
000000000110100001000000000000000001000000100001000000
000000000000010000100000000000001110000000000000000000
000010101100000000010000000000000001000000100000000000
000000100001000001000000000000001110000000000001000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000001111000000000010000010000000
000000000000000000000111100000000001000000100010000000
000000000000100000000010110000001010000000000000000000
000000000000001101100000000001000000000000000000000000
000010001100001001100000000000000000000001000000000000

.ramb_tile 25 31
000100000000000000000010011000000000000000
000100011000000000000111110101000000000000
001000000000001000000000000011100000000000
100000000000001111010000001111000000000000
010010001010100011100111100000000000000000
110001000000010000100100000101000000000000
000000000000001111100000000111100000000000
000000000000001101000000001011000000000000
000110100000000111000011100000000000000000
000111000110000000100111101111000000000000
000000100001000000000000000011000000000000
000000000000000011000000000011100000000000
000000000000000000000111011000000000000000
000000000010100000000111001111000000000000
010010000000000111000111000001000001000000
010000000000000000000100001001101010000000

.logic_tile 26 31
000001000000000000000000000000000001000000100000000010
000000100001010000000000000000001000000000000000000000
000000000000000000000000010011100000000000000000100000
000100000000001111000011100000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000001000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000000000010
000000000000101011000000001001000000000010000000000000
000000000000000000000000001000000000000000000000000000
000000001100000000000010000111000000000010000001000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000011000000000010000000000000
000010000001010001000000000101000000000000000001000000
000001000000100011000000000000100000000001000000000000

.logic_tile 27 31
001000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000001
000000000000000111110000000000000000000000000000000100
000100000000000000000000001101000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000001000000100000000100
000000000000000000000000000000001110000000000000000000
001100000000000000000000001000000000000000000000000010
000100000000000000000000000011000000000010000000000000
000001000000000011100000000000000000000000000000000000
000010000000011111110000000000000000000000000000000000
000000000001010000000000000000001010000100000001000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000001001000000000001000000000010000001000000

.logic_tile 28 31
000100000000000000000000000011000000000000000000000000
000100000000000001000000000000000000000001000001000000
000000001010000000000000000000001100000100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000100
000000000000000001000000000000011100000100000000000000
000010000000000000100000000000010000000000000001000000
000001000000000011000000000000000001000000100000000000
000000100000000111110000000000001111000000000000100000
000000000000000000000000000000000001000000100000000000
000000000000000000000010000000001111000000000000000010
000000000000100000000000011000000000000000000010000000
000000000001000000000011010101000000000010000000000000
000000000000000000000111010000000000000000000000000000
000010100000000000000110111111000000000010000001000000

.logic_tile 29 31
000000000000000000010000000000001001001100111000000000
000000000000000000000000000000001010110011000000010000
000000000100000000000000010101001000001100111000000000
000000000000000000000011110000100000110011000000000000
000000000000000000000111100101101000001100111010000000
000000001010000000000100000000100000110011000000000000
000000000000000011100000010001101000001100111000000000
000000000000000000000011100000100000110011000000000000
000000000000000000000000000111101000001100111000000000
000000100000000000000000000000100000110011000000100000
000000000000000000000000000000001000111100001000000001
000000000100000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 30 31
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000011000000001000000000000000000000000000
000000000000000000100000000011000000000010000000000010
000000000000000000000000000011000000000000000000000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000100000
000000000001010000000011000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000010000101100111000000000001000000100000000000
000000000000000000100100000000001101000000000000000100
000000000000000001000000000000000000000000100000000000
000000000000000000100000000000001000000000000000000001
000000000000000000000000000000001110000100000001000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101100000000000000000000100
000000000000001011000000000000100000000001000000000000
000000000000000011100000000000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000001100000000000000000101000000000000000000000010
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000010000011010000100000001000000
000000000000000000000011110000010000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000011000000100000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000100000100000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100100001
100000000000000000000000000000001110000000000010000000
110000000000000000000011100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000100000000
100000000000001001000000000000010000000000000000100010

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000100
000000000000001011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000100000000010000000000000000000001000000001000000000
000100000001110000000000000000001100000000000000001000
001000000000000000000000000001100001000000001000000000
100000000000000001000000000000001010000000000000000000
110000000000000000000000000111001001001100111100000000
110000000000000000000000000000101000110011001000000000
110000000000000011100000000000001000111100001000000000
100000100000000101000000000000000000111100000000000000
000000000000000000000110001000000001001100110100000000
000000000000000000000000000011001000110011001000000000
000000000000001000000000000001100000000000000011000001
000000000000000001000000000000000000000001000010000100
000001000000000000000010011101101111000010000000000000
000010100000000000000110001111011100000000000000000000
010000000000000000000110000111111000001100110100000000
110000000000000000000000001011100000110011001000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000010
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 8 32
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000001010000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000100000110100000000000010000000000000000000000000000
000100000001000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000001010000100000010000000
010000000001010000000010111111010000000110000000000000
000001000000000000000000000011100000000000000000000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001001010000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000110000111100000000010000100000000
100000000000000000000000000000100000000000000000100100

.logic_tile 11 32
000000000000000000000000000011100000000000000000000100
000000000000000000000010000000100000000001000000000000
001000000000100000000000000111100000000000000100100000
100000000000010000000000000000100000000001000000000000
010000000000001000000000000101000000000000000000000000
010000000000000111000000000000000000000001000000000100
000000000000001000000000000000000000000000100000000100
000000000000001111000010000000001101000000000000000000
000000000000000000000010000101100000000000000100000000
000000000010000000000000000000000000000001000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000001000000000000000000000000100
000000000000000000000000001011000000000010000000000000
110000000000000000000011101000000000000000000100000000
100000000000000000000000001101000000000010000000000010

.logic_tile 12 32
000000000000101000000000010000011000000010000100000000
000000000001000001000010000000011010000000000000000000
001000000000000101100011100111001000001100110000000000
100000000000000000100100000011110000110011000000000000
010000000000000001100010000000000000000010000000000000
110000000000001001000000000000001000000000000000000000
000000000000000000000000000111100000000000000000000001
000000000000000000000000000000100000000001000000000000
000000000000001111000000000000000000000000000000000000
000100001000001101100000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000010100000000000000000000000000000000001000000000001
000000000000000000000110000000001010000100000010000000
000000001100000000000100000000000000000000000000000000
000000000000000000010111000000000001000000100000000001
000000000000000000000000000000001000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000001000000100000000100
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000000001000000000000000000000000000
000001000000000000000000001101000000000010000000000000
000000000000100000000010110000000001000000100000000000
000000000000000000000011010000001011000000000000000010
000000001110000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000000000000000000001000000000000000000000100000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000010000000

.logic_tile 14 32
000000001010000000000000010101000000000000001000000000
000000001100000000000011110000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000000000000001100000000000000000000
010101000001000000000000000111001000001100111111000110
010110100000000000000010100000100000110011000010000011
000000000000000000000000000000001000111100001000000000
000010000000000000000000000000000000111100000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001010000000000000010011100000000000000000100000
000000000001010000000010000000100000000001000000000000
110000000000000000000000000000001100000100000000000000
100000000000000000000000000000010000000000000000000010

.logic_tile 15 32
000000000000000000000000000000011110000100000000000000
000100000000000000000000000000000000000000000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000111000000000010000000000010
110000000000001000000011100101000000000000000000000100
110000000000001011000100000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000001000000000000000000000000000001000000100001000000
000000100000000000000000000000001110000000000000000000
000000000000100000000000000000011110000100000010000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011010111000000000000000000000000
000000000000000011000110110000100000000001000000000010
000000000000000101100110100000001010000100000000100000
000000000001000011100100000000010000000000000000000000

.logic_tile 16 32
000000000000000000000000011000000000000000000000000010
000100000000000000000011010011000000000010000000000000
001000000000000000000011100101000000000000000100000001
100000000000000000000100001011000000000010000000000000
010000000000000001100000000000000000000000000010000000
010000100000000000000000001111000000000010000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000111000000011100000100000000000000
000100000000000000000100000000010000000000000001000000
000000000110000001000111001000011110000110100000000000
000000000000001111000000000111001101010110100000100000
000000001011000000000011000000011000000100000000100000
000000000000000000000000000000010000000000000000000000
111000000010001001000110100000011110000100000000000001
100000000000001011100100000000010000000000000000000000

.logic_tile 17 32
000001000000001000010110010000001000111100001000000000
000010000000000011000010110000000000111100000000010000
001000000000000000000000000001011110000000000100000000
100000000000000000000011100000000000001000000000100000
010000000000000101100010101000000001000000000100100000
010000000000000000000000000111001001000000100000000000
000000000000000001000000000111100001000000000100100000
000000000000000000000000000000001100000000010000000000
000000000000000001100000001000000001000000000100000000
000100001000000000000000000111001010000000100000100000
000000000000000001000010010111101010000000000100000000
000010100000000000000010000000010000001000000000000000
000000000001110000000000001000011100000000000100000000
000000100001110000000000000111010000000100000000100000
110000000000000111000000000011101010000010000000000000
100000000000000000100000001001101100000000000000000000

.logic_tile 18 32
001000000000001001100110000000001110000100000000000010
000000001110000101000000000000000000000000000000000000
001000000000000001100000000000011010000000000000000100
100010000000000000000000001101011010000100000010000000
010000000000001000000011111000011001000000100100000000
110000000000001001000110000111001010000000000000000000
000000000000000001000110100000000000000010000000000000
000000000000000000000000000000001011000000000000000000
000011000110000000000000000001000000000000000000000000
000011000000000000000010000000000000000001000000000001
000000000000000000000011000001001100001100110000000000
000000000000000000000000000000011001110011000000000000
000000001000000000000000000111100000000000000000000100
000010100001001001000000000000100000000001000000000000
000000000000000111000000010000000001000000100000000000
000000000000000000000010110000001101000000000000000000

.logic_tile 19 32
000100000001010000000000000001100000000000000000100000
000100001110000000000000000000100000000001000000000000
001000000000000000000110100101000000000000000000000010
100000000000000000000000000000100000000001000000000000
110000000000000111000111100000001110000100000000000000
110001000000000000100100000000000000000000000001000000
000001000110100000000111000000000001000000100000000000
000010100000000000000100000000001110000000000010000000
000100000000000011000000000000000000000000000100000000
000100000000000000000000000101000000000010000000100000
000000001010000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000010
000011000000000000000111100011000000000000000000000000
000011001100000001000000000000000000000001000000000010
000000100000100000000000000000000000000010000001100000
000001000000001001000000000000000000000000000010000100

.logic_tile 20 32
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000001
001000000000000000000000000000000000000000100000000100
100000000000000000000000000000001110000000000000000000
110000000001000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000110000111100000000000000001000000100000000000
000000000000000000100000000000001111000000000001000000
000000000000000000000110100000011110000100000100000000
000010101000100000000110010000000000000000000000000000
000000101010000000000000000000001010000100000000000000
000011000000000000000000000000000000000000000001000000
000010100000000000000000000000001100000100000000100000
000011100000001001000000000000010000000000000000000010
000000000000001011000000000000011110000100000000000000
000000000000001011000011000000000000000000000000000010

.logic_tile 21 32
000000000000000000000000000000000000000000000000000100
000000000000000000000000000111000000000010000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000010000000000001111000000000000000000
010000000000010000000011100000000000000000100100100000
110000000000100000010000000000001101000000000000000000
000000000000001000000000001000000000000000000000000100
000000000000001011000000000101000000000010000000000000
000010100000001101100000000011000000000000000001000000
000001000000000011100010000000000000000001000001100000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000001000011000000000000000000100100000000
000001000011010000100100000000001100000000000000000000
000000001000000000000000000000001110000100000000000000
000000000000000000000011100000010000000000000000000100

.logic_tile 22 32
000000000000010000000000000000000001000000100000000010
000000000000100000000000000000001101000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000000000001
000000000000000000000000001000000000000000000000000100
000000000000000001000000000101000000000010000000000000
000000001010100000000000001000000000000000000000000100
000010101100010000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000100000000001101000011110000000000000000000000000000
000110000000000000000000000000011110000100000000000000
000101000000000000000000000000010000000000000000000100
000000000000000011000110100111100000000000000000000000
000000000000000000000111000000000000000001000000000001

.logic_tile 23 32
000011100000000000000000000001100000000000000000000001
000011100000000000010000000000000000000001000000000000
000001000010000111000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000001000000000000010000000000011100000100000000000000
000010000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000010000001111000000000010000001000000
000000000000100000000110100000011000000100000000000010
000000000000010000000100000000010000000000000000000000
000000000000000101100000000011100000000000000000000010
000000000001010000100011000000100000000001000000000000
000100001110000000000000010000001010000100000010000000
000100100000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000001000000000000000000001101000000000010000000

.logic_tile 24 32
000000001100000000010000000000000000000000100001000000
000000000000000000000000000000001110000000000000000000
000000000110000000000000000101000000000000000001000000
000010000000000000000000000000100000000001000000000000
000010100000000000000011100011100000000000000000000000
000001000000100000000000000000100000000001000010000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000100000
000001001110100000000000000000000000000000000000000000
000010000001000000000000001111000000000010000001000000
000000000110000000000011000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramt_tile 25 32
000100000000000000000000001000000000000000
000100010000000000010000001111000000000000
001000000000000101100111001111100000000000
100000010000001011110111101001000000001000
110000000000000000000010001000000000000000
110000001100000000010100000011000000000000
000000000000000111100000001001100000000000
000000100000000000000000000001000000001000
000000000000000000000000011000000000000000
000000000000000000000011001001000000000000
000000000000000000000000000111000000000000
000000000000000111000000000111000000000100
000010100000011001000011100000000000000000
000001000000100011000000001011000000000000
010000001000000111010110001101000001000100
110000000000000001000110010111101111000000

.logic_tile 26 32
000000000001000000010000000000000001000000100000100000
000000001110000000000000000000001110000000000000000000
001000000000000000000010001000000000000000000101000000
100000000000000000000100000101000000000010001101000001
000000000000100000000000000000011000000100000000000100
000001000001010000000000000000010000000000000000000000
000000000000001000000000000000011110000100000000000100
000000000000000001000000000000010000000000000000000000
000010000000010000000000000000000001000000100100000000
000001000000100000000000000000001100000000001100000000
000000000000000000000000000111000000000000000000000000
000000000000000111000000000000000000000001000001000000
000010100000000011000000010111000000000000000000000000
000001000000000011000010110000000000000001000000100000
110000000000000101100111000000000000000000100000000000
010000000000000000100000000000001111000000000010000000

.logic_tile 27 32
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100010000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000010
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000110100011100000000000000000000000
000001100000000001000100000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111000000000010000010000000

.logic_tile 28 32
000000000000010000000010000000001000000100000000000100
000000000000100000000100000000010000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000001010000010000000000010000000000000000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000111000000000000000001000000100000000010
000000000000000000100000000000001100000000000000000000
000001000000100000000011000000000000000000100000000001
000000100000010000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000010000000011000000000000000000000000
000000000000001011010000000000000000000001000000000010
000000000000000000000000001000000000000000000000000010
000000000000000111000000001111000000000010000000000000
000000000000000000000000001000000000000000000000000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000001000000100000000010
000000000000000000100000000000001000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000100
000000000100000101100000000001000000000000000000000000
000000000000000000100011110000000000000001000000100000

.logic_tile 30 32
000001000000000000000000001000000000000000000000000100
000000100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000100
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100111100000000000000000000000
000000000000000000000100000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010100000000000000000000111000000000000000001000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 6 33
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000111000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000001000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000001100000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000001100000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 2 sys_clk_$glb_clk
.sym 3 picorv32.pcpi_div.start_$glb_sr
.sym 4 $PACKER_VCC_NET_$glb_clk
.sym 5 $abc$60912$n1169_$glb_sr
.sym 6 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 7 sys_rst_$glb_sr
.sym 8 $abc$60912$n765_$glb_ce
.sym 204 $abc$60912$n4728
.sym 321 $abc$60912$n4703
.sym 324 $abc$60912$n4703
.sym 371 $abc$60912$n4703
.sym 522 $abc$60912$n5960
.sym 547 picorv32.pcpi_mul.rs2[37]
.sym 550 $abc$60912$n5333
.sym 561 picorv32.reg_op2[31]
.sym 637 $abc$60912$n6794_1
.sym 639 picorv32.pcpi_mul.rd[56]
.sym 641 $abc$60912$n5960
.sym 642 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 653 spiflash_bus_adr[2]
.sym 754 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 762 $abc$60912$n6794_1
.sym 772 spiflash_bus_adr[8]
.sym 780 picorv32.pcpi_mul.rd[56]
.sym 784 $PACKER_GND_NET
.sym 824 $abc$60912$n6794_1
.sym 827 $abc$60912$n4703
.sym 864 picorv32.pcpi_mul.rdx[31]
.sym 866 picorv32.pcpi_mul.rdx[34]
.sym 871 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 883 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 995 sram_bus_dat_w[5]
.sym 1002 sram_bus_dat_w[2]
.sym 1093 $abc$60912$n4713
.sym 1118 $abc$60912$n8529
.sym 1120 $abc$60912$n7473
.sym 1207 csrbank3_load1_w[5]
.sym 1211 sys_rst
.sym 1212 picorv32.reg_op2[13]
.sym 1218 $abc$60912$n4713
.sym 1283 $abc$60912$n4703
.sym 1317 storage[2][6]
.sym 1329 picorv32.cpuregs_rs1[24]
.sym 1346 picorv32.reg_op2[29]
.sym 1364 $abc$60912$n4652
.sym 1431 csrbank3_reload1_w[2]
.sym 1433 csrbank3_reload1_w[5]
.sym 1434 csrbank3_reload1_w[3]
.sym 1435 $abc$60912$n4771
.sym 1436 $abc$60912$n7990
.sym 1440 $abc$60912$n4783
.sym 1442 picorv32.pcpi_mul.rs1[56]
.sym 1460 $PACKER_GND_NET
.sym 1463 $abc$60912$n4783
.sym 1479 $abc$60912$n924
.sym 1506 $abc$60912$n4506
.sym 1511 sys_rst
.sym 1547 basesoc_timer0_zero_pending
.sym 1548 $abc$60912$n5655
.sym 1550 basesoc_timer0_value[1]
.sym 1553 $abc$60912$n4771
.sym 1562 $abc$60912$n7990
.sym 1571 picorv32.cpu_state[2]
.sym 1576 storage[9][2]
.sym 1591 csrbank3_reload1_w[2]
.sym 1602 $abc$60912$n4660
.sym 1620 csrbank3_reload1_w[2]
.sym 1659 $abc$60912$n8769
.sym 1660 basesoc_timer0_value[13]
.sym 1662 $abc$60912$n5679_1
.sym 1663 $abc$60912$n11050
.sym 1664 $abc$60912$n6135_1
.sym 1665 sram_bus_dat_w[3]
.sym 1666 storage_1[0][0]
.sym 1669 basesoc_timer0_zero_pending
.sym 1671 $abc$60912$n5537
.sym 1678 picorv32.instr_sub
.sym 1687 $abc$60912$n2698
.sym 1692 csrbank3_value0_w[1]
.sym 1696 csrbank3_reload0_w[1]
.sym 1697 $abc$60912$n4680
.sym 1702 sys_rst
.sym 1733 $abc$60912$n2698
.sym 1738 $abc$60912$n4703
.sym 1742 sys_rst
.sym 1768 sys_rst
.sym 1773 picorv32.reg_op2[28]
.sym 1774 csrbank3_value1_w[6]
.sym 1775 csrbank3_value1_w[5]
.sym 1776 $abc$60912$n7955
.sym 1777 csrbank3_value0_w[5]
.sym 1779 csrbank3_value0_w[6]
.sym 1781 $abc$60912$n11050
.sym 1789 $abc$60912$n8769
.sym 1792 sram_bus_dat_w[4]
.sym 1797 $abc$60912$n6135_1
.sym 1798 sram_bus_dat_w[6]
.sym 1800 sram_bus_dat_w[3]
.sym 1809 sram_bus_dat_w[4]
.sym 1856 $PACKER_VCC_NET
.sym 1871 $PACKER_VCC_NET
.sym 1886 $abc$60912$n5545
.sym 1887 csrbank3_value2_w[3]
.sym 1888 csrbank3_value3_w[3]
.sym 1889 csrbank3_value2_w[2]
.sym 1890 csrbank3_value2_w[5]
.sym 1891 $abc$60912$n5547
.sym 1892 $abc$60912$n5546
.sym 1893 $abc$60912$n5514
.sym 1894 $abc$60912$n5697
.sym 1912 slave_sel_r[2]
.sym 1918 csrbank3_load2_w[6]
.sym 1919 sys_rst
.sym 1928 basesoc_timer0_value[7]
.sym 1931 csrbank3_reload0_w[5]
.sym 1952 sys_rst
.sym 1963 picorv32.reg_op2[28]
.sym 1964 basesoc_timer0_zero_trigger
.sym 1965 $PACKER_VCC_NET
.sym 2000 $abc$60912$n5689_1
.sym 2001 basesoc_timer0_value[29]
.sym 2002 basesoc_timer0_value[19]
.sym 2003 $abc$60912$n5531
.sym 2004 $abc$60912$n5711_1
.sym 2005 basesoc_timer0_value[21]
.sym 2006 basesoc_timer0_value[18]
.sym 2007 $abc$60912$n5536
.sym 2025 $abc$60912$n4713
.sym 2032 $abc$60912$n5476
.sym 2037 picorv32.reg_op2[2]
.sym 2039 $abc$60912$n4668
.sym 2042 $abc$60912$n4668
.sym 2063 picorv32.reg_op2[2]
.sym 2066 basesoc_timer0_value[27]
.sym 2076 csrbank3_value2_w[4]
.sym 2114 csrbank3_load0_w[0]
.sym 2115 picorv32.reg_op1[7]
.sym 2116 csrbank3_reload0_w[0]
.sym 2117 $abc$60912$n5530
.sym 2118 csrbank3_load1_w[3]
.sym 2120 $abc$60912$n5166_1
.sym 2121 $abc$60912$n6699_1
.sym 2122 $abc$60912$n5163_1
.sym 2123 spiflash_clk
.sym 2134 csrbank3_load2_w[2]
.sym 2141 spiflash_bus_adr[3]
.sym 2143 spiflash_bus_dat_w[12]
.sym 2145 basesoc_timer0_value[28]
.sym 2146 $abc$60912$n5527
.sym 2147 $abc$60912$n4703
.sym 2149 basesoc_timer0_value[28]
.sym 2151 csrbank3_load2_w[4]
.sym 2155 basesoc_timer0_value[18]
.sym 2162 basesoc_timer0_value[29]
.sym 2172 csrbank3_reload3_w[7]
.sym 2189 $abc$60912$n5476
.sym 2193 basesoc_timer0_value[19]
.sym 2228 $abc$60912$n4671
.sym 2230 $abc$60912$n6142
.sym 2231 csrbank3_reload3_w[5]
.sym 2232 spiflash_bus_adr[7]
.sym 2233 basesoc_timer0_zero_old_trigger
.sym 2235 sram_bus_dat_w[2]
.sym 2236 csrbank3_reload2_w[6]
.sym 2237 csrbank3_reload0_w[7]
.sym 2241 $abc$60912$n6699_1
.sym 2248 picorv32.reg_op1[7]
.sym 2253 $abc$60912$n5166_1
.sym 2255 csrbank3_load0_w[0]
.sym 2259 csrbank3_reload0_w[7]
.sym 2260 $abc$60912$n5513
.sym 2261 slave_sel_r[2]
.sym 2262 sram_bus_dat_w[6]
.sym 2264 csrbank3_en0_w
.sym 2266 $abc$60912$n4652
.sym 2271 csrbank3_en0_w
.sym 2272 csrbank3_load1_w[7]
.sym 2283 csrbank3_load0_w[7]
.sym 2294 csrbank3_reload0_w[7]
.sym 2308 slave_sel_r[2]
.sym 2343 $abc$60912$n8975
.sym 2346 basesoc_timer0_zero_pending
.sym 2349 $abc$60912$n4672
.sym 2350 $abc$60912$n2699
.sym 2351 $abc$60912$n6142
.sym 2353 spiflash_bus_adr[7]
.sym 2369 sram_bus_dat_w[2]
.sym 2392 $abc$60912$n6142
.sym 2405 spiflash_bus_dat_w[15]
.sym 2424 spiflash_bus_dat_w[15]
.sym 2456 $abc$60912$n8974
.sym 2464 $abc$60912$n15
.sym 2466 sram_bus_dat_w[1]
.sym 2467 $abc$60912$n8975
.sym 2476 $abc$60912$n11020
.sym 2478 $abc$60912$n10635
.sym 2482 picorv32.alu_out_q[23]
.sym 2485 $abc$60912$n5140
.sym 2490 $abc$60912$n10635
.sym 2493 picorv32.reg_op2[12]
.sym 2500 csrbank3_reload3_w[2]
.sym 2519 picorv32.reg_op2[12]
.sym 2535 spiflash_bus_adr[4]
.sym 2581 $abc$60912$n4688
.sym 2598 picorv32.reg_op2[20]
.sym 2645 spiflash_i
.sym 2648 $abc$60912$n8974
.sym 2684 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 2685 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 2687 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 2688 $abc$60912$n10049
.sym 2689 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 2690 csrbank5_tuning_word1_w[4]
.sym 2691 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 2693 $abc$60912$n8808
.sym 2698 $abc$60912$n7617
.sym 2709 $abc$60912$n5081
.sym 2719 $abc$60912$n4522
.sym 2764 slave_sel_r[2]
.sym 2799 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 2800 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 2801 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 2802 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 2803 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 2804 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 2805 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 2818 picorv32.mem_wordsize[0]
.sym 2827 $PACKER_GND_NET
.sym 2829 csrbank5_tuning_word1_w[4]
.sym 2830 csrbank5_tuning_word0_w[0]
.sym 2831 spiflash_bus_dat_w[11]
.sym 2835 spiflash_bus_dat_w[15]
.sym 2873 $PACKER_GND_NET
.sym 2912 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 2913 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 2915 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 2916 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 2920 spiflash_bus_dat_w[14]
.sym 2939 $abc$60912$n6158
.sym 2941 $abc$60912$n4667
.sym 2973 csrbank5_tuning_word2_w[6]
.sym 3026 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 3029 $abc$60912$n6126_1
.sym 3030 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 3031 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 3035 spiflash_bus_adr[11]
.sym 3053 sram_bus_adr[2]
.sym 3055 $abc$60912$n2698
.sym 3061 $abc$60912$n5538
.sym 3118 serial_tx
.sym 3132 serial_tx
.sym 3146 picorv32.pcpi_mul.rdx[10]
.sym 3147 picorv32.pcpi_mul.rdx[30]
.sym 3148 picorv32.cpuregs_rs1[23]
.sym 3149 picorv32.reg_op2[18]
.sym 3153 $abc$60912$n6126_1
.sym 3156 serial_tx
.sym 3166 sram_bus_dat_w[6]
.sym 3168 sram_bus_dat_w[3]
.sym 3176 $abc$60912$n4524
.sym 3187 $abc$60912$n6126_1
.sym 3190 slave_sel_r[2]
.sym 3255 csrbank3_reload3_w[5]
.sym 3256 csrbank3_reload3_w[3]
.sym 3259 $abc$60912$n5937_1
.sym 3262 $abc$60912$n4530
.sym 3263 slave_sel[2]
.sym 3276 picorv32.pcpi_mul.rdx[30]
.sym 3339 sys_clk
.sym 3376 sys_clk
.sym 3388 spiflash_bus_adr[2]
.sym 3490 $abc$60912$n7339_1
.sym 3597 picorv32.reg_op2[26]
.sym 3617 $abc$60912$n5317_1
.sym 3720 $abc$60912$n5960
.sym 3895 picorv32.pcpi_mul.mul_waiting
.sym 4060 $abc$60912$n4703
.sym 4066 $abc$60912$n6735_1
.sym 4084 picorv32.pcpi_mul.mul_waiting
.sym 4089 picorv32.pcpi_mul.instr_rs2_signed
.sym 4193 picorv32.pcpi_mul.rs2[39]
.sym 4195 $abc$60912$n11524
.sym 4196 picorv32.pcpi_mul.rdx[38]
.sym 4198 $abc$60912$n11521
.sym 4202 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 4203 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 4330 picorv32.pcpi_mul.rdx[37]
.sym 4332 picorv32.pcpi_mul.rs2[38]
.sym 4335 picorv32.pcpi_mul.rdx[46]
.sym 4346 $PACKER_GND_NET
.sym 4463 picorv32.pcpi_mul.rs1[42]
.sym 4464 picorv32.pcpi_mul.rs1[40]
.sym 4465 picorv32.pcpi_mul.rs1[41]
.sym 4467 picorv32.pcpi_mul.rs1[39]
.sym 4468 picorv32.pcpi_mul.rdx[61]
.sym 4469 picorv32.pcpi_mul.rs1[45]
.sym 4470 picorv32.pcpi_mul.rdx[63]
.sym 4480 picorv32.pcpi_mul.rdx[46]
.sym 4519 $abc$60912$n5960
.sym 4567 $abc$60912$n5960
.sym 4598 $abc$60912$n11698
.sym 4599 picorv32.pcpi_mul.rdx[59]
.sym 4600 picorv32.pcpi_mul.rs1[47]
.sym 4601 picorv32.pcpi_mul.rs2[59]
.sym 4602 picorv32.pcpi_mul.rs1[38]
.sym 4603 picorv32.pcpi_mul.rs1[46]
.sym 4604 picorv32.pcpi_mul.rs1[37]
.sym 4605 $abc$60912$n11701
.sym 4606 storage[3][6]
.sym 4611 picorv32.pcpi_mul.rs1[45]
.sym 4615 picorv32.pcpi_mul.rdx[63]
.sym 4617 picorv32.pcpi_mul.rs1[43]
.sym 4627 picorv32.pcpi_mul.mul_waiting
.sym 4628 picorv32.pcpi_mul.instr_rs2_signed
.sym 4635 $PACKER_GND_NET
.sym 4653 $abc$60912$n6794_1
.sym 4662 $abc$60912$n11699
.sym 4710 $abc$60912$n6794_1
.sym 4720 $abc$60912$n11699
.sym 4730 $abc$60912$n765_$glb_ce
.sym 4731 sys_clk_$glb_clk
.sym 4732 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 4733 picorv32.pcpi_mul.rdx[18]
.sym 4734 picorv32.pcpi_mul.rdx[33]
.sym 4735 picorv32.pcpi_mul.rs1[36]
.sym 4736 picorv32.pcpi_mul.rs2[34]
.sym 4737 picorv32.pcpi_mul.rdx[35]
.sym 4738 picorv32.pcpi_mul.rs2[33]
.sym 4739 picorv32.pcpi_mul.rs2[35]
.sym 4740 picorv32.pcpi_mul.rs2[32]
.sym 4741 spiflash_bus_adr[8]
.sym 4748 $abc$60912$n11699
.sym 4750 $abc$60912$n11701
.sym 4751 picorv32.pcpi_mul.rd[59]
.sym 4799 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 4864 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 4868 $abc$60912$n11720
.sym 4869 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 4870 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 4871 picorv32.pcpi_mul.rdx[32]
.sym 4873 $abc$60912$n10428
.sym 4874 picorv32.pcpi_mul.rd[32]
.sym 4875 $abc$60912$n11809
.sym 4877 picorv32.pcpi_mul_rd[8]
.sym 4878 $abc$60912$n5488
.sym 4881 picorv32.pcpi_mul.rs2[35]
.sym 4891 $PACKER_GND_NET
.sym 4934 $PACKER_GND_NET
.sym 4973 $PACKER_GND_NET
.sym 4985 $PACKER_GND_NET
.sym 5000 $abc$60912$n765_$glb_ce
.sym 5001 sys_clk_$glb_clk
.sym 5004 picorv32.pcpi_mul.rd[30]
.sym 5005 picorv32.pcpi_mul.rd[31]
.sym 5006 $auto$maccmap.cc:240:synth$11725.C[4]
.sym 5007 $abc$60912$n11723
.sym 5008 $abc$60912$n11719
.sym 5009 picorv32.pcpi_mul.rd[29]
.sym 5010 $abc$60912$n11722
.sym 5011 $abc$60912$n6135_1
.sym 5013 $abc$60912$n5960
.sym 5014 $abc$60912$n6135_1
.sym 5017 picorv32.pcpi_mul.rdx[34]
.sym 5019 sram_bus_dat_w[5]
.sym 5048 sram_bus_dat_w[5]
.sym 5138 $abc$60912$n11718
.sym 5139 picorv32.pcpi_mul.rdx[11]
.sym 5140 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 5141 $abc$60912$n10466
.sym 5142 picorv32.pcpi_mul.rdx[9]
.sym 5143 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 5144 picorv32.pcpi_mul.rdx[29]
.sym 5150 $PACKER_GND_NET
.sym 5152 picorv32.pcpi_mul.rs2[30]
.sym 5173 sram_bus_dat_w[2]
.sym 5222 $abc$60912$n4713
.sym 5250 $abc$60912$n4713
.sym 5275 storage[1][2]
.sym 5277 picorv32.cpuregs_rs1[24]
.sym 5280 $abc$60912$n4713
.sym 5281 picorv32.pcpi_mul.rdx[10]
.sym 5282 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 5284 picorv32.pcpi_mul.rdx[10]
.sym 5286 picorv32.pcpi_mul.rs2[29]
.sym 5303 picorv32.pcpi_mul.rs2[2]
.sym 5306 sram_bus_dat_w[5]
.sym 5308 $abc$60912$n4713
.sym 5331 sram_bus_dat_w[5]
.sym 5353 $abc$60912$n4652
.sym 5386 sram_bus_dat_w[5]
.sym 5405 $abc$60912$n4652
.sym 5406 sys_clk_$glb_clk
.sym 5407 sys_rst_$glb_sr
.sym 5409 picorv32.pcpi_mul.rd[2]
.sym 5410 picorv32.pcpi_mul.rd[3]
.sym 5411 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 5412 $abc$60912$n11489
.sym 5413 $abc$60912$n4506
.sym 5414 $abc$60912$n11497
.sym 5416 picorv32.reg_op1[20]
.sym 5417 $abc$60912$n2702
.sym 5427 $abc$60912$n7990
.sym 5430 csrbank3_load1_w[5]
.sym 5432 csrbank3_load3_w[0]
.sym 5441 csrbank3_reload1_w[5]
.sym 5442 basesoc_timer0_value[1]
.sym 5443 csrbank3_reload1_w[3]
.sym 5452 sram_bus_dat_w[3]
.sym 5453 csrbank3_load1_w[5]
.sym 5454 $abc$60912$n7990
.sym 5455 sram_bus_dat_w[6]
.sym 5463 $abc$60912$n11008
.sym 5492 sram_bus_dat_w[6]
.sym 5496 sram_bus_dat_w[6]
.sym 5540 $abc$60912$n11008
.sym 5541 sys_clk_$glb_clk
.sym 5543 csrbank3_load3_w[3]
.sym 5544 storage[9][2]
.sym 5547 csrbank3_load3_w[7]
.sym 5548 csrbank3_load3_w[5]
.sym 5549 csrbank3_load3_w[0]
.sym 5555 storage[2][6]
.sym 5557 $abc$60912$n11008
.sym 5565 $abc$60912$n10416
.sym 5569 csrbank3_en0_w
.sym 5570 csrbank3_load3_w[5]
.sym 5571 basesoc_timer0_value[13]
.sym 5574 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 5576 csrbank3_en0_w
.sym 5577 $abc$60912$n4656
.sym 5579 csrbank3_reload1_w[5]
.sym 5583 basesoc_timer0_value[21]
.sym 5607 $abc$60912$n4771
.sym 5612 sram_bus_dat_w[5]
.sym 5614 $abc$60912$n4660
.sym 5621 sram_bus_dat_w[3]
.sym 5623 $abc$60912$n7990
.sym 5627 sram_bus_dat_w[2]
.sym 5629 sram_bus_dat_w[2]
.sym 5641 sram_bus_dat_w[5]
.sym 5650 sram_bus_dat_w[3]
.sym 5655 $abc$60912$n4771
.sym 5662 $abc$60912$n7990
.sym 5675 $abc$60912$n4660
.sym 5676 sys_clk_$glb_clk
.sym 5677 sys_rst_$glb_sr
.sym 5678 csrbank3_value1_w[0]
.sym 5679 csrbank3_value0_w[1]
.sym 5680 $abc$60912$n5671
.sym 5681 $abc$60912$n5188
.sym 5682 $abc$60912$n4680
.sym 5683 csrbank3_value0_w[3]
.sym 5684 csrbank3_reload1_w[6]
.sym 5685 csrbank3_value1_w[1]
.sym 5686 $abc$60912$n4771
.sym 5689 basesoc_timer0_zero_pending
.sym 5690 csrbank3_reload1_w[7]
.sym 5693 $abc$60912$n4765_1
.sym 5695 $abc$60912$n8769
.sym 5697 csrbank3_load3_w[3]
.sym 5699 csrbank3_load1_w[2]
.sym 5703 basesoc_timer0_zero_trigger
.sym 5705 basesoc_timer0_value[0]
.sym 5706 sram_bus_dat_w[0]
.sym 5709 basesoc_timer0_value[15]
.sym 5710 $abc$60912$n5693_1
.sym 5711 csrbank3_value1_w[0]
.sym 5713 sram_bus_dat_w[2]
.sym 5721 $abc$60912$n4668
.sym 5725 $abc$60912$n8769
.sym 5731 basesoc_timer0_zero_trigger
.sym 5736 basesoc_timer0_value[1]
.sym 5737 csrbank3_load0_w[1]
.sym 5749 $abc$60912$n4680
.sym 5750 $abc$60912$n5655
.sym 5753 csrbank3_en0_w
.sym 5754 basesoc_timer0_zero_pending
.sym 5758 csrbank3_reload0_w[1]
.sym 5777 basesoc_timer0_zero_pending
.sym 5783 basesoc_timer0_zero_trigger
.sym 5784 basesoc_timer0_value[1]
.sym 5785 csrbank3_reload0_w[1]
.sym 5794 $abc$60912$n5655
.sym 5795 csrbank3_load0_w[1]
.sym 5797 csrbank3_en0_w
.sym 5810 $abc$60912$n4680
.sym 5811 sys_clk_$glb_clk
.sym 5812 sys_rst_$glb_sr
.sym 5813 $abc$60912$n5681
.sym 5815 $abc$60912$n5189
.sym 5816 $abc$60912$n5677
.sym 5817 $abc$60912$n5186_1
.sym 5818 storage[0][6]
.sym 5819 $abc$60912$n5190
.sym 5820 storage[0][7]
.sym 5822 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 5823 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 5826 basesoc_timer0_value[9]
.sym 5827 basesoc_timer0_value[1]
.sym 5829 basesoc_timer0_value[2]
.sym 5832 picorv32.pcpi_div.divisor[44]
.sym 5833 csrbank3_load0_w[1]
.sym 5835 $abc$60912$n11050
.sym 5836 $abc$60912$n5671
.sym 5837 $abc$60912$n4660
.sym 5841 csrbank3_reload1_w[1]
.sym 5842 $abc$60912$n5154_1
.sym 5848 $abc$60912$n4713
.sym 5849 $abc$60912$n7955
.sym 5851 picorv32.reg_op2[28]
.sym 5852 csrbank3_value0_w[5]
.sym 5855 $abc$60912$n6699_1
.sym 5858 $abc$60912$n11050
.sym 5859 sram_bus_dat_w[3]
.sym 5866 csrbank3_load1_w[5]
.sym 5867 sram_bus_dat_w[3]
.sym 5868 $abc$60912$n8769
.sym 5870 csrbank3_reload1_w[5]
.sym 5876 $abc$60912$n5971
.sym 5877 csrbank3_en0_w
.sym 5878 $abc$60912$n5679_1
.sym 5882 basesoc_timer0_zero_trigger
.sym 5885 $abc$60912$n6135_1
.sym 5895 $abc$60912$n11050
.sym 5906 $abc$60912$n8769
.sym 5911 csrbank3_en0_w
.sym 5912 $abc$60912$n5679_1
.sym 5913 csrbank3_load1_w[5]
.sym 5923 csrbank3_reload1_w[5]
.sym 5924 $abc$60912$n5971
.sym 5925 basesoc_timer0_zero_trigger
.sym 5932 $abc$60912$n11050
.sym 5938 $abc$60912$n6135_1
.sym 5943 sram_bus_dat_w[3]
.sym 5946 sys_clk_$glb_clk
.sym 5947 sys_rst_$glb_sr
.sym 5948 basesoc_timer0_zero_trigger
.sym 5949 basesoc_timer0_value[20]
.sym 5950 $abc$60912$n5695_1
.sym 5951 basesoc_timer0_value[5]
.sym 5952 basesoc_timer0_value[22]
.sym 5953 $abc$60912$n5187_1
.sym 5954 $abc$60912$n4660
.sym 5955 basesoc_timer0_value[14]
.sym 5961 basesoc_timer0_value[9]
.sym 5964 $abc$60912$n5971
.sym 5965 csrbank3_reload2_w[5]
.sym 5966 sram_bus_dat_w[3]
.sym 5967 sram_bus_dat_w[6]
.sym 5968 $abc$60912$n8975
.sym 5969 csrbank3_reload2_w[3]
.sym 5972 csrbank3_load2_w[5]
.sym 5973 basesoc_timer0_value[8]
.sym 5974 csrbank3_reload3_w[7]
.sym 5975 basesoc_timer0_value[10]
.sym 5976 $abc$60912$n5168_1
.sym 5977 csrbank3_reload1_w[5]
.sym 5978 $abc$60912$n10996
.sym 5979 $abc$60912$n5482
.sym 5980 csrbank3_load3_w[0]
.sym 5981 basesoc_timer0_zero_trigger
.sym 5982 basesoc_timer0_value[21]
.sym 5983 csrbank3_reload1_w[3]
.sym 5984 $abc$60912$n8975
.sym 5986 csrbank3_reload2_w[5]
.sym 5989 csrbank3_load1_w[5]
.sym 5993 $abc$60912$n5545
.sym 5995 sram_bus_dat_w[3]
.sym 6011 basesoc_timer0_value[13]
.sym 6012 $abc$60912$n4668
.sym 6015 basesoc_timer0_value[6]
.sym 6020 picorv32.reg_op2[28]
.sym 6026 $abc$60912$n7955
.sym 6028 basesoc_timer0_value[5]
.sym 6032 basesoc_timer0_value[14]
.sym 6042 picorv32.reg_op2[28]
.sym 6048 basesoc_timer0_value[14]
.sym 6054 basesoc_timer0_value[13]
.sym 6058 $abc$60912$n7955
.sym 6067 basesoc_timer0_value[5]
.sym 6078 basesoc_timer0_value[6]
.sym 6080 $abc$60912$n4668
.sym 6081 sys_clk_$glb_clk
.sym 6082 sys_rst_$glb_sr
.sym 6083 $abc$60912$n5181_1
.sym 6084 csrbank3_value3_w[6]
.sym 6085 $abc$60912$n5498
.sym 6086 $abc$60912$n5182
.sym 6087 csrbank3_value1_w[7]
.sym 6088 $abc$60912$n5535_1
.sym 6089 csrbank3_value1_w[2]
.sym 6090 csrbank3_value2_w[4]
.sym 6091 $abc$60912$n7955
.sym 6092 picorv32.reg_op2[31]
.sym 6095 basesoc_timer0_value[4]
.sym 6096 csrbank3_en0_w
.sym 6097 csrbank3_reload2_w[5]
.sym 6098 basesoc_timer0_value[21]
.sym 6100 csrbank3_en0_w
.sym 6102 basesoc_timer0_zero_trigger
.sym 6103 basesoc_timer0_value[6]
.sym 6104 $abc$60912$n5663_1
.sym 6107 $abc$60912$n5695_1
.sym 6109 csrbank3_en0_w
.sym 6110 csrbank3_value1_w[5]
.sym 6111 $abc$60912$n5488
.sym 6112 csrbank3_reload2_w[2]
.sym 6113 $abc$60912$n5514
.sym 6114 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 6115 $abc$60912$n4660
.sym 6118 csrbank3_load3_w[5]
.sym 6119 csrbank3_en0_w
.sym 6122 basesoc_timer0_value[21]
.sym 6123 basesoc_timer0_zero_trigger
.sym 6124 $abc$60912$n5159_1
.sym 6130 $abc$60912$n5166_1
.sym 6138 basesoc_timer0_value[19]
.sym 6141 $abc$60912$n5547
.sym 6142 $abc$60912$n5546
.sym 6143 csrbank3_value0_w[6]
.sym 6145 basesoc_timer0_value[27]
.sym 6146 csrbank3_value1_w[6]
.sym 6149 $abc$60912$n5476
.sym 6150 basesoc_timer0_value[18]
.sym 6153 csrbank3_value3_w[6]
.sym 6154 $abc$60912$n4668
.sym 6157 $abc$60912$n5486
.sym 6161 csrbank3_value2_w[3]
.sym 6162 csrbank3_value3_w[3]
.sym 6163 $abc$60912$n5482
.sym 6165 $abc$60912$n5488
.sym 6166 basesoc_timer0_value[21]
.sym 6169 $abc$60912$n5476
.sym 6170 csrbank3_value0_w[6]
.sym 6171 $abc$60912$n5546
.sym 6172 $abc$60912$n5547
.sym 6176 basesoc_timer0_value[19]
.sym 6183 basesoc_timer0_value[27]
.sym 6187 basesoc_timer0_value[18]
.sym 6196 basesoc_timer0_value[21]
.sym 6200 $abc$60912$n5482
.sym 6201 csrbank3_value1_w[6]
.sym 6207 $abc$60912$n5488
.sym 6208 csrbank3_value3_w[6]
.sym 6211 csrbank3_value3_w[3]
.sym 6212 $abc$60912$n5488
.sym 6213 $abc$60912$n5486
.sym 6214 csrbank3_value2_w[3]
.sym 6215 $abc$60912$n4668
.sym 6216 sys_clk_$glb_clk
.sym 6217 sys_rst_$glb_sr
.sym 6218 csrbank3_value3_w[7]
.sym 6219 csrbank3_value0_w[4]
.sym 6220 csrbank3_value1_w[3]
.sym 6221 $abc$60912$n5183_1
.sym 6222 $abc$60912$n5527
.sym 6223 csrbank3_value3_w[4]
.sym 6224 $abc$60912$n5519
.sym 6225 $abc$60912$n5184_1
.sym 6233 picorv32.reg_op2[12]
.sym 6234 $abc$60912$n6019
.sym 6235 csrbank3_value3_w[5]
.sym 6236 $abc$60912$n11028
.sym 6238 csrbank3_value2_w[2]
.sym 6239 csrbank3_value3_w[2]
.sym 6240 basesoc_timer0_value[15]
.sym 6241 $abc$60912$n5185
.sym 6242 csrbank3_load0_w[5]
.sym 6243 $abc$60912$n5486
.sym 6244 $abc$60912$n5986
.sym 6245 basesoc_timer0_value[22]
.sym 6246 sram_bus_dat_w[0]
.sym 6247 basesoc_timer0_value[17]
.sym 6248 $abc$60912$n5535_1
.sym 6249 basesoc_timer0_value[0]
.sym 6251 csrbank3_value3_w[7]
.sym 6255 picorv32.reg_op2[2]
.sym 6256 csrbank3_load2_w[3]
.sym 6259 $abc$60912$n11028
.sym 6261 picorv32.reg_op2[12]
.sym 6263 $abc$60912$n6019
.sym 6265 $abc$60912$n4668
.sym 6271 $abc$60912$n5486
.sym 6272 csrbank3_reload3_w[5]
.sym 6273 $abc$60912$n5691
.sym 6274 $abc$60912$n5986
.sym 6275 csrbank3_value2_w[5]
.sym 6276 csrbank3_load2_w[2]
.sym 6279 $abc$60912$n5476
.sym 6280 csrbank3_load2_w[5]
.sym 6281 csrbank3_value0_w[5]
.sym 6282 $abc$60912$n5163_1
.sym 6283 $abc$60912$n5711_1
.sym 6285 $abc$60912$n5482
.sym 6287 basesoc_timer0_zero_trigger
.sym 6288 csrbank3_en0_w
.sym 6291 $abc$60912$n5695_1
.sym 6293 csrbank3_en0_w
.sym 6294 csrbank3_value1_w[5]
.sym 6295 $abc$60912$n5689_1
.sym 6296 csrbank3_reload2_w[2]
.sym 6300 $abc$60912$n6019
.sym 6301 csrbank3_load2_w[3]
.sym 6302 csrbank3_load3_w[5]
.sym 6304 basesoc_timer0_zero_trigger
.sym 6306 csrbank3_reload2_w[2]
.sym 6307 $abc$60912$n5986
.sym 6310 $abc$60912$n5711_1
.sym 6311 csrbank3_en0_w
.sym 6313 csrbank3_load3_w[5]
.sym 6316 $abc$60912$n5691
.sym 6317 csrbank3_load2_w[3]
.sym 6318 csrbank3_en0_w
.sym 6322 $abc$60912$n5482
.sym 6323 $abc$60912$n5163_1
.sym 6324 csrbank3_value1_w[5]
.sym 6325 csrbank3_load3_w[5]
.sym 6328 basesoc_timer0_zero_trigger
.sym 6329 csrbank3_reload3_w[5]
.sym 6330 $abc$60912$n6019
.sym 6335 csrbank3_load2_w[5]
.sym 6336 csrbank3_en0_w
.sym 6337 $abc$60912$n5695_1
.sym 6341 csrbank3_load2_w[2]
.sym 6342 csrbank3_en0_w
.sym 6343 $abc$60912$n5689_1
.sym 6346 csrbank3_value0_w[5]
.sym 6347 $abc$60912$n5486
.sym 6348 $abc$60912$n5476
.sym 6349 csrbank3_value2_w[5]
.sym 6351 sys_clk_$glb_clk
.sym 6352 sys_rst_$glb_sr
.sym 6353 csrbank3_load1_w[6]
.sym 6354 $abc$60912$n5532
.sym 6355 $abc$60912$n5550
.sym 6356 $abc$60912$n5533
.sym 6357 $abc$60912$n5513
.sym 6358 csrbank3_load1_w[7]
.sym 6359 $abc$60912$n5551
.sym 6360 $abc$60912$n5503
.sym 6362 csrbank3_reload3_w[5]
.sym 6363 csrbank3_reload3_w[5]
.sym 6366 $abc$60912$n5519
.sym 6367 $abc$60912$n5691
.sym 6369 basesoc_timer0_value[29]
.sym 6370 picorv32.reg_op2[28]
.sym 6371 picorv32.reg_op2[28]
.sym 6372 csrbank3_load1_w[3]
.sym 6373 basesoc_timer0_value[4]
.sym 6374 $abc$60912$n6699_1
.sym 6375 $abc$60912$n7955
.sym 6381 $abc$60912$n5168_1
.sym 6382 csrbank3_load2_w[1]
.sym 6385 $abc$60912$n5482
.sym 6386 csrbank3_reload3_w[3]
.sym 6387 picorv32.reg_op1[7]
.sym 6393 csrbank3_load1_w[3]
.sym 6395 sram_bus_dat_w[3]
.sym 6399 $abc$60912$n6699_1
.sym 6408 sram_bus_dat_w[3]
.sym 6409 $abc$60912$n5531
.sym 6410 csrbank3_reload0_w[0]
.sym 6412 csrbank3_load0_w[0]
.sym 6415 $abc$60912$n5159_1
.sym 6418 csrbank3_load1_w[5]
.sym 6419 picorv32.reg_op1[7]
.sym 6420 $abc$60912$n6699_1
.sym 6421 $abc$60912$n5166_1
.sym 6433 $abc$60912$n4652
.sym 6441 csrbank3_load0_w[0]
.sym 6448 picorv32.reg_op1[7]
.sym 6453 csrbank3_reload0_w[0]
.sym 6457 $abc$60912$n5531
.sym 6458 $abc$60912$n5159_1
.sym 6459 csrbank3_load1_w[5]
.sym 6463 sram_bus_dat_w[3]
.sym 6475 $abc$60912$n5166_1
.sym 6481 $abc$60912$n6699_1
.sym 6485 $abc$60912$n4652
.sym 6486 sys_clk_$glb_clk
.sym 6487 sys_rst_$glb_sr
.sym 6488 $abc$60912$n5502
.sym 6489 $PACKER_VCC_NET_$glb_clk
.sym 6490 basesoc_timer0_value[17]
.sym 6491 basesoc_timer0_value[0]
.sym 6492 $abc$60912$n5653
.sym 6493 $abc$60912$n5932
.sym 6494 $abc$60912$n2699
.sym 6495 csrbank3_reload0_w[5]
.sym 6497 $abc$60912$n5488
.sym 6500 csrbank3_reload2_w[3]
.sym 6501 $abc$60912$n5174_1
.sym 6502 $abc$60912$n8974
.sym 6503 sram_bus_dat_w[0]
.sym 6504 $abc$60912$n5545
.sym 6505 $abc$60912$n4664
.sym 6506 csrbank3_reload0_w[0]
.sym 6507 csrbank3_load1_w[6]
.sym 6508 $abc$60912$n5530
.sym 6509 $abc$60912$n5532
.sym 6510 csrbank3_load1_w[3]
.sym 6511 csrbank3_reload2_w[5]
.sym 6512 spiflash_bus_adr[7]
.sym 6518 csrbank3_reload3_w[3]
.sym 6520 $abc$60912$n5140
.sym 6523 csrbank3_load2_w[5]
.sym 6526 $abc$60912$n4664
.sym 6528 $abc$60912$n8974
.sym 6535 $abc$60912$n8975
.sym 6543 $abc$60912$n6142
.sym 6545 spiflash_bus_adr[7]
.sym 6546 basesoc_timer0_zero_trigger
.sym 6547 sram_bus_dat_w[2]
.sym 6562 csrbank3_reload3_w[5]
.sym 6570 basesoc_timer0_zero_old_trigger
.sym 6574 basesoc_timer0_zero_old_trigger
.sym 6575 basesoc_timer0_zero_trigger
.sym 6588 $abc$60912$n6142
.sym 6594 csrbank3_reload3_w[5]
.sym 6600 spiflash_bus_adr[7]
.sym 6604 basesoc_timer0_zero_trigger
.sym 6617 sram_bus_dat_w[2]
.sym 6621 sys_clk_$glb_clk
.sym 6622 sys_rst_$glb_sr
.sym 6623 picorv32.alu_out_q[23]
.sym 6624 csrbank3_reload3_w[1]
.sym 6625 $abc$60912$n5140
.sym 6626 $abc$60912$n7040_1
.sym 6627 $abc$60912$n6787
.sym 6628 csrbank3_reload3_w[2]
.sym 6629 csrbank3_value3_w[0]
.sym 6630 $abc$60912$n11020
.sym 6631 $abc$60912$n5609
.sym 6632 $abc$60912$n5960
.sym 6634 $abc$60912$n5609
.sym 6635 csrbank3_en0_w
.sym 6637 $abc$60912$n5166_1
.sym 6638 $abc$60912$n5159_1
.sym 6640 csrbank3_reload2_w[1]
.sym 6641 basesoc_timer0_value[25]
.sym 6645 spiflash_bus_dat_w[15]
.sym 6649 csrbank3_reload2_w[7]
.sym 6650 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 6653 $abc$60912$n7040_1
.sym 6676 $abc$60912$n4671
.sym 6688 $abc$60912$n8975
.sym 6691 $abc$60912$n5192
.sym 6703 $abc$60912$n4672
.sym 6717 $abc$60912$n8975
.sym 6735 $abc$60912$n4671
.sym 6752 $abc$60912$n4671
.sym 6754 $abc$60912$n5192
.sym 6755 $abc$60912$n4672
.sym 6756 sys_clk_$glb_clk
.sym 6757 sys_rst_$glb_sr
.sym 6761 $abc$60912$n4672
.sym 6763 csrbank3_load2_w[5]
.sym 6764 picorv32.reg_op2[20]
.sym 6766 storage[13][7]
.sym 6770 picorv32.reg_op2[2]
.sym 6776 $abc$60912$n11028
.sym 6777 $abc$60912$n4668
.sym 6778 $abc$60912$n6787
.sym 6779 $abc$60912$n5192
.sym 6780 basesoc_timer0_zero_pending
.sym 6787 sram_bus_dat_w[2]
.sym 6796 csrbank3_load2_w[3]
.sym 6824 $abc$60912$n8974
.sym 6846 $abc$60912$n8974
.sym 6897 $abc$60912$n58
.sym 6898 $abc$60912$n7617
.sym 6901 $abc$60912$n4688
.sym 6902 $abc$60912$n5937_1
.sym 6903 $abc$60912$n5937_1
.sym 6904 picorv32.pcpi_mul.rdx[10]
.sym 6907 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 6911 spiflash_bus_dat_w[15]
.sym 6912 sram_bus_dat_w[0]
.sym 6913 interface1_bank_bus_dat_r[1]
.sym 6914 sram_bus_dat_w[3]
.sym 6916 $abc$60912$n8094_1
.sym 6921 csrbank3_reload3_w[3]
.sym 6922 csrbank3_load2_w[1]
.sym 6924 basesoc_uart_phy_rx_busy
.sym 6936 $abc$60912$n5609
.sym 7029 $abc$60912$n10051
.sym 7030 $abc$60912$n10053
.sym 7031 $abc$60912$n10055
.sym 7032 $abc$60912$n10057
.sym 7033 $abc$60912$n10059
.sym 7034 $abc$60912$n10061
.sym 7035 $abc$60912$n10063
.sym 7037 $abc$60912$n7617
.sym 7045 $abc$60912$n5155
.sym 7051 $abc$60912$n5078
.sym 7057 csrbank3_reload3_w[3]
.sym 7059 csrbank5_tuning_word0_w[5]
.sym 7070 basesoc_uart_phy_rx_busy
.sym 7071 $abc$60912$n4664
.sym 7086 csrbank5_tuning_word0_w[0]
.sym 7091 csrbank5_tuning_word1_w[4]
.sym 7093 $abc$60912$n10049
.sym 7094 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 7098 $abc$60912$n10051
.sym 7099 $abc$60912$n10053
.sym 7102 $abc$60912$n10059
.sym 7108 basesoc_uart_phy_rx_busy
.sym 7109 $abc$60912$n10057
.sym 7114 basesoc_uart_phy_rx_busy
.sym 7117 $abc$60912$n10051
.sym 7122 $abc$60912$n10057
.sym 7123 basesoc_uart_phy_rx_busy
.sym 7133 basesoc_uart_phy_rx_busy
.sym 7134 $abc$60912$n10059
.sym 7138 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 7139 csrbank5_tuning_word0_w[0]
.sym 7144 $abc$60912$n10049
.sym 7145 basesoc_uart_phy_rx_busy
.sym 7151 csrbank5_tuning_word1_w[4]
.sym 7157 $abc$60912$n10053
.sym 7159 basesoc_uart_phy_rx_busy
.sym 7161 sys_clk_$glb_clk
.sym 7162 sys_rst_$glb_sr
.sym 7163 $abc$60912$n10065
.sym 7164 $abc$60912$n10067
.sym 7165 $abc$60912$n10069
.sym 7166 $abc$60912$n10071
.sym 7167 $abc$60912$n10073
.sym 7168 $abc$60912$n10075
.sym 7169 $abc$60912$n10077
.sym 7170 $abc$60912$n10079
.sym 7171 spiflash_bus_dat_w[11]
.sym 7179 picorv32.mem_wordsize[0]
.sym 7197 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 7230 basesoc_uart_phy_rx_busy
.sym 7233 $abc$60912$n10067
.sym 7234 $abc$60912$n10069
.sym 7237 $abc$60912$n10075
.sym 7239 $abc$60912$n10079
.sym 7240 $abc$60912$n10065
.sym 7244 $abc$60912$n10073
.sym 7246 $abc$60912$n10077
.sym 7255 $abc$60912$n10077
.sym 7257 basesoc_uart_phy_rx_busy
.sym 7262 basesoc_uart_phy_rx_busy
.sym 7264 $abc$60912$n10079
.sym 7267 basesoc_uart_phy_rx_busy
.sym 7269 $abc$60912$n10073
.sym 7274 $abc$60912$n10067
.sym 7276 basesoc_uart_phy_rx_busy
.sym 7280 $abc$60912$n10069
.sym 7281 basesoc_uart_phy_rx_busy
.sym 7286 basesoc_uart_phy_rx_busy
.sym 7288 $abc$60912$n10075
.sym 7291 $abc$60912$n10065
.sym 7293 basesoc_uart_phy_rx_busy
.sym 7296 sys_clk_$glb_clk
.sym 7297 sys_rst_$glb_sr
.sym 7298 $abc$60912$n10081
.sym 7299 $abc$60912$n10083
.sym 7300 $abc$60912$n10085
.sym 7301 $abc$60912$n10087
.sym 7302 $abc$60912$n10089
.sym 7303 $abc$60912$n10091
.sym 7304 $abc$60912$n10093
.sym 7305 $abc$60912$n10095
.sym 7307 basesoc_uart_phy_tx_busy
.sym 7315 csrbank5_tuning_word1_w[3]
.sym 7316 csrbank5_tuning_word1_w[7]
.sym 7321 csrbank5_tuning_word1_w[1]
.sym 7322 $PACKER_GND_NET
.sym 7326 csrbank5_tuning_word1_w[6]
.sym 7327 sram_bus_dat_w[2]
.sym 7331 csrbank5_tuning_word1_w[2]
.sym 7332 csrbank5_tuning_word3_w[2]
.sym 7335 csrbank3_load2_w[3]
.sym 7361 basesoc_uart_phy_rx_busy
.sym 7368 $abc$60912$n10083
.sym 7371 $abc$60912$n10089
.sym 7375 $abc$60912$n10081
.sym 7381 $abc$60912$n10093
.sym 7385 basesoc_uart_phy_rx_busy
.sym 7387 $abc$60912$n10081
.sym 7390 $abc$60912$n10083
.sym 7392 basesoc_uart_phy_rx_busy
.sym 7402 basesoc_uart_phy_rx_busy
.sym 7404 $abc$60912$n10093
.sym 7408 $abc$60912$n10089
.sym 7409 basesoc_uart_phy_rx_busy
.sym 7431 sys_clk_$glb_clk
.sym 7432 sys_rst_$glb_sr
.sym 7433 $abc$60912$n10097
.sym 7434 $abc$60912$n10099
.sym 7435 $abc$60912$n10101
.sym 7436 $abc$60912$n10103
.sym 7437 $abc$60912$n10105
.sym 7438 $abc$60912$n10107
.sym 7439 $abc$60912$n10109
.sym 7440 $abc$60912$n10111
.sym 7442 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 7445 $abc$60912$n5609
.sym 7448 csrbank5_tuning_word2_w[7]
.sym 7449 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 7451 csrbank5_tuning_word2_w[5]
.sym 7454 csrbank5_tuning_word2_w[4]
.sym 7457 csrbank5_tuning_word3_w[3]
.sym 7459 csrbank5_tuning_word1_w[5]
.sym 7461 csrbank3_reload3_w[3]
.sym 7462 csrbank3_load2_w[1]
.sym 7463 $abc$60912$n4522
.sym 7465 sram_bus_dat_w[5]
.sym 7467 csrbank5_tuning_word2_w[6]
.sym 7501 basesoc_uart_phy_rx_busy
.sym 7505 $abc$60912$n6126_1
.sym 7508 $abc$60912$n10109
.sym 7510 $abc$60912$n10097
.sym 7515 $abc$60912$n10107
.sym 7519 basesoc_uart_phy_rx_busy
.sym 7521 $abc$60912$n10109
.sym 7537 $abc$60912$n6126_1
.sym 7543 basesoc_uart_phy_rx_busy
.sym 7544 $abc$60912$n10097
.sym 7550 $abc$60912$n10107
.sym 7552 basesoc_uart_phy_rx_busy
.sym 7566 sys_clk_$glb_clk
.sym 7567 sys_rst_$glb_sr
.sym 7568 $auto$alumacc.cc:474:replace_alu$6695.C[32]
.sym 7571 $abc$60912$n5928
.sym 7572 csrbank5_tuning_word1_w[2]
.sym 7575 csrbank5_tuning_word1_w[5]
.sym 7577 $abc$60912$n5538
.sym 7580 csrbank5_tuning_word3_w[6]
.sym 7582 csrbank5_tuning_word3_w[5]
.sym 7586 csrbank5_tuning_word3_w[1]
.sym 7589 basesoc_uart_phy_rx_busy
.sym 7590 csrbank5_tuning_word3_w[4]
.sym 7593 csrbank5_tuning_word2_w[3]
.sym 7601 csrbank3_reload3_w[3]
.sym 7607 $abc$60912$n4664
.sym 7630 $PACKER_GND_NET
.sym 7690 $PACKER_GND_NET
.sym 7697 $PACKER_GND_NET
.sym 7700 $abc$60912$n765_$glb_ce
.sym 7701 sys_clk_$glb_clk
.sym 7704 $abc$60912$n78
.sym 7716 sram_bus_dat_w[3]
.sym 7728 $abc$60912$n11022
.sym 7730 csrbank5_tuning_word3_w[7]
.sym 7745 sram_bus_dat_w[3]
.sym 7768 $abc$60912$n5937_1
.sym 7773 sram_bus_dat_w[5]
.sym 7774 $abc$60912$n4664
.sym 7782 sram_bus_dat_w[3]
.sym 7797 sram_bus_dat_w[5]
.sym 7802 sram_bus_dat_w[3]
.sym 7821 $abc$60912$n5937_1
.sym 7835 $abc$60912$n4664
.sym 7836 sys_clk_$glb_clk
.sym 7837 sys_rst_$glb_sr
.sym 7838 csrbank5_tuning_word2_w[3]
.sym 7856 $abc$60912$n5937_1
.sym 7859 csrbank3_load2_w[3]
.sym 7864 csrbank5_tuning_word3_w[2]
.sym 7974 csrbank5_tuning_word3_w[7]
.sym 7980 csrbank5_tuning_word3_w[2]
.sym 7996 sram_bus_dat_w[0]
.sym 8000 $abc$60912$n4526
.sym 8118 serial_rx
.sym 8193 serial_rx
.sym 8225 $abc$60912$n4875
.sym 8227 picorv32.pcpi_mul.mul_counter[1]
.sym 8351 picorv32.pcpi_mul.mul_counter[2]
.sym 8352 picorv32.pcpi_mul.mul_counter[3]
.sym 8353 picorv32.pcpi_mul.mul_counter[4]
.sym 8354 $abc$60912$n9370
.sym 8355 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 8356 picorv32.pcpi_mul.mul_counter[0]
.sym 8367 picorv32.pcpi_mul.mul_waiting
.sym 8414 $abc$60912$n11521
.sym 8419 $abc$60912$n4875
.sym 8508 picorv32.pcpi_mul.rs2[40]
.sym 8512 $abc$60912$n10412
.sym 8514 $abc$60912$n11787
.sym 8515 picorv32.pcpi_mul.mul_counter[5]
.sym 8521 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 8536 picorv32.pcpi_mul.rdx[37]
.sym 8537 picorv32.reg_op2[31]
.sym 8538 $abc$60912$n5803
.sym 8542 picorv32.reg_op2[31]
.sym 8566 $abc$60912$n4703
.sym 8595 $abc$60912$n4703
.sym 8632 picorv32.pcpi_mul.rd[38]
.sym 8633 picorv32.pcpi_mul.rd[39]
.sym 8634 $auto$maccmap.cc:240:synth$11831.C[4]
.sym 8635 $abc$60912$n11522
.sym 8636 $abc$60912$n11525
.sym 8637 picorv32.pcpi_mul.rdx[40]
.sym 8638 picorv32.pcpi_mul.rd[40]
.sym 8639 $abc$60912$n5333
.sym 8649 picorv32.pcpi_mul.rs2[47]
.sym 8665 $abc$60912$n11520
.sym 8671 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 8673 $PACKER_GND_NET
.sym 8675 picorv32.pcpi_mul.instr_rs2_signed
.sym 8676 picorv32.pcpi_mul.rs2[38]
.sym 8678 picorv32.pcpi_mul.mul_waiting
.sym 8679 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 8683 picorv32.pcpi_mul.rdx[38]
.sym 8684 picorv32.pcpi_mul.rs2[38]
.sym 8689 picorv32.pcpi_mul.rd[38]
.sym 8697 picorv32.reg_op2[31]
.sym 8705 picorv32.reg_op2[31]
.sym 8706 picorv32.pcpi_mul.rs2[38]
.sym 8707 picorv32.pcpi_mul.mul_waiting
.sym 8708 picorv32.pcpi_mul.instr_rs2_signed
.sym 8717 picorv32.pcpi_mul.rdx[38]
.sym 8718 picorv32.pcpi_mul.rd[38]
.sym 8719 picorv32.pcpi_mul.rs2[38]
.sym 8720 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 8723 $PACKER_GND_NET
.sym 8735 picorv32.pcpi_mul.rd[38]
.sym 8736 picorv32.pcpi_mul.rdx[38]
.sym 8737 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 8738 picorv32.pcpi_mul.rs2[38]
.sym 8751 $abc$60912$n765_$glb_ce
.sym 8752 sys_clk_$glb_clk
.sym 8756 picorv32.pcpi_mul.rd[37]
.sym 8757 $abc$60912$n11520
.sym 8760 $abc$60912$n10470
.sym 8761 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 8763 spiflash_bus_dat_w[24]
.sym 8766 picorv32.pcpi_mul.rs2[39]
.sym 8777 picorv32.pcpi_mul.rdx[39]
.sym 8782 picorv32.pcpi_mul.instr_rs2_signed
.sym 8786 $PACKER_GND_NET
.sym 8789 picorv32.pcpi_mul.mul_waiting
.sym 8796 picorv32.pcpi_mul.instr_rs2_signed
.sym 8797 picorv32.pcpi_mul.rs2[37]
.sym 8798 picorv32.pcpi_mul.mul_waiting
.sym 8812 $PACKER_GND_NET
.sym 8813 picorv32.reg_op2[31]
.sym 8841 $PACKER_GND_NET
.sym 8852 picorv32.reg_op2[31]
.sym 8853 picorv32.pcpi_mul.instr_rs2_signed
.sym 8854 picorv32.pcpi_mul.rs2[37]
.sym 8855 picorv32.pcpi_mul.mul_waiting
.sym 8872 $PACKER_GND_NET
.sym 8874 $abc$60912$n765_$glb_ce
.sym 8875 sys_clk_$glb_clk
.sym 8878 picorv32.pcpi_mul.rd[62]
.sym 8879 $auto$maccmap.cc:240:synth$11401.C[3]
.sym 8880 $abc$60912$n11477
.sym 8881 picorv32.pcpi_mul.rd[63]
.sym 8882 picorv32.pcpi_mul.rd[61]
.sym 8883 $abc$60912$n10418
.sym 8884 $abc$60912$n11467
.sym 8887 picorv32.pcpi_mul.rdx[30]
.sym 8890 picorv32.pcpi_mul.instr_rs2_signed
.sym 8891 picorv32.pcpi_mul.mul_waiting
.sym 8894 picorv32.pcpi_mul.mul_waiting
.sym 8904 $abc$60912$n9181
.sym 8908 $abc$60912$n11475
.sym 8910 $abc$60912$n9181
.sym 8912 picorv32.pcpi_mul.rd[62]
.sym 8923 picorv32.pcpi_mul.rs1[46]
.sym 8926 picorv32.pcpi_mul.rs1[43]
.sym 8928 $abc$60912$n9181
.sym 8934 picorv32.pcpi_mul.rs1[42]
.sym 8935 picorv32.pcpi_mul.rs1[40]
.sym 8936 picorv32.pcpi_mul.rs1[41]
.sym 8946 $PACKER_GND_NET
.sym 8949 picorv32.pcpi_mul.mul_waiting
.sym 8952 picorv32.pcpi_mul.rs1[43]
.sym 8953 picorv32.pcpi_mul.mul_waiting
.sym 8954 $abc$60912$n9181
.sym 8957 $abc$60912$n9181
.sym 8958 picorv32.pcpi_mul.mul_waiting
.sym 8960 picorv32.pcpi_mul.rs1[41]
.sym 8963 picorv32.pcpi_mul.mul_waiting
.sym 8965 picorv32.pcpi_mul.rs1[42]
.sym 8966 $abc$60912$n9181
.sym 8976 $abc$60912$n9181
.sym 8977 picorv32.pcpi_mul.mul_waiting
.sym 8978 picorv32.pcpi_mul.rs1[40]
.sym 8983 $PACKER_GND_NET
.sym 8988 $abc$60912$n9181
.sym 8989 picorv32.pcpi_mul.mul_waiting
.sym 8990 picorv32.pcpi_mul.rs1[46]
.sym 8995 $PACKER_GND_NET
.sym 8997 $abc$60912$n765_$glb_ce
.sym 8998 sys_clk_$glb_clk
.sym 9000 picorv32.pcpi_mul.rs2[58]
.sym 9001 $abc$60912$n11472
.sym 9002 picorv32.pcpi_mul.rs2[63]
.sym 9003 picorv32.pcpi_mul.rs2[62]
.sym 9004 picorv32.pcpi_mul.rs2[60]
.sym 9005 $abc$60912$n10420
.sym 9006 picorv32.pcpi_mul.rs2[57]
.sym 9007 picorv32.pcpi_mul.rs2[61]
.sym 9010 $abc$60912$n4506
.sym 9014 picorv32.pcpi_mul.rdx[61]
.sym 9027 picorv32.reg_op2[31]
.sym 9029 picorv32.pcpi_mul.rdx[18]
.sym 9030 $abc$60912$n5803
.sym 9031 picorv32.pcpi_mul.rd[1]
.sym 9034 picorv32.reg_op2[31]
.sym 9040 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9042 picorv32.pcpi_mul.rd[59]
.sym 9044 picorv32.pcpi_mul.rs1[48]
.sym 9048 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9053 picorv32.pcpi_mul.rs1[39]
.sym 9054 picorv32.pcpi_mul.instr_rs2_signed
.sym 9059 picorv32.pcpi_mul.mul_waiting
.sym 9060 picorv32.reg_op2[31]
.sym 9062 $PACKER_GND_NET
.sym 9065 picorv32.pcpi_mul.rs2[58]
.sym 9066 picorv32.pcpi_mul.rdx[59]
.sym 9067 picorv32.pcpi_mul.rs1[47]
.sym 9068 picorv32.pcpi_mul.rs2[59]
.sym 9069 picorv32.pcpi_mul.rs1[38]
.sym 9070 $abc$60912$n9181
.sym 9074 picorv32.pcpi_mul.rs2[59]
.sym 9075 picorv32.pcpi_mul.rd[59]
.sym 9076 picorv32.pcpi_mul.rdx[59]
.sym 9077 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9080 $PACKER_GND_NET
.sym 9086 $abc$60912$n9181
.sym 9088 picorv32.pcpi_mul.mul_waiting
.sym 9089 picorv32.pcpi_mul.rs1[48]
.sym 9092 picorv32.pcpi_mul.rs2[58]
.sym 9093 picorv32.pcpi_mul.mul_waiting
.sym 9094 picorv32.reg_op2[31]
.sym 9095 picorv32.pcpi_mul.instr_rs2_signed
.sym 9098 $abc$60912$n9181
.sym 9100 picorv32.pcpi_mul.mul_waiting
.sym 9101 picorv32.pcpi_mul.rs1[39]
.sym 9105 picorv32.pcpi_mul.mul_waiting
.sym 9106 picorv32.pcpi_mul.rs1[47]
.sym 9107 $abc$60912$n9181
.sym 9110 picorv32.pcpi_mul.mul_waiting
.sym 9111 picorv32.pcpi_mul.rs1[38]
.sym 9112 $abc$60912$n9181
.sym 9116 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9117 picorv32.pcpi_mul.rs2[59]
.sym 9118 picorv32.pcpi_mul.rd[59]
.sym 9119 picorv32.pcpi_mul.rdx[59]
.sym 9120 $abc$60912$n765_$glb_ce
.sym 9121 sys_clk_$glb_clk
.sym 9123 $abc$60912$n10426
.sym 9124 picorv32.pcpi_mul_rd[30]
.sym 9125 picorv32.pcpi_mul_rd[1]
.sym 9126 $abc$60912$n11475
.sym 9127 picorv32.pcpi_mul_rd[29]
.sym 9128 $abc$60912$n11470
.sym 9129 $abc$60912$n11811
.sym 9130 $abc$60912$n11806
.sym 9132 $abc$60912$n4713
.sym 9133 $abc$60912$n4713
.sym 9135 $abc$60912$n11698
.sym 9136 picorv32.pcpi_mul.rs2[57]
.sym 9138 picorv32.pcpi_mul.rs2[62]
.sym 9140 picorv32.pcpi_mul.rs1[48]
.sym 9148 picorv32.pcpi_mul.rd[32]
.sym 9149 picorv32.pcpi_mul.rd[30]
.sym 9150 $abc$60912$n11470
.sym 9151 picorv32.pcpi_mul.rd[31]
.sym 9153 $auto$maccmap.cc:240:synth$11725.C[4]
.sym 9155 picorv32.pcpi_mul.rd[35]
.sym 9157 $abc$60912$n4837
.sym 9165 picorv32.pcpi_mul.mul_waiting
.sym 9166 picorv32.pcpi_mul.instr_rs2_signed
.sym 9168 $PACKER_GND_NET
.sym 9175 picorv32.pcpi_mul.rs2[34]
.sym 9177 picorv32.pcpi_mul.rs2[33]
.sym 9178 picorv32.pcpi_mul.rs1[37]
.sym 9180 $abc$60912$n9181
.sym 9186 picorv32.pcpi_mul.rs2[31]
.sym 9187 picorv32.reg_op2[31]
.sym 9195 picorv32.pcpi_mul.rs2[32]
.sym 9199 $PACKER_GND_NET
.sym 9204 $PACKER_GND_NET
.sym 9210 picorv32.pcpi_mul.mul_waiting
.sym 9211 $abc$60912$n9181
.sym 9212 picorv32.pcpi_mul.rs1[37]
.sym 9215 picorv32.reg_op2[31]
.sym 9216 picorv32.pcpi_mul.instr_rs2_signed
.sym 9217 picorv32.pcpi_mul.mul_waiting
.sym 9218 picorv32.pcpi_mul.rs2[33]
.sym 9223 $PACKER_GND_NET
.sym 9227 picorv32.reg_op2[31]
.sym 9228 picorv32.pcpi_mul.rs2[32]
.sym 9229 picorv32.pcpi_mul.mul_waiting
.sym 9230 picorv32.pcpi_mul.instr_rs2_signed
.sym 9233 picorv32.pcpi_mul.rs2[34]
.sym 9234 picorv32.pcpi_mul.mul_waiting
.sym 9235 picorv32.pcpi_mul.instr_rs2_signed
.sym 9236 picorv32.reg_op2[31]
.sym 9239 picorv32.reg_op2[31]
.sym 9240 picorv32.pcpi_mul.rs2[31]
.sym 9241 picorv32.pcpi_mul.mul_waiting
.sym 9242 picorv32.pcpi_mul.instr_rs2_signed
.sym 9243 $abc$60912$n765_$glb_ce
.sym 9244 sys_clk_$glb_clk
.sym 9247 picorv32.pcpi_mul.rd[34]
.sym 9248 picorv32.pcpi_mul.rd[35]
.sym 9249 $auto$maccmap.cc:240:synth$11453.C[4]
.sym 9251 $abc$60912$n11810
.sym 9252 $abc$60912$n11807
.sym 9253 picorv32.pcpi_mul.rd[33]
.sym 9254 $abc$60912$n10708
.sym 9255 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 9256 csrbank3_value0_w[3]
.sym 9257 csrbank3_load1_w[6]
.sym 9268 picorv32.pcpi_mul.rdx[35]
.sym 9269 $abc$60912$n6801
.sym 9270 picorv32.pcpi_mul.mul_waiting
.sym 9271 picorv32.pcpi_mul.rs1[36]
.sym 9272 picorv32.pcpi_mul.rs2[31]
.sym 9275 $PACKER_GND_NET
.sym 9281 spiflash_bus_adr[3]
.sym 9283 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9287 $abc$60912$n11720
.sym 9290 picorv32.pcpi_mul.rdx[31]
.sym 9291 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9294 picorv32.pcpi_mul.rs2[32]
.sym 9297 picorv32.pcpi_mul.rd[31]
.sym 9298 picorv32.pcpi_mul.rdx[32]
.sym 9302 $abc$60912$n11809
.sym 9313 $auto$maccmap.cc:240:synth$11725.C[4]
.sym 9317 picorv32.pcpi_mul.rd[32]
.sym 9318 picorv32.pcpi_mul.rs2[31]
.sym 9320 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9321 picorv32.pcpi_mul.rdx[31]
.sym 9322 picorv32.pcpi_mul.rs2[31]
.sym 9323 picorv32.pcpi_mul.rd[31]
.sym 9327 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9334 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9339 $abc$60912$n11720
.sym 9340 $auto$maccmap.cc:240:synth$11725.C[4]
.sym 9350 picorv32.pcpi_mul.rs2[32]
.sym 9351 picorv32.pcpi_mul.rdx[32]
.sym 9352 picorv32.pcpi_mul.rd[32]
.sym 9353 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9358 $abc$60912$n11809
.sym 9362 picorv32.pcpi_mul.rs2[32]
.sym 9363 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9364 picorv32.pcpi_mul.rd[32]
.sym 9365 picorv32.pcpi_mul.rdx[32]
.sym 9366 $abc$60912$n765_$glb_ce
.sym 9367 sys_clk_$glb_clk
.sym 9368 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9369 picorv32.pcpi_mul.rdx[17]
.sym 9371 picorv32.pcpi_mul.rdx[27]
.sym 9373 picorv32.pcpi_mul.rs1[35]
.sym 9374 picorv32.pcpi_mul.rdx[14]
.sym 9375 picorv32.pcpi_mul.rdx[22]
.sym 9376 picorv32.pcpi_mul.rs2[31]
.sym 9377 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 9380 basesoc_timer0_value[22]
.sym 9387 sram_bus_dat_w[2]
.sym 9392 picorv32.pcpi_mul.rd[35]
.sym 9395 $abc$60912$n11001
.sym 9397 picorv32.pcpi_mul.rd[29]
.sym 9410 $abc$60912$n11718
.sym 9413 $abc$60912$n10468
.sym 9420 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9421 $abc$60912$n10466
.sym 9423 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9425 picorv32.pcpi_mul.rs2[30]
.sym 9427 picorv32.pcpi_mul.rd[30]
.sym 9433 $abc$60912$n11722
.sym 9436 picorv32.pcpi_mul.rd[31]
.sym 9437 picorv32.pcpi_mul.rdx[31]
.sym 9438 $abc$60912$n11723
.sym 9439 $abc$60912$n11719
.sym 9440 picorv32.pcpi_mul.rdx[30]
.sym 9441 picorv32.pcpi_mul.rs2[31]
.sym 9442 $auto$maccmap.cc:240:synth$11725.C[2]
.sym 9444 $abc$60912$n10468
.sym 9445 $abc$60912$n10466
.sym 9448 $auto$maccmap.cc:240:synth$11725.C[3]
.sym 9450 $abc$60912$n11718
.sym 9451 $abc$60912$n11722
.sym 9452 $auto$maccmap.cc:240:synth$11725.C[2]
.sym 9454 $nextpnr_ICESTORM_LC_81$I3
.sym 9456 $abc$60912$n11723
.sym 9457 $abc$60912$n11719
.sym 9458 $auto$maccmap.cc:240:synth$11725.C[3]
.sym 9464 $nextpnr_ICESTORM_LC_81$I3
.sym 9467 picorv32.pcpi_mul.rdx[31]
.sym 9468 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9469 picorv32.pcpi_mul.rs2[31]
.sym 9470 picorv32.pcpi_mul.rd[31]
.sym 9473 picorv32.pcpi_mul.rd[30]
.sym 9474 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9475 picorv32.pcpi_mul.rdx[30]
.sym 9476 picorv32.pcpi_mul.rs2[30]
.sym 9479 $abc$60912$n10466
.sym 9480 $abc$60912$n10468
.sym 9485 picorv32.pcpi_mul.rdx[30]
.sym 9486 picorv32.pcpi_mul.rs2[30]
.sym 9487 picorv32.pcpi_mul.rd[30]
.sym 9488 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9489 $abc$60912$n765_$glb_ce
.sym 9490 sys_clk_$glb_clk
.sym 9491 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9492 $abc$60912$n11767
.sym 9493 $abc$60912$n11675
.sym 9494 $abc$60912$n6933
.sym 9495 $abc$60912$n11763
.sym 9496 $abc$60912$n11764
.sym 9497 $abc$60912$n11678
.sym 9498 $abc$60912$n11766
.sym 9499 picorv32.cpuregs_rs1[24]
.sym 9500 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 9502 csrbank3_value1_w[1]
.sym 9503 csrbank3_value1_w[7]
.sym 9507 $abc$60912$n10468
.sym 9518 picorv32.pcpi_mul.rd[1]
.sym 9521 $abc$60912$n924
.sym 9523 picorv32.pcpi_mul.rs2[10]
.sym 9532 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9537 picorv32.pcpi_mul.rs2[29]
.sym 9539 picorv32.pcpi_mul.rd[29]
.sym 9540 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9545 $PACKER_GND_NET
.sym 9547 picorv32.pcpi_mul.rdx[29]
.sym 9566 picorv32.pcpi_mul.rs2[29]
.sym 9567 picorv32.pcpi_mul.rdx[29]
.sym 9568 picorv32.pcpi_mul.rd[29]
.sym 9569 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9572 $PACKER_GND_NET
.sym 9579 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9584 picorv32.pcpi_mul.rdx[29]
.sym 9585 picorv32.pcpi_mul.rd[29]
.sym 9586 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9587 picorv32.pcpi_mul.rs2[29]
.sym 9591 $PACKER_GND_NET
.sym 9596 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9605 $PACKER_GND_NET
.sym 9612 $abc$60912$n765_$glb_ce
.sym 9613 sys_clk_$glb_clk
.sym 9616 picorv32.pcpi_mul.rd[14]
.sym 9617 picorv32.pcpi_mul.rd[15]
.sym 9618 $auto$maccmap.cc:240:synth$11564.C[4]
.sym 9619 picorv32.pcpi_mul.rd[13]
.sym 9620 $abc$60912$n10438
.sym 9621 $abc$60912$n11674
.sym 9622 picorv32.pcpi_mul.rd[1]
.sym 9623 picorv32.reg_op2[13]
.sym 9625 storage[9][2]
.sym 9627 picorv32.pcpi_mul.rs2[9]
.sym 9629 picorv32.pcpi_mul.rs2[14]
.sym 9637 picorv32.pcpi_mul.rdx[9]
.sym 9642 sram_bus_dat_w[1]
.sym 9643 picorv32.pcpi_mul.rs2[3]
.sym 9646 picorv32.pcpi_mul.rd[2]
.sym 9648 $abc$60912$n4837
.sym 9663 picorv32.cpuregs_rs1[24]
.sym 9667 $abc$60912$n11001
.sym 9671 sram_bus_dat_w[2]
.sym 9674 $abc$60912$n4713
.sym 9701 sram_bus_dat_w[2]
.sym 9716 picorv32.cpuregs_rs1[24]
.sym 9734 $abc$60912$n4713
.sym 9735 $abc$60912$n11001
.sym 9736 sys_clk_$glb_clk
.sym 9738 picorv32.pcpi_mul.rdx[2]
.sym 9739 picorv32.pcpi_mul.rs1[54]
.sym 9740 $abc$60912$n11499
.sym 9741 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9742 picorv32.pcpi_mul.rs1[55]
.sym 9743 $abc$60912$n11486
.sym 9744 picorv32.pcpi_mul.rdx[1]
.sym 9745 $abc$60912$n10414
.sym 9746 $abc$60912$n6091_1
.sym 9749 $abc$60912$n6091_1
.sym 9750 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 9751 $abc$60912$n11674
.sym 9753 $abc$60912$n10416
.sym 9756 storage[1][2]
.sym 9757 $abc$60912$n11679
.sym 9759 picorv32.reg_op2[29]
.sym 9763 csrbank3_load3_w[0]
.sym 9766 picorv32.pcpi_mul.rs2[13]
.sym 9767 sram_bus_dat_w[7]
.sym 9770 $abc$60912$n4680
.sym 9773 spiflash_bus_adr[3]
.sym 9781 picorv32.pcpi_mul.rs2[2]
.sym 9791 $abc$60912$n11489
.sym 9792 $abc$60912$n10416
.sym 9797 $abc$60912$n11499
.sym 9798 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9800 $abc$60912$n4506
.sym 9802 $abc$60912$n10414
.sym 9803 picorv32.pcpi_mul.rdx[2]
.sym 9804 picorv32.pcpi_mul.rd[2]
.sym 9808 $abc$60912$n11486
.sym 9809 $abc$60912$n11497
.sym 9811 $auto$maccmap.cc:240:synth$11337.C[2]
.sym 9813 $abc$60912$n10414
.sym 9814 $abc$60912$n10416
.sym 9817 $auto$maccmap.cc:240:synth$11337.C[3]
.sym 9819 $abc$60912$n11486
.sym 9820 $abc$60912$n11497
.sym 9821 $auto$maccmap.cc:240:synth$11337.C[2]
.sym 9823 $nextpnr_ICESTORM_LC_68$I3
.sym 9825 $abc$60912$n11489
.sym 9826 $abc$60912$n11499
.sym 9827 $auto$maccmap.cc:240:synth$11337.C[3]
.sym 9833 $nextpnr_ICESTORM_LC_68$I3
.sym 9836 picorv32.pcpi_mul.rd[2]
.sym 9837 picorv32.pcpi_mul.rdx[2]
.sym 9838 picorv32.pcpi_mul.rs2[2]
.sym 9839 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9844 $abc$60912$n4506
.sym 9848 picorv32.pcpi_mul.rd[2]
.sym 9849 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 9850 picorv32.pcpi_mul.rs2[2]
.sym 9851 picorv32.pcpi_mul.rdx[2]
.sym 9858 $abc$60912$n765_$glb_ce
.sym 9859 sys_clk_$glb_clk
.sym 9860 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 9861 csrbank3_reload1_w[1]
.sym 9862 csrbank3_load3_w[3]
.sym 9863 $abc$60912$n4792
.sym 9864 $abc$60912$n4783
.sym 9865 csrbank3_reload1_w[7]
.sym 9866 csrbank3_reload1_w[6]
.sym 9868 picorv32.cpu_state[2]
.sym 9878 picorv32.pcpi_mul.mul_waiting
.sym 9879 picorv32.pcpi_mul.rd[3]
.sym 9880 picorv32.reg_op2[31]
.sym 9881 picorv32.reg_op2[10]
.sym 9885 csrbank3_load3_w[7]
.sym 9888 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 9889 spiflash_bus_dat_w[27]
.sym 9893 basesoc_timer0_value[12]
.sym 9895 sram_bus_dat_w[3]
.sym 9913 sram_bus_dat_w[5]
.sym 9915 storage[9][2]
.sym 9918 sram_bus_dat_w[0]
.sym 9921 sram_bus_dat_w[3]
.sym 9927 sram_bus_dat_w[7]
.sym 9929 $abc$60912$n4656
.sym 9936 sram_bus_dat_w[3]
.sym 9942 storage[9][2]
.sym 9959 sram_bus_dat_w[7]
.sym 9966 sram_bus_dat_w[5]
.sym 9971 sram_bus_dat_w[0]
.sym 9981 $abc$60912$n4656
.sym 9982 sys_clk_$glb_clk
.sym 9983 sys_rst_$glb_sr
.sym 9986 $abc$60912$n5938
.sym 9987 $abc$60912$n5941
.sym 9988 $abc$60912$n5944
.sym 9989 $abc$60912$n5947
.sym 9990 $abc$60912$n5950
.sym 9991 $abc$60912$n5953
.sym 9992 spiflash_bus_adr[5]
.sym 9993 picorv32.pcpi_mul.rs2[22]
.sym 10001 sram_bus_dat_w[5]
.sym 10003 csrbank3_reload1_w[1]
.sym 10004 $abc$60912$n4660
.sym 10005 picorv32.pcpi_mul.rs2[2]
.sym 10008 basesoc_timer0_value[7]
.sym 10011 storage[0][7]
.sym 10013 csrbank3_load3_w[7]
.sym 10014 basesoc_timer0_value[5]
.sym 10015 basesoc_timer0_value[11]
.sym 10019 basesoc_timer0_value[0]
.sym 10025 basesoc_timer0_value[8]
.sym 10029 basesoc_timer0_value[3]
.sym 10030 csrbank3_reload1_w[6]
.sym 10032 basesoc_timer0_value[1]
.sym 10033 csrbank3_reload1_w[1]
.sym 10037 basesoc_timer0_value[9]
.sym 10038 csrbank3_en0_w
.sym 10040 basesoc_timer0_value[2]
.sym 10043 sys_rst
.sym 10049 basesoc_timer0_zero_trigger
.sym 10050 $abc$60912$n5959
.sym 10051 basesoc_timer0_value[0]
.sym 10052 $abc$60912$n4668
.sym 10060 basesoc_timer0_value[8]
.sym 10064 basesoc_timer0_value[1]
.sym 10070 $abc$60912$n5959
.sym 10071 basesoc_timer0_zero_trigger
.sym 10073 csrbank3_reload1_w[1]
.sym 10076 basesoc_timer0_value[1]
.sym 10077 basesoc_timer0_value[2]
.sym 10078 basesoc_timer0_value[0]
.sym 10079 basesoc_timer0_value[3]
.sym 10082 csrbank3_en0_w
.sym 10083 basesoc_timer0_value[0]
.sym 10084 sys_rst
.sym 10091 basesoc_timer0_value[3]
.sym 10097 csrbank3_reload1_w[6]
.sym 10102 basesoc_timer0_value[9]
.sym 10104 $abc$60912$n4668
.sym 10105 sys_clk_$glb_clk
.sym 10106 sys_rst_$glb_sr
.sym 10107 $abc$60912$n5956
.sym 10108 $abc$60912$n5959
.sym 10109 $abc$60912$n5962
.sym 10110 $abc$60912$n5965
.sym 10111 $abc$60912$n5968
.sym 10112 $abc$60912$n5971
.sym 10113 $abc$60912$n5974
.sym 10114 $abc$60912$n5977
.sym 10119 basesoc_timer0_value[8]
.sym 10120 $abc$60912$n5950
.sym 10123 basesoc_timer0_value[10]
.sym 10124 csrbank3_reload3_w[7]
.sym 10125 basesoc_timer0_value[3]
.sym 10126 basesoc_timer0_value[1]
.sym 10128 $abc$60912$n10996
.sym 10131 csrbank3_reload1_w[2]
.sym 10132 $abc$60912$n5168_1
.sym 10136 basesoc_timer0_zero_trigger
.sym 10137 $abc$60912$n5983
.sym 10138 $abc$60912$n4668
.sym 10139 $abc$60912$n5681
.sym 10148 basesoc_timer0_zero_trigger
.sym 10151 $abc$60912$n5188
.sym 10153 basesoc_timer0_value[13]
.sym 10154 $abc$60912$n5190
.sym 10156 sram_bus_dat_w[6]
.sym 10158 csrbank3_reload1_w[4]
.sym 10159 basesoc_timer0_value[15]
.sym 10160 basesoc_timer0_value[9]
.sym 10161 $abc$60912$n5187_1
.sym 10162 csrbank3_reload1_w[6]
.sym 10163 basesoc_timer0_value[14]
.sym 10165 basesoc_timer0_value[12]
.sym 10166 $abc$60912$n10996
.sym 10168 sram_bus_dat_w[7]
.sym 10170 $abc$60912$n5974
.sym 10171 basesoc_timer0_value[10]
.sym 10174 $abc$60912$n5189
.sym 10175 basesoc_timer0_value[11]
.sym 10176 $abc$60912$n5968
.sym 10177 basesoc_timer0_value[8]
.sym 10181 $abc$60912$n5974
.sym 10183 basesoc_timer0_zero_trigger
.sym 10184 csrbank3_reload1_w[6]
.sym 10193 basesoc_timer0_value[14]
.sym 10194 basesoc_timer0_value[12]
.sym 10195 basesoc_timer0_value[15]
.sym 10196 basesoc_timer0_value[13]
.sym 10199 $abc$60912$n5968
.sym 10200 basesoc_timer0_zero_trigger
.sym 10201 csrbank3_reload1_w[4]
.sym 10205 $abc$60912$n5190
.sym 10206 $abc$60912$n5189
.sym 10207 $abc$60912$n5187_1
.sym 10208 $abc$60912$n5188
.sym 10213 sram_bus_dat_w[6]
.sym 10217 basesoc_timer0_value[8]
.sym 10218 basesoc_timer0_value[10]
.sym 10219 basesoc_timer0_value[11]
.sym 10220 basesoc_timer0_value[9]
.sym 10226 sram_bus_dat_w[7]
.sym 10227 $abc$60912$n10996
.sym 10228 sys_clk_$glb_clk
.sym 10230 $abc$60912$n5980
.sym 10231 $abc$60912$n5983
.sym 10232 $abc$60912$n5986
.sym 10233 $abc$60912$n5989
.sym 10234 $abc$60912$n5992
.sym 10235 $abc$60912$n5995
.sym 10236 $abc$60912$n5998
.sym 10237 $abc$60912$n6001
.sym 10244 storage[0][6]
.sym 10246 csrbank3_reload1_w[4]
.sym 10247 csrbank3_en0_w
.sym 10248 csrbank3_reload2_w[2]
.sym 10249 basesoc_timer0_value[13]
.sym 10250 $abc$60912$n4656
.sym 10252 $abc$60912$n11004
.sym 10253 $abc$60912$n4660
.sym 10254 sram_bus_dat_w[7]
.sym 10256 $abc$60912$n5965
.sym 10257 $abc$60912$n5677
.sym 10258 picorv32.alu_out_q[23]
.sym 10259 basesoc_timer0_value[29]
.sym 10260 $abc$60912$n6007
.sym 10261 csrbank3_load2_w[4]
.sym 10262 basesoc_timer0_zero_trigger
.sym 10263 basesoc_timer0_value[23]
.sym 10264 basesoc_timer0_value[30]
.sym 10265 basesoc_timer0_value[18]
.sym 10272 $abc$60912$n5693_1
.sym 10273 $abc$60912$n5663_1
.sym 10274 basesoc_timer0_value[6]
.sym 10275 $abc$60912$n5186_1
.sym 10277 csrbank3_load2_w[4]
.sym 10278 csrbank3_reload2_w[5]
.sym 10279 $abc$60912$n5181_1
.sym 10280 $abc$60912$n5154_1
.sym 10283 $abc$60912$n5697
.sym 10284 basesoc_timer0_value[4]
.sym 10285 csrbank3_en0_w
.sym 10286 csrbank3_load0_w[5]
.sym 10287 csrbank3_load2_w[6]
.sym 10291 sys_rst
.sym 10292 $abc$60912$n5168_1
.sym 10295 basesoc_timer0_zero_trigger
.sym 10297 basesoc_timer0_value[7]
.sym 10298 basesoc_timer0_value[5]
.sym 10299 $abc$60912$n5681
.sym 10300 $abc$60912$n5995
.sym 10302 csrbank3_load1_w[6]
.sym 10306 $abc$60912$n5186_1
.sym 10307 $abc$60912$n5181_1
.sym 10310 $abc$60912$n5693_1
.sym 10312 csrbank3_en0_w
.sym 10313 csrbank3_load2_w[4]
.sym 10316 $abc$60912$n5995
.sym 10317 basesoc_timer0_zero_trigger
.sym 10319 csrbank3_reload2_w[5]
.sym 10323 $abc$60912$n5663_1
.sym 10324 csrbank3_en0_w
.sym 10325 csrbank3_load0_w[5]
.sym 10328 csrbank3_load2_w[6]
.sym 10329 $abc$60912$n5697
.sym 10331 csrbank3_en0_w
.sym 10334 basesoc_timer0_value[7]
.sym 10335 basesoc_timer0_value[4]
.sym 10336 basesoc_timer0_value[6]
.sym 10337 basesoc_timer0_value[5]
.sym 10340 $abc$60912$n5154_1
.sym 10342 sys_rst
.sym 10343 $abc$60912$n5168_1
.sym 10346 $abc$60912$n5681
.sym 10347 csrbank3_load1_w[6]
.sym 10348 csrbank3_en0_w
.sym 10351 sys_clk_$glb_clk
.sym 10352 sys_rst_$glb_sr
.sym 10353 $abc$60912$n6004
.sym 10354 $abc$60912$n6007
.sym 10355 $abc$60912$n6010
.sym 10356 $abc$60912$n6013
.sym 10357 $abc$60912$n6016
.sym 10358 $abc$60912$n6019
.sym 10359 $abc$60912$n6022
.sym 10360 $auto$alumacc.cc:474:replace_alu$6731.C[31]
.sym 10361 picorv32.reg_op2[20]
.sym 10363 picorv32.pcpi_mul.rdx[30]
.sym 10364 picorv32.reg_op2[20]
.sym 10369 csrbank3_value1_w[0]
.sym 10370 basesoc_timer0_value[16]
.sym 10371 $abc$60912$n5693_1
.sym 10373 basesoc_timer0_value[15]
.sym 10374 csrbank3_load0_w[5]
.sym 10375 basesoc_timer0_value[22]
.sym 10376 $abc$60912$n5986
.sym 10377 basesoc_timer0_value[12]
.sym 10378 sram_bus_dat_w[4]
.sym 10379 $abc$60912$n5989
.sym 10380 csrbank3_en0_w
.sym 10382 csrbank3_load3_w[7]
.sym 10383 csrbank3_en0_w
.sym 10384 csrbank3_reload2_w[2]
.sym 10385 csrbank3_load1_w[4]
.sym 10386 picorv32.cpuregs_rs1[23]
.sym 10387 $abc$60912$n6001
.sym 10388 $abc$60912$n4652
.sym 10395 basesoc_timer0_value[20]
.sym 10397 $abc$60912$n5482
.sym 10399 basesoc_timer0_value[15]
.sym 10400 csrbank3_value3_w[5]
.sym 10401 $abc$60912$n5184_1
.sym 10402 $abc$60912$n5168_1
.sym 10403 csrbank3_reload1_w[5]
.sym 10405 $abc$60912$n5183_1
.sym 10406 $abc$60912$n5185
.sym 10407 csrbank3_reload1_w[1]
.sym 10409 basesoc_timer0_value[10]
.sym 10412 $abc$60912$n4668
.sym 10414 basesoc_timer0_value[23]
.sym 10415 $abc$60912$n5488
.sym 10417 basesoc_timer0_value[22]
.sym 10419 csrbank3_value1_w[1]
.sym 10421 $abc$60912$n5182
.sym 10423 basesoc_timer0_value[21]
.sym 10424 basesoc_timer0_value[30]
.sym 10427 $abc$60912$n5182
.sym 10428 $abc$60912$n5185
.sym 10429 $abc$60912$n5183_1
.sym 10430 $abc$60912$n5184_1
.sym 10435 basesoc_timer0_value[30]
.sym 10439 csrbank3_reload1_w[1]
.sym 10440 $abc$60912$n5482
.sym 10441 csrbank3_value1_w[1]
.sym 10442 $abc$60912$n5168_1
.sym 10445 basesoc_timer0_value[20]
.sym 10446 basesoc_timer0_value[21]
.sym 10447 basesoc_timer0_value[22]
.sym 10448 basesoc_timer0_value[23]
.sym 10454 basesoc_timer0_value[15]
.sym 10457 $abc$60912$n5168_1
.sym 10458 csrbank3_reload1_w[5]
.sym 10459 $abc$60912$n5488
.sym 10460 csrbank3_value3_w[5]
.sym 10465 basesoc_timer0_value[10]
.sym 10471 basesoc_timer0_value[20]
.sym 10473 $abc$60912$n4668
.sym 10474 sys_clk_$glb_clk
.sym 10475 sys_rst_$glb_sr
.sym 10476 basesoc_timer0_value[31]
.sym 10477 $abc$60912$n5691
.sym 10478 $abc$60912$n5675
.sym 10479 basesoc_timer0_value[28]
.sym 10480 basesoc_timer0_value[23]
.sym 10481 $abc$60912$n6025
.sym 10482 basesoc_timer0_value[12]
.sym 10483 basesoc_timer0_value[11]
.sym 10484 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 10485 $abc$60912$n4506
.sym 10488 csrbank3_value2_w[7]
.sym 10489 $abc$60912$n6022
.sym 10491 $abc$60912$n5154_1
.sym 10495 $abc$60912$n4713
.sym 10496 basesoc_timer0_value[25]
.sym 10498 csrbank3_reload3_w[3]
.sym 10500 basesoc_timer0_value[7]
.sym 10501 $abc$60912$n5498
.sym 10502 $PACKER_VCC_NET_$glb_clk
.sym 10503 csrbank3_reload0_w[5]
.sym 10504 basesoc_timer0_value[17]
.sym 10505 csrbank3_load3_w[7]
.sym 10506 basesoc_timer0_value[0]
.sym 10507 basesoc_timer0_value[11]
.sym 10508 csrbank3_load3_w[4]
.sym 10509 csrbank3_value1_w[2]
.sym 10510 csrbank3_value0_w[7]
.sym 10511 $abc$60912$n11020
.sym 10517 $abc$60912$n5488
.sym 10518 csrbank3_value0_w[4]
.sym 10519 csrbank3_value1_w[3]
.sym 10520 basesoc_timer0_value[4]
.sym 10522 csrbank3_value3_w[4]
.sym 10526 basesoc_timer0_value[29]
.sym 10527 basesoc_timer0_value[19]
.sym 10528 basesoc_timer0_value[28]
.sym 10531 $abc$60912$n5482
.sym 10532 basesoc_timer0_value[16]
.sym 10534 basesoc_timer0_value[18]
.sym 10536 basesoc_timer0_value[30]
.sym 10537 basesoc_timer0_value[17]
.sym 10541 basesoc_timer0_value[31]
.sym 10543 csrbank3_value0_w[3]
.sym 10544 $abc$60912$n4668
.sym 10546 $abc$60912$n5476
.sym 10548 basesoc_timer0_value[11]
.sym 10553 basesoc_timer0_value[31]
.sym 10556 basesoc_timer0_value[4]
.sym 10562 basesoc_timer0_value[11]
.sym 10568 basesoc_timer0_value[18]
.sym 10569 basesoc_timer0_value[17]
.sym 10570 basesoc_timer0_value[19]
.sym 10571 basesoc_timer0_value[16]
.sym 10574 $abc$60912$n5476
.sym 10575 csrbank3_value0_w[4]
.sym 10576 $abc$60912$n5488
.sym 10577 csrbank3_value3_w[4]
.sym 10581 basesoc_timer0_value[28]
.sym 10586 $abc$60912$n5476
.sym 10587 $abc$60912$n5482
.sym 10588 csrbank3_value1_w[3]
.sym 10589 csrbank3_value0_w[3]
.sym 10592 basesoc_timer0_value[30]
.sym 10593 basesoc_timer0_value[28]
.sym 10594 basesoc_timer0_value[31]
.sym 10595 basesoc_timer0_value[29]
.sym 10596 $abc$60912$n4668
.sym 10597 sys_clk_$glb_clk
.sym 10598 sys_rst_$glb_sr
.sym 10599 $abc$60912$n5496
.sym 10600 $abc$60912$n5549
.sym 10601 interface3_bank_bus_dat_r[7]
.sym 10602 $abc$60912$n5699
.sym 10603 $abc$60912$n5497
.sym 10604 $abc$60912$n5667
.sym 10605 basesoc_timer0_value[7]
.sym 10606 $abc$60912$n5534_1
.sym 10608 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 10611 csrbank3_reload3_w[3]
.sym 10612 spiflash_bus_adr[7]
.sym 10614 basesoc_timer0_value[28]
.sym 10615 $abc$60912$n5140
.sym 10617 csrbank3_reload1_w[3]
.sym 10618 $abc$60912$n5168_1
.sym 10619 $abc$60912$n5482
.sym 10620 basesoc_timer0_value[16]
.sym 10621 csrbank3_reload3_w[7]
.sym 10622 csrbank3_load3_w[0]
.sym 10623 csrbank3_reload1_w[2]
.sym 10624 $abc$60912$n5171_1
.sym 10625 csrbank3_reload3_w[1]
.sym 10626 $abc$60912$n5154_1
.sym 10627 picorv32.reg_op2[12]
.sym 10628 basesoc_timer0_zero_trigger
.sym 10629 $abc$60912$n5983
.sym 10630 $abc$60912$n4668
.sym 10632 $abc$60912$n5709_1
.sym 10633 $abc$60912$n5476
.sym 10634 $abc$60912$n5155
.sym 10640 $abc$60912$n5171_1
.sym 10642 $abc$60912$n5488
.sym 10644 csrbank3_reload2_w[5]
.sym 10645 csrbank3_reload2_w[3]
.sym 10647 $abc$60912$n5514
.sym 10648 $abc$60912$n5171_1
.sym 10649 csrbank3_reload2_w[7]
.sym 10650 $abc$60912$n5535_1
.sym 10651 $abc$60912$n5533
.sym 10652 $abc$60912$n5174_1
.sym 10653 csrbank3_value3_w[7]
.sym 10654 csrbank3_reload2_w[2]
.sym 10657 $abc$60912$n5482
.sym 10658 $abc$60912$n4652
.sym 10659 $abc$60912$n5476
.sym 10660 sram_bus_dat_w[7]
.sym 10663 $abc$60912$n5536
.sym 10666 sram_bus_dat_w[6]
.sym 10667 csrbank3_reload3_w[5]
.sym 10668 csrbank3_value1_w[7]
.sym 10669 csrbank3_value1_w[2]
.sym 10670 csrbank3_value0_w[7]
.sym 10671 $abc$60912$n5534_1
.sym 10674 sram_bus_dat_w[6]
.sym 10679 $abc$60912$n5536
.sym 10680 $abc$60912$n5533
.sym 10681 $abc$60912$n5171_1
.sym 10682 csrbank3_reload2_w[5]
.sym 10685 $abc$60912$n5171_1
.sym 10686 $abc$60912$n5482
.sym 10687 csrbank3_reload2_w[7]
.sym 10688 csrbank3_value1_w[7]
.sym 10691 $abc$60912$n5535_1
.sym 10692 $abc$60912$n5534_1
.sym 10693 $abc$60912$n5174_1
.sym 10694 csrbank3_reload3_w[5]
.sym 10698 $abc$60912$n5514
.sym 10699 $abc$60912$n5171_1
.sym 10700 csrbank3_reload2_w[3]
.sym 10706 sram_bus_dat_w[7]
.sym 10709 csrbank3_value3_w[7]
.sym 10710 csrbank3_value0_w[7]
.sym 10711 $abc$60912$n5488
.sym 10712 $abc$60912$n5476
.sym 10715 csrbank3_reload2_w[2]
.sym 10716 $abc$60912$n5171_1
.sym 10717 $abc$60912$n5482
.sym 10718 csrbank3_value1_w[2]
.sym 10719 $abc$60912$n4652
.sym 10720 sys_clk_$glb_clk
.sym 10721 sys_rst_$glb_sr
.sym 10722 csrbank3_value2_w[6]
.sym 10723 $abc$60912$n4654
.sym 10724 csrbank3_value3_w[0]
.sym 10725 csrbank3_value0_w[7]
.sym 10726 $abc$60912$n8573
.sym 10727 csrbank3_value3_w[1]
.sym 10728 $abc$60912$n5687
.sym 10729 $abc$60912$n5537_1
.sym 10730 $abc$60912$n11022
.sym 10731 csrbank3_reload0_w[1]
.sym 10733 $abc$60912$n11022
.sym 10735 csrbank3_reload2_w[7]
.sym 10736 $abc$60912$n5552
.sym 10738 csrbank3_reload0_w[7]
.sym 10739 csrbank3_reload2_w[7]
.sym 10741 $abc$60912$n5488
.sym 10742 storage[10][2]
.sym 10743 $abc$60912$n7040_1
.sym 10746 sram_bus_dat_w[7]
.sym 10750 picorv32.alu_out_q[23]
.sym 10751 $abc$60912$n6158
.sym 10753 $abc$60912$n4664
.sym 10755 basesoc_timer0_value[16]
.sym 10756 sram_bus_adr[2]
.sym 10757 $abc$60912$n4654
.sym 10761 $PACKER_VCC_NET_$glb_clk
.sym 10766 basesoc_timer0_value[0]
.sym 10767 $abc$60912$n2699
.sym 10768 csrbank3_en0_w
.sym 10769 $PACKER_VCC_NET_$glb_clk
.sym 10770 $abc$60912$n5503
.sym 10771 $abc$60912$n5168_1
.sym 10772 csrbank3_load2_w[1]
.sym 10773 csrbank3_reload0_w[5]
.sym 10775 $abc$60912$n5653
.sym 10779 csrbank3_load0_w[0]
.sym 10781 csrbank3_reload0_w[0]
.sym 10783 csrbank3_reload1_w[2]
.sym 10784 $abc$60912$n5932
.sym 10785 $abc$60912$n5687
.sym 10788 basesoc_timer0_zero_trigger
.sym 10796 csrbank3_reload1_w[2]
.sym 10797 $abc$60912$n5168_1
.sym 10799 $abc$60912$n5503
.sym 10805 $PACKER_VCC_NET_$glb_clk
.sym 10808 csrbank3_load2_w[1]
.sym 10809 csrbank3_en0_w
.sym 10810 $abc$60912$n5687
.sym 10814 csrbank3_en0_w
.sym 10815 csrbank3_load0_w[0]
.sym 10816 $abc$60912$n5653
.sym 10820 csrbank3_reload0_w[0]
.sym 10822 basesoc_timer0_zero_trigger
.sym 10823 $abc$60912$n5932
.sym 10826 basesoc_timer0_value[0]
.sym 10829 $PACKER_VCC_NET_$glb_clk
.sym 10832 $abc$60912$n2699
.sym 10840 csrbank3_reload0_w[5]
.sym 10843 sys_clk_$glb_clk
.sym 10844 sys_rst_$glb_sr
.sym 10846 $abc$60912$n5537_1
.sym 10847 $abc$60912$n8578_1
.sym 10848 csrbank3_value0_w[0]
.sym 10849 csrbank3_value2_w[0]
.sym 10850 csrbank3_value2_w[1]
.sym 10851 $abc$60912$n8574_1
.sym 10852 $abc$60912$n8576
.sym 10853 $abc$60912$n6108_1
.sym 10854 $abc$60912$n7040_1
.sym 10855 $abc$60912$n7040_1
.sym 10857 $abc$60912$n5502
.sym 10858 csrbank3_load0_w[5]
.sym 10860 $abc$60912$n4656
.sym 10861 basesoc_timer0_value[22]
.sym 10863 sram_bus_dat_w[2]
.sym 10864 sram_bus_dat_w[0]
.sym 10865 sram_bus_adr[2]
.sym 10866 $abc$60912$n5486
.sym 10867 $abc$60912$n5157_1
.sym 10868 $abc$60912$n6142
.sym 10870 $abc$60912$n5081
.sym 10871 sram_bus_dat_w[5]
.sym 10872 $abc$60912$n4594
.sym 10873 picorv32.cpuregs_rs1[23]
.sym 10876 csrbank3_en0_w
.sym 10878 $abc$60912$n2699
.sym 10888 csrbank3_value3_w[0]
.sym 10889 $abc$60912$n6787
.sym 10897 $abc$60912$n5140
.sym 10900 sram_bus_dat_w[1]
.sym 10906 $abc$60912$n11020
.sym 10909 sram_bus_dat_w[2]
.sym 10910 picorv32.alu_out_q[23]
.sym 10913 $abc$60912$n4664
.sym 10917 $abc$60912$n7040_1
.sym 10922 picorv32.alu_out_q[23]
.sym 10925 sram_bus_dat_w[1]
.sym 10931 $abc$60912$n5140
.sym 10938 $abc$60912$n7040_1
.sym 10946 $abc$60912$n6787
.sym 10949 sram_bus_dat_w[2]
.sym 10955 csrbank3_value3_w[0]
.sym 10964 $abc$60912$n11020
.sym 10965 $abc$60912$n4664
.sym 10966 sys_clk_$glb_clk
.sym 10967 sys_rst_$glb_sr
.sym 10968 picorv32.reg_op2[20]
.sym 10969 $abc$60912$n96
.sym 10970 $abc$60912$n6675_1
.sym 10971 $abc$60912$n11020
.sym 10972 $abc$60912$n4688
.sym 10973 $abc$60912$n5331_1
.sym 10974 $abc$60912$n98
.sym 10976 $abc$60912$n6787
.sym 10977 $abc$60912$n10635
.sym 10980 $abc$60912$n5168_1
.sym 10982 csrbank3_reload3_w[2]
.sym 10983 $abc$60912$n8088
.sym 10984 csrbank3_reload3_w[1]
.sym 10986 $abc$60912$n5078
.sym 10987 picorv32.reg_op1[7]
.sym 10989 $abc$60912$n4668
.sym 10990 $abc$60912$n4662
.sym 10991 $abc$60912$n5482
.sym 10992 $abc$60912$n11020
.sym 10993 sram_bus_dat_w[0]
.sym 10994 csrbank3_load2_w[5]
.sym 10999 $abc$60912$n11020
.sym 11000 csrbank5_tuning_word0_w[3]
.sym 11002 csrbank5_tuning_word0_w[4]
.sym 11019 picorv32.reg_op2[20]
.sym 11027 $abc$60912$n4654
.sym 11031 sram_bus_dat_w[5]
.sym 11032 $abc$60912$n4672
.sym 11060 $abc$60912$n4672
.sym 11075 sram_bus_dat_w[5]
.sym 11079 picorv32.reg_op2[20]
.sym 11088 $abc$60912$n4654
.sym 11089 sys_clk_$glb_clk
.sym 11090 sys_rst_$glb_sr
.sym 11091 $abc$60912$n5081
.sym 11094 csrbank5_tuning_word0_w[4]
.sym 11095 $abc$60912$n7
.sym 11096 csrbank4_ev_enable0_w[1]
.sym 11097 csrbank4_ev_enable0_w[0]
.sym 11098 csrbank5_tuning_word0_w[2]
.sym 11099 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 11100 storage[9][2]
.sym 11103 $abc$60912$n5331_1
.sym 11106 $abc$60912$n8083_1
.sym 11110 picorv32.reg_op2[20]
.sym 11112 $abc$60912$n13
.sym 11114 $abc$60912$n8093
.sym 11115 csrbank5_tuning_word0_w[6]
.sym 11118 basesoc_uart_phy_tx_busy
.sym 11120 csrbank5_tuning_word0_w[7]
.sym 11122 csrbank5_tuning_word0_w[2]
.sym 11125 $abc$60912$n78
.sym 11134 $abc$60912$n7617
.sym 11143 $abc$60912$n4522
.sym 11160 $abc$60912$n7
.sym 11192 $abc$60912$n7
.sym 11196 $abc$60912$n7617
.sym 11211 $abc$60912$n4522
.sym 11212 sys_clk_$glb_clk
.sym 11214 csrbank5_tuning_word0_w[4]
.sym 11215 $abc$60912$n7892
.sym 11216 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 11217 $abc$60912$n10172
.sym 11218 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 11219 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 11220 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 11221 csrbank5_tuning_word1_w[0]
.sym 11222 $abc$60912$n6091_1
.sym 11227 csrbank4_ev_enable0_w[0]
.sym 11229 $abc$60912$n4522
.sym 11231 csrbank3_reload2_w[7]
.sym 11235 $abc$60912$n8462
.sym 11236 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 11238 sram_bus_dat_w[7]
.sym 11239 sram_bus_adr[1]
.sym 11242 $abc$60912$n7
.sym 11243 csrbank5_tuning_word0_w[1]
.sym 11245 csrbank5_tuning_word0_w[0]
.sym 11246 $abc$60912$n4520
.sym 11258 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 11259 csrbank5_tuning_word0_w[1]
.sym 11262 csrbank5_tuning_word0_w[2]
.sym 11263 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 11264 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 11268 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 11269 csrbank5_tuning_word0_w[0]
.sym 11270 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 11272 csrbank5_tuning_word0_w[3]
.sym 11274 csrbank5_tuning_word0_w[4]
.sym 11275 csrbank5_tuning_word0_w[6]
.sym 11277 csrbank5_tuning_word0_w[5]
.sym 11280 csrbank5_tuning_word0_w[7]
.sym 11283 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 11284 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 11285 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 11287 $auto$alumacc.cc:474:replace_alu$6695.C[1]
.sym 11289 csrbank5_tuning_word0_w[0]
.sym 11290 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 11293 $auto$alumacc.cc:474:replace_alu$6695.C[2]
.sym 11295 csrbank5_tuning_word0_w[1]
.sym 11296 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 11297 $auto$alumacc.cc:474:replace_alu$6695.C[1]
.sym 11299 $auto$alumacc.cc:474:replace_alu$6695.C[3]
.sym 11301 csrbank5_tuning_word0_w[2]
.sym 11302 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 11303 $auto$alumacc.cc:474:replace_alu$6695.C[2]
.sym 11305 $auto$alumacc.cc:474:replace_alu$6695.C[4]
.sym 11307 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 11308 csrbank5_tuning_word0_w[3]
.sym 11309 $auto$alumacc.cc:474:replace_alu$6695.C[3]
.sym 11311 $auto$alumacc.cc:474:replace_alu$6695.C[5]
.sym 11313 csrbank5_tuning_word0_w[4]
.sym 11314 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 11315 $auto$alumacc.cc:474:replace_alu$6695.C[4]
.sym 11317 $auto$alumacc.cc:474:replace_alu$6695.C[6]
.sym 11319 csrbank5_tuning_word0_w[5]
.sym 11320 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 11321 $auto$alumacc.cc:474:replace_alu$6695.C[5]
.sym 11323 $auto$alumacc.cc:474:replace_alu$6695.C[7]
.sym 11325 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 11326 csrbank5_tuning_word0_w[6]
.sym 11327 $auto$alumacc.cc:474:replace_alu$6695.C[6]
.sym 11329 $auto$alumacc.cc:474:replace_alu$6695.C[8]
.sym 11331 csrbank5_tuning_word0_w[7]
.sym 11332 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 11333 $auto$alumacc.cc:474:replace_alu$6695.C[7]
.sym 11337 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 11338 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 11339 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 11340 $abc$60912$n7898
.sym 11341 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 11342 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 11343 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 11344 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 11345 $abc$60912$n920
.sym 11353 spiflash_bus_adr[3]
.sym 11356 csrbank5_tuning_word1_w[6]
.sym 11358 $PACKER_GND_NET
.sym 11365 picorv32.cpuregs_rs1[23]
.sym 11367 csrbank5_tuning_word2_w[2]
.sym 11369 basesoc_uart_phy_rx_busy
.sym 11370 $abc$60912$n4524
.sym 11373 $auto$alumacc.cc:474:replace_alu$6695.C[8]
.sym 11378 csrbank5_tuning_word1_w[5]
.sym 11379 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 11381 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 11382 csrbank5_tuning_word1_w[1]
.sym 11383 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 11384 csrbank5_tuning_word1_w[3]
.sym 11385 csrbank5_tuning_word1_w[0]
.sym 11387 csrbank5_tuning_word1_w[7]
.sym 11388 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 11390 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 11392 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 11393 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 11394 csrbank5_tuning_word1_w[6]
.sym 11399 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 11400 csrbank5_tuning_word1_w[4]
.sym 11407 csrbank5_tuning_word1_w[2]
.sym 11410 $auto$alumacc.cc:474:replace_alu$6695.C[9]
.sym 11412 csrbank5_tuning_word1_w[0]
.sym 11413 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 11414 $auto$alumacc.cc:474:replace_alu$6695.C[8]
.sym 11416 $auto$alumacc.cc:474:replace_alu$6695.C[10]
.sym 11418 csrbank5_tuning_word1_w[1]
.sym 11419 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 11420 $auto$alumacc.cc:474:replace_alu$6695.C[9]
.sym 11422 $auto$alumacc.cc:474:replace_alu$6695.C[11]
.sym 11424 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 11425 csrbank5_tuning_word1_w[2]
.sym 11426 $auto$alumacc.cc:474:replace_alu$6695.C[10]
.sym 11428 $auto$alumacc.cc:474:replace_alu$6695.C[12]
.sym 11430 csrbank5_tuning_word1_w[3]
.sym 11431 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 11432 $auto$alumacc.cc:474:replace_alu$6695.C[11]
.sym 11434 $auto$alumacc.cc:474:replace_alu$6695.C[13]
.sym 11436 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 11437 csrbank5_tuning_word1_w[4]
.sym 11438 $auto$alumacc.cc:474:replace_alu$6695.C[12]
.sym 11440 $auto$alumacc.cc:474:replace_alu$6695.C[14]
.sym 11442 csrbank5_tuning_word1_w[5]
.sym 11443 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 11444 $auto$alumacc.cc:474:replace_alu$6695.C[13]
.sym 11446 $auto$alumacc.cc:474:replace_alu$6695.C[15]
.sym 11448 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 11449 csrbank5_tuning_word1_w[6]
.sym 11450 $auto$alumacc.cc:474:replace_alu$6695.C[14]
.sym 11452 $auto$alumacc.cc:474:replace_alu$6695.C[16]
.sym 11454 csrbank5_tuning_word1_w[7]
.sym 11455 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 11456 $auto$alumacc.cc:474:replace_alu$6695.C[15]
.sym 11460 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 11461 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 11462 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 11463 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 11464 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 11465 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 11466 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 11467 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 11468 $abc$60912$n4507
.sym 11473 basesoc_uart_phy_rx_busy
.sym 11475 $abc$60912$n7898
.sym 11477 csrbank5_tuning_word2_w[6]
.sym 11480 sram_bus_adr[0]
.sym 11481 $abc$60912$n4522
.sym 11482 csrbank5_tuning_word1_w[5]
.sym 11483 sram_bus_dat_w[5]
.sym 11486 csrbank5_tuning_word2_w[0]
.sym 11492 csrbank5_tuning_word1_w[2]
.sym 11495 csrbank5_tuning_word3_w[2]
.sym 11496 $auto$alumacc.cc:474:replace_alu$6695.C[16]
.sym 11501 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 11502 csrbank5_tuning_word2_w[5]
.sym 11503 csrbank5_tuning_word2_w[4]
.sym 11504 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 11506 csrbank5_tuning_word2_w[3]
.sym 11508 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 11509 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 11510 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 11512 csrbank5_tuning_word2_w[0]
.sym 11513 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 11515 csrbank5_tuning_word2_w[7]
.sym 11523 csrbank5_tuning_word2_w[6]
.sym 11526 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 11527 csrbank5_tuning_word2_w[2]
.sym 11530 csrbank5_tuning_word2_w[1]
.sym 11532 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 11533 $auto$alumacc.cc:474:replace_alu$6695.C[17]
.sym 11535 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 11536 csrbank5_tuning_word2_w[0]
.sym 11537 $auto$alumacc.cc:474:replace_alu$6695.C[16]
.sym 11539 $auto$alumacc.cc:474:replace_alu$6695.C[18]
.sym 11541 csrbank5_tuning_word2_w[1]
.sym 11542 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 11543 $auto$alumacc.cc:474:replace_alu$6695.C[17]
.sym 11545 $auto$alumacc.cc:474:replace_alu$6695.C[19]
.sym 11547 csrbank5_tuning_word2_w[2]
.sym 11548 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 11549 $auto$alumacc.cc:474:replace_alu$6695.C[18]
.sym 11551 $auto$alumacc.cc:474:replace_alu$6695.C[20]
.sym 11553 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 11554 csrbank5_tuning_word2_w[3]
.sym 11555 $auto$alumacc.cc:474:replace_alu$6695.C[19]
.sym 11557 $auto$alumacc.cc:474:replace_alu$6695.C[21]
.sym 11559 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 11560 csrbank5_tuning_word2_w[4]
.sym 11561 $auto$alumacc.cc:474:replace_alu$6695.C[20]
.sym 11563 $auto$alumacc.cc:474:replace_alu$6695.C[22]
.sym 11565 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 11566 csrbank5_tuning_word2_w[5]
.sym 11567 $auto$alumacc.cc:474:replace_alu$6695.C[21]
.sym 11569 $auto$alumacc.cc:474:replace_alu$6695.C[23]
.sym 11571 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 11572 csrbank5_tuning_word2_w[6]
.sym 11573 $auto$alumacc.cc:474:replace_alu$6695.C[22]
.sym 11575 $auto$alumacc.cc:474:replace_alu$6695.C[24]
.sym 11577 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 11578 csrbank5_tuning_word2_w[7]
.sym 11579 $auto$alumacc.cc:474:replace_alu$6695.C[23]
.sym 11583 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 11584 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 11585 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 11586 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 11587 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 11588 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 11589 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 11590 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 11591 interface1_bank_bus_dat_r[7]
.sym 11592 $abc$60912$n11017
.sym 11596 csrbank5_tuning_word0_w[5]
.sym 11602 csrbank5_tuning_word2_w[3]
.sym 11603 csrbank5_tuning_word1_w[6]
.sym 11604 $abc$60912$n2698
.sym 11608 interface3_bank_bus_dat_r[7]
.sym 11609 $abc$60912$n78
.sym 11610 basesoc_uart_phy_tx_busy
.sym 11611 basesoc_uart_phy_tx_busy
.sym 11616 csrbank5_tuning_word2_w[1]
.sym 11619 $auto$alumacc.cc:474:replace_alu$6695.C[24]
.sym 11624 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 11625 csrbank5_tuning_word3_w[1]
.sym 11626 csrbank5_tuning_word3_w[7]
.sym 11628 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 11629 csrbank5_tuning_word3_w[4]
.sym 11631 csrbank5_tuning_word3_w[5]
.sym 11632 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 11635 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 11637 csrbank5_tuning_word3_w[6]
.sym 11638 csrbank5_tuning_word3_w[2]
.sym 11639 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 11647 csrbank5_tuning_word3_w[0]
.sym 11649 csrbank5_tuning_word3_w[3]
.sym 11650 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 11652 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 11653 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 11656 $auto$alumacc.cc:474:replace_alu$6695.C[25]
.sym 11658 csrbank5_tuning_word3_w[0]
.sym 11659 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 11660 $auto$alumacc.cc:474:replace_alu$6695.C[24]
.sym 11662 $auto$alumacc.cc:474:replace_alu$6695.C[26]
.sym 11664 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 11665 csrbank5_tuning_word3_w[1]
.sym 11666 $auto$alumacc.cc:474:replace_alu$6695.C[25]
.sym 11668 $auto$alumacc.cc:474:replace_alu$6695.C[27]
.sym 11670 csrbank5_tuning_word3_w[2]
.sym 11671 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 11672 $auto$alumacc.cc:474:replace_alu$6695.C[26]
.sym 11674 $auto$alumacc.cc:474:replace_alu$6695.C[28]
.sym 11676 csrbank5_tuning_word3_w[3]
.sym 11677 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 11678 $auto$alumacc.cc:474:replace_alu$6695.C[27]
.sym 11680 $auto$alumacc.cc:474:replace_alu$6695.C[29]
.sym 11682 csrbank5_tuning_word3_w[4]
.sym 11683 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 11684 $auto$alumacc.cc:474:replace_alu$6695.C[28]
.sym 11686 $auto$alumacc.cc:474:replace_alu$6695.C[30]
.sym 11688 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 11689 csrbank5_tuning_word3_w[5]
.sym 11690 $auto$alumacc.cc:474:replace_alu$6695.C[29]
.sym 11692 $auto$alumacc.cc:474:replace_alu$6695.C[31]
.sym 11694 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 11695 csrbank5_tuning_word3_w[6]
.sym 11696 $auto$alumacc.cc:474:replace_alu$6695.C[30]
.sym 11698 $nextpnr_ICESTORM_LC_5$I3
.sym 11700 csrbank5_tuning_word3_w[7]
.sym 11701 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 11702 $auto$alumacc.cc:474:replace_alu$6695.C[31]
.sym 11706 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 11707 $abc$60912$n7900_1
.sym 11708 $abc$60912$n7907
.sym 11709 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 11711 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 11712 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 11713 csrbank5_tuning_word3_w[0]
.sym 11718 $abc$60912$n11022
.sym 11722 csrbank5_tuning_word3_w[7]
.sym 11724 slave_sel_r[2]
.sym 11727 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 11730 csrbank5_tuning_word1_w[2]
.sym 11735 csrbank5_tuning_word0_w[1]
.sym 11736 csrbank5_tuning_word1_w[5]
.sym 11738 $abc$60912$n11
.sym 11739 $abc$60912$n7
.sym 11741 csrbank5_tuning_word0_w[0]
.sym 11742 $nextpnr_ICESTORM_LC_5$I3
.sym 11747 $auto$alumacc.cc:474:replace_alu$6695.C[32]
.sym 11749 $abc$60912$n4522
.sym 11751 sram_bus_dat_w[2]
.sym 11759 sram_bus_dat_w[5]
.sym 11783 $nextpnr_ICESTORM_LC_5$I3
.sym 11799 $auto$alumacc.cc:474:replace_alu$6695.C[32]
.sym 11806 sram_bus_dat_w[2]
.sym 11822 sram_bus_dat_w[5]
.sym 11826 $abc$60912$n4522
.sym 11827 sys_clk_$glb_clk
.sym 11828 sys_rst_$glb_sr
.sym 11832 $abc$60912$n7894_1
.sym 11833 csrbank5_tuning_word2_w[1]
.sym 11834 $abc$60912$n68
.sym 11843 $abc$60912$n10222
.sym 11849 $abc$60912$n5928
.sym 11852 $abc$60912$n7907
.sym 11854 sram_bus_dat_w[3]
.sym 11858 csrbank5_tuning_word2_w[3]
.sym 11860 $abc$60912$n4524
.sym 11863 $abc$60912$n4524
.sym 11872 $abc$60912$n4526
.sym 11899 $abc$60912$n7
.sym 11910 $abc$60912$n7
.sym 11949 $abc$60912$n4526
.sym 11950 sys_clk_$glb_clk
.sym 11953 csrbank5_tuning_word0_w[3]
.sym 11954 csrbank5_tuning_word0_w[1]
.sym 11957 csrbank5_tuning_word0_w[0]
.sym 11965 csrbank5_tuning_word3_w[3]
.sym 11968 $abc$60912$n4526
.sym 11970 csrbank3_load2_w[1]
.sym 11973 $abc$60912$n4526
.sym 11974 sram_bus_adr[0]
.sym 11979 csrbank5_tuning_word3_w[2]
.sym 11983 csrbank5_tuning_word3_w[7]
.sym 12014 sram_bus_dat_w[3]
.sym 12020 $abc$60912$n4524
.sym 12027 sram_bus_dat_w[3]
.sym 12072 $abc$60912$n4524
.sym 12073 sys_clk_$glb_clk
.sym 12074 sys_rst_$glb_sr
.sym 12081 picorv32.pcpi_mul.rdx[62]
.sym 12127 sram_bus_dat_w[2]
.sym 12134 $abc$60912$n4526
.sym 12144 sram_bus_dat_w[7]
.sym 12157 sram_bus_dat_w[7]
.sym 12194 sram_bus_dat_w[2]
.sym 12195 $abc$60912$n4526
.sym 12196 sys_clk_$glb_clk
.sym 12197 sys_rst_$glb_sr
.sym 12210 csrbank5_tuning_word3_w[7]
.sym 12211 sram_bus_dat_w[2]
.sym 12214 $abc$60912$n11022
.sym 12226 sram_bus_dat_w[7]
.sym 12312 $abc$60912$n765
.sym 12320 picorv32.pcpi_mul.rd[61]
.sym 12342 $abc$60912$n4875
.sym 12347 picorv32.pcpi_mul.mul_counter[0]
.sym 12349 picorv32.pcpi_mul.mul_waiting
.sym 12362 picorv32.pcpi_mul.mul_counter[1]
.sym 12370 $abc$60912$n765
.sym 12398 $abc$60912$n765
.sym 12399 picorv32.pcpi_mul.mul_waiting
.sym 12400 picorv32.pcpi_mul.mul_counter[0]
.sym 12411 picorv32.pcpi_mul.mul_counter[1]
.sym 12419 $abc$60912$n4875
.sym 12420 sys_clk_$glb_clk
.sym 12421 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12428 picorv32.pcpi_mul_rd[7]
.sym 12433 picorv32.pcpi_mul_rd[9]
.sym 12441 picorv32.reg_op2[31]
.sym 12442 $abc$60912$n4875
.sym 12447 $abc$60912$n5803
.sym 12485 picorv32.pcpi_mul.rd[39]
.sym 12499 $PACKER_VCC_NET_$glb_clk
.sym 12506 picorv32.pcpi_mul.mul_counter[3]
.sym 12507 $PACKER_VCC_NET_$glb_clk
.sym 12510 picorv32.pcpi_mul.mul_counter[5]
.sym 12513 picorv32.pcpi_mul.mul_counter[2]
.sym 12517 picorv32.pcpi_mul.mul_counter[1]
.sym 12518 picorv32.pcpi_mul.mul_counter[0]
.sym 12531 picorv32.pcpi_mul.mul_counter[4]
.sym 12538 picorv32.pcpi_mul.mul_counter[0]
.sym 12541 $auto$alumacc.cc:474:replace_alu$6811.C[2]
.sym 12543 $PACKER_VCC_NET_$glb_clk
.sym 12544 picorv32.pcpi_mul.mul_counter[1]
.sym 12547 $auto$alumacc.cc:474:replace_alu$6811.C[3]
.sym 12549 picorv32.pcpi_mul.mul_counter[2]
.sym 12550 $PACKER_VCC_NET_$glb_clk
.sym 12551 $auto$alumacc.cc:474:replace_alu$6811.C[2]
.sym 12553 $auto$alumacc.cc:474:replace_alu$6811.C[4]
.sym 12555 $PACKER_VCC_NET_$glb_clk
.sym 12556 picorv32.pcpi_mul.mul_counter[3]
.sym 12557 $auto$alumacc.cc:474:replace_alu$6811.C[3]
.sym 12559 $auto$alumacc.cc:474:replace_alu$6811.C[5]
.sym 12561 picorv32.pcpi_mul.mul_counter[4]
.sym 12562 $PACKER_VCC_NET_$glb_clk
.sym 12563 $auto$alumacc.cc:474:replace_alu$6811.C[4]
.sym 12565 $nextpnr_ICESTORM_LC_66$I3
.sym 12567 $PACKER_VCC_NET_$glb_clk
.sym 12568 picorv32.pcpi_mul.mul_counter[5]
.sym 12569 $auto$alumacc.cc:474:replace_alu$6811.C[5]
.sym 12575 $nextpnr_ICESTORM_LC_66$I3
.sym 12579 picorv32.pcpi_mul.mul_counter[0]
.sym 12581 $PACKER_VCC_NET_$glb_clk
.sym 12582 $abc$60912$n765_$glb_ce
.sym 12583 sys_clk_$glb_clk
.sym 12584 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12585 picorv32.pcpi_mul.rdx[45]
.sym 12586 $abc$60912$n11745
.sym 12587 picorv32.pcpi_mul.rdx[47]
.sym 12588 picorv32.pcpi_mul.rs2[41]
.sym 12589 $abc$60912$n11742
.sym 12590 picorv32.pcpi_mul.rs2[42]
.sym 12591 picorv32.pcpi_mul.rs2[47]
.sym 12592 picorv32.pcpi_mul.rs2[43]
.sym 12596 picorv32.pcpi_mul.rdx[62]
.sym 12602 picorv32.pcpi_mul_rd[9]
.sym 12604 $abc$60912$n4954
.sym 12608 picorv32.pcpi_mul_rd[7]
.sym 12612 picorv32.pcpi_mul.rd[40]
.sym 12616 picorv32.pcpi_mul.rd[38]
.sym 12624 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12626 picorv32.pcpi_mul.rs2[40]
.sym 12628 $abc$60912$n4954
.sym 12632 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12633 picorv32.pcpi_mul.rd[40]
.sym 12635 picorv32.pcpi_mul.instr_rs2_signed
.sym 12636 picorv32.pcpi_mul.mul_waiting
.sym 12639 $abc$60912$n9370
.sym 12640 picorv32.pcpi_mul.rdx[40]
.sym 12650 picorv32.pcpi_mul.rs2[39]
.sym 12653 picorv32.reg_op2[31]
.sym 12659 picorv32.reg_op2[31]
.sym 12660 picorv32.pcpi_mul.mul_waiting
.sym 12661 picorv32.pcpi_mul.instr_rs2_signed
.sym 12662 picorv32.pcpi_mul.rs2[39]
.sym 12683 picorv32.pcpi_mul.rs2[40]
.sym 12684 picorv32.pcpi_mul.rd[40]
.sym 12685 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12686 picorv32.pcpi_mul.rdx[40]
.sym 12695 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12696 picorv32.pcpi_mul.rdx[40]
.sym 12697 picorv32.pcpi_mul.rs2[40]
.sym 12698 picorv32.pcpi_mul.rd[40]
.sym 12701 picorv32.pcpi_mul.mul_waiting
.sym 12702 $abc$60912$n9370
.sym 12704 $abc$60912$n4954
.sym 12705 $abc$60912$n765_$glb_ce
.sym 12706 sys_clk_$glb_clk
.sym 12709 picorv32.pcpi_mul.rd[46]
.sym 12710 picorv32.pcpi_mul.rd[47]
.sym 12711 $auto$maccmap.cc:240:synth$11585.C[4]
.sym 12712 $abc$60912$n10442
.sym 12713 picorv32.pcpi_mul.rdx[44]
.sym 12714 picorv32.pcpi_mul.rd[45]
.sym 12715 $abc$60912$n11740
.sym 12720 picorv32.pcpi_mul.rs2[40]
.sym 12721 picorv32.pcpi_mul.instr_rs2_signed
.sym 12722 picorv32.pcpi_mul.mul_waiting
.sym 12724 $abc$60912$n4954
.sym 12725 $abc$60912$n5333
.sym 12728 picorv32.reg_op2[31]
.sym 12730 $abc$60912$n10412
.sym 12733 $abc$60912$n10472
.sym 12735 $abc$60912$n10444
.sym 12742 picorv32.pcpi_mul.rs2[43]
.sym 12749 picorv32.pcpi_mul.rs2[39]
.sym 12751 $abc$60912$n11524
.sym 12752 $abc$60912$n11521
.sym 12753 picorv32.pcpi_mul.rdx[39]
.sym 12754 picorv32.pcpi_mul.rs2[39]
.sym 12755 $abc$60912$n10470
.sym 12756 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12757 $abc$60912$n10472
.sym 12760 $auto$maccmap.cc:240:synth$11831.C[4]
.sym 12762 $abc$60912$n11525
.sym 12763 $abc$60912$n11787
.sym 12764 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12768 $abc$60912$n11520
.sym 12775 picorv32.pcpi_mul.rd[39]
.sym 12777 $abc$60912$n11522
.sym 12781 $auto$maccmap.cc:240:synth$11831.C[2]
.sym 12783 $abc$60912$n10472
.sym 12784 $abc$60912$n10470
.sym 12787 $auto$maccmap.cc:240:synth$11831.C[3]
.sym 12789 $abc$60912$n11524
.sym 12790 $abc$60912$n11520
.sym 12791 $auto$maccmap.cc:240:synth$11831.C[2]
.sym 12793 $nextpnr_ICESTORM_LC_82$I3
.sym 12795 $abc$60912$n11521
.sym 12796 $abc$60912$n11525
.sym 12797 $auto$maccmap.cc:240:synth$11831.C[3]
.sym 12803 $nextpnr_ICESTORM_LC_82$I3
.sym 12806 picorv32.pcpi_mul.rs2[39]
.sym 12807 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12808 picorv32.pcpi_mul.rdx[39]
.sym 12809 picorv32.pcpi_mul.rd[39]
.sym 12812 picorv32.pcpi_mul.rs2[39]
.sym 12813 picorv32.pcpi_mul.rdx[39]
.sym 12814 picorv32.pcpi_mul.rd[39]
.sym 12815 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12819 $abc$60912$n11522
.sym 12820 $auto$maccmap.cc:240:synth$11831.C[4]
.sym 12826 $abc$60912$n11787
.sym 12828 $abc$60912$n765_$glb_ce
.sym 12829 sys_clk_$glb_clk
.sym 12830 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12831 picorv32.pcpi_mul.rs2[44]
.sym 12832 picorv32.pcpi_mul.rs2[45]
.sym 12833 $abc$60912$n11741
.sym 12834 picorv32.pcpi_mul.rs2[37]
.sym 12836 picorv32.pcpi_mul.rs2[46]
.sym 12837 $abc$60912$n11744
.sym 12838 picorv32.pcpi_mul.instr_rs2_signed
.sym 12840 spiflash_bus_dat_w[27]
.sym 12842 $abc$60912$n4792
.sym 12847 $abc$60912$n9181
.sym 12859 picorv32.pcpi_mul.mul_waiting
.sym 12861 picorv32.pcpi_mul.rd[56]
.sym 12864 picorv32.pcpi_mul.rs2[44]
.sym 12865 picorv32.pcpi_mul.mul_waiting
.sym 12870 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12874 picorv32.pcpi_mul.rdx[37]
.sym 12877 picorv32.pcpi_mul.rdx[37]
.sym 12878 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12879 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12882 picorv32.pcpi_mul.rd[37]
.sym 12888 $abc$60912$n10472
.sym 12894 $abc$60912$n10470
.sym 12899 picorv32.pcpi_mul.rs2[37]
.sym 12917 $abc$60912$n10472
.sym 12919 $abc$60912$n10470
.sym 12923 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12924 picorv32.pcpi_mul.rs2[37]
.sym 12925 picorv32.pcpi_mul.rd[37]
.sym 12926 picorv32.pcpi_mul.rdx[37]
.sym 12941 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12942 picorv32.pcpi_mul.rd[37]
.sym 12943 picorv32.pcpi_mul.rs2[37]
.sym 12944 picorv32.pcpi_mul.rdx[37]
.sym 12948 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12951 $abc$60912$n765_$glb_ce
.sym 12952 sys_clk_$glb_clk
.sym 12953 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 12954 $abc$60912$n10472
.sym 12955 $abc$60912$n10444
.sym 12956 $abc$60912$n11523
.sym 12957 picorv32.pcpi_mul.rs2[36]
.sym 12958 picorv32.pcpi_mul.rs1[43]
.sym 12959 $abc$60912$n11743
.sym 12960 picorv32.pcpi_mul.rs1[44]
.sym 12962 picorv32.pcpi_mul.instr_rs2_signed
.sym 12969 picorv32.reg_op2[31]
.sym 12972 picorv32.pcpi_mul.rd[37]
.sym 12975 picorv32.reg_op2[31]
.sym 12978 picorv32.pcpi_mul.rd[12]
.sym 12983 picorv32.pcpi_mul.rs2[58]
.sym 12985 picorv32.pcpi_mul.rs2[56]
.sym 12988 picorv32.pcpi_mul.rd[52]
.sym 12992 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 12997 $abc$60912$n11470
.sym 12998 $abc$60912$n11477
.sym 12999 picorv32.pcpi_mul.rd[63]
.sym 13000 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13002 picorv32.pcpi_mul.rdx[61]
.sym 13005 picorv32.pcpi_mul.rs2[63]
.sym 13008 $abc$60912$n10420
.sym 13010 picorv32.pcpi_mul.rs2[61]
.sym 13013 $auto$maccmap.cc:240:synth$11401.C[3]
.sym 13017 $abc$60912$n11475
.sym 13018 $abc$60912$n11467
.sym 13022 picorv32.pcpi_mul.rdx[63]
.sym 13024 picorv32.pcpi_mul.rd[61]
.sym 13025 $abc$60912$n10418
.sym 13027 $auto$maccmap.cc:240:synth$11401.C[2]
.sym 13029 $abc$60912$n10418
.sym 13030 $abc$60912$n10420
.sym 13033 $nextpnr_ICESTORM_LC_69$I3
.sym 13035 $abc$60912$n11475
.sym 13036 $abc$60912$n11467
.sym 13037 $auto$maccmap.cc:240:synth$11401.C[2]
.sym 13043 $nextpnr_ICESTORM_LC_69$I3
.sym 13046 picorv32.pcpi_mul.rs2[63]
.sym 13047 picorv32.pcpi_mul.rdx[63]
.sym 13048 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13049 picorv32.pcpi_mul.rd[63]
.sym 13052 $auto$maccmap.cc:240:synth$11401.C[3]
.sym 13054 $abc$60912$n11470
.sym 13055 $abc$60912$n11477
.sym 13058 $abc$60912$n10418
.sym 13061 $abc$60912$n10420
.sym 13064 picorv32.pcpi_mul.rd[61]
.sym 13065 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13066 picorv32.pcpi_mul.rs2[61]
.sym 13067 picorv32.pcpi_mul.rdx[61]
.sym 13070 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13071 picorv32.pcpi_mul.rs2[61]
.sym 13072 picorv32.pcpi_mul.rdx[61]
.sym 13073 picorv32.pcpi_mul.rd[61]
.sym 13074 $abc$60912$n765_$glb_ce
.sym 13075 sys_clk_$glb_clk
.sym 13076 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 13077 picorv32.pcpi_mul.rdx[56]
.sym 13078 picorv32.pcpi_mul.rd[60]
.sym 13079 $abc$60912$n10436
.sym 13080 picorv32.pcpi_mul.rdx[36]
.sym 13081 picorv32.pcpi_mul.rd[44]
.sym 13082 picorv32.pcpi_mul.rdx[60]
.sym 13084 $abc$60912$n11699
.sym 13093 $abc$60912$n11470
.sym 13096 picorv32.pcpi_mul.rd[31]
.sym 13099 picorv32.pcpi_mul.rd[63]
.sym 13104 picorv32.pcpi_mul.rd[14]
.sym 13107 $abc$60912$n4954
.sym 13112 picorv32.pcpi_mul.rd[40]
.sym 13117 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13124 picorv32.pcpi_mul.rs2[62]
.sym 13125 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13126 picorv32.pcpi_mul.instr_rs2_signed
.sym 13128 picorv32.pcpi_mul.mul_waiting
.sym 13129 picorv32.pcpi_mul.rs2[59]
.sym 13135 picorv32.pcpi_mul.rd[60]
.sym 13136 picorv32.reg_op2[31]
.sym 13138 picorv32.pcpi_mul.rs2[60]
.sym 13140 picorv32.pcpi_mul.rs2[57]
.sym 13145 picorv32.pcpi_mul.rs2[56]
.sym 13147 picorv32.pcpi_mul.rdx[60]
.sym 13149 picorv32.pcpi_mul.rs2[61]
.sym 13151 picorv32.pcpi_mul.rs2[57]
.sym 13152 picorv32.pcpi_mul.instr_rs2_signed
.sym 13153 picorv32.reg_op2[31]
.sym 13154 picorv32.pcpi_mul.mul_waiting
.sym 13157 picorv32.pcpi_mul.rd[60]
.sym 13158 picorv32.pcpi_mul.rdx[60]
.sym 13159 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13160 picorv32.pcpi_mul.rs2[60]
.sym 13163 picorv32.pcpi_mul.rs2[62]
.sym 13164 picorv32.pcpi_mul.instr_rs2_signed
.sym 13165 picorv32.reg_op2[31]
.sym 13166 picorv32.pcpi_mul.mul_waiting
.sym 13169 picorv32.pcpi_mul.mul_waiting
.sym 13170 picorv32.pcpi_mul.rs2[61]
.sym 13171 picorv32.pcpi_mul.instr_rs2_signed
.sym 13172 picorv32.reg_op2[31]
.sym 13175 picorv32.reg_op2[31]
.sym 13176 picorv32.pcpi_mul.instr_rs2_signed
.sym 13177 picorv32.pcpi_mul.rs2[59]
.sym 13178 picorv32.pcpi_mul.mul_waiting
.sym 13181 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13182 picorv32.pcpi_mul.rdx[60]
.sym 13183 picorv32.pcpi_mul.rd[60]
.sym 13184 picorv32.pcpi_mul.rs2[60]
.sym 13187 picorv32.pcpi_mul.rs2[56]
.sym 13188 picorv32.pcpi_mul.instr_rs2_signed
.sym 13189 picorv32.reg_op2[31]
.sym 13190 picorv32.pcpi_mul.mul_waiting
.sym 13193 picorv32.pcpi_mul.mul_waiting
.sym 13194 picorv32.reg_op2[31]
.sym 13195 picorv32.pcpi_mul.instr_rs2_signed
.sym 13196 picorv32.pcpi_mul.rs2[60]
.sym 13197 $abc$60912$n765_$glb_ce
.sym 13198 sys_clk_$glb_clk
.sym 13200 $abc$60912$n11808
.sym 13201 picorv32.pcpi_mul_rd[20]
.sym 13202 picorv32.pcpi_mul_rd[24]
.sym 13203 picorv32.pcpi_mul_rd[12]
.sym 13205 picorv32.pcpi_mul_rd[13]
.sym 13207 picorv32.pcpi_mul_rd[8]
.sym 13212 picorv32.pcpi_mul.instr_rs2_signed
.sym 13213 picorv32.pcpi_mul.mul_waiting
.sym 13214 spiflash_bus_adr[3]
.sym 13218 $PACKER_GND_NET
.sym 13224 picorv32.pcpi_mul.rd[17]
.sym 13229 picorv32.pcpi_mul.rs2[18]
.sym 13231 picorv32.pcpi_mul.rd[34]
.sym 13232 picorv32.pcpi_mul.rs2[17]
.sym 13233 $abc$60912$n9181
.sym 13235 $auto$maccmap.cc:240:synth$11453.C[4]
.sym 13240 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13243 $abc$60912$n5803
.sym 13244 picorv32.pcpi_mul.rd[1]
.sym 13246 picorv32.pcpi_mul.rs2[33]
.sym 13248 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13250 picorv32.pcpi_mul.rdx[33]
.sym 13251 picorv32.pcpi_mul.rd[62]
.sym 13252 picorv32.pcpi_mul.rs2[62]
.sym 13253 picorv32.pcpi_mul.rdx[35]
.sym 13254 picorv32.pcpi_mul.rd[29]
.sym 13255 picorv32.pcpi_mul.rs2[35]
.sym 13256 picorv32.pcpi_mul.rd[33]
.sym 13259 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13263 picorv32.pcpi_mul.rd[61]
.sym 13266 picorv32.pcpi_mul.rd[35]
.sym 13267 $abc$60912$n4954
.sym 13268 picorv32.pcpi_mul.rd[30]
.sym 13269 picorv32.pcpi_mul.rdx[62]
.sym 13274 picorv32.pcpi_mul.rd[33]
.sym 13275 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13276 picorv32.pcpi_mul.rdx[33]
.sym 13277 picorv32.pcpi_mul.rs2[33]
.sym 13280 $abc$60912$n4954
.sym 13282 picorv32.pcpi_mul.rd[62]
.sym 13283 picorv32.pcpi_mul.rd[30]
.sym 13287 $abc$60912$n4954
.sym 13288 picorv32.pcpi_mul.rd[33]
.sym 13289 picorv32.pcpi_mul.rd[1]
.sym 13292 picorv32.pcpi_mul.rd[62]
.sym 13293 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13294 picorv32.pcpi_mul.rdx[62]
.sym 13295 picorv32.pcpi_mul.rs2[62]
.sym 13298 picorv32.pcpi_mul.rd[61]
.sym 13300 picorv32.pcpi_mul.rd[29]
.sym 13301 $abc$60912$n4954
.sym 13304 picorv32.pcpi_mul.rd[62]
.sym 13305 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13306 picorv32.pcpi_mul.rdx[62]
.sym 13307 picorv32.pcpi_mul.rs2[62]
.sym 13310 picorv32.pcpi_mul.rd[35]
.sym 13311 picorv32.pcpi_mul.rdx[35]
.sym 13312 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13313 picorv32.pcpi_mul.rs2[35]
.sym 13316 picorv32.pcpi_mul.rs2[33]
.sym 13317 picorv32.pcpi_mul.rd[33]
.sym 13318 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13319 picorv32.pcpi_mul.rdx[33]
.sym 13320 $abc$60912$n5803
.sym 13321 sys_clk_$glb_clk
.sym 13324 picorv32.pcpi_mul.rd[18]
.sym 13325 picorv32.pcpi_mul.rd[19]
.sym 13326 $auto$maccmap.cc:240:synth$11633.C[4]
.sym 13327 $abc$60912$n10450
.sym 13328 $abc$60912$n11630
.sym 13329 picorv32.pcpi_mul.rd[17]
.sym 13330 $abc$60912$n11634
.sym 13333 $abc$60912$n765
.sym 13335 picorv32.pcpi_mul.rd[8]
.sym 13339 picorv32.pcpi_mul_rd[30]
.sym 13341 picorv32.pcpi_mul_rd[1]
.sym 13342 picorv32.pcpi_mul.rd[29]
.sym 13343 $abc$60912$n5803
.sym 13345 picorv32.pcpi_mul_rd[29]
.sym 13348 picorv32.pcpi_mul.rdx[22]
.sym 13349 picorv32.pcpi_mul.rd[20]
.sym 13351 picorv32.pcpi_mul.rs2[16]
.sym 13352 picorv32.pcpi_mul.rd[23]
.sym 13353 $abc$60912$n6794_1
.sym 13354 picorv32.pcpi_mul.rd[56]
.sym 13356 basesoc_sram_we[3]
.sym 13357 picorv32.cpuregs_rs1[24]
.sym 13358 picorv32.pcpi_mul.rs2[11]
.sym 13364 $abc$60912$n10426
.sym 13369 $abc$60912$n10428
.sym 13370 $abc$60912$n11811
.sym 13373 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13379 $abc$60912$n11806
.sym 13381 picorv32.pcpi_mul.rd[34]
.sym 13382 picorv32.pcpi_mul.rdx[34]
.sym 13383 picorv32.pcpi_mul.rs2[34]
.sym 13385 $abc$60912$n11810
.sym 13394 $abc$60912$n11807
.sym 13396 $auto$maccmap.cc:240:synth$11453.C[2]
.sym 13398 $abc$60912$n10428
.sym 13399 $abc$60912$n10426
.sym 13402 $auto$maccmap.cc:240:synth$11453.C[3]
.sym 13404 $abc$60912$n11806
.sym 13405 $abc$60912$n11810
.sym 13406 $auto$maccmap.cc:240:synth$11453.C[2]
.sym 13408 $nextpnr_ICESTORM_LC_71$I3
.sym 13410 $abc$60912$n11807
.sym 13411 $abc$60912$n11811
.sym 13412 $auto$maccmap.cc:240:synth$11453.C[3]
.sym 13418 $nextpnr_ICESTORM_LC_71$I3
.sym 13427 picorv32.pcpi_mul.rs2[34]
.sym 13428 picorv32.pcpi_mul.rdx[34]
.sym 13429 picorv32.pcpi_mul.rd[34]
.sym 13430 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13433 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13434 picorv32.pcpi_mul.rs2[34]
.sym 13435 picorv32.pcpi_mul.rdx[34]
.sym 13436 picorv32.pcpi_mul.rd[34]
.sym 13440 $abc$60912$n10426
.sym 13441 $abc$60912$n10428
.sym 13443 $abc$60912$n765_$glb_ce
.sym 13444 sys_clk_$glb_clk
.sym 13445 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 13446 picorv32.pcpi_mul.rdx[20]
.sym 13447 $abc$60912$n10464
.sym 13448 $abc$60912$n11567
.sym 13449 $abc$60912$n10452
.sym 13450 picorv32.pcpi_mul.rdx[16]
.sym 13451 picorv32.pcpi_mul.rd[16]
.sym 13452 $abc$60912$n11633
.sym 13453 picorv32.pcpi_mul.rd[20]
.sym 13456 picorv32.cpu_state[2]
.sym 13462 $abc$60912$n11631
.sym 13464 picorv32.pcpi_mul.rdx[18]
.sym 13469 picorv32.reg_op2[31]
.sym 13470 picorv32.pcpi_mul.rs1[35]
.sym 13476 $auto$maccmap.cc:240:synth$11564.C[4]
.sym 13478 picorv32.pcpi_mul.rd[13]
.sym 13479 $abc$60912$n6933
.sym 13481 picorv32.pcpi_mul.rd[12]
.sym 13488 $PACKER_GND_NET
.sym 13491 picorv32.pcpi_mul.mul_waiting
.sym 13492 picorv32.pcpi_mul.rs1[36]
.sym 13503 $abc$60912$n9181
.sym 13505 picorv32.pcpi_mul.rs2[30]
.sym 13510 picorv32.reg_op2[31]
.sym 13521 $PACKER_GND_NET
.sym 13533 $PACKER_GND_NET
.sym 13544 picorv32.pcpi_mul.mul_waiting
.sym 13546 $abc$60912$n9181
.sym 13547 picorv32.pcpi_mul.rs1[36]
.sym 13550 $PACKER_GND_NET
.sym 13557 $PACKER_GND_NET
.sym 13563 picorv32.pcpi_mul.mul_waiting
.sym 13564 picorv32.reg_op2[31]
.sym 13565 picorv32.pcpi_mul.rs2[30]
.sym 13566 $abc$60912$n765_$glb_ce
.sym 13567 sys_clk_$glb_clk
.sym 13570 picorv32.pcpi_mul.rd[10]
.sym 13571 picorv32.pcpi_mul.rd[11]
.sym 13572 $auto$maccmap.cc:240:synth$11487.C[4]
.sym 13573 $abc$60912$n11762
.sym 13574 picorv32.pcpi_mul.rd[9]
.sym 13575 $abc$60912$n10430
.sym 13576 picorv32.pcpi_mul.rdx[12]
.sym 13577 spiflash_bus_dat_w[24]
.sym 13579 $abc$60912$n5953
.sym 13580 $abc$60912$n4837
.sym 13581 picorv32.pcpi_mul.rd[32]
.sym 13587 picorv32.pcpi_mul.rdx[27]
.sym 13588 $abc$60912$n4837
.sym 13589 picorv32.pcpi_mul.rd[2]
.sym 13591 sram_bus_dat_w[1]
.sym 13596 picorv32.reg_op2[31]
.sym 13597 $abc$60912$n9181
.sym 13600 picorv32.pcpi_mul.rd[14]
.sym 13602 picorv32.pcpi_mul.rd[15]
.sym 13604 $abc$60912$n11543
.sym 13611 picorv32.pcpi_mul.rd[14]
.sym 13612 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13614 picorv32.pcpi_mul.rdx[10]
.sym 13615 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13619 picorv32.pcpi_mul.rdx[11]
.sym 13623 picorv32.pcpi_mul.rdx[14]
.sym 13625 picorv32.pcpi_mul.rs2[14]
.sym 13626 basesoc_sram_we[3]
.sym 13627 picorv32.pcpi_mul.rd[10]
.sym 13628 picorv32.pcpi_mul.rs2[11]
.sym 13629 picorv32.cpuregs_rs1[24]
.sym 13630 $abc$60912$n924
.sym 13636 picorv32.pcpi_mul.rd[11]
.sym 13640 picorv32.pcpi_mul.rs2[10]
.sym 13643 picorv32.pcpi_mul.rs2[11]
.sym 13644 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13645 picorv32.pcpi_mul.rdx[11]
.sym 13646 picorv32.pcpi_mul.rd[11]
.sym 13649 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13650 picorv32.pcpi_mul.rdx[14]
.sym 13651 picorv32.pcpi_mul.rd[14]
.sym 13652 picorv32.pcpi_mul.rs2[14]
.sym 13655 basesoc_sram_we[3]
.sym 13661 picorv32.pcpi_mul.rd[10]
.sym 13662 picorv32.pcpi_mul.rdx[10]
.sym 13663 picorv32.pcpi_mul.rs2[10]
.sym 13664 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13667 picorv32.pcpi_mul.rs2[11]
.sym 13668 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13669 picorv32.pcpi_mul.rdx[11]
.sym 13670 picorv32.pcpi_mul.rd[11]
.sym 13673 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13674 picorv32.pcpi_mul.rdx[14]
.sym 13675 picorv32.pcpi_mul.rd[14]
.sym 13676 picorv32.pcpi_mul.rs2[14]
.sym 13679 picorv32.pcpi_mul.rdx[10]
.sym 13680 picorv32.pcpi_mul.rd[10]
.sym 13681 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13682 picorv32.pcpi_mul.rs2[10]
.sym 13687 picorv32.cpuregs_rs1[24]
.sym 13690 sys_clk_$glb_clk
.sym 13691 $abc$60912$n924
.sym 13693 picorv32.pcpi_mul.rd[6]
.sym 13694 picorv32.pcpi_mul.rd[7]
.sym 13695 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 13696 $abc$60912$n11677
.sym 13697 picorv32.pcpi_mul.rd[12]
.sym 13698 $abc$60912$n10440
.sym 13699 picorv32.pcpi_mul.rdx[4]
.sym 13700 $abc$60912$n8979
.sym 13706 spiflash_bus_adr[3]
.sym 13710 $abc$60912$n6933
.sym 13711 $abc$60912$n10432
.sym 13721 picorv32.pcpi_mul.rs1[57]
.sym 13723 picorv32.pcpi_mul.rs2[1]
.sym 13725 $abc$60912$n10464
.sym 13733 $abc$60912$n11679
.sym 13734 $abc$60912$n11675
.sym 13735 picorv32.pcpi_mul.rdx[13]
.sym 13736 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13737 $abc$60912$n11674
.sym 13738 $abc$60912$n11678
.sym 13739 $abc$60912$n10416
.sym 13740 $abc$60912$n10414
.sym 13749 picorv32.pcpi_mul.rs2[13]
.sym 13754 $abc$60912$n10438
.sym 13755 $abc$60912$n10440
.sym 13761 picorv32.pcpi_mul.rd[13]
.sym 13765 $auto$maccmap.cc:240:synth$11564.C[2]
.sym 13767 $abc$60912$n10438
.sym 13768 $abc$60912$n10440
.sym 13771 $auto$maccmap.cc:240:synth$11564.C[3]
.sym 13773 $abc$60912$n11674
.sym 13774 $abc$60912$n11678
.sym 13775 $auto$maccmap.cc:240:synth$11564.C[2]
.sym 13777 $nextpnr_ICESTORM_LC_74$I3
.sym 13779 $abc$60912$n11675
.sym 13780 $abc$60912$n11679
.sym 13781 $auto$maccmap.cc:240:synth$11564.C[3]
.sym 13787 $nextpnr_ICESTORM_LC_74$I3
.sym 13792 $abc$60912$n10440
.sym 13793 $abc$60912$n10438
.sym 13796 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13797 picorv32.pcpi_mul.rdx[13]
.sym 13798 picorv32.pcpi_mul.rd[13]
.sym 13799 picorv32.pcpi_mul.rs2[13]
.sym 13802 picorv32.pcpi_mul.rdx[13]
.sym 13803 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13804 picorv32.pcpi_mul.rs2[13]
.sym 13805 picorv32.pcpi_mul.rd[13]
.sym 13808 $abc$60912$n10414
.sym 13809 $abc$60912$n10416
.sym 13812 $abc$60912$n765_$glb_ce
.sym 13813 sys_clk_$glb_clk
.sym 13814 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 13816 picorv32.pcpi_mul.rd[22]
.sym 13817 picorv32.pcpi_mul.rd[23]
.sym 13818 $auto$maccmap.cc:240:synth$11667.C[4]
.sym 13819 $abc$60912$n11546
.sym 13820 $abc$60912$n11543
.sym 13821 $abc$60912$n11492
.sym 13822 picorv32.pcpi_mul.rd[21]
.sym 13823 spiflash_bus_adr[8]
.sym 13827 picorv32.pcpi_mul.rs2[12]
.sym 13828 picorv32.pcpi_mul.rs1[34]
.sym 13829 spiflash_bus_dat_w[27]
.sym 13831 picorv32.pcpi_mul.rdx[13]
.sym 13832 $abc$60912$n11001
.sym 13833 picorv32.pcpi_mul.rd[15]
.sym 13834 $abc$60912$n6262
.sym 13836 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 13837 $abc$60912$n4652
.sym 13840 sram_bus_dat_w[2]
.sym 13844 $abc$60912$n6794_1
.sym 13845 $abc$60912$n4652
.sym 13846 sram_bus_dat_w[2]
.sym 13848 picorv32.pcpi_mul.rdx[22]
.sym 13849 $abc$60912$n11565
.sym 13853 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13856 picorv32.pcpi_mul.rs2[3]
.sym 13860 picorv32.pcpi_mul.rdx[3]
.sym 13861 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13862 picorv32.pcpi_mul.rdx[1]
.sym 13863 picorv32.pcpi_mul.rd[1]
.sym 13864 picorv32.pcpi_mul.rs1[56]
.sym 13866 picorv32.pcpi_mul.rd[3]
.sym 13868 $PACKER_GND_NET
.sym 13869 $abc$60912$n9181
.sym 13870 picorv32.pcpi_mul.mul_waiting
.sym 13876 picorv32.pcpi_mul.rs1[55]
.sym 13883 picorv32.pcpi_mul.rs2[1]
.sym 13890 $PACKER_GND_NET
.sym 13895 picorv32.pcpi_mul.mul_waiting
.sym 13896 picorv32.pcpi_mul.rs1[55]
.sym 13898 $abc$60912$n9181
.sym 13901 picorv32.pcpi_mul.rdx[3]
.sym 13902 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13903 picorv32.pcpi_mul.rs2[3]
.sym 13904 picorv32.pcpi_mul.rd[3]
.sym 13909 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13914 picorv32.pcpi_mul.rs1[56]
.sym 13915 $abc$60912$n9181
.sym 13916 picorv32.pcpi_mul.mul_waiting
.sym 13919 picorv32.pcpi_mul.rd[1]
.sym 13920 picorv32.pcpi_mul.rdx[1]
.sym 13921 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13922 picorv32.pcpi_mul.rs2[1]
.sym 13928 $PACKER_GND_NET
.sym 13931 picorv32.pcpi_mul.rd[1]
.sym 13932 picorv32.pcpi_mul.rs2[1]
.sym 13933 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 13934 picorv32.pcpi_mul.rdx[1]
.sym 13935 $abc$60912$n765_$glb_ce
.sym 13936 sys_clk_$glb_clk
.sym 13939 $abc$60912$n8985
.sym 13941 $abc$60912$n11565
.sym 13942 csrbank3_load1_w[0]
.sym 13943 csrbank3_load1_w[2]
.sym 13944 spiflash_bus_adr[5]
.sym 13945 $abc$60912$n11568
.sym 13946 spiflash_bus_adr[3]
.sym 13947 $abc$60912$n6197
.sym 13949 spiflash_bus_adr[3]
.sym 13951 picorv32.pcpi_mul.rs2[10]
.sym 13952 $abc$60912$n924
.sym 13954 picorv32.pcpi_mul.rs1[54]
.sym 13955 $abc$60912$n8840_1
.sym 13956 picorv32.pcpi_mul.rdx[3]
.sym 13959 $abc$60912$n11569
.sym 13963 csrbank3_load1_w[0]
.sym 13967 sram_bus_dat_w[6]
.sym 13970 sram_bus_dat_w[1]
.sym 13972 basesoc_timer0_value[15]
.sym 13973 csrbank3_reload2_w[3]
.sym 13979 csrbank3_load3_w[3]
.sym 13980 sram_bus_dat_w[7]
.sym 13981 sram_bus_dat_w[1]
.sym 13982 picorv32.cpu_state[2]
.sym 13990 $abc$60912$n4660
.sym 13991 sram_bus_dat_w[6]
.sym 14000 $abc$60912$n4783
.sym 14007 $abc$60912$n4792
.sym 14012 sram_bus_dat_w[1]
.sym 14019 csrbank3_load3_w[3]
.sym 14025 $abc$60912$n4792
.sym 14032 $abc$60912$n4783
.sym 14037 sram_bus_dat_w[7]
.sym 14044 sram_bus_dat_w[6]
.sym 14054 picorv32.cpu_state[2]
.sym 14058 $abc$60912$n4660
.sym 14059 sys_clk_$glb_clk
.sym 14060 sys_rst_$glb_sr
.sym 14061 basesoc_timer0_value[26]
.sym 14062 basesoc_timer0_value[24]
.sym 14063 basesoc_timer0_value[9]
.sym 14064 $abc$60912$n5659
.sym 14065 basesoc_timer0_value[8]
.sym 14066 basesoc_timer0_value[10]
.sym 14067 basesoc_timer0_value[3]
.sym 14068 basesoc_timer0_value[27]
.sym 14069 picorv32.pcpi_mul.rs2[3]
.sym 14071 $abc$60912$n11020
.sym 14072 picorv32.pcpi_mul.rdx[62]
.sym 14073 picorv32.pcpi_mul.rs2[3]
.sym 14074 $abc$60912$n145
.sym 14075 picorv32.reg_op2[5]
.sym 14080 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 14081 $abc$60912$n4783
.sym 14082 $abc$60912$n8985
.sym 14084 picorv32.reg_op2[29]
.sym 14086 $abc$60912$n4783
.sym 14088 $abc$60912$n5705
.sym 14090 csrbank3_reload1_w[7]
.sym 14092 csrbank3_reload1_w[6]
.sym 14093 $abc$60912$n4792
.sym 14094 basesoc_timer0_value[4]
.sym 14099 $PACKER_VCC_NET_$glb_clk
.sym 14102 basesoc_timer0_value[1]
.sym 14107 $PACKER_VCC_NET_$glb_clk
.sym 14108 basesoc_timer0_value[6]
.sym 14118 basesoc_timer0_value[4]
.sym 14120 basesoc_timer0_value[2]
.sym 14124 basesoc_timer0_value[3]
.sym 14127 basesoc_timer0_value[7]
.sym 14128 basesoc_timer0_value[0]
.sym 14133 basesoc_timer0_value[5]
.sym 14136 basesoc_timer0_value[0]
.sym 14140 $auto$alumacc.cc:474:replace_alu$6731.C[2]
.sym 14142 basesoc_timer0_value[1]
.sym 14143 $PACKER_VCC_NET_$glb_clk
.sym 14146 $auto$alumacc.cc:474:replace_alu$6731.C[3]
.sym 14148 $PACKER_VCC_NET_$glb_clk
.sym 14149 basesoc_timer0_value[2]
.sym 14150 $auto$alumacc.cc:474:replace_alu$6731.C[2]
.sym 14152 $auto$alumacc.cc:474:replace_alu$6731.C[4]
.sym 14154 basesoc_timer0_value[3]
.sym 14155 $PACKER_VCC_NET_$glb_clk
.sym 14156 $auto$alumacc.cc:474:replace_alu$6731.C[3]
.sym 14158 $auto$alumacc.cc:474:replace_alu$6731.C[5]
.sym 14160 $PACKER_VCC_NET_$glb_clk
.sym 14161 basesoc_timer0_value[4]
.sym 14162 $auto$alumacc.cc:474:replace_alu$6731.C[4]
.sym 14164 $auto$alumacc.cc:474:replace_alu$6731.C[6]
.sym 14166 basesoc_timer0_value[5]
.sym 14167 $PACKER_VCC_NET_$glb_clk
.sym 14168 $auto$alumacc.cc:474:replace_alu$6731.C[5]
.sym 14170 $auto$alumacc.cc:474:replace_alu$6731.C[7]
.sym 14172 $PACKER_VCC_NET_$glb_clk
.sym 14173 basesoc_timer0_value[6]
.sym 14174 $auto$alumacc.cc:474:replace_alu$6731.C[6]
.sym 14176 $auto$alumacc.cc:474:replace_alu$6731.C[8]
.sym 14178 basesoc_timer0_value[7]
.sym 14179 $PACKER_VCC_NET_$glb_clk
.sym 14180 $auto$alumacc.cc:474:replace_alu$6731.C[7]
.sym 14184 $abc$60912$n5683
.sym 14185 $abc$60912$n5673
.sym 14186 $abc$60912$n5701
.sym 14187 csrbank3_reload2_w[5]
.sym 14188 $abc$60912$n5938
.sym 14189 csrbank3_reload2_w[3]
.sym 14190 sram_bus_dat_w[3]
.sym 14191 $abc$60912$n5669
.sym 14192 picorv32.pcpi_div.divisor[62]
.sym 14193 picorv32.reg_op2[12]
.sym 14196 csrbank3_load3_w[0]
.sym 14199 picorv32.alu_out_q[23]
.sym 14200 basesoc_timer0_zero_trigger
.sym 14201 csrbank3_reload0_w[1]
.sym 14203 picorv32.pcpi_mul.rs2[13]
.sym 14204 basesoc_timer0_value[6]
.sym 14205 picorv32.pcpi_mul.rs2[26]
.sym 14206 csrbank3_ev_enable0_w
.sym 14208 $abc$60912$n6004
.sym 14209 $abc$60912$n5707
.sym 14210 $abc$60912$n4662
.sym 14212 csrbank3_reload1_w[2]
.sym 14213 $abc$60912$n5944
.sym 14214 slave_sel[2]
.sym 14215 $abc$60912$n5947
.sym 14216 $abc$60912$n13
.sym 14218 basesoc_timer0_value[27]
.sym 14219 csrbank3_reload3_w[2]
.sym 14220 $auto$alumacc.cc:474:replace_alu$6731.C[8]
.sym 14223 $PACKER_VCC_NET_$glb_clk
.sym 14226 basesoc_timer0_value[12]
.sym 14228 basesoc_timer0_value[11]
.sym 14230 basesoc_timer0_value[10]
.sym 14231 $PACKER_VCC_NET_$glb_clk
.sym 14233 basesoc_timer0_value[13]
.sym 14235 basesoc_timer0_value[9]
.sym 14237 basesoc_timer0_value[8]
.sym 14244 basesoc_timer0_value[15]
.sym 14248 basesoc_timer0_value[14]
.sym 14257 $auto$alumacc.cc:474:replace_alu$6731.C[9]
.sym 14259 basesoc_timer0_value[8]
.sym 14260 $PACKER_VCC_NET_$glb_clk
.sym 14261 $auto$alumacc.cc:474:replace_alu$6731.C[8]
.sym 14263 $auto$alumacc.cc:474:replace_alu$6731.C[10]
.sym 14265 $PACKER_VCC_NET_$glb_clk
.sym 14266 basesoc_timer0_value[9]
.sym 14267 $auto$alumacc.cc:474:replace_alu$6731.C[9]
.sym 14269 $auto$alumacc.cc:474:replace_alu$6731.C[11]
.sym 14271 basesoc_timer0_value[10]
.sym 14272 $PACKER_VCC_NET_$glb_clk
.sym 14273 $auto$alumacc.cc:474:replace_alu$6731.C[10]
.sym 14275 $auto$alumacc.cc:474:replace_alu$6731.C[12]
.sym 14277 $PACKER_VCC_NET_$glb_clk
.sym 14278 basesoc_timer0_value[11]
.sym 14279 $auto$alumacc.cc:474:replace_alu$6731.C[11]
.sym 14281 $auto$alumacc.cc:474:replace_alu$6731.C[13]
.sym 14283 basesoc_timer0_value[12]
.sym 14284 $PACKER_VCC_NET_$glb_clk
.sym 14285 $auto$alumacc.cc:474:replace_alu$6731.C[12]
.sym 14287 $auto$alumacc.cc:474:replace_alu$6731.C[14]
.sym 14289 $PACKER_VCC_NET_$glb_clk
.sym 14290 basesoc_timer0_value[13]
.sym 14291 $auto$alumacc.cc:474:replace_alu$6731.C[13]
.sym 14293 $auto$alumacc.cc:474:replace_alu$6731.C[15]
.sym 14295 basesoc_timer0_value[14]
.sym 14296 $PACKER_VCC_NET_$glb_clk
.sym 14297 $auto$alumacc.cc:474:replace_alu$6731.C[14]
.sym 14299 $auto$alumacc.cc:474:replace_alu$6731.C[16]
.sym 14301 $PACKER_VCC_NET_$glb_clk
.sym 14302 basesoc_timer0_value[15]
.sym 14303 $auto$alumacc.cc:474:replace_alu$6731.C[15]
.sym 14307 $abc$60912$n5697
.sym 14308 $abc$60912$n5705
.sym 14309 slave_sel_r[2]
.sym 14310 $abc$60912$n5661
.sym 14311 basesoc_timer0_value[4]
.sym 14312 $abc$60912$n5663_1
.sym 14313 $abc$60912$n5693_1
.sym 14314 basesoc_timer0_value[15]
.sym 14315 $abc$60912$n4792
.sym 14316 spiflash_bus_dat_w[27]
.sym 14319 spiflash_bus_dat_w[27]
.sym 14320 picorv32.pcpi_mul.rs1[10]
.sym 14324 csrbank3_reload2_w[6]
.sym 14325 sram_bus_dat_w[4]
.sym 14327 sram_bus_dat_w[3]
.sym 14329 picorv32.cpuregs_rs1[23]
.sym 14330 csrbank3_load1_w[4]
.sym 14331 $abc$60912$n6794_1
.sym 14332 basesoc_timer0_value[26]
.sym 14333 sram_bus_dat_w[2]
.sym 14334 basesoc_timer0_value[24]
.sym 14335 basesoc_timer0_value[28]
.sym 14336 $abc$60912$n4652
.sym 14337 csrbank3_reload3_w[7]
.sym 14339 basesoc_timer0_value[19]
.sym 14340 sys_rst
.sym 14342 csrbank3_value0_w[1]
.sym 14343 $auto$alumacc.cc:474:replace_alu$6731.C[16]
.sym 14344 $PACKER_VCC_NET_$glb_clk
.sym 14349 basesoc_timer0_value[20]
.sym 14352 $PACKER_VCC_NET_$glb_clk
.sym 14353 basesoc_timer0_value[17]
.sym 14360 basesoc_timer0_value[22]
.sym 14362 basesoc_timer0_value[16]
.sym 14365 basesoc_timer0_value[19]
.sym 14367 basesoc_timer0_value[21]
.sym 14372 basesoc_timer0_value[23]
.sym 14374 basesoc_timer0_value[18]
.sym 14380 $auto$alumacc.cc:474:replace_alu$6731.C[17]
.sym 14382 basesoc_timer0_value[16]
.sym 14383 $PACKER_VCC_NET_$glb_clk
.sym 14384 $auto$alumacc.cc:474:replace_alu$6731.C[16]
.sym 14386 $auto$alumacc.cc:474:replace_alu$6731.C[18]
.sym 14388 $PACKER_VCC_NET_$glb_clk
.sym 14389 basesoc_timer0_value[17]
.sym 14390 $auto$alumacc.cc:474:replace_alu$6731.C[17]
.sym 14392 $auto$alumacc.cc:474:replace_alu$6731.C[19]
.sym 14394 basesoc_timer0_value[18]
.sym 14395 $PACKER_VCC_NET_$glb_clk
.sym 14396 $auto$alumacc.cc:474:replace_alu$6731.C[18]
.sym 14398 $auto$alumacc.cc:474:replace_alu$6731.C[20]
.sym 14400 $PACKER_VCC_NET_$glb_clk
.sym 14401 basesoc_timer0_value[19]
.sym 14402 $auto$alumacc.cc:474:replace_alu$6731.C[19]
.sym 14404 $auto$alumacc.cc:474:replace_alu$6731.C[21]
.sym 14406 basesoc_timer0_value[20]
.sym 14407 $PACKER_VCC_NET_$glb_clk
.sym 14408 $auto$alumacc.cc:474:replace_alu$6731.C[20]
.sym 14410 $auto$alumacc.cc:474:replace_alu$6731.C[22]
.sym 14412 $PACKER_VCC_NET_$glb_clk
.sym 14413 basesoc_timer0_value[21]
.sym 14414 $auto$alumacc.cc:474:replace_alu$6731.C[21]
.sym 14416 $auto$alumacc.cc:474:replace_alu$6731.C[23]
.sym 14418 basesoc_timer0_value[22]
.sym 14419 $PACKER_VCC_NET_$glb_clk
.sym 14420 $auto$alumacc.cc:474:replace_alu$6731.C[22]
.sym 14422 $auto$alumacc.cc:474:replace_alu$6731.C[24]
.sym 14424 $PACKER_VCC_NET_$glb_clk
.sym 14425 basesoc_timer0_value[23]
.sym 14426 $auto$alumacc.cc:474:replace_alu$6731.C[23]
.sym 14430 $abc$60912$n5707
.sym 14431 csrbank3_value1_w[4]
.sym 14432 csrbank3_value0_w[2]
.sym 14433 csrbank3_value3_w[5]
.sym 14434 csrbank3_value2_w[7]
.sym 14435 csrbank3_value3_w[2]
.sym 14436 $abc$60912$n5185
.sym 14437 $abc$60912$n5510
.sym 14442 $abc$60912$n5980
.sym 14443 csrbank3_reload0_w[5]
.sym 14444 $abc$60912$n11020
.sym 14449 basesoc_timer0_value[17]
.sym 14450 csrbank3_reload0_w[4]
.sym 14452 storage[0][7]
.sym 14453 slave_sel_r[2]
.sym 14454 slave_sel_r[2]
.sym 14455 sram_bus_dat_w[1]
.sym 14456 csrbank3_load1_w[0]
.sym 14457 csrbank3_load1_w[7]
.sym 14458 sram_bus_dat_w[6]
.sym 14459 csrbank3_load2_w[1]
.sym 14460 csrbank3_load0_w[6]
.sym 14461 csrbank3_reload2_w[3]
.sym 14462 $abc$60912$n5165_1
.sym 14463 $abc$60912$n5174_1
.sym 14464 basesoc_timer0_value[15]
.sym 14465 $abc$60912$n5161
.sym 14466 $auto$alumacc.cc:474:replace_alu$6731.C[24]
.sym 14467 $PACKER_VCC_NET_$glb_clk
.sym 14472 basesoc_timer0_value[29]
.sym 14474 basesoc_timer0_value[25]
.sym 14475 $PACKER_VCC_NET_$glb_clk
.sym 14485 basesoc_timer0_value[30]
.sym 14490 basesoc_timer0_value[27]
.sym 14492 basesoc_timer0_value[26]
.sym 14494 basesoc_timer0_value[24]
.sym 14495 basesoc_timer0_value[28]
.sym 14503 $auto$alumacc.cc:474:replace_alu$6731.C[25]
.sym 14505 basesoc_timer0_value[24]
.sym 14506 $PACKER_VCC_NET_$glb_clk
.sym 14507 $auto$alumacc.cc:474:replace_alu$6731.C[24]
.sym 14509 $auto$alumacc.cc:474:replace_alu$6731.C[26]
.sym 14511 $PACKER_VCC_NET_$glb_clk
.sym 14512 basesoc_timer0_value[25]
.sym 14513 $auto$alumacc.cc:474:replace_alu$6731.C[25]
.sym 14515 $auto$alumacc.cc:474:replace_alu$6731.C[27]
.sym 14517 basesoc_timer0_value[26]
.sym 14518 $PACKER_VCC_NET_$glb_clk
.sym 14519 $auto$alumacc.cc:474:replace_alu$6731.C[26]
.sym 14521 $auto$alumacc.cc:474:replace_alu$6731.C[28]
.sym 14523 $PACKER_VCC_NET_$glb_clk
.sym 14524 basesoc_timer0_value[27]
.sym 14525 $auto$alumacc.cc:474:replace_alu$6731.C[27]
.sym 14527 $auto$alumacc.cc:474:replace_alu$6731.C[29]
.sym 14529 basesoc_timer0_value[28]
.sym 14530 $PACKER_VCC_NET_$glb_clk
.sym 14531 $auto$alumacc.cc:474:replace_alu$6731.C[28]
.sym 14533 $auto$alumacc.cc:474:replace_alu$6731.C[30]
.sym 14535 $PACKER_VCC_NET_$glb_clk
.sym 14536 basesoc_timer0_value[29]
.sym 14537 $auto$alumacc.cc:474:replace_alu$6731.C[29]
.sym 14539 $nextpnr_ICESTORM_LC_27$I3
.sym 14541 basesoc_timer0_value[30]
.sym 14542 $PACKER_VCC_NET_$glb_clk
.sym 14543 $auto$alumacc.cc:474:replace_alu$6731.C[30]
.sym 14549 $nextpnr_ICESTORM_LC_27$I3
.sym 14553 $abc$60912$n5471
.sym 14554 csrbank3_load2_w[2]
.sym 14555 csrbank3_load2_w[4]
.sym 14556 $abc$60912$n5518
.sym 14557 $abc$60912$n5517
.sym 14558 $abc$60912$n5499
.sym 14559 $abc$60912$n5715_1
.sym 14560 csrbank3_load2_w[6]
.sym 14561 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 14562 $abc$60912$n6262
.sym 14563 $abc$60912$n4654
.sym 14564 interface3_bank_bus_dat_r[7]
.sym 14567 picorv32.reg_op2[12]
.sym 14568 $abc$60912$n4668
.sym 14569 $abc$60912$n5709_1
.sym 14570 picorv32.reg_op2[2]
.sym 14571 basesoc_timer0_zero_trigger
.sym 14573 $abc$60912$n4668
.sym 14574 $abc$60912$n5168_1
.sym 14575 $abc$60912$n6016
.sym 14577 basesoc_timer0_zero_trigger
.sym 14579 $abc$60912$n4654
.sym 14580 $abc$60912$n5499
.sym 14583 csrbank3_load0_w[4]
.sym 14584 csrbank3_load2_w[6]
.sym 14585 csrbank3_reload1_w[6]
.sym 14586 sram_bus_dat_w[2]
.sym 14588 sys_rst
.sym 14595 csrbank3_reload1_w[3]
.sym 14596 csrbank3_en0_w
.sym 14597 $abc$60912$n5965
.sym 14601 csrbank3_en0_w
.sym 14603 basesoc_timer0_zero_trigger
.sym 14604 $abc$60912$n5677
.sym 14605 $abc$60912$n5699
.sym 14606 csrbank3_load1_w[4]
.sym 14608 $abc$60912$n5989
.sym 14609 $auto$alumacc.cc:474:replace_alu$6731.C[31]
.sym 14613 $PACKER_VCC_NET_$glb_clk
.sym 14614 csrbank3_load3_w[7]
.sym 14615 $abc$60912$n5709_1
.sym 14618 basesoc_timer0_value[31]
.sym 14619 csrbank3_load3_w[4]
.sym 14620 $abc$60912$n5675
.sym 14621 csrbank3_reload2_w[3]
.sym 14623 csrbank3_load1_w[3]
.sym 14624 $abc$60912$n5715_1
.sym 14625 csrbank3_load2_w[7]
.sym 14627 csrbank3_en0_w
.sym 14628 $abc$60912$n5715_1
.sym 14629 csrbank3_load3_w[7]
.sym 14633 $abc$60912$n5989
.sym 14634 basesoc_timer0_zero_trigger
.sym 14636 csrbank3_reload2_w[3]
.sym 14640 csrbank3_reload1_w[3]
.sym 14641 basesoc_timer0_zero_trigger
.sym 14642 $abc$60912$n5965
.sym 14646 csrbank3_en0_w
.sym 14647 $abc$60912$n5709_1
.sym 14648 csrbank3_load3_w[4]
.sym 14651 csrbank3_load2_w[7]
.sym 14653 $abc$60912$n5699
.sym 14654 csrbank3_en0_w
.sym 14657 basesoc_timer0_value[31]
.sym 14659 $PACKER_VCC_NET_$glb_clk
.sym 14660 $auto$alumacc.cc:474:replace_alu$6731.C[31]
.sym 14663 csrbank3_en0_w
.sym 14664 csrbank3_load1_w[4]
.sym 14666 $abc$60912$n5677
.sym 14670 csrbank3_en0_w
.sym 14671 $abc$60912$n5675
.sym 14672 csrbank3_load1_w[3]
.sym 14674 sys_clk_$glb_clk
.sym 14675 sys_rst_$glb_sr
.sym 14676 $abc$60912$n5516
.sym 14677 storage[10][4]
.sym 14678 $abc$60912$n5528
.sym 14679 storage[10][0]
.sym 14680 $abc$60912$n5541
.sym 14681 $abc$60912$n5539
.sym 14682 $abc$60912$n5523
.sym 14683 storage[10][2]
.sym 14689 $abc$60912$n5163_1
.sym 14690 $abc$60912$n6158
.sym 14692 basesoc_timer0_value[16]
.sym 14693 basesoc_timer0_zero_trigger
.sym 14695 $abc$60912$n8013
.sym 14696 basesoc_timer0_value[30]
.sym 14697 $abc$60912$n6007
.sym 14699 csrbank3_load2_w[4]
.sym 14700 $abc$60912$n5543
.sym 14701 $abc$60912$n4662
.sym 14702 $abc$60912$n6675_1
.sym 14703 csrbank3_reload3_w[2]
.sym 14704 $abc$60912$n13
.sym 14705 $abc$60912$n10635
.sym 14706 $abc$60912$n5171_1
.sym 14707 $abc$60912$n5476
.sym 14708 csrbank3_load2_w[3]
.sym 14709 csrbank3_value1_w[4]
.sym 14710 slave_sel[2]
.sym 14711 csrbank3_load2_w[7]
.sym 14719 csrbank3_reload0_w[1]
.sym 14720 $abc$60912$n6001
.sym 14721 $abc$60912$n5497
.sym 14722 $abc$60912$n5498
.sym 14723 $abc$60912$n5551
.sym 14724 csrbank3_reload0_w[7]
.sym 14725 $abc$60912$n5165_1
.sym 14726 $abc$60912$n5549
.sym 14727 $abc$60912$n5550
.sym 14728 csrbank3_en0_w
.sym 14729 csrbank3_load2_w[1]
.sym 14731 csrbank3_reload2_w[7]
.sym 14732 $abc$60912$n5552
.sym 14733 $abc$60912$n5174_1
.sym 14735 $abc$60912$n5161
.sym 14736 csrbank3_reload3_w[1]
.sym 14737 basesoc_timer0_zero_trigger
.sym 14738 $abc$60912$n5953
.sym 14740 csrbank3_reload0_w[5]
.sym 14742 csrbank3_reload0_w[7]
.sym 14743 $abc$60912$n5155
.sym 14746 $abc$60912$n5667
.sym 14747 csrbank3_load0_w[7]
.sym 14750 $abc$60912$n5161
.sym 14751 csrbank3_load2_w[1]
.sym 14752 $abc$60912$n5497
.sym 14753 $abc$60912$n5498
.sym 14756 $abc$60912$n5165_1
.sym 14757 csrbank3_reload0_w[7]
.sym 14758 $abc$60912$n5550
.sym 14759 $abc$60912$n5551
.sym 14762 $abc$60912$n5549
.sym 14763 $abc$60912$n5155
.sym 14764 $abc$60912$n5552
.sym 14768 $abc$60912$n6001
.sym 14769 basesoc_timer0_zero_trigger
.sym 14770 csrbank3_reload2_w[7]
.sym 14774 $abc$60912$n5174_1
.sym 14775 csrbank3_reload3_w[1]
.sym 14776 csrbank3_reload0_w[1]
.sym 14777 $abc$60912$n5165_1
.sym 14780 csrbank3_reload0_w[7]
.sym 14782 $abc$60912$n5953
.sym 14783 basesoc_timer0_zero_trigger
.sym 14786 csrbank3_en0_w
.sym 14787 csrbank3_load0_w[7]
.sym 14788 $abc$60912$n5667
.sym 14792 csrbank3_reload0_w[5]
.sym 14794 $abc$60912$n5165_1
.sym 14797 sys_clk_$glb_clk
.sym 14798 sys_rst_$glb_sr
.sym 14799 csrbank3_load3_w[1]
.sym 14800 $abc$60912$n5495
.sym 14801 $abc$60912$n5544
.sym 14802 $abc$60912$n5522
.sym 14803 $abc$60912$n5512
.sym 14804 $abc$60912$n5521
.sym 14805 $abc$60912$n5542
.sym 14806 $abc$60912$n5515
.sym 14807 $abc$60912$n5165_1
.sym 14808 $abc$60912$n765
.sym 14809 csrbank5_tuning_word0_w[3]
.sym 14811 $abc$60912$n4652
.sym 14812 csrbank3_reload2_w[2]
.sym 14813 csrbank3_en0_w
.sym 14814 csrbank3_en0_w
.sym 14815 csrbank3_en0_w
.sym 14816 $abc$60912$n5168_1
.sym 14817 csrbank3_load3_w[7]
.sym 14818 $abc$60912$n4652
.sym 14819 sram_bus_dat_w[4]
.sym 14820 $abc$60912$n11022
.sym 14821 $abc$60912$n4650
.sym 14822 $abc$60912$n4695
.sym 14823 $abc$60912$n5528
.sym 14824 $abc$60912$n8904_1
.sym 14825 sram_bus_adr[3]
.sym 14826 basesoc_timer0_value[24]
.sym 14827 $abc$60912$n5527
.sym 14828 sram_bus_adr[4]
.sym 14829 $abc$60912$n5539
.sym 14830 csrbank3_value0_w[1]
.sym 14831 $abc$60912$n5523
.sym 14832 sys_rst
.sym 14833 $abc$60912$n5476
.sym 14834 $abc$60912$n5495
.sym 14842 basesoc_timer0_value[24]
.sym 14843 sram_bus_adr[2]
.sym 14844 csrbank3_load0_w[5]
.sym 14847 basesoc_timer0_value[22]
.sym 14848 csrbank3_load2_w[5]
.sym 14849 basesoc_timer0_zero_trigger
.sym 14850 $abc$60912$n5983
.sym 14851 $abc$60912$n4668
.sym 14853 $abc$60912$n5157_1
.sym 14854 basesoc_timer0_value[7]
.sym 14855 $abc$60912$n5154_1
.sym 14858 sys_rst
.sym 14860 basesoc_timer0_value[25]
.sym 14861 $abc$60912$n5081
.sym 14862 csrbank3_value3_w[0]
.sym 14867 csrbank3_reload2_w[1]
.sym 14870 $abc$60912$n5161
.sym 14874 basesoc_timer0_value[22]
.sym 14879 $abc$60912$n5161
.sym 14880 $abc$60912$n5154_1
.sym 14882 sys_rst
.sym 14885 basesoc_timer0_value[24]
.sym 14891 basesoc_timer0_value[7]
.sym 14897 csrbank3_value3_w[0]
.sym 14898 $abc$60912$n5081
.sym 14899 basesoc_timer0_zero_trigger
.sym 14900 sram_bus_adr[2]
.sym 14904 basesoc_timer0_value[25]
.sym 14909 csrbank3_reload2_w[1]
.sym 14911 basesoc_timer0_zero_trigger
.sym 14912 $abc$60912$n5983
.sym 14915 $abc$60912$n5161
.sym 14916 csrbank3_load0_w[5]
.sym 14917 csrbank3_load2_w[5]
.sym 14918 $abc$60912$n5157_1
.sym 14919 $abc$60912$n4668
.sym 14920 sys_clk_$glb_clk
.sym 14921 sys_rst_$glb_sr
.sym 14922 $abc$60912$n4662
.sym 14923 $abc$60912$n8903_1
.sym 14924 $abc$60912$n72
.sym 14925 $abc$60912$n5476
.sym 14926 $abc$60912$n70
.sym 14927 $abc$60912$n5192
.sym 14928 $abc$60912$n5193
.sym 14929 $abc$60912$n8902
.sym 14930 $abc$60912$n6124_1
.sym 14931 picorv32.cpu_state[2]
.sym 14934 sram_bus_dat_w[0]
.sym 14936 $abc$60912$n4504
.sym 14939 $abc$60912$n5159_1
.sym 14940 csrbank3_load3_w[4]
.sym 14941 $abc$60912$n2699
.sym 14942 csrbank3_value0_w[7]
.sym 14944 csrbank3_load2_w[5]
.sym 14945 $abc$60912$n5075
.sym 14946 $abc$60912$n5081
.sym 14947 $abc$60912$n5084
.sym 14948 sram_bus_dat_w[1]
.sym 14949 csrbank3_reload2_w[1]
.sym 14950 $abc$60912$n5513
.sym 14951 slave_sel_r[2]
.sym 14952 $abc$60912$n5521
.sym 14954 $abc$60912$n5542
.sym 14955 $abc$60912$n3
.sym 14956 $abc$60912$n5161
.sym 14957 $abc$60912$n4524
.sym 14965 $abc$60912$n4668
.sym 14967 csrbank3_value2_w[0]
.sym 14968 basesoc_timer0_value[16]
.sym 14969 sram_bus_adr[2]
.sym 14970 $abc$60912$n5171_1
.sym 14972 $abc$60912$n5078
.sym 14973 csrbank3_reload2_w[1]
.sym 14974 $abc$60912$n5476
.sym 14975 $abc$60912$n8573
.sym 14976 csrbank3_value3_w[1]
.sym 14978 $abc$60912$n5537_1
.sym 14981 basesoc_timer0_value[17]
.sym 14982 basesoc_timer0_value[0]
.sym 14984 csrbank3_value2_w[1]
.sym 14987 $abc$60912$n5081
.sym 14990 csrbank3_value0_w[1]
.sym 14993 $abc$60912$n5078
.sym 15005 $abc$60912$n5537_1
.sym 15008 $abc$60912$n5476
.sym 15009 $abc$60912$n5171_1
.sym 15010 csrbank3_value0_w[1]
.sym 15011 csrbank3_reload2_w[1]
.sym 15014 basesoc_timer0_value[0]
.sym 15023 basesoc_timer0_value[16]
.sym 15027 basesoc_timer0_value[17]
.sym 15032 sram_bus_adr[2]
.sym 15033 $abc$60912$n8573
.sym 15034 csrbank3_value2_w[0]
.sym 15035 $abc$60912$n5078
.sym 15038 $abc$60912$n5081
.sym 15039 $abc$60912$n5078
.sym 15040 csrbank3_value2_w[1]
.sym 15041 csrbank3_value3_w[1]
.sym 15042 $abc$60912$n4668
.sym 15043 sys_clk_$glb_clk
.sym 15044 sys_rst_$glb_sr
.sym 15045 interface3_bank_bus_dat_r[0]
.sym 15046 interface3_bank_bus_dat_r[4]
.sym 15047 interface3_bank_bus_dat_r[6]
.sym 15048 interface3_bank_bus_dat_r[5]
.sym 15050 $abc$60912$n8577_1
.sym 15051 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 15052 interface3_bank_bus_dat_r[1]
.sym 15053 $abc$60912$n4837
.sym 15054 picorv32.reg_op2[12]
.sym 15057 picorv32.reg_op2[12]
.sym 15058 $abc$60912$n4668
.sym 15060 $abc$60912$n5476
.sym 15061 $abc$60912$n5154_1
.sym 15063 $abc$60912$n11020
.sym 15064 $abc$60912$n5155
.sym 15066 $abc$60912$n5171_1
.sym 15069 $abc$60912$n72
.sym 15073 $abc$60912$n70
.sym 15075 csrbank5_tuning_word2_w[2]
.sym 15076 sys_rst
.sym 15078 sram_bus_adr[11]
.sym 15079 $abc$60912$n5078
.sym 15087 $abc$60912$n6675_1
.sym 15088 $abc$60912$n4520
.sym 15090 $abc$60912$n4688
.sym 15091 $abc$60912$n5331_1
.sym 15096 $abc$60912$n13
.sym 15099 picorv32.reg_op2[20]
.sym 15115 $abc$60912$n3
.sym 15116 $abc$60912$n11020
.sym 15121 picorv32.reg_op2[20]
.sym 15127 $abc$60912$n13
.sym 15132 $abc$60912$n6675_1
.sym 15139 $abc$60912$n11020
.sym 15145 $abc$60912$n4688
.sym 15151 $abc$60912$n5331_1
.sym 15155 $abc$60912$n3
.sym 15165 $abc$60912$n4520
.sym 15166 sys_clk_$glb_clk
.sym 15168 $abc$60912$n5084
.sym 15169 csrbank5_tuning_word2_w[2]
.sym 15170 $abc$60912$n7903_1
.sym 15171 csrbank5_tuning_word2_w[4]
.sym 15172 $abc$60912$n7897_1
.sym 15173 $abc$60912$n7897_1
.sym 15174 $abc$60912$n5155
.sym 15175 $abc$60912$n66
.sym 15176 $abc$60912$n8082
.sym 15177 $abc$60912$n6675_1
.sym 15180 $abc$60912$n8096
.sym 15181 $abc$60912$n4664
.sym 15182 $abc$60912$n5331_1
.sym 15183 spiflash_bitbang_storage_full[2]
.sym 15184 $abc$60912$n4520
.sym 15186 $abc$60912$n6158
.sym 15188 sram_bus_adr[2]
.sym 15189 interface3_bank_bus_dat_r[4]
.sym 15191 sram_bus_adr[4]
.sym 15192 spiflash_bus_adr[5]
.sym 15193 $abc$60912$n6675_1
.sym 15194 interface3_bank_bus_dat_r[5]
.sym 15199 csrbank3_load2_w[3]
.sym 15200 spiflash_bus_adr[4]
.sym 15202 slave_sel[2]
.sym 15209 sram_bus_adr[0]
.sym 15211 $abc$60912$n4594
.sym 15218 $abc$60912$n96
.sym 15220 sram_bus_dat_w[1]
.sym 15222 sram_bus_dat_w[0]
.sym 15223 $abc$60912$n98
.sym 15230 sram_bus_adr[1]
.sym 15236 sys_rst
.sym 15242 sram_bus_adr[0]
.sym 15243 sram_bus_adr[1]
.sym 15262 $abc$60912$n98
.sym 15266 sys_rst
.sym 15268 sram_bus_dat_w[0]
.sym 15273 sram_bus_dat_w[1]
.sym 15278 sram_bus_dat_w[0]
.sym 15287 $abc$60912$n96
.sym 15288 $abc$60912$n4594
.sym 15289 sys_clk_$glb_clk
.sym 15290 sys_rst_$glb_sr
.sym 15291 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 15292 $abc$60912$n7891_1
.sym 15293 csrbank5_tuning_word2_w[0]
.sym 15294 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 15295 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 15296 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 15297 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 15298 interface5_bank_bus_dat_r[0]
.sym 15299 $abc$60912$n4492
.sym 15300 basesoc_uart_phy_tx_reg[3]
.sym 15303 sram_bus_adr[0]
.sym 15305 csrbank4_ev_enable0_w[1]
.sym 15307 $abc$60912$n2699
.sym 15308 sram_bus_dat_w[5]
.sym 15310 $abc$60912$n5084
.sym 15311 $abc$60912$n6220
.sym 15312 csrbank5_tuning_word2_w[2]
.sym 15313 $abc$60912$n4524
.sym 15314 $abc$60912$n4594
.sym 15318 csrbank5_tuning_word0_w[0]
.sym 15319 csrbank5_tuning_word0_w[1]
.sym 15321 sram_bus_adr[1]
.sym 15322 csrbank5_tuning_word0_w[3]
.sym 15324 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 15334 basesoc_uart_phy_rx_busy
.sym 15335 $abc$60912$n10055
.sym 15337 sram_bus_adr[0]
.sym 15338 $abc$60912$n78
.sym 15339 $abc$60912$n10063
.sym 15343 csrbank5_tuning_word0_w[4]
.sym 15346 $abc$60912$n10061
.sym 15347 basesoc_uart_phy_tx_busy
.sym 15351 $abc$60912$n10172
.sym 15352 $abc$60912$n58
.sym 15356 sram_bus_adr[1]
.sym 15358 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 15362 csrbank5_tuning_word0_w[0]
.sym 15367 csrbank5_tuning_word0_w[4]
.sym 15371 sram_bus_adr[0]
.sym 15372 $abc$60912$n78
.sym 15373 sram_bus_adr[1]
.sym 15374 $abc$60912$n58
.sym 15379 basesoc_uart_phy_tx_busy
.sym 15380 $abc$60912$n10172
.sym 15383 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 15385 csrbank5_tuning_word0_w[0]
.sym 15389 basesoc_uart_phy_rx_busy
.sym 15390 $abc$60912$n10061
.sym 15395 $abc$60912$n10055
.sym 15398 basesoc_uart_phy_rx_busy
.sym 15401 basesoc_uart_phy_rx_busy
.sym 15402 $abc$60912$n10063
.sym 15408 $abc$60912$n58
.sym 15412 sys_clk_$glb_clk
.sym 15413 sys_rst_$glb_sr
.sym 15415 $abc$60912$n10174
.sym 15416 $abc$60912$n10176
.sym 15417 $abc$60912$n10178
.sym 15418 $abc$60912$n10180
.sym 15419 $abc$60912$n10182
.sym 15420 $abc$60912$n10184
.sym 15421 $abc$60912$n10186
.sym 15422 spiflash_bus_adr[3]
.sym 15423 $abc$60912$n10656
.sym 15427 $abc$60912$n5537
.sym 15428 $abc$60912$n2699
.sym 15430 basesoc_uart_phy_rx_busy
.sym 15432 spiflash_bus_dat_w[15]
.sym 15433 sram_bus_adr[0]
.sym 15437 csrbank5_tuning_word2_w[0]
.sym 15438 csrbank5_tuning_word2_w[0]
.sym 15439 slave_sel_r[2]
.sym 15440 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 15441 $abc$60912$n7934
.sym 15445 csrbank5_tuning_word2_w[4]
.sym 15448 $abc$60912$n4522
.sym 15449 csrbank5_tuning_word1_w[0]
.sym 15458 $abc$60912$n10071
.sym 15459 basesoc_uart_phy_rx_busy
.sym 15460 sram_bus_adr[1]
.sym 15466 sram_bus_adr[0]
.sym 15468 basesoc_uart_phy_tx_busy
.sym 15474 $abc$60912$n10178
.sym 15475 csrbank5_tuning_word1_w[2]
.sym 15476 $abc$60912$n10091
.sym 15478 csrbank5_tuning_word3_w[2]
.sym 15480 $abc$60912$n10190
.sym 15483 $abc$60912$n10180
.sym 15485 $abc$60912$n10200
.sym 15486 $abc$60912$n10095
.sym 15488 basesoc_uart_phy_rx_busy
.sym 15490 $abc$60912$n10095
.sym 15494 $abc$60912$n10091
.sym 15497 basesoc_uart_phy_rx_busy
.sym 15500 basesoc_uart_phy_tx_busy
.sym 15503 $abc$60912$n10178
.sym 15506 sram_bus_adr[1]
.sym 15507 sram_bus_adr[0]
.sym 15508 csrbank5_tuning_word3_w[2]
.sym 15509 csrbank5_tuning_word1_w[2]
.sym 15514 basesoc_uart_phy_tx_busy
.sym 15515 $abc$60912$n10180
.sym 15519 basesoc_uart_phy_rx_busy
.sym 15520 $abc$60912$n10071
.sym 15524 basesoc_uart_phy_tx_busy
.sym 15525 $abc$60912$n10200
.sym 15531 basesoc_uart_phy_tx_busy
.sym 15533 $abc$60912$n10190
.sym 15535 sys_clk_$glb_clk
.sym 15536 sys_rst_$glb_sr
.sym 15537 $abc$60912$n10188
.sym 15538 $abc$60912$n10190
.sym 15539 $abc$60912$n10192
.sym 15540 $abc$60912$n10194
.sym 15541 $abc$60912$n10196
.sym 15542 $abc$60912$n10198
.sym 15543 $abc$60912$n10200
.sym 15544 $abc$60912$n10202
.sym 15545 spiflash_bus_dat_w[16]
.sym 15546 $abc$60912$n11020
.sym 15548 picorv32.pcpi_mul.rdx[62]
.sym 15553 basesoc_uart_phy_tx_busy
.sym 15554 $abc$60912$n5538
.sym 15555 csrbank5_tuning_word0_w[7]
.sym 15556 interface3_bank_bus_dat_r[7]
.sym 15557 csrbank5_tuning_word0_w[2]
.sym 15558 $abc$60912$n5
.sym 15559 csrbank5_tuning_word0_w[6]
.sym 15560 $abc$60912$n9
.sym 15565 $PACKER_GND_NET
.sym 15568 csrbank5_tuning_word0_w[0]
.sym 15572 csrbank5_tuning_word2_w[2]
.sym 15582 basesoc_uart_phy_rx_busy
.sym 15588 $abc$60912$n10085
.sym 15589 $abc$60912$n10087
.sym 15594 $abc$60912$n10188
.sym 15596 $abc$60912$n10192
.sym 15597 $abc$60912$n10194
.sym 15601 $abc$60912$n10218
.sym 15604 $abc$60912$n10101
.sym 15606 $abc$60912$n10196
.sym 15609 basesoc_uart_phy_tx_busy
.sym 15613 basesoc_uart_phy_rx_busy
.sym 15614 $abc$60912$n10101
.sym 15617 $abc$60912$n10085
.sym 15618 basesoc_uart_phy_rx_busy
.sym 15623 basesoc_uart_phy_tx_busy
.sym 15626 $abc$60912$n10196
.sym 15629 $abc$60912$n10218
.sym 15630 basesoc_uart_phy_tx_busy
.sym 15635 basesoc_uart_phy_tx_busy
.sym 15637 $abc$60912$n10192
.sym 15641 $abc$60912$n10194
.sym 15644 basesoc_uart_phy_tx_busy
.sym 15647 basesoc_uart_phy_tx_busy
.sym 15649 $abc$60912$n10188
.sym 15654 basesoc_uart_phy_rx_busy
.sym 15656 $abc$60912$n10087
.sym 15658 sys_clk_$glb_clk
.sym 15659 sys_rst_$glb_sr
.sym 15660 $abc$60912$n10204
.sym 15661 $abc$60912$n10206
.sym 15662 $abc$60912$n10208
.sym 15663 $abc$60912$n10210
.sym 15664 $abc$60912$n10212
.sym 15665 $abc$60912$n10214
.sym 15666 $abc$60912$n10216
.sym 15667 $abc$60912$n10218
.sym 15672 csrbank5_tuning_word1_w[5]
.sym 15673 sram_bus_dat_w[7]
.sym 15674 $abc$60912$n5198
.sym 15678 $abc$60912$n4520
.sym 15680 csrbank5_tuning_word1_w[2]
.sym 15681 sram_bus_adr[1]
.sym 15685 csrbank5_tuning_word3_w[5]
.sym 15687 csrbank5_tuning_word1_w[3]
.sym 15688 csrbank5_tuning_word2_w[6]
.sym 15692 csrbank5_tuning_word2_w[1]
.sym 15693 csrbank5_tuning_word1_w[1]
.sym 15695 csrbank3_load2_w[3]
.sym 15702 $abc$60912$n10099
.sym 15704 $abc$60912$n10103
.sym 15708 $abc$60912$n10111
.sym 15710 basesoc_uart_phy_rx_busy
.sym 15713 $abc$60912$n10105
.sym 15719 basesoc_uart_phy_tx_busy
.sym 15720 $abc$60912$n10210
.sym 15721 $abc$60912$n10212
.sym 15722 $abc$60912$n10214
.sym 15727 $abc$60912$n10208
.sym 15734 basesoc_uart_phy_tx_busy
.sym 15735 $abc$60912$n10208
.sym 15740 $abc$60912$n10099
.sym 15743 basesoc_uart_phy_rx_busy
.sym 15746 basesoc_uart_phy_rx_busy
.sym 15749 $abc$60912$n10111
.sym 15754 $abc$60912$n10214
.sym 15755 basesoc_uart_phy_tx_busy
.sym 15758 basesoc_uart_phy_rx_busy
.sym 15759 $abc$60912$n10103
.sym 15764 $abc$60912$n10105
.sym 15767 basesoc_uart_phy_rx_busy
.sym 15770 basesoc_uart_phy_tx_busy
.sym 15772 $abc$60912$n10212
.sym 15778 $abc$60912$n10210
.sym 15779 basesoc_uart_phy_tx_busy
.sym 15781 sys_clk_$glb_clk
.sym 15782 sys_rst_$glb_sr
.sym 15783 $abc$60912$n10220
.sym 15784 $abc$60912$n10222
.sym 15785 $abc$60912$n10224
.sym 15786 $abc$60912$n10226
.sym 15787 $abc$60912$n10228
.sym 15788 $abc$60912$n10230
.sym 15789 $abc$60912$n10232
.sym 15790 $abc$60912$n10234
.sym 15792 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 15798 $abc$60912$n6126_1
.sym 15801 csrbank5_tuning_word2_w[3]
.sym 15802 picorv32.cpuregs_rs1[23]
.sym 15803 sram_bus_dat_w[3]
.sym 15806 basesoc_uart_phy_rx_busy
.sym 15809 csrbank5_tuning_word0_w[3]
.sym 15811 csrbank5_tuning_word0_w[1]
.sym 15812 sram_bus_dat_w[7]
.sym 15813 $abc$60912$n1
.sym 15814 sram_bus_dat_w[1]
.sym 15816 sram_bus_adr[1]
.sym 15817 csrbank5_tuning_word0_w[0]
.sym 15827 sram_bus_adr[1]
.sym 15828 sram_bus_adr[0]
.sym 15831 $abc$60912$n10222
.sym 15832 basesoc_uart_phy_tx_busy
.sym 15835 csrbank5_tuning_word0_w[3]
.sym 15839 csrbank5_tuning_word1_w[5]
.sym 15840 $abc$60912$n10220
.sym 15841 csrbank5_tuning_word2_w[3]
.sym 15845 csrbank5_tuning_word3_w[5]
.sym 15849 $abc$60912$n78
.sym 15851 $abc$60912$n10226
.sym 15854 $abc$60912$n10232
.sym 15858 basesoc_uart_phy_tx_busy
.sym 15860 $abc$60912$n10232
.sym 15863 sram_bus_adr[1]
.sym 15864 sram_bus_adr[0]
.sym 15865 csrbank5_tuning_word2_w[3]
.sym 15866 csrbank5_tuning_word0_w[3]
.sym 15869 csrbank5_tuning_word1_w[5]
.sym 15870 csrbank5_tuning_word3_w[5]
.sym 15871 sram_bus_adr[0]
.sym 15872 sram_bus_adr[1]
.sym 15875 basesoc_uart_phy_tx_busy
.sym 15877 $abc$60912$n10222
.sym 15887 basesoc_uart_phy_tx_busy
.sym 15888 $abc$60912$n10226
.sym 15893 $abc$60912$n10220
.sym 15896 basesoc_uart_phy_tx_busy
.sym 15900 $abc$60912$n78
.sym 15904 sys_clk_$glb_clk
.sym 15905 sys_rst_$glb_sr
.sym 15906 $auto$alumacc.cc:474:replace_alu$6689.C[32]
.sym 15907 csrbank5_tuning_word1_w[3]
.sym 15908 csrbank3_load2_w[7]
.sym 15909 csrbank3_load2_w[0]
.sym 15910 csrbank5_tuning_word1_w[1]
.sym 15911 csrbank3_load2_w[3]
.sym 15912 csrbank3_load2_w[1]
.sym 15913 $abc$60912$n7895
.sym 15921 csrbank5_tuning_word3_w[7]
.sym 15922 $abc$60912$n7900_1
.sym 15923 sram_bus_adr[1]
.sym 15924 sram_bus_adr[0]
.sym 15927 csrbank5_tuning_word3_w[2]
.sym 15936 $abc$60912$n4522
.sym 15949 csrbank5_tuning_word0_w[1]
.sym 15952 sram_bus_adr[0]
.sym 15959 $abc$60912$n11
.sym 15968 $abc$60912$n68
.sym 15974 $abc$60912$n4524
.sym 15976 sram_bus_adr[1]
.sym 15998 sram_bus_adr[0]
.sym 15999 csrbank5_tuning_word0_w[1]
.sym 16000 $abc$60912$n68
.sym 16001 sram_bus_adr[1]
.sym 16005 $abc$60912$n68
.sym 16010 $abc$60912$n11
.sym 16026 $abc$60912$n4524
.sym 16027 sys_clk_$glb_clk
.sym 16029 $abc$60912$n7339_1
.sym 16032 $abc$60912$n7156
.sym 16033 $abc$60912$n102
.sym 16034 $abc$60912$n60
.sym 16038 $abc$60912$n4654
.sym 16055 csrbank5_tuning_word0_w[0]
.sym 16056 $abc$60912$n7894_1
.sym 16057 $PACKER_GND_NET
.sym 16081 $abc$60912$n4520
.sym 16083 sram_bus_dat_w[3]
.sym 16084 sram_bus_dat_w[1]
.sym 16095 sram_bus_dat_w[0]
.sym 16112 sram_bus_dat_w[3]
.sym 16116 sram_bus_dat_w[1]
.sym 16134 sram_bus_dat_w[0]
.sym 16149 $abc$60912$n4520
.sym 16150 sys_clk_$glb_clk
.sym 16151 sys_rst_$glb_sr
.sym 16153 regs0
.sym 16161 picorv32.cpuregs_rs1[21]
.sym 16169 $abc$60912$n4520
.sym 16170 $abc$60912$n11
.sym 16175 sram_bus_dat_w[7]
.sym 16217 $PACKER_GND_NET
.sym 16265 $PACKER_GND_NET
.sym 16272 $abc$60912$n765_$glb_ce
.sym 16273 sys_clk_$glb_clk
.sym 16279 picorv32.reg_next_pc[12]
.sym 16377 $abc$60912$n5803
.sym 16394 picorv32.pcpi_mul.rd[45]
.sym 16503 $abc$60912$n6735_1
.sym 16505 picorv32.pcpi_mul.rdx[42]
.sym 16508 $abc$60912$n10410
.sym 16509 $abc$60912$n11784
.sym 16510 picorv32.pcpi_mul.rdx[41]
.sym 16512 spiflash_bus_adr[5]
.sym 16515 spiflash_bus_adr[5]
.sym 16552 picorv32.pcpi_mul.rd[9]
.sym 16557 $PACKER_GND_NET
.sym 16580 picorv32.pcpi_mul.rd[7]
.sym 16582 $abc$60912$n5803
.sym 16588 $abc$60912$n4954
.sym 16601 picorv32.pcpi_mul.rd[39]
.sym 16606 picorv32.pcpi_mul.rd[9]
.sym 16609 picorv32.pcpi_mul.rd[41]
.sym 16625 picorv32.pcpi_mul.rd[7]
.sym 16626 $abc$60912$n4954
.sym 16628 picorv32.pcpi_mul.rd[39]
.sym 16655 picorv32.pcpi_mul.rd[9]
.sym 16656 picorv32.pcpi_mul.rd[41]
.sym 16657 $abc$60912$n4954
.sym 16659 $abc$60912$n5803
.sym 16660 sys_clk_$glb_clk
.sym 16663 picorv32.pcpi_mul.rd[42]
.sym 16664 picorv32.pcpi_mul.rd[43]
.sym 16665 $auto$maccmap.cc:240:synth$10709.C[4]
.sym 16666 $abc$60912$n11788
.sym 16667 picorv32.pcpi_mul.rd[41]
.sym 16668 picorv32.pcpi_mul.rdx[48]
.sym 16669 $abc$60912$n11785
.sym 16670 picorv32.pcpi_mul.rd[7]
.sym 16671 picorv32.reg_op1[21]
.sym 16673 picorv32.pcpi_mul.rd[7]
.sym 16693 picorv32.pcpi_mul.rd[46]
.sym 16695 picorv32.pcpi_mul.rd[47]
.sym 16696 picorv32.pcpi_mul.rs2[46]
.sym 16703 picorv32.pcpi_mul.rs2[46]
.sym 16706 picorv32.reg_op2[31]
.sym 16713 picorv32.pcpi_mul.rd[47]
.sym 16715 picorv32.pcpi_mul.instr_rs2_signed
.sym 16716 picorv32.pcpi_mul.rs2[40]
.sym 16717 picorv32.pcpi_mul.rs2[47]
.sym 16718 picorv32.pcpi_mul.mul_waiting
.sym 16721 picorv32.pcpi_mul.rdx[47]
.sym 16723 $PACKER_GND_NET
.sym 16730 picorv32.pcpi_mul.rs2[41]
.sym 16732 picorv32.pcpi_mul.rs2[42]
.sym 16734 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16738 $PACKER_GND_NET
.sym 16742 picorv32.pcpi_mul.rd[47]
.sym 16743 picorv32.pcpi_mul.rdx[47]
.sym 16744 picorv32.pcpi_mul.rs2[47]
.sym 16745 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16750 $PACKER_GND_NET
.sym 16754 picorv32.reg_op2[31]
.sym 16755 picorv32.pcpi_mul.mul_waiting
.sym 16756 picorv32.pcpi_mul.instr_rs2_signed
.sym 16757 picorv32.pcpi_mul.rs2[40]
.sym 16760 picorv32.pcpi_mul.rdx[47]
.sym 16761 picorv32.pcpi_mul.rs2[47]
.sym 16762 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16763 picorv32.pcpi_mul.rd[47]
.sym 16766 picorv32.pcpi_mul.instr_rs2_signed
.sym 16767 picorv32.pcpi_mul.mul_waiting
.sym 16768 picorv32.reg_op2[31]
.sym 16769 picorv32.pcpi_mul.rs2[41]
.sym 16772 picorv32.pcpi_mul.rs2[46]
.sym 16773 picorv32.reg_op2[31]
.sym 16774 picorv32.pcpi_mul.mul_waiting
.sym 16775 picorv32.pcpi_mul.instr_rs2_signed
.sym 16778 picorv32.reg_op2[31]
.sym 16779 picorv32.pcpi_mul.mul_waiting
.sym 16780 picorv32.pcpi_mul.instr_rs2_signed
.sym 16781 picorv32.pcpi_mul.rs2[42]
.sym 16782 $abc$60912$n765_$glb_ce
.sym 16783 sys_clk_$glb_clk
.sym 16785 $abc$60912$n10456
.sym 16786 $abc$60912$n11789
.sym 16787 picorv32.pcpi_mul.rdx[52]
.sym 16788 picorv32.pcpi_mul.rd[52]
.sym 16789 picorv32.pcpi_mul.rd[48]
.sym 16790 $abc$60912$n11786
.sym 16791 $abc$60912$n11611
.sym 16792 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16796 picorv32.pcpi_mul.rd[23]
.sym 16804 picorv32.pcpi_mul.mul_waiting
.sym 16811 picorv32.pcpi_mul.rdx[44]
.sym 16814 picorv32.pcpi_mul.rd[19]
.sym 16818 $PACKER_GND_NET
.sym 16819 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 16820 picorv32.reg_op2[31]
.sym 16827 $abc$60912$n11745
.sym 16828 $abc$60912$n11741
.sym 16830 $abc$60912$n10442
.sym 16832 $abc$60912$n11744
.sym 16833 $abc$60912$n11740
.sym 16834 picorv32.pcpi_mul.rdx[45]
.sym 16835 picorv32.pcpi_mul.rs2[45]
.sym 16837 $auto$maccmap.cc:240:synth$10709.C[4]
.sym 16847 $abc$60912$n11786
.sym 16848 picorv32.pcpi_mul.rd[45]
.sym 16849 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16852 $abc$60912$n10444
.sym 16858 $auto$maccmap.cc:240:synth$11585.C[2]
.sym 16860 $abc$60912$n10444
.sym 16861 $abc$60912$n10442
.sym 16864 $auto$maccmap.cc:240:synth$11585.C[3]
.sym 16866 $abc$60912$n11744
.sym 16867 $abc$60912$n11740
.sym 16868 $auto$maccmap.cc:240:synth$11585.C[2]
.sym 16870 $nextpnr_ICESTORM_LC_75$I3
.sym 16872 $abc$60912$n11745
.sym 16873 $abc$60912$n11741
.sym 16874 $auto$maccmap.cc:240:synth$11585.C[3]
.sym 16880 $nextpnr_ICESTORM_LC_75$I3
.sym 16883 picorv32.pcpi_mul.rs2[45]
.sym 16884 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16885 picorv32.pcpi_mul.rd[45]
.sym 16886 picorv32.pcpi_mul.rdx[45]
.sym 16889 $abc$60912$n11786
.sym 16890 $auto$maccmap.cc:240:synth$10709.C[4]
.sym 16895 $abc$60912$n10442
.sym 16896 $abc$60912$n10444
.sym 16901 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16902 picorv32.pcpi_mul.rs2[45]
.sym 16903 picorv32.pcpi_mul.rdx[45]
.sym 16904 picorv32.pcpi_mul.rd[45]
.sym 16905 $abc$60912$n765_$glb_ce
.sym 16906 sys_clk_$glb_clk
.sym 16907 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 16908 picorv32.pcpi_mul.rdx[53]
.sym 16909 $abc$60912$n11608
.sym 16910 picorv32.pcpi_mul.rdx[54]
.sym 16911 picorv32.pcpi_mul.rs2[54]
.sym 16912 $abc$60912$n11609
.sym 16913 $abc$60912$n10454
.sym 16914 $abc$60912$n11612
.sym 16915 picorv32.pcpi_mul.rs2[55]
.sym 16923 picorv32.pcpi_mul.rd[52]
.sym 16924 spiflash_bus_dat_w[24]
.sym 16936 picorv32.pcpi_mul.rd[48]
.sym 16938 picorv32.pcpi_mul.rd[9]
.sym 16952 picorv32.pcpi_mul.rs2[36]
.sym 16956 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16958 picorv32.pcpi_mul.rd[46]
.sym 16959 picorv32.reg_op2[31]
.sym 16960 picorv32.pcpi_mul.instr_rs2_signed
.sym 16962 picorv32.pcpi_mul.rs2[46]
.sym 16963 picorv32.pcpi_mul.rs2[43]
.sym 16966 picorv32.pcpi_mul.rs2[45]
.sym 16973 picorv32.pcpi_mul.rs2[44]
.sym 16976 picorv32.pcpi_mul.mul_waiting
.sym 16979 picorv32.pcpi_mul.rdx[46]
.sym 16982 picorv32.pcpi_mul.instr_rs2_signed
.sym 16983 picorv32.pcpi_mul.rs2[43]
.sym 16984 picorv32.pcpi_mul.mul_waiting
.sym 16985 picorv32.reg_op2[31]
.sym 16988 picorv32.reg_op2[31]
.sym 16989 picorv32.pcpi_mul.instr_rs2_signed
.sym 16990 picorv32.pcpi_mul.rs2[44]
.sym 16991 picorv32.pcpi_mul.mul_waiting
.sym 16994 picorv32.pcpi_mul.rs2[46]
.sym 16995 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 16996 picorv32.pcpi_mul.rd[46]
.sym 16997 picorv32.pcpi_mul.rdx[46]
.sym 17000 picorv32.reg_op2[31]
.sym 17001 picorv32.pcpi_mul.mul_waiting
.sym 17002 picorv32.pcpi_mul.rs2[36]
.sym 17003 picorv32.pcpi_mul.instr_rs2_signed
.sym 17012 picorv32.reg_op2[31]
.sym 17013 picorv32.pcpi_mul.instr_rs2_signed
.sym 17014 picorv32.pcpi_mul.rs2[45]
.sym 17015 picorv32.pcpi_mul.mul_waiting
.sym 17018 picorv32.pcpi_mul.rd[46]
.sym 17019 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17020 picorv32.pcpi_mul.rs2[46]
.sym 17021 picorv32.pcpi_mul.rdx[46]
.sym 17027 picorv32.pcpi_mul.instr_rs2_signed
.sym 17028 $abc$60912$n765_$glb_ce
.sym 17029 sys_clk_$glb_clk
.sym 17032 picorv32.pcpi_mul.rd[54]
.sym 17033 picorv32.pcpi_mul.rd[55]
.sym 17034 $auto$maccmap.cc:240:synth$11652.C[4]
.sym 17035 $abc$60912$n11610
.sym 17036 picorv32.pcpi_mul.rd[36]
.sym 17037 picorv32.pcpi_mul.rd[53]
.sym 17038 $abc$60912$n11613
.sym 17044 $abc$60912$n4954
.sym 17051 picorv32.pcpi_mul.rd[38]
.sym 17052 picorv32.pcpi_mul.rd[14]
.sym 17061 picorv32.pcpi_mul.rs2[35]
.sym 17065 picorv32.pcpi_mul.rs2[55]
.sym 17072 picorv32.pcpi_mul.mul_waiting
.sym 17075 picorv32.pcpi_mul.rdx[36]
.sym 17079 picorv32.pcpi_mul.rs2[35]
.sym 17080 picorv32.pcpi_mul.rs2[44]
.sym 17082 $abc$60912$n9181
.sym 17083 picorv32.pcpi_mul.rdx[44]
.sym 17084 picorv32.pcpi_mul.rd[44]
.sym 17085 picorv32.pcpi_mul.rs2[44]
.sym 17086 picorv32.pcpi_mul.mul_waiting
.sym 17087 picorv32.pcpi_mul.instr_rs2_signed
.sym 17090 picorv32.reg_op2[31]
.sym 17093 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17099 picorv32.pcpi_mul.rs2[36]
.sym 17100 picorv32.pcpi_mul.rs1[45]
.sym 17101 picorv32.pcpi_mul.rd[36]
.sym 17102 picorv32.pcpi_mul.rs1[44]
.sym 17103 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17105 picorv32.pcpi_mul.rs2[36]
.sym 17106 picorv32.pcpi_mul.rdx[36]
.sym 17107 picorv32.pcpi_mul.rd[36]
.sym 17108 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17111 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17112 picorv32.pcpi_mul.rdx[44]
.sym 17113 picorv32.pcpi_mul.rd[44]
.sym 17114 picorv32.pcpi_mul.rs2[44]
.sym 17117 picorv32.pcpi_mul.rs2[36]
.sym 17118 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17119 picorv32.pcpi_mul.rd[36]
.sym 17120 picorv32.pcpi_mul.rdx[36]
.sym 17123 picorv32.pcpi_mul.mul_waiting
.sym 17124 picorv32.reg_op2[31]
.sym 17125 picorv32.pcpi_mul.rs2[35]
.sym 17126 picorv32.pcpi_mul.instr_rs2_signed
.sym 17129 picorv32.pcpi_mul.mul_waiting
.sym 17130 picorv32.pcpi_mul.rs1[44]
.sym 17132 $abc$60912$n9181
.sym 17135 picorv32.pcpi_mul.rs2[44]
.sym 17136 picorv32.pcpi_mul.rdx[44]
.sym 17137 picorv32.pcpi_mul.rd[44]
.sym 17138 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17142 $abc$60912$n9181
.sym 17143 picorv32.pcpi_mul.mul_waiting
.sym 17144 picorv32.pcpi_mul.rs1[45]
.sym 17151 $abc$60912$n765_$glb_ce
.sym 17152 sys_clk_$glb_clk
.sym 17155 picorv32.pcpi_mul.rd[58]
.sym 17156 picorv32.pcpi_mul.rd[59]
.sym 17157 $auto$maccmap.cc:240:synth$11513.C[4]
.sym 17158 $abc$60912$n10434
.sym 17159 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17160 picorv32.pcpi_mul.rd[57]
.sym 17161 $abc$60912$n11696
.sym 17170 $abc$60912$n9181
.sym 17174 picorv32.pcpi_mul.rd[17]
.sym 17177 picorv32.pcpi_mul.rdx[55]
.sym 17180 picorv32.pcpi_mul.rd[18]
.sym 17183 picorv32.pcpi_mul.instr_rs2_signed
.sym 17185 picorv32.pcpi_mul_rd[20]
.sym 17186 picorv32.pcpi_mul.rd[6]
.sym 17188 picorv32.pcpi_mul.rd[10]
.sym 17195 picorv32.pcpi_mul.rdx[56]
.sym 17200 $abc$60912$n11743
.sym 17202 picorv32.pcpi_mul.rd[56]
.sym 17203 $abc$60912$n11808
.sym 17204 $abc$60912$n11472
.sym 17206 $auto$maccmap.cc:240:synth$11652.C[4]
.sym 17207 $abc$60912$n11610
.sym 17211 $abc$60912$n11698
.sym 17214 $auto$maccmap.cc:240:synth$11513.C[4]
.sym 17216 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17217 picorv32.pcpi_mul.rs2[56]
.sym 17226 $auto$maccmap.cc:240:synth$11453.C[4]
.sym 17228 $auto$maccmap.cc:240:synth$11652.C[4]
.sym 17231 $abc$60912$n11610
.sym 17237 $abc$60912$n11472
.sym 17240 picorv32.pcpi_mul.rs2[56]
.sym 17241 picorv32.pcpi_mul.rd[56]
.sym 17242 picorv32.pcpi_mul.rdx[56]
.sym 17243 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17247 $auto$maccmap.cc:240:synth$11453.C[4]
.sym 17248 $abc$60912$n11808
.sym 17253 $abc$60912$n11743
.sym 17259 $abc$60912$n11698
.sym 17260 $auto$maccmap.cc:240:synth$11513.C[4]
.sym 17270 picorv32.pcpi_mul.rd[56]
.sym 17271 picorv32.pcpi_mul.rdx[56]
.sym 17272 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17273 picorv32.pcpi_mul.rs2[56]
.sym 17274 $abc$60912$n765_$glb_ce
.sym 17275 sys_clk_$glb_clk
.sym 17276 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17277 $abc$60912$n11697
.sym 17278 $abc$60912$n11700
.sym 17279 picorv32.pcpi_mul.rdx[57]
.sym 17280 picorv32.pcpi_mul.rdx[25]
.sym 17281 picorv32.pcpi_mul.rdx[19]
.sym 17282 picorv32.pcpi_mul.rdx[58]
.sym 17283 picorv32.pcpi_mul.rs2[56]
.sym 17284 $abc$60912$n11077
.sym 17286 $abc$60912$n7473
.sym 17288 slave_sel_r[2]
.sym 17292 picorv32.cpuregs_rs1[24]
.sym 17293 picorv32.pcpi_mul.rd[60]
.sym 17300 picorv32.pcpi_mul.rd[23]
.sym 17301 picorv32.pcpi_mul.rs2[20]
.sym 17302 picorv32.pcpi_mul.rd[11]
.sym 17303 picorv32.pcpi_mul_rd[13]
.sym 17304 picorv32.pcpi_mul.rd[22]
.sym 17310 picorv32.pcpi_mul.rd[19]
.sym 17311 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 17312 picorv32.pcpi_mul.rs2[18]
.sym 17319 picorv32.pcpi_mul.rd[12]
.sym 17320 $abc$60912$n4954
.sym 17321 picorv32.pcpi_mul.rd[52]
.sym 17323 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17325 picorv32.pcpi_mul.rd[40]
.sym 17327 picorv32.pcpi_mul.rd[13]
.sym 17328 $abc$60912$n4954
.sym 17329 $abc$60912$n5803
.sym 17330 picorv32.pcpi_mul.rd[44]
.sym 17331 picorv32.pcpi_mul.rd[8]
.sym 17334 picorv32.pcpi_mul.rdx[35]
.sym 17337 picorv32.pcpi_mul.rd[56]
.sym 17338 picorv32.pcpi_mul.rs2[35]
.sym 17340 picorv32.pcpi_mul.rd[20]
.sym 17344 picorv32.pcpi_mul.rd[35]
.sym 17345 picorv32.pcpi_mul.rd[24]
.sym 17346 picorv32.pcpi_mul.rd[45]
.sym 17351 picorv32.pcpi_mul.rdx[35]
.sym 17352 picorv32.pcpi_mul.rd[35]
.sym 17353 picorv32.pcpi_mul.rs2[35]
.sym 17354 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17357 picorv32.pcpi_mul.rd[52]
.sym 17359 $abc$60912$n4954
.sym 17360 picorv32.pcpi_mul.rd[20]
.sym 17363 $abc$60912$n4954
.sym 17364 picorv32.pcpi_mul.rd[56]
.sym 17365 picorv32.pcpi_mul.rd[24]
.sym 17369 picorv32.pcpi_mul.rd[12]
.sym 17371 picorv32.pcpi_mul.rd[44]
.sym 17372 $abc$60912$n4954
.sym 17381 picorv32.pcpi_mul.rd[45]
.sym 17382 picorv32.pcpi_mul.rd[13]
.sym 17383 $abc$60912$n4954
.sym 17393 picorv32.pcpi_mul.rd[40]
.sym 17395 $abc$60912$n4954
.sym 17396 picorv32.pcpi_mul.rd[8]
.sym 17397 $abc$60912$n5803
.sym 17398 sys_clk_$glb_clk
.sym 17400 picorv32.pcpi_mul.rd[28]
.sym 17401 $abc$60912$n11655
.sym 17402 $abc$60912$n11635
.sym 17403 picorv32.pcpi_mul.rd[24]
.sym 17404 $abc$60912$n10448
.sym 17405 $abc$60912$n11631
.sym 17406 picorv32.pcpi_mul.rdx[28]
.sym 17407 $abc$60912$n11632
.sym 17413 picorv32.pcpi_mul.rs2[56]
.sym 17414 picorv32.pcpi_mul.rs2[58]
.sym 17418 picorv32.pcpi_mul_rd[24]
.sym 17420 picorv32.pcpi_mul_rd[12]
.sym 17423 picorv32.pcpi_mul.rd[13]
.sym 17424 picorv32.pcpi_mul.rd[48]
.sym 17427 $abc$60912$n11068
.sym 17429 picorv32.pcpi_mul.rs2[28]
.sym 17434 picorv32.pcpi_mul.rd[9]
.sym 17435 picorv32.pcpi_mul.rd[0]
.sym 17439 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17442 picorv32.pcpi_mul.rdx[18]
.sym 17447 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17448 $abc$60912$n11631
.sym 17450 picorv32.pcpi_mul.rs2[18]
.sym 17452 $abc$60912$n10452
.sym 17453 picorv32.pcpi_mul.rs2[17]
.sym 17456 $abc$60912$n11634
.sym 17458 picorv32.pcpi_mul.rd[18]
.sym 17459 $abc$60912$n11635
.sym 17462 $abc$60912$n11630
.sym 17463 picorv32.pcpi_mul.rd[17]
.sym 17465 picorv32.pcpi_mul.rdx[17]
.sym 17469 $abc$60912$n10450
.sym 17473 $auto$maccmap.cc:240:synth$11633.C[2]
.sym 17475 $abc$60912$n10450
.sym 17476 $abc$60912$n10452
.sym 17479 $auto$maccmap.cc:240:synth$11633.C[3]
.sym 17481 $abc$60912$n11634
.sym 17482 $abc$60912$n11630
.sym 17483 $auto$maccmap.cc:240:synth$11633.C[2]
.sym 17485 $nextpnr_ICESTORM_LC_77$I3
.sym 17487 $abc$60912$n11631
.sym 17488 $abc$60912$n11635
.sym 17489 $auto$maccmap.cc:240:synth$11633.C[3]
.sym 17495 $nextpnr_ICESTORM_LC_77$I3
.sym 17498 picorv32.pcpi_mul.rd[17]
.sym 17499 picorv32.pcpi_mul.rs2[17]
.sym 17500 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17501 picorv32.pcpi_mul.rdx[17]
.sym 17504 picorv32.pcpi_mul.rs2[17]
.sym 17505 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17506 picorv32.pcpi_mul.rdx[17]
.sym 17507 picorv32.pcpi_mul.rd[17]
.sym 17510 $abc$60912$n10452
.sym 17511 $abc$60912$n10450
.sym 17516 picorv32.pcpi_mul.rd[18]
.sym 17517 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17518 picorv32.pcpi_mul.rdx[18]
.sym 17519 picorv32.pcpi_mul.rs2[18]
.sym 17520 $abc$60912$n765_$glb_ce
.sym 17521 sys_clk_$glb_clk
.sym 17522 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17523 sram_bus_dat_w[3]
.sym 17524 picorv32.pcpi_mul_rd[21]
.sym 17525 picorv32.pcpi_mul_rd[0]
.sym 17526 $abc$60912$n6801
.sym 17527 $abc$60912$n11721
.sym 17528 picorv32.pcpi_mul_rd[2]
.sym 17529 picorv32.pcpi_mul_rd[16]
.sym 17530 $abc$60912$n10468
.sym 17532 spiflash_bus_adr[4]
.sym 17534 csrbank3_load2_w[4]
.sym 17536 picorv32.pcpi_mul.rd[15]
.sym 17538 $abc$60912$n9181
.sym 17540 spiflash_bus_adr[7]
.sym 17548 $PACKER_GND_NET
.sym 17555 picorv32.pcpi_mul.rdx[24]
.sym 17561 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17564 picorv32.pcpi_mul.rs2[16]
.sym 17566 $abc$60912$n11567
.sym 17569 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17571 $abc$60912$n11632
.sym 17573 picorv32.pcpi_mul.rs2[20]
.sym 17575 $auto$maccmap.cc:240:synth$11633.C[4]
.sym 17576 picorv32.pcpi_mul.rdx[16]
.sym 17577 picorv32.pcpi_mul.rd[16]
.sym 17578 $abc$60912$n11633
.sym 17580 picorv32.pcpi_mul.rdx[20]
.sym 17586 $abc$60912$n11676
.sym 17587 picorv32.pcpi_mul.rd[20]
.sym 17595 $auto$maccmap.cc:240:synth$11564.C[4]
.sym 17599 $auto$maccmap.cc:240:synth$11633.C[4]
.sym 17600 $abc$60912$n11632
.sym 17603 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17604 picorv32.pcpi_mul.rdx[20]
.sym 17605 picorv32.pcpi_mul.rd[20]
.sym 17606 picorv32.pcpi_mul.rs2[20]
.sym 17609 picorv32.pcpi_mul.rs2[20]
.sym 17610 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17611 picorv32.pcpi_mul.rdx[20]
.sym 17612 picorv32.pcpi_mul.rd[20]
.sym 17615 picorv32.pcpi_mul.rdx[16]
.sym 17616 picorv32.pcpi_mul.rs2[16]
.sym 17617 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17618 picorv32.pcpi_mul.rd[16]
.sym 17621 $abc$60912$n11676
.sym 17623 $auto$maccmap.cc:240:synth$11564.C[4]
.sym 17627 $abc$60912$n11633
.sym 17633 picorv32.pcpi_mul.rd[16]
.sym 17634 picorv32.pcpi_mul.rdx[16]
.sym 17635 picorv32.pcpi_mul.rs2[16]
.sym 17636 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17642 $abc$60912$n11567
.sym 17643 $abc$60912$n765_$glb_ce
.sym 17644 sys_clk_$glb_clk
.sym 17645 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17646 picorv32.pcpi_mul.rd[5]
.sym 17647 picorv32.reg_op2[13]
.sym 17648 picorv32.pcpi_mul.rdx[24]
.sym 17650 picorv32.pcpi_mul.rd[4]
.sym 17651 picorv32.pcpi_mul.rd[0]
.sym 17652 $abc$60912$n11676
.sym 17653 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 17655 $abc$60912$n4775
.sym 17657 sram_bus_dat_w[3]
.sym 17658 picorv32.pcpi_mul.rd[34]
.sym 17660 picorv32.pcpi_mul.rs1[57]
.sym 17661 picorv32.pcpi_mul.rs2[18]
.sym 17662 $abc$60912$n10464
.sym 17664 $abc$60912$n4954
.sym 17665 $abc$60912$n4954
.sym 17666 $abc$60912$n11001
.sym 17667 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 17669 picorv32.pcpi_mul.rs2[17]
.sym 17670 picorv32.pcpi_mul_rd[0]
.sym 17672 $abc$60912$n10416
.sym 17673 $abc$60912$n2702
.sym 17674 csrbank3_reload0_w[3]
.sym 17676 $auto$maccmap.cc:240:synth$11667.C[4]
.sym 17677 picorv32.pcpi_mul.rd[6]
.sym 17680 picorv32.pcpi_mul.rd[10]
.sym 17684 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17687 $abc$60912$n11767
.sym 17690 $abc$60912$n11763
.sym 17691 $abc$60912$n11764
.sym 17692 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17693 $abc$60912$n10430
.sym 17695 $abc$60912$n10432
.sym 17698 $auto$maccmap.cc:240:synth$11487.C[4]
.sym 17701 $abc$60912$n11766
.sym 17703 picorv32.pcpi_mul.rdx[9]
.sym 17707 $abc$60912$n11762
.sym 17711 picorv32.pcpi_mul.rs2[9]
.sym 17716 picorv32.pcpi_mul.rd[9]
.sym 17719 $auto$maccmap.cc:240:synth$11487.C[2]
.sym 17721 $abc$60912$n10432
.sym 17722 $abc$60912$n10430
.sym 17725 $auto$maccmap.cc:240:synth$11487.C[3]
.sym 17727 $abc$60912$n11762
.sym 17728 $abc$60912$n11766
.sym 17729 $auto$maccmap.cc:240:synth$11487.C[2]
.sym 17731 $nextpnr_ICESTORM_LC_72$I3
.sym 17733 $abc$60912$n11763
.sym 17734 $abc$60912$n11767
.sym 17735 $auto$maccmap.cc:240:synth$11487.C[3]
.sym 17741 $nextpnr_ICESTORM_LC_72$I3
.sym 17744 picorv32.pcpi_mul.rdx[9]
.sym 17745 picorv32.pcpi_mul.rs2[9]
.sym 17746 picorv32.pcpi_mul.rd[9]
.sym 17747 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17751 $abc$60912$n10430
.sym 17752 $abc$60912$n10432
.sym 17756 picorv32.pcpi_mul.rdx[9]
.sym 17757 picorv32.pcpi_mul.rs2[9]
.sym 17758 picorv32.pcpi_mul.rd[9]
.sym 17759 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17763 $auto$maccmap.cc:240:synth$11487.C[4]
.sym 17765 $abc$60912$n11764
.sym 17766 $abc$60912$n765_$glb_ce
.sym 17767 sys_clk_$glb_clk
.sym 17768 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17769 $abc$60912$n10424
.sym 17770 $abc$60912$n11542
.sym 17771 $abc$60912$n11494
.sym 17772 $abc$60912$n10422
.sym 17773 picorv32.pcpi_mul.rdx[5]
.sym 17774 picorv32.pcpi_mul.rdx[13]
.sym 17775 $abc$60912$n11545
.sym 17776 $abc$60912$n10416
.sym 17777 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 17780 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 17781 picorv32.pcpi_mul.rs2[16]
.sym 17783 $abc$60912$n11072
.sym 17788 picorv32.pcpi_mul.rs2[11]
.sym 17789 sram_bus_dat_w[2]
.sym 17791 basesoc_sram_we[3]
.sym 17793 picorv32.pcpi_mul.rs2[3]
.sym 17794 picorv32.pcpi_mul.rd[11]
.sym 17795 $PACKER_GND_NET
.sym 17796 picorv32.pcpi_mul.rd[21]
.sym 17798 picorv32.pcpi_mul.rs2[30]
.sym 17799 picorv32.pcpi_mul.rs2[18]
.sym 17800 picorv32.pcpi_mul.rd[22]
.sym 17802 picorv32.pcpi_mul.rs2[5]
.sym 17803 $abc$60912$n4765_1
.sym 17804 picorv32.pcpi_mul.rs2[20]
.sym 17808 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17815 picorv32.pcpi_mul.rs2[12]
.sym 17816 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17817 $abc$60912$n11543
.sym 17820 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 17822 $abc$60912$n11546
.sym 17824 $abc$60912$n11492
.sym 17825 picorv32.pcpi_mul.rdx[12]
.sym 17826 $abc$60912$n10424
.sym 17829 $abc$60912$n10422
.sym 17831 picorv32.pcpi_mul.rd[12]
.sym 17835 $abc$60912$n11542
.sym 17837 $abc$60912$n11547
.sym 17838 $abc$60912$n11677
.sym 17842 $auto$maccmap.cc:240:synth$11427.C[2]
.sym 17844 $abc$60912$n10422
.sym 17845 $abc$60912$n10424
.sym 17848 $auto$maccmap.cc:240:synth$11427.C[3]
.sym 17850 $abc$60912$n11542
.sym 17851 $abc$60912$n11546
.sym 17852 $auto$maccmap.cc:240:synth$11427.C[2]
.sym 17854 $nextpnr_ICESTORM_LC_70$I3
.sym 17856 $abc$60912$n11543
.sym 17857 $abc$60912$n11547
.sym 17858 $auto$maccmap.cc:240:synth$11427.C[3]
.sym 17864 $nextpnr_ICESTORM_LC_70$I3
.sym 17867 picorv32.pcpi_mul.rdx[12]
.sym 17868 picorv32.pcpi_mul.rd[12]
.sym 17869 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17870 picorv32.pcpi_mul.rs2[12]
.sym 17875 $abc$60912$n11677
.sym 17879 picorv32.pcpi_mul.rdx[12]
.sym 17880 picorv32.pcpi_mul.rs2[12]
.sym 17881 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17882 picorv32.pcpi_mul.rd[12]
.sym 17885 $abc$60912$n11492
.sym 17887 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 17889 $abc$60912$n765_$glb_ce
.sym 17890 sys_clk_$glb_clk
.sym 17891 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 17892 picorv32.pcpi_mul.rdx[7]
.sym 17893 $abc$60912$n10462
.sym 17894 $abc$60912$n11544
.sym 17895 $abc$60912$n11547
.sym 17896 picorv32.pcpi_mul.rdx[21]
.sym 17897 picorv32.pcpi_mul.rdx[6]
.sym 17898 picorv32.pcpi_mul.rdx[3]
.sym 17899 $abc$60912$n11564
.sym 17900 $abc$60912$n11060
.sym 17903 csrbank3_load2_w[1]
.sym 17908 $abc$60912$n6933
.sym 17909 sram_bus_dat_w[1]
.sym 17913 picorv32.pcpi_mul.rs1[35]
.sym 17916 picorv32.pcpi_mul.rs2[28]
.sym 17918 picorv32.pcpi_mul.rs2[4]
.sym 17920 picorv32.pcpi_div.divisor[44]
.sym 17921 picorv32.reg_op2[28]
.sym 17922 picorv32.pcpi_mul.rs2[29]
.sym 17923 csrbank3_load3_w[2]
.sym 17924 picorv32.reg_op2[6]
.sym 17926 picorv32.reg_op2[21]
.sym 17927 $abc$60912$n11068
.sym 17934 picorv32.pcpi_mul.rd[6]
.sym 17935 $abc$60912$n11569
.sym 17936 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17940 $abc$60912$n11568
.sym 17944 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17946 $abc$60912$n10464
.sym 17950 $abc$60912$n10462
.sym 17952 $abc$60912$n11565
.sym 17953 picorv32.pcpi_mul.rs2[3]
.sym 17960 picorv32.pcpi_mul.rs2[6]
.sym 17961 picorv32.pcpi_mul.rd[3]
.sym 17962 picorv32.pcpi_mul.rdx[6]
.sym 17963 picorv32.pcpi_mul.rdx[3]
.sym 17964 $abc$60912$n11564
.sym 17965 $auto$maccmap.cc:240:synth$11667.C[2]
.sym 17967 $abc$60912$n10462
.sym 17968 $abc$60912$n10464
.sym 17971 $auto$maccmap.cc:240:synth$11667.C[3]
.sym 17973 $abc$60912$n11564
.sym 17974 $abc$60912$n11568
.sym 17975 $auto$maccmap.cc:240:synth$11667.C[2]
.sym 17977 $nextpnr_ICESTORM_LC_80$I3
.sym 17979 $abc$60912$n11565
.sym 17980 $abc$60912$n11569
.sym 17981 $auto$maccmap.cc:240:synth$11667.C[3]
.sym 17987 $nextpnr_ICESTORM_LC_80$I3
.sym 17990 picorv32.pcpi_mul.rdx[6]
.sym 17991 picorv32.pcpi_mul.rd[6]
.sym 17992 picorv32.pcpi_mul.rs2[6]
.sym 17993 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17996 picorv32.pcpi_mul.rd[6]
.sym 17997 picorv32.pcpi_mul.rdx[6]
.sym 17998 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 17999 picorv32.pcpi_mul.rs2[6]
.sym 18002 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 18003 picorv32.pcpi_mul.rdx[3]
.sym 18004 picorv32.pcpi_mul.rs2[3]
.sym 18005 picorv32.pcpi_mul.rd[3]
.sym 18010 $abc$60912$n10462
.sym 18011 $abc$60912$n10464
.sym 18012 $abc$60912$n765_$glb_ce
.sym 18013 sys_clk_$glb_clk
.sym 18014 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 18015 picorv32.pcpi_mul.rs2[21]
.sym 18016 picorv32.pcpi_mul.rs2[29]
.sym 18017 picorv32.pcpi_mul.rs2[30]
.sym 18018 picorv32.pcpi_mul.rs2[6]
.sym 18019 picorv32.pcpi_mul.rs2[5]
.sym 18020 picorv32.pcpi_mul.rs2[20]
.sym 18021 picorv32.pcpi_mul.rs2[28]
.sym 18022 picorv32.pcpi_mul.rs2[4]
.sym 18023 $abc$60912$n5537
.sym 18024 spiflash_bus_adr[5]
.sym 18025 spiflash_bus_adr[5]
.sym 18026 $abc$60912$n5537
.sym 18027 spiflash_bus_adr[5]
.sym 18028 $abc$60912$n9181
.sym 18029 picorv32.reg_op2[8]
.sym 18031 picorv32.reg_op2[31]
.sym 18032 $abc$60912$n4792
.sym 18033 picorv32.pcpi_mul.rd[23]
.sym 18038 $abc$60912$n4506
.sym 18039 csrbank3_reload3_w[0]
.sym 18048 basesoc_timer0_value[9]
.sym 18049 csrbank3_load1_w[1]
.sym 18050 $abc$60912$n4734
.sym 18057 picorv32.pcpi_mul.rd[22]
.sym 18058 $abc$60912$n4652
.sym 18059 sram_bus_dat_w[2]
.sym 18061 picorv32.pcpi_mul.rs2[22]
.sym 18067 $abc$60912$n8985
.sym 18069 picorv32.pcpi_mul.rdx[22]
.sym 18081 sram_bus_dat_w[0]
.sym 18083 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 18086 spiflash_bus_adr[5]
.sym 18098 $abc$60912$n8985
.sym 18107 picorv32.pcpi_mul.rs2[22]
.sym 18108 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 18109 picorv32.pcpi_mul.rd[22]
.sym 18110 picorv32.pcpi_mul.rdx[22]
.sym 18115 sram_bus_dat_w[0]
.sym 18119 sram_bus_dat_w[2]
.sym 18128 spiflash_bus_adr[5]
.sym 18131 picorv32.pcpi_mul.rs2[22]
.sym 18132 picorv32.pcpi_mul.rdx[22]
.sym 18133 picorv32.pcpi_mul.rd[22]
.sym 18134 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 18135 $abc$60912$n4652
.sym 18136 sys_clk_$glb_clk
.sym 18137 sys_rst_$glb_sr
.sym 18141 $abc$60912$n5665_1
.sym 18142 picorv32.instr_sub
.sym 18143 csrbank3_ev_enable0_w
.sym 18144 spiflash_bus_dat_w[10]
.sym 18145 basesoc_timer0_value[6]
.sym 18146 $abc$60912$n7339_1
.sym 18147 picorv32.reg_op1[21]
.sym 18148 $abc$60912$n7990
.sym 18149 $abc$60912$n7339_1
.sym 18151 picorv32.pcpi_mul.rs2[1]
.sym 18152 picorv32.pcpi_mul.rs1[57]
.sym 18153 $abc$60912$n8985
.sym 18155 picorv32.pcpi_mul.rs2[19]
.sym 18157 picorv32.pcpi_mul.rs2[21]
.sym 18160 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 18161 $abc$60912$n13
.sym 18162 csrbank3_reload0_w[3]
.sym 18163 sram_bus_dat_w[1]
.sym 18165 $abc$60912$n2702
.sym 18167 sram_bus_dat_w[0]
.sym 18169 basesoc_timer0_value[6]
.sym 18170 basesoc_timer0_value[4]
.sym 18171 picorv32.reg_op2[30]
.sym 18172 basesoc_timer0_zero_trigger
.sym 18173 csrbank3_reload2_w[5]
.sym 18180 $abc$60912$n5673
.sym 18182 $abc$60912$n5941
.sym 18183 csrbank3_load1_w[0]
.sym 18184 csrbank3_load1_w[2]
.sym 18186 $abc$60912$n5669
.sym 18188 csrbank3_reload0_w[3]
.sym 18189 $abc$60912$n5701
.sym 18190 $abc$60912$n5659
.sym 18192 csrbank3_load3_w[0]
.sym 18193 csrbank3_load3_w[2]
.sym 18194 basesoc_timer0_zero_trigger
.sym 18198 csrbank3_load0_w[3]
.sym 18200 $abc$60912$n5707
.sym 18204 csrbank3_load3_w[3]
.sym 18205 $abc$60912$n5705
.sym 18207 $abc$60912$n5671
.sym 18209 csrbank3_load1_w[1]
.sym 18210 csrbank3_en0_w
.sym 18212 csrbank3_en0_w
.sym 18213 $abc$60912$n5705
.sym 18215 csrbank3_load3_w[2]
.sym 18219 csrbank3_load3_w[0]
.sym 18220 $abc$60912$n5701
.sym 18221 csrbank3_en0_w
.sym 18225 csrbank3_load1_w[1]
.sym 18226 csrbank3_en0_w
.sym 18227 $abc$60912$n5671
.sym 18230 $abc$60912$n5941
.sym 18231 basesoc_timer0_zero_trigger
.sym 18233 csrbank3_reload0_w[3]
.sym 18236 csrbank3_en0_w
.sym 18237 $abc$60912$n5669
.sym 18238 csrbank3_load1_w[0]
.sym 18242 $abc$60912$n5673
.sym 18244 csrbank3_load1_w[2]
.sym 18245 csrbank3_en0_w
.sym 18248 $abc$60912$n5659
.sym 18250 csrbank3_en0_w
.sym 18251 csrbank3_load0_w[3]
.sym 18254 $abc$60912$n5707
.sym 18255 csrbank3_en0_w
.sym 18257 csrbank3_load3_w[3]
.sym 18259 sys_clk_$glb_clk
.sym 18260 sys_rst_$glb_sr
.sym 18262 sram_bus_dat_w[0]
.sym 18263 csrbank3_reload2_w[6]
.sym 18264 csrbank3_load0_w[3]
.sym 18265 storage[15][0]
.sym 18266 $abc$60912$n4734
.sym 18267 csrbank3_load0_w[6]
.sym 18268 storage[15][4]
.sym 18270 csrbank3_ev_enable0_w
.sym 18272 slave_sel_r[2]
.sym 18273 basesoc_timer0_value[26]
.sym 18274 spiflash_bus_dat_w[10]
.sym 18275 $abc$60912$n5537
.sym 18276 picorv32.reg_op2[14]
.sym 18277 basesoc_timer0_value[24]
.sym 18281 picorv32.pcpi_mul.rs1[52]
.sym 18282 csrbank3_reload3_w[7]
.sym 18283 $abc$60912$n2698
.sym 18285 csrbank3_load3_w[3]
.sym 18286 csrbank3_load1_w[4]
.sym 18288 basesoc_timer0_value[15]
.sym 18289 csrbank3_reload1_w[7]
.sym 18290 $abc$60912$n4765_1
.sym 18291 csrbank3_load1_w[2]
.sym 18294 slave_sel_r[2]
.sym 18296 csrbank3_en0_w
.sym 18302 $abc$60912$n5956
.sym 18303 csrbank3_reload1_w[7]
.sym 18304 $abc$60912$n5962
.sym 18308 sram_bus_dat_w[3]
.sym 18310 csrbank3_reload1_w[0]
.sym 18311 csrbank3_reload3_w[0]
.sym 18312 sram_bus_dat_w[5]
.sym 18317 $abc$60912$n5977
.sym 18319 $abc$60912$n6004
.sym 18320 $abc$60912$n5938
.sym 18323 csrbank3_reload1_w[2]
.sym 18329 $abc$60912$n4662
.sym 18332 basesoc_timer0_zero_trigger
.sym 18335 $abc$60912$n5977
.sym 18336 csrbank3_reload1_w[7]
.sym 18338 basesoc_timer0_zero_trigger
.sym 18341 basesoc_timer0_zero_trigger
.sym 18343 csrbank3_reload1_w[2]
.sym 18344 $abc$60912$n5962
.sym 18347 csrbank3_reload3_w[0]
.sym 18348 $abc$60912$n6004
.sym 18350 basesoc_timer0_zero_trigger
.sym 18355 sram_bus_dat_w[5]
.sym 18359 $abc$60912$n5938
.sym 18368 sram_bus_dat_w[3]
.sym 18373 sram_bus_dat_w[3]
.sym 18377 basesoc_timer0_zero_trigger
.sym 18378 $abc$60912$n5956
.sym 18379 csrbank3_reload1_w[0]
.sym 18381 $abc$60912$n4662
.sym 18382 sys_clk_$glb_clk
.sym 18383 sys_rst_$glb_sr
.sym 18384 $abc$60912$n5657
.sym 18386 csrbank3_load0_w[3]
.sym 18387 $abc$60912$n4650
.sym 18388 csrbank3_load0_w[1]
.sym 18389 csrbank3_load0_w[5]
.sym 18390 csrbank3_load0_w[4]
.sym 18391 $abc$60912$n5685
.sym 18392 picorv32.reg_op2[5]
.sym 18393 $abc$60912$n8769
.sym 18397 csrbank3_load0_w[6]
.sym 18399 sram_bus_dat_w[6]
.sym 18400 sram_bus_dat_w[5]
.sym 18401 storage[15][4]
.sym 18403 spiflash_bus_adr[1]
.sym 18404 spiflash_bus_dat_w[13]
.sym 18406 csrbank3_reload1_w[0]
.sym 18408 basesoc_timer0_value[4]
.sym 18409 csrbank3_load0_w[1]
.sym 18411 basesoc_timer0_value[29]
.sym 18413 picorv32.reg_op2[28]
.sym 18415 $abc$60912$n5685
.sym 18416 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 18417 basesoc_timer0_value[2]
.sym 18419 $abc$60912$n11068
.sym 18425 $abc$60912$n5683
.sym 18426 $abc$60912$n5944
.sym 18427 slave_sel[2]
.sym 18428 $abc$60912$n5947
.sym 18429 csrbank3_reload0_w[5]
.sym 18431 $abc$60912$n5998
.sym 18435 csrbank3_reload2_w[6]
.sym 18436 csrbank3_reload0_w[4]
.sym 18437 $abc$60912$n5992
.sym 18440 csrbank3_reload3_w[2]
.sym 18441 basesoc_timer0_zero_trigger
.sym 18444 $abc$60912$n5661
.sym 18447 csrbank3_load0_w[4]
.sym 18450 csrbank3_reload2_w[4]
.sym 18451 $abc$60912$n6010
.sym 18453 csrbank3_en0_w
.sym 18456 csrbank3_load1_w[7]
.sym 18458 basesoc_timer0_zero_trigger
.sym 18459 csrbank3_reload2_w[6]
.sym 18460 $abc$60912$n5998
.sym 18464 $abc$60912$n6010
.sym 18465 basesoc_timer0_zero_trigger
.sym 18467 csrbank3_reload3_w[2]
.sym 18472 slave_sel[2]
.sym 18477 basesoc_timer0_zero_trigger
.sym 18478 $abc$60912$n5944
.sym 18479 csrbank3_reload0_w[4]
.sym 18482 csrbank3_load0_w[4]
.sym 18483 csrbank3_en0_w
.sym 18485 $abc$60912$n5661
.sym 18489 basesoc_timer0_zero_trigger
.sym 18490 $abc$60912$n5947
.sym 18491 csrbank3_reload0_w[5]
.sym 18494 basesoc_timer0_zero_trigger
.sym 18495 $abc$60912$n5992
.sym 18496 csrbank3_reload2_w[4]
.sym 18500 csrbank3_en0_w
.sym 18501 $abc$60912$n5683
.sym 18503 csrbank3_load1_w[7]
.sym 18505 sys_clk_$glb_clk
.sym 18506 sys_rst_$glb_sr
.sym 18507 $abc$60912$n5524
.sym 18508 $abc$60912$n5543
.sym 18509 $abc$60912$n5526
.sym 18510 $abc$60912$n5525
.sym 18511 $abc$60912$n5556
.sym 18512 $abc$60912$n5709_1
.sym 18513 csrbank3_reload3_w[4]
.sym 18514 $abc$60912$n5713_1
.sym 18515 $abc$60912$n4774_1
.sym 18516 $abc$60912$n11068
.sym 18517 $abc$60912$n11068
.sym 18520 csrbank3_load0_w[4]
.sym 18521 sys_rst
.sym 18523 sram_bus_dat_w[2]
.sym 18525 slave_sel_r[2]
.sym 18527 $PACKER_VCC_NET
.sym 18528 picorv32.reg_op2[28]
.sym 18530 $abc$60912$n8965
.sym 18531 csrbank3_load0_w[3]
.sym 18532 $abc$60912$n4650
.sym 18533 $abc$60912$n4664
.sym 18534 sram_bus_dat_w[6]
.sym 18535 csrbank3_load1_w[6]
.sym 18536 csrbank3_reload2_w[4]
.sym 18537 csrbank3_reload2_w[3]
.sym 18538 csrbank3_reload0_w[2]
.sym 18539 csrbank3_load0_w[2]
.sym 18540 $abc$60912$n5524
.sym 18541 csrbank3_load1_w[1]
.sym 18542 csrbank3_reload2_w[0]
.sym 18551 $abc$60912$n6013
.sym 18553 basesoc_timer0_value[26]
.sym 18555 basesoc_timer0_value[24]
.sym 18557 basesoc_timer0_zero_trigger
.sym 18559 $abc$60912$n4668
.sym 18561 basesoc_timer0_value[27]
.sym 18562 $abc$60912$n5476
.sym 18566 basesoc_timer0_value[25]
.sym 18568 basesoc_timer0_value[23]
.sym 18570 basesoc_timer0_value[12]
.sym 18571 basesoc_timer0_value[29]
.sym 18572 csrbank3_reload3_w[3]
.sym 18574 csrbank3_value0_w[2]
.sym 18575 csrbank3_value2_w[2]
.sym 18576 basesoc_timer0_value[2]
.sym 18579 $abc$60912$n5486
.sym 18581 basesoc_timer0_zero_trigger
.sym 18582 csrbank3_reload3_w[3]
.sym 18584 $abc$60912$n6013
.sym 18588 basesoc_timer0_value[12]
.sym 18596 basesoc_timer0_value[2]
.sym 18599 basesoc_timer0_value[29]
.sym 18607 basesoc_timer0_value[23]
.sym 18611 basesoc_timer0_value[26]
.sym 18617 basesoc_timer0_value[25]
.sym 18618 basesoc_timer0_value[24]
.sym 18619 basesoc_timer0_value[27]
.sym 18620 basesoc_timer0_value[26]
.sym 18623 $abc$60912$n5476
.sym 18624 csrbank3_value2_w[2]
.sym 18625 csrbank3_value0_w[2]
.sym 18626 $abc$60912$n5486
.sym 18627 $abc$60912$n4668
.sym 18628 sys_clk_$glb_clk
.sym 18629 sys_rst_$glb_sr
.sym 18630 $abc$60912$n8582
.sym 18631 $abc$60912$n5703
.sym 18632 basesoc_timer0_value[25]
.sym 18633 $abc$60912$n5552
.sym 18634 basesoc_timer0_value[2]
.sym 18635 basesoc_timer0_value[16]
.sym 18636 $abc$60912$n5540
.sym 18637 basesoc_timer0_value[30]
.sym 18638 $abc$60912$n7934
.sym 18639 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18640 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 18641 $abc$60912$n7934
.sym 18646 csrbank3_value1_w[4]
.sym 18648 $abc$60912$n10635
.sym 18649 basesoc_timer0_value[27]
.sym 18650 $abc$60912$n5476
.sym 18651 $abc$60912$n5543
.sym 18653 csrbank3_value2_w[4]
.sym 18654 csrbank3_reload0_w[3]
.sym 18656 sram_bus_dat_w[1]
.sym 18657 interface3_bank_bus_dat_r[3]
.sym 18658 $abc$60912$n5166_1
.sym 18659 $abc$60912$n5159_1
.sym 18660 csrbank3_en0_w
.sym 18662 $abc$60912$n5078
.sym 18663 sram_bus_dat_w[0]
.sym 18664 $abc$60912$n5159_1
.sym 18665 $abc$60912$n5486
.sym 18671 $abc$60912$n5159_1
.sym 18674 sram_bus_dat_w[2]
.sym 18675 $abc$60912$n5163_1
.sym 18676 $abc$60912$n6025
.sym 18677 basesoc_timer0_zero_trigger
.sym 18678 csrbank3_reload3_w[7]
.sym 18679 csrbank3_load0_w[1]
.sym 18680 csrbank3_reload0_w[3]
.sym 18681 sram_bus_dat_w[4]
.sym 18682 $abc$60912$n5518
.sym 18683 $abc$60912$n5165_1
.sym 18684 $abc$60912$n5174_1
.sym 18685 csrbank3_load1_w[0]
.sym 18688 csrbank3_load3_w[0]
.sym 18689 $abc$60912$n5157_1
.sym 18691 $abc$60912$n5519
.sym 18692 $abc$60912$n5168_1
.sym 18694 sram_bus_dat_w[6]
.sym 18695 csrbank3_reload3_w[3]
.sym 18698 $abc$60912$n4654
.sym 18699 csrbank3_reload1_w[3]
.sym 18701 csrbank3_load1_w[1]
.sym 18704 $abc$60912$n5159_1
.sym 18705 csrbank3_load3_w[0]
.sym 18706 $abc$60912$n5163_1
.sym 18707 csrbank3_load1_w[0]
.sym 18710 sram_bus_dat_w[2]
.sym 18719 sram_bus_dat_w[4]
.sym 18722 $abc$60912$n5165_1
.sym 18723 $abc$60912$n5174_1
.sym 18724 csrbank3_reload3_w[3]
.sym 18725 csrbank3_reload0_w[3]
.sym 18728 $abc$60912$n5518
.sym 18729 $abc$60912$n5168_1
.sym 18730 $abc$60912$n5519
.sym 18731 csrbank3_reload1_w[3]
.sym 18734 csrbank3_load1_w[1]
.sym 18735 $abc$60912$n5159_1
.sym 18736 csrbank3_load0_w[1]
.sym 18737 $abc$60912$n5157_1
.sym 18740 basesoc_timer0_zero_trigger
.sym 18741 $abc$60912$n6025
.sym 18743 csrbank3_reload3_w[7]
.sym 18746 sram_bus_dat_w[6]
.sym 18750 $abc$60912$n4654
.sym 18751 sys_clk_$glb_clk
.sym 18752 sys_rst_$glb_sr
.sym 18753 $abc$60912$n4650
.sym 18754 csrbank3_en0_w
.sym 18755 $abc$60912$n5157_1
.sym 18756 $abc$60912$n8584_1
.sym 18757 $abc$60912$n5554
.sym 18758 $abc$60912$n5555
.sym 18759 $abc$60912$n8585
.sym 18760 $abc$60912$n5553
.sym 18761 slave_sel_r[2]
.sym 18764 sys_rst
.sym 18765 $abc$60912$n5471
.sym 18766 $abc$60912$n6794_1
.sym 18767 sram_bus_dat_w[4]
.sym 18768 $abc$60912$n8882_1
.sym 18769 sys_rst
.sym 18770 sram_bus_adr[3]
.sym 18771 $abc$60912$n4652
.sym 18772 $abc$60912$n4703
.sym 18773 $abc$60912$n8904_1
.sym 18775 basesoc_timer0_value[28]
.sym 18777 $abc$60912$n5161
.sym 18778 $abc$60912$n8776_1
.sym 18779 csrbank3_load2_w[0]
.sym 18780 sram_bus_dat_w[5]
.sym 18781 spiflash_bus_dat_w[0]
.sym 18782 $abc$60912$n5517
.sym 18783 csrbank3_load1_w[2]
.sym 18785 csrbank3_load3_w[3]
.sym 18786 csrbank3_load1_w[4]
.sym 18787 $abc$60912$n4524
.sym 18788 csrbank3_en0_w
.sym 18794 csrbank3_reload2_w[6]
.sym 18796 $abc$60912$n11022
.sym 18798 csrbank3_reload1_w[6]
.sym 18799 sram_bus_dat_w[2]
.sym 18800 $abc$60912$n5540
.sym 18803 csrbank3_load0_w[3]
.sym 18804 csrbank3_load0_w[4]
.sym 18805 sram_bus_dat_w[4]
.sym 18806 $abc$60912$n5541
.sym 18807 $abc$60912$n5161
.sym 18808 $abc$60912$n5168_1
.sym 18809 csrbank3_load0_w[6]
.sym 18810 $abc$60912$n5524
.sym 18814 csrbank3_reload2_w[4]
.sym 18815 csrbank3_load1_w[3]
.sym 18817 $abc$60912$n5171_1
.sym 18818 $abc$60912$n5527
.sym 18819 $abc$60912$n5159_1
.sym 18820 $abc$60912$n5157_1
.sym 18821 csrbank3_load2_w[4]
.sym 18822 sram_bus_dat_w[0]
.sym 18827 $abc$60912$n5159_1
.sym 18828 csrbank3_load1_w[3]
.sym 18829 csrbank3_load0_w[3]
.sym 18830 $abc$60912$n5157_1
.sym 18836 sram_bus_dat_w[4]
.sym 18839 $abc$60912$n5161
.sym 18840 $abc$60912$n5157_1
.sym 18841 csrbank3_load2_w[4]
.sym 18842 csrbank3_load0_w[4]
.sym 18847 sram_bus_dat_w[0]
.sym 18851 csrbank3_reload2_w[6]
.sym 18852 $abc$60912$n5171_1
.sym 18853 csrbank3_reload1_w[6]
.sym 18854 $abc$60912$n5168_1
.sym 18857 $abc$60912$n5157_1
.sym 18858 $abc$60912$n5540
.sym 18859 $abc$60912$n5541
.sym 18860 csrbank3_load0_w[6]
.sym 18863 csrbank3_reload2_w[4]
.sym 18864 $abc$60912$n5527
.sym 18865 $abc$60912$n5524
.sym 18866 $abc$60912$n5171_1
.sym 18871 sram_bus_dat_w[2]
.sym 18873 $abc$60912$n11022
.sym 18874 sys_clk_$glb_clk
.sym 18876 interface3_bank_bus_dat_r[2]
.sym 18877 interface3_bank_bus_dat_r[3]
.sym 18878 $abc$60912$n8900_1
.sym 18879 sel_r
.sym 18880 sram_bus_dat_w[0]
.sym 18881 $abc$60912$n5486
.sym 18882 $abc$60912$n8567
.sym 18883 basesoc_bus_wishbone_dat_r[6]
.sym 18884 csrbank3_load2_w[7]
.sym 18887 csrbank3_load2_w[7]
.sym 18889 $abc$60912$n5081
.sym 18890 csrbank3_load1_w[7]
.sym 18891 $abc$60912$n8584_1
.sym 18892 storage[10][4]
.sym 18893 csrbank3_load0_w[7]
.sym 18895 $abc$60912$n5161
.sym 18896 storage[10][0]
.sym 18897 $abc$60912$n5083_1
.sym 18898 $abc$60912$n5174_1
.sym 18899 $abc$60912$n5165_1
.sym 18900 csrbank3_reload2_w[4]
.sym 18901 sram_bus_dat_w[0]
.sym 18903 $abc$60912$n8101_1
.sym 18904 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 18905 spiflash_bus_dat_w[15]
.sym 18906 $abc$60912$n5194
.sym 18908 $abc$60912$n5163_1
.sym 18909 $abc$60912$n6206
.sym 18910 csrbank5_tuning_word2_w[5]
.sym 18911 $abc$60912$n11068
.sym 18917 csrbank3_value2_w[6]
.sym 18918 csrbank3_load3_w[4]
.sym 18919 $abc$60912$n5163_1
.sym 18920 $abc$60912$n5522
.sym 18921 $abc$60912$n5543
.sym 18923 csrbank3_load2_w[6]
.sym 18925 $abc$60912$n5516
.sym 18927 $abc$60912$n5499
.sym 18928 sram_bus_dat_w[1]
.sym 18929 csrbank3_load2_w[3]
.sym 18930 csrbank3_value1_w[4]
.sym 18931 $abc$60912$n5159_1
.sym 18933 $abc$60912$n5513
.sym 18934 $abc$60912$n5163_1
.sym 18935 csrbank3_load3_w[1]
.sym 18937 $abc$60912$n5161
.sym 18938 $abc$60912$n5486
.sym 18941 $abc$60912$n5496
.sym 18943 $abc$60912$n5544
.sym 18944 $abc$60912$n4656
.sym 18945 csrbank3_load3_w[3]
.sym 18946 csrbank3_load1_w[4]
.sym 18947 $abc$60912$n5482
.sym 18948 $abc$60912$n5515
.sym 18950 sram_bus_dat_w[1]
.sym 18956 $abc$60912$n5499
.sym 18957 $abc$60912$n5163_1
.sym 18958 $abc$60912$n5496
.sym 18959 csrbank3_load3_w[1]
.sym 18962 $abc$60912$n5161
.sym 18964 csrbank3_load2_w[6]
.sym 18968 $abc$60912$n5482
.sym 18969 csrbank3_value1_w[4]
.sym 18970 csrbank3_load3_w[4]
.sym 18971 $abc$60912$n5163_1
.sym 18974 $abc$60912$n5513
.sym 18975 $abc$60912$n5163_1
.sym 18976 $abc$60912$n5515
.sym 18977 csrbank3_load3_w[3]
.sym 18980 $abc$60912$n5159_1
.sym 18981 csrbank3_load1_w[4]
.sym 18982 $abc$60912$n5522
.sym 18986 csrbank3_value2_w[6]
.sym 18987 $abc$60912$n5486
.sym 18988 $abc$60912$n5543
.sym 18989 $abc$60912$n5544
.sym 18992 csrbank3_load2_w[3]
.sym 18994 $abc$60912$n5516
.sym 18995 $abc$60912$n5161
.sym 18996 $abc$60912$n4656
.sym 18997 sys_clk_$glb_clk
.sym 18998 sys_rst_$glb_sr
.sym 18999 storage[13][7]
.sym 19000 $abc$60912$n5194
.sym 19001 csrbank3_load3_w[1]
.sym 19002 csrbank5_tuning_word2_w[5]
.sym 19004 $abc$60912$n5154_1
.sym 19005 $abc$60912$n5482
.sym 19006 $abc$60912$n5155
.sym 19008 spiflash_bus_adr[4]
.sym 19009 spiflash_bus_adr[4]
.sym 19012 sram_bus_adr[11]
.sym 19014 spiflash_bus_adr[7]
.sym 19018 $abc$60912$n5083_1
.sym 19021 sram_bus_adr[12]
.sym 19023 sram_bus_dat_w[6]
.sym 19025 $abc$60912$n6220
.sym 19026 $abc$60912$n5545
.sym 19027 sram_bus_dat_w[0]
.sym 19028 interface3_bank_bus_dat_r[0]
.sym 19029 $abc$60912$n5532
.sym 19030 $abc$60912$n5530
.sym 19031 $abc$60912$n4662
.sym 19032 csrbank3_reload2_w[4]
.sym 19033 $abc$60912$n5155
.sym 19034 csrbank3_reload0_w[2]
.sym 19041 sram_bus_adr[4]
.sym 19042 $abc$60912$n5171_1
.sym 19043 csrbank3_value0_w[0]
.sym 19044 sram_bus_dat_w[0]
.sym 19046 $abc$60912$n8574_1
.sym 19053 $abc$60912$n13
.sym 19054 sram_bus_adr[3]
.sym 19056 $abc$60912$n5084
.sym 19058 $abc$60912$n4524
.sym 19059 sys_rst
.sym 19061 basesoc_timer0_zero_pending
.sym 19063 $abc$60912$n8902
.sym 19064 $abc$60912$n3
.sym 19065 $abc$60912$n5194
.sym 19067 $abc$60912$n5078
.sym 19069 $abc$60912$n5154_1
.sym 19070 $abc$60912$n5193
.sym 19073 $abc$60912$n5154_1
.sym 19075 $abc$60912$n5171_1
.sym 19076 sys_rst
.sym 19079 $abc$60912$n8902
.sym 19080 $abc$60912$n5194
.sym 19081 sram_bus_adr[3]
.sym 19082 $abc$60912$n8574_1
.sym 19088 $abc$60912$n3
.sym 19091 sram_bus_adr[4]
.sym 19092 $abc$60912$n5084
.sym 19094 $abc$60912$n5194
.sym 19099 $abc$60912$n13
.sym 19103 $abc$60912$n5193
.sym 19104 sram_bus_dat_w[0]
.sym 19105 sys_rst
.sym 19106 $abc$60912$n5154_1
.sym 19109 $abc$60912$n5194
.sym 19110 sram_bus_adr[4]
.sym 19111 $abc$60912$n5078
.sym 19115 csrbank3_value0_w[0]
.sym 19116 $abc$60912$n5078
.sym 19117 basesoc_timer0_zero_pending
.sym 19118 $abc$60912$n5084
.sym 19119 $abc$60912$n4524
.sym 19120 sys_clk_$glb_clk
.sym 19122 $abc$60912$n8085
.sym 19123 $abc$60912$n8101_1
.sym 19124 $abc$60912$n8090
.sym 19125 storage[13][6]
.sym 19126 $abc$60912$n8096
.sym 19127 storage[13][7]
.sym 19128 $abc$60912$n8093
.sym 19129 $abc$60912$n8083_1
.sym 19130 sram_bus_dat_w[3]
.sym 19131 $abc$60912$n7156
.sym 19132 $abc$60912$n7156
.sym 19134 spiflash_bus_adr[4]
.sym 19138 $abc$60912$n5171_1
.sym 19139 $abc$60912$n4844
.sym 19142 spiflash_bus_adr[5]
.sym 19145 $abc$60912$n6675_1
.sym 19146 $abc$60912$n104
.sym 19147 interface5_bank_bus_dat_r[3]
.sym 19148 csrbank5_tuning_word2_w[5]
.sym 19149 $abc$60912$n11030
.sym 19150 interface3_bank_bus_dat_r[3]
.sym 19151 basesoc_timer0_value[25]
.sym 19152 sys_rst
.sym 19153 $abc$60912$n5078
.sym 19154 csrbank3_reload2_w[1]
.sym 19156 sram_bus_dat_w[1]
.sym 19157 interface5_bank_bus_dat_r[1]
.sym 19163 sram_bus_adr[4]
.sym 19164 $abc$60912$n8903_1
.sym 19165 $abc$60912$n5495
.sym 19166 sram_bus_adr[3]
.sym 19167 $abc$60912$n5542
.sym 19170 $abc$60912$n5539
.sym 19171 $abc$60912$n8904_1
.sym 19172 $abc$60912$n5523
.sym 19173 $abc$60912$n5521
.sym 19174 sram_bus_adr[2]
.sym 19175 sram_bus_adr[4]
.sym 19177 $abc$60912$n5155
.sym 19178 $abc$60912$n5528
.sym 19179 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 19181 $abc$60912$n8578_1
.sym 19184 $abc$60912$n8577_1
.sym 19186 $abc$60912$n5545
.sym 19188 $abc$60912$n5537_1
.sym 19189 $abc$60912$n5532
.sym 19190 $abc$60912$n5530
.sym 19192 $abc$60912$n5155
.sym 19194 $abc$60912$n8576
.sym 19196 sram_bus_adr[4]
.sym 19197 $abc$60912$n8903_1
.sym 19198 $abc$60912$n5155
.sym 19199 $abc$60912$n8904_1
.sym 19202 $abc$60912$n5155
.sym 19203 $abc$60912$n5528
.sym 19204 $abc$60912$n5521
.sym 19205 $abc$60912$n5523
.sym 19208 $abc$60912$n5542
.sym 19209 $abc$60912$n5545
.sym 19210 $abc$60912$n5155
.sym 19211 $abc$60912$n5539
.sym 19214 $abc$60912$n5155
.sym 19215 $abc$60912$n5530
.sym 19216 $abc$60912$n5532
.sym 19217 $abc$60912$n5537_1
.sym 19226 sram_bus_adr[3]
.sym 19227 $abc$60912$n8576
.sym 19228 sram_bus_adr[4]
.sym 19229 sram_bus_adr[2]
.sym 19234 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 19238 $abc$60912$n8577_1
.sym 19239 $abc$60912$n8578_1
.sym 19240 $abc$60912$n5155
.sym 19241 $abc$60912$n5495
.sym 19243 sys_clk_$glb_clk
.sym 19244 sys_rst_$glb_sr
.sym 19245 $abc$60912$n4524
.sym 19246 $abc$60912$n8088
.sym 19247 csrbank3_reload2_w[1]
.sym 19248 csrbank3_reload2_w[7]
.sym 19249 csrbank3_reload2_w[4]
.sym 19250 $abc$60912$n5155
.sym 19251 $abc$60912$n8094_1
.sym 19252 $abc$60912$n4522
.sym 19253 sram_bus_adr[4]
.sym 19256 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 19257 $abc$60912$n8974
.sym 19258 $abc$60912$n8093
.sym 19260 $abc$60912$n5324
.sym 19261 $abc$60912$n8424
.sym 19263 sram_bus_adr[4]
.sym 19264 spiflash_i
.sym 19265 $abc$60912$n5202
.sym 19266 $abc$60912$n5528
.sym 19267 spiflash_i
.sym 19268 $abc$60912$n8090
.sym 19269 $abc$60912$n5102
.sym 19271 csrbank3_load2_w[0]
.sym 19272 sram_bus_dat_w[5]
.sym 19273 interface5_bank_bus_dat_r[6]
.sym 19274 basesoc_uart_phy_tx_busy
.sym 19276 csrbank5_tuning_word3_w[4]
.sym 19277 $abc$60912$n5084
.sym 19278 $abc$60912$n4524
.sym 19279 sram_bus_adr[0]
.sym 19280 interface1_bank_bus_dat_r[6]
.sym 19288 $abc$60912$n4524
.sym 19290 $abc$60912$n7
.sym 19294 $abc$60912$n70
.sym 19296 $abc$60912$n5155
.sym 19298 $abc$60912$n72
.sym 19299 sram_bus_adr[0]
.sym 19303 $abc$60912$n96
.sym 19304 sram_bus_adr[1]
.sym 19306 $abc$60912$n7897_1
.sym 19316 $abc$60912$n98
.sym 19319 sram_bus_adr[1]
.sym 19321 sram_bus_adr[0]
.sym 19327 $abc$60912$n70
.sym 19331 sram_bus_adr[0]
.sym 19332 $abc$60912$n98
.sym 19333 sram_bus_adr[1]
.sym 19334 $abc$60912$n72
.sym 19337 $abc$60912$n72
.sym 19343 sram_bus_adr[0]
.sym 19344 $abc$60912$n96
.sym 19345 sram_bus_adr[1]
.sym 19346 $abc$60912$n70
.sym 19352 $abc$60912$n7897_1
.sym 19356 $abc$60912$n5155
.sym 19362 $abc$60912$n7
.sym 19365 $abc$60912$n4524
.sym 19366 sys_clk_$glb_clk
.sym 19368 interface5_bank_bus_dat_r[6]
.sym 19369 $abc$60912$n7904
.sym 19370 interface5_bank_bus_dat_r[4]
.sym 19371 $abc$60912$n5078
.sym 19372 csrbank5_tuning_word1_w[6]
.sym 19373 csrbank5_tuning_word1_w[4]
.sym 19374 $abc$60912$n7910
.sym 19375 interface5_bank_bus_dat_r[2]
.sym 19379 csrbank3_load2_w[1]
.sym 19380 $abc$60912$n5084
.sym 19381 $abc$60912$n4492
.sym 19382 $abc$60912$n5155
.sym 19383 interface4_bank_bus_dat_r[3]
.sym 19384 $abc$60912$n7934
.sym 19385 $abc$60912$n4522
.sym 19386 spiflash_bus_adr[1]
.sym 19387 $abc$60912$n4524
.sym 19388 csrbank5_tuning_word2_w[4]
.sym 19389 $abc$60912$n5081
.sym 19390 $abc$60912$n3
.sym 19391 csrbank3_reload2_w[1]
.sym 19392 $abc$60912$n11068
.sym 19394 csrbank5_tuning_word3_w[6]
.sym 19395 csrbank5_tuning_word2_w[4]
.sym 19396 csrbank3_reload2_w[4]
.sym 19397 csrbank5_tuning_word0_w[5]
.sym 19398 interface5_bank_bus_dat_r[0]
.sym 19399 interface1_bank_bus_dat_r[1]
.sym 19400 $abc$60912$n8094_1
.sym 19401 sram_bus_dat_w[0]
.sym 19402 csrbank5_tuning_word2_w[5]
.sym 19403 $abc$60912$n6219
.sym 19409 sram_bus_adr[0]
.sym 19410 $abc$60912$n7892
.sym 19411 $abc$60912$n10176
.sym 19414 $abc$60912$n10182
.sym 19415 $abc$60912$n10184
.sym 19416 $abc$60912$n66
.sym 19418 $abc$60912$n10174
.sym 19424 $abc$60912$n10186
.sym 19426 $abc$60912$n7891_1
.sym 19429 $abc$60912$n5102
.sym 19434 basesoc_uart_phy_tx_busy
.sym 19435 csrbank5_tuning_word0_w[0]
.sym 19438 sram_bus_adr[1]
.sym 19442 $abc$60912$n10176
.sym 19444 basesoc_uart_phy_tx_busy
.sym 19448 csrbank5_tuning_word0_w[0]
.sym 19449 sram_bus_adr[0]
.sym 19450 $abc$60912$n66
.sym 19451 sram_bus_adr[1]
.sym 19457 $abc$60912$n66
.sym 19461 $abc$60912$n10174
.sym 19463 basesoc_uart_phy_tx_busy
.sym 19466 basesoc_uart_phy_tx_busy
.sym 19468 $abc$60912$n10186
.sym 19473 $abc$60912$n10184
.sym 19475 basesoc_uart_phy_tx_busy
.sym 19480 basesoc_uart_phy_tx_busy
.sym 19481 $abc$60912$n10182
.sym 19484 $abc$60912$n7891_1
.sym 19485 $abc$60912$n5102
.sym 19486 $abc$60912$n7892
.sym 19489 sys_clk_$glb_clk
.sym 19490 sys_rst_$glb_sr
.sym 19491 csrbank5_tuning_word0_w[6]
.sym 19492 $abc$60912$n74
.sym 19493 $abc$60912$n7909_1
.sym 19494 csrbank5_tuning_word2_w[6]
.sym 19495 $abc$60912$n76
.sym 19496 sram_bus_adr[1]
.sym 19497 csrbank5_tuning_word0_w[7]
.sym 19498 $abc$60912$n8462
.sym 19499 $abc$60912$n5537
.sym 19500 spiflash_bus_adr[5]
.sym 19504 spiflash_bus_dat_w[12]
.sym 19506 $abc$60912$n5078
.sym 19507 $abc$60912$n8442
.sym 19509 spiflash_bus_dat_w[11]
.sym 19511 basesoc_bus_wishbone_dat_r[7]
.sym 19513 sram_bus_adr[11]
.sym 19516 csrbank5_tuning_word1_w[7]
.sym 19517 $abc$60912$n5078
.sym 19521 csrbank5_tuning_word1_w[4]
.sym 19524 $abc$60912$n5155
.sym 19532 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 19535 csrbank5_tuning_word0_w[2]
.sym 19536 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 19537 csrbank5_tuning_word0_w[6]
.sym 19539 csrbank5_tuning_word0_w[0]
.sym 19540 csrbank5_tuning_word0_w[1]
.sym 19542 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 19543 csrbank5_tuning_word0_w[3]
.sym 19544 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 19545 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 19546 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 19550 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 19554 csrbank5_tuning_word0_w[7]
.sym 19556 csrbank5_tuning_word0_w[4]
.sym 19557 csrbank5_tuning_word0_w[5]
.sym 19559 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 19564 $auto$alumacc.cc:474:replace_alu$6689.C[1]
.sym 19566 csrbank5_tuning_word0_w[0]
.sym 19567 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 19570 $auto$alumacc.cc:474:replace_alu$6689.C[2]
.sym 19572 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 19573 csrbank5_tuning_word0_w[1]
.sym 19574 $auto$alumacc.cc:474:replace_alu$6689.C[1]
.sym 19576 $auto$alumacc.cc:474:replace_alu$6689.C[3]
.sym 19578 csrbank5_tuning_word0_w[2]
.sym 19579 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 19580 $auto$alumacc.cc:474:replace_alu$6689.C[2]
.sym 19582 $auto$alumacc.cc:474:replace_alu$6689.C[4]
.sym 19584 csrbank5_tuning_word0_w[3]
.sym 19585 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 19586 $auto$alumacc.cc:474:replace_alu$6689.C[3]
.sym 19588 $auto$alumacc.cc:474:replace_alu$6689.C[5]
.sym 19590 csrbank5_tuning_word0_w[4]
.sym 19591 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 19592 $auto$alumacc.cc:474:replace_alu$6689.C[4]
.sym 19594 $auto$alumacc.cc:474:replace_alu$6689.C[6]
.sym 19596 csrbank5_tuning_word0_w[5]
.sym 19597 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 19598 $auto$alumacc.cc:474:replace_alu$6689.C[5]
.sym 19600 $auto$alumacc.cc:474:replace_alu$6689.C[7]
.sym 19602 csrbank5_tuning_word0_w[6]
.sym 19603 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 19604 $auto$alumacc.cc:474:replace_alu$6689.C[6]
.sym 19606 $auto$alumacc.cc:474:replace_alu$6689.C[8]
.sym 19608 csrbank5_tuning_word0_w[7]
.sym 19609 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 19610 $auto$alumacc.cc:474:replace_alu$6689.C[7]
.sym 19614 $abc$60912$n54
.sym 19615 sram_bus_dat_w[1]
.sym 19616 csrbank5_tuning_word0_w[5]
.sym 19617 $abc$60912$n4526
.sym 19618 csrbank5_tuning_word2_w[7]
.sym 19619 $abc$60912$n7912_1
.sym 19620 $abc$60912$n56
.sym 19621 $abc$60912$n4507
.sym 19622 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 19623 $abc$60912$n7990
.sym 19625 $abc$60912$n7339_1
.sym 19627 $abc$60912$n5639
.sym 19629 csrbank5_tuning_word2_w[6]
.sym 19631 spiflash_bus_dat_w[16]
.sym 19634 slave_sel[2]
.sym 19635 $abc$60912$n4588
.sym 19636 $abc$60912$n4507
.sym 19637 interface3_bank_bus_dat_r[5]
.sym 19639 interface5_bank_bus_dat_r[3]
.sym 19640 csrbank5_tuning_word2_w[5]
.sym 19641 interface5_bank_bus_dat_r[1]
.sym 19650 $auto$alumacc.cc:474:replace_alu$6689.C[8]
.sym 19657 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 19658 csrbank5_tuning_word1_w[2]
.sym 19659 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 19660 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 19668 csrbank5_tuning_word1_w[5]
.sym 19669 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 19670 csrbank5_tuning_word1_w[0]
.sym 19672 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 19676 csrbank5_tuning_word1_w[7]
.sym 19677 csrbank5_tuning_word1_w[6]
.sym 19678 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 19681 csrbank5_tuning_word1_w[4]
.sym 19682 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 19684 csrbank5_tuning_word1_w[1]
.sym 19685 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 19686 csrbank5_tuning_word1_w[3]
.sym 19687 $auto$alumacc.cc:474:replace_alu$6689.C[9]
.sym 19689 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 19690 csrbank5_tuning_word1_w[0]
.sym 19691 $auto$alumacc.cc:474:replace_alu$6689.C[8]
.sym 19693 $auto$alumacc.cc:474:replace_alu$6689.C[10]
.sym 19695 csrbank5_tuning_word1_w[1]
.sym 19696 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 19697 $auto$alumacc.cc:474:replace_alu$6689.C[9]
.sym 19699 $auto$alumacc.cc:474:replace_alu$6689.C[11]
.sym 19701 csrbank5_tuning_word1_w[2]
.sym 19702 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 19703 $auto$alumacc.cc:474:replace_alu$6689.C[10]
.sym 19705 $auto$alumacc.cc:474:replace_alu$6689.C[12]
.sym 19707 csrbank5_tuning_word1_w[3]
.sym 19708 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 19709 $auto$alumacc.cc:474:replace_alu$6689.C[11]
.sym 19711 $auto$alumacc.cc:474:replace_alu$6689.C[13]
.sym 19713 csrbank5_tuning_word1_w[4]
.sym 19714 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 19715 $auto$alumacc.cc:474:replace_alu$6689.C[12]
.sym 19717 $auto$alumacc.cc:474:replace_alu$6689.C[14]
.sym 19719 csrbank5_tuning_word1_w[5]
.sym 19720 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 19721 $auto$alumacc.cc:474:replace_alu$6689.C[13]
.sym 19723 $auto$alumacc.cc:474:replace_alu$6689.C[15]
.sym 19725 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 19726 csrbank5_tuning_word1_w[6]
.sym 19727 $auto$alumacc.cc:474:replace_alu$6689.C[14]
.sym 19729 $auto$alumacc.cc:474:replace_alu$6689.C[16]
.sym 19731 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 19732 csrbank5_tuning_word1_w[7]
.sym 19733 $auto$alumacc.cc:474:replace_alu$6689.C[15]
.sym 19737 basesoc_sram_we[1]
.sym 19738 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 19739 interface5_bank_bus_dat_r[5]
.sym 19740 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 19741 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 19742 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 19744 $abc$60912$n7906_1
.sym 19745 slave_sel_r[2]
.sym 19746 sram_bus_dat_w[1]
.sym 19749 sram_bus_dat_w[1]
.sym 19750 $abc$60912$n1
.sym 19751 sram_bus_dat_w[7]
.sym 19752 $abc$60912$n5538
.sym 19753 sram_bus_adr[1]
.sym 19754 $abc$60912$n5538
.sym 19755 sys_rst
.sym 19757 $abc$60912$n4520
.sym 19758 sram_bus_adr[0]
.sym 19759 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 19763 csrbank5_tuning_word1_w[3]
.sym 19766 basesoc_uart_phy_tx_busy
.sym 19767 csrbank3_load2_w[0]
.sym 19768 sram_bus_adr[0]
.sym 19769 csrbank5_tuning_word1_w[1]
.sym 19770 sram_bus_dat_w[5]
.sym 19772 csrbank5_tuning_word3_w[4]
.sym 19773 $auto$alumacc.cc:474:replace_alu$6689.C[16]
.sym 19779 csrbank5_tuning_word2_w[0]
.sym 19780 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 19781 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 19784 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 19785 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 19786 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 19787 csrbank5_tuning_word2_w[3]
.sym 19790 csrbank5_tuning_word2_w[7]
.sym 19792 csrbank5_tuning_word2_w[4]
.sym 19793 csrbank5_tuning_word2_w[2]
.sym 19795 csrbank5_tuning_word2_w[1]
.sym 19798 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 19799 csrbank5_tuning_word2_w[6]
.sym 19800 csrbank5_tuning_word2_w[5]
.sym 19805 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 19807 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 19810 $auto$alumacc.cc:474:replace_alu$6689.C[17]
.sym 19812 csrbank5_tuning_word2_w[0]
.sym 19813 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 19814 $auto$alumacc.cc:474:replace_alu$6689.C[16]
.sym 19816 $auto$alumacc.cc:474:replace_alu$6689.C[18]
.sym 19818 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 19819 csrbank5_tuning_word2_w[1]
.sym 19820 $auto$alumacc.cc:474:replace_alu$6689.C[17]
.sym 19822 $auto$alumacc.cc:474:replace_alu$6689.C[19]
.sym 19824 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 19825 csrbank5_tuning_word2_w[2]
.sym 19826 $auto$alumacc.cc:474:replace_alu$6689.C[18]
.sym 19828 $auto$alumacc.cc:474:replace_alu$6689.C[20]
.sym 19830 csrbank5_tuning_word2_w[3]
.sym 19831 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 19832 $auto$alumacc.cc:474:replace_alu$6689.C[19]
.sym 19834 $auto$alumacc.cc:474:replace_alu$6689.C[21]
.sym 19836 csrbank5_tuning_word2_w[4]
.sym 19837 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 19838 $auto$alumacc.cc:474:replace_alu$6689.C[20]
.sym 19840 $auto$alumacc.cc:474:replace_alu$6689.C[22]
.sym 19842 csrbank5_tuning_word2_w[5]
.sym 19843 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 19844 $auto$alumacc.cc:474:replace_alu$6689.C[21]
.sym 19846 $auto$alumacc.cc:474:replace_alu$6689.C[23]
.sym 19848 csrbank5_tuning_word2_w[6]
.sym 19849 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 19850 $auto$alumacc.cc:474:replace_alu$6689.C[22]
.sym 19852 $auto$alumacc.cc:474:replace_alu$6689.C[24]
.sym 19854 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 19855 csrbank5_tuning_word2_w[7]
.sym 19856 $auto$alumacc.cc:474:replace_alu$6689.C[23]
.sym 19860 interface5_bank_bus_dat_r[3]
.sym 19861 interface5_bank_bus_dat_r[1]
.sym 19862 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 19863 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 19865 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 19866 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 19867 $abc$60912$n4530
.sym 19868 serial_tx
.sym 19869 $abc$60912$n8921_1
.sym 19872 $abc$60912$n10204
.sym 19873 picorv32.reg_op1[24]
.sym 19879 spiflash_bus_adr[1]
.sym 19880 slave_sel_r[2]
.sym 19881 sram_bus_adr[0]
.sym 19886 csrbank5_tuning_word3_w[6]
.sym 19889 sram_bus_dat_w[0]
.sym 19894 sram_bus_dat_w[3]
.sym 19895 $abc$60912$n6219
.sym 19896 $auto$alumacc.cc:474:replace_alu$6689.C[24]
.sym 19906 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 19907 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 19908 csrbank5_tuning_word3_w[0]
.sym 19909 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 19910 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 19911 csrbank5_tuning_word3_w[2]
.sym 19912 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 19915 csrbank5_tuning_word3_w[7]
.sym 19918 csrbank5_tuning_word3_w[5]
.sym 19919 csrbank5_tuning_word3_w[3]
.sym 19922 csrbank5_tuning_word3_w[4]
.sym 19923 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 19928 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 19930 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 19931 csrbank5_tuning_word3_w[1]
.sym 19932 csrbank5_tuning_word3_w[6]
.sym 19933 $auto$alumacc.cc:474:replace_alu$6689.C[25]
.sym 19935 csrbank5_tuning_word3_w[0]
.sym 19936 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 19937 $auto$alumacc.cc:474:replace_alu$6689.C[24]
.sym 19939 $auto$alumacc.cc:474:replace_alu$6689.C[26]
.sym 19941 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 19942 csrbank5_tuning_word3_w[1]
.sym 19943 $auto$alumacc.cc:474:replace_alu$6689.C[25]
.sym 19945 $auto$alumacc.cc:474:replace_alu$6689.C[27]
.sym 19947 csrbank5_tuning_word3_w[2]
.sym 19948 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 19949 $auto$alumacc.cc:474:replace_alu$6689.C[26]
.sym 19951 $auto$alumacc.cc:474:replace_alu$6689.C[28]
.sym 19953 csrbank5_tuning_word3_w[3]
.sym 19954 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 19955 $auto$alumacc.cc:474:replace_alu$6689.C[27]
.sym 19957 $auto$alumacc.cc:474:replace_alu$6689.C[29]
.sym 19959 csrbank5_tuning_word3_w[4]
.sym 19960 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 19961 $auto$alumacc.cc:474:replace_alu$6689.C[28]
.sym 19963 $auto$alumacc.cc:474:replace_alu$6689.C[30]
.sym 19965 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 19966 csrbank5_tuning_word3_w[5]
.sym 19967 $auto$alumacc.cc:474:replace_alu$6689.C[29]
.sym 19969 $auto$alumacc.cc:474:replace_alu$6689.C[31]
.sym 19971 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 19972 csrbank5_tuning_word3_w[6]
.sym 19973 $auto$alumacc.cc:474:replace_alu$6689.C[30]
.sym 19975 $nextpnr_ICESTORM_LC_2$I3
.sym 19977 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 19978 csrbank5_tuning_word3_w[7]
.sym 19979 $auto$alumacc.cc:474:replace_alu$6689.C[31]
.sym 19984 csrbank5_tuning_word3_w[5]
.sym 19985 csrbank5_tuning_word3_w[3]
.sym 19986 $abc$60912$n7901
.sym 19988 csrbank5_tuning_word3_w[4]
.sym 19989 csrbank5_tuning_word3_w[1]
.sym 19990 csrbank5_tuning_word3_w[6]
.sym 19991 basesoc_uart_phy_uart_clk_txen
.sym 19992 $abc$60912$n11068
.sym 19999 $abc$60912$n7894_1
.sym 20006 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 20009 sram_bus_dat_w[6]
.sym 20010 csrbank5_tuning_word3_w[4]
.sym 20012 csrbank5_tuning_word3_w[1]
.sym 20014 csrbank5_tuning_word3_w[6]
.sym 20018 csrbank5_tuning_word3_w[5]
.sym 20019 $nextpnr_ICESTORM_LC_2$I3
.sym 20026 $abc$60912$n4654
.sym 20028 $abc$60912$n102
.sym 20029 $abc$60912$n60
.sym 20033 sram_bus_dat_w[7]
.sym 20035 sram_bus_dat_w[1]
.sym 20037 sram_bus_adr[1]
.sym 20038 sram_bus_adr[0]
.sym 20046 csrbank5_tuning_word3_w[1]
.sym 20049 sram_bus_dat_w[0]
.sym 20054 sram_bus_dat_w[3]
.sym 20060 $nextpnr_ICESTORM_LC_2$I3
.sym 20066 $abc$60912$n102
.sym 20069 sram_bus_dat_w[7]
.sym 20076 sram_bus_dat_w[0]
.sym 20084 $abc$60912$n60
.sym 20087 sram_bus_dat_w[3]
.sym 20095 sram_bus_dat_w[1]
.sym 20099 sram_bus_adr[0]
.sym 20100 csrbank5_tuning_word3_w[1]
.sym 20101 $abc$60912$n60
.sym 20102 sram_bus_adr[1]
.sym 20103 $abc$60912$n4654
.sym 20104 sys_clk_$glb_clk
.sym 20105 sys_rst_$glb_sr
.sym 20111 $abc$60912$n6219
.sym 20115 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 20118 $auto$alumacc.cc:474:replace_alu$6689.C[32]
.sym 20127 csrbank5_tuning_word3_w[5]
.sym 20130 sram_bus_dat_w[3]
.sym 20148 $abc$60912$n11
.sym 20149 $abc$60912$n4522
.sym 20154 $abc$60912$n1
.sym 20162 $abc$60912$n7156
.sym 20170 $abc$60912$n7339_1
.sym 20181 $abc$60912$n7339_1
.sym 20201 $abc$60912$n7156
.sym 20207 $abc$60912$n1
.sym 20212 $abc$60912$n11
.sym 20226 $abc$60912$n4522
.sym 20227 sys_clk_$glb_clk
.sym 20231 $abc$60912$n5317_1
.sym 20237 sys_rst
.sym 20250 $abc$60912$n7156
.sym 20254 serial_rx
.sym 20263 regs0
.sym 20278 serial_rx
.sym 20309 serial_rx
.sym 20350 sys_clk_$glb_clk
.sym 20356 $abc$60912$n6760
.sym 20357 $abc$60912$n6828_1
.sym 20364 $PACKER_VCC_NET_$glb_clk
.sym 20422 user_led0
.sym 20457 $abc$60912$n5803
.sym 20458 picorv32.pcpi_mul.mul_finish
.sym 20468 $abc$60912$n11077
.sym 20476 picorv32.pcpi_mul.rd[53]
.sym 20515 $abc$60912$n5803
.sym 20542 $abc$60912$n5803
.sym 20581 picorv32.pcpi_mul.rd[50]
.sym 20582 picorv32.pcpi_mul.rd[51]
.sym 20583 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 20584 picorv32.pcpi_mul.mul_counter[6]
.sym 20585 $abc$60912$n10458
.sym 20586 $abc$60912$n11586
.sym 20587 picorv32.pcpi_mul.rd[49]
.sym 20619 $abc$60912$n765
.sym 20623 $abc$60912$n5803
.sym 20624 picorv32.pcpi_mul.rd[49]
.sym 20633 $abc$60912$n6735_1
.sym 20655 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20662 picorv32.pcpi_mul.rd[41]
.sym 20663 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20674 $PACKER_GND_NET
.sym 20680 picorv32.pcpi_mul.rdx[41]
.sym 20684 picorv32.pcpi_mul.rs2[41]
.sym 20687 $abc$60912$n6735_1
.sym 20693 $abc$60912$n6735_1
.sym 20705 $PACKER_GND_NET
.sym 20720 picorv32.pcpi_mul.rd[41]
.sym 20721 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20722 picorv32.pcpi_mul.rdx[41]
.sym 20723 picorv32.pcpi_mul.rs2[41]
.sym 20726 picorv32.pcpi_mul.rs2[41]
.sym 20727 picorv32.pcpi_mul.rdx[41]
.sym 20728 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20729 picorv32.pcpi_mul.rd[41]
.sym 20732 $PACKER_GND_NET
.sym 20736 $abc$60912$n765_$glb_ce
.sym 20737 sys_clk_$glb_clk
.sym 20739 picorv32.pcpi_mul.rs2[49]
.sym 20740 picorv32.pcpi_mul.rs2[48]
.sym 20741 picorv32.pcpi_mul.rdx[49]
.sym 20742 $abc$60912$n11591
.sym 20743 picorv32.pcpi_mul.rs2[51]
.sym 20744 picorv32.pcpi_mul.rs2[50]
.sym 20745 $abc$60912$n11589
.sym 20746 $abc$60912$n10460
.sym 20753 picorv32.reg_op2[31]
.sym 20754 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 20764 picorv32.pcpi_mul.mul_waiting
.sym 20773 picorv32.pcpi_mul.rd[42]
.sym 20774 picorv32.pcpi_mul.instr_rs2_signed
.sym 20782 picorv32.pcpi_mul.rdx[42]
.sym 20785 $abc$60912$n10410
.sym 20786 $abc$60912$n11784
.sym 20787 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20789 $abc$60912$n11789
.sym 20792 $abc$60912$n11742
.sym 20793 picorv32.pcpi_mul.rs2[42]
.sym 20796 $abc$60912$n10412
.sym 20797 picorv32.pcpi_mul.rd[42]
.sym 20799 $auto$maccmap.cc:240:synth$11585.C[4]
.sym 20803 $abc$60912$n11785
.sym 20808 $abc$60912$n11788
.sym 20812 $auto$maccmap.cc:240:synth$10709.C[2]
.sym 20814 $abc$60912$n10410
.sym 20815 $abc$60912$n10412
.sym 20818 $auto$maccmap.cc:240:synth$10709.C[3]
.sym 20820 $abc$60912$n11784
.sym 20821 $abc$60912$n11788
.sym 20822 $auto$maccmap.cc:240:synth$10709.C[2]
.sym 20824 $nextpnr_ICESTORM_LC_67$I3
.sym 20826 $abc$60912$n11785
.sym 20827 $abc$60912$n11789
.sym 20828 $auto$maccmap.cc:240:synth$10709.C[3]
.sym 20834 $nextpnr_ICESTORM_LC_67$I3
.sym 20837 picorv32.pcpi_mul.rs2[42]
.sym 20838 picorv32.pcpi_mul.rd[42]
.sym 20839 picorv32.pcpi_mul.rdx[42]
.sym 20840 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20844 $abc$60912$n10412
.sym 20845 $abc$60912$n10410
.sym 20850 $auto$maccmap.cc:240:synth$11585.C[4]
.sym 20852 $abc$60912$n11742
.sym 20855 picorv32.pcpi_mul.rd[42]
.sym 20856 picorv32.pcpi_mul.rdx[42]
.sym 20857 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20858 picorv32.pcpi_mul.rs2[42]
.sym 20859 $abc$60912$n765_$glb_ce
.sym 20860 sys_clk_$glb_clk
.sym 20861 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 20862 $abc$60912$n11588
.sym 20863 picorv32.pcpi_mul.rdx[51]
.sym 20865 picorv32.pcpi_mul.rs2[52]
.sym 20866 picorv32.pcpi_mul.rs1[59]
.sym 20867 picorv32.pcpi_mul.rdx[43]
.sym 20868 picorv32.pcpi_mul.rs1[58]
.sym 20869 picorv32.pcpi_mul.rs2[53]
.sym 20872 $abc$60912$n11077
.sym 20887 picorv32.pcpi_mul.rd[43]
.sym 20893 picorv32.pcpi_mul.rs1[60]
.sym 20894 $abc$60912$n10456
.sym 20897 picorv32.pcpi_mul.rd[51]
.sym 20900 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20908 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20913 picorv32.pcpi_mul.rd[43]
.sym 20914 picorv32.pcpi_mul.rd[52]
.sym 20917 $abc$60912$n11589
.sym 20922 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 20925 $abc$60912$n11611
.sym 20927 $abc$60912$n11588
.sym 20929 picorv32.pcpi_mul.rdx[52]
.sym 20930 picorv32.pcpi_mul.rs2[52]
.sym 20932 picorv32.pcpi_mul.rdx[43]
.sym 20934 picorv32.pcpi_mul.rs2[43]
.sym 20936 picorv32.pcpi_mul.rs2[52]
.sym 20937 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20938 picorv32.pcpi_mul.rd[52]
.sym 20939 picorv32.pcpi_mul.rdx[52]
.sym 20942 picorv32.pcpi_mul.rd[43]
.sym 20943 picorv32.pcpi_mul.rs2[43]
.sym 20944 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20945 picorv32.pcpi_mul.rdx[43]
.sym 20949 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 20951 $abc$60912$n11588
.sym 20955 $abc$60912$n11611
.sym 20963 $abc$60912$n11589
.sym 20966 picorv32.pcpi_mul.rd[43]
.sym 20967 picorv32.pcpi_mul.rs2[43]
.sym 20968 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20969 picorv32.pcpi_mul.rdx[43]
.sym 20972 picorv32.pcpi_mul.rs2[52]
.sym 20973 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20974 picorv32.pcpi_mul.rd[52]
.sym 20975 picorv32.pcpi_mul.rdx[52]
.sym 20980 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 20982 $abc$60912$n765_$glb_ce
.sym 20983 sys_clk_$glb_clk
.sym 20984 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 20986 picorv32.pcpi_mul_rd[10]
.sym 20988 picorv32.pcpi_mul_rd[14]
.sym 20990 picorv32.pcpi_mul_rd[6]
.sym 20992 picorv32.pcpi_mul_rd[5]
.sym 20995 sram_bus_dat_w[3]
.sym 20998 $PACKER_GND_NET
.sym 21001 spiflash_bus_dat_w[27]
.sym 21006 $PACKER_GND_NET
.sym 21011 picorv32.pcpi_mul.rd[49]
.sym 21016 picorv32.pcpi_mul.mul_waiting
.sym 21017 picorv32.pcpi_mul.rd[4]
.sym 21020 $abc$60912$n5803
.sym 21022 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21028 picorv32.pcpi_mul.instr_rs2_signed
.sym 21030 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21031 $PACKER_GND_NET
.sym 21032 picorv32.pcpi_mul.rd[53]
.sym 21033 picorv32.pcpi_mul.rs2[53]
.sym 21034 picorv32.pcpi_mul.rdx[53]
.sym 21035 picorv32.pcpi_mul.rd[54]
.sym 21036 picorv32.pcpi_mul.rdx[54]
.sym 21045 picorv32.pcpi_mul.rs2[54]
.sym 21053 picorv32.reg_op2[31]
.sym 21056 picorv32.pcpi_mul.mul_waiting
.sym 21062 $PACKER_GND_NET
.sym 21065 picorv32.pcpi_mul.rdx[53]
.sym 21066 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21067 picorv32.pcpi_mul.rs2[53]
.sym 21068 picorv32.pcpi_mul.rd[53]
.sym 21072 $PACKER_GND_NET
.sym 21077 picorv32.pcpi_mul.mul_waiting
.sym 21078 picorv32.reg_op2[31]
.sym 21079 picorv32.pcpi_mul.rs2[53]
.sym 21080 picorv32.pcpi_mul.instr_rs2_signed
.sym 21083 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21084 picorv32.pcpi_mul.rs2[54]
.sym 21085 picorv32.pcpi_mul.rd[54]
.sym 21086 picorv32.pcpi_mul.rdx[54]
.sym 21089 picorv32.pcpi_mul.rs2[53]
.sym 21090 picorv32.pcpi_mul.rd[53]
.sym 21091 picorv32.pcpi_mul.rdx[53]
.sym 21092 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21095 picorv32.pcpi_mul.rd[54]
.sym 21096 picorv32.pcpi_mul.rdx[54]
.sym 21097 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21098 picorv32.pcpi_mul.rs2[54]
.sym 21101 picorv32.pcpi_mul.rs2[54]
.sym 21102 picorv32.pcpi_mul.instr_rs2_signed
.sym 21103 picorv32.pcpi_mul.mul_waiting
.sym 21104 picorv32.reg_op2[31]
.sym 21105 $abc$60912$n765_$glb_ce
.sym 21106 sys_clk_$glb_clk
.sym 21108 picorv32.pcpi_mul_rd[31]
.sym 21109 picorv32.pcpi_mul_rd[11]
.sym 21110 picorv32.pcpi_mul_rd[17]
.sym 21111 picorv32.pcpi_mul_rd[4]
.sym 21112 picorv32.pcpi_mul_rd[19]
.sym 21114 picorv32.pcpi_mul_rd[22]
.sym 21116 $abc$60912$n10700
.sym 21122 picorv32.pcpi_mul.instr_rs2_signed
.sym 21123 picorv32.pcpi_mul_rd[20]
.sym 21125 picorv32.pcpi_mul.rd[18]
.sym 21126 picorv32.pcpi_mul.rd[10]
.sym 21128 picorv32.pcpi_mul.rd[46]
.sym 21130 picorv32.pcpi_mul.rd[47]
.sym 21131 picorv32.pcpi_mul.rd[6]
.sym 21134 picorv32.pcpi_mul.rdx[39]
.sym 21153 picorv32.pcpi_mul.rdx[55]
.sym 21154 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21156 picorv32.pcpi_mul.rs2[55]
.sym 21158 $abc$60912$n11608
.sym 21159 $abc$60912$n11523
.sym 21161 $abc$60912$n11609
.sym 21162 $abc$60912$n10454
.sym 21163 $abc$60912$n11612
.sym 21164 $abc$60912$n11613
.sym 21166 $abc$60912$n10456
.sym 21167 picorv32.pcpi_mul.rd[55]
.sym 21181 $auto$maccmap.cc:240:synth$11652.C[2]
.sym 21183 $abc$60912$n10456
.sym 21184 $abc$60912$n10454
.sym 21187 $auto$maccmap.cc:240:synth$11652.C[3]
.sym 21189 $abc$60912$n11608
.sym 21190 $abc$60912$n11612
.sym 21191 $auto$maccmap.cc:240:synth$11652.C[2]
.sym 21193 $nextpnr_ICESTORM_LC_78$I3
.sym 21195 $abc$60912$n11609
.sym 21196 $abc$60912$n11613
.sym 21197 $auto$maccmap.cc:240:synth$11652.C[3]
.sym 21203 $nextpnr_ICESTORM_LC_78$I3
.sym 21206 picorv32.pcpi_mul.rd[55]
.sym 21207 picorv32.pcpi_mul.rs2[55]
.sym 21208 picorv32.pcpi_mul.rdx[55]
.sym 21209 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21212 $abc$60912$n11523
.sym 21218 $abc$60912$n10454
.sym 21221 $abc$60912$n10456
.sym 21224 picorv32.pcpi_mul.rs2[55]
.sym 21225 picorv32.pcpi_mul.rd[55]
.sym 21226 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21227 picorv32.pcpi_mul.rdx[55]
.sym 21228 $abc$60912$n765_$glb_ce
.sym 21229 sys_clk_$glb_clk
.sym 21230 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 21231 picorv32.pcpi_mul_rd[23]
.sym 21232 $abc$60912$n11656
.sym 21233 picorv32.pcpi_mul_rd[26]
.sym 21235 picorv32.pcpi_mul_rd[25]
.sym 21236 picorv32.pcpi_mul_rd[27]
.sym 21237 picorv32.pcpi_mul_rd[28]
.sym 21238 picorv32.pcpi_mul_rd[3]
.sym 21244 picorv32.pcpi_mul_rd[22]
.sym 21245 picorv32.pcpi_mul.rd[19]
.sym 21246 picorv32.pcpi_mul_rd[4]
.sym 21247 picorv32.pcpi_mul.rd[22]
.sym 21248 $PACKER_GND_NET
.sym 21250 picorv32.pcpi_mul.rd[11]
.sym 21253 picorv32.pcpi_mul_rd[13]
.sym 21255 picorv32.pcpi_mul.rd[28]
.sym 21256 picorv32.pcpi_mul.rd[3]
.sym 21257 picorv32.pcpi_mul.rd[35]
.sym 21258 picorv32.reg_op2[31]
.sym 21261 picorv32.pcpi_mul.mul_waiting
.sym 21263 picorv32.pcpi_mul.rd[5]
.sym 21271 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21274 $abc$60912$n10436
.sym 21278 picorv32.pcpi_mul.rd[57]
.sym 21279 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21280 $abc$60912$n11697
.sym 21281 $abc$60912$n11700
.sym 21282 picorv32.pcpi_mul.rdx[57]
.sym 21283 $abc$60912$n11701
.sym 21284 $abc$60912$n10434
.sym 21292 picorv32.pcpi_mul.rs2[57]
.sym 21295 $abc$60912$n11696
.sym 21304 $auto$maccmap.cc:240:synth$11513.C[2]
.sym 21306 $abc$60912$n10434
.sym 21307 $abc$60912$n10436
.sym 21310 $auto$maccmap.cc:240:synth$11513.C[3]
.sym 21312 $abc$60912$n11700
.sym 21313 $abc$60912$n11696
.sym 21314 $auto$maccmap.cc:240:synth$11513.C[2]
.sym 21316 $nextpnr_ICESTORM_LC_73$I3
.sym 21318 $abc$60912$n11697
.sym 21319 $abc$60912$n11701
.sym 21320 $auto$maccmap.cc:240:synth$11513.C[3]
.sym 21326 $nextpnr_ICESTORM_LC_73$I3
.sym 21329 picorv32.pcpi_mul.rs2[57]
.sym 21330 picorv32.pcpi_mul.rdx[57]
.sym 21331 picorv32.pcpi_mul.rd[57]
.sym 21332 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21337 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21341 $abc$60912$n10436
.sym 21342 $abc$60912$n10434
.sym 21347 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21348 picorv32.pcpi_mul.rd[57]
.sym 21349 picorv32.pcpi_mul.rdx[57]
.sym 21350 picorv32.pcpi_mul.rs2[57]
.sym 21351 $abc$60912$n765_$glb_ce
.sym 21352 sys_clk_$glb_clk
.sym 21353 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 21355 picorv32.pcpi_mul.rd[26]
.sym 21356 picorv32.pcpi_mul.rd[27]
.sym 21357 $auto$maccmap.cc:240:synth$11625.C[4]
.sym 21358 $abc$60912$n11652
.sym 21359 picorv32.pcpi_mul.rd[25]
.sym 21360 $abc$60912$n11653
.sym 21361 $abc$60912$n10446
.sym 21363 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21364 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21365 $abc$60912$n6794_1
.sym 21366 $abc$60912$n6915
.sym 21367 picorv32.pcpi_mul_rd[28]
.sym 21369 $abc$60912$n11701
.sym 21370 picorv32.pcpi_mul.rd[58]
.sym 21371 picorv32.pcpi_mul_rd[3]
.sym 21372 picorv32.pcpi_mul.rd[59]
.sym 21376 $abc$60912$n11068
.sym 21379 picorv32.pcpi_mul.rd[59]
.sym 21384 picorv32.pcpi_mul.rs2[19]
.sym 21385 picorv32.pcpi_mul.rs1[60]
.sym 21396 picorv32.pcpi_mul.rd[58]
.sym 21400 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21404 picorv32.pcpi_mul.instr_rs2_signed
.sym 21406 picorv32.pcpi_mul.rs2[55]
.sym 21408 picorv32.pcpi_mul.rdx[58]
.sym 21409 $PACKER_GND_NET
.sym 21410 picorv32.pcpi_mul.rs2[58]
.sym 21414 $abc$60912$n11077
.sym 21418 picorv32.reg_op2[31]
.sym 21421 picorv32.pcpi_mul.mul_waiting
.sym 21428 picorv32.pcpi_mul.rdx[58]
.sym 21429 picorv32.pcpi_mul.rd[58]
.sym 21430 picorv32.pcpi_mul.rs2[58]
.sym 21431 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21434 picorv32.pcpi_mul.rd[58]
.sym 21435 picorv32.pcpi_mul.rdx[58]
.sym 21436 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21437 picorv32.pcpi_mul.rs2[58]
.sym 21441 $PACKER_GND_NET
.sym 21448 $PACKER_GND_NET
.sym 21453 $PACKER_GND_NET
.sym 21460 $PACKER_GND_NET
.sym 21464 picorv32.pcpi_mul.rs2[55]
.sym 21465 picorv32.reg_op2[31]
.sym 21466 picorv32.pcpi_mul.instr_rs2_signed
.sym 21467 picorv32.pcpi_mul.mul_waiting
.sym 21472 $abc$60912$n11077
.sym 21474 $abc$60912$n765_$glb_ce
.sym 21475 sys_clk_$glb_clk
.sym 21477 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 21478 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21479 $abc$60912$n6135_1
.sym 21480 csrbank3_reload0_w[3]
.sym 21482 csrbank3_reload0_w[6]
.sym 21483 $abc$60912$n11657
.sym 21484 $abc$60912$n11654
.sym 21485 picorv32.irq_mask[2]
.sym 21486 picorv32.pcpi_div.dividend[21]
.sym 21495 $abc$60912$n4739
.sym 21496 $abc$60912$n10708
.sym 21497 $PACKER_GND_NET
.sym 21498 $abc$60912$n4667
.sym 21501 picorv32.pcpi_mul.rs2[26]
.sym 21502 picorv32.pcpi_mul_rd[16]
.sym 21503 picorv32.pcpi_mul.rs1[48]
.sym 21504 picorv32.pcpi_mul.mul_waiting
.sym 21506 $abc$60912$n920
.sym 21508 $abc$60912$n5803
.sym 21509 picorv32.pcpi_mul.rd[4]
.sym 21512 $abc$60912$n5538
.sym 21516 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21519 picorv32.pcpi_mul.rd[18]
.sym 21521 picorv32.pcpi_mul.rd[24]
.sym 21522 picorv32.pcpi_mul.rdx[19]
.sym 21524 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21527 $abc$60912$n11655
.sym 21528 picorv32.pcpi_mul.rd[19]
.sym 21529 $auto$maccmap.cc:240:synth$11625.C[4]
.sym 21530 $abc$60912$n11721
.sym 21533 picorv32.pcpi_mul.rs2[18]
.sym 21535 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21538 picorv32.pcpi_mul.rdx[18]
.sym 21543 picorv32.pcpi_mul.rs2[24]
.sym 21544 picorv32.pcpi_mul.rs2[19]
.sym 21546 picorv32.pcpi_mul.rdx[24]
.sym 21549 $abc$60912$n11654
.sym 21552 $abc$60912$n11721
.sym 21557 picorv32.pcpi_mul.rd[24]
.sym 21558 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21559 picorv32.pcpi_mul.rdx[24]
.sym 21560 picorv32.pcpi_mul.rs2[24]
.sym 21563 picorv32.pcpi_mul.rdx[19]
.sym 21564 picorv32.pcpi_mul.rd[19]
.sym 21565 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21566 picorv32.pcpi_mul.rs2[19]
.sym 21572 $abc$60912$n11655
.sym 21575 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21576 picorv32.pcpi_mul.rd[24]
.sym 21577 picorv32.pcpi_mul.rs2[24]
.sym 21578 picorv32.pcpi_mul.rdx[24]
.sym 21581 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21582 picorv32.pcpi_mul.rs2[18]
.sym 21583 picorv32.pcpi_mul.rd[18]
.sym 21584 picorv32.pcpi_mul.rdx[18]
.sym 21587 $abc$60912$n11654
.sym 21589 $auto$maccmap.cc:240:synth$11625.C[4]
.sym 21593 picorv32.pcpi_mul.rd[19]
.sym 21594 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21595 picorv32.pcpi_mul.rs2[19]
.sym 21596 picorv32.pcpi_mul.rdx[19]
.sym 21597 $abc$60912$n765_$glb_ce
.sym 21598 sys_clk_$glb_clk
.sym 21599 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 21600 picorv32.pcpi_mul.rs1[61]
.sym 21601 picorv32.pcpi_mul.rs1[57]
.sym 21602 $abc$60912$n4658
.sym 21603 picorv32.pcpi_mul.rs1[60]
.sym 21604 picorv32.pcpi_mul.rdx[39]
.sym 21605 $abc$60912$n8891_1
.sym 21606 picorv32.pcpi_mul.rs1[49]
.sym 21607 picorv32.pcpi_mul.rs1[48]
.sym 21608 $abc$60912$n11077
.sym 21610 $abc$60912$n6801
.sym 21611 csrbank3_load3_w[2]
.sym 21613 picorv32.pcpi_mul_rd[0]
.sym 21615 csrbank3_reload0_w[3]
.sym 21616 $abc$60912$n6889
.sym 21617 spiflash_bus_dat_w[30]
.sym 21619 spiflash_bus_dat_w[31]
.sym 21622 $abc$60912$n2702
.sym 21624 $abc$60912$n6135_1
.sym 21625 picorv32.pcpi_mul.rdx[39]
.sym 21629 picorv32.pcpi_mul.rs2[24]
.sym 21630 csrbank3_reload0_w[6]
.sym 21632 $abc$60912$n6801
.sym 21633 picorv32.pcpi_mul.rs1[62]
.sym 21634 picorv32.pcpi_mul_rd[21]
.sym 21641 picorv32.pcpi_mul.rd[28]
.sym 21642 picorv32.pcpi_mul.rs2[28]
.sym 21643 $abc$60912$n6801
.sym 21645 picorv32.pcpi_mul.rd[48]
.sym 21646 picorv32.pcpi_mul.rd[16]
.sym 21647 picorv32.pcpi_mul.rdx[28]
.sym 21648 picorv32.pcpi_mul.rd[0]
.sym 21649 $abc$60912$n4954
.sym 21650 $abc$60912$n4954
.sym 21654 picorv32.pcpi_mul.rd[34]
.sym 21656 picorv32.pcpi_mul.rd[21]
.sym 21657 picorv32.pcpi_mul.rd[32]
.sym 21667 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21668 $abc$60912$n5803
.sym 21669 picorv32.pcpi_mul.rd[53]
.sym 21670 sram_bus_dat_w[3]
.sym 21671 picorv32.pcpi_mul.rd[2]
.sym 21674 sram_bus_dat_w[3]
.sym 21680 $abc$60912$n4954
.sym 21681 picorv32.pcpi_mul.rd[21]
.sym 21682 picorv32.pcpi_mul.rd[53]
.sym 21687 picorv32.pcpi_mul.rd[0]
.sym 21688 picorv32.pcpi_mul.rd[32]
.sym 21689 $abc$60912$n4954
.sym 21695 $abc$60912$n6801
.sym 21698 picorv32.pcpi_mul.rdx[28]
.sym 21699 picorv32.pcpi_mul.rs2[28]
.sym 21700 picorv32.pcpi_mul.rd[28]
.sym 21701 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21705 $abc$60912$n4954
.sym 21706 picorv32.pcpi_mul.rd[2]
.sym 21707 picorv32.pcpi_mul.rd[34]
.sym 21710 picorv32.pcpi_mul.rd[48]
.sym 21711 picorv32.pcpi_mul.rd[16]
.sym 21713 $abc$60912$n4954
.sym 21716 picorv32.pcpi_mul.rs2[28]
.sym 21717 picorv32.pcpi_mul.rd[28]
.sym 21718 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21719 picorv32.pcpi_mul.rdx[28]
.sym 21720 $abc$60912$n5803
.sym 21721 sys_clk_$glb_clk
.sym 21723 picorv32.pcpi_mul.rdx[8]
.sym 21724 $abc$60912$n11072
.sym 21725 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21726 $abc$60912$n11064
.sym 21727 $abc$60912$n10432
.sym 21728 $abc$60912$n11765
.sym 21729 picorv32.pcpi_mul.rd[8]
.sym 21730 $abc$60912$n8979
.sym 21731 $abc$60912$n8891_1
.sym 21737 picorv32.pcpi_mul_rd[2]
.sym 21738 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 21739 $abc$60912$n7962
.sym 21742 $abc$60912$n4765_1
.sym 21743 $abc$60912$n4785
.sym 21744 picorv32.pcpi_mul.rd[21]
.sym 21745 storage_1[8][0]
.sym 21746 $PACKER_GND_NET
.sym 21749 picorv32.pcpi_mul.mul_waiting
.sym 21750 $abc$60912$n9181
.sym 21751 $abc$60912$n11544
.sym 21752 picorv32.pcpi_mul.rd[3]
.sym 21753 picorv32.pcpi_mul.mul_waiting
.sym 21754 picorv32.reg_op2[31]
.sym 21755 picorv32.pcpi_mul.rd[5]
.sym 21756 picorv32.pcpi_mul.rs2[8]
.sym 21758 spiflash_bus_adr[3]
.sym 21764 $abc$60912$n10424
.sym 21774 $abc$60912$n11494
.sym 21775 $abc$60912$n10422
.sym 21778 $abc$60912$n11545
.sym 21779 picorv32.reg_op2[13]
.sym 21783 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 21787 $auto$maccmap.cc:240:synth$11667.C[4]
.sym 21791 $abc$60912$n11676
.sym 21795 $abc$60912$n11566
.sym 21797 $abc$60912$n10424
.sym 21799 $abc$60912$n10422
.sym 21804 picorv32.reg_op2[13]
.sym 21810 $auto$maccmap.cc:240:synth$11667.C[4]
.sym 21811 $abc$60912$n11566
.sym 21824 $abc$60912$n11545
.sym 21827 $abc$60912$n11494
.sym 21835 $abc$60912$n11676
.sym 21841 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 21843 $abc$60912$n765_$glb_ce
.sym 21844 sys_clk_$glb_clk
.sym 21845 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 21846 picorv32.pcpi_mul.rdx[0]
.sym 21847 $abc$60912$n11679
.sym 21848 picorv32.pcpi_mul.rs1[34]
.sym 21849 $abc$60912$n11676
.sym 21850 picorv32.pcpi_mul.rs1[62]
.sym 21851 picorv32.pcpi_mul.rdx[15]
.sym 21852 $abc$60912$n11060
.sym 21853 $abc$60912$n11566
.sym 21854 $abc$60912$n4713
.sym 21855 $abc$60912$n11072
.sym 21857 $abc$60912$n8085
.sym 21861 $abc$60912$n6923
.sym 21862 $abc$60912$n4779_1
.sym 21864 spiflash_bus_dat_w[26]
.sym 21865 picorv32.reg_op2[13]
.sym 21867 spiflash_bus_dat_w[28]
.sym 21869 picorv32.reg_op2[6]
.sym 21870 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21872 picorv32.reg_op2[4]
.sym 21875 picorv32.pcpi_mul.rs2[19]
.sym 21876 $PACKER_GND_NET
.sym 21879 $abc$60912$n4674_1
.sym 21881 picorv32.pcpi_mul.rs1[63]
.sym 21884 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21887 $PACKER_GND_NET
.sym 21891 picorv32.pcpi_mul.rd[4]
.sym 21892 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21895 picorv32.pcpi_mul.rd[5]
.sym 21900 picorv32.pcpi_mul.rd[0]
.sym 21902 picorv32.pcpi_mul.rdx[4]
.sym 21903 picorv32.pcpi_mul.rs2[5]
.sym 21907 picorv32.pcpi_mul.rdx[5]
.sym 21909 picorv32.pcpi_mul.rs2[0]
.sym 21911 picorv32.pcpi_mul.rdx[0]
.sym 21917 picorv32.pcpi_mul.rs2[4]
.sym 21920 picorv32.pcpi_mul.rd[4]
.sym 21921 picorv32.pcpi_mul.rs2[4]
.sym 21922 picorv32.pcpi_mul.rdx[4]
.sym 21923 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21926 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21927 picorv32.pcpi_mul.rdx[5]
.sym 21928 picorv32.pcpi_mul.rd[5]
.sym 21929 picorv32.pcpi_mul.rs2[5]
.sym 21932 picorv32.pcpi_mul.rd[0]
.sym 21933 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21934 picorv32.pcpi_mul.rs2[0]
.sym 21935 picorv32.pcpi_mul.rdx[0]
.sym 21938 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21939 picorv32.pcpi_mul.rs2[5]
.sym 21940 picorv32.pcpi_mul.rd[5]
.sym 21941 picorv32.pcpi_mul.rdx[5]
.sym 21946 $PACKER_GND_NET
.sym 21951 $PACKER_GND_NET
.sym 21956 picorv32.pcpi_mul.rd[4]
.sym 21957 picorv32.pcpi_mul.rs2[4]
.sym 21958 picorv32.pcpi_mul.rdx[4]
.sym 21959 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21962 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 21963 picorv32.pcpi_mul.rd[0]
.sym 21964 picorv32.pcpi_mul.rdx[0]
.sym 21965 picorv32.pcpi_mul.rs2[0]
.sym 21966 $abc$60912$n765_$glb_ce
.sym 21967 sys_clk_$glb_clk
.sym 21969 picorv32.pcpi_mul.rs2[27]
.sym 21970 picorv32.pcpi_mul.rdx[23]
.sym 21971 picorv32.pcpi_mul.rs2[10]
.sym 21973 picorv32.pcpi_mul.rs2[8]
.sym 21974 $abc$60912$n11569
.sym 21975 $abc$60912$n11566
.sym 21976 picorv32.pcpi_mul.rs2[9]
.sym 21977 $abc$60912$n924
.sym 21978 $abc$60912$n7617
.sym 21979 $abc$60912$n7617
.sym 21980 csrbank3_load3_w[1]
.sym 21981 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 21982 csrbank3_reload3_w[0]
.sym 21984 $abc$60912$n5946_1
.sym 21985 $abc$60912$n7990
.sym 21986 $abc$60912$n4734
.sym 21988 csrbank3_load1_w[1]
.sym 21995 picorv32.pcpi_mul.rs2[0]
.sym 21996 picorv32.pcpi_mul.mul_waiting
.sym 21997 picorv32.reg_op2[9]
.sym 21998 picorv32.pcpi_mul.rs2[14]
.sym 22000 picorv32.pcpi_mul.rs2[9]
.sym 22002 $abc$60912$n920
.sym 22004 picorv32.pcpi_mul.rs2[26]
.sym 22009 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22010 picorv32.pcpi_mul.rs2[21]
.sym 22016 $PACKER_GND_NET
.sym 22017 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22018 picorv32.pcpi_mul.rs2[21]
.sym 22022 picorv32.pcpi_mul.rdx[21]
.sym 22025 picorv32.pcpi_mul.rd[21]
.sym 22030 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22032 picorv32.pcpi_mul.rs2[7]
.sym 22034 picorv32.pcpi_mul.rdx[7]
.sym 22036 picorv32.pcpi_mul.rd[7]
.sym 22045 $PACKER_GND_NET
.sym 22049 picorv32.pcpi_mul.rdx[21]
.sym 22050 picorv32.pcpi_mul.rs2[21]
.sym 22051 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22052 picorv32.pcpi_mul.rd[21]
.sym 22055 picorv32.pcpi_mul.rs2[7]
.sym 22056 picorv32.pcpi_mul.rdx[7]
.sym 22057 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22058 picorv32.pcpi_mul.rd[7]
.sym 22061 picorv32.pcpi_mul.rd[7]
.sym 22062 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22063 picorv32.pcpi_mul.rdx[7]
.sym 22064 picorv32.pcpi_mul.rs2[7]
.sym 22067 $PACKER_GND_NET
.sym 22076 $PACKER_GND_NET
.sym 22079 $PACKER_GND_NET
.sym 22085 picorv32.pcpi_mul.rdx[21]
.sym 22086 picorv32.pcpi_mul.rd[21]
.sym 22087 picorv32.pcpi_mul.rs2[21]
.sym 22088 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 22089 $abc$60912$n765_$glb_ce
.sym 22090 sys_clk_$glb_clk
.sym 22092 $abc$60912$n145
.sym 22093 picorv32.pcpi_mul.rs2[22]
.sym 22094 picorv32.pcpi_mul.rs2[10]
.sym 22095 picorv32.pcpi_mul.rs2[6]
.sym 22096 csrbank3_load3_w[6]
.sym 22097 picorv32.pcpi_mul.rs1[63]
.sym 22098 picorv32.pcpi_mul.rs2[7]
.sym 22099 picorv32.pcpi_mul.rs2[0]
.sym 22100 spiflash_bus_adr[6]
.sym 22103 sram_bus_dat_w[0]
.sym 22104 storage[2][6]
.sym 22106 $abc$60912$n11008
.sym 22107 spiflash_bus_dat_w[31]
.sym 22108 picorv32.reg_op2[30]
.sym 22112 sram_bus_dat_w[1]
.sym 22115 sram_bus_dat_w[0]
.sym 22116 picorv32.pcpi_mul.rs2[24]
.sym 22117 csrbank3_load3_w[6]
.sym 22118 $abc$60912$n4660
.sym 22120 picorv32.reg_op2[24]
.sym 22122 csrbank3_reload0_w[6]
.sym 22126 csrbank3_en0_w
.sym 22133 picorv32.pcpi_mul.rs2[27]
.sym 22135 picorv32.reg_op2[29]
.sym 22137 picorv32.pcpi_mul.rs2[3]
.sym 22139 picorv32.pcpi_mul.rs2[19]
.sym 22140 picorv32.reg_op2[20]
.sym 22142 picorv32.reg_op2[28]
.sym 22144 picorv32.reg_op2[4]
.sym 22145 picorv32.reg_op2[6]
.sym 22146 picorv32.pcpi_mul.rs2[20]
.sym 22147 picorv32.reg_op2[21]
.sym 22148 picorv32.pcpi_mul.rs2[4]
.sym 22153 picorv32.pcpi_mul.rs2[5]
.sym 22154 picorv32.reg_op2[30]
.sym 22155 picorv32.pcpi_mul.rs2[28]
.sym 22156 picorv32.pcpi_mul.mul_waiting
.sym 22158 picorv32.pcpi_mul.rs2[29]
.sym 22159 picorv32.reg_op2[5]
.sym 22166 picorv32.pcpi_mul.rs2[20]
.sym 22167 picorv32.reg_op2[21]
.sym 22169 picorv32.pcpi_mul.mul_waiting
.sym 22173 picorv32.pcpi_mul.rs2[28]
.sym 22174 picorv32.pcpi_mul.mul_waiting
.sym 22175 picorv32.reg_op2[29]
.sym 22178 picorv32.pcpi_mul.rs2[29]
.sym 22179 picorv32.reg_op2[30]
.sym 22181 picorv32.pcpi_mul.mul_waiting
.sym 22184 picorv32.pcpi_mul.mul_waiting
.sym 22185 picorv32.pcpi_mul.rs2[5]
.sym 22186 picorv32.reg_op2[6]
.sym 22190 picorv32.pcpi_mul.rs2[4]
.sym 22191 picorv32.pcpi_mul.mul_waiting
.sym 22193 picorv32.reg_op2[5]
.sym 22196 picorv32.pcpi_mul.mul_waiting
.sym 22198 picorv32.reg_op2[20]
.sym 22199 picorv32.pcpi_mul.rs2[19]
.sym 22202 picorv32.reg_op2[28]
.sym 22203 picorv32.pcpi_mul.mul_waiting
.sym 22204 picorv32.pcpi_mul.rs2[27]
.sym 22208 picorv32.pcpi_mul.mul_waiting
.sym 22209 picorv32.reg_op2[4]
.sym 22211 picorv32.pcpi_mul.rs2[3]
.sym 22212 $abc$60912$n765_$glb_ce
.sym 22213 sys_clk_$glb_clk
.sym 22215 picorv32.pcpi_mul.rs2[25]
.sym 22216 picorv32.pcpi_mul.rs2[12]
.sym 22217 picorv32.pcpi_mul.rs2[14]
.sym 22218 storage_1[0][0]
.sym 22219 picorv32.pcpi_mul.rs2[13]
.sym 22220 picorv32.pcpi_mul.rs2[26]
.sym 22221 picorv32.pcpi_mul.rs2[24]
.sym 22222 picorv32.reg_op2[12]
.sym 22226 $abc$60912$n8585
.sym 22227 csrbank3_load1_w[4]
.sym 22228 csrbank3_load3_w[3]
.sym 22229 picorv32.reg_op2[29]
.sym 22230 picorv32.reg_op2[2]
.sym 22231 picorv32.pcpi_mul.rs2[18]
.sym 22234 picorv32.reg_op2[1]
.sym 22235 $abc$60912$n8769
.sym 22236 picorv32.reg_op2[20]
.sym 22237 picorv32.pcpi_mul.rs2[3]
.sym 22240 sram_bus_dat_w[4]
.sym 22243 $abc$60912$n9181
.sym 22245 spiflash_bus_adr[3]
.sym 22249 picorv32.reg_op2[31]
.sym 22257 spiflash_bus_dat_w[10]
.sym 22267 $abc$60912$n5665_1
.sym 22269 picorv32.instr_sub
.sym 22270 csrbank3_load0_w[6]
.sym 22275 basesoc_timer0_zero_trigger
.sym 22276 $abc$60912$n5950
.sym 22280 csrbank3_ev_enable0_w
.sym 22282 csrbank3_reload0_w[6]
.sym 22286 csrbank3_en0_w
.sym 22307 csrbank3_reload0_w[6]
.sym 22309 basesoc_timer0_zero_trigger
.sym 22310 $abc$60912$n5950
.sym 22313 picorv32.instr_sub
.sym 22319 csrbank3_ev_enable0_w
.sym 22326 spiflash_bus_dat_w[10]
.sym 22331 csrbank3_load0_w[6]
.sym 22333 csrbank3_en0_w
.sym 22334 $abc$60912$n5665_1
.sym 22336 sys_clk_$glb_clk
.sym 22337 sys_rst_$glb_sr
.sym 22338 csrbank3_reload1_w[0]
.sym 22339 storage[15][0]
.sym 22340 $abc$60912$n11032
.sym 22341 csrbank3_reload1_w[4]
.sym 22342 $abc$60912$n11004
.sym 22343 sram_bus_dat_w[3]
.sym 22344 picorv32.reg_op2[5]
.sym 22345 sram_bus_dat_w[6]
.sym 22346 picorv32.instr_sub
.sym 22347 $abc$60912$n11077
.sym 22350 picorv32.pcpi_div.divisor[44]
.sym 22351 picorv32.pcpi_div.divisor[44]
.sym 22352 picorv32.reg_op2[13]
.sym 22353 picorv32.reg_op2[21]
.sym 22355 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22356 picorv32.reg_op2[2]
.sym 22357 $abc$60912$n11050
.sym 22358 $abc$60912$n11004
.sym 22360 spiflash_bus_dat_w[26]
.sym 22361 spiflash_bus_dat_w[10]
.sym 22363 $abc$60912$n4674_1
.sym 22365 $abc$60912$n5154_1
.sym 22370 sram_bus_dat_w[5]
.sym 22372 $abc$60912$n7957
.sym 22373 $abc$60912$n4756
.sym 22383 csrbank3_load0_w[6]
.sym 22384 sram_bus_dat_w[4]
.sym 22389 csrbank3_load0_w[3]
.sym 22397 $abc$60912$n11032
.sym 22398 csrbank3_reload2_w[6]
.sym 22404 $abc$60912$n4734
.sym 22406 sram_bus_dat_w[0]
.sym 22419 sram_bus_dat_w[0]
.sym 22427 csrbank3_reload2_w[6]
.sym 22430 csrbank3_load0_w[3]
.sym 22438 sram_bus_dat_w[0]
.sym 22443 $abc$60912$n4734
.sym 22448 csrbank3_load0_w[6]
.sym 22456 sram_bus_dat_w[4]
.sym 22458 $abc$60912$n11032
.sym 22459 sys_clk_$glb_clk
.sym 22461 $abc$60912$n4774_1
.sym 22462 picorv32.reg_op2[31]
.sym 22464 csrbank3_reload1_w[4]
.sym 22465 $abc$60912$n7257
.sym 22466 storage[1][0]
.sym 22467 $abc$60912$n5166_1
.sym 22469 spiflash_bus_dat_w[1]
.sym 22470 sram_bus_dat_w[3]
.sym 22471 sram_bus_dat_w[3]
.sym 22473 $abc$60912$n4650
.sym 22474 picorv32.reg_op1[24]
.sym 22475 $abc$60912$n8791_1
.sym 22476 spiflash_bus_dat_w[9]
.sym 22477 storage[5][7]
.sym 22478 storage[1][1]
.sym 22481 $abc$60912$n8975
.sym 22483 sram_bus_dat_w[6]
.sym 22484 csrbank3_load0_w[2]
.sym 22485 spiflash_sr[7]
.sym 22486 $abc$60912$n920
.sym 22487 $abc$60912$n11001
.sym 22488 $abc$60912$n8581_1
.sym 22489 sram_bus_dat_w[4]
.sym 22490 $abc$60912$n4734
.sym 22492 $abc$60912$n11060
.sym 22493 $abc$60912$n5657
.sym 22494 $abc$60912$n5168_1
.sym 22495 slave_sel_r[1]
.sym 22496 basesoc_bus_wishbone_dat_r[2]
.sym 22502 sram_bus_dat_w[1]
.sym 22505 basesoc_timer0_zero_trigger
.sym 22510 sram_bus_dat_w[4]
.sym 22513 $abc$60912$n4650
.sym 22515 sram_bus_dat_w[3]
.sym 22518 $abc$60912$n5980
.sym 22521 csrbank3_reload0_w[2]
.sym 22522 $abc$60912$n5938
.sym 22525 csrbank3_reload2_w[0]
.sym 22530 sram_bus_dat_w[5]
.sym 22531 $abc$60912$n4650
.sym 22535 $abc$60912$n5938
.sym 22536 csrbank3_reload0_w[2]
.sym 22538 basesoc_timer0_zero_trigger
.sym 22547 sram_bus_dat_w[3]
.sym 22556 $abc$60912$n4650
.sym 22561 sram_bus_dat_w[1]
.sym 22565 sram_bus_dat_w[5]
.sym 22574 sram_bus_dat_w[4]
.sym 22577 basesoc_timer0_zero_trigger
.sym 22578 $abc$60912$n5980
.sym 22579 csrbank3_reload2_w[0]
.sym 22581 $abc$60912$n4650
.sym 22582 sys_clk_$glb_clk
.sym 22583 sys_rst_$glb_sr
.sym 22584 $abc$60912$n4674_1
.sym 22585 spiflash_sr[5]
.sym 22586 spiflash_sr[4]
.sym 22587 spiflash_sr[3]
.sym 22588 spiflash_sr[2]
.sym 22589 $abc$60912$n4724
.sym 22590 spiflash_sr[7]
.sym 22591 spiflash_sr[6]
.sym 22592 $abc$60912$n5454
.sym 22593 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 22595 basesoc_timer0_value[25]
.sym 22597 sram_bus_dat_w[0]
.sym 22598 $abc$60912$n7796_1
.sym 22600 $abc$60912$n2702
.sym 22603 $abc$60912$n5166_1
.sym 22604 $abc$60912$n11011
.sym 22605 csrbank3_en0_w
.sym 22606 sram_bus_dat_w[0]
.sym 22607 basesoc_timer0_value[4]
.sym 22608 $abc$60912$n5165_1
.sym 22609 $abc$60912$n5174_1
.sym 22610 csrbank3_en0_w
.sym 22611 $abc$60912$n137
.sym 22613 sram_bus_adr[4]
.sym 22614 csrbank3_reload0_w[6]
.sym 22615 $abc$60912$n4656
.sym 22616 csrbank3_reload0_w[4]
.sym 22617 csrbank3_load3_w[6]
.sym 22618 picorv32.reg_op2[0]
.sym 22619 $abc$60912$n5552
.sym 22626 $abc$60912$n5165_1
.sym 22627 $abc$60912$n5526
.sym 22628 csrbank3_reload1_w[4]
.sym 22630 csrbank3_reload1_w[7]
.sym 22631 csrbank3_reload3_w[6]
.sym 22633 $abc$60912$n5174_1
.sym 22637 csrbank3_value2_w[4]
.sym 22640 csrbank3_reload0_w[6]
.sym 22641 $abc$60912$n6016
.sym 22642 csrbank3_reload0_w[4]
.sym 22644 $abc$60912$n5525
.sym 22645 $abc$60912$n6022
.sym 22646 csrbank3_value2_w[7]
.sym 22647 csrbank3_reload3_w[4]
.sym 22649 sram_bus_dat_w[4]
.sym 22652 $abc$60912$n4664
.sym 22653 basesoc_timer0_zero_trigger
.sym 22654 $abc$60912$n5168_1
.sym 22656 $abc$60912$n5486
.sym 22658 $abc$60912$n5526
.sym 22659 csrbank3_value2_w[4]
.sym 22660 $abc$60912$n5486
.sym 22661 $abc$60912$n5525
.sym 22664 $abc$60912$n5174_1
.sym 22665 csrbank3_reload3_w[6]
.sym 22666 $abc$60912$n5165_1
.sym 22667 csrbank3_reload0_w[6]
.sym 22670 $abc$60912$n5168_1
.sym 22671 csrbank3_reload1_w[4]
.sym 22672 csrbank3_reload3_w[4]
.sym 22673 $abc$60912$n5174_1
.sym 22676 csrbank3_reload0_w[4]
.sym 22678 $abc$60912$n5165_1
.sym 22682 $abc$60912$n5168_1
.sym 22683 csrbank3_value2_w[7]
.sym 22684 $abc$60912$n5486
.sym 22685 csrbank3_reload1_w[7]
.sym 22689 $abc$60912$n6016
.sym 22690 basesoc_timer0_zero_trigger
.sym 22691 csrbank3_reload3_w[4]
.sym 22697 sram_bus_dat_w[4]
.sym 22701 csrbank3_reload3_w[6]
.sym 22702 basesoc_timer0_zero_trigger
.sym 22703 $abc$60912$n6022
.sym 22704 $abc$60912$n4664
.sym 22705 sys_clk_$glb_clk
.sym 22706 sys_rst_$glb_sr
.sym 22707 spiflash_sr[1]
.sym 22708 $abc$60912$n8571_1
.sym 22709 $abc$60912$n5163_1
.sym 22710 $abc$60912$n4714
.sym 22711 spiflash_sr[0]
.sym 22712 $abc$60912$n8901_1
.sym 22713 $abc$60912$n4652
.sym 22714 $abc$60912$n8904_1
.sym 22715 $abc$60912$n4694_1
.sym 22719 $abc$60912$n8776_1
.sym 22720 spiflash_sr[7]
.sym 22721 $abc$60912$n4765_1
.sym 22722 picorv32.reg_op2[12]
.sym 22723 slave_sel_r[2]
.sym 22725 $abc$60912$n11028
.sym 22726 spiflash_bus_dat_w[0]
.sym 22727 csrbank3_reload3_w[6]
.sym 22728 csrbank3_value3_w[2]
.sym 22729 basesoc_timer0_value[15]
.sym 22730 picorv32.reg_op2[7]
.sym 22731 $abc$60912$n9181
.sym 22732 $abc$60912$n5077_1
.sym 22733 basesoc_timer0_value[16]
.sym 22734 csrbank3_value1_w[0]
.sym 22735 $abc$60912$n8900_1
.sym 22736 spiflash_bus_adr[3]
.sym 22737 $abc$60912$n4724
.sym 22738 $abc$60912$n5159_1
.sym 22739 $abc$60912$n8582
.sym 22740 $abc$60912$n5157_1
.sym 22741 $abc$60912$n4656
.sym 22742 sram_bus_dat_w[4]
.sym 22752 $abc$60912$n5556
.sym 22754 $abc$60912$n5685
.sym 22755 $abc$60912$n5713_1
.sym 22756 csrbank3_load1_w[6]
.sym 22757 csrbank3_en0_w
.sym 22758 $abc$60912$n8581_1
.sym 22760 csrbank3_load0_w[2]
.sym 22762 $abc$60912$n5159_1
.sym 22763 $abc$60912$n5553
.sym 22765 $abc$60912$n5657
.sym 22766 $abc$60912$n5163_1
.sym 22767 csrbank3_load3_w[1]
.sym 22769 csrbank3_reload3_w[7]
.sym 22770 csrbank3_reload3_w[1]
.sym 22771 $abc$60912$n6007
.sym 22772 $abc$60912$n5174_1
.sym 22773 $abc$60912$n5703
.sym 22775 basesoc_timer0_zero_trigger
.sym 22776 csrbank3_load3_w[2]
.sym 22777 csrbank3_load3_w[6]
.sym 22778 csrbank3_load2_w[0]
.sym 22779 $abc$60912$n5510
.sym 22781 $abc$60912$n5510
.sym 22782 csrbank3_load3_w[2]
.sym 22783 $abc$60912$n5163_1
.sym 22784 $abc$60912$n8581_1
.sym 22787 $abc$60912$n6007
.sym 22788 basesoc_timer0_zero_trigger
.sym 22790 csrbank3_reload3_w[1]
.sym 22793 csrbank3_en0_w
.sym 22794 csrbank3_load3_w[1]
.sym 22795 $abc$60912$n5703
.sym 22799 $abc$60912$n5174_1
.sym 22800 $abc$60912$n5556
.sym 22801 csrbank3_reload3_w[7]
.sym 22802 $abc$60912$n5553
.sym 22806 csrbank3_load0_w[2]
.sym 22807 csrbank3_en0_w
.sym 22808 $abc$60912$n5657
.sym 22811 csrbank3_load2_w[0]
.sym 22812 csrbank3_en0_w
.sym 22814 $abc$60912$n5685
.sym 22817 $abc$60912$n5163_1
.sym 22818 $abc$60912$n5159_1
.sym 22819 csrbank3_load3_w[6]
.sym 22820 csrbank3_load1_w[6]
.sym 22823 $abc$60912$n5713_1
.sym 22824 csrbank3_load3_w[6]
.sym 22826 csrbank3_en0_w
.sym 22828 sys_clk_$glb_clk
.sym 22829 sys_rst_$glb_sr
.sym 22830 $abc$60912$n5174_1
.sym 22831 $abc$60912$n5488
.sym 22832 $abc$60912$n8580_1
.sym 22833 $abc$60912$n4656
.sym 22834 $abc$60912$n5473
.sym 22835 $abc$60912$n8570
.sym 22836 storage_1[7][5]
.sym 22837 $abc$60912$n4664
.sym 22838 $abc$60912$n6794_1
.sym 22839 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 22840 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 22842 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 22843 picorv32.reg_op2[28]
.sym 22844 $abc$60912$n6699_1
.sym 22846 $abc$60912$n6206
.sym 22847 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22848 spiflash_bus_dat_w[15]
.sym 22849 spiflash_bus_adr[5]
.sym 22851 picorv32.reg_op2[28]
.sym 22852 $abc$60912$n7955
.sym 22853 $abc$60912$n5163_1
.sym 22854 $abc$60912$n62
.sym 22855 basesoc_timer0_value[25]
.sym 22856 csrbank3_reload3_w[1]
.sym 22857 basesoc_bus_wishbone_dat_r[6]
.sym 22858 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 22859 csrbank3_reload3_w[2]
.sym 22860 $abc$60912$n7957
.sym 22861 $abc$60912$n11028
.sym 22862 sram_bus_dat_w[5]
.sym 22863 $abc$60912$n4507
.sym 22864 $abc$60912$n5154_1
.sym 22865 $abc$60912$n5171_1
.sym 22871 $abc$60912$n5154_1
.sym 22872 csrbank3_load0_w[2]
.sym 22873 $abc$60912$n5083_1
.sym 22874 csrbank3_load2_w[7]
.sym 22875 sram_bus_dat_w[0]
.sym 22877 $abc$60912$n8584_1
.sym 22879 $abc$60912$n5161
.sym 22881 $abc$60912$n5163_1
.sym 22882 $abc$60912$n4666
.sym 22883 sram_bus_adr[4]
.sym 22885 csrbank3_load0_w[7]
.sym 22886 csrbank3_load1_w[7]
.sym 22887 $abc$60912$n5077_1
.sym 22888 csrbank3_load2_w[2]
.sym 22891 $abc$60912$n5554
.sym 22893 sys_rst
.sym 22894 csrbank3_load1_w[2]
.sym 22897 $abc$60912$n5157_1
.sym 22898 $abc$60912$n5159_1
.sym 22899 csrbank3_load3_w[7]
.sym 22900 $abc$60912$n5555
.sym 22904 $abc$60912$n5154_1
.sym 22905 $abc$60912$n5157_1
.sym 22906 sys_rst
.sym 22911 sram_bus_dat_w[0]
.sym 22916 $abc$60912$n5077_1
.sym 22917 sram_bus_adr[4]
.sym 22922 csrbank3_load0_w[2]
.sym 22923 $abc$60912$n5077_1
.sym 22924 csrbank3_load2_w[2]
.sym 22925 $abc$60912$n5083_1
.sym 22929 $abc$60912$n5161
.sym 22931 csrbank3_load2_w[7]
.sym 22934 csrbank3_load0_w[7]
.sym 22935 $abc$60912$n5159_1
.sym 22936 $abc$60912$n5157_1
.sym 22937 csrbank3_load1_w[7]
.sym 22940 $abc$60912$n5159_1
.sym 22941 csrbank3_load1_w[2]
.sym 22942 $abc$60912$n8584_1
.sym 22943 sram_bus_adr[4]
.sym 22946 $abc$60912$n5163_1
.sym 22947 $abc$60912$n5554
.sym 22948 csrbank3_load3_w[7]
.sym 22949 $abc$60912$n5555
.sym 22950 $abc$60912$n4666
.sym 22951 sys_clk_$glb_clk
.sym 22952 sys_rst_$glb_sr
.sym 22953 $abc$60912$n5077_1
.sym 22954 storage[14][1]
.sym 22955 storage[14][4]
.sym 22956 $abc$60912$n5159_1
.sym 22957 storage[14][0]
.sym 22958 storage[14][3]
.sym 22959 $abc$60912$n5075
.sym 22960 csrbank3_load0_w[0]
.sym 22961 $abc$60912$n6284
.sym 22966 sram_bus_dat_w[6]
.sym 22967 csrbank3_reload2_w[0]
.sym 22968 $abc$60912$n4666
.sym 22969 sram_bus_dat_w[0]
.sym 22970 $abc$60912$n4664
.sym 22971 csrbank3_reload0_w[2]
.sym 22972 $abc$60912$n5174_1
.sym 22973 $abc$60912$n8974
.sym 22974 csrbank3_reload0_w[2]
.sym 22975 csrbank3_reload0_w[0]
.sym 22976 $abc$60912$n8580_1
.sym 22977 interface4_bank_bus_dat_r[6]
.sym 22978 $abc$60912$n5482
.sym 22979 sys_rst
.sym 22980 basesoc_bus_wishbone_dat_r[2]
.sym 22981 $abc$60912$n5168_1
.sym 22982 $abc$60912$n920
.sym 22983 sram_bus_adr[2]
.sym 22984 $abc$60912$n11060
.sym 22985 interface3_bank_bus_dat_r[2]
.sym 22987 sram_bus_we
.sym 22988 basesoc_bus_wishbone_dat_r[1]
.sym 22994 spiflash_bus_dat_w[0]
.sym 22995 $abc$60912$n5078
.sym 22998 $abc$60912$n5512
.sym 23000 csrbank3_load2_w[0]
.sym 23001 $abc$60912$n5155
.sym 23002 $abc$60912$n5083_1
.sym 23003 $abc$60912$n5517
.sym 23004 csrbank3_value1_w[0]
.sym 23005 sel_r
.sym 23006 sram_bus_adr[11]
.sym 23007 sram_bus_adr[12]
.sym 23008 sram_bus_adr[3]
.sym 23009 sram_bus_adr[2]
.sym 23010 $abc$60912$n5077_1
.sym 23011 $abc$60912$n8582
.sym 23012 $abc$60912$n8101_1
.sym 23014 sram_bus_adr[4]
.sym 23015 $abc$60912$n5502
.sym 23016 $abc$60912$n5155
.sym 23017 csrbank3_load0_w[0]
.sym 23018 $abc$60912$n6206
.sym 23020 $abc$60912$n4504
.sym 23021 $abc$60912$n8585
.sym 23022 $abc$60912$n8085
.sym 23023 $abc$60912$n4507
.sym 23024 $abc$60912$n8567
.sym 23025 $abc$60912$n5194
.sym 23027 $abc$60912$n5155
.sym 23028 $abc$60912$n8582
.sym 23029 $abc$60912$n8585
.sym 23030 $abc$60912$n5502
.sym 23033 $abc$60912$n5155
.sym 23034 $abc$60912$n5517
.sym 23036 $abc$60912$n5512
.sym 23039 $abc$60912$n4507
.sym 23040 csrbank3_value1_w[0]
.sym 23041 $abc$60912$n5194
.sym 23042 $abc$60912$n8567
.sym 23045 sram_bus_adr[11]
.sym 23046 sram_bus_adr[12]
.sym 23047 $abc$60912$n4504
.sym 23051 spiflash_bus_dat_w[0]
.sym 23057 $abc$60912$n5078
.sym 23058 sram_bus_adr[4]
.sym 23059 sram_bus_adr[3]
.sym 23060 sram_bus_adr[2]
.sym 23063 $abc$60912$n5077_1
.sym 23064 $abc$60912$n5083_1
.sym 23065 csrbank3_load2_w[0]
.sym 23066 csrbank3_load0_w[0]
.sym 23069 $abc$60912$n6206
.sym 23070 $abc$60912$n8101_1
.sym 23071 $abc$60912$n8085
.sym 23072 sel_r
.sym 23074 sys_clk_$glb_clk
.sym 23075 sys_rst_$glb_sr
.sym 23076 $abc$60912$n5168_1
.sym 23077 storage[14][6]
.sym 23078 $abc$60912$n4668
.sym 23080 picorv32.reg_op2[12]
.sym 23081 $abc$60912$n5171_1
.sym 23082 storage[14][7]
.sym 23083 $abc$60912$n7957
.sym 23084 csrbank3_load3_w[2]
.sym 23085 $abc$60912$n6801
.sym 23088 $abc$60912$n5166_1
.sym 23089 $abc$60912$n104
.sym 23091 $abc$60912$n5159_1
.sym 23092 $abc$60912$n11030
.sym 23093 storage[12][3]
.sym 23094 spiflash_bus_dat_w[15]
.sym 23095 $abc$60912$n5077_1
.sym 23096 sram_bus_adr[3]
.sym 23097 $abc$60912$n2699
.sym 23098 sram_bus_dat_w[0]
.sym 23099 spiflash_bus_adr[3]
.sym 23100 sram_bus_adr[4]
.sym 23101 $abc$60912$n3
.sym 23102 $abc$60912$n5154_1
.sym 23103 sel_r
.sym 23104 $abc$60912$n137
.sym 23105 sram_bus_dat_w[0]
.sym 23106 csrbank3_reload2_w[7]
.sym 23107 storage[10][2]
.sym 23108 $abc$60912$n5075
.sym 23119 sram_bus_dat_w[5]
.sym 23120 sram_bus_adr[3]
.sym 23128 $abc$60912$n4524
.sym 23130 storage[13][7]
.sym 23133 $abc$60912$n4507
.sym 23134 $abc$60912$n5194
.sym 23139 sram_bus_adr[4]
.sym 23141 csrbank3_load3_w[1]
.sym 23143 sram_bus_adr[2]
.sym 23146 $abc$60912$n5155
.sym 23147 sram_bus_we
.sym 23152 storage[13][7]
.sym 23156 sram_bus_adr[3]
.sym 23158 sram_bus_adr[2]
.sym 23163 csrbank3_load3_w[1]
.sym 23169 sram_bus_dat_w[5]
.sym 23182 sram_bus_we
.sym 23183 $abc$60912$n5155
.sym 23186 sram_bus_adr[4]
.sym 23187 $abc$60912$n5194
.sym 23188 $abc$60912$n4507
.sym 23193 $abc$60912$n5155
.sym 23196 $abc$60912$n4524
.sym 23197 sys_clk_$glb_clk
.sym 23198 sys_rst_$glb_sr
.sym 23199 interface2_bank_bus_dat_r[1]
.sym 23200 basesoc_bus_wishbone_dat_r[2]
.sym 23201 $abc$60912$n8084
.sym 23202 $abc$60912$n8091
.sym 23203 $abc$60912$n8087
.sym 23204 basesoc_bus_wishbone_dat_r[1]
.sym 23205 sram_bus_adr[4]
.sym 23206 interface2_bank_bus_dat_r[2]
.sym 23207 $abc$60912$n5317_1
.sym 23210 $abc$60912$n5317_1
.sym 23211 picorv32.reg_op2[2]
.sym 23212 storage[14][7]
.sym 23213 picorv32.reg_op2[12]
.sym 23214 sram_bus_adr[3]
.sym 23215 $abc$60912$n5084
.sym 23216 $abc$60912$n6787
.sym 23217 $abc$60912$n5338_1
.sym 23218 $abc$60912$n5337_1
.sym 23219 $abc$60912$n8776_1
.sym 23220 $abc$60912$n11028
.sym 23221 $abc$60912$n5161
.sym 23222 $abc$60912$n4668
.sym 23223 sram_bus_adr[3]
.sym 23224 sram_bus_dat_w[7]
.sym 23226 spiflash_bus_adr[4]
.sym 23227 sram_bus_dat_w[7]
.sym 23229 $abc$60912$n5078
.sym 23230 sram_bus_dat_w[4]
.sym 23232 spiflash_bus_adr[3]
.sym 23233 $abc$60912$n5172_1
.sym 23234 sram_bus_dat_w[0]
.sym 23246 $abc$60912$n6220
.sym 23248 $abc$60912$n6206
.sym 23249 interface4_bank_bus_dat_r[6]
.sym 23250 interface3_bank_bus_dat_r[6]
.sym 23251 $abc$60912$n6219
.sym 23252 sram_bus_dat_w[6]
.sym 23253 sram_bus_dat_w[7]
.sym 23258 $abc$60912$n11030
.sym 23263 sel_r
.sym 23264 interface5_bank_bus_dat_r[6]
.sym 23271 interface1_bank_bus_dat_r[6]
.sym 23273 $abc$60912$n6219
.sym 23275 $abc$60912$n6220
.sym 23276 sel_r
.sym 23279 interface5_bank_bus_dat_r[6]
.sym 23280 interface4_bank_bus_dat_r[6]
.sym 23281 interface3_bank_bus_dat_r[6]
.sym 23282 interface1_bank_bus_dat_r[6]
.sym 23285 $abc$60912$n6220
.sym 23286 sel_r
.sym 23287 $abc$60912$n6219
.sym 23288 $abc$60912$n6206
.sym 23291 sram_bus_dat_w[6]
.sym 23297 $abc$60912$n6220
.sym 23298 sel_r
.sym 23299 $abc$60912$n6219
.sym 23300 $abc$60912$n6206
.sym 23306 sram_bus_dat_w[7]
.sym 23309 $abc$60912$n6219
.sym 23310 $abc$60912$n6206
.sym 23311 $abc$60912$n6220
.sym 23312 sel_r
.sym 23315 $abc$60912$n6206
.sym 23316 $abc$60912$n6219
.sym 23317 sel_r
.sym 23318 $abc$60912$n6220
.sym 23319 $abc$60912$n11030
.sym 23320 sys_clk_$glb_clk
.sym 23322 $abc$60912$n3
.sym 23323 $abc$60912$n5155
.sym 23324 interface4_bank_bus_dat_r[1]
.sym 23325 $abc$60912$n5172_1
.sym 23326 $abc$60912$n8856_1
.sym 23327 interface4_bank_bus_dat_r[0]
.sym 23328 $abc$60912$n4594
.sym 23329 $abc$60912$n5135_1
.sym 23330 $abc$60912$n8085
.sym 23331 $abc$60912$n10643
.sym 23334 interface5_bank_bus_dat_r[0]
.sym 23335 sram_bus_dat_w[0]
.sym 23336 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 23337 $abc$60912$n6206
.sym 23338 basesoc_bus_wishbone_dat_r[4]
.sym 23339 $abc$60912$n6219
.sym 23340 spiflash_bus_adr[5]
.sym 23341 $abc$60912$n8094_1
.sym 23342 storage[13][6]
.sym 23343 sram_bus_dat_w[3]
.sym 23344 spiflash_bus_dat_w[15]
.sym 23345 interface1_bank_bus_dat_r[1]
.sym 23346 $abc$60912$n62
.sym 23347 $abc$60912$n4507
.sym 23349 interface5_bank_bus_dat_r[2]
.sym 23350 $abc$60912$n7898
.sym 23351 $abc$60912$n5156_1
.sym 23352 $abc$60912$n4522
.sym 23353 sram_bus_dat_w[5]
.sym 23354 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 23355 $abc$60912$n8088
.sym 23356 $abc$60912$n8088
.sym 23357 $abc$60912$n5078
.sym 23363 interface3_bank_bus_dat_r[3]
.sym 23365 sys_rst
.sym 23368 interface5_bank_bus_dat_r[3]
.sym 23369 interface4_bank_bus_dat_r[3]
.sym 23371 $abc$60912$n5084
.sym 23373 $abc$60912$n5081
.sym 23374 $abc$60912$n4662
.sym 23377 sram_bus_dat_w[1]
.sym 23378 interface5_bank_bus_dat_r[1]
.sym 23380 $abc$60912$n5155
.sym 23381 $abc$60912$n5102
.sym 23384 sram_bus_dat_w[7]
.sym 23387 sram_bus_we
.sym 23389 interface4_bank_bus_dat_r[1]
.sym 23390 sram_bus_dat_w[4]
.sym 23394 interface3_bank_bus_dat_r[1]
.sym 23396 $abc$60912$n5102
.sym 23397 sram_bus_we
.sym 23398 sys_rst
.sym 23399 $abc$60912$n5084
.sym 23403 interface3_bank_bus_dat_r[1]
.sym 23404 interface4_bank_bus_dat_r[1]
.sym 23405 interface5_bank_bus_dat_r[1]
.sym 23411 sram_bus_dat_w[1]
.sym 23416 sram_bus_dat_w[7]
.sym 23420 sram_bus_dat_w[4]
.sym 23426 $abc$60912$n5155
.sym 23432 interface3_bank_bus_dat_r[3]
.sym 23433 interface5_bank_bus_dat_r[3]
.sym 23434 interface4_bank_bus_dat_r[3]
.sym 23438 sram_bus_we
.sym 23439 sys_rst
.sym 23440 $abc$60912$n5081
.sym 23441 $abc$60912$n5102
.sym 23442 $abc$60912$n4662
.sym 23443 sys_clk_$glb_clk
.sym 23444 sys_rst_$glb_sr
.sym 23445 $abc$60912$n920
.sym 23446 spiflash_bus_dat_w[12]
.sym 23447 $abc$60912$n5102
.sym 23448 $abc$60912$n4524
.sym 23449 $abc$60912$n4734
.sym 23450 picorv32.reg_op2[12]
.sym 23451 $abc$60912$n5537
.sym 23453 $abc$60912$n8780
.sym 23454 $abc$60912$n4530
.sym 23455 $abc$60912$n4530
.sym 23457 spiflash_bus_dat_w[9]
.sym 23459 $abc$60912$n6220
.sym 23461 $abc$60912$n8866_1
.sym 23462 $abc$60912$n4662
.sym 23463 interface3_bank_bus_dat_r[0]
.sym 23464 $abc$60912$n5078
.sym 23465 spiflash_bus_dat_w[14]
.sym 23466 $abc$60912$n5155
.sym 23467 $abc$60912$n4492
.sym 23469 csrbank5_tuning_word1_w[6]
.sym 23470 sys_rst
.sym 23471 interface5_bank_bus_dat_r[5]
.sym 23472 $abc$60912$n8093
.sym 23473 sram_bus_we
.sym 23475 $abc$60912$n5129
.sym 23477 interface1_bank_bus_dat_r[5]
.sym 23478 $abc$60912$n920
.sym 23479 sram_bus_adr[2]
.sym 23480 sram_bus_adr[1]
.sym 23487 sram_bus_adr[1]
.sym 23488 $abc$60912$n7909_1
.sym 23492 $abc$60912$n7910
.sym 23495 $abc$60912$n104
.sym 23497 csrbank5_tuning_word3_w[4]
.sym 23500 sram_bus_adr[0]
.sym 23504 sram_bus_adr[1]
.sym 23505 csrbank5_tuning_word3_w[6]
.sym 23506 $abc$60912$n62
.sym 23510 $abc$60912$n7898
.sym 23511 $abc$60912$n7904
.sym 23512 $abc$60912$n7903_1
.sym 23515 $abc$60912$n7897_1
.sym 23516 $abc$60912$n5102
.sym 23519 $abc$60912$n7910
.sym 23520 $abc$60912$n5102
.sym 23521 $abc$60912$n7909_1
.sym 23525 sram_bus_adr[1]
.sym 23526 csrbank5_tuning_word3_w[4]
.sym 23527 sram_bus_adr[0]
.sym 23528 $abc$60912$n104
.sym 23532 $abc$60912$n5102
.sym 23533 $abc$60912$n7904
.sym 23534 $abc$60912$n7903_1
.sym 23538 sram_bus_adr[1]
.sym 23539 sram_bus_adr[0]
.sym 23545 $abc$60912$n62
.sym 23550 $abc$60912$n104
.sym 23555 $abc$60912$n62
.sym 23556 csrbank5_tuning_word3_w[6]
.sym 23557 sram_bus_adr[1]
.sym 23558 sram_bus_adr[0]
.sym 23561 $abc$60912$n5102
.sym 23562 $abc$60912$n7897_1
.sym 23563 $abc$60912$n7898
.sym 23566 sys_clk_$glb_clk
.sym 23567 sys_rst_$glb_sr
.sym 23568 $abc$60912$n4507
.sym 23569 $abc$60912$n5129
.sym 23570 $abc$60912$n5156_1
.sym 23571 sram_bus_adr[13]
.sym 23572 $abc$60912$n8099
.sym 23573 $abc$60912$n5103_1
.sym 23574 $abc$60912$n5102
.sym 23575 $abc$60912$n4504
.sym 23576 spiflash_bus_adr[6]
.sym 23577 picorv32.reg_op2[12]
.sym 23580 $abc$60912$n6121
.sym 23583 spiflash_bus_dat_w[11]
.sym 23586 interface5_bank_bus_dat_r[4]
.sym 23587 picorv32.mem_wordsize[0]
.sym 23588 $abc$60912$n5078
.sym 23589 sys_rst
.sym 23592 $abc$60912$n9
.sym 23596 $abc$60912$n137
.sym 23598 $abc$60912$n8462
.sym 23599 $abc$60912$n137
.sym 23600 $abc$60912$n7913
.sym 23601 $abc$60912$n4507
.sym 23602 $abc$60912$n100
.sym 23609 $abc$60912$n54
.sym 23615 $abc$60912$n56
.sym 23617 $abc$60912$n8462
.sym 23620 $abc$60912$n4524
.sym 23623 sram_bus_adr[0]
.sym 23626 $abc$60912$n9
.sym 23630 sram_bus_adr[1]
.sym 23634 $abc$60912$n74
.sym 23640 $abc$60912$n5
.sym 23644 $abc$60912$n54
.sym 23650 $abc$60912$n9
.sym 23654 $abc$60912$n54
.sym 23655 sram_bus_adr[0]
.sym 23656 $abc$60912$n74
.sym 23657 sram_bus_adr[1]
.sym 23661 $abc$60912$n74
.sym 23668 $abc$60912$n5
.sym 23674 sram_bus_adr[1]
.sym 23680 $abc$60912$n56
.sym 23686 $abc$60912$n8462
.sym 23688 $abc$60912$n4524
.sym 23689 sys_clk_$glb_clk
.sym 23692 $abc$60912$n5538
.sym 23694 sram_bus_dat_w[7]
.sym 23695 interface5_bank_bus_dat_r[7]
.sym 23696 sram_bus_adr[1]
.sym 23697 $abc$60912$n5538
.sym 23698 interface1_bank_bus_dat_r[7]
.sym 23699 spiflash_bus_adr[9]
.sym 23700 spiflash_bus_dat_w[21]
.sym 23703 $abc$60912$n8462
.sym 23704 $abc$60912$n5102
.sym 23705 interface1_bank_bus_dat_r[6]
.sym 23706 picorv32.reg_op2[5]
.sym 23707 sram_bus_dat_w[5]
.sym 23708 $abc$60912$n4504
.sym 23709 basesoc_uart_phy_tx_busy
.sym 23711 sram_bus_adr[0]
.sym 23712 spiflash_bus_dat_w[14]
.sym 23713 csrbank5_tuning_word1_w[7]
.sym 23714 spiflash_bus_adr[12]
.sym 23715 sram_bus_dat_w[0]
.sym 23716 $PACKER_GND_NET
.sym 23717 $abc$60912$n7907
.sym 23723 $abc$60912$n5102
.sym 23725 $abc$60912$n5172_1
.sym 23726 $abc$60912$n5538
.sym 23733 sys_rst
.sym 23734 sram_bus_dat_w[1]
.sym 23738 $abc$60912$n56
.sym 23740 $abc$60912$n4507
.sym 23742 sram_bus_adr[0]
.sym 23743 $abc$60912$n4520
.sym 23744 $abc$60912$n76
.sym 23745 sram_bus_we
.sym 23746 $abc$60912$n5102
.sym 23752 $abc$60912$n9
.sym 23759 $abc$60912$n5
.sym 23761 sram_bus_adr[1]
.sym 23762 $abc$60912$n100
.sym 23763 $abc$60912$n4507
.sym 23767 $abc$60912$n9
.sym 23774 sram_bus_dat_w[1]
.sym 23778 $abc$60912$n100
.sym 23783 sys_rst
.sym 23784 sram_bus_we
.sym 23785 $abc$60912$n5102
.sym 23786 $abc$60912$n4507
.sym 23790 $abc$60912$n76
.sym 23795 $abc$60912$n76
.sym 23796 sram_bus_adr[1]
.sym 23797 sram_bus_adr[0]
.sym 23798 $abc$60912$n56
.sym 23803 $abc$60912$n5
.sym 23807 $abc$60912$n4507
.sym 23811 $abc$60912$n4520
.sym 23812 sys_clk_$glb_clk
.sym 23814 picorv32.reg_op1[24]
.sym 23815 $abc$60912$n5538
.sym 23816 storage[10][1]
.sym 23817 storage[10][5]
.sym 23818 storage[10][3]
.sym 23819 spiflash_bus_adr[1]
.sym 23821 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23826 $abc$60912$n44
.sym 23827 interface1_bank_bus_dat_r[1]
.sym 23829 spiflash_bus_dat_w[15]
.sym 23830 $abc$60912$n4682
.sym 23831 $abc$60912$n5609
.sym 23834 $abc$60912$n8847_1
.sym 23835 $abc$60912$n11068
.sym 23836 csrbank5_tuning_word2_w[7]
.sym 23840 sram_bus_adr[0]
.sym 23841 $abc$60912$n4526
.sym 23844 sram_bus_adr[1]
.sym 23845 $abc$60912$n5
.sym 23846 basesoc_sram_we[1]
.sym 23849 $abc$60912$n4522
.sym 23856 basesoc_sram_we[1]
.sym 23861 csrbank5_tuning_word2_w[5]
.sym 23862 $abc$60912$n7906_1
.sym 23864 $abc$60912$n10206
.sym 23865 sram_bus_adr[0]
.sym 23868 sram_bus_adr[1]
.sym 23869 $abc$60912$n10216
.sym 23874 $abc$60912$n100
.sym 23875 basesoc_uart_phy_tx_busy
.sym 23877 $abc$60912$n7907
.sym 23878 $abc$60912$n10202
.sym 23883 $abc$60912$n5102
.sym 23884 $abc$60912$n10198
.sym 23889 basesoc_sram_we[1]
.sym 23895 $abc$60912$n10198
.sym 23897 basesoc_uart_phy_tx_busy
.sym 23900 $abc$60912$n7907
.sym 23901 $abc$60912$n7906_1
.sym 23903 $abc$60912$n5102
.sym 23908 $abc$60912$n10202
.sym 23909 basesoc_uart_phy_tx_busy
.sym 23912 $abc$60912$n10206
.sym 23914 basesoc_uart_phy_tx_busy
.sym 23920 $abc$60912$n10216
.sym 23921 basesoc_uart_phy_tx_busy
.sym 23930 sram_bus_adr[0]
.sym 23931 sram_bus_adr[1]
.sym 23932 $abc$60912$n100
.sym 23933 csrbank5_tuning_word2_w[5]
.sym 23935 sys_clk_$glb_clk
.sym 23936 sys_rst_$glb_sr
.sym 23937 $abc$60912$n5639
.sym 23940 spiflash_sr[25]
.sym 23945 $abc$60912$n5639
.sym 23946 basesoc_sram_we[1]
.sym 23947 sram_bus_dat_w[3]
.sym 23949 csrbank5_tuning_word1_w[7]
.sym 23951 $abc$60912$n8836_1
.sym 23954 $abc$60912$n5078
.sym 23955 basesoc_uart_phy_rx_busy
.sym 23960 sram_bus_dat_w[6]
.sym 23961 sys_rst
.sym 23962 interface5_bank_bus_dat_r[5]
.sym 23964 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23966 sram_bus_adr[1]
.sym 23970 sram_bus_dat_w[1]
.sym 23979 basesoc_uart_phy_tx_busy
.sym 23980 $abc$60912$n10224
.sym 23981 $abc$60912$n4530
.sym 23983 $abc$60912$n10230
.sym 23985 $abc$60912$n10234
.sym 23987 basesoc_uart_phy_tx_busy
.sym 23989 $abc$60912$n7901
.sym 23990 $abc$60912$n10228
.sym 23993 $abc$60912$n7894_1
.sym 23995 $abc$60912$n5102
.sym 24001 $abc$60912$n7895
.sym 24004 $abc$60912$n7900_1
.sym 24012 $abc$60912$n5102
.sym 24013 $abc$60912$n7901
.sym 24014 $abc$60912$n7900_1
.sym 24017 $abc$60912$n5102
.sym 24019 $abc$60912$n7895
.sym 24020 $abc$60912$n7894_1
.sym 24023 basesoc_uart_phy_tx_busy
.sym 24024 $abc$60912$n10234
.sym 24029 $abc$60912$n10228
.sym 24032 basesoc_uart_phy_tx_busy
.sym 24041 basesoc_uart_phy_tx_busy
.sym 24043 $abc$60912$n10230
.sym 24047 $abc$60912$n10224
.sym 24049 basesoc_uart_phy_tx_busy
.sym 24055 $abc$60912$n4530
.sym 24058 sys_clk_$glb_clk
.sym 24059 sys_rst_$glb_sr
.sym 24060 $abc$60912$n64
.sym 24062 $abc$60912$n10047
.sym 24063 $abc$60912$n5
.sym 24064 $abc$60912$n5324
.sym 24067 $abc$60912$n7913
.sym 24069 $abc$60912$n9037
.sym 24073 sram_bus_dat_w[3]
.sym 24084 sram_bus_dat_w[4]
.sym 24086 picorv32.alu_out_q[24]
.sym 24087 csrbank5_tuning_word3_w[7]
.sym 24088 $abc$60912$n137
.sym 24091 $abc$60912$n7913
.sym 24092 $abc$60912$n137
.sym 24101 sram_bus_dat_w[5]
.sym 24102 sram_bus_dat_w[4]
.sym 24107 sram_bus_adr[0]
.sym 24116 sram_bus_adr[1]
.sym 24119 $abc$60912$n4526
.sym 24120 sram_bus_dat_w[6]
.sym 24121 sram_bus_dat_w[3]
.sym 24127 csrbank5_tuning_word3_w[3]
.sym 24129 $abc$60912$n102
.sym 24130 sram_bus_dat_w[1]
.sym 24141 sram_bus_dat_w[5]
.sym 24146 sram_bus_dat_w[3]
.sym 24152 $abc$60912$n102
.sym 24153 sram_bus_adr[1]
.sym 24154 csrbank5_tuning_word3_w[3]
.sym 24155 sram_bus_adr[0]
.sym 24166 sram_bus_dat_w[4]
.sym 24170 sram_bus_dat_w[1]
.sym 24178 sram_bus_dat_w[6]
.sym 24180 $abc$60912$n4526
.sym 24181 sys_clk_$glb_clk
.sym 24182 sys_rst_$glb_sr
.sym 24183 $abc$60912$n5597
.sym 24184 $abc$60912$n4758
.sym 24187 picorv32.pcpi_timeout_counter[1]
.sym 24190 $abc$60912$n4763
.sym 24192 $abc$60912$n8106
.sym 24196 $abc$60912$n5937_1
.sym 24201 regs0
.sym 24216 $PACKER_GND_NET
.sym 24236 sram_bus_adr[1]
.sym 24289 sram_bus_adr[1]
.sym 24304 sys_clk_$glb_clk
.sym 24308 picorv32.pcpi_timeout_counter[2]
.sym 24309 $auto$alumacc.cc:474:replace_alu$6784.C[3]
.sym 24310 picorv32.pcpi_timeout_counter[0]
.sym 24311 $PACKER_VCC_NET_$glb_clk
.sym 24312 $abc$60912$n5597
.sym 24313 picorv32.pcpi_timeout_counter[3]
.sym 24315 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 24333 $PACKER_VCC_NET_$glb_clk
.sym 24355 $abc$60912$n5317_1
.sym 24393 $abc$60912$n5317_1
.sym 24434 $PACKER_VCC_NET_$glb_clk
.sym 24477 user_led0
.sym 24495 user_led0
.sym 24539 $abc$60912$n5803
.sym 24548 picorv32.pcpi_mul.rs1[58]
.sym 24552 $abc$60912$n6735_1
.sym 24571 picorv32.pcpi_mul.mul_waiting
.sym 24575 picorv32.pcpi_mul.mul_counter[6]
.sym 24577 $abc$60912$n765
.sym 24585 picorv32.pcpi_mul.mul_finish
.sym 24634 picorv32.pcpi_mul.mul_finish
.sym 24635 $abc$60912$n765
.sym 24640 picorv32.pcpi_mul.mul_counter[6]
.sym 24642 picorv32.pcpi_mul.mul_waiting
.sym 24651 sys_clk_$glb_clk
.sym 24652 $abc$60912$n1169_$glb_sr
.sym 24659 $abc$60912$n11587
.sym 24660 $abc$60912$n11590
.sym 24662 $abc$60912$n4728
.sym 24663 picorv32.pcpi_mul.rdx[50]
.sym 24671 $abc$60912$n5803
.sym 24679 picorv32.pcpi_mul.mul_waiting
.sym 24684 $abc$60912$n5803
.sym 24687 picorv32.pcpi_mul.rd[50]
.sym 24698 picorv32.pcpi_mul.mul_waiting
.sym 24699 picorv32.reg_op2[31]
.sym 24701 $abc$60912$n5803
.sym 24703 $PACKER_GND_NET
.sym 24709 picorv32.pcpi_mul.instr_rs2_signed
.sym 24719 $abc$60912$n5803
.sym 24722 $abc$60912$n9181
.sym 24732 $PACKER_VCC_NET_$glb_clk
.sym 24733 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24735 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 24736 picorv32.pcpi_mul.rdx[49]
.sym 24737 $abc$60912$n11591
.sym 24739 $abc$60912$n10458
.sym 24740 $PACKER_VCC_NET_$glb_clk
.sym 24741 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24742 picorv32.pcpi_mul.rs2[49]
.sym 24749 $abc$60912$n10460
.sym 24752 $abc$60912$n11587
.sym 24754 picorv32.pcpi_mul.mul_counter[6]
.sym 24761 $abc$60912$n11590
.sym 24764 $abc$60912$n11586
.sym 24765 picorv32.pcpi_mul.rd[49]
.sym 24766 $auto$maccmap.cc:240:synth$11659.C[2]
.sym 24768 $abc$60912$n10458
.sym 24769 $abc$60912$n10460
.sym 24772 $auto$maccmap.cc:240:synth$11659.C[3]
.sym 24774 $abc$60912$n11590
.sym 24775 $abc$60912$n11586
.sym 24776 $auto$maccmap.cc:240:synth$11659.C[2]
.sym 24778 $nextpnr_ICESTORM_LC_79$I3
.sym 24780 $abc$60912$n11591
.sym 24781 $abc$60912$n11587
.sym 24782 $auto$maccmap.cc:240:synth$11659.C[3]
.sym 24788 $nextpnr_ICESTORM_LC_79$I3
.sym 24791 picorv32.pcpi_mul.mul_counter[6]
.sym 24792 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 24793 $PACKER_VCC_NET_$glb_clk
.sym 24797 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24798 picorv32.pcpi_mul.rd[49]
.sym 24799 picorv32.pcpi_mul.rs2[49]
.sym 24800 picorv32.pcpi_mul.rdx[49]
.sym 24803 picorv32.pcpi_mul.rd[49]
.sym 24804 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24805 picorv32.pcpi_mul.rdx[49]
.sym 24806 picorv32.pcpi_mul.rs2[49]
.sym 24809 $abc$60912$n10458
.sym 24812 $abc$60912$n10460
.sym 24813 $abc$60912$n765_$glb_ce
.sym 24814 sys_clk_$glb_clk
.sym 24815 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 24817 picorv32.pcpi_mul.mul_waiting
.sym 24829 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 24831 $abc$60912$n765
.sym 24834 picorv32.pcpi_mul.rd[51]
.sym 24838 picorv32.pcpi_mul.mul_counter[6]
.sym 24841 picorv32.pcpi_mul.rd[51]
.sym 24843 $abc$60912$n5803
.sym 24850 picorv32.reg_op2[31]
.sym 24858 picorv32.pcpi_mul.rdx[51]
.sym 24861 picorv32.pcpi_mul.rs2[51]
.sym 24864 picorv32.pcpi_mul.rs2[47]
.sym 24865 picorv32.pcpi_mul.mul_waiting
.sym 24867 picorv32.pcpi_mul.rd[51]
.sym 24870 $PACKER_GND_NET
.sym 24871 picorv32.pcpi_mul.rdx[48]
.sym 24873 picorv32.reg_op2[31]
.sym 24874 picorv32.pcpi_mul.rs2[48]
.sym 24875 picorv32.pcpi_mul.instr_rs2_signed
.sym 24877 picorv32.pcpi_mul.rd[48]
.sym 24878 picorv32.pcpi_mul.rs2[50]
.sym 24881 picorv32.pcpi_mul.rs2[49]
.sym 24888 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24890 picorv32.reg_op2[31]
.sym 24891 picorv32.pcpi_mul.mul_waiting
.sym 24892 picorv32.pcpi_mul.instr_rs2_signed
.sym 24893 picorv32.pcpi_mul.rs2[48]
.sym 24896 picorv32.pcpi_mul.mul_waiting
.sym 24897 picorv32.reg_op2[31]
.sym 24898 picorv32.pcpi_mul.rs2[47]
.sym 24899 picorv32.pcpi_mul.instr_rs2_signed
.sym 24904 $PACKER_GND_NET
.sym 24908 picorv32.pcpi_mul.rd[51]
.sym 24909 picorv32.pcpi_mul.rs2[51]
.sym 24910 picorv32.pcpi_mul.rdx[51]
.sym 24911 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24914 picorv32.reg_op2[31]
.sym 24915 picorv32.pcpi_mul.mul_waiting
.sym 24916 picorv32.pcpi_mul.instr_rs2_signed
.sym 24917 picorv32.pcpi_mul.rs2[50]
.sym 24920 picorv32.pcpi_mul.rs2[49]
.sym 24921 picorv32.pcpi_mul.instr_rs2_signed
.sym 24922 picorv32.pcpi_mul.mul_waiting
.sym 24923 picorv32.reg_op2[31]
.sym 24926 picorv32.pcpi_mul.rd[48]
.sym 24927 picorv32.pcpi_mul.rs2[48]
.sym 24928 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24929 picorv32.pcpi_mul.rdx[48]
.sym 24932 picorv32.pcpi_mul.rdx[48]
.sym 24933 picorv32.pcpi_mul.rd[48]
.sym 24934 picorv32.pcpi_mul.rs2[48]
.sym 24935 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24936 $abc$60912$n765_$glb_ce
.sym 24937 sys_clk_$glb_clk
.sym 24939 picorv32.reg_op2[31]
.sym 24950 picorv32.pcpi_mul.rs2[25]
.sym 24959 picorv32.pcpi_mul.mul_waiting
.sym 24960 picorv32.pcpi_mul.rs2[47]
.sym 24965 $abc$60912$n4954
.sym 24970 picorv32.pcpi_mul.rd[50]
.sym 24983 picorv32.pcpi_mul.rs2[52]
.sym 24984 picorv32.pcpi_mul.rs2[51]
.sym 24987 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 24990 $PACKER_GND_NET
.sym 24992 picorv32.pcpi_mul.rs2[51]
.sym 24993 picorv32.pcpi_mul.mul_waiting
.sym 24995 picorv32.pcpi_mul.instr_rs2_signed
.sym 24999 $abc$60912$n9181
.sym 25000 picorv32.pcpi_mul.rs1[59]
.sym 25001 picorv32.pcpi_mul.rd[51]
.sym 25004 picorv32.reg_op2[31]
.sym 25005 picorv32.pcpi_mul.rdx[51]
.sym 25010 picorv32.pcpi_mul.rs1[60]
.sym 25013 picorv32.pcpi_mul.rs2[51]
.sym 25014 picorv32.pcpi_mul.rd[51]
.sym 25015 picorv32.pcpi_mul.rdx[51]
.sym 25016 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25021 $PACKER_GND_NET
.sym 25031 picorv32.reg_op2[31]
.sym 25032 picorv32.pcpi_mul.instr_rs2_signed
.sym 25033 picorv32.pcpi_mul.rs2[51]
.sym 25034 picorv32.pcpi_mul.mul_waiting
.sym 25037 picorv32.pcpi_mul.mul_waiting
.sym 25038 picorv32.pcpi_mul.rs1[60]
.sym 25040 $abc$60912$n9181
.sym 25045 $PACKER_GND_NET
.sym 25049 picorv32.pcpi_mul.rs1[59]
.sym 25050 $abc$60912$n9181
.sym 25051 picorv32.pcpi_mul.mul_waiting
.sym 25055 picorv32.pcpi_mul.rs2[52]
.sym 25056 picorv32.pcpi_mul.instr_rs2_signed
.sym 25057 picorv32.reg_op2[31]
.sym 25058 picorv32.pcpi_mul.mul_waiting
.sym 25059 $abc$60912$n765_$glb_ce
.sym 25060 sys_clk_$glb_clk
.sym 25063 $abc$60912$n10590
.sym 25064 $abc$60912$n10672
.sym 25066 picorv32.pcpi_mul_rd[18]
.sym 25069 $abc$60912$n5333
.sym 25071 $abc$60912$n5538
.sym 25072 $abc$60912$n5538
.sym 25086 picorv32.pcpi_mul.mul_waiting
.sym 25087 $abc$60912$n4954
.sym 25088 $abc$60912$n5333
.sym 25093 $abc$60912$n5803
.sym 25094 $PACKER_GND_NET
.sym 25095 $abc$60912$n4954
.sym 25104 picorv32.pcpi_mul.rd[5]
.sym 25106 picorv32.pcpi_mul.rd[42]
.sym 25107 picorv32.pcpi_mul.rd[6]
.sym 25112 picorv32.pcpi_mul.rd[10]
.sym 25114 picorv32.pcpi_mul.rd[46]
.sym 25120 $abc$60912$n4954
.sym 25121 $abc$60912$n5803
.sym 25126 picorv32.pcpi_mul.rd[14]
.sym 25128 picorv32.pcpi_mul.rd[37]
.sym 25133 picorv32.pcpi_mul.rd[38]
.sym 25142 $abc$60912$n4954
.sym 25143 picorv32.pcpi_mul.rd[10]
.sym 25144 picorv32.pcpi_mul.rd[42]
.sym 25154 $abc$60912$n4954
.sym 25156 picorv32.pcpi_mul.rd[14]
.sym 25157 picorv32.pcpi_mul.rd[46]
.sym 25166 $abc$60912$n4954
.sym 25167 picorv32.pcpi_mul.rd[6]
.sym 25168 picorv32.pcpi_mul.rd[38]
.sym 25178 $abc$60912$n4954
.sym 25180 picorv32.pcpi_mul.rd[5]
.sym 25181 picorv32.pcpi_mul.rd[37]
.sym 25182 $abc$60912$n5803
.sym 25183 sys_clk_$glb_clk
.sym 25185 picorv32.pcpi_mul.rdx[26]
.sym 25188 storage[3][6]
.sym 25191 picorv32.pcpi_mul.rdx[55]
.sym 25193 $abc$60912$n5639
.sym 25195 $abc$60912$n11064
.sym 25196 $abc$60912$n5639
.sym 25199 picorv32.pcpi_mul_rd[6]
.sym 25200 picorv32.pcpi_div.quotient[29]
.sym 25201 picorv32.pcpi_mul_rd[10]
.sym 25204 picorv32.pcpi_mul.instr_rs2_signed
.sym 25205 picorv32.pcpi_mul_rd[14]
.sym 25206 picorv32.pcpi_mul.mul_waiting
.sym 25208 picorv32.pcpi_mul.rd[5]
.sym 25209 $abc$60912$n4767
.sym 25210 $abc$60912$n6905
.sym 25211 $abc$60912$n4760
.sym 25212 picorv32.pcpi_div.divisor[5]
.sym 25214 picorv32.pcpi_mul_rd[23]
.sym 25216 $abc$60912$n5803
.sym 25218 picorv32.pcpi_mul.rdx[26]
.sym 25220 picorv32.pcpi_mul_rd[5]
.sym 25226 picorv32.pcpi_mul.rd[11]
.sym 25228 picorv32.pcpi_mul.rd[51]
.sym 25230 picorv32.pcpi_mul.rd[4]
.sym 25233 picorv32.pcpi_mul.rd[19]
.sym 25234 picorv32.pcpi_mul.rd[43]
.sym 25235 picorv32.pcpi_mul.rd[54]
.sym 25237 $abc$60912$n4954
.sym 25239 picorv32.pcpi_mul.rd[36]
.sym 25240 picorv32.pcpi_mul.rd[49]
.sym 25241 picorv32.pcpi_mul.rd[22]
.sym 25247 $abc$60912$n4954
.sym 25248 picorv32.pcpi_mul.rd[17]
.sym 25250 picorv32.pcpi_mul.rd[31]
.sym 25253 $abc$60912$n5803
.sym 25255 picorv32.pcpi_mul.rd[63]
.sym 25259 picorv32.pcpi_mul.rd[63]
.sym 25260 $abc$60912$n4954
.sym 25262 picorv32.pcpi_mul.rd[31]
.sym 25266 picorv32.pcpi_mul.rd[11]
.sym 25267 picorv32.pcpi_mul.rd[43]
.sym 25268 $abc$60912$n4954
.sym 25272 $abc$60912$n4954
.sym 25273 picorv32.pcpi_mul.rd[17]
.sym 25274 picorv32.pcpi_mul.rd[49]
.sym 25278 picorv32.pcpi_mul.rd[36]
.sym 25279 $abc$60912$n4954
.sym 25280 picorv32.pcpi_mul.rd[4]
.sym 25283 picorv32.pcpi_mul.rd[51]
.sym 25284 picorv32.pcpi_mul.rd[19]
.sym 25286 $abc$60912$n4954
.sym 25295 picorv32.pcpi_mul.rd[54]
.sym 25296 $abc$60912$n4954
.sym 25297 picorv32.pcpi_mul.rd[22]
.sym 25305 $abc$60912$n5803
.sym 25306 sys_clk_$glb_clk
.sym 25309 $abc$60912$n4768
.sym 25310 spiflash_bus_adr[8]
.sym 25311 $abc$60912$n4741
.sym 25312 $abc$60912$n6915
.sym 25313 $abc$60912$n4742
.sym 25314 $abc$60912$n4759
.sym 25315 $abc$60912$n4760
.sym 25316 picorv32.pcpi_mul_rd[19]
.sym 25317 storage_1[0][0]
.sym 25318 storage_1[0][0]
.sym 25319 $abc$60912$n11060
.sym 25320 picorv32.pcpi_mul_rd[31]
.sym 25321 $abc$60912$n8557
.sym 25324 picorv32.pcpi_mul_rd[11]
.sym 25326 picorv32.pcpi_mul_rd[17]
.sym 25332 picorv32.pcpi_mul.rs2[27]
.sym 25337 $abc$60912$n6902
.sym 25349 picorv32.pcpi_mul.rdx[26]
.sym 25350 picorv32.pcpi_mul.rs2[26]
.sym 25351 $abc$60912$n5803
.sym 25354 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25355 picorv32.pcpi_mul.rd[57]
.sym 25356 picorv32.pcpi_mul.rd[58]
.sym 25357 $abc$60912$n4954
.sym 25358 picorv32.pcpi_mul.rd[26]
.sym 25359 picorv32.pcpi_mul.rd[27]
.sym 25362 picorv32.pcpi_mul.rd[25]
.sym 25365 $abc$60912$n4954
.sym 25366 picorv32.pcpi_mul.rd[28]
.sym 25367 picorv32.pcpi_mul.rd[60]
.sym 25373 picorv32.pcpi_mul.rd[3]
.sym 25374 picorv32.pcpi_mul.rd[23]
.sym 25375 picorv32.pcpi_mul.rd[55]
.sym 25376 picorv32.pcpi_mul.rd[35]
.sym 25378 picorv32.pcpi_mul.rd[59]
.sym 25382 $abc$60912$n4954
.sym 25384 picorv32.pcpi_mul.rd[23]
.sym 25385 picorv32.pcpi_mul.rd[55]
.sym 25388 picorv32.pcpi_mul.rs2[26]
.sym 25389 picorv32.pcpi_mul.rdx[26]
.sym 25390 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25391 picorv32.pcpi_mul.rd[26]
.sym 25395 picorv32.pcpi_mul.rd[58]
.sym 25396 picorv32.pcpi_mul.rd[26]
.sym 25397 $abc$60912$n4954
.sym 25406 picorv32.pcpi_mul.rd[57]
.sym 25407 $abc$60912$n4954
.sym 25408 picorv32.pcpi_mul.rd[25]
.sym 25413 $abc$60912$n4954
.sym 25414 picorv32.pcpi_mul.rd[27]
.sym 25415 picorv32.pcpi_mul.rd[59]
.sym 25418 picorv32.pcpi_mul.rd[60]
.sym 25419 picorv32.pcpi_mul.rd[28]
.sym 25421 $abc$60912$n4954
.sym 25424 picorv32.pcpi_mul.rd[3]
.sym 25426 $abc$60912$n4954
.sym 25427 picorv32.pcpi_mul.rd[35]
.sym 25428 $abc$60912$n5803
.sym 25429 sys_clk_$glb_clk
.sym 25431 sram_bus_dat_w[6]
.sym 25432 $abc$60912$n4766
.sym 25433 $abc$60912$n4786
.sym 25434 $abc$60912$n4795
.sym 25435 $abc$60912$n4787
.sym 25436 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25437 $abc$60912$n4739
.sym 25438 $abc$60912$n4884_1
.sym 25439 $abc$60912$n5597
.sym 25442 $abc$60912$n5597
.sym 25443 picorv32.pcpi_mul_rd[16]
.sym 25444 picorv32.pcpi_mul.rs2[26]
.sym 25445 picorv32.pcpi_mul_rd[27]
.sym 25446 $abc$60912$n8513
.sym 25447 $abc$60912$n10686
.sym 25448 $abc$60912$n5538
.sym 25449 picorv32.pcpi_mul_rd[26]
.sym 25451 $abc$60912$n8521
.sym 25453 picorv32.pcpi_mul_rd[25]
.sym 25454 $abc$60912$n920
.sym 25457 $abc$60912$n4667
.sym 25458 $abc$60912$n6890
.sym 25459 $abc$60912$n2699
.sym 25460 picorv32.pcpi_mul.rdx[27]
.sym 25461 $abc$60912$n4742
.sym 25465 $abc$60912$n4658
.sym 25471 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25473 $abc$60912$n11656
.sym 25476 $abc$60912$n11652
.sym 25477 picorv32.pcpi_mul.rd[25]
.sym 25478 $abc$60912$n11657
.sym 25479 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25483 picorv32.pcpi_mul.rdx[25]
.sym 25487 $abc$60912$n10446
.sym 25488 picorv32.pcpi_mul.rdx[26]
.sym 25489 picorv32.pcpi_mul.rd[26]
.sym 25492 picorv32.pcpi_mul.rs2[26]
.sym 25500 $abc$60912$n10448
.sym 25502 $abc$60912$n11653
.sym 25503 picorv32.pcpi_mul.rs2[25]
.sym 25504 $auto$maccmap.cc:240:synth$11625.C[2]
.sym 25506 $abc$60912$n10448
.sym 25507 $abc$60912$n10446
.sym 25510 $auto$maccmap.cc:240:synth$11625.C[3]
.sym 25512 $abc$60912$n11652
.sym 25513 $abc$60912$n11656
.sym 25514 $auto$maccmap.cc:240:synth$11625.C[2]
.sym 25516 $nextpnr_ICESTORM_LC_76$I3
.sym 25518 $abc$60912$n11653
.sym 25519 $abc$60912$n11657
.sym 25520 $auto$maccmap.cc:240:synth$11625.C[3]
.sym 25526 $nextpnr_ICESTORM_LC_76$I3
.sym 25529 picorv32.pcpi_mul.rdx[25]
.sym 25530 picorv32.pcpi_mul.rd[25]
.sym 25531 picorv32.pcpi_mul.rs2[25]
.sym 25532 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25537 $abc$60912$n10448
.sym 25538 $abc$60912$n10446
.sym 25541 picorv32.pcpi_mul.rdx[26]
.sym 25542 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25543 picorv32.pcpi_mul.rs2[26]
.sym 25544 picorv32.pcpi_mul.rd[26]
.sym 25547 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25548 picorv32.pcpi_mul.rdx[25]
.sym 25549 picorv32.pcpi_mul.rd[25]
.sym 25550 picorv32.pcpi_mul.rs2[25]
.sym 25551 $abc$60912$n765_$glb_ce
.sym 25552 sys_clk_$glb_clk
.sym 25553 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 25554 $abc$60912$n4887_1
.sym 25555 $abc$60912$n4797
.sym 25556 $abc$60912$n6902
.sym 25557 $abc$60912$n4794
.sym 25558 $abc$60912$n6896
.sym 25559 $abc$60912$n6889
.sym 25560 $abc$60912$n4789_1
.sym 25561 $abc$60912$n6893
.sym 25562 sram_bus_dat_w[6]
.sym 25563 spiflash_sr[25]
.sym 25564 spiflash_sr[25]
.sym 25566 spiflash_bus_dat_w[24]
.sym 25567 $abc$60912$n6801
.sym 25571 $abc$60912$n4769
.sym 25572 picorv32.pcpi_mul_rd[21]
.sym 25575 $abc$60912$n8513
.sym 25576 $abc$60912$n6890
.sym 25577 $abc$60912$n2699
.sym 25578 picorv32.pcpi_mul.mul_waiting
.sym 25582 $abc$60912$n4740
.sym 25584 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 25585 spiflash_bus_dat_w[24]
.sym 25586 picorv32.pcpi_mul.mul_waiting
.sym 25589 $abc$60912$n4797
.sym 25594 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25595 sram_bus_dat_w[6]
.sym 25597 $abc$60912$n4658
.sym 25598 $abc$60912$n6135_1
.sym 25602 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25603 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 25604 picorv32.pcpi_mul.rs2[27]
.sym 25605 picorv32.pcpi_mul.rd[27]
.sym 25619 sram_bus_dat_w[3]
.sym 25620 picorv32.pcpi_mul.rdx[27]
.sym 25629 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 25634 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25643 $abc$60912$n6135_1
.sym 25648 sram_bus_dat_w[3]
.sym 25659 sram_bus_dat_w[6]
.sym 25664 picorv32.pcpi_mul.rdx[27]
.sym 25665 picorv32.pcpi_mul.rd[27]
.sym 25666 picorv32.pcpi_mul.rs2[27]
.sym 25667 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25670 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25671 picorv32.pcpi_mul.rs2[27]
.sym 25672 picorv32.pcpi_mul.rd[27]
.sym 25673 picorv32.pcpi_mul.rdx[27]
.sym 25674 $abc$60912$n4658
.sym 25675 sys_clk_$glb_clk
.sym 25676 sys_rst_$glb_sr
.sym 25677 storage_1[8][0]
.sym 25678 $abc$60912$n4793
.sym 25679 $abc$60912$n6099_1
.sym 25680 storage_1[8][6]
.sym 25681 storage_1[8][2]
.sym 25682 $abc$60912$n7962
.sym 25683 $abc$60912$n8529
.sym 25684 $abc$60912$n4785
.sym 25687 sram_bus_dat_w[3]
.sym 25688 $abc$60912$n5538
.sym 25691 spiflash_bus_adr[3]
.sym 25694 $abc$60912$n8531
.sym 25699 $abc$60912$n9181
.sym 25700 $abc$60912$n6902
.sym 25701 picorv32.pcpi_mul.rs1[34]
.sym 25702 picorv32.pcpi_mul.rd[8]
.sym 25703 $abc$60912$n8891_1
.sym 25704 $abc$60912$n8979
.sym 25705 $abc$60912$n4767
.sym 25707 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 25708 $abc$60912$n4796
.sym 25711 $abc$60912$n6893
.sym 25712 $abc$60912$n2701
.sym 25721 $abc$60912$n8891_1
.sym 25726 picorv32.pcpi_mul.rs1[61]
.sym 25730 $PACKER_GND_NET
.sym 25734 picorv32.pcpi_mul.rs1[58]
.sym 25737 $abc$60912$n4658
.sym 25740 picorv32.pcpi_mul.rs1[49]
.sym 25742 picorv32.pcpi_mul.rs1[62]
.sym 25746 picorv32.pcpi_mul.mul_waiting
.sym 25747 picorv32.pcpi_mul.rs1[50]
.sym 25749 $abc$60912$n9181
.sym 25752 picorv32.pcpi_mul.rs1[62]
.sym 25753 $abc$60912$n9181
.sym 25754 picorv32.pcpi_mul.mul_waiting
.sym 25758 $abc$60912$n9181
.sym 25759 picorv32.pcpi_mul.mul_waiting
.sym 25760 picorv32.pcpi_mul.rs1[58]
.sym 25766 $abc$60912$n4658
.sym 25769 picorv32.pcpi_mul.rs1[61]
.sym 25771 picorv32.pcpi_mul.mul_waiting
.sym 25772 $abc$60912$n9181
.sym 25778 $PACKER_GND_NET
.sym 25781 $abc$60912$n8891_1
.sym 25787 $abc$60912$n9181
.sym 25789 picorv32.pcpi_mul.rs1[50]
.sym 25790 picorv32.pcpi_mul.mul_waiting
.sym 25794 $abc$60912$n9181
.sym 25795 picorv32.pcpi_mul.mul_waiting
.sym 25796 picorv32.pcpi_mul.rs1[49]
.sym 25797 $abc$60912$n765_$glb_ce
.sym 25798 sys_clk_$glb_clk
.sym 25800 $abc$60912$n4767
.sym 25801 storage[3][1]
.sym 25802 $abc$60912$n4790
.sym 25803 $abc$60912$n4788
.sym 25804 $abc$60912$n4798
.sym 25805 $abc$60912$n4779_1
.sym 25806 $abc$60912$n4886_1
.sym 25807 $abc$60912$n6913
.sym 25808 $abc$60912$n137
.sym 25809 picorv32.pcpi_div.start
.sym 25811 $abc$60912$n137
.sym 25813 $PACKER_GND_NET
.sym 25814 $abc$60912$n7473
.sym 25815 $abc$60912$n8529
.sym 25822 $abc$60912$n4674_1
.sym 25825 $abc$60912$n6100_1
.sym 25826 picorv32.reg_op2[31]
.sym 25827 $abc$60912$n11004
.sym 25828 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 25829 $abc$60912$n2702
.sym 25831 basesoc_sram_we[3]
.sym 25833 picorv32.pcpi_mul.rs1[50]
.sym 25834 storage[11][4]
.sym 25835 picorv32.pcpi_mul.rs2[27]
.sym 25838 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25846 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25847 picorv32.pcpi_mul.rd[8]
.sym 25848 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 25851 $abc$60912$n11072
.sym 25854 $abc$60912$n11765
.sym 25856 $abc$60912$n8979
.sym 25857 picorv32.pcpi_mul.rdx[8]
.sym 25862 $abc$60912$n11064
.sym 25865 picorv32.pcpi_mul.rs2[8]
.sym 25870 $abc$60912$n11544
.sym 25875 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 25876 $abc$60912$n11544
.sym 25880 $abc$60912$n11072
.sym 25889 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25894 $abc$60912$n11064
.sym 25898 picorv32.pcpi_mul.rdx[8]
.sym 25899 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25900 picorv32.pcpi_mul.rd[8]
.sym 25901 picorv32.pcpi_mul.rs2[8]
.sym 25904 picorv32.pcpi_mul.rs2[8]
.sym 25905 picorv32.pcpi_mul.rd[8]
.sym 25906 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25907 picorv32.pcpi_mul.rdx[8]
.sym 25910 $abc$60912$n11765
.sym 25919 $abc$60912$n8979
.sym 25920 $abc$60912$n765_$glb_ce
.sym 25921 sys_clk_$glb_clk
.sym 25922 picorv32.pcpi_mul.mul_waiting_$glb_sr
.sym 25923 spiflash_bus_adr[8]
.sym 25925 $abc$60912$n11060
.sym 25926 $abc$60912$n4796
.sym 25927 $abc$60912$n2702
.sym 25928 storage_1[7][6]
.sym 25929 $abc$60912$n924
.sym 25930 storage_1[7][1]
.sym 25933 sram_bus_dat_w[6]
.sym 25934 $abc$60912$n5166_1
.sym 25938 $abc$60912$n5535
.sym 25942 $abc$60912$n6911
.sym 25944 $abc$60912$n6899
.sym 25947 $abc$60912$n145
.sym 25948 $abc$60912$n2702
.sym 25950 $abc$60912$n4793
.sym 25953 $abc$60912$n11015
.sym 25955 picorv32.reg_op2[0]
.sym 25957 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 25970 $abc$60912$n11566
.sym 25974 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 25978 picorv32.pcpi_mul.mul_waiting
.sym 25979 $abc$60912$n9181
.sym 25985 picorv32.pcpi_mul.rs2[15]
.sym 25987 $PACKER_GND_NET
.sym 25989 picorv32.pcpi_mul.rd[15]
.sym 25990 picorv32.pcpi_mul.rs1[63]
.sym 25991 $abc$60912$n11060
.sym 25993 picorv32.pcpi_mul.rdx[15]
.sym 25995 picorv32.pcpi_mul.rs1[35]
.sym 26000 $PACKER_GND_NET
.sym 26003 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 26004 picorv32.pcpi_mul.rdx[15]
.sym 26005 picorv32.pcpi_mul.rs2[15]
.sym 26006 picorv32.pcpi_mul.rd[15]
.sym 26009 picorv32.pcpi_mul.rs1[35]
.sym 26011 $abc$60912$n9181
.sym 26012 picorv32.pcpi_mul.mul_waiting
.sym 26015 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 26016 picorv32.pcpi_mul.rd[15]
.sym 26017 picorv32.pcpi_mul.rs2[15]
.sym 26018 picorv32.pcpi_mul.rdx[15]
.sym 26021 $abc$60912$n9181
.sym 26022 picorv32.pcpi_mul.mul_waiting
.sym 26024 picorv32.pcpi_mul.rs1[63]
.sym 26029 $PACKER_GND_NET
.sym 26035 $abc$60912$n11060
.sym 26042 $abc$60912$n11566
.sym 26043 $abc$60912$n765_$glb_ce
.sym 26044 sys_clk_$glb_clk
.sym 26046 $abc$60912$n8840_1
.sym 26048 csrbank3_load3_w[6]
.sym 26049 $abc$60912$n4792
.sym 26050 $abc$60912$n5639
.sym 26051 $abc$60912$n6931
.sym 26053 spiflash_bus_adr[6]
.sym 26054 picorv32.cpuregs_rs1[24]
.sym 26055 $abc$60912$n6735_1
.sym 26056 picorv32.reg_op2[26]
.sym 26058 storage[1][2]
.sym 26059 $abc$60912$n6135_1
.sym 26060 spiflash_bus_dat_w[24]
.sym 26062 $abc$60912$n11679
.sym 26063 storage_1[7][1]
.sym 26065 picorv32.reg_op2[24]
.sym 26067 picorv32.reg_op2[29]
.sym 26069 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26071 picorv32.pcpi_mul.rs2[15]
.sym 26072 $abc$60912$n9181
.sym 26073 picorv32.reg_op2[16]
.sym 26074 picorv32.reg_op2[25]
.sym 26076 picorv32.reg_op2[17]
.sym 26077 $abc$60912$n11060
.sym 26078 picorv32.pcpi_mul.mul_waiting
.sym 26079 picorv32.pcpi_mul.rs2[23]
.sym 26081 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26089 $PACKER_GND_NET
.sym 26090 picorv32.pcpi_mul.rs2[23]
.sym 26091 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 26093 picorv32.pcpi_mul.rs2[7]
.sym 26094 picorv32.pcpi_mul.mul_waiting
.sym 26098 picorv32.reg_op2[10]
.sym 26099 picorv32.pcpi_mul.rs2[8]
.sym 26105 picorv32.pcpi_mul.rs2[27]
.sym 26110 picorv32.pcpi_mul.rs2[9]
.sym 26112 picorv32.pcpi_mul.rdx[23]
.sym 26113 picorv32.reg_op2[8]
.sym 26115 picorv32.pcpi_mul.rd[23]
.sym 26116 picorv32.reg_op2[9]
.sym 26120 picorv32.pcpi_mul.rs2[27]
.sym 26129 $PACKER_GND_NET
.sym 26133 picorv32.pcpi_mul.mul_waiting
.sym 26134 picorv32.reg_op2[10]
.sym 26135 picorv32.pcpi_mul.rs2[9]
.sym 26145 picorv32.reg_op2[8]
.sym 26146 picorv32.pcpi_mul.rs2[7]
.sym 26147 picorv32.pcpi_mul.mul_waiting
.sym 26150 picorv32.pcpi_mul.rs2[23]
.sym 26151 picorv32.pcpi_mul.rdx[23]
.sym 26152 picorv32.pcpi_mul.rd[23]
.sym 26153 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 26156 picorv32.pcpi_mul.rdx[23]
.sym 26157 picorv32.pcpi_mul.rs2[23]
.sym 26158 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 26159 picorv32.pcpi_mul.rd[23]
.sym 26162 picorv32.pcpi_mul.mul_waiting
.sym 26163 picorv32.reg_op2[9]
.sym 26164 picorv32.pcpi_mul.rs2[8]
.sym 26166 $abc$60912$n765_$glb_ce
.sym 26167 sys_clk_$glb_clk
.sym 26169 picorv32.pcpi_mul.rs2[3]
.sym 26170 picorv32.pcpi_mul.rs2[2]
.sym 26171 picorv32.pcpi_mul.rs2[1]
.sym 26172 picorv32.pcpi_mul.rs2[19]
.sym 26173 picorv32.pcpi_mul.rs2[17]
.sym 26174 picorv32.pcpi_mul.rs2[18]
.sym 26175 picorv32.pcpi_mul.rs2[16]
.sym 26176 picorv32.pcpi_mul.rs1[51]
.sym 26178 $abc$60912$n4883
.sym 26183 $abc$60912$n4792
.sym 26184 $abc$60912$n4792
.sym 26185 picorv32.reg_op2[10]
.sym 26186 picorv32.reg_op2[10]
.sym 26187 spiflash_bus_dat_w[31]
.sym 26188 storage[6][6]
.sym 26189 picorv32.reg_op2[31]
.sym 26191 picorv32.reg_op2[31]
.sym 26195 $abc$60912$n4652
.sym 26196 picorv32.cpuregs_rs1[23]
.sym 26197 $abc$60912$n6262
.sym 26198 picorv32.pcpi_mul.rs1[34]
.sym 26199 $abc$60912$n4656
.sym 26200 picorv32.pcpi_mul.rs2[12]
.sym 26201 $abc$60912$n11001
.sym 26202 $abc$60912$n4652
.sym 26203 $abc$60912$n8891_1
.sym 26204 $abc$60912$n4478
.sym 26212 picorv32.pcpi_mul.rs2[10]
.sym 26213 picorv32.pcpi_mul.rs2[6]
.sym 26220 csrbank3_load3_w[6]
.sym 26221 picorv32.pcpi_mul.rs2[22]
.sym 26227 picorv32.reg_op2[0]
.sym 26230 $abc$60912$n145
.sym 26232 $abc$60912$n9181
.sym 26235 picorv32.pcpi_mul.rs2[7]
.sym 26238 picorv32.pcpi_mul.mul_waiting
.sym 26244 picorv32.pcpi_mul.mul_waiting
.sym 26252 picorv32.pcpi_mul.rs2[22]
.sym 26257 picorv32.pcpi_mul.rs2[10]
.sym 26263 picorv32.pcpi_mul.rs2[6]
.sym 26270 csrbank3_load3_w[6]
.sym 26276 $abc$60912$n9181
.sym 26279 picorv32.pcpi_mul.rs2[7]
.sym 26285 picorv32.reg_op2[0]
.sym 26289 $abc$60912$n765_$glb_ce
.sym 26290 sys_clk_$glb_clk
.sym 26291 $abc$60912$n145
.sym 26292 picorv32.pcpi_mul.rs2[15]
.sym 26293 picorv32.pcpi_mul.rs2[7]
.sym 26294 $abc$60912$n11001
.sym 26295 $abc$60912$n10996
.sym 26296 picorv32.pcpi_mul.rs2[23]
.sym 26297 picorv32.pcpi_mul.rs2[11]
.sym 26298 picorv32.pcpi_mul.rs1[51]
.sym 26299 $abc$60912$n11004
.sym 26301 picorv32.mem_wordsize[0]
.sym 26306 picorv32.reg_op2[4]
.sym 26307 picorv32.pcpi_mul.rs2[19]
.sym 26309 picorv32.pcpi_mul.rs2[22]
.sym 26310 $abc$60912$n4756
.sym 26311 $abc$60912$n7957
.sym 26312 spiflash_bus_dat_w[24]
.sym 26313 picorv32.pcpi_mul.rs2[2]
.sym 26315 sram_bus_dat_w[5]
.sym 26319 storage[11][4]
.sym 26320 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 26321 csrbank3_reload1_w[0]
.sym 26322 $abc$60912$n2702
.sym 26323 $abc$60912$n11004
.sym 26324 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 26325 picorv32.pcpi_mul.rs1[54]
.sym 26327 $abc$60912$n924
.sym 26333 picorv32.reg_op2[24]
.sym 26337 picorv32.pcpi_mul.rs2[13]
.sym 26345 storage_1[0][0]
.sym 26346 picorv32.reg_op2[25]
.sym 26348 picorv32.reg_op2[13]
.sym 26350 picorv32.pcpi_mul.mul_waiting
.sym 26351 picorv32.reg_op2[26]
.sym 26352 picorv32.reg_op2[14]
.sym 26354 picorv32.pcpi_mul.rs2[11]
.sym 26355 picorv32.pcpi_mul.rs2[24]
.sym 26357 picorv32.pcpi_mul.rs2[25]
.sym 26358 picorv32.pcpi_mul.rs2[12]
.sym 26361 picorv32.pcpi_mul.rs2[23]
.sym 26364 picorv32.reg_op2[12]
.sym 26366 picorv32.pcpi_mul.rs2[24]
.sym 26368 picorv32.reg_op2[25]
.sym 26369 picorv32.pcpi_mul.mul_waiting
.sym 26372 picorv32.pcpi_mul.mul_waiting
.sym 26374 picorv32.pcpi_mul.rs2[11]
.sym 26375 picorv32.reg_op2[12]
.sym 26379 picorv32.reg_op2[14]
.sym 26380 picorv32.pcpi_mul.rs2[13]
.sym 26381 picorv32.pcpi_mul.mul_waiting
.sym 26384 storage_1[0][0]
.sym 26390 picorv32.pcpi_mul.rs2[12]
.sym 26391 picorv32.pcpi_mul.mul_waiting
.sym 26392 picorv32.reg_op2[13]
.sym 26396 picorv32.pcpi_mul.rs2[25]
.sym 26398 picorv32.pcpi_mul.mul_waiting
.sym 26399 picorv32.reg_op2[26]
.sym 26402 picorv32.reg_op2[24]
.sym 26403 picorv32.pcpi_mul.rs2[23]
.sym 26405 picorv32.pcpi_mul.mul_waiting
.sym 26409 picorv32.reg_op2[12]
.sym 26412 $abc$60912$n765_$glb_ce
.sym 26413 sys_clk_$glb_clk
.sym 26415 spiflash_bus_dat_w[9]
.sym 26416 $abc$60912$n8791_1
.sym 26417 storage[5][6]
.sym 26418 $abc$60912$n8825
.sym 26419 $abc$60912$n8839_1
.sym 26420 storage[5][7]
.sym 26421 storage[5][1]
.sym 26422 storage[5][3]
.sym 26423 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 26424 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 26425 $abc$60912$n5537
.sym 26426 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 26427 $abc$60912$n11060
.sym 26428 spiflash_sr[7]
.sym 26430 $abc$60912$n10996
.sym 26432 csrbank3_reload3_w[7]
.sym 26433 $abc$60912$n4734
.sym 26434 picorv32.reg_op2[9]
.sym 26438 $abc$60912$n11001
.sym 26439 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 26440 $abc$60912$n2702
.sym 26441 $abc$60912$n10996
.sym 26442 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 26443 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26444 $abc$60912$n4667
.sym 26445 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26446 picorv32.reg_op2[0]
.sym 26447 picorv32.reg_op2[29]
.sym 26448 picorv32.reg_op2[5]
.sym 26449 $abc$60912$n11015
.sym 26450 picorv32.reg_op2[12]
.sym 26458 sram_bus_dat_w[3]
.sym 26464 sram_bus_dat_w[6]
.sym 26465 sram_bus_dat_w[0]
.sym 26467 $abc$60912$n4660
.sym 26468 storage[15][0]
.sym 26470 sram_bus_dat_w[4]
.sym 26471 $abc$60912$n11004
.sym 26472 picorv32.reg_op2[5]
.sym 26481 $abc$60912$n11032
.sym 26489 sram_bus_dat_w[0]
.sym 26497 storage[15][0]
.sym 26503 $abc$60912$n11032
.sym 26509 sram_bus_dat_w[4]
.sym 26515 $abc$60912$n11004
.sym 26522 sram_bus_dat_w[3]
.sym 26525 picorv32.reg_op2[5]
.sym 26533 sram_bus_dat_w[6]
.sym 26535 $abc$60912$n4660
.sym 26536 sys_clk_$glb_clk
.sym 26537 sys_rst_$glb_sr
.sym 26538 $abc$60912$n11009
.sym 26539 $abc$60912$n11032
.sym 26540 $abc$60912$n7789_1
.sym 26541 $abc$60912$n11015
.sym 26542 $abc$60912$n8781
.sym 26544 storage[7][6]
.sym 26545 $abc$60912$n11011
.sym 26546 picorv32.reg_op1[24]
.sym 26547 $abc$60912$n5538
.sym 26548 $abc$60912$n5538
.sym 26549 picorv32.reg_op1[24]
.sym 26551 picorv32.pcpi_mul.rs1[33]
.sym 26552 storage[0][6]
.sym 26553 $abc$60912$n11004
.sym 26554 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 26556 csrbank3_reload2_w[2]
.sym 26557 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26558 csrbank3_reload1_w[4]
.sym 26559 picorv32.pcpi_mul.rs1[33]
.sym 26560 $abc$60912$n11004
.sym 26562 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26563 $abc$60912$n8781
.sym 26564 storage[1][0]
.sym 26565 csrbank3_ev_enable0_w
.sym 26566 basesoc_bus_wishbone_dat_r[3]
.sym 26567 csrbank3_reload3_w[0]
.sym 26568 picorv32.pcpi_mul.rs2[26]
.sym 26569 $abc$60912$n4664
.sym 26570 $abc$60912$n4774_1
.sym 26571 $abc$60912$n7257
.sym 26573 spiflash_sr[3]
.sym 26583 $abc$60912$n4774_1
.sym 26584 sram_bus_dat_w[0]
.sym 26587 $abc$60912$n5166_1
.sym 26590 csrbank3_reload1_w[4]
.sym 26593 picorv32.reg_op2[31]
.sym 26595 $abc$60912$n7257
.sym 26606 $abc$60912$n11001
.sym 26614 $abc$60912$n4774_1
.sym 26620 picorv32.reg_op2[31]
.sym 26633 csrbank3_reload1_w[4]
.sym 26638 $abc$60912$n7257
.sym 26642 sram_bus_dat_w[0]
.sym 26651 $abc$60912$n5166_1
.sym 26658 $abc$60912$n11001
.sym 26659 sys_clk_$glb_clk
.sym 26661 $abc$60912$n11026
.sym 26662 $abc$60912$n4658
.sym 26663 $abc$60912$n4734_1
.sym 26664 $abc$60912$n8779_1
.sym 26665 storage[5][0]
.sym 26666 $abc$60912$n4684
.sym 26667 storage[5][5]
.sym 26668 storage[5][4]
.sym 26669 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 26670 $abc$60912$n11064
.sym 26672 $abc$60912$n5639
.sym 26673 sram_bus_dat_w[4]
.sym 26674 picorv32.reg_op2[7]
.sym 26678 storage[1][4]
.sym 26679 sram_bus_dat_w[4]
.sym 26680 $abc$60912$n11009
.sym 26681 picorv32.reg_op2[31]
.sym 26682 $abc$60912$n4724
.sym 26683 $abc$60912$n7257
.sym 26684 $abc$60912$n8117
.sym 26685 picorv32.pcpi_mul.rs1[10]
.sym 26686 $abc$60912$n4652
.sym 26687 $abc$60912$n4695
.sym 26688 $abc$60912$n4650
.sym 26689 $abc$60912$n6262
.sym 26690 sram_bus_dat_w[4]
.sym 26691 $abc$60912$n4656
.sym 26692 $abc$60912$n8825
.sym 26693 csrbank3_reload2_w[6]
.sym 26694 $abc$60912$n11026
.sym 26695 basesoc_bus_wishbone_dat_r[5]
.sym 26696 $abc$60912$n4658
.sym 26702 spiflash_sr[1]
.sym 26705 spiflash_sr[3]
.sym 26708 slave_sel_r[1]
.sym 26709 slave_sel_r[2]
.sym 26712 basesoc_bus_wishbone_dat_r[6]
.sym 26713 $abc$60912$n4695
.sym 26714 spiflash_sr[2]
.sym 26717 basesoc_bus_wishbone_dat_r[2]
.sym 26720 spiflash_sr[4]
.sym 26727 spiflash_sr[5]
.sym 26733 spiflash_sr[6]
.sym 26735 spiflash_sr[6]
.sym 26736 basesoc_bus_wishbone_dat_r[6]
.sym 26737 slave_sel_r[1]
.sym 26738 slave_sel_r[2]
.sym 26742 spiflash_sr[4]
.sym 26750 spiflash_sr[3]
.sym 26753 spiflash_sr[2]
.sym 26759 spiflash_sr[1]
.sym 26765 slave_sel_r[2]
.sym 26766 basesoc_bus_wishbone_dat_r[2]
.sym 26767 spiflash_sr[2]
.sym 26768 slave_sel_r[1]
.sym 26773 spiflash_sr[6]
.sym 26778 spiflash_sr[5]
.sym 26781 $abc$60912$n4695
.sym 26782 sys_clk_$glb_clk
.sym 26783 sys_rst_$glb_sr
.sym 26784 $abc$60912$n8013
.sym 26785 storage_1[3][6]
.sym 26786 storage_1[3][2]
.sym 26787 storage_1[3][7]
.sym 26788 $abc$60912$n4703
.sym 26789 storage_1[3][5]
.sym 26790 spiflash_bus_dat_w[12]
.sym 26791 $abc$60912$n8882_1
.sym 26792 $abc$60912$n11060
.sym 26793 sram_bus_dat_w[7]
.sym 26794 sram_bus_dat_w[7]
.sym 26797 storage[5][5]
.sym 26798 $abc$60912$n4756
.sym 26800 basesoc_bus_wishbone_dat_r[6]
.sym 26801 $abc$60912$n8841_1
.sym 26802 spiflash_sr[4]
.sym 26803 $abc$60912$n8117
.sym 26805 $abc$60912$n62
.sym 26806 $abc$60912$n5154_1
.sym 26808 $abc$60912$n4734_1
.sym 26809 spiflash_i
.sym 26810 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 26811 slave_sel_r[2]
.sym 26812 sram_bus_dat_w[0]
.sym 26813 csrbank3_reload1_w[0]
.sym 26814 $abc$60912$n2702
.sym 26817 picorv32.pcpi_mul.rs1[54]
.sym 26818 $abc$60912$n4695
.sym 26819 $abc$60912$n4656
.sym 26825 spiflash_miso1
.sym 26826 $abc$60912$n8571_1
.sym 26827 slave_sel_r[2]
.sym 26828 basesoc_bus_wishbone_dat_r[1]
.sym 26829 $abc$60912$n5473
.sym 26830 $abc$60912$n8901_1
.sym 26833 $abc$60912$n5174_1
.sym 26834 sram_bus_adr[4]
.sym 26836 slave_sel_r[1]
.sym 26837 csrbank3_reload3_w[0]
.sym 26838 $abc$60912$n8570
.sym 26840 csrbank3_ev_enable0_w
.sym 26841 $abc$60912$n5471
.sym 26845 spiflash_sr[0]
.sym 26846 $abc$60912$n8900_1
.sym 26847 $abc$60912$n5154_1
.sym 26849 spiflash_sr[1]
.sym 26851 sys_rst
.sym 26852 $abc$60912$n4695
.sym 26853 $abc$60912$n4505
.sym 26855 $abc$60912$n5159_1
.sym 26858 spiflash_sr[0]
.sym 26864 csrbank3_reload3_w[0]
.sym 26865 $abc$60912$n8570
.sym 26866 $abc$60912$n5174_1
.sym 26867 sram_bus_adr[4]
.sym 26871 $abc$60912$n4505
.sym 26872 sram_bus_adr[4]
.sym 26876 spiflash_sr[1]
.sym 26877 slave_sel_r[2]
.sym 26878 basesoc_bus_wishbone_dat_r[1]
.sym 26879 slave_sel_r[1]
.sym 26882 spiflash_miso1
.sym 26888 $abc$60912$n4505
.sym 26889 csrbank3_ev_enable0_w
.sym 26890 $abc$60912$n8900_1
.sym 26891 sram_bus_adr[4]
.sym 26894 $abc$60912$n5154_1
.sym 26895 sys_rst
.sym 26897 $abc$60912$n5159_1
.sym 26900 $abc$60912$n8901_1
.sym 26901 $abc$60912$n5471
.sym 26902 $abc$60912$n8571_1
.sym 26903 $abc$60912$n5473
.sym 26904 $abc$60912$n4695
.sym 26905 sys_clk_$glb_clk
.sym 26906 sys_rst_$glb_sr
.sym 26907 csrbank3_load0_w[6]
.sym 26908 csrbank3_load0_w[7]
.sym 26909 $abc$60912$n8826
.sym 26910 $abc$60912$n4695
.sym 26911 $abc$60912$n4505
.sym 26912 csrbank3_load0_w[0]
.sym 26913 $abc$60912$n5336
.sym 26914 $abc$60912$n8013
.sym 26916 sram_bus_dat_w[4]
.sym 26917 sram_bus_dat_w[4]
.sym 26918 $abc$60912$n5597
.sym 26919 sram_bus_dat_w[4]
.sym 26920 interface4_bank_bus_dat_r[6]
.sym 26922 slave_sel_r[1]
.sym 26923 $abc$60912$n6166
.sym 26924 basesoc_bus_wishbone_dat_r[1]
.sym 26925 spiflash_bus_adr[7]
.sym 26926 $abc$60912$n5140
.sym 26927 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 26928 csrbank3_ev_enable0_w
.sym 26929 spiflash_miso1
.sym 26930 $abc$60912$n8581_1
.sym 26931 $abc$60912$n5168_1
.sym 26932 $abc$60912$n3
.sym 26933 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26934 $abc$60912$n4714
.sym 26935 $abc$60912$n4668
.sym 26936 $abc$60912$n5176
.sym 26937 $abc$60912$n4667
.sym 26938 $abc$60912$n5129
.sym 26939 $abc$60912$n5080_1
.sym 26940 $abc$60912$n2702
.sym 26941 $abc$60912$n6120
.sym 26942 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 26949 csrbank3_en0_w
.sym 26950 $abc$60912$n5163_1
.sym 26952 $abc$60912$n5176
.sym 26953 csrbank3_reload0_w[0]
.sym 26954 $abc$60912$n5075
.sym 26955 csrbank3_reload2_w[0]
.sym 26957 $abc$60912$n5168_1
.sym 26958 csrbank3_reload0_w[2]
.sym 26959 $abc$60912$n5154_1
.sym 26962 sram_bus_adr[4]
.sym 26963 sram_bus_adr[3]
.sym 26964 $abc$60912$n5174_1
.sym 26965 $abc$60912$n5081
.sym 26966 sram_bus_adr[2]
.sym 26973 csrbank3_reload1_w[0]
.sym 26974 $abc$60912$n5171_1
.sym 26975 $abc$60912$n11060
.sym 26976 csrbank3_reload3_w[2]
.sym 26977 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 26978 sys_rst
.sym 26979 $abc$60912$n5166_1
.sym 26981 $abc$60912$n5075
.sym 26982 sram_bus_adr[4]
.sym 26987 sram_bus_adr[4]
.sym 26988 sram_bus_adr[2]
.sym 26989 $abc$60912$n5081
.sym 26990 sram_bus_adr[3]
.sym 26993 $abc$60912$n5166_1
.sym 26994 csrbank3_reload3_w[2]
.sym 26995 $abc$60912$n5075
.sym 26996 csrbank3_reload0_w[2]
.sym 27000 $abc$60912$n5163_1
.sym 27001 sys_rst
.sym 27002 $abc$60912$n5154_1
.sym 27005 $abc$60912$n5168_1
.sym 27006 $abc$60912$n5171_1
.sym 27007 csrbank3_reload1_w[0]
.sym 27008 csrbank3_reload2_w[0]
.sym 27011 csrbank3_en0_w
.sym 27012 $abc$60912$n5166_1
.sym 27013 csrbank3_reload0_w[0]
.sym 27014 $abc$60912$n5176
.sym 27017 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 27024 $abc$60912$n5154_1
.sym 27025 sys_rst
.sym 27026 $abc$60912$n5174_1
.sym 27027 $abc$60912$n11060
.sym 27028 sys_clk_$glb_clk
.sym 27030 picorv32.pcpi_mul.rs1[50]
.sym 27031 picorv32.pcpi_mul.rs1[53]
.sym 27032 picorv32.pcpi_mul.rs2[27]
.sym 27033 $abc$60912$n6120
.sym 27034 picorv32.pcpi_mul.rs1[56]
.sym 27035 $abc$60912$n8819
.sym 27036 picorv32.pcpi_mul.rs1[52]
.sym 27037 $abc$60912$n8795
.sym 27038 sram_bus_dat_w[6]
.sym 27039 $abc$60912$n6699_1
.sym 27040 spiflash_sr[25]
.sym 27041 spiflash_bus_adr[13]
.sym 27042 $abc$60912$n3
.sym 27043 $abc$60912$n5165_1
.sym 27044 $abc$60912$n6170
.sym 27045 picorv32.reg_op2[0]
.sym 27046 $abc$60912$n5488
.sym 27047 $abc$60912$n5154_1
.sym 27048 $abc$60912$n7040_1
.sym 27049 picorv32.reg_op2[0]
.sym 27050 sram_bus_adr[4]
.sym 27051 sram_bus_adr[3]
.sym 27053 csrbank3_reload0_w[4]
.sym 27054 sram_bus_dat_w[1]
.sym 27055 $abc$60912$n8096
.sym 27057 basesoc_bus_wishbone_dat_r[3]
.sym 27058 $abc$60912$n5075
.sym 27059 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 27060 picorv32.pcpi_mul.rs2[26]
.sym 27063 $abc$60912$n5169_1
.sym 27064 $abc$60912$n8013
.sym 27065 $abc$60912$n4664
.sym 27071 $abc$60912$n5078
.sym 27072 sram_bus_dat_w[1]
.sym 27074 sram_bus_adr[3]
.sym 27075 sram_bus_dat_w[0]
.sym 27076 $abc$60912$n4507
.sym 27081 sram_bus_dat_w[4]
.sym 27082 $abc$60912$n11028
.sym 27084 csrbank3_load0_w[0]
.sym 27091 sram_bus_adr[4]
.sym 27096 sram_bus_dat_w[3]
.sym 27099 $abc$60912$n5080_1
.sym 27102 sram_bus_adr[2]
.sym 27104 $abc$60912$n5078
.sym 27105 sram_bus_adr[3]
.sym 27106 sram_bus_adr[2]
.sym 27110 sram_bus_dat_w[1]
.sym 27119 sram_bus_dat_w[4]
.sym 27122 $abc$60912$n5080_1
.sym 27123 sram_bus_adr[4]
.sym 27128 sram_bus_dat_w[0]
.sym 27135 sram_bus_dat_w[3]
.sym 27140 sram_bus_adr[2]
.sym 27141 $abc$60912$n4507
.sym 27143 sram_bus_adr[3]
.sym 27149 csrbank3_load0_w[0]
.sym 27150 $abc$60912$n11028
.sym 27151 sys_clk_$glb_clk
.sym 27153 spiflash_bus_adr[7]
.sym 27154 picorv32.reg_op2[12]
.sym 27155 $abc$60912$n5176
.sym 27156 $abc$60912$n4844
.sym 27157 $abc$60912$n5335_1
.sym 27158 $abc$60912$n8776_1
.sym 27159 $abc$60912$n5140
.sym 27160 $abc$60912$n6155
.sym 27161 $abc$60912$n6653_1
.sym 27162 picorv32.alu_out_q[24]
.sym 27163 picorv32.alu_out_q[24]
.sym 27164 $abc$60912$n5538
.sym 27165 $abc$60912$n5078
.sym 27166 $abc$60912$n9181
.sym 27167 sram_bus_adr[2]
.sym 27168 storage[12][1]
.sym 27169 spiflash_bus_adr[4]
.sym 27172 basesoc_sram_we[1]
.sym 27173 $abc$60912$n5077_1
.sym 27174 sram_bus_adr[3]
.sym 27175 storage[14][0]
.sym 27176 $abc$60912$n6142
.sym 27177 picorv32.pcpi_mul.rs1[10]
.sym 27178 sram_bus_adr[4]
.sym 27179 basesoc_bus_wishbone_dat_r[5]
.sym 27181 $abc$60912$n4507
.sym 27182 $abc$60912$n8408
.sym 27183 $abc$60912$n8922_1
.sym 27184 $abc$60912$n6220
.sym 27185 $abc$60912$n5168_1
.sym 27186 $abc$60912$n11026
.sym 27187 storage[14][6]
.sym 27188 $abc$60912$n4734
.sym 27194 $abc$60912$n5178_1
.sym 27196 $abc$60912$n11028
.sym 27199 $abc$60912$n5154_1
.sym 27200 sys_rst
.sym 27208 sram_bus_adr[4]
.sym 27209 $abc$60912$n7957
.sym 27212 sram_bus_dat_w[6]
.sym 27215 picorv32.reg_op2[12]
.sym 27218 sram_bus_dat_w[7]
.sym 27223 $abc$60912$n5169_1
.sym 27224 $abc$60912$n5172_1
.sym 27227 $abc$60912$n5169_1
.sym 27230 sram_bus_adr[4]
.sym 27236 sram_bus_dat_w[6]
.sym 27239 sys_rst
.sym 27240 $abc$60912$n5154_1
.sym 27241 $abc$60912$n5178_1
.sym 27252 picorv32.reg_op2[12]
.sym 27257 sram_bus_adr[4]
.sym 27259 $abc$60912$n5172_1
.sym 27266 sram_bus_dat_w[7]
.sym 27270 $abc$60912$n7957
.sym 27273 $abc$60912$n11028
.sym 27274 sys_clk_$glb_clk
.sym 27276 $abc$60912$n8082
.sym 27277 basesoc_bus_wishbone_dat_r[3]
.sym 27278 interface4_bank_bus_dat_r[2]
.sym 27279 interface2_bank_bus_dat_r[3]
.sym 27280 spiflash_i
.sym 27281 basesoc_bus_wishbone_dat_r[4]
.sym 27282 $abc$60912$n6123_1
.sym 27283 basesoc_bus_wishbone_dat_r[5]
.sym 27284 $abc$60912$n5178_1
.sym 27287 $abc$60912$n137
.sym 27288 $abc$60912$n5168_1
.sym 27289 $abc$60912$n5140
.sym 27290 csrbank3_reload3_w[1]
.sym 27291 $abc$60912$n4662
.sym 27292 $abc$60912$n8088
.sym 27293 $abc$60912$n6155
.sym 27294 $abc$60912$n4668
.sym 27295 picorv32.reg_op1[7]
.sym 27296 $abc$60912$n11028
.sym 27298 picorv32.reg_op2[12]
.sym 27299 $abc$60912$n6173
.sym 27300 $abc$60912$n5176
.sym 27301 spiflash_i
.sym 27302 storage[0][0]
.sym 27303 $abc$60912$n5075
.sym 27304 $abc$60912$n2699
.sym 27305 storage[8][2]
.sym 27306 $abc$60912$n8099
.sym 27308 $abc$60912$n8426
.sym 27310 $abc$60912$n6155
.sym 27311 $abc$60912$n4504
.sym 27317 spiflash_bitbang_storage_full[1]
.sym 27318 interface3_bank_bus_dat_r[2]
.sym 27325 $abc$60912$n8085
.sym 27327 interface1_bank_bus_dat_r[2]
.sym 27328 $abc$60912$n8091
.sym 27329 interface1_bank_bus_dat_r[1]
.sym 27331 $abc$60912$n6206
.sym 27332 interface2_bank_bus_dat_r[2]
.sym 27333 interface2_bank_bus_dat_r[1]
.sym 27334 $abc$60912$n8090
.sym 27335 spiflash_bus_adr[4]
.sym 27337 $abc$60912$n8087
.sym 27338 $abc$60912$n8088
.sym 27339 spiflash_bitbang_storage_full[2]
.sym 27342 $abc$60912$n8084
.sym 27343 interface4_bank_bus_dat_r[2]
.sym 27344 $abc$60912$n6220
.sym 27346 $abc$60912$n4507
.sym 27347 $abc$60912$n5202
.sym 27348 interface5_bank_bus_dat_r[2]
.sym 27350 spiflash_bitbang_storage_full[1]
.sym 27351 $abc$60912$n5202
.sym 27352 $abc$60912$n4507
.sym 27356 $abc$60912$n8090
.sym 27357 $abc$60912$n8091
.sym 27358 interface1_bank_bus_dat_r[2]
.sym 27359 interface2_bank_bus_dat_r[2]
.sym 27364 $abc$60912$n8084
.sym 27368 interface3_bank_bus_dat_r[2]
.sym 27370 interface4_bank_bus_dat_r[2]
.sym 27371 interface5_bank_bus_dat_r[2]
.sym 27375 $abc$60912$n8085
.sym 27376 $abc$60912$n6220
.sym 27377 $abc$60912$n6206
.sym 27380 $abc$60912$n8088
.sym 27381 interface2_bank_bus_dat_r[1]
.sym 27382 interface1_bank_bus_dat_r[1]
.sym 27383 $abc$60912$n8087
.sym 27386 spiflash_bus_adr[4]
.sym 27392 $abc$60912$n5202
.sym 27393 spiflash_bitbang_storage_full[2]
.sym 27395 $abc$60912$n4507
.sym 27397 sys_clk_$glb_clk
.sym 27398 sys_rst_$glb_sr
.sym 27399 $abc$60912$n4492
.sym 27400 $abc$60912$n8084
.sym 27401 $abc$60912$n5319
.sym 27402 $abc$60912$n8808
.sym 27403 storage[4][0]
.sym 27404 $abc$60912$n5199
.sym 27405 $abc$60912$n8780
.sym 27406 $abc$60912$n8855_1
.sym 27407 $abc$60912$n6885
.sym 27408 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27409 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27411 spiflash_bitbang_storage_full[3]
.sym 27412 $abc$60912$n6123_1
.sym 27413 interface1_bank_bus_dat_r[2]
.sym 27414 sram_bus_we
.sym 27415 $abc$60912$n8083_1
.sym 27417 $abc$60912$n13
.sym 27418 picorv32.reg_op2[20]
.sym 27420 $abc$60912$n8093
.sym 27421 spiflash_bitbang_storage_full[1]
.sym 27422 $abc$60912$n5331_1
.sym 27423 $abc$60912$n4507
.sym 27424 picorv32.reg_op2[12]
.sym 27425 $abc$60912$n5129
.sym 27426 $abc$60912$n5199
.sym 27427 $abc$60912$n5156_1
.sym 27428 interface1_bank_bus_dat_r[3]
.sym 27429 $abc$60912$n4502
.sym 27430 sram_bus_adr[11]
.sym 27431 $abc$60912$n3
.sym 27432 interface4_bank_bus_dat_r[4]
.sym 27433 $abc$60912$n5155
.sym 27444 sram_bus_adr[3]
.sym 27447 $abc$60912$n8866_1
.sym 27449 csrbank4_ev_enable0_w[0]
.sym 27451 sram_bus_dat_w[4]
.sym 27452 $abc$60912$n8856_1
.sym 27454 sram_bus_adr[11]
.sym 27455 $abc$60912$n8922_1
.sym 27456 $abc$60912$n5084
.sym 27458 $abc$60912$n5129
.sym 27460 sram_bus_adr[12]
.sym 27463 $abc$60912$n5135_1
.sym 27464 sram_bus_we
.sym 27466 $abc$60912$n7934
.sym 27468 $abc$60912$n5156_1
.sym 27469 sys_rst
.sym 27470 sram_bus_adr[2]
.sym 27471 $abc$60912$n8855_1
.sym 27473 sram_bus_dat_w[4]
.sym 27475 sys_rst
.sym 27479 sram_bus_adr[11]
.sym 27480 sram_bus_adr[12]
.sym 27481 $abc$60912$n5156_1
.sym 27485 $abc$60912$n5129
.sym 27486 $abc$60912$n7934
.sym 27488 $abc$60912$n8866_1
.sym 27492 sram_bus_adr[3]
.sym 27493 $abc$60912$n5135_1
.sym 27497 $abc$60912$n8855_1
.sym 27498 $abc$60912$n5135_1
.sym 27499 csrbank4_ev_enable0_w[0]
.sym 27500 sram_bus_adr[2]
.sym 27504 $abc$60912$n8922_1
.sym 27505 $abc$60912$n8856_1
.sym 27506 $abc$60912$n5129
.sym 27509 sys_rst
.sym 27510 sram_bus_we
.sym 27511 $abc$60912$n5129
.sym 27512 $abc$60912$n5135_1
.sym 27515 sram_bus_adr[2]
.sym 27516 $abc$60912$n5084
.sym 27520 sys_clk_$glb_clk
.sym 27521 sys_rst_$glb_sr
.sym 27522 spiflash_bus_adr[6]
.sym 27523 $abc$60912$n5198
.sym 27524 $abc$60912$n924
.sym 27525 $abc$60912$n4587
.sym 27526 $abc$60912$n6121
.sym 27527 basesoc_uart_tx_old_trigger
.sym 27528 $abc$60912$n6130
.sym 27529 $abc$60912$n8097_1
.sym 27531 picorv32.reg_op2[26]
.sym 27534 $abc$60912$n3
.sym 27535 csrbank4_ev_enable0_w[0]
.sym 27536 sram_bus_dat_w[0]
.sym 27539 $abc$60912$n8462
.sym 27540 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 27541 $abc$60912$n6164
.sym 27542 storage[10][2]
.sym 27543 $abc$60912$n4522
.sym 27544 $abc$60912$n4507
.sym 27545 $abc$60912$n5075
.sym 27546 sram_bus_adr[12]
.sym 27547 interface3_bank_bus_dat_r[4]
.sym 27548 sram_bus_adr[0]
.sym 27549 $abc$60912$n5639
.sym 27550 interface0_bank_bus_dat_r[0]
.sym 27551 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 27552 $abc$60912$n5199
.sym 27553 sram_bus_adr[2]
.sym 27554 $abc$60912$n6158
.sym 27555 sram_bus_adr[9]
.sym 27556 spiflash_bus_dat_w[12]
.sym 27557 $abc$60912$n5198
.sym 27564 spiflash_bus_dat_w[12]
.sym 27577 $abc$60912$n5102
.sym 27579 $abc$60912$n920
.sym 27583 $abc$60912$n5537
.sym 27584 picorv32.reg_op2[12]
.sym 27587 $abc$60912$n4524
.sym 27594 $abc$60912$n4734
.sym 27596 $abc$60912$n920
.sym 27604 spiflash_bus_dat_w[12]
.sym 27611 $abc$60912$n5102
.sym 27616 $abc$60912$n4524
.sym 27622 $abc$60912$n4734
.sym 27628 picorv32.reg_op2[12]
.sym 27634 $abc$60912$n5537
.sym 27645 $abc$60912$n4503
.sym 27646 sram_bus_adr[10]
.sym 27647 interface1_bank_bus_dat_r[0]
.sym 27648 sram_bus_adr[11]
.sym 27649 $abc$60912$n5128
.sym 27650 basesoc_bus_wishbone_dat_r[7]
.sym 27651 sram_bus_adr[12]
.sym 27652 sram_bus_adr[0]
.sym 27653 $abc$60912$n4734
.sym 27654 spiflash_bus_dat_w[7]
.sym 27658 spiflash_bus_adr[3]
.sym 27660 $abc$60912$n5172_1
.sym 27662 $abc$60912$n5538
.sym 27664 sram_bus_dat_w[7]
.sym 27665 spiflash_bus_adr[3]
.sym 27666 sram_bus_dat_w[7]
.sym 27667 picorv32.reg_op2[11]
.sym 27668 spiflash_bus_dat_w[12]
.sym 27670 sram_bus_dat_w[5]
.sym 27671 sram_bus_dat_w[3]
.sym 27672 storage[14][6]
.sym 27673 $abc$60912$n8820
.sym 27674 sram_bus_dat_w[5]
.sym 27676 sram_bus_adr[0]
.sym 27677 $abc$60912$n4507
.sym 27679 $abc$60912$n11026
.sym 27680 $abc$60912$n4734
.sym 27689 sram_bus_adr[13]
.sym 27691 $abc$60912$n5103_1
.sym 27692 interface5_bank_bus_dat_r[5]
.sym 27695 interface4_bank_bus_dat_r[5]
.sym 27698 interface1_bank_bus_dat_r[5]
.sym 27699 sram_bus_adr[1]
.sym 27703 interface3_bank_bus_dat_r[5]
.sym 27705 sram_bus_adr[11]
.sym 27706 spiflash_bus_adr[13]
.sym 27708 sram_bus_adr[12]
.sym 27709 sram_bus_adr[0]
.sym 27711 sram_bus_adr[10]
.sym 27715 sram_bus_adr[9]
.sym 27721 sram_bus_adr[1]
.sym 27722 sram_bus_adr[0]
.sym 27725 $abc$60912$n5103_1
.sym 27726 sram_bus_adr[9]
.sym 27727 sram_bus_adr[13]
.sym 27731 sram_bus_adr[9]
.sym 27732 sram_bus_adr[13]
.sym 27733 sram_bus_adr[10]
.sym 27738 spiflash_bus_adr[13]
.sym 27743 interface5_bank_bus_dat_r[5]
.sym 27744 interface3_bank_bus_dat_r[5]
.sym 27745 interface4_bank_bus_dat_r[5]
.sym 27746 interface1_bank_bus_dat_r[5]
.sym 27750 sram_bus_adr[10]
.sym 27751 sram_bus_adr[11]
.sym 27752 sram_bus_adr[12]
.sym 27755 sram_bus_adr[9]
.sym 27756 sram_bus_adr[13]
.sym 27758 $abc$60912$n5103_1
.sym 27762 sram_bus_adr[9]
.sym 27763 sram_bus_adr[13]
.sym 27764 sram_bus_adr[10]
.sym 27766 sys_clk_$glb_clk
.sym 27767 sys_rst_$glb_sr
.sym 27768 $abc$60912$n8820
.sym 27769 spiflash_bus_adr[11]
.sym 27770 $abc$60912$n1
.sym 27771 $abc$60912$n5538
.sym 27772 $abc$60912$n44
.sym 27773 $abc$60912$n4682
.sym 27775 $abc$60912$n8847_1
.sym 27777 interface4_bank_bus_dat_r[5]
.sym 27782 basesoc_uart_phy_rx_busy
.sym 27783 $abc$60912$n4667
.sym 27784 basesoc_sram_we[1]
.sym 27785 sram_bus_adr[0]
.sym 27786 $abc$60912$n5078
.sym 27788 sram_bus_dat_w[5]
.sym 27790 $abc$60912$n5569
.sym 27791 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 27792 storage[8][2]
.sym 27793 storage[0][0]
.sym 27794 sram_bus_adr[1]
.sym 27795 $abc$60912$n5075
.sym 27797 $abc$60912$n8099
.sym 27800 storage[8][1]
.sym 27801 spiflash_bus_adr[10]
.sym 27802 sram_bus_adr[0]
.sym 27803 $abc$60912$n4504
.sym 27809 interface1_bank_bus_dat_r[7]
.sym 27813 $abc$60912$n7913
.sym 27814 spiflash_bus_adr[1]
.sym 27822 $abc$60912$n7912_1
.sym 27823 $abc$60912$n5102
.sym 27827 sram_bus_dat_w[7]
.sym 27836 $abc$60912$n5538
.sym 27851 $abc$60912$n5538
.sym 27863 sram_bus_dat_w[7]
.sym 27866 $abc$60912$n7913
.sym 27868 $abc$60912$n7912_1
.sym 27869 $abc$60912$n5102
.sym 27874 spiflash_bus_adr[1]
.sym 27878 $abc$60912$n5538
.sym 27885 interface1_bank_bus_dat_r[7]
.sym 27889 sys_clk_$glb_clk
.sym 27890 sys_rst_$glb_sr
.sym 27891 storage[12][5]
.sym 27892 $abc$60912$n8836_1
.sym 27893 $abc$60912$n8807
.sym 27894 $abc$60912$n8835_1
.sym 27895 $abc$60912$n8796
.sym 27896 storage[12][6]
.sym 27897 $abc$60912$n5639
.sym 27898 storage[12][2]
.sym 27899 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 27900 $abc$60912$n5537
.sym 27903 sys_rst
.sym 27905 sram_bus_adr[1]
.sym 27906 sram_bus_adr[2]
.sym 27907 sram_bus_dat_w[1]
.sym 27908 $abc$60912$n920
.sym 27909 interface1_bank_bus_dat_r[5]
.sym 27912 $abc$60912$n2698
.sym 27913 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27916 storage[8][3]
.sym 27917 $abc$60912$n5538
.sym 27919 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 27921 $abc$60912$n5
.sym 27923 $abc$60912$n8819
.sym 27926 storage[8][5]
.sym 27935 $abc$60912$n5538
.sym 27942 sram_bus_dat_w[3]
.sym 27943 $abc$60912$n11022
.sym 27944 sram_bus_dat_w[5]
.sym 27949 sram_bus_dat_w[1]
.sym 27953 spiflash_bus_adr[1]
.sym 27955 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27957 picorv32.reg_op1[24]
.sym 27965 picorv32.reg_op1[24]
.sym 27971 $abc$60912$n5538
.sym 27978 sram_bus_dat_w[1]
.sym 27983 sram_bus_dat_w[5]
.sym 27990 sram_bus_dat_w[3]
.sym 27997 spiflash_bus_adr[1]
.sym 28007 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 28011 $abc$60912$n11022
.sym 28012 sys_clk_$glb_clk
.sym 28014 storage[0][0]
.sym 28015 storage[10][5]
.sym 28016 $abc$60912$n8819
.sym 28017 slave_sel[2]
.sym 28020 $abc$60912$n5586
.sym 28021 storage[0][5]
.sym 28022 spiflash_sr[25]
.sym 28023 $abc$60912$n6126_1
.sym 28025 spiflash_sr[25]
.sym 28027 $abc$60912$n9
.sym 28029 $abc$60912$n100
.sym 28030 $abc$60912$n8921_1
.sym 28031 $abc$60912$n11022
.sym 28034 $abc$60912$n8443
.sym 28035 slave_sel_r[2]
.sym 28037 sram_bus_dat_w[2]
.sym 28040 $abc$60912$n4758
.sym 28041 storage[14][2]
.sym 28043 sram_bus_dat_w[7]
.sym 28046 $abc$60912$n5639
.sym 28049 $abc$60912$n4520
.sym 28061 $abc$60912$n5639
.sym 28078 spiflash_sr[25]
.sym 28090 $abc$60912$n5639
.sym 28108 spiflash_sr[25]
.sym 28137 storage[8][3]
.sym 28138 $abc$60912$n4633
.sym 28140 spiflash_bus_adr[7]
.sym 28142 storage[8][5]
.sym 28143 $abc$60912$n10656
.sym 28144 $abc$60912$n5324
.sym 28150 $abc$60912$n5586
.sym 28152 $abc$60912$n5172_1
.sym 28153 $abc$60912$n5928
.sym 28158 sram_bus_dat_w[0]
.sym 28161 storage[14][5]
.sym 28165 $abc$60912$n7975_1
.sym 28168 sram_bus_dat_w[3]
.sym 28171 sram_bus_dat_w[5]
.sym 28178 $abc$60912$n64
.sym 28180 $abc$60912$n4522
.sym 28185 sram_bus_adr[1]
.sym 28189 sram_bus_adr[0]
.sym 28190 sys_rst
.sym 28202 $auto$alumacc.cc:474:replace_alu$6689.C[32]
.sym 28203 sram_bus_dat_w[7]
.sym 28204 csrbank5_tuning_word3_w[7]
.sym 28205 $abc$60912$n5
.sym 28209 $abc$60912$n5324
.sym 28213 $abc$60912$n5
.sym 28224 $auto$alumacc.cc:474:replace_alu$6689.C[32]
.sym 28229 sys_rst
.sym 28232 sram_bus_dat_w[7]
.sym 28235 $abc$60912$n5324
.sym 28253 sram_bus_adr[1]
.sym 28254 $abc$60912$n64
.sym 28255 csrbank5_tuning_word3_w[7]
.sym 28256 sram_bus_adr[0]
.sym 28257 $abc$60912$n4522
.sym 28258 sys_clk_$glb_clk
.sym 28260 picorv32.reg_op2[29]
.sym 28261 storage[14][2]
.sym 28266 storage[14][5]
.sym 28268 $abc$60912$n5324
.sym 28272 $abc$60912$n64
.sym 28275 $abc$60912$n5146
.sym 28276 $abc$60912$n5148_1
.sym 28278 $abc$60912$n10047
.sym 28280 $abc$60912$n9028
.sym 28281 $PACKER_VCC_NET_$glb_clk
.sym 28282 sram_bus_dat_w[5]
.sym 28305 $abc$60912$n137
.sym 28307 $abc$60912$n5597
.sym 28313 picorv32.pcpi_timeout_counter[0]
.sym 28324 $abc$60912$n137
.sym 28328 $abc$60912$n4763
.sym 28329 picorv32.pcpi_timeout_counter[1]
.sym 28334 $abc$60912$n5597
.sym 28340 $abc$60912$n137
.sym 28341 $abc$60912$n5597
.sym 28359 picorv32.pcpi_timeout_counter[1]
.sym 28376 picorv32.pcpi_timeout_counter[0]
.sym 28378 $abc$60912$n137
.sym 28379 $abc$60912$n5597
.sym 28380 $abc$60912$n4763
.sym 28381 sys_clk_$glb_clk
.sym 28382 $abc$60912$n137
.sym 28386 $abc$60912$n4763
.sym 28389 $abc$60912$n4478
.sym 28404 $abc$60912$n11028
.sym 28405 sys_rst
.sym 28409 $PACKER_VCC_NET_$glb_clk
.sym 28420 $PACKER_VCC_NET_$glb_clk
.sym 28428 $PACKER_VCC_NET_$glb_clk
.sym 28436 picorv32.pcpi_timeout_counter[1]
.sym 28437 $abc$60912$n137
.sym 28443 $auto$alumacc.cc:474:replace_alu$6784.C[3]
.sym 28444 picorv32.pcpi_timeout_counter[0]
.sym 28450 picorv32.pcpi_timeout_counter[2]
.sym 28451 $abc$60912$n4758
.sym 28455 picorv32.pcpi_timeout_counter[3]
.sym 28459 picorv32.pcpi_timeout_counter[0]
.sym 28462 $auto$alumacc.cc:474:replace_alu$6784.C[2]
.sym 28464 $PACKER_VCC_NET_$glb_clk
.sym 28465 picorv32.pcpi_timeout_counter[1]
.sym 28468 $nextpnr_ICESTORM_LC_50$I3
.sym 28470 picorv32.pcpi_timeout_counter[2]
.sym 28471 $PACKER_VCC_NET_$glb_clk
.sym 28472 $auto$alumacc.cc:474:replace_alu$6784.C[2]
.sym 28478 $nextpnr_ICESTORM_LC_50$I3
.sym 28481 picorv32.pcpi_timeout_counter[0]
.sym 28483 $PACKER_VCC_NET_$glb_clk
.sym 28488 $PACKER_VCC_NET_$glb_clk
.sym 28493 picorv32.pcpi_timeout_counter[3]
.sym 28494 picorv32.pcpi_timeout_counter[1]
.sym 28495 picorv32.pcpi_timeout_counter[0]
.sym 28496 picorv32.pcpi_timeout_counter[2]
.sym 28499 $auto$alumacc.cc:474:replace_alu$6784.C[3]
.sym 28500 picorv32.pcpi_timeout_counter[3]
.sym 28502 $PACKER_VCC_NET_$glb_clk
.sym 28503 $abc$60912$n4758
.sym 28504 sys_clk_$glb_clk
.sym 28505 $abc$60912$n137
.sym 28510 spiflash_bus_adr[13]
.sym 28516 $PACKER_VCC_NET_$glb_clk
.sym 28518 $abc$60912$n11022
.sym 28519 sram_bus_dat_w[2]
.sym 28525 picorv32.alu_out_q[24]
.sym 28533 $abc$60912$n4758
.sym 28551 $PACKER_GND_NET
.sym 28560 $PACKER_GND_NET
.sym 28623 $abc$60912$n4728
.sym 28626 picorv32.reg_op2[31]
.sym 28627 $abc$60912$n6915
.sym 28629 picorv32.pcpi_mul.mul_waiting
.sym 28744 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 28745 $abc$60912$n6896
.sym 28808 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 28816 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 28819 $PACKER_GND_NET
.sym 28820 picorv32.pcpi_mul.rd[50]
.sym 28825 picorv32.pcpi_mul.rdx[50]
.sym 28833 $abc$60912$n4728
.sym 28840 picorv32.pcpi_mul.rs2[50]
.sym 28856 picorv32.pcpi_mul.rs2[50]
.sym 28857 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 28858 picorv32.pcpi_mul.rd[50]
.sym 28859 picorv32.pcpi_mul.rdx[50]
.sym 28862 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 28863 picorv32.pcpi_mul.rd[50]
.sym 28864 picorv32.pcpi_mul.rdx[50]
.sym 28865 picorv32.pcpi_mul.rs2[50]
.sym 28877 $abc$60912$n4728
.sym 28883 $PACKER_GND_NET
.sym 28890 $abc$60912$n765_$glb_ce
.sym 28891 sys_clk_$glb_clk
.sym 28902 picorv32.reg_op2[31]
.sym 28903 picorv32.reg_op2[31]
.sym 28905 picorv32.pcpi_mul_rd[7]
.sym 28913 picorv32.pcpi_mul_rd[9]
.sym 28916 $abc$60912$n4954
.sym 28921 spiflash_bus_adr[5]
.sym 28927 spiflash_bus_adr[7]
.sym 28928 $abc$60912$n4954
.sym 28949 picorv32.pcpi_mul.mul_waiting
.sym 28976 picorv32.pcpi_mul.mul_waiting
.sym 29027 $abc$60912$n924
.sym 29030 picorv32.pcpi_mul.instr_rs2_signed
.sym 29032 $abc$60912$n4954
.sym 29033 $abc$60912$n5803
.sym 29036 $abc$60912$n4954
.sym 29037 picorv32.pcpi_mul.mul_waiting
.sym 29048 spiflash_bus_adr[0]
.sym 29049 $abc$60912$n10672
.sym 29078 picorv32.reg_op2[31]
.sym 29093 picorv32.reg_op2[31]
.sym 29140 $abc$60912$n6910
.sym 29142 $abc$60912$n6907
.sym 29144 $abc$60912$n6904
.sym 29146 $abc$60912$n6901
.sym 29148 $abc$60912$n9181
.sym 29149 $abc$60912$n9181
.sym 29153 picorv32.pcpi_mul_rd[5]
.sym 29154 $abc$60912$n9181
.sym 29155 picorv32.pcpi_div.divisor[5]
.sym 29165 basesoc_sram_we[3]
.sym 29166 $abc$60912$n6904
.sym 29169 spiflash_bus_dat_w[25]
.sym 29170 $abc$60912$n6901
.sym 29171 spiflash_bus_adr[8]
.sym 29174 $abc$60912$n6910
.sym 29182 $abc$60912$n5803
.sym 29183 picorv32.pcpi_mul.rd[50]
.sym 29194 picorv32.pcpi_div.quotient[29]
.sym 29198 $abc$60912$n4954
.sym 29199 picorv32.pcpi_mul.rd[18]
.sym 29203 picorv32.pcpi_div.divisor[5]
.sym 29207 $abc$60912$n5333
.sym 29221 picorv32.pcpi_div.quotient[29]
.sym 29228 picorv32.pcpi_div.divisor[5]
.sym 29238 picorv32.pcpi_mul.rd[50]
.sym 29239 $abc$60912$n4954
.sym 29240 picorv32.pcpi_mul.rd[18]
.sym 29258 $abc$60912$n5333
.sym 29259 $abc$60912$n5803
.sym 29260 sys_clk_$glb_clk
.sym 29263 $abc$60912$n6898
.sym 29265 $abc$60912$n6895
.sym 29267 $abc$60912$n6892
.sym 29269 $abc$60912$n6888
.sym 29272 storage[3][6]
.sym 29273 $abc$60912$n11009
.sym 29275 basesoc_sram_we[3]
.sym 29276 picorv32.pcpi_div.start
.sym 29277 picorv32.reg_op2[31]
.sym 29278 $abc$60912$n10590
.sym 29280 $abc$60912$n4870
.sym 29281 spiflash_bus_adr[2]
.sym 29284 picorv32.pcpi_mul_rd[18]
.sym 29286 spiflash_bus_adr[5]
.sym 29287 $abc$60912$n4759
.sym 29288 spiflash_bus_adr[1]
.sym 29289 $abc$60912$n6892
.sym 29291 spiflash_bus_adr[4]
.sym 29292 spiflash_bus_dat_w[24]
.sym 29293 $abc$60912$n4768
.sym 29294 $abc$60912$n6911
.sym 29295 spiflash_bus_dat_w[29]
.sym 29296 spiflash_bus_adr[4]
.sym 29297 spiflash_bus_adr[1]
.sym 29307 storage[3][6]
.sym 29315 $PACKER_GND_NET
.sym 29339 $PACKER_GND_NET
.sym 29355 storage[3][6]
.sym 29373 $PACKER_GND_NET
.sym 29382 $abc$60912$n765_$glb_ce
.sym 29383 sys_clk_$glb_clk
.sym 29386 $abc$60912$n8527
.sym 29388 $abc$60912$n8525
.sym 29390 $abc$60912$n8523
.sym 29392 $abc$60912$n8521
.sym 29395 $abc$60912$n10996
.sym 29399 $abc$60912$n4954
.sym 29400 $abc$60912$n10684
.sym 29401 $abc$60912$n6890
.sym 29411 $abc$60912$n6895
.sym 29412 spiflash_bus_adr[5]
.sym 29413 $abc$60912$n6902
.sym 29414 spiflash_bus_dat_w[28]
.sym 29415 picorv32.pcpi_mul.rd[15]
.sym 29416 $abc$60912$n4621
.sym 29417 spiflash_bus_adr[4]
.sym 29418 spiflash_bus_adr[7]
.sym 29419 $abc$60912$n6888
.sym 29420 spiflash_bus_dat_w[26]
.sym 29429 $abc$60912$n8521
.sym 29430 $abc$60912$n920
.sym 29432 $abc$60912$n8513
.sym 29434 spiflash_bus_adr[8]
.sym 29436 $abc$60912$n6904
.sym 29437 basesoc_sram_we[3]
.sym 29439 $abc$60912$n6905
.sym 29440 $abc$60912$n6901
.sym 29444 $abc$60912$n6910
.sym 29446 $abc$60912$n6902
.sym 29447 $abc$60912$n8523
.sym 29449 $abc$60912$n6890
.sym 29450 $abc$60912$n2699
.sym 29454 $abc$60912$n6911
.sym 29465 $abc$60912$n6890
.sym 29466 $abc$60912$n6910
.sym 29467 $abc$60912$n6911
.sym 29472 spiflash_bus_adr[8]
.sym 29477 $abc$60912$n6890
.sym 29479 $abc$60912$n6904
.sym 29480 $abc$60912$n6905
.sym 29483 basesoc_sram_we[3]
.sym 29489 $abc$60912$n2699
.sym 29490 $abc$60912$n8513
.sym 29491 $abc$60912$n8523
.sym 29492 $abc$60912$n6905
.sym 29496 $abc$60912$n6901
.sym 29497 $abc$60912$n6902
.sym 29498 $abc$60912$n6890
.sym 29501 $abc$60912$n8521
.sym 29502 $abc$60912$n8513
.sym 29503 $abc$60912$n2699
.sym 29504 $abc$60912$n6902
.sym 29506 sys_clk_$glb_clk
.sym 29507 $abc$60912$n920
.sym 29509 $abc$60912$n8519
.sym 29511 $abc$60912$n8517
.sym 29513 $abc$60912$n8515
.sym 29515 $abc$60912$n8512
.sym 29516 $PACKER_GND_NET
.sym 29518 $abc$60912$n4658
.sym 29520 picorv32.pcpi_mul.instr_rs2_signed
.sym 29522 spiflash_bus_adr[3]
.sym 29525 spiflash_bus_adr[2]
.sym 29526 $PACKER_GND_NET
.sym 29533 slave_sel_r[0]
.sym 29534 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29535 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 29537 $abc$60912$n4887_1
.sym 29538 $abc$60912$n4884_1
.sym 29542 $abc$60912$n4766
.sym 29550 $abc$60912$n4767
.sym 29551 $abc$60912$n8513
.sym 29552 $abc$60912$n4741
.sym 29553 $abc$60912$n2699
.sym 29554 $abc$60912$n6890
.sym 29555 $abc$60912$n4769
.sym 29556 $abc$60912$n6893
.sym 29559 $abc$60912$n6892
.sym 29560 sram_bus_dat_w[6]
.sym 29561 $abc$60912$n6896
.sym 29562 $abc$60912$n6889
.sym 29563 $abc$60912$n4768
.sym 29564 $abc$60912$n6893
.sym 29565 $abc$60912$n4740
.sym 29568 $abc$60912$n8517
.sym 29570 $abc$60912$n8515
.sym 29572 $abc$60912$n4742
.sym 29576 $abc$60912$n4621
.sym 29578 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29579 $abc$60912$n6888
.sym 29580 $abc$60912$n4667
.sym 29584 sram_bus_dat_w[6]
.sym 29588 $abc$60912$n4768
.sym 29589 $abc$60912$n4667
.sym 29590 $abc$60912$n4767
.sym 29591 $abc$60912$n4769
.sym 29594 $abc$60912$n6893
.sym 29595 $abc$60912$n6892
.sym 29596 $abc$60912$n4667
.sym 29597 $abc$60912$n6890
.sym 29600 $abc$60912$n8517
.sym 29601 $abc$60912$n2699
.sym 29602 $abc$60912$n6896
.sym 29603 $abc$60912$n8513
.sym 29606 $abc$60912$n8513
.sym 29607 $abc$60912$n6893
.sym 29608 $abc$60912$n2699
.sym 29609 $abc$60912$n8515
.sym 29613 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29618 $abc$60912$n4740
.sym 29619 $abc$60912$n4741
.sym 29620 $abc$60912$n4667
.sym 29621 $abc$60912$n4742
.sym 29624 $abc$60912$n6890
.sym 29625 $abc$60912$n6889
.sym 29626 $abc$60912$n6888
.sym 29627 $abc$60912$n4667
.sym 29628 $abc$60912$n4621
.sym 29629 sys_clk_$glb_clk
.sym 29630 sys_rst_$glb_sr
.sym 29632 $abc$60912$n8545
.sym 29634 $abc$60912$n8543
.sym 29636 $abc$60912$n8541
.sym 29638 $abc$60912$n8539
.sym 29639 slave_sel_r[0]
.sym 29640 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 29641 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 29643 $abc$60912$n6905
.sym 29644 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 29645 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29647 picorv32.pcpi_mul_rd[30]
.sym 29648 $abc$60912$n8512
.sym 29649 picorv32.pcpi_mul_rd[23]
.sym 29650 spiflash_bus_dat_w[25]
.sym 29652 picorv32.pcpi_mul_rd[1]
.sym 29653 picorv32.pcpi_mul_rd[29]
.sym 29654 $abc$60912$n4760
.sym 29655 $abc$60912$n6105_1
.sym 29656 $abc$60912$n4786
.sym 29657 $abc$60912$n6889
.sym 29658 $abc$60912$n4795
.sym 29659 basesoc_sram_we[3]
.sym 29660 $abc$60912$n4787
.sym 29661 spiflash_bus_dat_w[25]
.sym 29662 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29663 spiflash_bus_adr[8]
.sym 29664 spiflash_bus_adr[8]
.sym 29665 $abc$60912$n6932
.sym 29666 spiflash_bus_dat_w[25]
.sym 29672 $abc$60912$n2698
.sym 29673 spiflash_bus_dat_w[25]
.sym 29677 $abc$60912$n6889
.sym 29678 $abc$60912$n8531
.sym 29679 $abc$60912$n6893
.sym 29683 $abc$60912$n6895
.sym 29684 spiflash_bus_dat_w[28]
.sym 29686 $abc$60912$n4667
.sym 29687 $abc$60912$n6890
.sym 29690 spiflash_bus_dat_w[26]
.sym 29691 $abc$60912$n8535
.sym 29693 $abc$60912$n8533
.sym 29694 spiflash_bus_dat_w[24]
.sym 29695 $abc$60912$n8530
.sym 29700 $abc$60912$n6896
.sym 29705 $abc$60912$n8531
.sym 29706 $abc$60912$n6889
.sym 29707 $abc$60912$n2698
.sym 29708 $abc$60912$n8530
.sym 29711 $abc$60912$n8535
.sym 29712 $abc$60912$n2698
.sym 29713 $abc$60912$n6896
.sym 29714 $abc$60912$n8531
.sym 29720 spiflash_bus_dat_w[28]
.sym 29723 $abc$60912$n6896
.sym 29724 $abc$60912$n6890
.sym 29725 $abc$60912$n4667
.sym 29726 $abc$60912$n6895
.sym 29729 spiflash_bus_dat_w[26]
.sym 29738 spiflash_bus_dat_w[24]
.sym 29741 $abc$60912$n2698
.sym 29742 $abc$60912$n6893
.sym 29743 $abc$60912$n8531
.sym 29744 $abc$60912$n8533
.sym 29749 spiflash_bus_dat_w[25]
.sym 29752 sys_clk_$glb_clk
.sym 29755 $abc$60912$n8537
.sym 29757 $abc$60912$n8535
.sym 29759 $abc$60912$n8533
.sym 29761 $abc$60912$n8530
.sym 29762 $abc$60912$n2698
.sym 29763 $abc$60912$n4728
.sym 29764 picorv32.pcpi_mul.rs1[51]
.sym 29765 picorv32.pcpi_mul.rs1[50]
.sym 29766 $abc$60912$n6100_1
.sym 29767 spiflash_bus_adr[2]
.sym 29769 storage[11][4]
.sym 29771 $abc$60912$n8539
.sym 29777 picorv32.pcpi_div.dividend[27]
.sym 29778 spiflash_bus_adr[4]
.sym 29779 spiflash_bus_dat_w[29]
.sym 29780 sram_bus_dat_w[1]
.sym 29781 spiflash_bus_adr[1]
.sym 29782 $abc$60912$n2702
.sym 29783 $abc$60912$n6896
.sym 29784 $abc$60912$n6929
.sym 29787 spiflash_bus_dat_w[29]
.sym 29788 $abc$60912$n6919
.sym 29789 $abc$60912$n4788
.sym 29795 $abc$60912$n5639
.sym 29798 $abc$60912$n4794
.sym 29803 slave_sel_r[0]
.sym 29804 storage_1[9][2]
.sym 29805 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 29806 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 29807 storage_1[8][2]
.sym 29809 $abc$60912$n4789_1
.sym 29810 $abc$60912$n4797
.sym 29811 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29813 $abc$60912$n4788
.sym 29814 basesoc_sram_we[3]
.sym 29815 $abc$60912$n6105_1
.sym 29816 $abc$60912$n4786
.sym 29817 $abc$60912$n4796
.sym 29818 $abc$60912$n4795
.sym 29819 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 29820 $abc$60912$n4787
.sym 29822 $abc$60912$n11064
.sym 29824 $abc$60912$n6100_1
.sym 29826 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 29831 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 29834 $abc$60912$n4794
.sym 29835 $abc$60912$n4797
.sym 29836 $abc$60912$n4795
.sym 29837 $abc$60912$n4796
.sym 29840 $abc$60912$n6105_1
.sym 29841 slave_sel_r[0]
.sym 29842 $abc$60912$n6100_1
.sym 29849 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 29854 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 29858 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 29859 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 29860 storage_1[8][2]
.sym 29861 storage_1[9][2]
.sym 29866 $abc$60912$n5639
.sym 29867 basesoc_sram_we[3]
.sym 29870 $abc$60912$n4786
.sym 29871 $abc$60912$n4788
.sym 29872 $abc$60912$n4789_1
.sym 29873 $abc$60912$n4787
.sym 29874 $abc$60912$n11064
.sym 29875 sys_clk_$glb_clk
.sym 29878 $abc$60912$n6929
.sym 29880 $abc$60912$n6927
.sym 29882 $abc$60912$n6925
.sym 29884 $abc$60912$n6923
.sym 29885 $abc$60912$n5639
.sym 29886 sram_bus_dat_w[1]
.sym 29887 sram_bus_dat_w[1]
.sym 29888 $abc$60912$n5639
.sym 29889 sram_bus_dat_w[1]
.sym 29890 storage_1[9][2]
.sym 29891 $abc$60912$n6622_1
.sym 29892 spiflash_bus_adr[2]
.sym 29893 $abc$60912$n4793
.sym 29894 $abc$60912$n4667
.sym 29895 $abc$60912$n6099_1
.sym 29896 $abc$60912$n2699
.sym 29898 $abc$60912$n11015
.sym 29899 $abc$60912$n4837
.sym 29901 $abc$60912$n4798
.sym 29902 spiflash_bus_adr[5]
.sym 29903 spiflash_bus_adr[7]
.sym 29904 storage_1[8][6]
.sym 29906 spiflash_bus_adr[4]
.sym 29907 $abc$60912$n6913
.sym 29908 spiflash_bus_adr[5]
.sym 29909 $abc$60912$n5639
.sym 29910 spiflash_bus_adr[7]
.sym 29911 $abc$60912$n11032
.sym 29912 spiflash_bus_adr[6]
.sym 29918 $abc$60912$n6911
.sym 29920 $abc$60912$n6899
.sym 29924 $abc$60912$n5535
.sym 29925 $abc$60912$n2701
.sym 29929 $abc$60912$n6889
.sym 29931 basesoc_sram_we[3]
.sym 29932 $abc$60912$n6893
.sym 29933 $abc$60912$n6933
.sym 29934 $abc$60912$n6915
.sym 29935 $abc$60912$n6921
.sym 29936 $abc$60912$n11004
.sym 29937 $abc$60912$n6932
.sym 29940 sram_bus_dat_w[1]
.sym 29942 $abc$60912$n2702
.sym 29943 $abc$60912$n6896
.sym 29944 $abc$60912$n6929
.sym 29947 $abc$60912$n6917
.sym 29948 $abc$60912$n6919
.sym 29949 $abc$60912$n6935
.sym 29951 $abc$60912$n6911
.sym 29952 $abc$60912$n6929
.sym 29953 $abc$60912$n6915
.sym 29954 $abc$60912$n2702
.sym 29960 sram_bus_dat_w[1]
.sym 29963 $abc$60912$n6917
.sym 29964 $abc$60912$n6893
.sym 29965 $abc$60912$n6915
.sym 29966 $abc$60912$n2702
.sym 29969 $abc$60912$n6893
.sym 29970 $abc$60912$n6935
.sym 29971 $abc$60912$n2701
.sym 29972 $abc$60912$n6933
.sym 29975 $abc$60912$n6896
.sym 29976 $abc$60912$n2702
.sym 29977 $abc$60912$n6915
.sym 29978 $abc$60912$n6919
.sym 29981 $abc$60912$n2702
.sym 29982 $abc$60912$n6915
.sym 29983 $abc$60912$n6921
.sym 29984 $abc$60912$n6899
.sym 29987 $abc$60912$n6933
.sym 29988 $abc$60912$n6932
.sym 29989 $abc$60912$n6889
.sym 29990 $abc$60912$n2701
.sym 29994 basesoc_sram_we[3]
.sym 29996 $abc$60912$n5535
.sym 29997 $abc$60912$n11004
.sym 29998 sys_clk_$glb_clk
.sym 30001 $abc$60912$n6921
.sym 30003 $abc$60912$n6919
.sym 30005 $abc$60912$n6917
.sym 30007 $abc$60912$n6914
.sym 30009 $abc$60912$n7975_1
.sym 30010 $abc$60912$n7975_1
.sym 30011 picorv32.pcpi_mul.rs2[27]
.sym 30012 $abc$60912$n4740
.sym 30013 picorv32.reg_op2[17]
.sym 30014 spiflash_bus_adr[3]
.sym 30015 spiflash_bus_adr[2]
.sym 30016 storage[3][1]
.sym 30018 $abc$60912$n4790
.sym 30020 spiflash_bus_dat_w[24]
.sym 30021 $abc$60912$n6933
.sym 30023 sys_rst
.sym 30024 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30025 $abc$60912$n11001
.sym 30026 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 30028 picorv32.reg_op2[19]
.sym 30029 spiflash_bus_adr[2]
.sym 30030 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30031 $abc$60912$n6937
.sym 30032 picorv32.pcpi_mul.rs2[17]
.sym 30033 $abc$60912$n4886_1
.sym 30034 picorv32.pcpi_mul.rs2[18]
.sym 30035 $abc$60912$n6935
.sym 30043 $abc$60912$n11060
.sym 30046 $abc$60912$n2702
.sym 30049 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30054 $abc$60912$n2701
.sym 30055 $abc$60912$n6937
.sym 30057 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 30060 $abc$60912$n11060
.sym 30064 $abc$60912$n6933
.sym 30068 $abc$60912$n6896
.sym 30069 spiflash_bus_adr[8]
.sym 30072 $abc$60912$n924
.sym 30075 spiflash_bus_adr[8]
.sym 30087 $abc$60912$n11060
.sym 30092 $abc$60912$n6933
.sym 30093 $abc$60912$n2701
.sym 30094 $abc$60912$n6937
.sym 30095 $abc$60912$n6896
.sym 30099 $abc$60912$n2702
.sym 30104 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30112 $abc$60912$n924
.sym 30117 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 30120 $abc$60912$n11060
.sym 30121 sys_clk_$glb_clk
.sym 30124 $abc$60912$n6947
.sym 30126 $abc$60912$n6945
.sym 30128 $abc$60912$n6943
.sym 30130 $abc$60912$n6941
.sym 30131 picorv32.reg_op2[24]
.sym 30133 picorv32.pcpi_mul.mul_waiting
.sym 30134 spiflash_bus_dat_w[9]
.sym 30135 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30139 $abc$60912$n8979
.sym 30140 $abc$60912$n4478
.sym 30142 $abc$60912$n2701
.sym 30143 spiflash_bus_dat_w[27]
.sym 30144 picorv32.cpuregs_rs1[23]
.sym 30145 $abc$60912$n4652
.sym 30146 $abc$60912$n6262
.sym 30147 picorv32.pcpi_mul.rs1[52]
.sym 30148 picorv32.pcpi_mul.rs2[16]
.sym 30149 $abc$60912$n6932
.sym 30150 spiflash_bus_dat_w[25]
.sym 30152 spiflash_bus_adr[8]
.sym 30153 spiflash_bus_dat_w[25]
.sym 30154 storage_1[7][6]
.sym 30155 spiflash_bus_adr[8]
.sym 30157 picorv32.pcpi_mul.rs2[11]
.sym 30158 $abc$60912$n5537
.sym 30164 storage[6][6]
.sym 30165 $abc$60912$n5537
.sym 30168 spiflash_bus_adr[6]
.sym 30169 slave_sel_r[0]
.sym 30170 basesoc_sram_we[3]
.sym 30171 $abc$60912$n4793
.sym 30173 $abc$60912$n4798
.sym 30182 $abc$60912$n4656
.sym 30184 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30188 storage[2][6]
.sym 30191 $abc$60912$n5639
.sym 30192 $abc$60912$n8839_1
.sym 30193 sram_bus_dat_w[6]
.sym 30197 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30198 storage[2][6]
.sym 30199 storage[6][6]
.sym 30200 $abc$60912$n8839_1
.sym 30209 sram_bus_dat_w[6]
.sym 30215 slave_sel_r[0]
.sym 30216 $abc$60912$n4798
.sym 30217 $abc$60912$n4793
.sym 30223 $abc$60912$n5639
.sym 30227 $abc$60912$n5537
.sym 30230 basesoc_sram_we[3]
.sym 30242 spiflash_bus_adr[6]
.sym 30243 $abc$60912$n4656
.sym 30244 sys_clk_$glb_clk
.sym 30245 sys_rst_$glb_sr
.sym 30247 $abc$60912$n6939
.sym 30249 $abc$60912$n6937
.sym 30251 $abc$60912$n6935
.sym 30253 $abc$60912$n6932
.sym 30255 picorv32.reg_op2[30]
.sym 30256 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 30257 picorv32.pcpi_mul.rs1[56]
.sym 30258 $abc$60912$n8840_1
.sym 30260 $abc$60912$n6931
.sym 30261 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30262 picorv32.pcpi_mul.rs1[54]
.sym 30263 $abc$60912$n8840_1
.sym 30264 $abc$60912$n2702
.sym 30265 slave_sel_r[0]
.sym 30266 basesoc_sram_we[3]
.sym 30267 spiflash_bus_adr[2]
.sym 30268 spiflash_bus_adr[7]
.sym 30269 $abc$60912$n5537
.sym 30271 spiflash_bus_dat_w[29]
.sym 30273 spiflash_bus_adr[1]
.sym 30274 picorv32.reg_op2[15]
.sym 30277 picorv32.reg_op2[26]
.sym 30278 $abc$60912$n8839_1
.sym 30279 sram_bus_dat_w[6]
.sym 30280 picorv32.reg_op2[7]
.sym 30281 picorv32.reg_op2[18]
.sym 30287 picorv32.pcpi_mul.rs2[15]
.sym 30288 picorv32.reg_op2[18]
.sym 30289 picorv32.reg_op2[17]
.sym 30291 picorv32.pcpi_mul.rs2[17]
.sym 30293 picorv32.pcpi_mul.rs1[51]
.sym 30294 picorv32.reg_op2[16]
.sym 30296 picorv32.pcpi_mul.rs2[2]
.sym 30297 picorv32.pcpi_mul.rs2[1]
.sym 30299 picorv32.pcpi_mul.mul_waiting
.sym 30300 picorv32.reg_op2[19]
.sym 30302 picorv32.pcpi_mul.rs2[0]
.sym 30308 picorv32.pcpi_mul.rs2[18]
.sym 30309 picorv32.pcpi_mul.rs2[16]
.sym 30314 picorv32.reg_op2[2]
.sym 30316 picorv32.reg_op2[1]
.sym 30318 picorv32.reg_op2[3]
.sym 30320 picorv32.pcpi_mul.rs2[2]
.sym 30322 picorv32.reg_op2[3]
.sym 30323 picorv32.pcpi_mul.mul_waiting
.sym 30326 picorv32.pcpi_mul.mul_waiting
.sym 30327 picorv32.reg_op2[2]
.sym 30328 picorv32.pcpi_mul.rs2[1]
.sym 30332 picorv32.reg_op2[1]
.sym 30334 picorv32.pcpi_mul.rs2[0]
.sym 30335 picorv32.pcpi_mul.mul_waiting
.sym 30338 picorv32.pcpi_mul.mul_waiting
.sym 30340 picorv32.pcpi_mul.rs2[18]
.sym 30341 picorv32.reg_op2[19]
.sym 30344 picorv32.pcpi_mul.rs2[16]
.sym 30346 picorv32.reg_op2[17]
.sym 30347 picorv32.pcpi_mul.mul_waiting
.sym 30350 picorv32.reg_op2[18]
.sym 30352 picorv32.pcpi_mul.mul_waiting
.sym 30353 picorv32.pcpi_mul.rs2[17]
.sym 30356 picorv32.pcpi_mul.rs2[15]
.sym 30357 picorv32.reg_op2[16]
.sym 30359 picorv32.pcpi_mul.mul_waiting
.sym 30363 picorv32.pcpi_mul.rs1[51]
.sym 30366 $abc$60912$n765_$glb_ce
.sym 30367 sys_clk_$glb_clk
.sym 30377 $abc$60912$n8873_1
.sym 30378 picorv32.reg_op2[31]
.sym 30380 $abc$60912$n4478
.sym 30381 picorv32.pcpi_mul.rs2[3]
.sym 30382 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30383 spiflash_bus_adr[2]
.sym 30385 picorv32.reg_op2[5]
.sym 30386 $abc$60912$n8985
.sym 30387 $abc$60912$n4667
.sym 30388 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30389 picorv32.reg_op2[29]
.sym 30391 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 30392 $abc$60912$n4783
.sym 30393 $abc$60912$n9181
.sym 30395 $abc$60912$n11032
.sym 30396 storage[5][3]
.sym 30398 picorv32.reg_op2[11]
.sym 30399 $abc$60912$n11015
.sym 30400 spiflash_bus_adr[4]
.sym 30401 $abc$60912$n4506
.sym 30402 picorv32.reg_op2[31]
.sym 30404 picorv32.reg_op2[3]
.sym 30412 picorv32.pcpi_mul.rs2[14]
.sym 30414 picorv32.reg_op2[11]
.sym 30418 $abc$60912$n8103_1
.sym 30419 picorv32.pcpi_mul.mul_waiting
.sym 30421 $abc$60912$n9181
.sym 30422 picorv32.reg_op2[23]
.sym 30428 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30429 picorv32.pcpi_mul.rs1[52]
.sym 30431 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30434 picorv32.reg_op2[15]
.sym 30435 picorv32.pcpi_mul.rs2[22]
.sym 30436 picorv32.pcpi_mul.rs2[10]
.sym 30437 picorv32.pcpi_mul.rs2[6]
.sym 30440 picorv32.reg_op2[7]
.sym 30443 picorv32.pcpi_mul.mul_waiting
.sym 30445 picorv32.pcpi_mul.rs2[14]
.sym 30446 picorv32.reg_op2[15]
.sym 30450 picorv32.pcpi_mul.rs2[6]
.sym 30451 picorv32.reg_op2[7]
.sym 30452 picorv32.pcpi_mul.mul_waiting
.sym 30456 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30457 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30458 $abc$60912$n8103_1
.sym 30461 $abc$60912$n8103_1
.sym 30462 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30463 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30467 picorv32.pcpi_mul.mul_waiting
.sym 30469 picorv32.pcpi_mul.rs2[22]
.sym 30470 picorv32.reg_op2[23]
.sym 30473 picorv32.pcpi_mul.rs2[10]
.sym 30474 picorv32.pcpi_mul.mul_waiting
.sym 30476 picorv32.reg_op2[11]
.sym 30479 picorv32.pcpi_mul.mul_waiting
.sym 30481 $abc$60912$n9181
.sym 30482 picorv32.pcpi_mul.rs1[52]
.sym 30485 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30487 $abc$60912$n8103_1
.sym 30488 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30489 $abc$60912$n765_$glb_ce
.sym 30490 sys_clk_$glb_clk
.sym 30500 basesoc_timer0_zero_pending
.sym 30501 $abc$60912$n11050
.sym 30503 $abc$60912$n924
.sym 30504 $abc$60912$n8103_1
.sym 30505 $abc$60912$n11060
.sym 30506 csrbank3_reload3_w[0]
.sym 30507 $abc$60912$n4664
.sym 30508 picorv32.reg_op2[16]
.sym 30510 picorv32.reg_op2[23]
.sym 30511 picorv32.reg_op2[25]
.sym 30512 $abc$60912$n5139_1
.sym 30513 csrbank3_reload0_w[1]
.sym 30514 picorv32.alu_out_q[23]
.sym 30515 $abc$60912$n4774_1
.sym 30516 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30517 $abc$60912$n11001
.sym 30518 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30519 $abc$60912$n11011
.sym 30520 $abc$60912$n8985
.sym 30521 $abc$60912$n11009
.sym 30522 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30525 spiflash_bus_adr[2]
.sym 30526 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 30527 picorv32.pcpi_mul.rs1[57]
.sym 30533 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30535 $abc$60912$n11011
.sym 30539 storage[7][6]
.sym 30540 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30546 sram_bus_dat_w[3]
.sym 30547 storage[5][1]
.sym 30548 storage[11][4]
.sym 30549 sram_bus_dat_w[6]
.sym 30552 spiflash_bus_dat_w[9]
.sym 30554 sram_bus_dat_w[1]
.sym 30559 storage[3][6]
.sym 30560 storage[1][1]
.sym 30561 sram_bus_dat_w[7]
.sym 30563 storage[15][4]
.sym 30567 spiflash_bus_dat_w[9]
.sym 30572 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30573 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30574 storage[5][1]
.sym 30575 storage[1][1]
.sym 30580 sram_bus_dat_w[6]
.sym 30584 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30585 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30586 storage[15][4]
.sym 30587 storage[11][4]
.sym 30590 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30591 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30592 storage[7][6]
.sym 30593 storage[3][6]
.sym 30598 sram_bus_dat_w[7]
.sym 30603 sram_bus_dat_w[1]
.sym 30611 sram_bus_dat_w[3]
.sym 30612 $abc$60912$n11011
.sym 30613 sys_clk_$glb_clk
.sym 30624 $abc$60912$n7025_1
.sym 30625 $abc$60912$n8795
.sym 30628 csrbank3_load1_w[4]
.sym 30629 picorv32.pcpi_mul.rs1[34]
.sym 30630 $abc$60912$n8891_1
.sym 30631 sram_bus_dat_w[3]
.sym 30633 storage[5][6]
.sym 30634 picorv32.pcpi_mul.rs1[10]
.sym 30635 $abc$60912$n8825
.sym 30639 sys_rst
.sym 30640 slave_sel_r[1]
.sym 30642 storage_1[7][6]
.sym 30643 picorv32.pcpi_mul.rs1[52]
.sym 30646 spiflash_bus_dat_w[10]
.sym 30647 sram_bus_dat_w[7]
.sym 30648 $abc$60912$n2698
.sym 30649 $abc$60912$n5534
.sym 30650 $abc$60912$n11050
.sym 30656 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30660 $abc$60912$n8117
.sym 30661 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30663 storage[5][4]
.sym 30664 storage[13][0]
.sym 30666 $abc$60912$n8108
.sym 30670 storage[1][4]
.sym 30676 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30678 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30679 sram_bus_dat_w[6]
.sym 30681 storage[15][0]
.sym 30683 $abc$60912$n11015
.sym 30686 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 30690 $abc$60912$n8108
.sym 30691 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30692 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30696 $abc$60912$n8117
.sym 30697 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30698 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30701 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30702 storage[5][4]
.sym 30703 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30704 storage[1][4]
.sym 30707 $abc$60912$n8108
.sym 30708 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30709 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30713 storage[15][0]
.sym 30714 storage[13][0]
.sym 30715 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30716 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 30728 sram_bus_dat_w[6]
.sym 30731 $abc$60912$n8108
.sym 30732 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30733 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30735 $abc$60912$n11015
.sym 30736 sys_clk_$glb_clk
.sym 30746 storage[13][0]
.sym 30747 $abc$60912$n4643
.sym 30748 $abc$60912$n8779_1
.sym 30749 $abc$60912$n11009
.sym 30750 slave_sel_r[2]
.sym 30751 $abc$60912$n4734_1
.sym 30752 $abc$60912$n8108
.sym 30753 storage[0][7]
.sym 30754 $abc$60912$n11032
.sym 30755 csrbank3_reload0_w[4]
.sym 30756 $abc$60912$n8852_1
.sym 30757 csrbank3_reload0_w[5]
.sym 30758 $abc$60912$n11015
.sym 30759 $abc$60912$n11020
.sym 30760 $abc$60912$n8840_1
.sym 30761 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30762 csrbank3_load0_w[6]
.sym 30763 $abc$60912$n7789_1
.sym 30764 csrbank3_load0_w[7]
.sym 30765 $abc$60912$n5165_1
.sym 30766 spiflash_bus_adr[1]
.sym 30767 spiflash_bus_dat_w[8]
.sym 30768 spiflash_bus_dat_w[10]
.sym 30769 spiflash_bus_dat_w[13]
.sym 30770 spiflash_bus_adr[1]
.sym 30771 sram_bus_dat_w[5]
.sym 30772 spiflash_bus_dat_w[8]
.sym 30773 $abc$60912$n11011
.sym 30779 basesoc_bus_wishbone_dat_r[3]
.sym 30780 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30781 $abc$60912$n5165_1
.sym 30782 sram_bus_dat_w[5]
.sym 30784 $abc$60912$n5154_1
.sym 30787 $abc$60912$n8117
.sym 30788 spiflash_sr[5]
.sym 30790 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30791 storage[5][0]
.sym 30792 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30793 storage[1][0]
.sym 30794 spiflash_sr[3]
.sym 30795 sram_bus_dat_w[0]
.sym 30797 $abc$60912$n11011
.sym 30799 sys_rst
.sym 30800 slave_sel_r[1]
.sym 30805 slave_sel_r[2]
.sym 30806 basesoc_bus_wishbone_dat_r[5]
.sym 30807 sram_bus_dat_w[4]
.sym 30808 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30812 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 30813 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 30815 $abc$60912$n8117
.sym 30818 $abc$60912$n5154_1
.sym 30819 sys_rst
.sym 30821 $abc$60912$n5165_1
.sym 30824 spiflash_sr[3]
.sym 30825 slave_sel_r[2]
.sym 30826 basesoc_bus_wishbone_dat_r[3]
.sym 30827 slave_sel_r[1]
.sym 30830 storage[5][0]
.sym 30831 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 30832 storage[1][0]
.sym 30833 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 30838 sram_bus_dat_w[0]
.sym 30842 slave_sel_r[1]
.sym 30843 basesoc_bus_wishbone_dat_r[5]
.sym 30844 slave_sel_r[2]
.sym 30845 spiflash_sr[5]
.sym 30851 sram_bus_dat_w[5]
.sym 30854 sram_bus_dat_w[4]
.sym 30858 $abc$60912$n11011
.sym 30859 sys_clk_$glb_clk
.sym 30862 $abc$60912$n6172
.sym 30864 $abc$60912$n6169
.sym 30866 $abc$60912$n6166
.sym 30868 $abc$60912$n6163
.sym 30870 $abc$60912$n6635
.sym 30871 $abc$60912$n10996
.sym 30873 $abc$60912$n11030
.sym 30874 picorv32.reg_op2[0]
.sym 30875 $abc$60912$n4684
.sym 30876 picorv32.reg_op2[2]
.sym 30877 $abc$60912$n9
.sym 30878 $abc$60912$n10996
.sym 30879 $abc$60912$n11030
.sym 30880 $abc$60912$n3
.sym 30881 picorv32.reg_op2[12]
.sym 30882 $abc$60912$n4714
.sym 30884 picorv32.reg_op2[29]
.sym 30885 spiflash_bus_adr[5]
.sym 30886 $PACKER_VCC_NET
.sym 30887 spiflash_bus_adr[4]
.sym 30888 spiflash_bus_dat_w[14]
.sym 30890 $abc$60912$n9181
.sym 30891 $abc$60912$n6152
.sym 30892 $abc$60912$n4506
.sym 30893 $abc$60912$n8965
.sym 30894 $abc$60912$n8826
.sym 30895 $abc$60912$n8819
.sym 30902 basesoc_bus_wishbone_dat_r[0]
.sym 30904 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30906 spiflash_bus_dat_w[12]
.sym 30907 storage_1[3][5]
.sym 30908 slave_sel_r[1]
.sym 30912 storage_1[7][6]
.sym 30913 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 30914 spiflash_sr[0]
.sym 30915 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 30919 storage_1[3][6]
.sym 30920 $abc$60912$n11050
.sym 30925 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 30928 slave_sel_r[2]
.sym 30929 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30932 storage_1[7][5]
.sym 30933 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 30935 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 30936 storage_1[7][6]
.sym 30937 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 30938 storage_1[3][6]
.sym 30944 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 30949 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 30956 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 30959 basesoc_bus_wishbone_dat_r[0]
.sym 30960 slave_sel_r[2]
.sym 30961 slave_sel_r[1]
.sym 30962 spiflash_sr[0]
.sym 30965 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 30973 spiflash_bus_dat_w[12]
.sym 30977 storage_1[7][5]
.sym 30978 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 30979 storage_1[3][5]
.sym 30980 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 30981 $abc$60912$n11050
.sym 30982 sys_clk_$glb_clk
.sym 30985 $abc$60912$n6160
.sym 30987 $abc$60912$n6157
.sym 30989 $abc$60912$n6154
.sym 30991 $abc$60912$n6150
.sym 30992 picorv32.reg_op2[29]
.sym 30995 picorv32.reg_op2[29]
.sym 30996 $abc$60912$n8781
.sym 30998 sram_bus_dat_w[3]
.sym 31001 $abc$60912$n7257
.sym 31002 storage_1[3][2]
.sym 31003 $abc$60912$n8013
.sym 31004 storage_1[3][7]
.sym 31005 $abc$60912$n6158
.sym 31006 basesoc_bus_wishbone_dat_r[0]
.sym 31007 csrbank3_ev_enable0_w
.sym 31008 picorv32.pcpi_mul.rs1[57]
.sym 31009 $abc$60912$n4492
.sym 31010 spiflash_bus_adr[2]
.sym 31011 $abc$60912$n8985
.sym 31012 $abc$60912$n5336
.sym 31013 storage[9][0]
.sym 31014 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31015 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31017 spiflash_bus_dat_w[13]
.sym 31018 $abc$60912$n6149
.sym 31019 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 31025 $abc$60912$n8013
.sym 31027 $abc$60912$n4650
.sym 31028 sram_bus_dat_w[6]
.sym 31030 spiflash_i
.sym 31032 $abc$60912$n6170
.sym 31033 sram_bus_dat_w[0]
.sym 31035 sram_bus_adr[3]
.sym 31036 $abc$60912$n6169
.sym 31039 $abc$60912$n8825
.sym 31040 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31043 storage[14][4]
.sym 31045 sram_bus_dat_w[7]
.sym 31048 storage[10][4]
.sym 31051 $abc$60912$n6152
.sym 31052 $abc$60912$n4506
.sym 31054 sys_rst
.sym 31056 $abc$60912$n4667
.sym 31061 sram_bus_dat_w[6]
.sym 31067 sram_bus_dat_w[7]
.sym 31070 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31071 storage[10][4]
.sym 31072 storage[14][4]
.sym 31073 $abc$60912$n8825
.sym 31077 sys_rst
.sym 31078 spiflash_i
.sym 31082 $abc$60912$n4506
.sym 31083 sram_bus_adr[3]
.sym 31088 sram_bus_dat_w[0]
.sym 31094 $abc$60912$n6169
.sym 31095 $abc$60912$n6170
.sym 31096 $abc$60912$n4667
.sym 31097 $abc$60912$n6152
.sym 31101 $abc$60912$n8013
.sym 31104 $abc$60912$n4650
.sym 31105 sys_clk_$glb_clk
.sym 31106 sys_rst_$glb_sr
.sym 31108 $abc$60912$n8476
.sym 31110 $abc$60912$n8474
.sym 31112 $abc$60912$n8472
.sym 31114 $abc$60912$n8470
.sym 31115 $abc$60912$n5176
.sym 31117 $abc$60912$n8097_1
.sym 31118 $abc$60912$n5176
.sym 31119 storage[12][4]
.sym 31120 csrbank3_reload2_w[2]
.sym 31121 $abc$60912$n4658
.sym 31122 $abc$60912$n6262
.sym 31123 $abc$60912$n11026
.sym 31124 sram_bus_dat_w[6]
.sym 31125 $abc$60912$n4734
.sym 31126 sram_bus_adr[4]
.sym 31127 $abc$60912$n4695
.sym 31128 $abc$60912$n11022
.sym 31129 $abc$60912$n4505
.sym 31130 csrbank3_reload2_w[6]
.sym 31131 sram_bus_dat_w[7]
.sym 31132 spiflash_bus_adr[8]
.sym 31133 sram_bus_adr[3]
.sym 31134 spiflash_i
.sym 31135 picorv32.pcpi_mul.rs1[52]
.sym 31136 spiflash_bus_adr[8]
.sym 31138 $abc$60912$n5339
.sym 31139 slave_sel_r[1]
.sym 31140 sys_rst
.sym 31141 $abc$60912$n2698
.sym 31142 interface2_bank_bus_dat_r[0]
.sym 31148 picorv32.pcpi_mul.rs1[54]
.sym 31149 picorv32.pcpi_mul.rs1[53]
.sym 31150 $abc$60912$n4667
.sym 31152 $abc$60912$n9181
.sym 31153 $abc$60912$n6154
.sym 31154 storage[12][1]
.sym 31155 $abc$60912$n6155
.sym 31157 storage[14][1]
.sym 31160 $abc$60912$n9181
.sym 31161 storage[14][3]
.sym 31162 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31163 $abc$60912$n6152
.sym 31165 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31167 storage[12][3]
.sym 31168 picorv32.pcpi_mul.rs1[57]
.sym 31172 picorv32.reg_op2[27]
.sym 31173 picorv32.pcpi_mul.rs1[51]
.sym 31175 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31178 picorv32.pcpi_mul.mul_waiting
.sym 31179 picorv32.pcpi_mul.rs2[26]
.sym 31181 picorv32.pcpi_mul.rs1[51]
.sym 31182 $abc$60912$n9181
.sym 31184 picorv32.pcpi_mul.mul_waiting
.sym 31187 $abc$60912$n9181
.sym 31188 picorv32.pcpi_mul.rs1[54]
.sym 31189 picorv32.pcpi_mul.mul_waiting
.sym 31193 picorv32.pcpi_mul.rs2[26]
.sym 31194 picorv32.pcpi_mul.mul_waiting
.sym 31196 picorv32.reg_op2[27]
.sym 31199 $abc$60912$n6155
.sym 31200 $abc$60912$n6152
.sym 31201 $abc$60912$n6154
.sym 31202 $abc$60912$n4667
.sym 31205 picorv32.pcpi_mul.rs1[57]
.sym 31206 $abc$60912$n9181
.sym 31208 picorv32.pcpi_mul.mul_waiting
.sym 31211 storage[12][3]
.sym 31212 storage[14][3]
.sym 31213 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31214 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31218 picorv32.pcpi_mul.rs1[53]
.sym 31219 $abc$60912$n9181
.sym 31220 picorv32.pcpi_mul.mul_waiting
.sym 31223 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31224 storage[12][1]
.sym 31225 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31226 storage[14][1]
.sym 31227 $abc$60912$n765_$glb_ce
.sym 31228 sys_clk_$glb_clk
.sym 31231 $abc$60912$n8468
.sym 31233 $abc$60912$n8466
.sym 31235 $abc$60912$n8464
.sym 31237 $abc$60912$n8461
.sym 31238 spiflash_bus_adr[7]
.sym 31239 $abc$60912$n8472
.sym 31241 spiflash_bus_adr[7]
.sym 31242 sram_bus_dat_w[0]
.sym 31244 $abc$60912$n4656
.sym 31245 $abc$60912$n6155
.sym 31246 slave_sel_r[2]
.sym 31247 $abc$60912$n2699
.sym 31248 csrbank3_load3_w[4]
.sym 31249 $abc$60912$n4695
.sym 31250 $abc$60912$n5340
.sym 31251 $abc$60912$n2702
.sym 31252 sram_bus_dat_w[0]
.sym 31253 $abc$60912$n2699
.sym 31254 $abc$60912$n4492
.sym 31255 sram_bus_dat_w[5]
.sym 31256 spiflash_bus_dat_w[10]
.sym 31257 spiflash_bus_dat_w[13]
.sym 31258 picorv32.reg_op2[27]
.sym 31259 $abc$60912$n7951_1
.sym 31260 spiflash_bus_dat_w[8]
.sym 31261 spiflash_bus_adr[1]
.sym 31262 csrbank4_rxempty_w
.sym 31263 $abc$60912$n8807
.sym 31264 spiflash_bus_adr[1]
.sym 31265 spiflash_bus_adr[1]
.sym 31272 picorv32.reg_op2[12]
.sym 31273 $abc$60912$n8462
.sym 31277 $abc$60912$n5129
.sym 31279 $abc$60912$n2702
.sym 31280 $abc$60912$n8476
.sym 31281 $abc$60912$n4506
.sym 31283 $abc$60912$n6173
.sym 31284 $abc$60912$n5336
.sym 31291 spiflash_bus_dat_w[9]
.sym 31292 $abc$60912$n5337_1
.sym 31293 sram_bus_adr[3]
.sym 31294 spiflash_bus_adr[7]
.sym 31298 $abc$60912$n5339
.sym 31299 $abc$60912$n5338_1
.sym 31301 $abc$60912$n8776_1
.sym 31305 spiflash_bus_adr[7]
.sym 31312 picorv32.reg_op2[12]
.sym 31318 sram_bus_adr[3]
.sym 31319 $abc$60912$n4506
.sym 31322 $abc$60912$n6173
.sym 31323 $abc$60912$n8462
.sym 31324 $abc$60912$n2702
.sym 31325 $abc$60912$n8476
.sym 31328 $abc$60912$n5336
.sym 31329 $abc$60912$n5338_1
.sym 31330 $abc$60912$n5339
.sym 31331 $abc$60912$n5337_1
.sym 31334 $abc$60912$n8776_1
.sym 31340 $abc$60912$n5129
.sym 31341 $abc$60912$n4506
.sym 31349 spiflash_bus_dat_w[9]
.sym 31351 sys_clk_$glb_clk
.sym 31354 $abc$60912$n8422
.sym 31356 $abc$60912$n8420
.sym 31358 $abc$60912$n8418
.sym 31360 $abc$60912$n8416
.sym 31361 $abc$60912$n8975
.sym 31362 csrbank4_txfull_w
.sym 31363 csrbank4_txfull_w
.sym 31364 $abc$60912$n5639
.sym 31365 spiflash_bus_adr[7]
.sym 31366 $abc$60912$n4838
.sym 31367 $abc$60912$n8462
.sym 31369 $abc$60912$n4506
.sym 31370 $abc$60912$n8461
.sym 31371 $abc$60912$n6119_1
.sym 31372 $abc$60912$n6120
.sym 31373 $abc$60912$n4507
.sym 31374 $abc$60912$n11020
.sym 31375 $abc$60912$n5335_1
.sym 31376 $abc$60912$n5080_1
.sym 31377 spiflash_i
.sym 31378 basesoc_bus_wishbone_dat_r[7]
.sym 31379 spiflash_bus_adr[4]
.sym 31380 $abc$60912$n8819
.sym 31381 spiflash_bus_adr[6]
.sym 31382 spiflash_bus_dat_w[11]
.sym 31383 spiflash_bus_dat_w[12]
.sym 31384 $abc$60912$n8776_1
.sym 31385 $PACKER_VCC_NET
.sym 31386 sram_bus_adr[12]
.sym 31387 spiflash_bus_adr[7]
.sym 31388 spiflash_bus_adr[5]
.sym 31394 $abc$60912$n8096
.sym 31396 $abc$60912$n8084
.sym 31400 $abc$60912$n5202
.sym 31401 $abc$60912$n8083_1
.sym 31402 $abc$60912$n4507
.sym 31403 $abc$60912$n8408
.sym 31404 $abc$60912$n8093
.sym 31406 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 31407 spiflash_bitbang_storage_full[3]
.sym 31408 $abc$60912$n5140
.sym 31409 $abc$60912$n6155
.sym 31411 interface1_bank_bus_dat_r[3]
.sym 31412 interface2_bank_bus_dat_r[0]
.sym 31413 $abc$60912$n2698
.sym 31414 $abc$60912$n8093
.sym 31415 $abc$60912$n8410
.sym 31417 $abc$60912$n8099
.sym 31418 interface5_bank_bus_dat_r[0]
.sym 31419 $abc$60912$n7951_1
.sym 31420 $abc$60912$n8097_1
.sym 31421 interface2_bank_bus_dat_r[3]
.sym 31422 spiflash_i
.sym 31423 $abc$60912$n8094_1
.sym 31425 $abc$60912$n7957
.sym 31427 $abc$60912$n8084
.sym 31428 interface5_bank_bus_dat_r[0]
.sym 31429 interface2_bank_bus_dat_r[0]
.sym 31430 $abc$60912$n8083_1
.sym 31433 $abc$60912$n8093
.sym 31434 $abc$60912$n8094_1
.sym 31435 interface1_bank_bus_dat_r[3]
.sym 31436 interface2_bank_bus_dat_r[3]
.sym 31439 $abc$60912$n7957
.sym 31440 $abc$60912$n5140
.sym 31441 $abc$60912$n7951_1
.sym 31442 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 31446 $abc$60912$n5202
.sym 31447 $abc$60912$n4507
.sym 31448 spiflash_bitbang_storage_full[3]
.sym 31454 spiflash_i
.sym 31457 $abc$60912$n8097_1
.sym 31458 $abc$60912$n8096
.sym 31463 $abc$60912$n6155
.sym 31464 $abc$60912$n2698
.sym 31465 $abc$60912$n8408
.sym 31466 $abc$60912$n8410
.sym 31469 $abc$60912$n8083_1
.sym 31470 $abc$60912$n8093
.sym 31471 $abc$60912$n8099
.sym 31474 sys_clk_$glb_clk
.sym 31475 sys_rst_$glb_sr
.sym 31477 $abc$60912$n8414
.sym 31479 $abc$60912$n8412
.sym 31481 $abc$60912$n8410
.sym 31483 $abc$60912$n8407
.sym 31484 $abc$60912$n4688
.sym 31486 $abc$60912$n7975_1
.sym 31488 sram_bus_adr[4]
.sym 31489 $abc$60912$n5331_1
.sym 31490 $abc$60912$n4664
.sym 31491 $abc$60912$n5075
.sym 31492 $abc$60912$n5639
.sym 31493 $abc$60912$n5169_1
.sym 31494 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 31495 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 31496 $abc$60912$n5202
.sym 31497 $abc$60912$n5199
.sym 31498 spiflash_bitbang_storage_full[2]
.sym 31499 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 31500 spiflash_bus_adr[0]
.sym 31501 $abc$60912$n6130
.sym 31502 interface1_bank_bus_dat_r[4]
.sym 31503 storage[0][5]
.sym 31504 interface1_bank_bus_dat_r[0]
.sym 31505 $abc$60912$n5573
.sym 31506 $abc$60912$n5639
.sym 31507 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31508 $abc$60912$n4492
.sym 31509 spiflash_bus_dat_w[13]
.sym 31510 spiflash_bus_adr[2]
.sym 31511 $abc$60912$n4587
.sym 31517 $abc$60912$n6164
.sym 31518 storage[8][2]
.sym 31519 $abc$60912$n2699
.sym 31520 storage[10][2]
.sym 31521 storage[4][0]
.sym 31522 interface1_bank_bus_dat_r[0]
.sym 31523 storage[0][0]
.sym 31524 $abc$60912$n5075
.sym 31526 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31529 $abc$60912$n8426
.sym 31530 interface4_bank_bus_dat_r[0]
.sym 31531 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31532 sram_bus_dat_w[0]
.sym 31533 $abc$60912$n8807
.sym 31534 csrbank4_rxempty_w
.sym 31535 $abc$60912$n5081
.sym 31537 interface3_bank_bus_dat_r[0]
.sym 31538 csrbank4_txfull_w
.sym 31539 sram_bus_adr[0]
.sym 31540 $abc$60912$n8434
.sym 31541 interface0_bank_bus_dat_r[0]
.sym 31543 $abc$60912$n8779_1
.sym 31544 $abc$60912$n11009
.sym 31545 sram_bus_adr[12]
.sym 31546 sys_rst
.sym 31547 sram_bus_adr[11]
.sym 31548 $abc$60912$n4502
.sym 31550 sys_rst
.sym 31551 $abc$60912$n5075
.sym 31552 $abc$60912$n4502
.sym 31556 interface0_bank_bus_dat_r[0]
.sym 31557 interface4_bank_bus_dat_r[0]
.sym 31558 interface1_bank_bus_dat_r[0]
.sym 31559 interface3_bank_bus_dat_r[0]
.sym 31562 $abc$60912$n6164
.sym 31563 $abc$60912$n8434
.sym 31564 $abc$60912$n2699
.sym 31565 $abc$60912$n8426
.sym 31568 storage[8][2]
.sym 31569 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31570 storage[10][2]
.sym 31571 $abc$60912$n8807
.sym 31576 sram_bus_dat_w[0]
.sym 31580 sram_bus_adr[11]
.sym 31582 sram_bus_adr[12]
.sym 31586 storage[4][0]
.sym 31587 $abc$60912$n8779_1
.sym 31588 storage[0][0]
.sym 31589 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 31592 csrbank4_rxempty_w
.sym 31593 sram_bus_adr[0]
.sym 31594 csrbank4_txfull_w
.sym 31595 $abc$60912$n5081
.sym 31596 $abc$60912$n11009
.sym 31597 sys_clk_$glb_clk
.sym 31600 $abc$60912$n8440
.sym 31602 $abc$60912$n8438
.sym 31604 $abc$60912$n8436
.sym 31606 $abc$60912$n8434
.sym 31607 $abc$60912$n10656
.sym 31608 $abc$60912$n8910_1
.sym 31610 $abc$60912$n10656
.sym 31611 sram_bus_dat_w[5]
.sym 31612 picorv32.pcpi_mul.rs1[10]
.sym 31613 $abc$60912$n6220
.sym 31614 $abc$60912$n8408
.sym 31615 $abc$60912$n2699
.sym 31616 $abc$60912$n8407
.sym 31617 $abc$60912$n5319
.sym 31618 $abc$60912$n8820
.sym 31619 csrbank4_ev_enable0_w[1]
.sym 31620 $abc$60912$n8922_1
.sym 31621 $abc$60912$n5084
.sym 31622 $abc$60912$n5377
.sym 31623 spiflash_bus_adr[7]
.sym 31624 spiflash_bus_adr[11]
.sym 31625 spiflash_bus_adr[8]
.sym 31626 sram_bus_adr[0]
.sym 31628 $abc$60912$n5324
.sym 31629 $abc$60912$n8424
.sym 31630 $abc$60912$n4520
.sym 31631 slave_sel_r[1]
.sym 31632 sys_rst
.sym 31633 sram_bus_we
.sym 31634 sram_bus_dat_w[7]
.sym 31641 $abc$60912$n2699
.sym 31643 $abc$60912$n6155
.sym 31645 interface4_bank_bus_dat_r[4]
.sym 31647 sram_bus_adr[0]
.sym 31648 $abc$60912$n5156_1
.sym 31649 $abc$60912$n8426
.sym 31650 $abc$60912$n5537
.sym 31652 spiflash_bus_adr[6]
.sym 31653 $abc$60912$n2699
.sym 31655 $abc$60912$n5199
.sym 31656 interface3_bank_bus_dat_r[4]
.sym 31657 $abc$60912$n6158
.sym 31658 csrbank4_txfull_w
.sym 31661 $abc$60912$n8428
.sym 31662 interface1_bank_bus_dat_r[4]
.sym 31667 $abc$60912$n8430
.sym 31668 interface5_bank_bus_dat_r[4]
.sym 31669 basesoc_uart_tx_old_trigger
.sym 31674 spiflash_bus_adr[6]
.sym 31679 $abc$60912$n5156_1
.sym 31680 $abc$60912$n5199
.sym 31681 sram_bus_adr[0]
.sym 31686 $abc$60912$n5537
.sym 31692 csrbank4_txfull_w
.sym 31694 basesoc_uart_tx_old_trigger
.sym 31697 $abc$60912$n2699
.sym 31698 $abc$60912$n6155
.sym 31699 $abc$60912$n8426
.sym 31700 $abc$60912$n8428
.sym 31704 csrbank4_txfull_w
.sym 31709 $abc$60912$n8430
.sym 31710 $abc$60912$n2699
.sym 31711 $abc$60912$n8426
.sym 31712 $abc$60912$n6158
.sym 31715 interface5_bank_bus_dat_r[4]
.sym 31716 interface3_bank_bus_dat_r[4]
.sym 31717 interface4_bank_bus_dat_r[4]
.sym 31718 interface1_bank_bus_dat_r[4]
.sym 31720 sys_clk_$glb_clk
.sym 31721 sys_rst_$glb_sr
.sym 31723 $abc$60912$n8432
.sym 31725 $abc$60912$n8430
.sym 31727 $abc$60912$n8428
.sym 31729 $abc$60912$n8425
.sym 31731 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31732 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31734 spiflash_bus_adr[2]
.sym 31735 $abc$60912$n2699
.sym 31736 $abc$60912$n5537
.sym 31738 spiflash_bus_adr[10]
.sym 31740 $abc$60912$n924
.sym 31742 basesoc_uart_phy_rx_busy
.sym 31743 $abc$60912$n5176
.sym 31744 spiflash_bus_dat_w[15]
.sym 31745 $abc$60912$n8426
.sym 31746 $abc$60912$n5128
.sym 31747 spiflash_bus_adr[1]
.sym 31748 $abc$60912$n5534
.sym 31749 spiflash_bus_adr[1]
.sym 31750 $abc$60912$n8807
.sym 31751 $PACKER_VCC_NET_$glb_clk
.sym 31752 sram_bus_adr[0]
.sym 31753 $abc$60912$n4492
.sym 31754 csrbank4_rxempty_w
.sym 31755 $PACKER_VCC_NET_$glb_clk
.sym 31756 spiflash_bus_dat_w[10]
.sym 31757 spiflash_bus_dat_w[8]
.sym 31764 $abc$60912$n5129
.sym 31765 interface4_bank_bus_dat_r[7]
.sym 31766 sram_bus_adr[11]
.sym 31767 sram_bus_we
.sym 31768 interface3_bank_bus_dat_r[7]
.sym 31771 $abc$60912$n4507
.sym 31772 spiflash_bus_adr[0]
.sym 31774 sram_bus_adr[2]
.sym 31775 $abc$60912$n5573
.sym 31776 $abc$60912$n5569
.sym 31778 $abc$60912$n4504
.sym 31784 spiflash_bus_adr[11]
.sym 31787 $abc$60912$n4503
.sym 31788 spiflash_bus_adr[12]
.sym 31791 interface5_bank_bus_dat_r[7]
.sym 31792 spiflash_bus_adr[10]
.sym 31793 sram_bus_adr[12]
.sym 31794 interface1_bank_bus_dat_r[7]
.sym 31796 $abc$60912$n4504
.sym 31797 sram_bus_adr[12]
.sym 31799 sram_bus_adr[11]
.sym 31805 spiflash_bus_adr[10]
.sym 31808 $abc$60912$n5569
.sym 31809 $abc$60912$n5573
.sym 31811 $abc$60912$n4503
.sym 31816 spiflash_bus_adr[11]
.sym 31820 sram_bus_we
.sym 31821 $abc$60912$n5129
.sym 31822 sram_bus_adr[2]
.sym 31823 $abc$60912$n4507
.sym 31826 interface5_bank_bus_dat_r[7]
.sym 31827 interface4_bank_bus_dat_r[7]
.sym 31828 interface3_bank_bus_dat_r[7]
.sym 31829 interface1_bank_bus_dat_r[7]
.sym 31834 spiflash_bus_adr[12]
.sym 31841 spiflash_bus_adr[0]
.sym 31843 sys_clk_$glb_clk
.sym 31844 sys_rst_$glb_sr
.sym 31846 $abc$60912$n8458
.sym 31848 $abc$60912$n8456
.sym 31850 $abc$60912$n8454
.sym 31852 $abc$60912$n8452
.sym 31853 $abc$60912$n5128
.sym 31854 picorv32.reg_op2[31]
.sym 31856 $abc$60912$n4478
.sym 31857 $abc$60912$n4503
.sym 31858 $abc$60912$n9
.sym 31860 interface1_bank_bus_dat_r[3]
.sym 31861 interface4_bank_bus_dat_r[7]
.sym 31862 picorv32.mem_wordsize[0]
.sym 31863 sram_bus_we
.sym 31864 interface3_bank_bus_dat_r[7]
.sym 31865 $abc$60912$n5538
.sym 31866 $abc$60912$n4502
.sym 31867 interface4_bank_bus_dat_r[4]
.sym 31868 $abc$60912$n5080_1
.sym 31869 spiflash_bus_dat_w[20]
.sym 31870 spiflash_bus_dat_w[23]
.sym 31871 spiflash_bus_adr[7]
.sym 31872 sram_bus_adr[11]
.sym 31873 $abc$60912$n8819
.sym 31874 sram_bus_dat_w[5]
.sym 31875 $abc$60912$n8442
.sym 31876 basesoc_bus_wishbone_dat_r[7]
.sym 31877 spiflash_bus_adr[4]
.sym 31878 sram_bus_adr[12]
.sym 31879 spiflash_bus_adr[6]
.sym 31880 spiflash_bus_adr[5]
.sym 31890 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31891 storage[12][6]
.sym 31892 sram_bus_dat_w[3]
.sym 31896 $abc$60912$n5198
.sym 31899 sys_rst
.sym 31900 spiflash_bus_adr[11]
.sym 31901 storage[14][6]
.sym 31902 spiflash_bus_adr[10]
.sym 31904 $abc$60912$n1
.sym 31905 sram_bus_we
.sym 31906 storage[10][3]
.sym 31907 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31912 spiflash_bus_adr[9]
.sym 31913 $abc$60912$n4492
.sym 31914 $abc$60912$n8819
.sym 31915 storage[8][3]
.sym 31919 storage[10][3]
.sym 31920 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31921 storage[8][3]
.sym 31922 $abc$60912$n8819
.sym 31925 spiflash_bus_adr[11]
.sym 31931 sys_rst
.sym 31933 sram_bus_dat_w[3]
.sym 31937 spiflash_bus_adr[11]
.sym 31939 spiflash_bus_adr[9]
.sym 31940 spiflash_bus_adr[10]
.sym 31943 $abc$60912$n1
.sym 31949 $abc$60912$n5198
.sym 31951 sram_bus_we
.sym 31952 sys_rst
.sym 31961 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 31962 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 31963 storage[12][6]
.sym 31964 storage[14][6]
.sym 31965 $abc$60912$n4492
.sym 31966 sys_clk_$glb_clk
.sym 31969 $abc$60912$n8450
.sym 31971 $abc$60912$n8448
.sym 31973 $abc$60912$n8446
.sym 31975 $abc$60912$n8443
.sym 31977 picorv32.alu_out_q[18]
.sym 31980 interface0_bank_bus_dat_r[0]
.sym 31981 $abc$60912$n5198
.sym 31982 sram_bus_dat_w[7]
.sym 31983 spiflash_bus_dat_w[12]
.sym 31985 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 31986 $abc$60912$n4520
.sym 31987 spiflash_bus_adr[2]
.sym 31988 sram_bus_adr[2]
.sym 31989 $abc$60912$n5537
.sym 31990 sram_bus_adr[9]
.sym 31991 $abc$60912$n5639
.sym 31992 $abc$60912$n8796
.sym 31993 slave_sel[2]
.sym 31995 storage[0][5]
.sym 31996 $abc$60912$n5639
.sym 31997 spiflash_bus_dat_w[13]
.sym 31998 spiflash_bus_adr[9]
.sym 32000 $abc$60912$n4492
.sym 32001 spiflash_bus_dat_w[16]
.sym 32002 spiflash_bus_adr[2]
.sym 32003 spiflash_bus_dat_w[21]
.sym 32009 sram_bus_dat_w[5]
.sym 32010 spiflash_bus_adr[11]
.sym 32012 sram_bus_dat_w[6]
.sym 32013 storage[8][1]
.sym 32014 spiflash_bus_adr[10]
.sym 32015 storage[14][5]
.sym 32016 storage[12][2]
.sym 32017 storage[12][5]
.sym 32018 storage[10][5]
.sym 32019 storage[10][1]
.sym 32020 $abc$60912$n11026
.sym 32021 sram_bus_dat_w[2]
.sym 32024 spiflash_bus_adr[9]
.sym 32027 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32030 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32034 $abc$60912$n8795
.sym 32035 storage[8][5]
.sym 32036 $abc$60912$n8835_1
.sym 32040 storage[14][2]
.sym 32042 sram_bus_dat_w[5]
.sym 32048 storage[8][5]
.sym 32049 $abc$60912$n8835_1
.sym 32050 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32051 storage[10][5]
.sym 32054 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32055 storage[12][2]
.sym 32056 storage[14][2]
.sym 32057 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32060 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32061 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32062 storage[12][5]
.sym 32063 storage[14][5]
.sym 32066 storage[8][1]
.sym 32067 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32068 $abc$60912$n8795
.sym 32069 storage[10][1]
.sym 32072 sram_bus_dat_w[6]
.sym 32079 spiflash_bus_adr[11]
.sym 32080 spiflash_bus_adr[9]
.sym 32081 spiflash_bus_adr[10]
.sym 32086 sram_bus_dat_w[2]
.sym 32088 $abc$60912$n11026
.sym 32089 sys_clk_$glb_clk
.sym 32092 $abc$60912$n9043
.sym 32094 $abc$60912$n9041
.sym 32096 $abc$60912$n9039
.sym 32098 $abc$60912$n9037
.sym 32099 $abc$60912$n5591_1
.sym 32103 $abc$60912$n927
.sym 32104 picorv32.reg_op2[18]
.sym 32105 sram_bus_dat_w[3]
.sym 32106 sram_bus_dat_w[5]
.sym 32108 $abc$60912$n6126_1
.sym 32110 $abc$60912$n7975_1
.sym 32111 storage[14][5]
.sym 32112 $abc$60912$n8592_1
.sym 32113 $abc$60912$n5148_1
.sym 32114 basesoc_uart_phy_rx_busy
.sym 32115 spiflash_bus_adr[7]
.sym 32117 $abc$60912$n5538
.sym 32118 $abc$60912$n5586
.sym 32121 $abc$60912$n5324
.sym 32122 $abc$60912$n11017
.sym 32123 sys_rst
.sym 32124 $abc$60912$n5639
.sym 32125 spiflash_bus_adr[8]
.sym 32134 sram_bus_dat_w[0]
.sym 32142 $abc$60912$n5586
.sym 32144 sram_bus_dat_w[5]
.sym 32145 $abc$60912$n8819
.sym 32150 $abc$60912$n10996
.sym 32151 storage[10][5]
.sym 32153 slave_sel[2]
.sym 32165 sram_bus_dat_w[0]
.sym 32173 storage[10][5]
.sym 32177 $abc$60912$n8819
.sym 32183 slave_sel[2]
.sym 32204 $abc$60912$n5586
.sym 32207 sram_bus_dat_w[5]
.sym 32211 $abc$60912$n10996
.sym 32212 sys_clk_$glb_clk
.sym 32215 $abc$60912$n9035
.sym 32217 $abc$60912$n9033
.sym 32219 $abc$60912$n9031
.sym 32221 $abc$60912$n9028
.sym 32223 $abc$60912$n9039
.sym 32227 spiflash_bus_adr[8]
.sym 32230 $abc$60912$n5075
.sym 32231 spiflash_bus_adr[2]
.sym 32232 storage[8][1]
.sym 32236 storage[8][2]
.sym 32242 spiflash_bus_adr[1]
.sym 32247 $PACKER_VCC_NET_$glb_clk
.sym 32248 spiflash_bus_adr[1]
.sym 32261 $abc$60912$n5146
.sym 32262 $abc$60912$n5148_1
.sym 32268 sram_bus_dat_w[5]
.sym 32276 $abc$60912$n10656
.sym 32278 spiflash_bus_adr[7]
.sym 32281 $abc$60912$n5324
.sym 32282 $abc$60912$n11017
.sym 32283 sys_rst
.sym 32285 sram_bus_dat_w[3]
.sym 32289 sram_bus_dat_w[3]
.sym 32294 $abc$60912$n5148_1
.sym 32296 sys_rst
.sym 32297 $abc$60912$n5146
.sym 32308 spiflash_bus_adr[7]
.sym 32321 sram_bus_dat_w[5]
.sym 32325 $abc$60912$n10656
.sym 32330 $abc$60912$n5324
.sym 32334 $abc$60912$n11017
.sym 32335 sys_clk_$glb_clk
.sym 32346 $abc$60912$n9031
.sym 32353 $abc$60912$n4633
.sym 32354 $PACKER_VCC_NET_$glb_clk
.sym 32356 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 32358 $abc$60912$n9035
.sym 32359 $PACKER_VCC_NET_$glb_clk
.sym 32360 spiflash_bus_dat_w[17]
.sym 32362 $abc$60912$n10656
.sym 32363 $abc$60912$n9033
.sym 32367 spiflash_bus_adr[6]
.sym 32379 sram_bus_dat_w[2]
.sym 32380 $abc$60912$n11028
.sym 32384 sram_bus_dat_w[5]
.sym 32389 picorv32.reg_op2[29]
.sym 32413 picorv32.reg_op2[29]
.sym 32417 sram_bus_dat_w[2]
.sym 32449 sram_bus_dat_w[5]
.sym 32457 $abc$60912$n11028
.sym 32458 sys_clk_$glb_clk
.sym 32475 picorv32.reg_op2[29]
.sym 32482 $abc$60912$n11
.sym 32483 sram_bus_dat_w[2]
.sym 32511 $abc$60912$n4478
.sym 32532 $abc$60912$n4763
.sym 32555 $abc$60912$n4763
.sym 32573 $abc$60912$n4478
.sym 32595 $abc$60912$n4478
.sym 32603 user_led0
.sym 32687 picorv32.pcpi_mul.mul_waiting
.sym 32799 spiflash_bus_adr[0]
.sym 32936 $abc$60912$n6069_1
.sym 32945 picorv32.reg_op1[21]
.sym 32951 spiflash_bus_dat_w[31]
.sym 32957 spiflash_bus_adr[3]
.sym 32999 picorv32.pcpi_div.divisor[7]
.sym 33002 picorv32.pcpi_div.divisor[6]
.sym 33004 picorv32.pcpi_div.divisor[5]
.sym 33037 $abc$60912$n4703
.sym 33038 $abc$60912$n7673
.sym 33039 $abc$60912$n7673
.sym 33045 picorv32.pcpi_mul.mul_waiting
.sym 33053 picorv32.pcpi_mul_rd[15]
.sym 33055 $abc$60912$n6898
.sym 33064 spiflash_bus_dat_w[30]
.sym 33103 $abc$60912$n5534
.sym 33104 $abc$60912$n10676
.sym 33106 $abc$60912$n4784_1
.sym 33107 picorv32.pcpi_mul_rd[15]
.sym 33108 $abc$60912$n6887
.sym 33140 picorv32.reg_op2[15]
.sym 33141 picorv32.reg_op2[15]
.sym 33142 spiflash_bus_adr[3]
.sym 33152 spiflash_bus_adr[5]
.sym 33155 spiflash_bus_adr[6]
.sym 33157 spiflash_bus_dat_w[26]
.sym 33158 spiflash_bus_adr[6]
.sym 33162 $abc$60912$n6887
.sym 33164 basesoc_sram_we[3]
.sym 33166 $abc$60912$n6949
.sym 33167 $PACKER_VCC_NET_$glb_clk
.sym 33172 spiflash_bus_adr[6]
.sym 33173 spiflash_bus_dat_w[28]
.sym 33175 $PACKER_VCC_NET_$glb_clk
.sym 33179 spiflash_bus_adr[2]
.sym 33180 spiflash_bus_dat_w[31]
.sym 33182 spiflash_bus_adr[7]
.sym 33183 spiflash_bus_adr[0]
.sym 33184 spiflash_bus_adr[5]
.sym 33186 spiflash_bus_adr[3]
.sym 33188 spiflash_bus_adr[8]
.sym 33189 $abc$60912$n5534
.sym 33193 spiflash_bus_adr[1]
.sym 33200 spiflash_bus_dat_w[29]
.sym 33201 spiflash_bus_adr[4]
.sym 33202 spiflash_bus_dat_w[30]
.sym 33208 $abc$60912$n6890
.sym 33210 $abc$60912$n5292
.sym 33219 spiflash_bus_adr[0]
.sym 33220 spiflash_bus_adr[1]
.sym 33222 spiflash_bus_adr[2]
.sym 33223 spiflash_bus_adr[3]
.sym 33224 spiflash_bus_adr[4]
.sym 33225 spiflash_bus_adr[5]
.sym 33226 spiflash_bus_adr[6]
.sym 33227 spiflash_bus_adr[7]
.sym 33228 spiflash_bus_adr[8]
.sym 33230 sys_clk_$glb_clk
.sym 33231 $abc$60912$n5534
.sym 33232 $PACKER_VCC_NET_$glb_clk
.sym 33233 spiflash_bus_dat_w[29]
.sym 33235 spiflash_bus_dat_w[30]
.sym 33237 spiflash_bus_dat_w[31]
.sym 33239 spiflash_bus_dat_w[28]
.sym 33242 $abc$60912$n5333
.sym 33245 $abc$60912$n4954
.sym 33247 spiflash_bus_dat_w[28]
.sym 33248 $abc$60912$n10676
.sym 33249 picorv32.pcpi_div.dividend[24]
.sym 33252 $abc$60912$n4954
.sym 33253 $abc$60912$n5287
.sym 33254 picorv32.pcpi_mul.rd[15]
.sym 33255 $abc$60912$n6203
.sym 33257 $PACKER_GND_NET
.sym 33260 $abc$60912$n6907
.sym 33261 spiflash_bus_dat_w[27]
.sym 33263 $abc$60912$n4784_1
.sym 33267 spiflash_bus_dat_w[27]
.sym 33269 $PACKER_VCC_NET_$glb_clk
.sym 33273 spiflash_bus_dat_w[27]
.sym 33274 spiflash_bus_adr[0]
.sym 33275 spiflash_bus_dat_w[25]
.sym 33277 $PACKER_VCC_NET_$glb_clk
.sym 33283 spiflash_bus_adr[2]
.sym 33285 spiflash_bus_adr[8]
.sym 33291 spiflash_bus_adr[1]
.sym 33293 spiflash_bus_adr[3]
.sym 33295 spiflash_bus_dat_w[26]
.sym 33296 spiflash_bus_adr[6]
.sym 33298 spiflash_bus_adr[5]
.sym 33300 $abc$60912$n6887
.sym 33301 spiflash_bus_adr[4]
.sym 33302 spiflash_bus_adr[7]
.sym 33304 spiflash_bus_dat_w[24]
.sym 33305 spiflash_bus_adr[2]
.sym 33306 $abc$60912$n7473
.sym 33307 $abc$60912$n4751_1
.sym 33308 $abc$60912$n4769
.sym 33309 $abc$60912$n4750
.sym 33310 $abc$60912$n6949
.sym 33311 $PACKER_GND_NET
.sym 33312 $abc$60912$n8513
.sym 33321 spiflash_bus_adr[0]
.sym 33322 spiflash_bus_adr[1]
.sym 33324 spiflash_bus_adr[2]
.sym 33325 spiflash_bus_adr[3]
.sym 33326 spiflash_bus_adr[4]
.sym 33327 spiflash_bus_adr[5]
.sym 33328 spiflash_bus_adr[6]
.sym 33329 spiflash_bus_adr[7]
.sym 33330 spiflash_bus_adr[8]
.sym 33332 sys_clk_$glb_clk
.sym 33333 $abc$60912$n6887
.sym 33334 spiflash_bus_dat_w[24]
.sym 33336 spiflash_bus_dat_w[25]
.sym 33338 spiflash_bus_dat_w[26]
.sym 33340 spiflash_bus_dat_w[27]
.sym 33342 $PACKER_VCC_NET_$glb_clk
.sym 33351 $abc$60912$n10672
.sym 33355 $abc$60912$n9181
.sym 33357 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 33359 spiflash_bus_dat_w[31]
.sym 33360 $abc$60912$n4758_1
.sym 33361 spiflash_bus_dat_w[30]
.sym 33362 $abc$60912$n6889
.sym 33365 $abc$60912$n6890
.sym 33366 $abc$60912$n4667
.sym 33368 spiflash_bus_adr[7]
.sym 33369 spiflash_bus_adr[6]
.sym 33370 spiflash_bus_adr[3]
.sym 33371 $PACKER_VCC_NET_$glb_clk
.sym 33375 spiflash_bus_dat_w[28]
.sym 33376 spiflash_bus_adr[4]
.sym 33379 $PACKER_VCC_NET_$glb_clk
.sym 33381 spiflash_bus_adr[1]
.sym 33384 spiflash_bus_dat_w[31]
.sym 33385 spiflash_bus_adr[6]
.sym 33386 spiflash_bus_dat_w[30]
.sym 33387 spiflash_bus_adr[8]
.sym 33388 spiflash_bus_dat_w[29]
.sym 33389 spiflash_bus_adr[2]
.sym 33390 spiflash_bus_adr[3]
.sym 33391 spiflash_bus_adr[7]
.sym 33393 spiflash_bus_adr[5]
.sym 33396 spiflash_bus_adr[0]
.sym 33402 $abc$60912$n5538
.sym 33408 $abc$60912$n4885
.sym 33409 $abc$60912$n6911
.sym 33410 $abc$60912$n6899
.sym 33411 $abc$60912$n6905
.sym 33412 $abc$60912$n6908
.sym 33413 $abc$60912$n4781_1
.sym 33414 $abc$60912$n4757
.sym 33423 spiflash_bus_adr[0]
.sym 33424 spiflash_bus_adr[1]
.sym 33426 spiflash_bus_adr[2]
.sym 33427 spiflash_bus_adr[3]
.sym 33428 spiflash_bus_adr[4]
.sym 33429 spiflash_bus_adr[5]
.sym 33430 spiflash_bus_adr[6]
.sym 33431 spiflash_bus_adr[7]
.sym 33432 spiflash_bus_adr[8]
.sym 33434 sys_clk_$glb_clk
.sym 33435 $abc$60912$n5538
.sym 33436 $PACKER_VCC_NET_$glb_clk
.sym 33437 spiflash_bus_dat_w[29]
.sym 33439 spiflash_bus_dat_w[30]
.sym 33441 spiflash_bus_dat_w[31]
.sym 33443 spiflash_bus_dat_w[28]
.sym 33449 $abc$60912$n7646
.sym 33452 picorv32.cpuregs_rs1[24]
.sym 33453 spiflash_bus_adr[8]
.sym 33454 basesoc_sram_we[3]
.sym 33455 spiflash_bus_adr[8]
.sym 33456 picorv32.pcpi_div.outsign
.sym 33459 spiflash_bus_dat_w[28]
.sym 33462 $abc$60912$n4765_1
.sym 33464 spiflash_bus_dat_w[30]
.sym 33465 $abc$60912$n4750
.sym 33466 $abc$60912$n4781_1
.sym 33467 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 33469 $PACKER_GND_NET
.sym 33471 $abc$60912$n6898
.sym 33472 $abc$60912$n4667
.sym 33473 $PACKER_VCC_NET_$glb_clk
.sym 33477 spiflash_bus_dat_w[25]
.sym 33481 $PACKER_VCC_NET_$glb_clk
.sym 33484 spiflash_bus_adr[4]
.sym 33485 spiflash_bus_adr[2]
.sym 33488 spiflash_bus_adr[1]
.sym 33490 spiflash_bus_dat_w[27]
.sym 33492 spiflash_bus_adr[5]
.sym 33493 spiflash_bus_dat_w[24]
.sym 33499 spiflash_bus_dat_w[26]
.sym 33503 spiflash_bus_adr[0]
.sym 33504 $abc$60912$n6949
.sym 33505 spiflash_bus_adr[8]
.sym 33506 spiflash_bus_adr[7]
.sym 33507 spiflash_bus_adr[6]
.sym 33508 spiflash_bus_adr[3]
.sym 33509 $abc$60912$n4770
.sym 33510 $abc$60912$n4776
.sym 33511 storage[6][1]
.sym 33512 $abc$60912$n4780
.sym 33513 $abc$60912$n4752_1
.sym 33514 $abc$60912$n4743
.sym 33515 storage[6][4]
.sym 33516 $abc$60912$n4761
.sym 33525 spiflash_bus_adr[0]
.sym 33526 spiflash_bus_adr[1]
.sym 33528 spiflash_bus_adr[2]
.sym 33529 spiflash_bus_adr[3]
.sym 33530 spiflash_bus_adr[4]
.sym 33531 spiflash_bus_adr[5]
.sym 33532 spiflash_bus_adr[6]
.sym 33533 spiflash_bus_adr[7]
.sym 33534 spiflash_bus_adr[8]
.sym 33536 sys_clk_$glb_clk
.sym 33537 $abc$60912$n6949
.sym 33538 spiflash_bus_dat_w[24]
.sym 33540 spiflash_bus_dat_w[25]
.sym 33542 spiflash_bus_dat_w[26]
.sym 33544 spiflash_bus_dat_w[27]
.sym 33546 $PACKER_VCC_NET_$glb_clk
.sym 33551 $abc$60912$n4759
.sym 33554 spiflash_bus_adr[4]
.sym 33556 spiflash_bus_adr[1]
.sym 33557 picorv32.pcpi_mul_rd[24]
.sym 33558 spiflash_bus_dat_w[29]
.sym 33559 picorv32.pcpi_mul_rd[12]
.sym 33560 spiflash_bus_adr[4]
.sym 33562 $abc$60912$n6911
.sym 33564 spiflash_bus_dat_w[28]
.sym 33565 spiflash_bus_dat_w[26]
.sym 33566 $abc$60912$n4779_1
.sym 33567 $abc$60912$n6915
.sym 33568 spiflash_bus_dat_w[26]
.sym 33569 $abc$60912$n6908
.sym 33570 $abc$60912$n6949
.sym 33571 $abc$60912$n4748
.sym 33574 spiflash_bus_adr[6]
.sym 33575 $PACKER_VCC_NET_$glb_clk
.sym 33579 spiflash_bus_dat_w[28]
.sym 33580 spiflash_bus_adr[4]
.sym 33581 $abc$60912$n5639
.sym 33583 $PACKER_VCC_NET_$glb_clk
.sym 33585 spiflash_bus_adr[5]
.sym 33590 spiflash_bus_adr[7]
.sym 33591 spiflash_bus_adr[2]
.sym 33595 spiflash_bus_dat_w[31]
.sym 33596 spiflash_bus_adr[0]
.sym 33597 spiflash_bus_adr[3]
.sym 33598 spiflash_bus_adr[6]
.sym 33601 spiflash_bus_dat_w[30]
.sym 33603 spiflash_bus_adr[8]
.sym 33608 spiflash_bus_dat_w[29]
.sym 33610 spiflash_bus_adr[1]
.sym 33611 $abc$60912$n4765_1
.sym 33612 $abc$60912$n4775
.sym 33613 $abc$60912$n4748
.sym 33614 $abc$60912$n4883_1
.sym 33615 $abc$60912$n4777_1
.sym 33616 storage[1][1]
.sym 33617 storage[1][7]
.sym 33618 $abc$60912$n4738_1
.sym 33627 spiflash_bus_adr[0]
.sym 33628 spiflash_bus_adr[1]
.sym 33630 spiflash_bus_adr[2]
.sym 33631 spiflash_bus_adr[3]
.sym 33632 spiflash_bus_adr[4]
.sym 33633 spiflash_bus_adr[5]
.sym 33634 spiflash_bus_adr[6]
.sym 33635 spiflash_bus_adr[7]
.sym 33636 spiflash_bus_adr[8]
.sym 33638 sys_clk_$glb_clk
.sym 33639 $abc$60912$n5639
.sym 33640 $PACKER_VCC_NET_$glb_clk
.sym 33641 spiflash_bus_dat_w[29]
.sym 33643 spiflash_bus_dat_w[30]
.sym 33645 spiflash_bus_dat_w[31]
.sym 33647 spiflash_bus_dat_w[28]
.sym 33649 picorv32.reg_op2[11]
.sym 33650 $abc$60912$n8999
.sym 33652 picorv32.reg_op2[11]
.sym 33654 $abc$60912$n4621
.sym 33655 spiflash_bus_dat_w[26]
.sym 33656 spiflash_bus_dat_w[28]
.sym 33657 $abc$60912$n5639
.sym 33658 spiflash_bus_adr[7]
.sym 33659 spiflash_bus_adr[4]
.sym 33660 $abc$60912$n6902
.sym 33661 spiflash_bus_adr[5]
.sym 33663 $abc$60912$n9181
.sym 33664 storage[6][1]
.sym 33665 $abc$60912$n2701
.sym 33666 $abc$60912$n4744
.sym 33667 $abc$60912$n4749
.sym 33668 storage[1][1]
.sym 33669 $abc$60912$n4752_1
.sym 33670 $abc$60912$n4739
.sym 33671 spiflash_bus_dat_w[27]
.sym 33672 $abc$60912$n6899
.sym 33674 $abc$60912$n4885
.sym 33675 $abc$60912$n4784_1
.sym 33676 $abc$60912$n6911
.sym 33677 $PACKER_VCC_NET_$glb_clk
.sym 33682 spiflash_bus_adr[4]
.sym 33683 spiflash_bus_dat_w[25]
.sym 33685 $PACKER_VCC_NET_$glb_clk
.sym 33692 spiflash_bus_dat_w[24]
.sym 33693 spiflash_bus_adr[8]
.sym 33695 spiflash_bus_adr[2]
.sym 33696 spiflash_bus_dat_w[27]
.sym 33699 spiflash_bus_adr[1]
.sym 33701 spiflash_bus_adr[3]
.sym 33703 spiflash_bus_adr[7]
.sym 33704 spiflash_bus_adr[6]
.sym 33706 spiflash_bus_dat_w[26]
.sym 33708 $abc$60912$n8529
.sym 33710 spiflash_bus_adr[5]
.sym 33711 spiflash_bus_adr[0]
.sym 33713 $abc$60912$n4747_1
.sym 33714 $abc$60912$n4753_1
.sym 33715 $abc$60912$n4888
.sym 33716 $abc$60912$n4784_1
.sym 33717 $abc$60912$n4740
.sym 33718 storage[6][6]
.sym 33719 $abc$60912$n4758_1
.sym 33720 $abc$60912$n4749
.sym 33729 spiflash_bus_adr[0]
.sym 33730 spiflash_bus_adr[1]
.sym 33732 spiflash_bus_adr[2]
.sym 33733 spiflash_bus_adr[3]
.sym 33734 spiflash_bus_adr[4]
.sym 33735 spiflash_bus_adr[5]
.sym 33736 spiflash_bus_adr[6]
.sym 33737 spiflash_bus_adr[7]
.sym 33738 spiflash_bus_adr[8]
.sym 33740 sys_clk_$glb_clk
.sym 33741 $abc$60912$n8529
.sym 33742 spiflash_bus_dat_w[24]
.sym 33744 spiflash_bus_dat_w[25]
.sym 33746 spiflash_bus_dat_w[26]
.sym 33748 spiflash_bus_dat_w[27]
.sym 33750 $PACKER_VCC_NET_$glb_clk
.sym 33751 storage_1[9][2]
.sym 33752 $abc$60912$n7473
.sym 33754 picorv32.reg_op2[26]
.sym 33755 slave_sel_r[0]
.sym 33756 $abc$60912$n4886_1
.sym 33757 $abc$60912$n4887_1
.sym 33758 $abc$60912$n4766
.sym 33759 $abc$60912$n4954
.sym 33760 sram_bus_dat_w[1]
.sym 33761 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 33763 $abc$60912$n11001
.sym 33764 $abc$60912$n4884_1
.sym 33765 $abc$60912$n4954
.sym 33766 spiflash_bus_adr[4]
.sym 33767 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 33768 spiflash_bus_adr[7]
.sym 33769 spiflash_bus_dat_w[30]
.sym 33770 $abc$60912$n6914
.sym 33771 spiflash_bus_dat_w[31]
.sym 33772 $abc$60912$n4758_1
.sym 33773 $abc$60912$n6945
.sym 33774 $abc$60912$n11011
.sym 33775 sram_bus_dat_w[0]
.sym 33776 spiflash_bus_adr[6]
.sym 33777 spiflash_bus_dat_w[31]
.sym 33778 $abc$60912$n11013
.sym 33779 $PACKER_VCC_NET_$glb_clk
.sym 33783 spiflash_bus_dat_w[31]
.sym 33784 spiflash_bus_adr[8]
.sym 33786 spiflash_bus_adr[6]
.sym 33787 $PACKER_VCC_NET_$glb_clk
.sym 33794 spiflash_bus_dat_w[30]
.sym 33795 spiflash_bus_adr[4]
.sym 33796 spiflash_bus_dat_w[29]
.sym 33797 spiflash_bus_adr[2]
.sym 33798 spiflash_bus_adr[3]
.sym 33799 spiflash_bus_adr[7]
.sym 33801 spiflash_bus_dat_w[28]
.sym 33804 spiflash_bus_adr[0]
.sym 33805 spiflash_bus_adr[5]
.sym 33810 $abc$60912$n5535
.sym 33814 spiflash_bus_adr[1]
.sym 33815 $abc$60912$n4744
.sym 33816 $abc$60912$n4771_1
.sym 33817 storage[5][2]
.sym 33818 $abc$60912$n4762
.sym 33819 $abc$60912$n8803_1
.sym 33820 $abc$60912$n4778_1
.sym 33821 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 33822 spiflash_bus_adr[1]
.sym 33831 spiflash_bus_adr[0]
.sym 33832 spiflash_bus_adr[1]
.sym 33834 spiflash_bus_adr[2]
.sym 33835 spiflash_bus_adr[3]
.sym 33836 spiflash_bus_adr[4]
.sym 33837 spiflash_bus_adr[5]
.sym 33838 spiflash_bus_adr[6]
.sym 33839 spiflash_bus_adr[7]
.sym 33840 spiflash_bus_adr[8]
.sym 33842 sys_clk_$glb_clk
.sym 33843 $abc$60912$n5535
.sym 33844 $PACKER_VCC_NET_$glb_clk
.sym 33845 spiflash_bus_dat_w[29]
.sym 33847 spiflash_bus_dat_w[30]
.sym 33849 spiflash_bus_dat_w[31]
.sym 33851 spiflash_bus_dat_w[28]
.sym 33853 picorv32.reg_op2[17]
.sym 33854 picorv32.reg_op1[16]
.sym 33857 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 33858 $abc$60912$n6105_1
.sym 33859 $abc$60912$n11072
.sym 33861 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 33862 $abc$60912$n6889
.sym 33863 $abc$60912$n8787
.sym 33864 basesoc_sram_we[3]
.sym 33865 sram_bus_dat_w[2]
.sym 33868 $abc$60912$n4888
.sym 33870 $abc$60912$n8803_1
.sym 33871 $abc$60912$n6939
.sym 33872 $abc$60912$n7962
.sym 33875 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 33876 spiflash_bus_dat_w[30]
.sym 33879 $abc$60912$n4785
.sym 33880 picorv32.reg_op2[29]
.sym 33881 $PACKER_VCC_NET_$glb_clk
.sym 33885 spiflash_bus_adr[1]
.sym 33886 spiflash_bus_adr[4]
.sym 33887 $abc$60912$n6913
.sym 33889 $PACKER_VCC_NET_$glb_clk
.sym 33891 spiflash_bus_adr[7]
.sym 33892 spiflash_bus_adr[6]
.sym 33896 spiflash_bus_dat_w[27]
.sym 33898 spiflash_bus_adr[5]
.sym 33902 spiflash_bus_adr[8]
.sym 33903 spiflash_bus_dat_w[24]
.sym 33910 spiflash_bus_adr[3]
.sym 33911 spiflash_bus_adr[0]
.sym 33913 spiflash_bus_adr[2]
.sym 33914 spiflash_bus_dat_w[26]
.sym 33916 spiflash_bus_dat_w[25]
.sym 33918 spiflash_bus_adr[3]
.sym 33919 $abc$60912$n4756
.sym 33920 $abc$60912$n6931
.sym 33922 picorv32.reg_op2[30]
.sym 33923 csrbank3_load0_w[2]
.sym 33924 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 33933 spiflash_bus_adr[0]
.sym 33934 spiflash_bus_adr[1]
.sym 33936 spiflash_bus_adr[2]
.sym 33937 spiflash_bus_adr[3]
.sym 33938 spiflash_bus_adr[4]
.sym 33939 spiflash_bus_adr[5]
.sym 33940 spiflash_bus_adr[6]
.sym 33941 spiflash_bus_adr[7]
.sym 33942 spiflash_bus_adr[8]
.sym 33944 sys_clk_$glb_clk
.sym 33945 $abc$60912$n6913
.sym 33946 spiflash_bus_dat_w[24]
.sym 33948 spiflash_bus_dat_w[25]
.sym 33950 spiflash_bus_dat_w[26]
.sym 33952 spiflash_bus_dat_w[27]
.sym 33954 $PACKER_VCC_NET_$glb_clk
.sym 33955 spiflash_sr[24]
.sym 33956 $abc$60912$n4540
.sym 33958 spiflash_sr[24]
.sym 33959 $abc$60912$n2702
.sym 33961 picorv32.reg_op2[18]
.sym 33962 picorv32.reg_op2[26]
.sym 33963 $abc$60912$n6933
.sym 33964 sram_bus_dat_w[1]
.sym 33966 sram_bus_dat_w[2]
.sym 33967 $abc$60912$n6919
.sym 33969 spiflash_bus_adr[1]
.sym 33971 spiflash_bus_dat_w[28]
.sym 33972 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 33973 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 33975 picorv32.reg_op2[13]
.sym 33976 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 33978 $abc$60912$n11004
.sym 33979 picorv32.reg_op2[6]
.sym 33980 spiflash_bus_dat_w[26]
.sym 33981 picorv32.reg_op2[21]
.sym 33982 spiflash_bus_dat_w[26]
.sym 33983 $PACKER_VCC_NET_$glb_clk
.sym 33991 $PACKER_VCC_NET_$glb_clk
.sym 33993 spiflash_bus_adr[5]
.sym 33994 spiflash_bus_adr[6]
.sym 33996 spiflash_bus_dat_w[28]
.sym 33997 spiflash_bus_adr[2]
.sym 33998 spiflash_bus_adr[3]
.sym 33999 spiflash_bus_adr[4]
.sym 34000 spiflash_bus_adr[7]
.sym 34004 spiflash_bus_adr[0]
.sym 34005 $abc$60912$n5537
.sym 34007 spiflash_bus_dat_w[31]
.sym 34014 spiflash_bus_dat_w[30]
.sym 34015 spiflash_bus_adr[8]
.sym 34016 spiflash_bus_dat_w[29]
.sym 34018 spiflash_bus_adr[1]
.sym 34019 $abc$60912$n5946_1
.sym 34020 picorv32.reg_op2[20]
.sym 34021 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 34022 picorv32.pcpi_mul.rs2[22]
.sym 34023 $abc$60912$n7957
.sym 34024 picorv32.reg_op2[1]
.sym 34025 $abc$60912$n13
.sym 34026 picorv32.reg_op2[29]
.sym 34035 spiflash_bus_adr[0]
.sym 34036 spiflash_bus_adr[1]
.sym 34038 spiflash_bus_adr[2]
.sym 34039 spiflash_bus_adr[3]
.sym 34040 spiflash_bus_adr[4]
.sym 34041 spiflash_bus_adr[5]
.sym 34042 spiflash_bus_adr[6]
.sym 34043 spiflash_bus_adr[7]
.sym 34044 spiflash_bus_adr[8]
.sym 34046 sys_clk_$glb_clk
.sym 34047 $abc$60912$n5537
.sym 34048 $PACKER_VCC_NET_$glb_clk
.sym 34049 spiflash_bus_dat_w[29]
.sym 34051 spiflash_bus_dat_w[30]
.sym 34053 spiflash_bus_dat_w[31]
.sym 34055 spiflash_bus_dat_w[28]
.sym 34058 picorv32.reg_op2[22]
.sym 34059 spiflash_bus_adr[0]
.sym 34061 $abc$60912$n11015
.sym 34063 $abc$60912$n9181
.sym 34064 $abc$60912$n11032
.sym 34065 storage_1[8][6]
.sym 34066 spiflash_bus_dat_w[14]
.sym 34067 spiflash_bus_adr[4]
.sym 34068 spiflash_bus_adr[6]
.sym 34070 picorv32.reg_op2[8]
.sym 34072 sram_bus_dat_w[2]
.sym 34073 spiflash_bus_dat_w[27]
.sym 34074 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 34075 $abc$60912$n4734
.sym 34077 sram_bus_dat_w[3]
.sym 34079 csrbank3_reload3_w[0]
.sym 34080 $abc$60912$n4650
.sym 34081 csrbank3_load0_w[2]
.sym 34082 storage[5][7]
.sym 34083 $abc$60912$n5946_1
.sym 34084 storage[1][1]
.sym 34085 $PACKER_VCC_NET_$glb_clk
.sym 34090 spiflash_bus_adr[8]
.sym 34091 spiflash_bus_dat_w[25]
.sym 34093 $PACKER_VCC_NET_$glb_clk
.sym 34095 spiflash_bus_adr[5]
.sym 34096 spiflash_bus_adr[2]
.sym 34098 spiflash_bus_dat_w[27]
.sym 34100 $abc$60912$n6931
.sym 34105 spiflash_bus_adr[7]
.sym 34107 spiflash_bus_adr[1]
.sym 34108 spiflash_bus_adr[4]
.sym 34109 spiflash_bus_adr[3]
.sym 34111 spiflash_bus_dat_w[24]
.sym 34112 spiflash_bus_adr[6]
.sym 34119 spiflash_bus_adr[0]
.sym 34120 spiflash_bus_dat_w[26]
.sym 34121 spiflash_bus_adr[7]
.sym 34122 csrbank3_reload3_w[0]
.sym 34123 csrbank3_reload3_w[6]
.sym 34124 csrbank3_reload3_w[7]
.sym 34125 $abc$60912$n8103_1
.sym 34126 $abc$60912$n8851_1
.sym 34127 $abc$60912$n11008
.sym 34137 spiflash_bus_adr[0]
.sym 34138 spiflash_bus_adr[1]
.sym 34140 spiflash_bus_adr[2]
.sym 34141 spiflash_bus_adr[3]
.sym 34142 spiflash_bus_adr[4]
.sym 34143 spiflash_bus_adr[5]
.sym 34144 spiflash_bus_adr[6]
.sym 34145 spiflash_bus_adr[7]
.sym 34146 spiflash_bus_adr[8]
.sym 34148 sys_clk_$glb_clk
.sym 34149 $abc$60912$n6931
.sym 34150 spiflash_bus_dat_w[24]
.sym 34152 spiflash_bus_dat_w[25]
.sym 34154 spiflash_bus_dat_w[26]
.sym 34156 spiflash_bus_dat_w[27]
.sym 34158 $PACKER_VCC_NET_$glb_clk
.sym 34160 storage[9][2]
.sym 34161 $abc$60912$n6152
.sym 34163 picorv32.reg_op2[19]
.sym 34164 $abc$60912$n13
.sym 34168 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 34170 picorv32.pcpi_mul.rs2[21]
.sym 34171 spiflash_bus_adr[5]
.sym 34172 picorv32.reg_op2[20]
.sym 34173 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 34174 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 34175 sram_bus_dat_w[0]
.sym 34176 spiflash_bus_adr[7]
.sym 34177 spiflash_bus_dat_w[30]
.sym 34178 picorv32.mem_wordsize[2]
.sym 34179 $abc$60912$n7796_1
.sym 34180 $abc$60912$n11008
.sym 34181 picorv32.reg_op2[1]
.sym 34182 $abc$60912$n11011
.sym 34183 picorv32.reg_op2[14]
.sym 34184 picorv32.mem_wordsize[0]
.sym 34185 spiflash_bus_dat_w[31]
.sym 34186 $abc$60912$n11013
.sym 34223 $abc$60912$n6617_1
.sym 34224 spiflash_bus_dat_w[29]
.sym 34225 $abc$60912$n6615_1
.sym 34226 spiflash_bus_dat_w[31]
.sym 34227 $abc$60912$n6613_1
.sym 34228 sram_bus_dat_w[3]
.sym 34229 spiflash_bus_dat_w[10]
.sym 34230 spiflash_bus_dat_w[30]
.sym 34261 $abc$60912$n11060
.sym 34262 $abc$60912$n7673
.sym 34265 picorv32.reg_op1[19]
.sym 34266 $abc$60912$n11008
.sym 34267 $abc$60912$n11050
.sym 34268 csrbank3_reload3_w[7]
.sym 34269 spiflash_bus_dat_w[25]
.sym 34271 spiflash_bus_adr[8]
.sym 34272 csrbank1_scratch1_w[5]
.sym 34275 picorv32.reg_op2[14]
.sym 34276 picorv32.reg_op2[8]
.sym 34277 csrbank3_reload3_w[6]
.sym 34278 spiflash_bus_dat_w[0]
.sym 34279 picorv32.reg_op2[5]
.sym 34280 $abc$60912$n8801
.sym 34281 picorv32.reg_op2[2]
.sym 34282 picorv32.reg_op2[2]
.sym 34283 picorv32.reg_op2[20]
.sym 34284 spiflash_bus_dat_w[30]
.sym 34285 picorv32.reg_op2[7]
.sym 34286 slave_sel_r[2]
.sym 34287 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 34288 $abc$60912$n5148_1
.sym 34325 $abc$60912$n8815_1
.sym 34326 $abc$60912$n8108
.sym 34327 picorv32.reg_op2[7]
.sym 34328 storage[1][4]
.sym 34329 $abc$60912$n8117
.sym 34330 $abc$60912$n11013
.sym 34331 $abc$60912$n8852_1
.sym 34332 storage[1][3]
.sym 34363 spiflash_bus_dat_w[4]
.sym 34364 picorv32.reg_op2[15]
.sym 34365 $abc$60912$n5534
.sym 34366 spiflash_bus_adr[3]
.sym 34367 picorv32.reg_op2[15]
.sym 34368 spiflash_bus_dat_w[10]
.sym 34369 spiflash_bus_dat_w[13]
.sym 34370 spiflash_bus_dat_w[8]
.sym 34373 spiflash_bus_dat_w[8]
.sym 34374 $abc$60912$n7789_1
.sym 34375 picorv32.reg_op2[7]
.sym 34376 spiflash_bus_dat_w[29]
.sym 34377 sram_bus_dat_w[6]
.sym 34378 spiflash_bus_adr[1]
.sym 34379 picorv32.reg_op2[30]
.sym 34380 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 34381 $abc$60912$n6172
.sym 34382 $abc$60912$n11060
.sym 34383 basesoc_bus_wishbone_dat_r[4]
.sym 34384 $abc$60912$n8003_1
.sym 34385 slave_sel_r[1]
.sym 34387 spiflash_bus_dat_w[10]
.sym 34388 picorv32.reg_op2[13]
.sym 34390 picorv32.reg_op2[2]
.sym 34427 $abc$60912$n4694_1
.sym 34428 $abc$60912$n11028
.sym 34429 $abc$60912$n104
.sym 34430 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 34431 $abc$60912$n8117
.sym 34432 $abc$60912$n62
.sym 34433 $abc$60912$n11030
.sym 34434 $abc$60912$n6262
.sym 34465 picorv32.reg_op2[10]
.sym 34466 picorv32.reg_op2[23]
.sym 34470 $abc$60912$n8826
.sym 34471 picorv32.reg_op2[3]
.sym 34472 picorv32.reg_op1[30]
.sym 34473 spiflash_bus_dat_w[14]
.sym 34474 picorv32.reg_op2[31]
.sym 34475 slave_sel_r[2]
.sym 34476 $abc$60912$n8965
.sym 34477 sram_bus_dat_w[2]
.sym 34478 picorv32.reg_op2[28]
.sym 34479 storage[5][3]
.sym 34481 $abc$60912$n5826
.sym 34482 sram_bus_dat_w[3]
.sym 34483 $abc$60912$n8580_1
.sym 34485 spiflash_bus_dat_w[14]
.sym 34486 spiflash_bus_dat_w[9]
.sym 34487 storage_1[7][7]
.sym 34488 $abc$60912$n4666
.sym 34489 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 34490 $abc$60912$n5488
.sym 34491 spiflash_bus_dat_w[9]
.sym 34492 spiflash_bus_dat_w[9]
.sym 34529 spiflash_clk1
.sym 34530 sram_bus_dat_w[3]
.sym 34531 interface4_bank_bus_dat_r[6]
.sym 34532 $abc$60912$n8870_1
.sym 34533 $abc$60912$n8020_1
.sym 34534 $abc$60912$n6149
.sym 34535 $abc$60912$n8581_1
.sym 34536 sram_bus_adr[3]
.sym 34567 $abc$60912$n6098_1
.sym 34568 $abc$60912$n4683
.sym 34572 $abc$60912$n11030
.sym 34573 $abc$60912$n11009
.sym 34574 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 34575 spiflash_bus_dat_w[13]
.sym 34576 spiflash_bus_adr[2]
.sym 34578 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 34580 $abc$60912$n10635
.sym 34582 storage[9][0]
.sym 34583 $abc$60912$n104
.sym 34584 spiflash_bus_adr[6]
.sym 34585 storage[12][3]
.sym 34586 $abc$60912$n6150
.sym 34587 sram_bus_dat_w[1]
.sym 34588 spiflash_bus_adr[7]
.sym 34589 $abc$60912$n2702
.sym 34590 sram_bus_adr[3]
.sym 34591 $abc$60912$n11030
.sym 34592 sram_bus_dat_w[0]
.sym 34593 spiflash_bus_adr[3]
.sym 34594 spiflash_bus_dat_w[12]
.sym 34595 $PACKER_VCC_NET_$glb_clk
.sym 34599 spiflash_bus_adr[1]
.sym 34603 $PACKER_VCC_NET_$glb_clk
.sym 34605 spiflash_bus_dat_w[12]
.sym 34607 spiflash_bus_adr[6]
.sym 34610 $abc$60912$n5534
.sym 34611 spiflash_bus_adr[8]
.sym 34612 spiflash_bus_adr[3]
.sym 34615 spiflash_bus_adr[5]
.sym 34617 spiflash_bus_dat_w[14]
.sym 34618 spiflash_bus_adr[4]
.sym 34619 spiflash_bus_adr[7]
.sym 34620 spiflash_bus_adr[0]
.sym 34624 spiflash_bus_dat_w[15]
.sym 34628 spiflash_bus_dat_w[13]
.sym 34629 spiflash_bus_adr[2]
.sym 34631 $abc$60912$n5161
.sym 34632 storage[12][1]
.sym 34633 $abc$60912$n5165_1
.sym 34634 $abc$60912$n4666
.sym 34635 storage[12][4]
.sym 34636 storage[12][0]
.sym 34637 $abc$60912$n6129_1
.sym 34638 storage[12][3]
.sym 34647 spiflash_bus_adr[0]
.sym 34648 spiflash_bus_adr[1]
.sym 34650 spiflash_bus_adr[2]
.sym 34651 spiflash_bus_adr[3]
.sym 34652 spiflash_bus_adr[4]
.sym 34653 spiflash_bus_adr[5]
.sym 34654 spiflash_bus_adr[6]
.sym 34655 spiflash_bus_adr[7]
.sym 34656 spiflash_bus_adr[8]
.sym 34658 sys_clk_$glb_clk
.sym 34659 $abc$60912$n5534
.sym 34660 $PACKER_VCC_NET_$glb_clk
.sym 34661 spiflash_bus_dat_w[13]
.sym 34663 spiflash_bus_dat_w[14]
.sym 34665 spiflash_bus_dat_w[15]
.sym 34667 spiflash_bus_dat_w[12]
.sym 34669 picorv32.reg_op2[8]
.sym 34670 $abc$60912$n6149
.sym 34671 $abc$60912$n6149
.sym 34672 picorv32.reg_op2[8]
.sym 34673 spiflash_bus_adr[8]
.sym 34674 sys_rst
.sym 34675 $abc$60912$n6794_1
.sym 34676 $abc$60912$n8882_1
.sym 34677 sram_bus_dat_w[4]
.sym 34678 sram_bus_adr[3]
.sym 34679 spiflash_bus_adr[8]
.sym 34680 spiflash_clk1
.sym 34681 spiflash_bus_dat_w[10]
.sym 34682 spiflash_i
.sym 34684 $abc$60912$n8982
.sym 34685 spiflash_sr[7]
.sym 34686 picorv32.reg_op2[5]
.sym 34687 $abc$60912$n8468
.sym 34688 $abc$60912$n8801
.sym 34689 $abc$60912$n8462
.sym 34690 $abc$60912$n6129_1
.sym 34691 csrbank3_value3_w[2]
.sym 34693 spiflash_bus_adr[3]
.sym 34694 $abc$60912$n5161
.sym 34695 sram_bus_adr[3]
.sym 34696 $abc$60912$n6163
.sym 34697 $PACKER_VCC_NET_$glb_clk
.sym 34701 spiflash_bus_adr[5]
.sym 34703 spiflash_bus_adr[3]
.sym 34705 $PACKER_VCC_NET_$glb_clk
.sym 34710 spiflash_bus_adr[1]
.sym 34712 spiflash_bus_dat_w[8]
.sym 34715 spiflash_bus_adr[4]
.sym 34716 spiflash_bus_dat_w[10]
.sym 34718 spiflash_bus_adr[8]
.sym 34719 spiflash_bus_dat_w[9]
.sym 34720 spiflash_bus_adr[2]
.sym 34722 spiflash_bus_adr[6]
.sym 34723 spiflash_bus_dat_w[11]
.sym 34726 spiflash_bus_adr[7]
.sym 34727 spiflash_bus_adr[0]
.sym 34728 $abc$60912$n6149
.sym 34733 csrbank3_load3_w[2]
.sym 34734 $abc$60912$n6138_1
.sym 34735 $abc$60912$n6124_1
.sym 34736 $abc$60912$n6106_1
.sym 34737 $abc$60912$n5826
.sym 34738 $abc$60912$n6142
.sym 34739 csrbank3_load3_w[4]
.sym 34740 $abc$60912$n5340
.sym 34749 spiflash_bus_adr[0]
.sym 34750 spiflash_bus_adr[1]
.sym 34752 spiflash_bus_adr[2]
.sym 34753 spiflash_bus_adr[3]
.sym 34754 spiflash_bus_adr[4]
.sym 34755 spiflash_bus_adr[5]
.sym 34756 spiflash_bus_adr[6]
.sym 34757 spiflash_bus_adr[7]
.sym 34758 spiflash_bus_adr[8]
.sym 34760 sys_clk_$glb_clk
.sym 34761 $abc$60912$n6149
.sym 34762 spiflash_bus_dat_w[8]
.sym 34764 spiflash_bus_dat_w[9]
.sym 34766 spiflash_bus_dat_w[10]
.sym 34768 spiflash_bus_dat_w[11]
.sym 34770 $PACKER_VCC_NET_$glb_clk
.sym 34772 csrbank3_reload0_w[7]
.sym 34773 $PACKER_VCC_NET
.sym 34774 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 34775 spiflash_bus_adr[5]
.sym 34777 $abc$60912$n7951_1
.sym 34778 $abc$60912$n5083_1
.sym 34779 storage[10][0]
.sym 34780 picorv32.reg_op2[4]
.sym 34781 picorv32.reg_op2[27]
.sym 34782 $abc$60912$n5161
.sym 34783 sram_bus_dat_w[2]
.sym 34785 $abc$60912$n8906_1
.sym 34786 $abc$60912$n5165_1
.sym 34787 picorv32.reg_op2[28]
.sym 34788 storage_1[7][2]
.sym 34789 spiflash_bus_dat_w[11]
.sym 34790 basesoc_bus_wishbone_dat_r[4]
.sym 34791 $abc$60912$n6170
.sym 34792 slave_sel_r[1]
.sym 34793 $abc$60912$n8420
.sym 34794 $abc$60912$n6172
.sym 34795 $abc$60912$n5535
.sym 34796 sys_rst
.sym 34797 $abc$60912$n6206
.sym 34798 $abc$60912$n11060
.sym 34799 $PACKER_VCC_NET_$glb_clk
.sym 34803 spiflash_bus_dat_w[14]
.sym 34805 $abc$60912$n5535
.sym 34806 spiflash_bus_adr[4]
.sym 34807 $PACKER_VCC_NET_$glb_clk
.sym 34811 spiflash_bus_adr[6]
.sym 34812 spiflash_bus_adr[5]
.sym 34814 spiflash_bus_adr[7]
.sym 34816 spiflash_bus_dat_w[13]
.sym 34817 spiflash_bus_adr[2]
.sym 34820 spiflash_bus_adr[0]
.sym 34821 spiflash_bus_dat_w[12]
.sym 34823 spiflash_bus_adr[3]
.sym 34828 spiflash_bus_dat_w[15]
.sym 34830 spiflash_bus_adr[1]
.sym 34831 spiflash_bus_adr[8]
.sym 34835 storage[4][5]
.sym 34836 $abc$60912$n6128_1
.sym 34837 $abc$60912$n5317_1
.sym 34838 storage[4][6]
.sym 34839 $abc$60912$n5322
.sym 34840 $abc$60912$n5318_1
.sym 34841 $abc$60912$n6119_1
.sym 34842 $abc$60912$n4840
.sym 34851 spiflash_bus_adr[0]
.sym 34852 spiflash_bus_adr[1]
.sym 34854 spiflash_bus_adr[2]
.sym 34855 spiflash_bus_adr[3]
.sym 34856 spiflash_bus_adr[4]
.sym 34857 spiflash_bus_adr[5]
.sym 34858 spiflash_bus_adr[6]
.sym 34859 spiflash_bus_adr[7]
.sym 34860 spiflash_bus_adr[8]
.sym 34862 sys_clk_$glb_clk
.sym 34863 $abc$60912$n5535
.sym 34864 $PACKER_VCC_NET_$glb_clk
.sym 34865 spiflash_bus_dat_w[13]
.sym 34867 spiflash_bus_dat_w[14]
.sym 34869 spiflash_bus_dat_w[15]
.sym 34871 spiflash_bus_dat_w[12]
.sym 34873 $abc$60912$n5586
.sym 34874 spiflash_bitbang_en_storage_full
.sym 34876 $abc$60912$n5586
.sym 34877 basesoc_bus_wishbone_dat_r[7]
.sym 34878 $abc$60912$n4506
.sym 34879 $abc$60912$n6115_1
.sym 34880 $abc$60912$n6106_1
.sym 34881 $abc$60912$n5083_1
.sym 34882 spiflash_bus_adr[4]
.sym 34883 $abc$60912$n8965
.sym 34885 spiflash_i
.sym 34886 $abc$60912$n6152
.sym 34887 spiflash_bus_dat_w[14]
.sym 34889 spiflash_bus_dat_w[14]
.sym 34890 spiflash_bus_dat_w[9]
.sym 34891 $abc$60912$n6262
.sym 34892 spiflash_bus_dat_w[9]
.sym 34893 $abc$60912$n5826
.sym 34894 $abc$60912$n6161
.sym 34895 $abc$60912$n5320_1
.sym 34896 sram_bus_dat_w[6]
.sym 34897 $abc$60912$n5826
.sym 34898 $abc$60912$n6164
.sym 34899 storage_1[7][7]
.sym 34900 $abc$60912$n6173
.sym 34901 $PACKER_VCC_NET_$glb_clk
.sym 34905 spiflash_bus_dat_w[9]
.sym 34906 spiflash_bus_adr[8]
.sym 34907 $abc$60912$n5826
.sym 34908 spiflash_bus_adr[2]
.sym 34909 $PACKER_VCC_NET_$glb_clk
.sym 34913 spiflash_bus_adr[4]
.sym 34914 spiflash_bus_adr[5]
.sym 34918 spiflash_bus_adr[7]
.sym 34923 spiflash_bus_adr[1]
.sym 34927 spiflash_bus_adr[3]
.sym 34929 spiflash_bus_adr[6]
.sym 34930 spiflash_bus_dat_w[11]
.sym 34932 spiflash_bus_dat_w[10]
.sym 34935 spiflash_bus_adr[0]
.sym 34936 spiflash_bus_dat_w[8]
.sym 34937 storage_1[7][2]
.sym 34938 $abc$60912$n4839
.sym 34939 $abc$60912$n6132_1
.sym 34940 storage_1[7][7]
.sym 34941 $abc$60912$n5321_1
.sym 34942 $abc$60912$n4843
.sym 34943 $abc$60912$n5339
.sym 34944 $abc$60912$n5202
.sym 34953 spiflash_bus_adr[0]
.sym 34954 spiflash_bus_adr[1]
.sym 34956 spiflash_bus_adr[2]
.sym 34957 spiflash_bus_adr[3]
.sym 34958 spiflash_bus_adr[4]
.sym 34959 spiflash_bus_adr[5]
.sym 34960 spiflash_bus_adr[6]
.sym 34961 spiflash_bus_adr[7]
.sym 34962 spiflash_bus_adr[8]
.sym 34964 sys_clk_$glb_clk
.sym 34965 $abc$60912$n5826
.sym 34966 spiflash_bus_dat_w[8]
.sym 34968 spiflash_bus_dat_w[9]
.sym 34970 spiflash_bus_dat_w[10]
.sym 34972 spiflash_bus_dat_w[11]
.sym 34974 $PACKER_VCC_NET_$glb_clk
.sym 34975 picorv32.reg_op2[26]
.sym 34976 $abc$60912$n10639
.sym 34979 $abc$60912$n6675_1
.sym 34981 $abc$60912$n5573
.sym 34982 $abc$60912$n4844
.sym 34983 $abc$60912$n8985
.sym 34984 $abc$60912$n4573
.sym 34985 storage[9][0]
.sym 34986 $abc$60912$n6130
.sym 34987 $abc$60912$n4492
.sym 34988 storage[0][5]
.sym 34989 spiflash_bus_adr[4]
.sym 34990 spiflash_bus_adr[5]
.sym 34991 sram_bus_dat_w[0]
.sym 34992 $abc$60912$n5166_1
.sym 34993 spiflash_bus_adr[3]
.sym 34994 $abc$60912$n8466
.sym 34995 sram_bus_dat_w[1]
.sym 34996 spiflash_bus_adr[7]
.sym 34997 $abc$60912$n8444
.sym 34998 $abc$60912$n6121
.sym 34999 $abc$60912$n2699
.sym 35000 $abc$60912$n6138_1
.sym 35001 picorv32.mem_wordsize[0]
.sym 35002 $abc$60912$n2699
.sym 35003 $PACKER_VCC_NET_$glb_clk
.sym 35011 $PACKER_VCC_NET_$glb_clk
.sym 35013 spiflash_bus_adr[1]
.sym 35015 spiflash_bus_adr[8]
.sym 35018 spiflash_bus_adr[3]
.sym 35022 spiflash_bus_dat_w[13]
.sym 35023 spiflash_bus_adr[7]
.sym 35025 $abc$60912$n5639
.sym 35026 spiflash_bus_adr[4]
.sym 35027 spiflash_bus_dat_w[14]
.sym 35028 spiflash_bus_adr[6]
.sym 35032 spiflash_bus_adr[5]
.sym 35035 spiflash_bus_adr[0]
.sym 35036 spiflash_bus_dat_w[15]
.sym 35037 spiflash_bus_adr[2]
.sym 35038 spiflash_bus_dat_w[12]
.sym 35039 $abc$60912$n6137_1
.sym 35040 $abc$60912$n6220
.sym 35041 $abc$60912$n6161
.sym 35042 $abc$60912$n5337_1
.sym 35043 $abc$60912$n6164
.sym 35044 $abc$60912$n6173
.sym 35045 $abc$60912$n5338_1
.sym 35046 $abc$60912$n6141_1
.sym 35055 spiflash_bus_adr[0]
.sym 35056 spiflash_bus_adr[1]
.sym 35058 spiflash_bus_adr[2]
.sym 35059 spiflash_bus_adr[3]
.sym 35060 spiflash_bus_adr[4]
.sym 35061 spiflash_bus_adr[5]
.sym 35062 spiflash_bus_adr[6]
.sym 35063 spiflash_bus_adr[7]
.sym 35064 spiflash_bus_adr[8]
.sym 35066 sys_clk_$glb_clk
.sym 35067 $abc$60912$n5639
.sym 35068 $PACKER_VCC_NET_$glb_clk
.sym 35069 spiflash_bus_dat_w[13]
.sym 35071 spiflash_bus_dat_w[14]
.sym 35073 spiflash_bus_dat_w[15]
.sym 35075 spiflash_bus_dat_w[12]
.sym 35082 $abc$60912$n5339
.sym 35083 $abc$60912$n8418
.sym 35084 sram_bus_we
.sym 35085 $abc$60912$n8424
.sym 35086 $abc$60912$n5202
.sym 35087 $abc$60912$n8974
.sym 35088 interface2_bank_bus_dat_r[0]
.sym 35091 $abc$60912$n5324
.sym 35093 spiflash_bus_dat_w[14]
.sym 35094 picorv32.reg_op2[5]
.sym 35095 picorv32.reg_op2[12]
.sym 35096 $abc$60912$n6140_1
.sym 35097 $abc$60912$n8801
.sym 35098 $abc$60912$n5338_1
.sym 35099 $abc$60912$n4841
.sym 35100 $abc$60912$n4496
.sym 35101 $abc$60912$n4504
.sym 35103 $abc$60912$n5337_1
.sym 35104 picorv32.reg_op2[7]
.sym 35105 $PACKER_VCC_NET_$glb_clk
.sym 35113 $PACKER_VCC_NET_$glb_clk
.sym 35117 spiflash_bus_adr[6]
.sym 35118 spiflash_bus_adr[1]
.sym 35120 spiflash_bus_dat_w[10]
.sym 35123 spiflash_bus_adr[4]
.sym 35124 spiflash_bus_dat_w[8]
.sym 35127 $abc$60912$n8424
.sym 35128 spiflash_bus_adr[2]
.sym 35129 spiflash_bus_dat_w[11]
.sym 35131 spiflash_bus_adr[3]
.sym 35134 spiflash_bus_adr[7]
.sym 35135 spiflash_bus_adr[0]
.sym 35138 spiflash_bus_dat_w[9]
.sym 35139 spiflash_bus_adr[8]
.sym 35140 spiflash_bus_adr[5]
.sym 35141 spiflash_bus_dat_w[15]
.sym 35142 $abc$60912$n4841
.sym 35143 $abc$60912$n4842
.sym 35144 $abc$60912$n6139
.sym 35145 spiflash_bus_dat_w[11]
.sym 35146 spiflash_bus_dat_w[19]
.sym 35147 spiflash_bus_dat_w[12]
.sym 35148 spiflash_bus_dat_w[7]
.sym 35157 spiflash_bus_adr[0]
.sym 35158 spiflash_bus_adr[1]
.sym 35160 spiflash_bus_adr[2]
.sym 35161 spiflash_bus_adr[3]
.sym 35162 spiflash_bus_adr[4]
.sym 35163 spiflash_bus_adr[5]
.sym 35164 spiflash_bus_adr[6]
.sym 35165 spiflash_bus_adr[7]
.sym 35166 spiflash_bus_adr[8]
.sym 35168 sys_clk_$glb_clk
.sym 35169 $abc$60912$n8424
.sym 35170 spiflash_bus_dat_w[8]
.sym 35172 spiflash_bus_dat_w[9]
.sym 35174 spiflash_bus_dat_w[10]
.sym 35176 spiflash_bus_dat_w[11]
.sym 35178 $PACKER_VCC_NET_$glb_clk
.sym 35179 spiflash_sr[24]
.sym 35180 picorv32.decoded_imm[30]
.sym 35183 sram_bus_adr[0]
.sym 35184 spiflash_bus_adr[1]
.sym 35185 basesoc_uart_rx_pending
.sym 35186 interface4_bank_bus_dat_r[3]
.sym 35187 spiflash_bus_dat_w[13]
.sym 35188 $abc$60912$n5534
.sym 35190 picorv32.reg_op2[27]
.sym 35191 spiflash_bus_adr[1]
.sym 35192 sram_bus_dat_w[5]
.sym 35193 $abc$60912$n3
.sym 35196 spiflash_bus_dat_w[11]
.sym 35197 $abc$60912$n8458
.sym 35198 spiflash_bus_dat_w[19]
.sym 35199 sys_rst
.sym 35200 slave_sel_r[1]
.sym 35201 $abc$60912$n8456
.sym 35202 $abc$60912$n5535
.sym 35203 $abc$60912$n6161
.sym 35204 spiflash_bus_dat_w[15]
.sym 35206 spiflash_bus_adr[5]
.sym 35212 spiflash_bus_adr[0]
.sym 35214 spiflash_bus_adr[4]
.sym 35216 spiflash_bus_adr[2]
.sym 35218 spiflash_bus_adr[6]
.sym 35220 spiflash_bus_adr[5]
.sym 35222 spiflash_bus_adr[7]
.sym 35224 spiflash_bus_dat_w[13]
.sym 35227 spiflash_bus_dat_w[15]
.sym 35230 spiflash_bus_adr[8]
.sym 35231 spiflash_bus_dat_w[14]
.sym 35233 spiflash_bus_dat_w[12]
.sym 35236 spiflash_bus_adr[3]
.sym 35238 $abc$60912$n5538
.sym 35240 $PACKER_VCC_NET_$glb_clk
.sym 35242 spiflash_bus_adr[1]
.sym 35243 basesoc_uart_tx_pending
.sym 35244 $abc$60912$n6140_1
.sym 35245 $abc$60912$n6122
.sym 35246 $abc$60912$n4588
.sym 35247 $abc$60912$n6131_1
.sym 35248 $abc$60912$n8460
.sym 35249 $abc$60912$n5320_1
.sym 35250 $abc$60912$n8454
.sym 35259 spiflash_bus_adr[0]
.sym 35260 spiflash_bus_adr[1]
.sym 35262 spiflash_bus_adr[2]
.sym 35263 spiflash_bus_adr[3]
.sym 35264 spiflash_bus_adr[4]
.sym 35265 spiflash_bus_adr[5]
.sym 35266 spiflash_bus_adr[6]
.sym 35267 spiflash_bus_adr[7]
.sym 35268 spiflash_bus_adr[8]
.sym 35270 sys_clk_$glb_clk
.sym 35271 $abc$60912$n5538
.sym 35272 $PACKER_VCC_NET_$glb_clk
.sym 35273 spiflash_bus_dat_w[13]
.sym 35275 spiflash_bus_dat_w[14]
.sym 35277 spiflash_bus_dat_w[15]
.sym 35279 spiflash_bus_dat_w[12]
.sym 35281 $abc$60912$n10654
.sym 35282 spiflash_bus_adr[0]
.sym 35283 spiflash_bus_adr[0]
.sym 35285 spiflash_bus_dat_w[23]
.sym 35286 spiflash_bus_dat_w[12]
.sym 35287 $abc$60912$n8436
.sym 35289 $abc$60912$n8442
.sym 35290 spiflash_bus_adr[4]
.sym 35291 sram_bus_dat_w[5]
.sym 35292 spiflash_bus_adr[6]
.sym 35293 $abc$60912$n8776_1
.sym 35294 spiflash_bus_dat_w[20]
.sym 35295 $abc$60912$n4498
.sym 35296 picorv32.reg_op2[15]
.sym 35297 $abc$60912$n15
.sym 35298 picorv32.reg_op2[19]
.sym 35299 $abc$60912$n8450
.sym 35300 $abc$60912$n8452
.sym 35301 spiflash_bus_dat_w[9]
.sym 35302 $abc$60912$n5320_1
.sym 35303 $abc$60912$n8425
.sym 35304 spiflash_bus_dat_w[14]
.sym 35306 $abc$60912$n8801
.sym 35307 $abc$60912$n8446
.sym 35315 spiflash_bus_dat_w[8]
.sym 35316 spiflash_bus_adr[2]
.sym 35317 spiflash_bus_adr[7]
.sym 35326 spiflash_bus_dat_w[9]
.sym 35327 spiflash_bus_adr[8]
.sym 35329 spiflash_bus_adr[1]
.sym 35331 $abc$60912$n8442
.sym 35333 $PACKER_VCC_NET_$glb_clk
.sym 35335 spiflash_bus_adr[3]
.sym 35337 spiflash_bus_adr[6]
.sym 35338 spiflash_bus_dat_w[11]
.sym 35340 spiflash_bus_dat_w[10]
.sym 35341 spiflash_bus_adr[4]
.sym 35343 spiflash_bus_adr[0]
.sym 35344 spiflash_bus_adr[5]
.sym 35345 sram_bus_adr[9]
.sym 35346 sram_bus_dat_w[7]
.sym 35347 slave_sel_r[1]
.sym 35348 $abc$60912$n920
.sym 35349 interface0_bank_bus_dat_r[0]
.sym 35350 picorv32.reg_op2[21]
.sym 35351 $abc$60912$n4520
.sym 35352 sram_bus_adr[2]
.sym 35361 spiflash_bus_adr[0]
.sym 35362 spiflash_bus_adr[1]
.sym 35364 spiflash_bus_adr[2]
.sym 35365 spiflash_bus_adr[3]
.sym 35366 spiflash_bus_adr[4]
.sym 35367 spiflash_bus_adr[5]
.sym 35368 spiflash_bus_adr[6]
.sym 35369 spiflash_bus_adr[7]
.sym 35370 spiflash_bus_adr[8]
.sym 35372 sys_clk_$glb_clk
.sym 35373 $abc$60912$n8442
.sym 35374 spiflash_bus_dat_w[8]
.sym 35376 spiflash_bus_dat_w[9]
.sym 35378 spiflash_bus_dat_w[10]
.sym 35380 spiflash_bus_dat_w[11]
.sym 35382 $PACKER_VCC_NET_$glb_clk
.sym 35383 $abc$60912$n7200
.sym 35384 $abc$60912$n6152
.sym 35388 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 35389 spiflash_bus_dat_w[21]
.sym 35390 $abc$60912$n4588
.sym 35391 spiflash_bus_dat_w[8]
.sym 35392 interface1_bank_bus_dat_r[4]
.sym 35393 $abc$60912$n4587
.sym 35394 $abc$60912$n5639
.sym 35395 $abc$60912$n8796
.sym 35396 $abc$60912$n4588
.sym 35397 $abc$60912$n4507
.sym 35399 sram_bus_dat_w[3]
.sym 35400 spiflash_bus_adr[7]
.sym 35401 spiflash_bus_adr[3]
.sym 35403 sram_bus_dat_w[1]
.sym 35404 spiflash_bus_dat_w[11]
.sym 35407 sram_bus_dat_w[0]
.sym 35408 spiflash_bus_adr[3]
.sym 35409 $abc$60912$n5078
.sym 35410 $abc$60912$n8448
.sym 35415 spiflash_bus_adr[7]
.sym 35417 $abc$60912$n5537
.sym 35418 spiflash_bus_adr[8]
.sym 35421 spiflash_bus_dat_w[12]
.sym 35423 spiflash_bus_adr[2]
.sym 35426 spiflash_bus_adr[3]
.sym 35428 $PACKER_VCC_NET_$glb_clk
.sym 35430 spiflash_bus_adr[1]
.sym 35432 spiflash_bus_adr[4]
.sym 35433 spiflash_bus_adr[5]
.sym 35434 spiflash_bus_adr[6]
.sym 35436 spiflash_bus_adr[0]
.sym 35437 spiflash_bus_dat_w[15]
.sym 35440 spiflash_bus_dat_w[13]
.sym 35442 spiflash_bus_dat_w[14]
.sym 35447 $abc$60912$n5148_1
.sym 35448 $abc$60912$n5146
.sym 35449 csrbank4_rxempty_w
.sym 35450 $abc$60912$n4842
.sym 35451 spiflash_bus_dat_w[22]
.sym 35452 picorv32.reg_op2[18]
.sym 35453 $abc$60912$n5591_1
.sym 35454 $abc$60912$n100
.sym 35463 spiflash_bus_adr[0]
.sym 35464 spiflash_bus_adr[1]
.sym 35466 spiflash_bus_adr[2]
.sym 35467 spiflash_bus_adr[3]
.sym 35468 spiflash_bus_adr[4]
.sym 35469 spiflash_bus_adr[5]
.sym 35470 spiflash_bus_adr[6]
.sym 35471 spiflash_bus_adr[7]
.sym 35472 spiflash_bus_adr[8]
.sym 35474 sys_clk_$glb_clk
.sym 35475 $abc$60912$n5537
.sym 35476 $PACKER_VCC_NET_$glb_clk
.sym 35477 spiflash_bus_dat_w[13]
.sym 35479 spiflash_bus_dat_w[14]
.sym 35481 spiflash_bus_dat_w[15]
.sym 35483 spiflash_bus_dat_w[12]
.sym 35486 $abc$60912$n2702
.sym 35489 spiflash_bus_adr[11]
.sym 35490 $abc$60912$n4520
.sym 35492 spiflash_bus_adr[8]
.sym 35493 $abc$60912$n5538
.sym 35494 sram_bus_adr[2]
.sym 35496 slave_sel[1]
.sym 35497 $abc$60912$n11017
.sym 35498 sram_bus_dat_w[7]
.sym 35499 sys_rst
.sym 35500 slave_sel_r[1]
.sym 35501 $abc$60912$n8801
.sym 35503 $abc$60912$n920
.sym 35504 basesoc_uart_rx_fifo_level[4]
.sym 35505 $abc$60912$n8462
.sym 35506 picorv32.reg_op2[5]
.sym 35508 $abc$60912$n5102
.sym 35509 spiflash_bus_adr[12]
.sym 35510 csrbank5_tuning_word1_w[7]
.sym 35512 $abc$60912$n8460
.sym 35517 spiflash_bus_adr[1]
.sym 35519 spiflash_bus_dat_w[8]
.sym 35521 $PACKER_VCC_NET_$glb_clk
.sym 35523 spiflash_bus_adr[7]
.sym 35528 spiflash_bus_dat_w[10]
.sym 35529 spiflash_bus_adr[4]
.sym 35530 spiflash_bus_dat_w[9]
.sym 35531 spiflash_bus_adr[6]
.sym 35532 spiflash_bus_adr[5]
.sym 35535 $abc$60912$n8460
.sym 35536 spiflash_bus_adr[2]
.sym 35542 spiflash_bus_dat_w[11]
.sym 35543 spiflash_bus_adr[0]
.sym 35546 spiflash_bus_adr[3]
.sym 35547 spiflash_bus_adr[8]
.sym 35549 storage[8][2]
.sym 35551 $abc$60912$n8462
.sym 35553 $abc$60912$n8801
.sym 35554 $abc$60912$n6105
.sym 35555 storage[8][1]
.sym 35565 spiflash_bus_adr[0]
.sym 35566 spiflash_bus_adr[1]
.sym 35568 spiflash_bus_adr[2]
.sym 35569 spiflash_bus_adr[3]
.sym 35570 spiflash_bus_adr[4]
.sym 35571 spiflash_bus_adr[5]
.sym 35572 spiflash_bus_adr[6]
.sym 35573 spiflash_bus_adr[7]
.sym 35574 spiflash_bus_adr[8]
.sym 35576 sys_clk_$glb_clk
.sym 35577 $abc$60912$n8460
.sym 35578 spiflash_bus_dat_w[8]
.sym 35580 spiflash_bus_dat_w[9]
.sym 35582 spiflash_bus_dat_w[10]
.sym 35584 spiflash_bus_dat_w[11]
.sym 35586 $PACKER_VCC_NET_$glb_clk
.sym 35587 spiflash_bus_adr[3]
.sym 35588 $abc$60912$n5534
.sym 35591 spiflash_bus_adr[1]
.sym 35592 $abc$60912$n5128
.sym 35593 picorv32.reg_op1[24]
.sym 35595 sram_bus_dat_w[1]
.sym 35596 $abc$60912$n5534
.sym 35597 basesoc_uart_phy_rx_busy
.sym 35598 spiflash_bus_adr[1]
.sym 35599 slave_sel_r[2]
.sym 35601 $abc$60912$n10204
.sym 35602 csrbank4_rxempty_w
.sym 35604 $abc$60912$n44
.sym 35605 spiflash_bus_adr[5]
.sym 35606 $abc$60912$n4682
.sym 35607 sys_rst
.sym 35611 $abc$60912$n6161
.sym 35614 spiflash_bus_dat_w[19]
.sym 35619 spiflash_bus_dat_w[23]
.sym 35620 spiflash_bus_adr[4]
.sym 35621 spiflash_bus_adr[5]
.sym 35622 spiflash_bus_adr[6]
.sym 35623 spiflash_bus_dat_w[22]
.sym 35628 spiflash_bus_dat_w[20]
.sym 35630 spiflash_bus_adr[7]
.sym 35631 spiflash_bus_adr[8]
.sym 35633 spiflash_bus_adr[2]
.sym 35634 spiflash_bus_dat_w[21]
.sym 35635 spiflash_bus_adr[3]
.sym 35636 spiflash_bus_adr[0]
.sym 35641 spiflash_bus_adr[1]
.sym 35646 $abc$60912$n5534
.sym 35648 $PACKER_VCC_NET_$glb_clk
.sym 35651 $abc$60912$n6106
.sym 35652 basesoc_uart_rx_fifo_level[4]
.sym 35653 $abc$60912$n6161
.sym 35654 $abc$60912$n6096
.sym 35655 csrbank5_tuning_word1_w[7]
.sym 35656 $abc$60912$n6097
.sym 35657 picorv32.reg_op2[2]
.sym 35658 basesoc_uart_rx_fifo_level[0]
.sym 35667 spiflash_bus_adr[0]
.sym 35668 spiflash_bus_adr[1]
.sym 35670 spiflash_bus_adr[2]
.sym 35671 spiflash_bus_adr[3]
.sym 35672 spiflash_bus_adr[4]
.sym 35673 spiflash_bus_adr[5]
.sym 35674 spiflash_bus_adr[6]
.sym 35675 spiflash_bus_adr[7]
.sym 35676 spiflash_bus_adr[8]
.sym 35678 sys_clk_$glb_clk
.sym 35679 $abc$60912$n5534
.sym 35680 $PACKER_VCC_NET_$glb_clk
.sym 35681 spiflash_bus_dat_w[21]
.sym 35683 spiflash_bus_dat_w[22]
.sym 35685 spiflash_bus_dat_w[23]
.sym 35687 spiflash_bus_dat_w[20]
.sym 35690 $abc$60912$n5537
.sym 35693 $abc$60912$n10656
.sym 35695 spiflash_bus_adr[5]
.sym 35697 $abc$60912$n9043
.sym 35698 spiflash_bus_adr[7]
.sym 35700 $auto$alumacc.cc:474:replace_alu$6728.C[4]
.sym 35701 $abc$60912$n9041
.sym 35703 $abc$60912$n9033
.sym 35706 csrbank5_tuning_word1_w[7]
.sym 35709 $abc$60912$n8801
.sym 35712 $abc$60912$n5534
.sym 35721 spiflash_bus_dat_w[16]
.sym 35723 $abc$60912$n8547
.sym 35725 spiflash_bus_dat_w[17]
.sym 35729 spiflash_bus_adr[4]
.sym 35731 spiflash_bus_adr[2]
.sym 35732 spiflash_bus_adr[7]
.sym 35734 $PACKER_VCC_NET_$glb_clk
.sym 35735 spiflash_bus_adr[8]
.sym 35743 spiflash_bus_adr[5]
.sym 35746 spiflash_bus_adr[3]
.sym 35747 spiflash_bus_adr[6]
.sym 35748 spiflash_bus_dat_w[18]
.sym 35750 spiflash_bus_adr[1]
.sym 35751 spiflash_bus_adr[0]
.sym 35752 spiflash_bus_dat_w[19]
.sym 35753 $abc$60912$n11
.sym 35756 spiflash_bus_dat_w[18]
.sym 35757 $abc$60912$n5315_1
.sym 35759 user_led0
.sym 35769 spiflash_bus_adr[0]
.sym 35770 spiflash_bus_adr[1]
.sym 35772 spiflash_bus_adr[2]
.sym 35773 spiflash_bus_adr[3]
.sym 35774 spiflash_bus_adr[4]
.sym 35775 spiflash_bus_adr[5]
.sym 35776 spiflash_bus_adr[6]
.sym 35777 spiflash_bus_adr[7]
.sym 35778 spiflash_bus_adr[8]
.sym 35780 sys_clk_$glb_clk
.sym 35781 $abc$60912$n8547
.sym 35782 spiflash_bus_dat_w[16]
.sym 35784 spiflash_bus_dat_w[17]
.sym 35786 spiflash_bus_dat_w[18]
.sym 35788 spiflash_bus_dat_w[19]
.sym 35790 $PACKER_VCC_NET_$glb_clk
.sym 35792 $abc$60912$n10489
.sym 35795 slave_sel[2]
.sym 35797 $abc$60912$n8547
.sym 35799 spiflash_bus_adr[9]
.sym 35800 basesoc_uart_rx_fifo_level[0]
.sym 35805 spiflash_bus_adr[4]
.sym 35806 $abc$60912$n4492
.sym 35812 spiflash_bus_adr[3]
.sym 35860 picorv32.reg_op2[26]
.sym 35893 picorv32.reg_op2[8]
.sym 35898 user_led0
.sym 35900 $abc$60912$n5315_1
.sym 35901 $abc$60912$n5639
.sym 35903 sys_rst
.sym 35906 $abc$60912$n7156
.sym 35907 spiflash_bus_adr[7]
.sym 35908 $abc$60912$n5538
.sym 35916 spiflash_bus_adr[12]
.sym 35991 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 35992 $PACKER_VCC_NET
.sym 35997 $PACKER_VCC_NET_$glb_clk
.sym 36003 $abc$60912$n4482
.sym 36103 spiflash_bus_adr[6]
.sym 36104 $abc$60912$n5534
.sym 36111 $abc$60912$n6905
.sym 36147 picorv32.pcpi_mul.mul_waiting
.sym 36186 picorv32.pcpi_mul.mul_waiting
.sym 36222 picorv32.pcpi_div.quotient[23]
.sym 36225 $abc$60912$n4771_1
.sym 36226 $PACKER_GND_NET
.sym 36228 spiflash_bus_adr[3]
.sym 36247 picorv32.pcpi_div_wr
.sym 36254 $abc$60912$n765
.sym 36263 $abc$60912$n927
.sym 36267 picorv32.pcpi_mul.mul_waiting
.sym 36271 $abc$60912$n4865
.sym 36376 picorv32.pcpi_mul.mul_waiting
.sym 36377 $abc$60912$n765
.sym 36379 picorv32.pcpi_mul.mul_waiting
.sym 36381 $abc$60912$n10584
.sym 36390 picorv32.reg_op2[31]
.sym 36394 $abc$60912$n4870
.sym 36400 $abc$60912$n5803
.sym 36401 picorv32.pcpi_mul.mul_waiting
.sym 36403 $abc$60912$n5288
.sym 36404 picorv32.pcpi_div.divisor[23]
.sym 36406 picorv32.pcpi_div.divisor[27]
.sym 36409 $abc$60912$n4865
.sym 36497 picorv32.pcpi_div.divisor[8]
.sym 36498 picorv32.pcpi_div.divisor[23]
.sym 36499 picorv32.pcpi_div.divisor[27]
.sym 36500 picorv32.pcpi_div.divisor[14]
.sym 36501 picorv32.pcpi_div.divisor[13]
.sym 36502 picorv32.pcpi_div.divisor[12]
.sym 36503 $abc$60912$n10680
.sym 36504 picorv32.pcpi_div.divisor[15]
.sym 36507 $abc$60912$n4757
.sym 36514 $abc$60912$n4865
.sym 36521 $abc$60912$n8557
.sym 36522 picorv32.pcpi_div.divisor[13]
.sym 36524 picorv32.pcpi_div.divisor[12]
.sym 36525 picorv32.pcpi_div_wr
.sym 36527 picorv32.pcpi_div.dividend[7]
.sym 36528 picorv32.pcpi_div_wr
.sym 36530 picorv32.pcpi_mul.mul_counter[6]
.sym 36531 picorv32.pcpi_div.divisor[24]
.sym 36546 picorv32.pcpi_div.divisor[7]
.sym 36549 $abc$60912$n4865
.sym 36557 picorv32.pcpi_div.divisor[6]
.sym 36562 picorv32.pcpi_div.divisor[8]
.sym 36572 picorv32.pcpi_div.divisor[8]
.sym 36591 picorv32.pcpi_div.divisor[7]
.sym 36603 picorv32.pcpi_div.divisor[6]
.sym 36617 $abc$60912$n4865
.sym 36618 sys_clk_$glb_clk
.sym 36619 picorv32.pcpi_div.start_$glb_sr
.sym 36620 $abc$60912$n5286
.sym 36621 $abc$60912$n5292
.sym 36622 $abc$60912$n5288
.sym 36623 $abc$60912$n5276
.sym 36624 $abc$60912$n5277
.sym 36625 $abc$60912$n7549
.sym 36626 picorv32.pcpi_div.dividend[3]
.sym 36627 $abc$60912$n10690
.sym 36630 $abc$60912$n4761
.sym 36631 storage[1][7]
.sym 36633 $abc$60912$n10680
.sym 36634 picorv32.pcpi_div.divisor[5]
.sym 36635 $abc$60912$n4865
.sym 36639 spiflash_bus_dat_w[27]
.sym 36640 picorv32.pcpi_div.divisor[6]
.sym 36641 picorv32.pcpi_div.divisor[23]
.sym 36643 picorv32.pcpi_div.divisor[27]
.sym 36648 picorv32.pcpi_div.divisor[28]
.sym 36649 picorv32.pcpi_mul.mul_waiting
.sym 36651 $abc$60912$n10690
.sym 36652 $abc$60912$n10686
.sym 36654 picorv32.pcpi_div.dividend[13]
.sym 36655 picorv32.pcpi_div.dividend[8]
.sym 36661 picorv32.pcpi_mul.rd[47]
.sym 36663 picorv32.pcpi_mul.rd[15]
.sym 36666 $abc$60912$n4954
.sym 36669 picorv32.pcpi_div.divisor[7]
.sym 36672 $abc$60912$n5803
.sym 36678 basesoc_sram_we[3]
.sym 36679 $abc$60912$n4784_1
.sym 36686 $abc$60912$n5534
.sym 36706 $abc$60912$n5534
.sym 36712 picorv32.pcpi_div.divisor[7]
.sym 36727 $abc$60912$n4784_1
.sym 36730 picorv32.pcpi_mul.rd[15]
.sym 36732 picorv32.pcpi_mul.rd[47]
.sym 36733 $abc$60912$n4954
.sym 36738 basesoc_sram_we[3]
.sym 36739 $abc$60912$n5534
.sym 36740 $abc$60912$n5803
.sym 36741 sys_clk_$glb_clk
.sym 36743 picorv32.pcpi_div.divisor[28]
.sym 36744 $abc$60912$n10678
.sym 36745 $abc$60912$n10686
.sym 36746 picorv32.pcpi_div.divisor[24]
.sym 36747 picorv32.pcpi_div.divisor[11]
.sym 36748 $abc$60912$n10688
.sym 36749 $abc$60912$n5282_1
.sym 36750 $abc$60912$n10684
.sym 36752 $abc$60912$n7549
.sym 36753 $abc$60912$n4738_1
.sym 36755 $abc$60912$n5293
.sym 36756 picorv32.pcpi_div.dividend[3]
.sym 36757 $abc$60912$n4784_1
.sym 36758 $abc$60912$n5276
.sym 36759 picorv32.pcpi_mul_rd[20]
.sym 36761 picorv32.pcpi_div_rd[20]
.sym 36763 $abc$60912$n10676
.sym 36764 picorv32.pcpi_mul.instr_rs2_signed
.sym 36765 picorv32.pcpi_mul.rd[47]
.sym 36766 $abc$60912$n4870
.sym 36767 $abc$60912$n5278_1
.sym 36768 picorv32.pcpi_div.divisor[26]
.sym 36769 $abc$60912$n6890
.sym 36770 $abc$60912$n8513
.sym 36771 $abc$60912$n915
.sym 36772 picorv32.pcpi_div.divisor[22]
.sym 36774 $abc$60912$n2699
.sym 36778 $abc$60912$n4769
.sym 36785 $abc$60912$n5292
.sym 36789 basesoc_sram_we[3]
.sym 36797 $abc$60912$n915
.sym 36849 basesoc_sram_we[3]
.sym 36861 $abc$60912$n5292
.sym 36864 sys_clk_$glb_clk
.sym 36865 $abc$60912$n915
.sym 36866 picorv32.pcpi_div_rd[23]
.sym 36867 $abc$60912$n10710
.sym 36868 $abc$60912$n10692
.sym 36869 picorv32.pcpi_div_rd[29]
.sym 36870 $abc$60912$n7646
.sym 36871 $abc$60912$n10702
.sym 36872 $abc$60912$n5278_1
.sym 36873 $abc$60912$n5281_1
.sym 36875 $abc$60912$n7571
.sym 36876 picorv32.reg_op2[30]
.sym 36878 picorv32.pcpi_div.divisor[29]
.sym 36879 picorv32.pcpi_mul_rd[15]
.sym 36880 $abc$60912$n4667
.sym 36882 picorv32.pcpi_mul_rd[4]
.sym 36883 $abc$60912$n10684
.sym 36884 picorv32.pcpi_mul_rd[13]
.sym 36885 picorv32.pcpi_div.divisor[25]
.sym 36887 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 36889 picorv32.pcpi_mul_rd[22]
.sym 36891 picorv32.pcpi_div.divisor[27]
.sym 36892 $abc$60912$n8531
.sym 36894 picorv32.pcpi_div.dividend[26]
.sym 36895 $abc$60912$n927
.sym 36896 $abc$60912$n10688
.sym 36897 $abc$60912$n4865
.sym 36898 picorv32.pcpi_div.dividend[23]
.sym 36899 sram_bus_dat_w[4]
.sym 36900 picorv32.pcpi_div_rd[1]
.sym 36901 picorv32.pcpi_div.divisor[23]
.sym 36908 $abc$60912$n8527
.sym 36910 $abc$60912$n8525
.sym 36911 $abc$60912$n927
.sym 36912 $abc$60912$n6890
.sym 36914 $abc$60912$n6907
.sym 36917 $abc$60912$n6911
.sym 36920 $abc$60912$n6908
.sym 36921 basesoc_sram_we[3]
.sym 36926 spiflash_bus_adr[2]
.sym 36930 $abc$60912$n8513
.sym 36932 $abc$60912$n7473
.sym 36934 $abc$60912$n2699
.sym 36937 $abc$60912$n5538
.sym 36938 $abc$60912$n8513
.sym 36941 spiflash_bus_adr[2]
.sym 36949 $abc$60912$n7473
.sym 36952 $abc$60912$n2699
.sym 36953 $abc$60912$n8513
.sym 36954 $abc$60912$n6908
.sym 36955 $abc$60912$n8525
.sym 36958 $abc$60912$n8527
.sym 36959 $abc$60912$n2699
.sym 36960 $abc$60912$n6911
.sym 36961 $abc$60912$n8513
.sym 36964 $abc$60912$n6908
.sym 36965 $abc$60912$n6907
.sym 36967 $abc$60912$n6890
.sym 36970 basesoc_sram_we[3]
.sym 36972 $abc$60912$n5538
.sym 36982 basesoc_sram_we[3]
.sym 36987 sys_clk_$glb_clk
.sym 36988 $abc$60912$n927
.sym 36989 $abc$60912$n7579
.sym 36990 $abc$60912$n7593_1
.sym 36991 $abc$60912$n10716
.sym 36992 $abc$60912$n7300
.sym 36993 $abc$60912$n10708
.sym 36994 $abc$60912$n5302
.sym 36995 $abc$60912$n10706
.sym 36996 $abc$60912$n8531
.sym 36998 $abc$60912$n4553
.sym 36999 spiflash_bus_dat_w[31]
.sym 37001 $abc$60912$n11068
.sym 37003 $abc$60912$n4870
.sym 37004 $abc$60912$n8651
.sym 37006 picorv32.pcpi_mul_rd[3]
.sym 37007 picorv32.pcpi_mul_rd[28]
.sym 37009 picorv32.pcpi_div.divisor[20]
.sym 37010 $abc$60912$n5279_1
.sym 37011 basesoc_sram_we[3]
.sym 37014 $abc$60912$n4751_1
.sym 37015 picorv32.pcpi_div_rd[24]
.sym 37018 $abc$60912$n7473
.sym 37019 $abc$60912$n10702
.sym 37021 picorv32.pcpi_div_wr
.sym 37022 $PACKER_GND_NET
.sym 37033 spiflash_bus_dat_w[27]
.sym 37035 $abc$60912$n4758_1
.sym 37036 spiflash_bus_dat_w[30]
.sym 37037 $abc$60912$n6889
.sym 37038 spiflash_bus_dat_w[29]
.sym 37039 $abc$60912$n8519
.sym 37041 $abc$60912$n4667
.sym 37043 $abc$60912$n4759
.sym 37045 $abc$60912$n8513
.sym 37047 $abc$60912$n4760
.sym 37049 $abc$60912$n6899
.sym 37057 $abc$60912$n8512
.sym 37058 $abc$60912$n2699
.sym 37060 spiflash_bus_dat_w[31]
.sym 37069 $abc$60912$n6889
.sym 37070 $abc$60912$n8513
.sym 37071 $abc$60912$n2699
.sym 37072 $abc$60912$n8512
.sym 37076 spiflash_bus_dat_w[31]
.sym 37083 spiflash_bus_dat_w[27]
.sym 37088 spiflash_bus_dat_w[29]
.sym 37094 spiflash_bus_dat_w[30]
.sym 37099 $abc$60912$n8513
.sym 37100 $abc$60912$n6899
.sym 37101 $abc$60912$n8519
.sym 37102 $abc$60912$n2699
.sym 37105 $abc$60912$n4758_1
.sym 37106 $abc$60912$n4667
.sym 37107 $abc$60912$n4760
.sym 37108 $abc$60912$n4759
.sym 37110 sys_clk_$glb_clk
.sym 37112 $abc$60912$n10623
.sym 37113 $abc$60912$n4553
.sym 37114 picorv32.reg_op2[3]
.sym 37115 picorv32.pcpi_div.dividend[27]
.sym 37116 storage[11][0]
.sym 37117 $abc$60912$n8531
.sym 37118 $abc$60912$n10708
.sym 37119 storage[11][4]
.sym 37121 spiflash_bus_dat_w[7]
.sym 37122 spiflash_bus_dat_w[7]
.sym 37125 $abc$60912$n10706
.sym 37127 $abc$60912$n4667
.sym 37128 $abc$60912$n4885
.sym 37130 $abc$60912$n6911
.sym 37132 $abc$60912$n6899
.sym 37133 $abc$60912$n7593_1
.sym 37134 $abc$60912$n10708
.sym 37135 picorv32.pcpi_div_wr
.sym 37137 $abc$60912$n6911
.sym 37139 $abc$60912$n6899
.sym 37140 storage[6][4]
.sym 37141 picorv32.pcpi_mul.mul_waiting
.sym 37142 $abc$60912$n5302
.sym 37143 picorv32.reg_op1[15]
.sym 37146 $abc$60912$n11033
.sym 37147 $abc$60912$n4883_1
.sym 37154 sram_bus_dat_w[1]
.sym 37155 $abc$60912$n11013
.sym 37156 $abc$60912$n6899
.sym 37157 $abc$60912$n2698
.sym 37158 $abc$60912$n8541
.sym 37159 $abc$60912$n4667
.sym 37160 $abc$60912$n8531
.sym 37161 $abc$60912$n6902
.sym 37162 $abc$60912$n8545
.sym 37163 $abc$60912$n6911
.sym 37164 $abc$60912$n8543
.sym 37165 $abc$60912$n6905
.sym 37167 $abc$60912$n6898
.sym 37168 $abc$60912$n6890
.sym 37169 sram_bus_dat_w[4]
.sym 37176 $abc$60912$n6908
.sym 37178 $abc$60912$n8537
.sym 37180 $abc$60912$n8539
.sym 37182 $abc$60912$n8531
.sym 37186 $abc$60912$n2698
.sym 37187 $abc$60912$n8531
.sym 37188 $abc$60912$n8545
.sym 37189 $abc$60912$n6911
.sym 37192 $abc$60912$n6899
.sym 37193 $abc$60912$n6890
.sym 37194 $abc$60912$n6898
.sym 37195 $abc$60912$n4667
.sym 37199 sram_bus_dat_w[1]
.sym 37204 $abc$60912$n6899
.sym 37205 $abc$60912$n8537
.sym 37206 $abc$60912$n8531
.sym 37207 $abc$60912$n2698
.sym 37210 $abc$60912$n2698
.sym 37211 $abc$60912$n6908
.sym 37212 $abc$60912$n8543
.sym 37213 $abc$60912$n8531
.sym 37216 $abc$60912$n6905
.sym 37217 $abc$60912$n2698
.sym 37218 $abc$60912$n8541
.sym 37219 $abc$60912$n8531
.sym 37222 sram_bus_dat_w[4]
.sym 37228 $abc$60912$n6902
.sym 37229 $abc$60912$n2698
.sym 37230 $abc$60912$n8531
.sym 37231 $abc$60912$n8539
.sym 37232 $abc$60912$n11013
.sym 37233 sys_clk_$glb_clk
.sym 37236 $abc$60912$n4597
.sym 37237 storage[7][4]
.sym 37238 storage[7][1]
.sym 37240 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 37241 $abc$60912$n5377
.sym 37242 $abc$60912$n4743
.sym 37243 $abc$60912$n4932
.sym 37245 $abc$60912$n5534
.sym 37246 spiflash_bus_adr[6]
.sym 37247 $abc$60912$n10718
.sym 37248 $abc$60912$n4667
.sym 37249 $abc$60912$n11013
.sym 37250 $abc$60912$n4553
.sym 37251 sram_bus_dat_w[0]
.sym 37252 $abc$60912$n10722
.sym 37253 picorv32.pcpi_mul_rd[0]
.sym 37254 $abc$60912$n10623
.sym 37255 picorv32.reg_op1[23]
.sym 37257 $abc$60912$n2702
.sym 37258 sram_bus_dat_w[1]
.sym 37259 picorv32.reg_op1[22]
.sym 37261 storage_1[7][1]
.sym 37262 $abc$60912$n915
.sym 37263 slave_sel_r[0]
.sym 37264 sram_bus_dat_w[6]
.sym 37265 $abc$60912$n6801
.sym 37267 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37269 $abc$60912$n4778_1
.sym 37276 $abc$60912$n4770
.sym 37277 $abc$60912$n4750
.sym 37278 $abc$60912$n4667
.sym 37279 $abc$60912$n4780
.sym 37280 $abc$60912$n4886_1
.sym 37281 slave_sel_r[0]
.sym 37282 sram_bus_dat_w[1]
.sym 37283 $abc$60912$n4887_1
.sym 37284 $abc$60912$n4751_1
.sym 37285 $abc$60912$n4776
.sym 37286 $abc$60912$n4884_1
.sym 37287 $abc$60912$n11001
.sym 37288 $abc$60912$n4781_1
.sym 37289 slave_sel_r[0]
.sym 37290 $abc$60912$n4766
.sym 37291 $abc$60912$n4779_1
.sym 37292 $abc$60912$n4885
.sym 37295 $abc$60912$n4778_1
.sym 37296 $abc$60912$n4739
.sym 37298 $abc$60912$n4771_1
.sym 37300 $abc$60912$n4744
.sym 37303 $abc$60912$n4749
.sym 37304 $abc$60912$n4777_1
.sym 37306 sram_bus_dat_w[7]
.sym 37307 $abc$60912$n4743
.sym 37309 $abc$60912$n4770
.sym 37310 slave_sel_r[0]
.sym 37311 $abc$60912$n4771_1
.sym 37312 $abc$60912$n4766
.sym 37315 $abc$60912$n4781_1
.sym 37316 $abc$60912$n4776
.sym 37317 $abc$60912$n4777_1
.sym 37318 slave_sel_r[0]
.sym 37321 $abc$60912$n4749
.sym 37322 $abc$60912$n4750
.sym 37323 $abc$60912$n4667
.sym 37324 $abc$60912$n4751_1
.sym 37327 $abc$60912$n4887_1
.sym 37328 $abc$60912$n4886_1
.sym 37329 $abc$60912$n4884_1
.sym 37330 $abc$60912$n4885
.sym 37334 $abc$60912$n4780
.sym 37335 $abc$60912$n4779_1
.sym 37336 $abc$60912$n4778_1
.sym 37342 sram_bus_dat_w[1]
.sym 37348 sram_bus_dat_w[7]
.sym 37351 slave_sel_r[0]
.sym 37352 $abc$60912$n4743
.sym 37353 $abc$60912$n4744
.sym 37354 $abc$60912$n4739
.sym 37355 $abc$60912$n11001
.sym 37356 sys_clk_$glb_clk
.sym 37360 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37361 $auto$alumacc.cc:474:replace_alu$6701.C[3]
.sym 37362 $abc$60912$n7938
.sym 37363 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 37364 $abc$60912$n8787
.sym 37365 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37366 picorv32.reg_op1[14]
.sym 37368 picorv32.reg_op2[6]
.sym 37369 $abc$60912$n5946_1
.sym 37371 picorv32.pcpi_mul_rd[2]
.sym 37373 sram_bus_dat_w[5]
.sym 37374 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 37376 storage_1[8][0]
.sym 37377 $abc$60912$n4750
.sym 37381 $abc$60912$n4750
.sym 37382 picorv32.pcpi_div.divisor[53]
.sym 37384 storage[6][6]
.sym 37385 $abc$60912$n6902
.sym 37386 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 37390 $abc$60912$n4747_1
.sym 37391 $abc$60912$n927
.sym 37392 sram_bus_dat_w[7]
.sym 37393 picorv32.reg_op2[10]
.sym 37399 $abc$60912$n4752_1
.sym 37400 $abc$60912$n4748
.sym 37402 $abc$60912$n6927
.sym 37403 $abc$60912$n2701
.sym 37404 $abc$60912$n6925
.sym 37405 $abc$60912$n6889
.sym 37406 $abc$60912$n6908
.sym 37408 $abc$60912$n4753_1
.sym 37409 $abc$60912$n6902
.sym 37410 $abc$60912$n6923
.sym 37412 $abc$60912$n6915
.sym 37414 $abc$60912$n6908
.sym 37417 $abc$60912$n11013
.sym 37421 $abc$60912$n4785
.sym 37422 $abc$60912$n6933
.sym 37423 slave_sel_r[0]
.sym 37424 sram_bus_dat_w[6]
.sym 37425 $abc$60912$n6914
.sym 37426 $abc$60912$n6905
.sym 37427 $abc$60912$n4790
.sym 37429 $abc$60912$n2702
.sym 37430 $abc$60912$n6945
.sym 37432 $abc$60912$n4752_1
.sym 37433 $abc$60912$n4748
.sym 37434 $abc$60912$n4753_1
.sym 37435 slave_sel_r[0]
.sym 37438 $abc$60912$n6908
.sym 37439 $abc$60912$n2701
.sym 37440 $abc$60912$n6933
.sym 37441 $abc$60912$n6945
.sym 37444 $abc$60912$n6889
.sym 37445 $abc$60912$n2702
.sym 37446 $abc$60912$n6915
.sym 37447 $abc$60912$n6914
.sym 37450 slave_sel_r[0]
.sym 37452 $abc$60912$n4790
.sym 37453 $abc$60912$n4785
.sym 37456 $abc$60912$n6905
.sym 37457 $abc$60912$n6925
.sym 37458 $abc$60912$n6915
.sym 37459 $abc$60912$n2702
.sym 37465 sram_bus_dat_w[6]
.sym 37468 $abc$60912$n6915
.sym 37469 $abc$60912$n6902
.sym 37470 $abc$60912$n6923
.sym 37471 $abc$60912$n2702
.sym 37474 $abc$60912$n2702
.sym 37475 $abc$60912$n6908
.sym 37476 $abc$60912$n6927
.sym 37477 $abc$60912$n6915
.sym 37478 $abc$60912$n11013
.sym 37479 sys_clk_$glb_clk
.sym 37481 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 37482 $abc$60912$n4898
.sym 37483 $abc$60912$n4896
.sym 37484 storage[6][3]
.sym 37485 picorv32.reg_op2[24]
.sym 37486 csrbank1_scratch3_w[3]
.sym 37487 $abc$60912$n2702
.sym 37488 picorv32.reg_op1[27]
.sym 37489 $abc$60912$n7969
.sym 37490 picorv32.reg_op1[11]
.sym 37491 picorv32.reg_op2[20]
.sym 37492 $abc$60912$n7969
.sym 37494 storage_1[15][1]
.sym 37495 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 37496 $abc$60912$n6923
.sym 37497 $abc$60912$n7995
.sym 37498 spiflash_bus_dat_w[26]
.sym 37500 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 37501 $abc$60912$n11004
.sym 37502 spiflash_bus_dat_w[28]
.sym 37503 $abc$60912$n7956
.sym 37504 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37505 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37506 $abc$60912$n80
.sym 37507 sram_bus_dat_w[5]
.sym 37508 csrbank1_scratch3_w[3]
.sym 37511 $abc$60912$n4597
.sym 37512 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37513 picorv32.pcpi_mul.rs1[2]
.sym 37514 $abc$60912$n4756
.sym 37515 $abc$60912$n4674_1
.sym 37516 picorv32.pcpi_div.start
.sym 37524 $abc$60912$n6911
.sym 37528 $abc$60912$n6899
.sym 37529 $abc$60912$n6933
.sym 37530 sram_bus_dat_w[2]
.sym 37531 $abc$60912$n2701
.sym 37532 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37533 $abc$60912$n11011
.sym 37535 spiflash_bus_adr[1]
.sym 37536 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37537 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37538 $abc$60912$n6905
.sym 37539 $abc$60912$n6947
.sym 37541 $abc$60912$n6939
.sym 37543 $abc$60912$n6943
.sym 37545 $abc$60912$n6902
.sym 37548 storage[5][2]
.sym 37551 storage[1][2]
.sym 37553 $abc$60912$n6941
.sym 37555 $abc$60912$n2701
.sym 37556 $abc$60912$n6933
.sym 37557 $abc$60912$n6905
.sym 37558 $abc$60912$n6943
.sym 37561 $abc$60912$n6947
.sym 37562 $abc$60912$n6911
.sym 37563 $abc$60912$n6933
.sym 37564 $abc$60912$n2701
.sym 37568 sram_bus_dat_w[2]
.sym 37573 $abc$60912$n6902
.sym 37574 $abc$60912$n6941
.sym 37575 $abc$60912$n6933
.sym 37576 $abc$60912$n2701
.sym 37579 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37580 storage[5][2]
.sym 37581 storage[1][2]
.sym 37582 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37585 $abc$60912$n6939
.sym 37586 $abc$60912$n6899
.sym 37587 $abc$60912$n6933
.sym 37588 $abc$60912$n2701
.sym 37594 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37600 spiflash_bus_adr[1]
.sym 37601 $abc$60912$n11011
.sym 37602 sys_clk_$glb_clk
.sym 37604 $abc$60912$n7796_1
.sym 37605 $abc$60912$n4923
.sym 37606 picorv32.pcpi_mul.rs1[2]
.sym 37607 spiflash_bus_dat_w[14]
.sym 37608 picorv32.reg_op2[22]
.sym 37609 storage[1][6]
.sym 37610 sram_bus_dat_w[2]
.sym 37611 storage[1][5]
.sym 37612 picorv32.reg_op1[27]
.sym 37614 picorv32.reg_op2[21]
.sym 37615 picorv32.reg_op2[29]
.sym 37616 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 37617 $abc$60912$n2701
.sym 37618 sram_bus_dat_w[3]
.sym 37619 storage[6][3]
.sym 37620 $abc$60912$n7990
.sym 37623 csrbank3_load1_w[1]
.sym 37624 picorv32.reg_op1[13]
.sym 37626 $abc$60912$n5946_1
.sym 37628 storage[6][4]
.sym 37629 $abc$60912$n13
.sym 37630 $abc$60912$n11001
.sym 37632 picorv32.pcpi_mul.rs1[4]
.sym 37633 picorv32.pcpi_mul.mul_waiting
.sym 37634 sys_rst
.sym 37635 picorv32.reg_op1[15]
.sym 37636 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 37637 $abc$60912$n7961
.sym 37638 $abc$60912$n5535
.sym 37639 $abc$60912$n5302
.sym 37648 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 37649 sram_bus_dat_w[2]
.sym 37656 $abc$60912$n4762
.sym 37657 spiflash_bus_adr[3]
.sym 37658 picorv32.reg_op2[30]
.sym 37666 slave_sel_r[0]
.sym 37671 $abc$60912$n6931
.sym 37672 $abc$60912$n4650
.sym 37674 $abc$60912$n4757
.sym 37675 $abc$60912$n4761
.sym 37684 spiflash_bus_adr[3]
.sym 37690 $abc$60912$n4762
.sym 37691 $abc$60912$n4761
.sym 37692 $abc$60912$n4757
.sym 37693 slave_sel_r[0]
.sym 37696 $abc$60912$n6931
.sym 37711 picorv32.reg_op2[30]
.sym 37716 sram_bus_dat_w[2]
.sym 37720 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 37724 $abc$60912$n4650
.sym 37725 sys_clk_$glb_clk
.sym 37726 sys_rst_$glb_sr
.sym 37727 $abc$60912$n80
.sym 37728 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 37729 $abc$60912$n4907
.sym 37730 $abc$60912$n4910
.sym 37731 $abc$60912$n5298
.sym 37732 $abc$60912$n4905
.sym 37733 sram_bus_dat_w[6]
.sym 37734 $abc$60912$n5300
.sym 37735 $PACKER_GND_NET
.sym 37736 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 37737 $abc$60912$n6262
.sym 37738 $PACKER_GND_NET
.sym 37740 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37743 picorv32.reg_op2[30]
.sym 37744 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 37746 $abc$60912$n7796_1
.sym 37747 sram_bus_dat_w[1]
.sym 37749 picorv32.mem_wordsize[2]
.sym 37750 sram_bus_dat_w[0]
.sym 37752 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37753 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37754 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37756 picorv32.reg_op1[18]
.sym 37757 storage[1][6]
.sym 37758 picorv32.reg_op1[20]
.sym 37759 picorv32.reg_op1[22]
.sym 37760 picorv32.pcpi_mul.rs1[33]
.sym 37761 $abc$60912$n915
.sym 37762 $abc$60912$n6284
.sym 37770 $abc$60912$n7962
.sym 37772 picorv32.reg_op2[22]
.sym 37773 picorv32.reg_op2[1]
.sym 37774 sram_bus_dat_w[2]
.sym 37775 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 37776 picorv32.pcpi_mul.rs2[21]
.sym 37777 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37780 $abc$60912$n8873_1
.sym 37786 picorv32.reg_op2[20]
.sym 37787 $abc$60912$n5946_1
.sym 37788 picorv32.reg_op2[29]
.sym 37793 picorv32.pcpi_mul.mul_waiting
.sym 37794 sys_rst
.sym 37797 $abc$60912$n7961
.sym 37802 $abc$60912$n5946_1
.sym 37810 picorv32.reg_op2[20]
.sym 37813 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37820 picorv32.reg_op2[22]
.sym 37821 picorv32.pcpi_mul.rs2[21]
.sym 37822 picorv32.pcpi_mul.mul_waiting
.sym 37825 $abc$60912$n7962
.sym 37826 $abc$60912$n8873_1
.sym 37827 $abc$60912$n7961
.sym 37828 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 37831 picorv32.reg_op2[1]
.sym 37839 sram_bus_dat_w[2]
.sym 37840 sys_rst
.sym 37846 picorv32.reg_op2[29]
.sym 37847 $abc$60912$n765_$glb_ce
.sym 37848 sys_clk_$glb_clk
.sym 37850 picorv32.pcpi_mul.rs1[20]
.sym 37851 csrbank1_scratch1_w[5]
.sym 37852 picorv32.pcpi_mul.rs1[16]
.sym 37853 picorv32.pcpi_mul.rs1[19]
.sym 37854 picorv32.pcpi_mul.rs1[15]
.sym 37855 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 37856 picorv32.pcpi_mul.rs1[18]
.sym 37857 picorv32.pcpi_mul.rs1[17]
.sym 37858 $abc$60912$n4667
.sym 37861 $abc$60912$n4667
.sym 37862 spiflash_bus_dat_w[0]
.sym 37863 picorv32.pcpi_div.divisor[47]
.sym 37864 $abc$60912$n5148_1
.sym 37865 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 37866 $abc$60912$n8769
.sym 37867 picorv32.reg_op1[11]
.sym 37869 picorv32.reg_op2[1]
.sym 37870 $abc$60912$n8803_1
.sym 37871 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 37872 picorv32.pcpi_mul.rs1[3]
.sym 37873 csrbank3_load1_w[4]
.sym 37874 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 37875 picorv32.reg_op2[31]
.sym 37876 $abc$60912$n8851_1
.sym 37877 picorv32.reg_op2[10]
.sym 37878 $abc$60912$n11008
.sym 37879 sram_bus_dat_w[4]
.sym 37880 $abc$60912$n4494
.sym 37881 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 37882 $abc$60912$n8117
.sym 37883 $abc$60912$n13
.sym 37884 sram_bus_dat_w[7]
.sym 37885 spiflash_bus_dat_w[31]
.sym 37891 sram_bus_dat_w[7]
.sym 37895 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 37897 sram_bus_dat_w[6]
.sym 37902 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37904 storage[5][7]
.sym 37905 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 37907 spiflash_bus_adr[7]
.sym 37908 sram_bus_dat_w[0]
.sym 37910 storage[1][7]
.sym 37913 $abc$60912$n5139_1
.sym 37914 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37918 $abc$60912$n4664
.sym 37919 $abc$60912$n8103_1
.sym 37920 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 37921 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 37926 spiflash_bus_adr[7]
.sym 37930 sram_bus_dat_w[0]
.sym 37938 sram_bus_dat_w[6]
.sym 37943 sram_bus_dat_w[7]
.sym 37948 $abc$60912$n5139_1
.sym 37950 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 37951 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 37954 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 37955 storage[5][7]
.sym 37956 storage[1][7]
.sym 37957 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37960 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 37961 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 37963 $abc$60912$n8103_1
.sym 37970 $abc$60912$n4664
.sym 37971 sys_clk_$glb_clk
.sym 37972 sys_rst_$glb_sr
.sym 37973 $abc$60912$n8843_1
.sym 37974 $abc$60912$n8841_1
.sym 37975 picorv32.pcpi_mul.rs1[21]
.sym 37976 picorv32.pcpi_mul.rs1[22]
.sym 37977 picorv32.pcpi_mul.rs1[33]
.sym 37978 picorv32.reg_op2[15]
.sym 37979 picorv32.pcpi_mul.rs1[23]
.sym 37980 $abc$60912$n8844_1
.sym 37981 $abc$60912$n2698
.sym 37982 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 37983 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 37984 $abc$60912$n2698
.sym 37985 picorv32.pcpi_div.divisor[44]
.sym 37986 picorv32.reg_op1[16]
.sym 37987 $abc$60912$n8003_1
.sym 37988 picorv32.reg_op2[21]
.sym 37989 $abc$60912$n11050
.sym 37991 picorv32.reg_op2[2]
.sym 37992 spiflash_bus_dat_w[26]
.sym 37993 picorv32.reg_op1[17]
.sym 37994 picorv32.reg_op1[16]
.sym 37995 $abc$60912$n11060
.sym 37996 picorv32.pcpi_div.divisor[44]
.sym 37997 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 37999 $abc$60912$n11028
.sym 38000 csrbank1_scratch3_w[3]
.sym 38001 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 38002 $abc$60912$n8815_1
.sym 38003 $abc$60912$n4674_1
.sym 38004 picorv32.reg_op1[21]
.sym 38005 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38006 $abc$60912$n80
.sym 38007 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 38008 $abc$60912$n8841_1
.sym 38016 picorv32.reg_op2[15]
.sym 38017 picorv32.reg_op2[7]
.sym 38019 picorv32.mem_wordsize[0]
.sym 38021 picorv32.mem_wordsize[2]
.sym 38023 sram_bus_dat_w[3]
.sym 38025 $abc$60912$n4734
.sym 38026 picorv32.reg_op2[14]
.sym 38027 picorv32.mem_wordsize[0]
.sym 38029 picorv32.mem_wordsize[2]
.sym 38030 picorv32.reg_op2[29]
.sym 38034 $abc$60912$n6613_1
.sym 38035 picorv32.reg_op2[6]
.sym 38037 picorv32.reg_op2[10]
.sym 38038 $abc$60912$n6617_1
.sym 38040 $abc$60912$n6615_1
.sym 38041 picorv32.reg_op2[5]
.sym 38042 picorv32.reg_op2[30]
.sym 38043 picorv32.reg_op2[13]
.sym 38044 picorv32.reg_op2[31]
.sym 38045 picorv32.reg_op2[2]
.sym 38047 picorv32.mem_wordsize[2]
.sym 38048 picorv32.reg_op2[31]
.sym 38049 picorv32.mem_wordsize[0]
.sym 38050 picorv32.reg_op2[7]
.sym 38054 $abc$60912$n6613_1
.sym 38055 picorv32.mem_wordsize[0]
.sym 38056 picorv32.reg_op2[29]
.sym 38059 picorv32.mem_wordsize[0]
.sym 38060 picorv32.reg_op2[30]
.sym 38061 picorv32.mem_wordsize[2]
.sym 38062 picorv32.reg_op2[6]
.sym 38065 $abc$60912$n6617_1
.sym 38067 picorv32.mem_wordsize[2]
.sym 38068 picorv32.reg_op2[15]
.sym 38071 picorv32.reg_op2[5]
.sym 38072 picorv32.mem_wordsize[2]
.sym 38073 picorv32.reg_op2[13]
.sym 38074 picorv32.mem_wordsize[0]
.sym 38078 sram_bus_dat_w[3]
.sym 38083 picorv32.reg_op2[2]
.sym 38084 picorv32.reg_op2[10]
.sym 38085 picorv32.mem_wordsize[2]
.sym 38086 picorv32.mem_wordsize[0]
.sym 38089 picorv32.reg_op2[14]
.sym 38091 $abc$60912$n6615_1
.sym 38092 picorv32.mem_wordsize[2]
.sym 38093 $abc$60912$n4734
.sym 38094 sys_clk_$glb_clk
.sym 38096 $abc$60912$n5455
.sym 38097 picorv32.pcpi_mul.rs1[4]
.sym 38098 $abc$60912$n5139_1
.sym 38099 picorv32.pcpi_mul.rs1[5]
.sym 38100 $abc$60912$n7791
.sym 38101 picorv32.pcpi_mul.rs1[7]
.sym 38102 picorv32.reg_op2[31]
.sym 38103 picorv32.pcpi_mul.rs1[6]
.sym 38104 picorv32.reg_op2[9]
.sym 38105 sram_bus_dat_w[3]
.sym 38106 sram_bus_dat_w[3]
.sym 38107 $abc$60912$n5148_1
.sym 38108 sram_bus_dat_w[3]
.sym 38109 $abc$60912$n8791_1
.sym 38110 picorv32.reg_op1[26]
.sym 38111 spiflash_bus_dat_w[9]
.sym 38115 spiflash_bus_dat_w[14]
.sym 38116 $abc$60912$n8975
.sym 38117 picorv32.reg_op1[10]
.sym 38118 spiflash_bus_dat_w[27]
.sym 38119 picorv32.reg_op1[24]
.sym 38120 storage[4][6]
.sym 38121 $abc$60912$n11030
.sym 38122 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38123 $abc$60912$n11001
.sym 38125 picorv32.pcpi_mul.mul_waiting
.sym 38126 $abc$60912$n4674
.sym 38127 $abc$60912$n11028
.sym 38128 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38129 $abc$60912$n13
.sym 38130 sys_rst
.sym 38131 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38137 storage[4][7]
.sym 38139 $abc$60912$n11001
.sym 38141 picorv32.reg_op2[7]
.sym 38142 sram_bus_dat_w[3]
.sym 38146 $abc$60912$n8108
.sym 38148 $abc$60912$n8851_1
.sym 38149 sram_bus_dat_w[4]
.sym 38150 storage[5][3]
.sym 38151 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38152 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 38156 storage[0][7]
.sym 38157 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38160 storage[1][3]
.sym 38161 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 38163 $abc$60912$n5139_1
.sym 38165 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38167 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 38170 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38171 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 38172 storage[5][3]
.sym 38173 storage[1][3]
.sym 38176 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 38178 $abc$60912$n5139_1
.sym 38179 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 38182 picorv32.reg_op2[7]
.sym 38188 sram_bus_dat_w[4]
.sym 38194 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 38195 $abc$60912$n5139_1
.sym 38197 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 38200 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38202 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38203 $abc$60912$n8108
.sym 38206 $abc$60912$n8851_1
.sym 38207 storage[0][7]
.sym 38208 storage[4][7]
.sym 38209 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 38214 sram_bus_dat_w[3]
.sym 38216 $abc$60912$n11001
.sym 38217 sys_clk_$glb_clk
.sym 38219 storage[4][4]
.sym 38220 $abc$60912$n8816
.sym 38221 storage[4][2]
.sym 38222 picorv32.reg_op2[7]
.sym 38223 $abc$60912$n8804
.sym 38224 $abc$60912$n8831
.sym 38225 storage[4][3]
.sym 38226 $abc$60912$n8782_1
.sym 38227 $abc$60912$n11077
.sym 38228 $abc$60912$n4738_1
.sym 38229 spiflash_bus_adr[3]
.sym 38231 storage[4][7]
.sym 38232 $abc$60912$n7796_1
.sym 38233 $abc$60912$n11013
.sym 38234 sram_bus_dat_w[1]
.sym 38235 picorv32.reg_op1[23]
.sym 38236 picorv32.mem_wordsize[0]
.sym 38237 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 38238 picorv32.reg_op1[5]
.sym 38239 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38240 picorv32.reg_op2[1]
.sym 38241 sram_bus_dat_w[0]
.sym 38242 picorv32.reg_op2[14]
.sym 38243 picorv32.pcpi_mul.rs1[8]
.sym 38245 $abc$60912$n5154_1
.sym 38246 sram_bus_adr[3]
.sym 38247 $abc$60912$n6170
.sym 38248 csrbank3_reload2_w[2]
.sym 38249 $abc$60912$n6284
.sym 38250 sram_bus_adr[4]
.sym 38251 $abc$60912$n4522
.sym 38252 picorv32.reg_op1[4]
.sym 38253 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 38254 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38260 slave_sel_r[2]
.sym 38262 $abc$60912$n4522
.sym 38264 $abc$60912$n8117
.sym 38268 basesoc_bus_wishbone_dat_r[4]
.sym 38270 slave_sel_r[1]
.sym 38273 $abc$60912$n6262
.sym 38277 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38278 $abc$60912$n9
.sym 38281 $abc$60912$n3
.sym 38282 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38285 spiflash_sr[4]
.sym 38293 slave_sel_r[2]
.sym 38294 slave_sel_r[1]
.sym 38295 spiflash_sr[4]
.sym 38296 basesoc_bus_wishbone_dat_r[4]
.sym 38299 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38300 $abc$60912$n8117
.sym 38302 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38306 $abc$60912$n3
.sym 38313 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38319 $abc$60912$n8117
.sym 38324 $abc$60912$n9
.sym 38329 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 38330 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 38331 $abc$60912$n8117
.sym 38336 $abc$60912$n6262
.sym 38339 $abc$60912$n4522
.sym 38340 sys_clk_$glb_clk
.sym 38342 $abc$60912$n6170
.sym 38343 $abc$60912$n4674
.sym 38344 sram_bus_dat_w[7]
.sym 38345 $abc$60912$n6206
.sym 38346 $abc$60912$n8782_1
.sym 38347 $abc$60912$n6158
.sym 38348 $abc$60912$n8009_1
.sym 38349 $abc$60912$n6158
.sym 38350 picorv32.reg_op1[26]
.sym 38351 $abc$60912$n11017
.sym 38352 $abc$60912$n11017
.sym 38355 $abc$60912$n4765_1
.sym 38356 picorv32.reg_op2[2]
.sym 38357 $abc$60912$n8803_1
.sym 38358 $abc$60912$n11028
.sym 38359 picorv32.reg_op1[6]
.sym 38360 $abc$60912$n8776_1
.sym 38361 picorv32.reg_op2[2]
.sym 38362 picorv32.reg_op2[7]
.sym 38363 picorv32.reg_op2[12]
.sym 38364 $abc$60912$n11028
.sym 38365 $abc$60912$n8801
.sym 38366 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 38367 picorv32.reg_op2[31]
.sym 38368 sram_bus_dat_w[7]
.sym 38369 storage[14][0]
.sym 38370 sram_bus_dat_w[4]
.sym 38371 $abc$60912$n4494
.sym 38372 sram_bus_adr[3]
.sym 38373 storage[12][1]
.sym 38374 basesoc_sram_we[1]
.sym 38375 $abc$60912$n6170
.sym 38376 $abc$60912$n13
.sym 38377 $abc$60912$n11009
.sym 38385 spiflash_i
.sym 38387 $abc$60912$n8003_1
.sym 38388 sram_bus_dat_w[3]
.sym 38390 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38391 storage_1[7][2]
.sym 38393 storage_1[7][7]
.sym 38396 $abc$60912$n5488
.sym 38397 $abc$60912$n8580_1
.sym 38400 basesoc_sram_we[1]
.sym 38401 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38402 spiflash_bus_adr[3]
.sym 38404 $abc$60912$n5534
.sym 38405 $abc$60912$n8009_1
.sym 38407 $abc$60912$n5140
.sym 38409 csrbank3_value3_w[2]
.sym 38410 sram_bus_adr[4]
.sym 38411 storage_1[3][2]
.sym 38413 storage_1[3][7]
.sym 38414 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38418 spiflash_i
.sym 38424 sram_bus_dat_w[3]
.sym 38428 $abc$60912$n8009_1
.sym 38429 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38430 $abc$60912$n8003_1
.sym 38431 $abc$60912$n5140
.sym 38434 storage_1[3][2]
.sym 38435 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38436 storage_1[7][2]
.sym 38437 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38440 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 38441 storage_1[7][7]
.sym 38442 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 38443 storage_1[3][7]
.sym 38446 basesoc_sram_we[1]
.sym 38448 $abc$60912$n5534
.sym 38452 sram_bus_adr[4]
.sym 38453 $abc$60912$n8580_1
.sym 38454 $abc$60912$n5488
.sym 38455 csrbank3_value3_w[2]
.sym 38460 spiflash_bus_adr[3]
.sym 38463 sys_clk_$glb_clk
.sym 38464 sys_rst_$glb_sr
.sym 38465 $abc$60912$n8906_1
.sym 38466 csrbank3_reload2_w[0]
.sym 38467 csrbank3_reload2_w[2]
.sym 38468 $abc$60912$n765
.sym 38469 $abc$60912$n5139_1
.sym 38470 $abc$60912$n8784
.sym 38471 csrbank3_reload2_w[6]
.sym 38472 $abc$60912$n8783
.sym 38473 $abc$60912$n8020_1
.sym 38474 $abc$60912$n6158
.sym 38475 $abc$60912$n6158
.sym 38476 spiflash_bus_dat_w[12]
.sym 38477 storage_1[7][2]
.sym 38478 $abc$60912$n6699_1
.sym 38479 picorv32.reg_op2[2]
.sym 38480 $abc$60912$n6206
.sym 38481 spiflash_bus_adr[5]
.sym 38482 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38483 picorv32.reg_op2[2]
.sym 38484 $abc$60912$n6170
.sym 38485 $abc$60912$n8870_1
.sym 38486 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 38487 $abc$60912$n7955
.sym 38488 $abc$60912$n8889_1
.sym 38489 $abc$60912$n5140
.sym 38490 $abc$60912$n6131_1
.sym 38491 $abc$60912$n8841_1
.sym 38492 $abc$60912$n2701
.sym 38493 csrbank1_scratch3_w[3]
.sym 38494 $abc$60912$n80
.sym 38495 $abc$60912$n6158
.sym 38496 $abc$60912$n11028
.sym 38497 $abc$60912$n6152
.sym 38498 picorv32.reg_op2[12]
.sym 38499 $abc$60912$n4662
.sym 38500 $abc$60912$n4502
.sym 38506 sram_bus_dat_w[1]
.sym 38509 $abc$60912$n6157
.sym 38510 $abc$60912$n5166_1
.sym 38511 sram_bus_dat_w[0]
.sym 38512 $abc$60912$n5083_1
.sym 38514 sram_bus_dat_w[3]
.sym 38517 $abc$60912$n5154_1
.sym 38518 $abc$60912$n5176
.sym 38519 $abc$60912$n6158
.sym 38523 $abc$60912$n6152
.sym 38524 $abc$60912$n11026
.sym 38526 $abc$60912$n4667
.sym 38527 sys_rst
.sym 38530 sram_bus_dat_w[4]
.sym 38535 sram_bus_adr[4]
.sym 38539 sram_bus_adr[4]
.sym 38541 $abc$60912$n5083_1
.sym 38546 sram_bus_dat_w[1]
.sym 38551 $abc$60912$n5166_1
.sym 38553 sram_bus_adr[4]
.sym 38557 sys_rst
.sym 38558 sram_bus_adr[4]
.sym 38559 $abc$60912$n5176
.sym 38560 $abc$60912$n5154_1
.sym 38564 sram_bus_dat_w[4]
.sym 38569 sram_bus_dat_w[0]
.sym 38575 $abc$60912$n6158
.sym 38576 $abc$60912$n6157
.sym 38577 $abc$60912$n4667
.sym 38578 $abc$60912$n6152
.sym 38583 sram_bus_dat_w[3]
.sym 38585 $abc$60912$n11026
.sym 38586 sys_clk_$glb_clk
.sym 38588 $abc$60912$n6133
.sym 38589 $abc$60912$n6115_1
.sym 38590 $abc$60912$n8831
.sym 38591 $abc$60912$n90
.sym 38592 $abc$60912$n88
.sym 38593 $abc$60912$n6111_1
.sym 38594 $abc$60912$n5586
.sym 38595 $abc$60912$n86
.sym 38596 picorv32.reg_op1[4]
.sym 38597 storage[8][0]
.sym 38598 spiflash_bus_dat_w[7]
.sym 38599 $abc$60912$n5317_1
.sym 38600 csrbank3_reload0_w[0]
.sym 38601 $abc$60912$n5206
.sym 38603 $abc$60912$n765
.sym 38604 sram_bus_dat_w[0]
.sym 38605 $abc$60912$n6262
.sym 38606 csrbank3_reload0_w[2]
.sym 38607 spiflash_bus_dat_w[9]
.sym 38608 $abc$60912$n8974
.sym 38609 csrbank3_reload2_w[0]
.sym 38610 $abc$60912$n5488
.sym 38611 picorv32.reg_op1[2]
.sym 38612 $abc$60912$n6123_1
.sym 38613 $abc$60912$n88
.sym 38614 $abc$60912$n5535
.sym 38615 $abc$60912$n6166
.sym 38616 slave_sel_r[1]
.sym 38617 $abc$60912$n6122
.sym 38618 $abc$60912$n2702
.sym 38619 $abc$60912$n11028
.sym 38620 $abc$60912$n2698
.sym 38621 sys_rst
.sym 38622 $abc$60912$n13
.sym 38623 storage[4][6]
.sym 38630 $abc$60912$n4667
.sym 38631 $abc$60912$n6152
.sym 38632 $abc$60912$n8474
.sym 38633 spiflash_sr[7]
.sym 38634 basesoc_bus_wishbone_dat_r[7]
.sym 38635 sram_bus_dat_w[2]
.sym 38637 $abc$60912$n8462
.sym 38640 $abc$60912$n5535
.sym 38642 sram_bus_dat_w[4]
.sym 38643 $abc$60912$n8468
.sym 38644 $abc$60912$n2702
.sym 38645 $abc$60912$n6170
.sym 38646 $abc$60912$n6160
.sym 38647 $abc$60912$n4656
.sym 38648 $abc$60912$n6155
.sym 38649 slave_sel_r[1]
.sym 38653 basesoc_sram_we[1]
.sym 38654 $abc$60912$n6161
.sym 38655 slave_sel_r[2]
.sym 38658 $abc$60912$n8464
.sym 38662 sram_bus_dat_w[2]
.sym 38668 $abc$60912$n6160
.sym 38669 $abc$60912$n6152
.sym 38670 $abc$60912$n4667
.sym 38671 $abc$60912$n6161
.sym 38674 $abc$60912$n8464
.sym 38675 $abc$60912$n8462
.sym 38676 $abc$60912$n2702
.sym 38677 $abc$60912$n6155
.sym 38680 slave_sel_r[2]
.sym 38681 slave_sel_r[1]
.sym 38682 basesoc_bus_wishbone_dat_r[7]
.sym 38683 spiflash_sr[7]
.sym 38687 basesoc_sram_we[1]
.sym 38688 $abc$60912$n5535
.sym 38692 $abc$60912$n8462
.sym 38693 $abc$60912$n2702
.sym 38694 $abc$60912$n8468
.sym 38695 $abc$60912$n6161
.sym 38700 sram_bus_dat_w[4]
.sym 38704 $abc$60912$n8474
.sym 38705 $abc$60912$n2702
.sym 38706 $abc$60912$n8462
.sym 38707 $abc$60912$n6170
.sym 38708 $abc$60912$n4656
.sym 38709 sys_clk_$glb_clk
.sym 38710 sys_rst_$glb_sr
.sym 38711 $abc$60912$n5178_1
.sym 38712 $abc$60912$n5573
.sym 38713 $abc$60912$n4838
.sym 38714 $abc$60912$n8832
.sym 38715 $abc$60912$n5593_1
.sym 38716 csrbank1_scratch2_w[0]
.sym 38717 $abc$60912$n5319
.sym 38718 $abc$60912$n6110_1
.sym 38719 spiflash_bus_adr[6]
.sym 38720 $abc$60912$n5534
.sym 38722 $abc$60912$n4520
.sym 38723 storage[15][5]
.sym 38724 sram_bus_dat_w[0]
.sym 38725 $abc$60912$n2699
.sym 38726 sram_bus_dat_w[1]
.sym 38727 $abc$60912$n6138_1
.sym 38728 $abc$60912$n2699
.sym 38729 spiflash_bus_adr[7]
.sym 38730 $abc$60912$n5077_1
.sym 38731 $abc$60912$n5166_1
.sym 38732 $abc$60912$n8466
.sym 38733 $abc$60912$n6150
.sym 38734 $abc$60912$n4667
.sym 38735 $abc$60912$n4522
.sym 38736 $abc$60912$n2701
.sym 38737 $abc$60912$n4842
.sym 38739 picorv32.pcpi_mul.rs1[8]
.sym 38741 $abc$60912$n4840
.sym 38742 $abc$60912$n3
.sym 38743 $abc$60912$n8462
.sym 38744 $abc$60912$n6170
.sym 38745 $abc$60912$n8921_1
.sym 38746 sram_bus_adr[2]
.sym 38752 $abc$60912$n6130
.sym 38753 sram_bus_dat_w[5]
.sym 38754 $abc$60912$n6163
.sym 38756 $abc$60912$n6129_1
.sym 38757 $abc$60912$n5318_1
.sym 38760 $abc$60912$n6131_1
.sym 38762 $abc$60912$n6132_1
.sym 38763 $abc$60912$n6172
.sym 38764 $abc$60912$n5321_1
.sym 38765 $abc$60912$n8462
.sym 38768 $abc$60912$n6164
.sym 38769 $abc$60912$n6152
.sym 38770 $abc$60912$n6173
.sym 38771 $abc$60912$n6121
.sym 38772 $abc$60912$n6123_1
.sym 38773 $abc$60912$n6120
.sym 38774 $abc$60912$n5319
.sym 38775 $abc$60912$n8470
.sym 38776 $abc$60912$n4667
.sym 38777 $abc$60912$n6122
.sym 38778 $abc$60912$n2702
.sym 38779 $abc$60912$n11009
.sym 38782 sram_bus_dat_w[6]
.sym 38783 $abc$60912$n5320_1
.sym 38786 sram_bus_dat_w[5]
.sym 38791 $abc$60912$n6132_1
.sym 38792 $abc$60912$n6130
.sym 38793 $abc$60912$n6131_1
.sym 38794 $abc$60912$n6129_1
.sym 38797 $abc$60912$n5320_1
.sym 38798 $abc$60912$n5318_1
.sym 38799 $abc$60912$n5319
.sym 38800 $abc$60912$n5321_1
.sym 38805 sram_bus_dat_w[6]
.sym 38809 $abc$60912$n6164
.sym 38810 $abc$60912$n2702
.sym 38811 $abc$60912$n8462
.sym 38812 $abc$60912$n8470
.sym 38815 $abc$60912$n6152
.sym 38816 $abc$60912$n6164
.sym 38817 $abc$60912$n4667
.sym 38818 $abc$60912$n6163
.sym 38821 $abc$60912$n6123_1
.sym 38822 $abc$60912$n6120
.sym 38823 $abc$60912$n6122
.sym 38824 $abc$60912$n6121
.sym 38827 $abc$60912$n4667
.sym 38828 $abc$60912$n6173
.sym 38829 $abc$60912$n6152
.sym 38830 $abc$60912$n6172
.sym 38831 $abc$60912$n11009
.sym 38832 sys_clk_$glb_clk
.sym 38834 $abc$60912$n6114_1
.sym 38835 $abc$60912$n5326
.sym 38836 spiflash_bitbang_storage_full[3]
.sym 38837 $abc$60912$n5331_1
.sym 38838 $abc$60912$n5330
.sym 38839 $abc$60912$n8424
.sym 38840 $abc$60912$n5327
.sym 38841 spiflash_bitbang_storage_full[0]
.sym 38842 $abc$60912$n5946_1
.sym 38843 picorv32.reg_op2[6]
.sym 38845 $abc$60912$n6161
.sym 38846 picorv32.reg_op2[2]
.sym 38847 storage[14][7]
.sym 38848 $abc$60912$n5084
.sym 38849 sram_bus_adr[3]
.sym 38850 $abc$60912$n6128_1
.sym 38851 $abc$60912$n6110_1
.sym 38852 picorv32.reg_op2[7]
.sym 38853 $abc$60912$n8462
.sym 38854 $abc$60912$n4496
.sym 38855 $abc$60912$n6787
.sym 38856 $abc$60912$n5322
.sym 38857 sram_bus_dat_w[5]
.sym 38858 picorv32.reg_op1[23]
.sym 38859 $abc$60912$n4498
.sym 38861 $abc$60912$n5328_1
.sym 38862 sram_bus_dat_w[7]
.sym 38863 csrbank4_rxempty_w
.sym 38864 sram_bus_dat_w[7]
.sym 38865 $abc$60912$n11009
.sym 38866 basesoc_sram_we[1]
.sym 38867 $abc$60912$n4494
.sym 38868 $abc$60912$n5077_1
.sym 38869 sram_bus_adr[2]
.sym 38876 $abc$60912$n8422
.sym 38877 $abc$60912$n11060
.sym 38879 $abc$60912$n6164
.sym 38880 $abc$60912$n6170
.sym 38882 $abc$60912$n8416
.sym 38888 $abc$60912$n6173
.sym 38890 $abc$60912$n8420
.sym 38891 $abc$60912$n2698
.sym 38892 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 38893 $abc$60912$n4841
.sym 38894 $abc$60912$n8412
.sym 38896 $abc$60912$n4843
.sym 38897 $abc$60912$n4842
.sym 38898 $abc$60912$n8408
.sym 38900 $abc$60912$n6158
.sym 38901 $abc$60912$n4840
.sym 38903 $abc$60912$n4504
.sym 38904 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 38906 $abc$60912$n5199
.sym 38909 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 38914 $abc$60912$n4840
.sym 38915 $abc$60912$n4842
.sym 38916 $abc$60912$n4843
.sym 38917 $abc$60912$n4841
.sym 38920 $abc$60912$n6158
.sym 38921 $abc$60912$n8408
.sym 38922 $abc$60912$n2698
.sym 38923 $abc$60912$n8412
.sym 38929 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 38932 $abc$60912$n2698
.sym 38933 $abc$60912$n8408
.sym 38934 $abc$60912$n6164
.sym 38935 $abc$60912$n8416
.sym 38938 $abc$60912$n8408
.sym 38939 $abc$60912$n2698
.sym 38940 $abc$60912$n8422
.sym 38941 $abc$60912$n6173
.sym 38944 $abc$60912$n2698
.sym 38945 $abc$60912$n8408
.sym 38946 $abc$60912$n8420
.sym 38947 $abc$60912$n6170
.sym 38951 $abc$60912$n5199
.sym 38952 $abc$60912$n4504
.sym 38954 $abc$60912$n11060
.sym 38955 sys_clk_$glb_clk
.sym 38957 $abc$60912$n6113_1
.sym 38958 $abc$60912$n915
.sym 38959 $abc$60912$n8865_1
.sym 38960 $abc$60912$n8866_1
.sym 38961 $abc$60912$n6091_1
.sym 38962 $abc$60912$n8922_1
.sym 38963 $abc$60912$n6112_1
.sym 38964 $abc$60912$n8408
.sym 38965 $abc$60912$n7969
.sym 38966 picorv32.reg_op2[20]
.sym 38967 $abc$60912$n5337_1
.sym 38968 $abc$60912$n4842
.sym 38969 picorv32.reg_op2[20]
.sym 38970 sram_bus_dat_w[0]
.sym 38971 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38972 $abc$60912$n6206
.sym 38973 storage[13][6]
.sym 38974 sram_bus_dat_w[3]
.sym 38975 $abc$60912$n10643
.sym 38977 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 38978 basesoc_counter[1]
.sym 38979 picorv32.reg_op2[28]
.sym 38981 basesoc_uart_tx_pending
.sym 38982 $abc$60912$n6152
.sym 38983 $abc$60912$n6173
.sym 38984 $abc$60912$n2701
.sym 38985 $abc$60912$n4667
.sym 38986 $abc$60912$n6112_1
.sym 38987 picorv32.reg_op2[4]
.sym 38988 $abc$60912$n5140
.sym 38989 $abc$60912$n6131_1
.sym 38990 $abc$60912$n6155
.sym 38991 $abc$60912$n8462
.sym 38992 $abc$60912$n4502
.sym 38998 spiflash_bus_dat_w[15]
.sym 38999 $abc$60912$n8414
.sym 39000 $abc$60912$n8444
.sym 39001 $abc$60912$n6139
.sym 39002 spiflash_bus_dat_w[11]
.sym 39003 sram_bus_adr[0]
.sym 39005 $abc$60912$n6141_1
.sym 39006 $abc$60912$n2701
.sym 39008 $abc$60912$n6161
.sym 39009 $abc$60912$n8408
.sym 39011 $abc$60912$n6138_1
.sym 39012 spiflash_bus_dat_w[12]
.sym 39013 $abc$60912$n2699
.sym 39014 $abc$60912$n6170
.sym 39016 $abc$60912$n6140_1
.sym 39017 $abc$60912$n8438
.sym 39024 $abc$60912$n8456
.sym 39028 $abc$60912$n8426
.sym 39029 $abc$60912$n2698
.sym 39031 $abc$60912$n6138_1
.sym 39032 $abc$60912$n6141_1
.sym 39033 $abc$60912$n6140_1
.sym 39034 $abc$60912$n6139
.sym 39039 sram_bus_adr[0]
.sym 39043 spiflash_bus_dat_w[11]
.sym 39049 $abc$60912$n8426
.sym 39050 $abc$60912$n2699
.sym 39051 $abc$60912$n8438
.sym 39052 $abc$60912$n6170
.sym 39058 spiflash_bus_dat_w[12]
.sym 39062 spiflash_bus_dat_w[15]
.sym 39067 $abc$60912$n8444
.sym 39068 $abc$60912$n8456
.sym 39069 $abc$60912$n6170
.sym 39070 $abc$60912$n2701
.sym 39073 $abc$60912$n8414
.sym 39074 $abc$60912$n2698
.sym 39075 $abc$60912$n6161
.sym 39076 $abc$60912$n8408
.sym 39078 sys_clk_$glb_clk
.sym 39080 $abc$60912$n4498
.sym 39081 $abc$60912$n5328_1
.sym 39082 $abc$60912$n9
.sym 39083 $abc$60912$n8444
.sym 39084 $abc$60912$n4494
.sym 39085 $abc$60912$n8442
.sym 39086 $abc$60912$n8426
.sym 39087 $abc$60912$n5329_1
.sym 39088 picorv32.reg_op2[29]
.sym 39089 picorv32.reg_op2[21]
.sym 39090 picorv32.reg_op2[21]
.sym 39091 $abc$60912$n5148_1
.sym 39092 $abc$60912$n6137_1
.sym 39093 $abc$60912$n15
.sym 39095 $abc$60912$n8866_1
.sym 39096 $abc$60912$n6220
.sym 39097 $abc$60912$n8408
.sym 39098 $abc$60912$n4492
.sym 39099 $abc$60912$n5078
.sym 39100 picorv32.reg_op2[19]
.sym 39101 $abc$60912$n8425
.sym 39102 $abc$60912$n8801
.sym 39103 picorv32.reg_op2[26]
.sym 39104 $abc$60912$n2698
.sym 39105 sys_rst
.sym 39106 $abc$60912$n88
.sym 39107 $abc$60912$n2702
.sym 39108 slave_sel_r[1]
.sym 39109 $abc$60912$n6164
.sym 39110 $abc$60912$n5326
.sym 39111 $abc$60912$n11028
.sym 39112 sram_bus_we
.sym 39113 $abc$60912$n6122
.sym 39114 $abc$60912$n5080_1
.sym 39115 interface1_bank_bus_dat_r[2]
.sym 39121 picorv32.reg_op2[3]
.sym 39122 $abc$60912$n8440
.sym 39123 $abc$60912$n6161
.sym 39125 picorv32.reg_op2[15]
.sym 39126 picorv32.mem_wordsize[0]
.sym 39127 picorv32.reg_op2[12]
.sym 39128 picorv32.mem_wordsize[2]
.sym 39130 $abc$60912$n2699
.sym 39131 $abc$60912$n8444
.sym 39132 picorv32.mem_wordsize[0]
.sym 39134 $abc$60912$n6173
.sym 39136 picorv32.reg_op2[7]
.sym 39138 $abc$60912$n8432
.sym 39139 $abc$60912$n4734
.sym 39142 picorv32.reg_op2[11]
.sym 39144 $abc$60912$n2701
.sym 39147 picorv32.reg_op2[4]
.sym 39148 $abc$60912$n8458
.sym 39150 picorv32.reg_op2[19]
.sym 39151 $abc$60912$n8426
.sym 39154 picorv32.reg_op2[15]
.sym 39155 picorv32.mem_wordsize[2]
.sym 39156 picorv32.reg_op2[7]
.sym 39157 picorv32.mem_wordsize[0]
.sym 39160 $abc$60912$n8440
.sym 39161 $abc$60912$n6173
.sym 39162 $abc$60912$n8426
.sym 39163 $abc$60912$n2699
.sym 39166 $abc$60912$n8458
.sym 39167 $abc$60912$n2701
.sym 39168 $abc$60912$n6173
.sym 39169 $abc$60912$n8444
.sym 39172 $abc$60912$n8426
.sym 39173 $abc$60912$n6161
.sym 39174 $abc$60912$n8432
.sym 39175 $abc$60912$n2699
.sym 39178 picorv32.mem_wordsize[0]
.sym 39179 picorv32.reg_op2[11]
.sym 39180 picorv32.reg_op2[3]
.sym 39181 picorv32.mem_wordsize[2]
.sym 39184 picorv32.mem_wordsize[2]
.sym 39185 picorv32.reg_op2[3]
.sym 39186 picorv32.mem_wordsize[0]
.sym 39187 picorv32.reg_op2[19]
.sym 39190 picorv32.mem_wordsize[0]
.sym 39191 picorv32.reg_op2[4]
.sym 39192 picorv32.reg_op2[12]
.sym 39193 picorv32.mem_wordsize[2]
.sym 39199 picorv32.reg_op2[7]
.sym 39200 $abc$60912$n4734
.sym 39201 sys_clk_$glb_clk
.sym 39203 $abc$60912$n8593_1
.sym 39204 spiflash_bus_dat_w[21]
.sym 39205 $abc$60912$n4734
.sym 39206 spiflash_bus_adr[9]
.sym 39207 basesoc_uart_phy_tx_busy
.sym 39208 $abc$60912$n4502
.sym 39209 $abc$60912$n4496
.sym 39210 spiflash_bus_dat_w[22]
.sym 39211 spiflash_bus_adr[3]
.sym 39212 storage[2][7]
.sym 39214 user_led0
.sym 39215 picorv32.reg_op2[3]
.sym 39218 picorv32.reg_op1[23]
.sym 39219 $abc$60912$n8444
.sym 39221 sys_rst
.sym 39223 $abc$60912$n5166_1
.sym 39224 picorv32.mem_wordsize[2]
.sym 39225 spiflash_bus_dat_w[11]
.sym 39227 $abc$60912$n9
.sym 39228 $abc$60912$n8443
.sym 39229 sram_bus_dat_w[0]
.sym 39230 sram_bus_adr[2]
.sym 39231 $abc$60912$n4494
.sym 39232 $abc$60912$n8443
.sym 39233 $abc$60912$n4842
.sym 39234 spiflash_bus_dat_w[22]
.sym 39235 $abc$60912$n5075
.sym 39236 $abc$60912$n8921_1
.sym 39237 $abc$60912$n4507
.sym 39238 spiflash_bus_dat_w[7]
.sym 39244 sys_rst
.sym 39245 $abc$60912$n4587
.sym 39246 $abc$60912$n4588
.sym 39247 $abc$60912$n8444
.sym 39248 $abc$60912$n6161
.sym 39250 $abc$60912$n6158
.sym 39253 $abc$60912$n5537
.sym 39254 $abc$60912$n2701
.sym 39255 $abc$60912$n8444
.sym 39256 $abc$60912$n5128
.sym 39260 $abc$60912$n6155
.sym 39262 $abc$60912$n8452
.sym 39263 $abc$60912$n8450
.sym 39264 sram_bus_dat_w[0]
.sym 39265 basesoc_sram_we[1]
.sym 39269 $abc$60912$n6164
.sym 39271 $abc$60912$n8446
.sym 39273 $abc$60912$n8454
.sym 39275 $abc$60912$n8448
.sym 39278 $abc$60912$n4587
.sym 39283 $abc$60912$n2701
.sym 39284 $abc$60912$n8444
.sym 39285 $abc$60912$n8450
.sym 39286 $abc$60912$n6161
.sym 39289 $abc$60912$n8446
.sym 39290 $abc$60912$n8444
.sym 39291 $abc$60912$n6155
.sym 39292 $abc$60912$n2701
.sym 39295 $abc$60912$n4587
.sym 39296 sys_rst
.sym 39297 $abc$60912$n5128
.sym 39298 sram_bus_dat_w[0]
.sym 39301 $abc$60912$n6158
.sym 39302 $abc$60912$n2701
.sym 39303 $abc$60912$n8448
.sym 39304 $abc$60912$n8444
.sym 39307 basesoc_sram_we[1]
.sym 39308 $abc$60912$n5537
.sym 39313 $abc$60912$n6164
.sym 39314 $abc$60912$n8444
.sym 39315 $abc$60912$n8452
.sym 39316 $abc$60912$n2701
.sym 39320 $abc$60912$n8454
.sym 39323 $abc$60912$n4588
.sym 39324 sys_clk_$glb_clk
.sym 39325 sys_rst_$glb_sr
.sym 39326 interface1_bank_bus_dat_r[1]
.sym 39327 $abc$60912$n4591
.sym 39328 interface1_bank_bus_dat_r[5]
.sym 39329 $abc$60912$n8587_1
.sym 39330 interface1_bank_bus_dat_r[7]
.sym 39331 interface1_bank_bus_dat_r[2]
.sym 39332 $abc$60912$n927
.sym 39333 basesoc_uart_rx_old_trigger
.sym 39335 $abc$60912$n920
.sym 39336 $abc$60912$n920
.sym 39338 $abc$60912$n8462
.sym 39339 $abc$60912$n4496
.sym 39340 $abc$60912$n8460
.sym 39341 picorv32.reg_op2[5]
.sym 39342 interface1_bank_bus_dat_r[6]
.sym 39343 spiflash_bus_dat_w[22]
.sym 39344 picorv32.reg_op2[22]
.sym 39345 picorv32.reg_op2[6]
.sym 39346 sram_bus_dat_w[5]
.sym 39347 spiflash_bus_dat_w[21]
.sym 39349 $abc$60912$n5537
.sym 39350 $abc$60912$n5586
.sym 39351 basesoc_sram_we[1]
.sym 39352 $abc$60912$n4498
.sym 39353 $abc$60912$n5928
.sym 39354 $abc$60912$n5579
.sym 39356 sram_bus_adr[2]
.sym 39357 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39358 $abc$60912$n4496
.sym 39359 csrbank4_rxempty_w
.sym 39360 sram_bus_dat_w[7]
.sym 39367 slave_sel[1]
.sym 39368 $abc$60912$n5535
.sym 39378 spiflash_bus_adr[9]
.sym 39380 sys_rst
.sym 39384 sram_bus_we
.sym 39386 $abc$60912$n5102
.sym 39392 $abc$60912$n5198
.sym 39393 picorv32.reg_op2[21]
.sym 39394 $abc$60912$n5078
.sym 39395 user_led0
.sym 39396 spiflash_bus_adr[2]
.sym 39398 spiflash_bus_dat_w[7]
.sym 39400 spiflash_bus_adr[9]
.sym 39407 spiflash_bus_dat_w[7]
.sym 39412 slave_sel[1]
.sym 39420 $abc$60912$n5535
.sym 39425 user_led0
.sym 39426 $abc$60912$n5198
.sym 39430 picorv32.reg_op2[21]
.sym 39436 sys_rst
.sym 39437 sram_bus_we
.sym 39438 $abc$60912$n5078
.sym 39439 $abc$60912$n5102
.sym 39443 spiflash_bus_adr[2]
.sym 39447 sys_clk_$glb_clk
.sym 39448 sys_rst_$glb_sr
.sym 39449 $abc$60912$n5123
.sym 39450 $abc$60912$n5377
.sym 39451 $abc$60912$n5585
.sym 39452 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 39453 basesoc_uart_phy_uart_clk_rxen
.sym 39454 basesoc_uart_phy_rx_r
.sym 39455 basesoc_uart_phy_rx_busy
.sym 39456 basesoc_uart_rx_fifo_syncfifo_we
.sym 39457 storage[11][7]
.sym 39458 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 39462 $abc$60912$n5535
.sym 39463 spiflash_bus_adr[5]
.sym 39465 spiflash_bus_dat_w[19]
.sym 39466 $abc$60912$n5609
.sym 39467 basesoc_sram_we[2]
.sym 39468 interface1_bank_bus_dat_r[1]
.sym 39469 $abc$60912$n8847_1
.sym 39470 $abc$60912$n11068
.sym 39471 spiflash_bus_dat_w[15]
.sym 39472 spiflash_bus_adr[5]
.sym 39473 $PACKER_VCC_NET_$glb_clk
.sym 39474 picorv32.reg_op1[6]
.sym 39475 sram_bus_dat_w[5]
.sym 39476 basesoc_uart_rx_fifo_level[1]
.sym 39477 sram_bus_dat_w[2]
.sym 39478 basesoc_uart_phy_rx_busy
.sym 39480 picorv32.reg_op2[21]
.sym 39481 $abc$60912$n5148_1
.sym 39482 $abc$60912$n8462
.sym 39483 $abc$60912$n5146
.sym 39484 sram_bus_adr[2]
.sym 39491 $abc$60912$n15
.sym 39492 csrbank4_rxempty_w
.sym 39494 $abc$60912$n5128
.sym 39497 sram_bus_dat_w[1]
.sym 39504 spiflash_bus_dat_w[22]
.sym 39507 $abc$60912$n5075
.sym 39511 $abc$60912$n44
.sym 39512 $abc$60912$n5132_1
.sym 39513 basesoc_uart_rx_fifo_syncfifo_we
.sym 39515 picorv32.reg_op2[18]
.sym 39516 basesoc_uart_rx_fifo_level[4]
.sym 39517 $abc$60912$n4520
.sym 39521 $abc$60912$n4842
.sym 39523 $abc$60912$n5132_1
.sym 39524 basesoc_uart_rx_fifo_syncfifo_we
.sym 39526 basesoc_uart_rx_fifo_level[4]
.sym 39529 sram_bus_dat_w[1]
.sym 39530 csrbank4_rxempty_w
.sym 39532 $abc$60912$n5128
.sym 39536 basesoc_uart_rx_fifo_level[4]
.sym 39537 $abc$60912$n5132_1
.sym 39542 $abc$60912$n4842
.sym 39548 spiflash_bus_dat_w[22]
.sym 39556 picorv32.reg_op2[18]
.sym 39560 $abc$60912$n44
.sym 39562 $abc$60912$n5075
.sym 39567 $abc$60912$n15
.sym 39569 $abc$60912$n4520
.sym 39570 sys_clk_$glb_clk
.sym 39574 $abc$60912$n6100
.sym 39575 $abc$60912$n6103
.sym 39576 $auto$alumacc.cc:474:replace_alu$6713.C[4]
.sym 39577 $abc$60912$n92
.sym 39578 $abc$60912$n5132_1
.sym 39581 sram_bus_dat_w[3]
.sym 39584 sram_bus_dat_w[6]
.sym 39585 basesoc_uart_phy_rx_busy
.sym 39586 $abc$60912$n8836_1
.sym 39587 $abc$60912$n5078
.sym 39588 $abc$60912$n5146
.sym 39589 $abc$60912$n4573
.sym 39590 basesoc_sram_we[1]
.sym 39591 $abc$60912$n5123
.sym 39592 $abc$60912$n5534
.sym 39595 $abc$60912$n5585
.sym 39596 $abc$60912$n11
.sym 39597 sys_rst
.sym 39599 $abc$60912$n11028
.sym 39602 sram_bus_dat_w[1]
.sym 39605 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39613 $abc$60912$n8462
.sym 39617 $abc$60912$n8801
.sym 39621 $auto$alumacc.cc:474:replace_alu$6728.C[4]
.sym 39622 basesoc_uart_rx_fifo_level[4]
.sym 39626 sram_bus_dat_w[1]
.sym 39631 $abc$60912$n11017
.sym 39633 $PACKER_VCC_NET_$glb_clk
.sym 39637 sram_bus_dat_w[2]
.sym 39647 sram_bus_dat_w[2]
.sym 39660 $abc$60912$n8462
.sym 39672 $abc$60912$n8801
.sym 39676 $auto$alumacc.cc:474:replace_alu$6728.C[4]
.sym 39677 $PACKER_VCC_NET_$glb_clk
.sym 39679 basesoc_uart_rx_fifo_level[4]
.sym 39684 sram_bus_dat_w[1]
.sym 39692 $abc$60912$n11017
.sym 39693 sys_clk_$glb_clk
.sym 39695 regs1
.sym 39696 $abc$60912$n4634
.sym 39697 crg_reset_delay[6]
.sym 39699 crg_reset_delay[5]
.sym 39700 crg_reset_delay[4]
.sym 39704 spiflash_bus_adr[3]
.sym 39709 spiflash_bus_adr[3]
.sym 39712 spiflash_bus_adr[3]
.sym 39721 sram_bus_dat_w[2]
.sym 39722 spiflash_bus_dat_w[22]
.sym 39723 picorv32.reg_op2[2]
.sym 39724 $abc$60912$n11
.sym 39725 spiflash_bus_dat_w[18]
.sym 39726 sram_bus_dat_w[0]
.sym 39728 $abc$60912$n8443
.sym 39730 $abc$60912$n4634
.sym 39738 picorv32.reg_op2[2]
.sym 39739 $abc$60912$n6096
.sym 39741 $abc$60912$n6105
.sym 39744 $abc$60912$n6106
.sym 39748 $auto$alumacc.cc:474:replace_alu$6713.C[4]
.sym 39749 $abc$60912$n6097
.sym 39753 $abc$60912$n5148_1
.sym 39754 $abc$60912$n4633
.sym 39755 $PACKER_VCC_NET_$glb_clk
.sym 39756 $abc$60912$n5148_1
.sym 39760 $abc$60912$n6161
.sym 39761 basesoc_uart_rx_fifo_level[4]
.sym 39765 $abc$60912$n64
.sym 39767 basesoc_uart_rx_fifo_level[0]
.sym 39771 basesoc_uart_rx_fifo_level[4]
.sym 39772 $auto$alumacc.cc:474:replace_alu$6713.C[4]
.sym 39775 $abc$60912$n6105
.sym 39777 $abc$60912$n6106
.sym 39778 $abc$60912$n5148_1
.sym 39782 $abc$60912$n6161
.sym 39787 $PACKER_VCC_NET_$glb_clk
.sym 39790 basesoc_uart_rx_fifo_level[0]
.sym 39793 $abc$60912$n64
.sym 39801 $PACKER_VCC_NET_$glb_clk
.sym 39802 basesoc_uart_rx_fifo_level[0]
.sym 39805 picorv32.reg_op2[2]
.sym 39811 $abc$60912$n6096
.sym 39813 $abc$60912$n5148_1
.sym 39814 $abc$60912$n6097
.sym 39815 $abc$60912$n4633
.sym 39816 sys_clk_$glb_clk
.sym 39817 sys_rst_$glb_sr
.sym 39818 $abc$60912$n122
.sym 39819 $abc$60912$n4460
.sym 39820 $abc$60912$n124
.sym 39821 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39822 crg_reset_delay[7]
.sym 39823 $abc$60912$n118
.sym 39824 sram_bus_dat_w[2]
.sym 39825 $abc$60912$n120
.sym 39827 $abc$60912$n11017
.sym 39831 $abc$60912$n5937_1
.sym 39832 picorv32.reg_op2[2]
.sym 39833 sys_clk
.sym 39839 regs0
.sym 39841 $abc$60912$n920
.sym 39844 basesoc_uart_rx_fifo_level[1]
.sym 39861 $abc$60912$n4682
.sym 39864 sys_rst
.sym 39873 $abc$60912$n5315_1
.sym 39874 sram_bus_dat_w[1]
.sym 39885 spiflash_bus_dat_w[18]
.sym 39886 sram_bus_dat_w[0]
.sym 39894 sram_bus_dat_w[1]
.sym 39895 sys_rst
.sym 39910 spiflash_bus_dat_w[18]
.sym 39919 $abc$60912$n5315_1
.sym 39930 sram_bus_dat_w[0]
.sym 39938 $abc$60912$n4682
.sym 39939 sys_clk_$glb_clk
.sym 39940 sys_rst_$glb_sr
.sym 39943 $abc$60912$n4726
.sym 39944 $abc$60912$n4482
.sym 39948 basesoc_uart_rx_fifo_level[1]
.sym 39949 $abc$60912$n5315_1
.sym 39960 sys_rst
.sym 39961 picorv32.cpuregs_rs1[21]
.sym 39967 picorv32.reg_op1[6]
.sym 39972 basesoc_uart_rx_fifo_level[1]
.sym 39995 picorv32.reg_op2[26]
.sym 40048 picorv32.reg_op2[26]
.sym 40069 por_rst
.sym 40079 picorv32.reg_op2[26]
.sym 40083 $abc$60912$n4726
.sym 40091 sys_rst
.sym 40137 spiflash_bus_adr[12]
.sym 40180 $abc$60912$n927
.sym 40181 picorv32.pcpi_div.quotient[23]
.sym 40186 $abc$60912$n765
.sym 40194 picorv32.pcpi_mul.mul_waiting
.sym 40292 $abc$60912$n7129
.sym 40293 picorv32.pcpi_div.quotient_msk[23]
.sym 40294 $abc$60912$n4862
.sym 40295 picorv32.pcpi_div.quotient_msk[22]
.sym 40296 $abc$60912$n5272
.sym 40299 $abc$60912$n6069_1
.sym 40300 spiflash_bus_adr[3]
.sym 40303 $abc$60912$n4498
.sym 40306 $abc$60912$n4865
.sym 40345 picorv32.pcpi_mul.mul_waiting
.sym 40349 $abc$60912$n10584
.sym 40351 picorv32.pcpi_div.divisor[27]
.sym 40356 picorv32.pcpi_div.divisor[5]
.sym 40380 $abc$60912$n4870
.sym 40384 picorv32.pcpi_div.quotient[23]
.sym 40386 picorv32.pcpi_div.quotient_msk[23]
.sym 40444 picorv32.pcpi_div.quotient_msk[23]
.sym 40445 picorv32.pcpi_div.quotient[23]
.sym 40448 $abc$60912$n4870
.sym 40449 sys_clk_$glb_clk
.sym 40450 picorv32.pcpi_div.start_$glb_sr
.sym 40452 picorv32.pcpi_div.quotient_msk[24]
.sym 40455 $abc$60912$n5291
.sym 40456 picorv32.pcpi_div.divisor[4]
.sym 40457 $abc$60912$n10670
.sym 40458 $abc$60912$n10662
.sym 40461 $abc$60912$n4728
.sym 40463 picorv32.pcpi_div_wr
.sym 40466 picorv32.pcpi_div.quotient_msk[22]
.sym 40470 $abc$60912$n7129
.sym 40475 picorv32.pcpi_div.quotient_msk[24]
.sym 40476 $abc$60912$n5291
.sym 40477 picorv32.pcpi_div.dividend[18]
.sym 40478 picorv32.pcpi_div.divisor[15]
.sym 40480 $abc$60912$n10700
.sym 40485 $abc$60912$n5298
.sym 40486 $abc$60912$n4870
.sym 40493 picorv32.pcpi_mul_wait
.sym 40499 picorv32.pcpi_mul.pcpi_wait_q
.sym 40505 picorv32.pcpi_mul.mul_waiting
.sym 40507 picorv32.pcpi_div.quotient[23]
.sym 40517 $abc$60912$n765
.sym 40521 picorv32.pcpi_mul.mul_counter[6]
.sym 40539 picorv32.pcpi_mul.mul_waiting
.sym 40546 $abc$60912$n765
.sym 40555 picorv32.pcpi_mul.pcpi_wait_q
.sym 40556 picorv32.pcpi_mul.mul_counter[6]
.sym 40557 picorv32.pcpi_mul_wait
.sym 40558 picorv32.pcpi_mul.mul_waiting
.sym 40568 picorv32.pcpi_div.quotient[23]
.sym 40572 sys_clk_$glb_clk
.sym 40573 $abc$60912$n1169_$glb_sr
.sym 40574 picorv32.pcpi_div.divisor[19]
.sym 40575 $abc$60912$n5290
.sym 40576 $abc$60912$n10674
.sym 40577 $abc$60912$n5285
.sym 40578 picorv32.pcpi_div.divisor[10]
.sym 40579 picorv32.pcpi_div.divisor[9]
.sym 40580 $abc$60912$n5289
.sym 40581 picorv32.pcpi_div.divisor[18]
.sym 40584 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 40585 picorv32.pcpi_div_rd[23]
.sym 40586 $abc$60912$n927
.sym 40587 picorv32.pcpi_mul_wait
.sym 40588 picorv32.pcpi_mul.mul_waiting
.sym 40594 $abc$60912$n765
.sym 40595 picorv32.pcpi_mul.pcpi_wait_q
.sym 40599 picorv32.pcpi_div.dividend[3]
.sym 40603 $abc$60912$n5286
.sym 40604 picorv32.pcpi_div.divisor[24]
.sym 40606 picorv32.pcpi_div.divisor[8]
.sym 40607 picorv32.pcpi_div.divisor[16]
.sym 40608 $abc$60912$n10662
.sym 40618 picorv32.pcpi_div.divisor[16]
.sym 40626 $abc$60912$n4865
.sym 40630 picorv32.pcpi_div.divisor[24]
.sym 40634 picorv32.pcpi_div.divisor[14]
.sym 40635 picorv32.pcpi_div.divisor[13]
.sym 40636 picorv32.pcpi_div.divisor[9]
.sym 40639 picorv32.pcpi_div.divisor[28]
.sym 40646 picorv32.pcpi_div.divisor[15]
.sym 40651 picorv32.pcpi_div.divisor[9]
.sym 40657 picorv32.pcpi_div.divisor[24]
.sym 40663 picorv32.pcpi_div.divisor[28]
.sym 40669 picorv32.pcpi_div.divisor[15]
.sym 40675 picorv32.pcpi_div.divisor[14]
.sym 40679 picorv32.pcpi_div.divisor[13]
.sym 40687 picorv32.pcpi_div.divisor[9]
.sym 40690 picorv32.pcpi_div.divisor[16]
.sym 40694 $abc$60912$n4865
.sym 40695 sys_clk_$glb_clk
.sym 40696 picorv32.pcpi_div.start_$glb_sr
.sym 40697 $abc$60912$n5284_1
.sym 40698 picorv32.pcpi_div.quotient[24]
.sym 40699 $abc$60912$n10700
.sym 40700 $abc$60912$n10698
.sym 40701 $abc$60912$n5293
.sym 40702 $abc$60912$n5283
.sym 40703 $abc$60912$n10682
.sym 40704 picorv32.pcpi_div.quotient[29]
.sym 40708 sram_bus_dat_w[6]
.sym 40709 picorv32.pcpi_div.divisor[26]
.sym 40710 picorv32.pcpi_div.dividend[10]
.sym 40711 picorv32.pcpi_div.dividend[11]
.sym 40713 picorv32.pcpi_div.divisor[23]
.sym 40714 $abc$60912$n4865
.sym 40715 picorv32.pcpi_div.divisor[22]
.sym 40716 picorv32.pcpi_div.dividend[9]
.sym 40720 $abc$60912$n10674
.sym 40721 $abc$60912$n10674
.sym 40722 picorv32.pcpi_div.dividend[29]
.sym 40723 $abc$60912$n10710
.sym 40725 picorv32.pcpi_div.dividend[26]
.sym 40726 $abc$60912$n10682
.sym 40728 $abc$60912$n10678
.sym 40729 $abc$60912$n5289
.sym 40730 $abc$60912$n10680
.sym 40731 picorv32.pcpi_mul.mul_waiting
.sym 40738 picorv32.pcpi_div_wr
.sym 40740 picorv32.pcpi_div.dividend[7]
.sym 40741 picorv32.pcpi_div.divisor[14]
.sym 40742 $abc$60912$n5288
.sym 40743 $abc$60912$n5293
.sym 40744 picorv32.pcpi_div.dividend[12]
.sym 40745 picorv32.pcpi_mul_rd[20]
.sym 40746 picorv32.pcpi_div.dividend[14]
.sym 40747 picorv32.pcpi_div_rd[20]
.sym 40748 $abc$60912$n4553
.sym 40749 picorv32.pcpi_div.dividend[18]
.sym 40750 $abc$60912$n8557
.sym 40751 picorv32.pcpi_div.divisor[12]
.sym 40752 picorv32.pcpi_div.divisor[24]
.sym 40753 picorv32.pcpi_div.divisor[18]
.sym 40754 picorv32.pcpi_div.divisor[7]
.sym 40755 $abc$60912$n5289
.sym 40756 $abc$60912$n4870
.sym 40757 $abc$60912$n5298
.sym 40758 $abc$60912$n5277
.sym 40761 $abc$60912$n5292
.sym 40762 $abc$60912$n6203
.sym 40763 $abc$60912$n5286
.sym 40764 picorv32.pcpi_div.dividend[24]
.sym 40766 $abc$60912$n5278_1
.sym 40767 $abc$60912$n5283
.sym 40768 $abc$60912$n5287
.sym 40769 picorv32.pcpi_div.start
.sym 40771 picorv32.pcpi_div.divisor[18]
.sym 40772 picorv32.pcpi_div.dividend[24]
.sym 40773 picorv32.pcpi_div.dividend[18]
.sym 40774 picorv32.pcpi_div.divisor[24]
.sym 40777 picorv32.pcpi_div.dividend[14]
.sym 40778 picorv32.pcpi_div.divisor[12]
.sym 40779 picorv32.pcpi_div.divisor[14]
.sym 40780 picorv32.pcpi_div.dividend[12]
.sym 40783 picorv32.pcpi_div.dividend[7]
.sym 40784 $abc$60912$n5289
.sym 40785 picorv32.pcpi_div.divisor[7]
.sym 40786 $abc$60912$n5292
.sym 40789 $abc$60912$n5293
.sym 40790 $abc$60912$n5277
.sym 40791 $abc$60912$n5298
.sym 40792 $abc$60912$n5288
.sym 40795 $abc$60912$n5283
.sym 40796 $abc$60912$n5287
.sym 40797 $abc$60912$n5286
.sym 40798 $abc$60912$n5278_1
.sym 40801 $abc$60912$n4553
.sym 40802 picorv32.pcpi_div_wr
.sym 40803 picorv32.pcpi_mul_rd[20]
.sym 40804 picorv32.pcpi_div_rd[20]
.sym 40808 $abc$60912$n8557
.sym 40809 picorv32.pcpi_div.start
.sym 40810 $abc$60912$n6203
.sym 40813 picorv32.pcpi_div.divisor[14]
.sym 40817 $abc$60912$n4870
.sym 40818 sys_clk_$glb_clk
.sym 40828 $abc$60912$n4870
.sym 40830 $abc$60912$n5377
.sym 40831 picorv32.pcpi_mul.mul_waiting
.sym 40832 picorv32.pcpi_div.dividend[14]
.sym 40833 picorv32.pcpi_mul_rd[6]
.sym 40834 picorv32.pcpi_div.dividend[11]
.sym 40835 picorv32.pcpi_div_rd[1]
.sym 40836 $abc$60912$n4553
.sym 40837 picorv32.pcpi_div.quotient[29]
.sym 40838 picorv32.pcpi_div.dividend[10]
.sym 40839 picorv32.pcpi_mul_rd[10]
.sym 40840 picorv32.pcpi_div.dividend[12]
.sym 40841 picorv32.pcpi_div.dividend[19]
.sym 40843 picorv32.pcpi_mul_rd[14]
.sym 40844 picorv32.pcpi_div.divisor[11]
.sym 40846 $abc$60912$n9181
.sym 40847 picorv32.pcpi_mul_rd[29]
.sym 40848 $abc$60912$n5377
.sym 40850 picorv32.pcpi_div.divisor[5]
.sym 40851 picorv32.pcpi_div.dividend[15]
.sym 40852 picorv32.pcpi_div.divisor[28]
.sym 40853 $abc$60912$n10692
.sym 40854 picorv32.pcpi_div.quotient[29]
.sym 40861 picorv32.pcpi_div.divisor[25]
.sym 40863 picorv32.pcpi_div.divisor[12]
.sym 40867 picorv32.pcpi_div.dividend[13]
.sym 40869 picorv32.pcpi_div.divisor[13]
.sym 40873 picorv32.pcpi_div.divisor[11]
.sym 40874 picorv32.pcpi_div.divisor[29]
.sym 40876 picorv32.pcpi_div.dividend[8]
.sym 40878 picorv32.pcpi_div.divisor[8]
.sym 40888 $abc$60912$n4865
.sym 40894 picorv32.pcpi_div.divisor[29]
.sym 40902 picorv32.pcpi_div.divisor[8]
.sym 40908 picorv32.pcpi_div.divisor[12]
.sym 40913 picorv32.pcpi_div.divisor[25]
.sym 40920 picorv32.pcpi_div.divisor[12]
.sym 40926 picorv32.pcpi_div.divisor[13]
.sym 40930 picorv32.pcpi_div.dividend[13]
.sym 40931 picorv32.pcpi_div.divisor[8]
.sym 40932 picorv32.pcpi_div.dividend[8]
.sym 40933 picorv32.pcpi_div.divisor[13]
.sym 40938 picorv32.pcpi_div.divisor[11]
.sym 40940 $abc$60912$n4865
.sym 40941 sys_clk_$glb_clk
.sym 40942 picorv32.pcpi_div.start_$glb_sr
.sym 40951 picorv32.reg_op1[6]
.sym 40953 picorv32.pcpi_mul.rs1[4]
.sym 40954 picorv32.reg_op1[6]
.sym 40955 picorv32.pcpi_mul_rd[31]
.sym 40959 picorv32.pcpi_mul_rd[11]
.sym 40960 picorv32.pcpi_div.dividend[1]
.sym 40961 picorv32.pcpi_mul_rd[17]
.sym 40962 $abc$60912$n8557
.sym 40963 picorv32.pcpi_div.divisor[24]
.sym 40964 picorv32.pcpi_div.dividend[7]
.sym 40966 picorv32.pcpi_div_rd[24]
.sym 40967 picorv32.pcpi_div.start
.sym 40968 $abc$60912$n10700
.sym 40969 $abc$60912$n5298
.sym 40970 basesoc_sram_we[3]
.sym 40973 picorv32.pcpi_div.start
.sym 40976 $abc$60912$n10716
.sym 40977 spiflash_bus_adr[2]
.sym 40978 picorv32.pcpi_div.divisor[15]
.sym 40986 $abc$60912$n4553
.sym 40987 picorv32.pcpi_div.divisor[20]
.sym 40989 picorv32.pcpi_div.divisor[26]
.sym 40990 $abc$60912$n8651
.sym 40992 picorv32.pcpi_div.dividend[29]
.sym 40993 $abc$60912$n8663
.sym 40994 $abc$60912$n5279_1
.sym 40995 picorv32.pcpi_div.divisor[24]
.sym 40997 picorv32.pcpi_div.dividend[26]
.sym 40998 $abc$60912$n5282_1
.sym 41001 picorv32.pcpi_div.dividend[23]
.sym 41002 picorv32.pcpi_div.divisor[15]
.sym 41003 picorv32.pcpi_div_rd[29]
.sym 41004 picorv32.pcpi_div_wr
.sym 41005 picorv32.pcpi_div.quotient[23]
.sym 41007 picorv32.pcpi_mul_rd[29]
.sym 41011 picorv32.pcpi_div.dividend[15]
.sym 41013 picorv32.pcpi_div.outsign
.sym 41014 picorv32.pcpi_div.quotient[29]
.sym 41015 $abc$60912$n5281_1
.sym 41017 picorv32.pcpi_div.outsign
.sym 41018 picorv32.pcpi_div.dividend[23]
.sym 41019 $abc$60912$n8651
.sym 41020 picorv32.pcpi_div.quotient[23]
.sym 41026 picorv32.pcpi_div.divisor[24]
.sym 41031 picorv32.pcpi_div.divisor[15]
.sym 41035 picorv32.pcpi_div.quotient[29]
.sym 41036 $abc$60912$n8663
.sym 41037 picorv32.pcpi_div.dividend[29]
.sym 41038 picorv32.pcpi_div.outsign
.sym 41041 $abc$60912$n4553
.sym 41042 picorv32.pcpi_div_rd[29]
.sym 41043 picorv32.pcpi_div_wr
.sym 41044 picorv32.pcpi_mul_rd[29]
.sym 41047 picorv32.pcpi_div.divisor[20]
.sym 41053 $abc$60912$n5281_1
.sym 41054 $abc$60912$n5279_1
.sym 41055 picorv32.pcpi_div.dividend[26]
.sym 41056 picorv32.pcpi_div.divisor[26]
.sym 41060 picorv32.pcpi_div.divisor[15]
.sym 41061 $abc$60912$n5282_1
.sym 41062 picorv32.pcpi_div.dividend[15]
.sym 41064 sys_clk_$glb_clk
.sym 41074 picorv32.pcpi_div.dividend[9]
.sym 41076 $abc$60912$n4597
.sym 41078 $abc$60912$n10690
.sym 41079 picorv32.pcpi_mul_rd[27]
.sym 41080 picorv32.pcpi_div.dividend[8]
.sym 41081 picorv32.pcpi_mul_rd[25]
.sym 41082 $abc$60912$n10710
.sym 41083 picorv32.pcpi_mul_rd[16]
.sym 41084 picorv32.pcpi_mul_rd[26]
.sym 41085 $abc$60912$n10686
.sym 41086 picorv32.pcpi_div.dividend[13]
.sym 41087 picorv32.pcpi_div.dividend[7]
.sym 41088 picorv32.pcpi_div.dividend[14]
.sym 41089 $abc$60912$n8663
.sym 41094 picorv32.pcpi_div.divisor[16]
.sym 41096 $abc$60912$n10696
.sym 41098 $abc$60912$n10712
.sym 41100 $abc$60912$n10684
.sym 41107 picorv32.pcpi_div.dividend[26]
.sym 41111 picorv32.pcpi_div.divisor[22]
.sym 41112 picorv32.pcpi_div.divisor[27]
.sym 41113 picorv32.pcpi_div_rd[1]
.sym 41115 picorv32.pcpi_div.divisor[26]
.sym 41116 $abc$60912$n4553
.sym 41118 picorv32.pcpi_div.dividend[27]
.sym 41119 picorv32.pcpi_div_wr
.sym 41120 $abc$60912$n5377
.sym 41122 picorv32.pcpi_div.divisor[23]
.sym 41124 picorv32.pcpi_mul_rd[23]
.sym 41126 picorv32.pcpi_div_rd[24]
.sym 41127 picorv32.pcpi_mul_rd[24]
.sym 41130 basesoc_sram_we[3]
.sym 41133 picorv32.pcpi_mul_rd[1]
.sym 41138 picorv32.pcpi_div_rd[23]
.sym 41140 picorv32.pcpi_div_rd[23]
.sym 41141 picorv32.pcpi_mul_rd[23]
.sym 41142 $abc$60912$n4553
.sym 41143 picorv32.pcpi_div_wr
.sym 41146 picorv32.pcpi_div_rd[24]
.sym 41147 $abc$60912$n4553
.sym 41148 picorv32.pcpi_div_wr
.sym 41149 picorv32.pcpi_mul_rd[24]
.sym 41155 picorv32.pcpi_div.divisor[27]
.sym 41158 picorv32.pcpi_mul_rd[1]
.sym 41159 $abc$60912$n4553
.sym 41160 picorv32.pcpi_div_wr
.sym 41161 picorv32.pcpi_div_rd[1]
.sym 41164 picorv32.pcpi_div.divisor[23]
.sym 41170 picorv32.pcpi_div.divisor[27]
.sym 41171 picorv32.pcpi_div.dividend[26]
.sym 41172 picorv32.pcpi_div.divisor[26]
.sym 41173 picorv32.pcpi_div.dividend[27]
.sym 41178 picorv32.pcpi_div.divisor[22]
.sym 41182 basesoc_sram_we[3]
.sym 41187 sys_clk_$glb_clk
.sym 41188 $abc$60912$n5377
.sym 41197 picorv32.pcpi_div.dividend[17]
.sym 41198 picorv32.mem_wordsize[0]
.sym 41199 storage[1][5]
.sym 41200 picorv32.reg_op2[13]
.sym 41201 $abc$60912$n7579
.sym 41202 $abc$60912$n2699
.sym 41203 picorv32.pcpi_div.dividend[19]
.sym 41206 $abc$60912$n8560
.sym 41207 picorv32.pcpi_mul_rd[21]
.sym 41208 slave_sel_r[0]
.sym 41209 $abc$60912$n7300
.sym 41210 $abc$60912$n915
.sym 41212 spiflash_bus_dat_w[24]
.sym 41213 storage[11][0]
.sym 41215 sys_rst
.sym 41216 picorv32.pcpi_mul.mul_waiting
.sym 41217 picorv32.reg_op2[16]
.sym 41219 sram_bus_dat_w[4]
.sym 41220 $abc$60912$n10710
.sym 41221 spiflash_bus_adr[2]
.sym 41222 storage[7][4]
.sym 41223 picorv32.reg_op1[7]
.sym 41224 sram_bus_dat_w[2]
.sym 41233 picorv32.reg_op2[3]
.sym 41234 $abc$60912$n10708
.sym 41237 $abc$60912$n8531
.sym 41238 picorv32.pcpi_div.dividend[24]
.sym 41241 sram_bus_dat_w[4]
.sym 41244 $abc$60912$n4553
.sym 41245 sram_bus_dat_w[0]
.sym 41257 $abc$60912$n11033
.sym 41258 picorv32.pcpi_div.dividend[27]
.sym 41264 picorv32.pcpi_div.dividend[24]
.sym 41269 $abc$60912$n4553
.sym 41276 picorv32.reg_op2[3]
.sym 41281 picorv32.pcpi_div.dividend[27]
.sym 41289 sram_bus_dat_w[0]
.sym 41293 $abc$60912$n8531
.sym 41299 $abc$60912$n10708
.sym 41308 sram_bus_dat_w[4]
.sym 41309 $abc$60912$n11033
.sym 41310 sys_clk_$glb_clk
.sym 41321 sram_bus_dat_w[2]
.sym 41322 sram_bus_dat_w[2]
.sym 41323 $abc$60912$n927
.sym 41324 picorv32.pcpi_div.dividend[24]
.sym 41325 $abc$60912$n10688
.sym 41327 picorv32.reg_op2[3]
.sym 41328 $abc$60912$n8999
.sym 41329 sram_bus_dat_w[4]
.sym 41330 picorv32.pcpi_div.dividend[23]
.sym 41331 picorv32.pcpi_div.dividend[26]
.sym 41333 picorv32.pcpi_div.dividend[28]
.sym 41334 $abc$60912$n9181
.sym 41336 picorv32.cpuregs_rs1[23]
.sym 41337 picorv32.reg_op2[3]
.sym 41338 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41339 picorv32.pcpi_div.divisor[52]
.sym 41340 $abc$60912$n5377
.sym 41342 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 41344 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 41346 $abc$60912$n9181
.sym 41361 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 41367 sram_bus_dat_w[1]
.sym 41368 $abc$60912$n5137
.sym 41371 $abc$60912$n11015
.sym 41375 sys_rst
.sym 41379 sram_bus_dat_w[4]
.sym 41382 $abc$60912$n4743
.sym 41383 $abc$60912$n5377
.sym 41393 sys_rst
.sym 41395 $abc$60912$n5137
.sym 41401 sram_bus_dat_w[4]
.sym 41404 sram_bus_dat_w[1]
.sym 41416 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 41425 $abc$60912$n5377
.sym 41429 $abc$60912$n4743
.sym 41432 $abc$60912$n11015
.sym 41433 sys_clk_$glb_clk
.sym 41443 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41446 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41447 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41448 $abc$60912$n10702
.sym 41450 $abc$60912$n4674_1
.sym 41451 $abc$60912$n4597
.sym 41453 picorv32.pcpi_div.start
.sym 41454 $abc$60912$n4920
.sym 41456 $abc$60912$n5137
.sym 41458 picorv32.pcpi_mul.rs1[2]
.sym 41459 picorv32.pcpi_div.dividend[31]
.sym 41460 $abc$60912$n5298
.sym 41461 $abc$60912$n4923
.sym 41462 picorv32.reg_op1[27]
.sym 41463 storage[6][3]
.sym 41465 spiflash_bus_adr[2]
.sym 41467 picorv32.pcpi_div.start
.sym 41468 spiflash_bus_adr[7]
.sym 41469 basesoc_sram_we[3]
.sym 41470 picorv32.pcpi_div.start
.sym 41478 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41479 storage[7][1]
.sym 41482 storage_1[7][1]
.sym 41487 $auto$alumacc.cc:474:replace_alu$6701.C[3]
.sym 41488 storage_1[15][1]
.sym 41494 $abc$60912$n4597
.sym 41495 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41497 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 41498 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41504 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 41507 storage[3][1]
.sym 41510 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41514 $auto$alumacc.cc:474:replace_alu$6701.C[2]
.sym 41516 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41520 $nextpnr_ICESTORM_LC_9$I3
.sym 41523 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41524 $auto$alumacc.cc:474:replace_alu$6701.C[2]
.sym 41530 $nextpnr_ICESTORM_LC_9$I3
.sym 41534 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 41535 storage_1[7][1]
.sym 41536 storage_1[15][1]
.sym 41540 $auto$alumacc.cc:474:replace_alu$6701.C[3]
.sym 41541 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 41545 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41546 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41547 storage[3][1]
.sym 41548 storage[7][1]
.sym 41554 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41555 $abc$60912$n4597
.sym 41556 sys_clk_$glb_clk
.sym 41557 sys_rst_$glb_sr
.sym 41566 $abc$60912$n7956
.sym 41567 $abc$60912$n765
.sym 41568 $abc$60912$n765
.sym 41569 picorv32.reg_op2[10]
.sym 41571 picorv32.reg_op1[15]
.sym 41572 $abc$60912$n4883_1
.sym 41574 $abc$60912$n7961
.sym 41575 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 41576 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41577 picorv32.pcpi_mul.rs1[4]
.sym 41578 $abc$60912$n11033
.sym 41579 picorv32.pcpi_div.start
.sym 41580 $abc$60912$n7938
.sym 41583 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41584 $abc$60912$n6622_1
.sym 41585 $abc$60912$n4908
.sym 41586 $abc$60912$n4907
.sym 41587 picorv32.reg_op1[29]
.sym 41588 $abc$60912$n4910
.sym 41589 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 41590 $abc$60912$n6099_1
.sym 41591 picorv32.pcpi_mul.rs1[11]
.sym 41592 $abc$60912$n4905
.sym 41601 $abc$60912$n2702
.sym 41602 picorv32.reg_op1[27]
.sym 41603 picorv32.pcpi_div.divisor[53]
.sym 41606 sram_bus_dat_w[3]
.sym 41609 picorv32.pcpi_div.divisor[52]
.sym 41612 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 41614 picorv32.reg_op2[24]
.sym 41623 storage[6][3]
.sym 41626 $abc$60912$n4498
.sym 41634 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 41638 picorv32.pcpi_div.divisor[52]
.sym 41644 picorv32.pcpi_div.divisor[53]
.sym 41652 storage[6][3]
.sym 41658 picorv32.reg_op2[24]
.sym 41662 sram_bus_dat_w[3]
.sym 41670 $abc$60912$n2702
.sym 41674 picorv32.reg_op1[27]
.sym 41678 $abc$60912$n4498
.sym 41679 sys_clk_$glb_clk
.sym 41680 sys_rst_$glb_sr
.sym 41689 $abc$60912$n2701
.sym 41691 spiflash_bus_dat_w[14]
.sym 41692 $abc$60912$n2701
.sym 41694 picorv32.reg_op1[22]
.sym 41695 $abc$60912$n6284
.sym 41696 picorv32.reg_op1[20]
.sym 41697 $abc$60912$n6801
.sym 41698 picorv32.reg_op2[29]
.sym 41699 $abc$60912$n6135_1
.sym 41700 picorv32.reg_op2[24]
.sym 41701 picorv32.reg_op1[20]
.sym 41702 spiflash_bus_dat_w[24]
.sym 41703 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41704 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41705 storage[11][0]
.sym 41706 $abc$60912$n4884
.sym 41707 csrbank1_scratch1_w[5]
.sym 41708 picorv32.pcpi_mul.mul_waiting
.sym 41709 spiflash_bus_adr[2]
.sym 41710 picorv32.reg_op2[24]
.sym 41711 $abc$60912$n7795_1
.sym 41712 sram_bus_dat_w[2]
.sym 41713 picorv32.reg_op2[16]
.sym 41714 $abc$60912$n5299
.sym 41715 picorv32.reg_op2[23]
.sym 41725 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41726 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41727 picorv32.pcpi_div.divisor[35]
.sym 41728 sram_bus_dat_w[5]
.sym 41730 storage[2][4]
.sym 41735 picorv32.reg_op2[22]
.sym 41739 sram_bus_dat_w[2]
.sym 41740 picorv32.pcpi_mul.rs1[2]
.sym 41741 spiflash_bus_dat_w[14]
.sym 41747 storage[6][4]
.sym 41749 $abc$60912$n11001
.sym 41753 sram_bus_dat_w[6]
.sym 41755 storage[6][4]
.sym 41756 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41757 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 41758 storage[2][4]
.sym 41763 picorv32.pcpi_div.divisor[35]
.sym 41767 picorv32.pcpi_mul.rs1[2]
.sym 41773 spiflash_bus_dat_w[14]
.sym 41779 picorv32.reg_op2[22]
.sym 41788 sram_bus_dat_w[6]
.sym 41792 sram_bus_dat_w[2]
.sym 41798 sram_bus_dat_w[5]
.sym 41801 $abc$60912$n11001
.sym 41802 sys_clk_$glb_clk
.sym 41804 $abc$60912$n10475
.sym 41805 $abc$60912$n4908
.sym 41806 picorv32.pcpi_mul.rs1[2]
.sym 41807 picorv32.pcpi_mul.rs1[14]
.sym 41808 picorv32.pcpi_mul.rs1[11]
.sym 41809 $abc$60912$n4890
.sym 41810 picorv32.pcpi_mul.rs1[12]
.sym 41811 $abc$60912$n4887
.sym 41812 storage[2][4]
.sym 41813 picorv32.reg_op1[31]
.sym 41814 $abc$60912$n915
.sym 41815 $abc$60912$n4498
.sym 41816 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 41817 picorv32.pcpi_div.divisor[53]
.sym 41818 $abc$60912$n11008
.sym 41819 picorv32.reg_op2[31]
.sym 41820 $abc$60912$n4792
.sym 41821 $abc$60912$n4747_1
.sym 41822 sram_bus_dat_w[7]
.sym 41823 picorv32.pcpi_div.divisor[35]
.sym 41824 $abc$60912$n4792
.sym 41825 $abc$60912$n6272
.sym 41826 sram_bus_dat_w[4]
.sym 41827 storage[6][6]
.sym 41828 $abc$60912$n4886
.sym 41829 picorv32.pcpi_mul.rs1[10]
.sym 41830 picorv32.reg_op2[3]
.sym 41832 $abc$60912$n6292
.sym 41834 $abc$60912$n8979
.sym 41835 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 41836 picorv32.reg_op1[2]
.sym 41837 csrbank3_load1_w[4]
.sym 41838 $abc$60912$n9181
.sym 41839 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 41849 picorv32.pcpi_div.divisor[47]
.sym 41851 $abc$60912$n13
.sym 41857 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 41860 $abc$60912$n5302
.sym 41863 $abc$60912$n4494
.sym 41865 picorv32.pcpi_div.divisor[44]
.sym 41866 picorv32.pcpi_div.divisor[46]
.sym 41868 $abc$60912$n5300
.sym 41871 $abc$60912$n5301_1
.sym 41873 sram_bus_dat_w[6]
.sym 41874 $abc$60912$n5299
.sym 41878 $abc$60912$n13
.sym 41886 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 41893 picorv32.pcpi_div.divisor[46]
.sym 41899 picorv32.pcpi_div.divisor[44]
.sym 41902 $abc$60912$n5302
.sym 41903 $abc$60912$n5301_1
.sym 41904 $abc$60912$n5299
.sym 41905 $abc$60912$n5300
.sym 41909 picorv32.pcpi_div.divisor[47]
.sym 41915 sram_bus_dat_w[6]
.sym 41921 picorv32.pcpi_div.divisor[47]
.sym 41922 picorv32.pcpi_div.divisor[46]
.sym 41923 picorv32.pcpi_div.divisor[44]
.sym 41924 $abc$60912$n4494
.sym 41925 sys_clk_$glb_clk
.sym 41927 $abc$60912$n4884
.sym 41928 picorv32.pcpi_div.divisor[45]
.sym 41929 $abc$60912$n5301_1
.sym 41930 picorv32.pcpi_div.divisor[59]
.sym 41931 picorv32.pcpi_div.divisor[44]
.sym 41932 picorv32.pcpi_div.divisor[46]
.sym 41933 $abc$60912$n4886
.sym 41934 picorv32.pcpi_div.divisor[60]
.sym 41935 picorv32.cpu_state[2]
.sym 41936 $abc$60912$n4728
.sym 41937 $abc$60912$n6158
.sym 41938 $abc$60912$n5593_1
.sym 41939 picorv32.pcpi_div.divisor[57]
.sym 41941 picorv32.pcpi_div.start
.sym 41942 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 41943 picorv32.reg_op2[4]
.sym 41944 spiflash_bus_dat_w[24]
.sym 41946 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 41947 picorv32.reg_op1[21]
.sym 41948 $abc$60912$n4756
.sym 41949 $abc$60912$n4756
.sym 41950 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 41951 $abc$60912$n11020
.sym 41953 $abc$60912$n5537
.sym 41954 $abc$60912$n8840_1
.sym 41955 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 41956 $abc$60912$n5298
.sym 41957 $abc$60912$n2702
.sym 41958 picorv32.pcpi_div.start
.sym 41959 storage[6][3]
.sym 41960 $abc$60912$n8840_1
.sym 41961 sram_bus_dat_w[0]
.sym 41969 picorv32.reg_op1[18]
.sym 41970 picorv32.pcpi_mul.rs1[21]
.sym 41971 picorv32.reg_op1[20]
.sym 41972 picorv32.pcpi_mul.mul_waiting
.sym 41975 picorv32.pcpi_mul.rs1[17]
.sym 41978 picorv32.pcpi_mul.mul_waiting
.sym 41979 picorv32.reg_op1[17]
.sym 41980 picorv32.reg_op1[16]
.sym 41981 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 41982 picorv32.reg_op1[15]
.sym 41984 picorv32.pcpi_mul.rs1[20]
.sym 41989 csrbank1_scratch1_w[5]
.sym 41990 picorv32.pcpi_mul.rs1[18]
.sym 41992 picorv32.reg_op1[19]
.sym 41994 picorv32.pcpi_mul.rs1[16]
.sym 41995 picorv32.pcpi_mul.rs1[19]
.sym 42001 picorv32.pcpi_mul.rs1[21]
.sym 42002 picorv32.reg_op1[20]
.sym 42003 picorv32.pcpi_mul.mul_waiting
.sym 42007 csrbank1_scratch1_w[5]
.sym 42014 picorv32.pcpi_mul.rs1[17]
.sym 42015 picorv32.pcpi_mul.mul_waiting
.sym 42016 picorv32.reg_op1[16]
.sym 42019 picorv32.reg_op1[19]
.sym 42020 picorv32.pcpi_mul.rs1[20]
.sym 42022 picorv32.pcpi_mul.mul_waiting
.sym 42025 picorv32.pcpi_mul.mul_waiting
.sym 42026 picorv32.reg_op1[15]
.sym 42028 picorv32.pcpi_mul.rs1[16]
.sym 42032 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 42037 picorv32.pcpi_mul.mul_waiting
.sym 42038 picorv32.reg_op1[18]
.sym 42039 picorv32.pcpi_mul.rs1[19]
.sym 42043 picorv32.pcpi_mul.mul_waiting
.sym 42044 picorv32.pcpi_mul.rs1[18]
.sym 42046 picorv32.reg_op1[17]
.sym 42047 $abc$60912$n765_$glb_ce
.sym 42048 sys_clk_$glb_clk
.sym 42050 picorv32.pcpi_mul.rs1[10]
.sym 42051 picorv32.pcpi_mul.rs1[28]
.sym 42052 picorv32.pcpi_mul.rs1[24]
.sym 42053 picorv32.pcpi_mul.rs1[26]
.sym 42054 picorv32.pcpi_mul.rs1[27]
.sym 42055 picorv32.pcpi_mul.rs1[30]
.sym 42056 picorv32.pcpi_mul.rs1[25]
.sym 42057 picorv32.pcpi_mul.rs1[29]
.sym 42058 picorv32.mem_wordsize[2]
.sym 42059 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 42060 sram_bus_adr[2]
.sym 42061 picorv32.mem_wordsize[2]
.sym 42062 $abc$60912$n11060
.sym 42063 spiflash_sr[7]
.sym 42066 $abc$60912$n6288
.sym 42067 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 42069 picorv32.reg_op2[9]
.sym 42070 $abc$60912$n5535
.sym 42071 $abc$60912$n4865
.sym 42072 $abc$60912$n4734
.sym 42075 picorv32.reg_op2[5]
.sym 42076 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42077 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42078 storage[9][4]
.sym 42080 picorv32.reg_op2[12]
.sym 42081 $abc$60912$n11030
.sym 42082 $abc$60912$n6099_1
.sym 42083 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 42084 picorv32.pcpi_mul.rs1[11]
.sym 42092 picorv32.reg_op1[22]
.sym 42093 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42094 picorv32.pcpi_mul.rs1[22]
.sym 42095 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42096 picorv32.reg_op2[15]
.sym 42098 storage[1][6]
.sym 42099 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42100 storage[0][6]
.sym 42105 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42106 $abc$60912$n8844_1
.sym 42108 picorv32.pcpi_mul.mul_waiting
.sym 42110 $abc$60912$n9181
.sym 42113 picorv32.pcpi_mul.rs1[23]
.sym 42114 $abc$60912$n8840_1
.sym 42115 $abc$60912$n8843_1
.sym 42116 storage[5][6]
.sym 42117 picorv32.pcpi_mul.rs1[24]
.sym 42118 picorv32.pcpi_mul.mul_waiting
.sym 42119 storage[4][6]
.sym 42120 picorv32.reg_op1[23]
.sym 42121 picorv32.reg_op1[21]
.sym 42122 picorv32.pcpi_mul.rs1[34]
.sym 42124 storage[5][6]
.sym 42125 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42126 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42127 storage[1][6]
.sym 42130 $abc$60912$n8840_1
.sym 42131 $abc$60912$n8844_1
.sym 42132 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42133 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42136 picorv32.pcpi_mul.mul_waiting
.sym 42137 picorv32.reg_op1[21]
.sym 42139 picorv32.pcpi_mul.rs1[22]
.sym 42142 picorv32.reg_op1[22]
.sym 42144 picorv32.pcpi_mul.mul_waiting
.sym 42145 picorv32.pcpi_mul.rs1[23]
.sym 42149 picorv32.pcpi_mul.mul_waiting
.sym 42150 picorv32.pcpi_mul.rs1[34]
.sym 42151 $abc$60912$n9181
.sym 42154 picorv32.reg_op2[15]
.sym 42160 picorv32.reg_op1[23]
.sym 42161 picorv32.pcpi_mul.mul_waiting
.sym 42163 picorv32.pcpi_mul.rs1[24]
.sym 42166 $abc$60912$n8843_1
.sym 42167 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42168 storage[4][6]
.sym 42169 storage[0][6]
.sym 42170 $abc$60912$n765_$glb_ce
.sym 42171 sys_clk_$glb_clk
.sym 42173 storage[13][0]
.sym 42174 storage[13][4]
.sym 42175 $abc$60912$n5454
.sym 42176 $abc$60912$n5456
.sym 42177 $abc$60912$n5458
.sym 42178 storage[13][3]
.sym 42179 $abc$60912$n8823
.sym 42180 $abc$60912$n5457
.sym 42181 sram_bus_dat_w[6]
.sym 42182 picorv32.reg_op1[11]
.sym 42184 sram_bus_dat_w[6]
.sym 42186 storage[0][6]
.sym 42187 picorv32.pcpi_mul.rs1[33]
.sym 42188 picorv32.reg_op1[18]
.sym 42189 picorv32.reg_op1[28]
.sym 42190 picorv32.pcpi_mul.rs1[31]
.sym 42191 picorv32.pcpi_mul.rs1[33]
.sym 42194 $abc$60912$n11004
.sym 42195 picorv32.reg_op1[4]
.sym 42196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42197 storage[11][0]
.sym 42198 $abc$60912$n8781
.sym 42199 csrbank1_scratch1_w[5]
.sym 42200 picorv32.pcpi_mul.mul_waiting
.sym 42201 picorv32.reg_op2[25]
.sym 42202 sram_bus_dat_w[3]
.sym 42203 csrbank3_reload0_w[1]
.sym 42204 $abc$60912$n5139_1
.sym 42205 sram_bus_dat_w[2]
.sym 42206 picorv32.reg_op1[23]
.sym 42207 sram_bus_dat_w[4]
.sym 42208 $abc$60912$n7795_1
.sym 42217 picorv32.pcpi_mul.rs1[5]
.sym 42218 $abc$60912$n7796_1
.sym 42221 picorv32.pcpi_mul.rs1[6]
.sym 42222 picorv32.reg_op1[5]
.sym 42224 picorv32.pcpi_mul.mul_waiting
.sym 42226 picorv32.reg_op2[14]
.sym 42227 picorv32.reg_op2[15]
.sym 42230 picorv32.pcpi_mul.mul_waiting
.sym 42231 $abc$60912$n8826
.sym 42232 $abc$60912$n7795_1
.sym 42233 picorv32.reg_op1[6]
.sym 42234 picorv32.pcpi_mul.rs1[8]
.sym 42235 picorv32.pcpi_mul.rs1[7]
.sym 42237 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42238 picorv32.reg_op1[7]
.sym 42240 picorv32.reg_op2[12]
.sym 42241 picorv32.reg_op2[31]
.sym 42242 $abc$60912$n5139_1
.sym 42243 picorv32.reg_op1[4]
.sym 42245 picorv32.reg_op2[13]
.sym 42247 picorv32.reg_op2[15]
.sym 42248 picorv32.reg_op2[14]
.sym 42249 picorv32.reg_op2[13]
.sym 42250 picorv32.reg_op2[12]
.sym 42253 picorv32.pcpi_mul.rs1[5]
.sym 42255 picorv32.pcpi_mul.mul_waiting
.sym 42256 picorv32.reg_op1[4]
.sym 42262 $abc$60912$n5139_1
.sym 42265 picorv32.pcpi_mul.rs1[6]
.sym 42266 picorv32.pcpi_mul.mul_waiting
.sym 42267 picorv32.reg_op1[5]
.sym 42271 $abc$60912$n7795_1
.sym 42272 $abc$60912$n8826
.sym 42273 $abc$60912$n7796_1
.sym 42274 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42277 picorv32.reg_op1[7]
.sym 42279 picorv32.pcpi_mul.mul_waiting
.sym 42280 picorv32.pcpi_mul.rs1[8]
.sym 42283 picorv32.reg_op2[31]
.sym 42289 picorv32.reg_op1[6]
.sym 42291 picorv32.pcpi_mul.rs1[7]
.sym 42292 picorv32.pcpi_mul.mul_waiting
.sym 42293 $abc$60912$n765_$glb_ce
.sym 42294 sys_clk_$glb_clk
.sym 42296 $abc$60912$n8816
.sym 42297 $abc$60912$n7790_1
.sym 42298 storage[0][2]
.sym 42299 storage[0][1]
.sym 42300 $abc$60912$n7785
.sym 42301 $abc$60912$n7784_1
.sym 42302 storage[0][4]
.sym 42303 storage[0][3]
.sym 42304 slave_sel_r[2]
.sym 42305 $abc$60912$n5377
.sym 42306 $abc$60912$n5377
.sym 42309 picorv32.reg_op2[7]
.sym 42310 $abc$60912$n4724
.sym 42311 $abc$60912$n7257
.sym 42313 basesoc_sram_we[1]
.sym 42314 sram_bus_dat_w[4]
.sym 42315 $abc$60912$n11008
.sym 42318 sram_bus_dat_w[7]
.sym 42319 picorv32.reg_op2[11]
.sym 42320 picorv32.reg_op1[2]
.sym 42322 $abc$60912$n8979
.sym 42323 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42324 picorv32.reg_op1[7]
.sym 42325 $abc$60912$n8891_1
.sym 42326 $abc$60912$n4494
.sym 42327 storage[12][4]
.sym 42328 $abc$60912$n5139_1
.sym 42329 $abc$60912$n4505
.sym 42330 $abc$60912$n8816
.sym 42331 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42338 storage[5][5]
.sym 42339 storage[4][2]
.sym 42340 picorv32.reg_op2[7]
.sym 42343 $abc$60912$n8803_1
.sym 42348 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42353 $abc$60912$n8816
.sym 42354 storage[9][0]
.sym 42355 $abc$60912$n11009
.sym 42357 storage[11][0]
.sym 42358 $abc$60912$n8781
.sym 42359 sram_bus_dat_w[2]
.sym 42361 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42362 sram_bus_dat_w[3]
.sym 42363 storage[0][2]
.sym 42366 storage[1][5]
.sym 42367 sram_bus_dat_w[4]
.sym 42373 sram_bus_dat_w[4]
.sym 42379 $abc$60912$n8816
.sym 42384 sram_bus_dat_w[2]
.sym 42388 picorv32.reg_op2[7]
.sym 42394 $abc$60912$n8803_1
.sym 42395 storage[0][2]
.sym 42396 storage[4][2]
.sym 42397 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42400 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42401 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42402 storage[5][5]
.sym 42403 storage[1][5]
.sym 42406 sram_bus_dat_w[3]
.sym 42412 storage[9][0]
.sym 42413 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42414 $abc$60912$n8781
.sym 42415 storage[11][0]
.sym 42416 $abc$60912$n11009
.sym 42417 sys_clk_$glb_clk
.sym 42419 $abc$60912$n8824_1
.sym 42420 picorv32.reg_op2[2]
.sym 42421 $abc$60912$n8016
.sym 42422 $abc$60912$n5139_1
.sym 42423 csrbank1_scratch1_w[0]
.sym 42424 csrbank1_scratch1_w[5]
.sym 42425 $abc$60912$n4475
.sym 42426 spiflash_clk
.sym 42427 picorv32.reg_op1[6]
.sym 42430 picorv32.reg_op1[6]
.sym 42432 picorv32.reg_op2[12]
.sym 42433 $abc$60912$n4756
.sym 42437 $abc$60912$n8815_1
.sym 42440 $abc$60912$n4674_1
.sym 42441 $abc$60912$n8804
.sym 42442 storage[5][5]
.sym 42443 $abc$60912$n11020
.sym 42444 $abc$60912$n5537
.sym 42445 $abc$60912$n2699
.sym 42446 $abc$60912$n11032
.sym 42447 csrbank3_reload0_w[5]
.sym 42448 $abc$60912$n8472
.sym 42449 $abc$60912$n2702
.sym 42450 $abc$60912$n8831
.sym 42451 csrbank3_reload0_w[4]
.sym 42452 sram_bus_dat_w[0]
.sym 42453 $abc$60912$n6151
.sym 42454 csrbank4_txfull_w
.sym 42460 $abc$60912$n8014_1
.sym 42463 sram_bus_adr[4]
.sym 42466 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 42467 $abc$60912$n8782_1
.sym 42472 $abc$60912$n8889_1
.sym 42474 $abc$60912$n5154_1
.sym 42477 sram_bus_adr[2]
.sym 42478 spiflash_bus_dat_w[14]
.sym 42481 $abc$60912$n6158
.sym 42482 spiflash_bus_dat_w[10]
.sym 42484 $abc$60912$n8013
.sym 42485 sys_rst
.sym 42487 sram_bus_dat_w[7]
.sym 42489 $abc$60912$n4505
.sym 42493 spiflash_bus_dat_w[14]
.sym 42499 $abc$60912$n5154_1
.sym 42500 $abc$60912$n4505
.sym 42501 sram_bus_adr[4]
.sym 42502 sys_rst
.sym 42505 sram_bus_dat_w[7]
.sym 42513 sram_bus_adr[2]
.sym 42520 $abc$60912$n8782_1
.sym 42524 spiflash_bus_dat_w[10]
.sym 42529 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 42530 $abc$60912$n8889_1
.sym 42531 $abc$60912$n8014_1
.sym 42532 $abc$60912$n8013
.sym 42537 $abc$60912$n6158
.sym 42540 sys_clk_$glb_clk
.sym 42542 csrbank3_reload0_w[5]
.sym 42543 picorv32.reg_op2[16]
.sym 42544 csrbank3_reload0_w[4]
.sym 42545 picorv32.reg_op2[0]
.sym 42546 csrbank3_reload0_w[0]
.sym 42547 csrbank3_reload0_w[1]
.sym 42548 csrbank3_reload0_w[2]
.sym 42549 csrbank3_reload0_w[7]
.sym 42550 $abc$60912$n4475
.sym 42551 $abc$60912$n5559
.sym 42552 spiflash_bus_adr[3]
.sym 42554 spiflash_miso1
.sym 42555 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 42556 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 42557 csrbank3_ev_enable0_w
.sym 42558 $abc$60912$n4674
.sym 42559 spiflash_miso
.sym 42560 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 42561 spiflash_bitbang_en_storage_full
.sym 42562 $abc$60912$n11030
.sym 42563 $abc$60912$n4674
.sym 42564 $abc$60912$n8014_1
.sym 42566 $abc$60912$n5139_1
.sym 42567 $abc$60912$n4507
.sym 42568 $abc$60912$n8461
.sym 42569 slave_sel_r[0]
.sym 42570 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42571 $abc$60912$n6133
.sym 42573 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42574 $abc$60912$n4506
.sym 42575 $abc$60912$n9
.sym 42576 sram_bus_we
.sym 42577 $abc$60912$n4667
.sym 42585 storage[8][0]
.sym 42587 $abc$60912$n8782_1
.sym 42588 storage[12][0]
.sym 42589 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42590 sram_bus_dat_w[0]
.sym 42591 sram_bus_dat_w[6]
.sym 42593 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42595 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42596 $abc$60912$n8784
.sym 42597 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42598 storage[14][0]
.sym 42601 storage[10][0]
.sym 42602 sram_bus_we
.sym 42604 $abc$60912$n4505
.sym 42606 $abc$60912$n8783
.sym 42608 $abc$60912$n5140
.sym 42609 $abc$60912$n4502
.sym 42610 $abc$60912$n4662
.sym 42611 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42612 sys_rst
.sym 42613 sram_bus_dat_w[2]
.sym 42614 csrbank4_txfull_w
.sym 42616 $abc$60912$n8784
.sym 42617 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42618 $abc$60912$n8782_1
.sym 42619 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 42622 sram_bus_dat_w[0]
.sym 42629 sram_bus_dat_w[2]
.sym 42634 $abc$60912$n4502
.sym 42635 sys_rst
.sym 42636 $abc$60912$n4505
.sym 42640 $abc$60912$n5140
.sym 42642 csrbank4_txfull_w
.sym 42643 sram_bus_we
.sym 42646 $abc$60912$n8783
.sym 42647 storage[10][0]
.sym 42648 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42649 storage[8][0]
.sym 42653 sram_bus_dat_w[6]
.sym 42658 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42659 storage[14][0]
.sym 42660 storage[12][0]
.sym 42661 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 42662 $abc$60912$n4662
.sym 42663 sys_clk_$glb_clk
.sym 42664 sys_rst_$glb_sr
.sym 42665 storage[15][6]
.sym 42666 storage[15][1]
.sym 42667 $abc$60912$n4506
.sym 42668 storage[15][2]
.sym 42669 storage[15][5]
.sym 42670 storage[15][7]
.sym 42671 $abc$60912$n5609
.sym 42672 $abc$60912$n5166_1
.sym 42673 $abc$60912$n7728
.sym 42674 picorv32.mem_wordsize[0]
.sym 42675 $abc$60912$n5326
.sym 42676 picorv32.reg_op2[13]
.sym 42677 $abc$60912$n3
.sym 42678 $abc$60912$n8812_1
.sym 42679 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 42680 picorv32.reg_op2[0]
.sym 42681 picorv32.reg_op1[3]
.sym 42683 $abc$60912$n7040_1
.sym 42684 picorv32.reg_op2[0]
.sym 42685 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 42686 $abc$60912$n6284
.sym 42688 csrbank3_reload0_w[4]
.sym 42689 $abc$60912$n6114_1
.sym 42690 sram_bus_adr[4]
.sym 42691 $abc$60912$n4496
.sym 42692 basesoc_bus_wishbone_dat_r[0]
.sym 42693 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 42695 csrbank3_reload0_w[1]
.sym 42696 $abc$60912$n5080_1
.sym 42698 storage[15][6]
.sym 42699 csrbank1_scratch1_w[5]
.sym 42700 $abc$60912$n6804_1
.sym 42707 $abc$60912$n80
.sym 42708 $abc$60912$n8466
.sym 42709 $abc$60912$n13
.sym 42712 $abc$60912$n5080_1
.sym 42714 $abc$60912$n5077_1
.sym 42716 $abc$60912$n6158
.sym 42717 $abc$60912$n4496
.sym 42719 $abc$60912$n6150
.sym 42720 $abc$60912$n8831
.sym 42721 $abc$60912$n86
.sym 42724 $abc$60912$n2702
.sym 42725 $abc$60912$n6151
.sym 42726 $abc$60912$n15
.sym 42728 $abc$60912$n8461
.sym 42729 $abc$60912$n6152
.sym 42733 $abc$60912$n3
.sym 42734 $abc$60912$n8462
.sym 42737 $abc$60912$n4667
.sym 42739 $abc$60912$n8466
.sym 42740 $abc$60912$n8462
.sym 42741 $abc$60912$n2702
.sym 42742 $abc$60912$n6158
.sym 42745 $abc$60912$n6151
.sym 42746 $abc$60912$n8461
.sym 42747 $abc$60912$n8462
.sym 42748 $abc$60912$n2702
.sym 42752 $abc$60912$n8831
.sym 42758 $abc$60912$n15
.sym 42765 $abc$60912$n3
.sym 42769 $abc$60912$n6152
.sym 42770 $abc$60912$n4667
.sym 42771 $abc$60912$n6151
.sym 42772 $abc$60912$n6150
.sym 42775 $abc$60912$n86
.sym 42776 $abc$60912$n80
.sym 42777 $abc$60912$n5080_1
.sym 42778 $abc$60912$n5077_1
.sym 42783 $abc$60912$n13
.sym 42785 $abc$60912$n4496
.sym 42786 sys_clk_$glb_clk
.sym 42788 $abc$60912$n5564
.sym 42789 $abc$60912$n46
.sym 42790 $abc$60912$n7838_1
.sym 42791 $abc$60912$n4690
.sym 42792 $abc$60912$n15
.sym 42793 $abc$60912$n50
.sym 42794 $abc$60912$n5563
.sym 42795 $abc$60912$n8805
.sym 42796 $abc$60912$n6108_1
.sym 42797 picorv32.reg_op2[31]
.sym 42798 sram_bus_dat_w[2]
.sym 42799 $abc$60912$n927
.sym 42800 picorv32.reg_op2[31]
.sym 42801 sram_bus_adr[3]
.sym 42802 sram_bus_dat_w[7]
.sym 42803 picorv32.reg_op2[0]
.sym 42805 sram_bus_adr[2]
.sym 42806 $abc$60912$n6142
.sym 42807 $abc$60912$n6142
.sym 42808 picorv32.reg_op1[23]
.sym 42810 $abc$60912$n5078
.sym 42811 basesoc_sram_we[1]
.sym 42812 $abc$60912$n6113_1
.sym 42813 sram_bus_dat_w[6]
.sym 42814 $abc$60912$n8407
.sym 42815 $abc$60912$n50
.sym 42816 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 42817 $abc$60912$n5319
.sym 42818 $abc$60912$n4494
.sym 42819 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42820 $abc$60912$n4734
.sym 42821 $abc$60912$n5084
.sym 42823 $abc$60912$n46
.sym 42830 $abc$60912$n6112_1
.sym 42831 $abc$60912$n8831
.sym 42833 $abc$60912$n5319
.sym 42834 $abc$60912$n6111_1
.sym 42837 storage[4][5]
.sym 42838 $abc$60912$n6113_1
.sym 42839 slave_sel_r[0]
.sym 42840 $abc$60912$n4496
.sym 42842 csrbank1_scratch3_w[3]
.sym 42843 sram_bus_adr[3]
.sym 42844 $abc$60912$n5084
.sym 42845 $abc$60912$n5083_1
.sym 42846 $abc$60912$n4839
.sym 42847 sram_bus_adr[2]
.sym 42848 $abc$60912$n5080_1
.sym 42849 $abc$60912$n6114_1
.sym 42850 sram_bus_adr[4]
.sym 42851 $abc$60912$n5077_1
.sym 42852 sram_bus_dat_w[0]
.sym 42853 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42856 $abc$60912$n4844
.sym 42857 csrbank1_scratch1_w[0]
.sym 42858 csrbank1_scratch2_w[0]
.sym 42860 storage[0][5]
.sym 42862 $abc$60912$n5084
.sym 42863 sram_bus_adr[4]
.sym 42864 sram_bus_adr[2]
.sym 42865 sram_bus_adr[3]
.sym 42868 $abc$60912$n5080_1
.sym 42869 csrbank1_scratch2_w[0]
.sym 42870 csrbank1_scratch1_w[0]
.sym 42871 $abc$60912$n5077_1
.sym 42875 slave_sel_r[0]
.sym 42876 $abc$60912$n4844
.sym 42877 $abc$60912$n4839
.sym 42880 storage[4][5]
.sym 42881 $abc$60912$n8831
.sym 42882 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 42883 storage[0][5]
.sym 42886 $abc$60912$n5083_1
.sym 42888 csrbank1_scratch3_w[3]
.sym 42894 sram_bus_dat_w[0]
.sym 42898 $abc$60912$n5319
.sym 42904 $abc$60912$n6111_1
.sym 42905 $abc$60912$n6113_1
.sym 42906 $abc$60912$n6112_1
.sym 42907 $abc$60912$n6114_1
.sym 42908 $abc$60912$n4496
.sym 42909 sys_clk_$glb_clk
.sym 42910 sys_rst_$glb_sr
.sym 42911 $abc$60912$n5083_1
.sym 42912 basesoc_bus_wishbone_dat_r[0]
.sym 42913 $abc$60912$n8845_1
.sym 42914 $abc$60912$n5080_1
.sym 42915 interface2_bank_bus_dat_r[0]
.sym 42916 $abc$60912$n5202
.sym 42917 $abc$60912$n4688
.sym 42918 sram_bus_we
.sym 42919 picorv32.alu_out_q[23]
.sym 42920 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42921 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42924 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 42925 picorv32.reg_op1[27]
.sym 42928 $abc$60912$n8841_1
.sym 42929 $abc$60912$n6152
.sym 42930 $abc$60912$n6152
.sym 42931 $abc$60912$n8832
.sym 42932 picorv32.reg_op2[4]
.sym 42933 picorv32.reg_op1[7]
.sym 42934 $abc$60912$n6112_1
.sym 42936 $abc$60912$n8472
.sym 42937 $abc$60912$n6151
.sym 42938 sram_bus_dat_w[0]
.sym 42940 $abc$60912$n5537
.sym 42941 spiflash_bus_adr[2]
.sym 42942 $abc$60912$n2699
.sym 42943 csrbank1_scratch1_w[0]
.sym 42944 $abc$60912$n2699
.sym 42945 spiflash_sr[9]
.sym 42946 $abc$60912$n2702
.sym 42952 $abc$60912$n8472
.sym 42953 $abc$60912$n2702
.sym 42956 sram_bus_dat_w[0]
.sym 42958 sram_bus_dat_w[3]
.sym 42959 $abc$60912$n8408
.sym 42961 $abc$60912$n2698
.sym 42962 $abc$60912$n6166
.sym 42963 $abc$60912$n4688
.sym 42964 $abc$60912$n5330
.sym 42966 $abc$60912$n5327
.sym 42967 $abc$60912$n8408
.sym 42970 $abc$60912$n5328_1
.sym 42972 $abc$60912$n6167
.sym 42974 $abc$60912$n8407
.sym 42975 $abc$60912$n6151
.sym 42976 $abc$60912$n4667
.sym 42977 basesoc_sram_we[1]
.sym 42978 $abc$60912$n8418
.sym 42979 $abc$60912$n5329_1
.sym 42980 $abc$60912$n6167
.sym 42981 $abc$60912$n6152
.sym 42982 $abc$60912$n8462
.sym 42983 $abc$60912$n5639
.sym 42985 $abc$60912$n8407
.sym 42986 $abc$60912$n8408
.sym 42987 $abc$60912$n2698
.sym 42988 $abc$60912$n6151
.sym 42991 $abc$60912$n5330
.sym 42992 $abc$60912$n5328_1
.sym 42993 $abc$60912$n5327
.sym 42994 $abc$60912$n5329_1
.sym 42997 sram_bus_dat_w[3]
.sym 43003 $abc$60912$n8462
.sym 43004 $abc$60912$n8472
.sym 43005 $abc$60912$n2702
.sym 43006 $abc$60912$n6167
.sym 43009 $abc$60912$n2698
.sym 43010 $abc$60912$n8418
.sym 43011 $abc$60912$n8408
.sym 43012 $abc$60912$n6167
.sym 43016 basesoc_sram_we[1]
.sym 43018 $abc$60912$n5639
.sym 43021 $abc$60912$n6152
.sym 43022 $abc$60912$n4667
.sym 43023 $abc$60912$n6167
.sym 43024 $abc$60912$n6166
.sym 43028 sram_bus_dat_w[0]
.sym 43031 $abc$60912$n4688
.sym 43032 sys_clk_$glb_clk
.sym 43033 sys_rst_$glb_sr
.sym 43034 picorv32.reg_op1[14]
.sym 43035 picorv32.reg_op2[26]
.sym 43036 $abc$60912$n5083_1
.sym 43037 $abc$60912$n5329_1
.sym 43038 $abc$60912$n6167
.sym 43039 $abc$60912$n8908_1
.sym 43040 $abc$60912$n5169_1
.sym 43041 $abc$60912$n6151
.sym 43042 picorv32.reg_op2[10]
.sym 43043 $abc$60912$n4482
.sym 43044 $abc$60912$n4482
.sym 43046 $abc$60912$n5326
.sym 43047 $abc$60912$n4688
.sym 43048 $abc$60912$n5535
.sym 43049 $abc$60912$n5080_1
.sym 43050 $abc$60912$n2702
.sym 43051 sram_bus_we
.sym 43052 spiflash_bitbang_storage_full[3]
.sym 43053 picorv32.reg_op2[20]
.sym 43054 $abc$60912$n5331_1
.sym 43055 basesoc_counter[0]
.sym 43056 spiflash_bitbang_storage_full[1]
.sym 43057 $abc$60912$n8082
.sym 43058 $abc$60912$n4838
.sym 43059 $abc$60912$n11020
.sym 43060 $abc$60912$n5080_1
.sym 43061 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43063 $abc$60912$n4507
.sym 43064 $abc$60912$n5538
.sym 43065 $abc$60912$n4503
.sym 43066 interface4_bank_bus_dat_r[7]
.sym 43067 $abc$60912$n9
.sym 43068 sram_bus_we
.sym 43069 spiflash_bitbang_storage_full[0]
.sym 43076 csrbank4_rxempty_w
.sym 43077 $abc$60912$n8865_1
.sym 43078 $abc$60912$n4507
.sym 43079 csrbank4_ev_enable0_w[0]
.sym 43083 $abc$60912$n5078
.sym 43084 $abc$60912$n8443
.sym 43085 $abc$60912$n8425
.sym 43086 $abc$60912$n8921_1
.sym 43087 basesoc_sram_we[1]
.sym 43089 $abc$60912$n8426
.sym 43090 sram_bus_adr[2]
.sym 43091 $abc$60912$n5084
.sym 43092 basesoc_uart_tx_pending
.sym 43094 $abc$60912$n5534
.sym 43095 $abc$60912$n5377
.sym 43096 $abc$60912$n8444
.sym 43099 $abc$60912$n2701
.sym 43101 basesoc_uart_rx_pending
.sym 43102 csrbank4_ev_enable0_w[1]
.sym 43104 $abc$60912$n2699
.sym 43106 $abc$60912$n6151
.sym 43108 $abc$60912$n6151
.sym 43109 $abc$60912$n8444
.sym 43110 $abc$60912$n8443
.sym 43111 $abc$60912$n2701
.sym 43116 $abc$60912$n5534
.sym 43120 csrbank4_ev_enable0_w[1]
.sym 43121 basesoc_uart_rx_pending
.sym 43122 $abc$60912$n5084
.sym 43123 $abc$60912$n4507
.sym 43126 $abc$60912$n5078
.sym 43127 $abc$60912$n8865_1
.sym 43128 csrbank4_rxempty_w
.sym 43129 sram_bus_adr[2]
.sym 43132 csrbank4_ev_enable0_w[1]
.sym 43133 basesoc_uart_tx_pending
.sym 43134 csrbank4_ev_enable0_w[0]
.sym 43135 basesoc_uart_rx_pending
.sym 43138 basesoc_uart_tx_pending
.sym 43139 $abc$60912$n8921_1
.sym 43140 $abc$60912$n4507
.sym 43141 sram_bus_adr[2]
.sym 43144 $abc$60912$n2699
.sym 43145 $abc$60912$n8426
.sym 43146 $abc$60912$n6151
.sym 43147 $abc$60912$n8425
.sym 43150 basesoc_sram_we[1]
.sym 43155 sys_clk_$glb_clk
.sym 43156 $abc$60912$n5377
.sym 43157 $abc$60912$n8776_1
.sym 43158 picorv32.reg_op2[0]
.sym 43159 picorv32.mem_wordsize[0]
.sym 43160 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 43161 spiflash_bus_adr[3]
.sym 43162 $abc$60912$n8444
.sym 43163 picorv32.reg_op1[23]
.sym 43164 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43165 $abc$60912$n8100
.sym 43166 picorv32.reg_op2[27]
.sym 43169 $abc$60912$n5075
.sym 43170 $abc$60912$n5169_1
.sym 43171 $abc$60912$n8808
.sym 43172 $abc$60912$n4507
.sym 43173 $abc$60912$n915
.sym 43175 csrbank4_ev_enable0_w[0]
.sym 43176 picorv32.pcpi_mul.rs1[8]
.sym 43177 basesoc_uart_phy_tx_reg[0]
.sym 43178 sram_bus_adr[2]
.sym 43179 basesoc_uart_phy_tx_reg[6]
.sym 43180 $abc$60912$n8443
.sym 43181 $abc$60912$n4494
.sym 43182 $abc$60912$n4496
.sym 43183 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 43184 $abc$60912$n5080_1
.sym 43185 spiflash_bus_adr[2]
.sym 43186 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 43187 $abc$60912$n7983_1
.sym 43188 sram_bus_adr[2]
.sym 43189 $abc$60912$n5169_1
.sym 43190 $abc$60912$n8600
.sym 43191 $abc$60912$n5075
.sym 43192 picorv32.reg_op2[0]
.sym 43199 basesoc_sram_we[1]
.sym 43201 $abc$60912$n5077_1
.sym 43202 $abc$60912$n6167
.sym 43207 sys_rst
.sym 43208 $abc$60912$n5083_1
.sym 43210 $abc$60912$n6167
.sym 43211 $abc$60912$n4502
.sym 43212 $abc$60912$n2699
.sym 43213 $abc$60912$n2701
.sym 43216 $abc$60912$n8436
.sym 43218 $abc$60912$n927
.sym 43219 $abc$60912$n8444
.sym 43221 sram_bus_dat_w[6]
.sym 43224 $abc$60912$n5538
.sym 43227 $abc$60912$n8444
.sym 43228 $abc$60912$n8426
.sym 43229 $abc$60912$n8454
.sym 43231 $abc$60912$n4502
.sym 43232 $abc$60912$n5083_1
.sym 43233 sys_rst
.sym 43237 $abc$60912$n2699
.sym 43238 $abc$60912$n6167
.sym 43239 $abc$60912$n8426
.sym 43240 $abc$60912$n8436
.sym 43243 sys_rst
.sym 43244 sram_bus_dat_w[6]
.sym 43250 $abc$60912$n8444
.sym 43255 sys_rst
.sym 43257 $abc$60912$n4502
.sym 43258 $abc$60912$n5077_1
.sym 43261 $abc$60912$n5538
.sym 43263 basesoc_sram_we[1]
.sym 43268 basesoc_sram_we[1]
.sym 43273 $abc$60912$n6167
.sym 43274 $abc$60912$n8454
.sym 43275 $abc$60912$n8444
.sym 43276 $abc$60912$n2701
.sym 43278 sys_clk_$glb_clk
.sym 43279 $abc$60912$n927
.sym 43280 interface4_bank_bus_dat_r[4]
.sym 43281 interface4_bank_bus_dat_r[5]
.sym 43282 interface4_bank_bus_dat_r[7]
.sym 43283 interface1_bank_bus_dat_r[4]
.sym 43284 interface1_bank_bus_dat_r[3]
.sym 43285 interface1_bank_bus_dat_r[6]
.sym 43286 interface4_bank_bus_dat_r[3]
.sym 43287 sram_bus_dat_w[5]
.sym 43288 $abc$60912$n8124
.sym 43289 spiflash_bus_dat_w[18]
.sym 43290 spiflash_bus_dat_w[18]
.sym 43292 $abc$60912$n4498
.sym 43293 picorv32.reg_op1[23]
.sym 43294 spiflash_bus_adr[3]
.sym 43295 $abc$60912$n5172_1
.sym 43297 basesoc_sram_we[1]
.sym 43298 sram_bus_dat_w[7]
.sym 43300 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43301 sram_bus_dat_w[7]
.sym 43302 picorv32.reg_op2[11]
.sym 43303 $abc$60912$n4496
.sym 43304 $abc$60912$n927
.sym 43305 $abc$60912$n927
.sym 43306 $abc$60912$n5377
.sym 43308 picorv32.instr_sub
.sym 43309 $abc$60912$n4494
.sym 43311 sram_bus_dat_w[5]
.sym 43312 $abc$60912$n4734
.sym 43313 $abc$60912$n8592_1
.sym 43314 picorv32.mem_wordsize[0]
.sym 43315 $abc$60912$n46
.sym 43322 picorv32.reg_op2[22]
.sym 43323 picorv32.mem_wordsize[0]
.sym 43324 picorv32.reg_op2[21]
.sym 43325 $abc$60912$n5078
.sym 43326 sys_rst
.sym 43327 picorv32.reg_op2[5]
.sym 43329 picorv32.reg_op2[6]
.sym 43331 basesoc_uart_phy_tx_busy
.sym 43332 spiflash_bus_adr[9]
.sym 43335 $abc$60912$n88
.sym 43337 $abc$60912$n8592_1
.sym 43338 $abc$60912$n4734
.sym 43339 $abc$60912$n4734
.sym 43340 sram_bus_we
.sym 43341 $abc$60912$n5080_1
.sym 43342 $abc$60912$n4502
.sym 43344 $abc$60912$n5080_1
.sym 43348 picorv32.mem_wordsize[2]
.sym 43350 $abc$60912$n4503
.sym 43351 picorv32.mem_wordsize[0]
.sym 43354 $abc$60912$n5078
.sym 43355 $abc$60912$n5080_1
.sym 43356 $abc$60912$n8592_1
.sym 43357 $abc$60912$n88
.sym 43360 picorv32.mem_wordsize[0]
.sym 43361 picorv32.mem_wordsize[2]
.sym 43362 picorv32.reg_op2[21]
.sym 43363 picorv32.reg_op2[5]
.sym 43367 $abc$60912$n4734
.sym 43375 spiflash_bus_adr[9]
.sym 43379 basesoc_uart_phy_tx_busy
.sym 43386 sram_bus_we
.sym 43387 $abc$60912$n4503
.sym 43390 $abc$60912$n5080_1
.sym 43391 sys_rst
.sym 43393 $abc$60912$n4502
.sym 43396 picorv32.reg_op2[22]
.sym 43397 picorv32.mem_wordsize[2]
.sym 43398 picorv32.reg_op2[6]
.sym 43399 picorv32.mem_wordsize[0]
.sym 43400 $abc$60912$n4734
.sym 43401 sys_clk_$glb_clk
.sym 43403 picorv32.instr_sub
.sym 43404 $abc$60912$n5537
.sym 43405 $abc$60912$n4575
.sym 43406 basesoc_uart_rx_pending
.sym 43407 $abc$60912$n8597
.sym 43408 $abc$60912$n5599
.sym 43409 $abc$60912$n4592
.sym 43410 picorv32.instr_sub
.sym 43411 $abc$60912$n5593_1
.sym 43412 $abc$60912$n6854_1
.sym 43415 $abc$60912$n5140
.sym 43416 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 43417 sram_bus_adr[2]
.sym 43418 picorv32.reg_op2[21]
.sym 43419 spiflash_bus_dat_w[5]
.sym 43420 sram_bus_dat_w[5]
.sym 43421 $abc$60912$n5078
.sym 43422 basesoc_sram_we[1]
.sym 43424 $abc$60912$n6152
.sym 43425 $abc$60912$n5569
.sym 43426 $abc$60912$n8590_1
.sym 43427 $abc$60912$n5583
.sym 43428 basesoc_uart_phy_rx_busy
.sym 43429 spiflash_bus_adr[2]
.sym 43430 spiflash_sr[9]
.sym 43431 $abc$60912$n7964
.sym 43432 basesoc_uart_phy_tx_busy
.sym 43433 spiflash_bus_adr[10]
.sym 43434 csrbank1_scratch1_w[0]
.sym 43435 $abc$60912$n924
.sym 43437 $abc$60912$n5606
.sym 43438 $abc$60912$n5537
.sym 43444 $abc$60912$n5623
.sym 43447 $abc$60912$n8587_1
.sym 43453 $abc$60912$n5583
.sym 43454 $abc$60912$n5585
.sym 43458 $abc$60912$n4507
.sym 43459 $abc$60912$n5575
.sym 43462 $abc$60912$n5538
.sym 43463 $abc$60912$n5606
.sym 43464 $abc$60912$n8597
.sym 43465 $abc$60912$n4503
.sym 43467 basesoc_uart_rx_old_trigger
.sym 43468 $abc$60912$n5619
.sym 43469 $abc$60912$n5586
.sym 43470 csrbank4_rxempty_w
.sym 43473 $abc$60912$n5579
.sym 43475 $abc$60912$n8586_1
.sym 43477 $abc$60912$n5579
.sym 43479 $abc$60912$n5575
.sym 43480 $abc$60912$n4503
.sym 43483 basesoc_uart_rx_old_trigger
.sym 43485 csrbank4_rxempty_w
.sym 43489 $abc$60912$n8597
.sym 43490 $abc$60912$n4503
.sym 43492 $abc$60912$n5606
.sym 43495 $abc$60912$n5585
.sym 43496 $abc$60912$n8586_1
.sym 43497 $abc$60912$n4507
.sym 43498 $abc$60912$n5586
.sym 43502 $abc$60912$n4503
.sym 43503 $abc$60912$n5623
.sym 43504 $abc$60912$n5619
.sym 43507 $abc$60912$n8587_1
.sym 43509 $abc$60912$n4503
.sym 43510 $abc$60912$n5583
.sym 43513 $abc$60912$n5538
.sym 43521 csrbank4_rxempty_w
.sym 43524 sys_clk_$glb_clk
.sym 43525 sys_rst_$glb_sr
.sym 43526 $abc$60912$n5619
.sym 43527 $abc$60912$n5119
.sym 43528 basesoc_uart_phy_rx_bitcount[1]
.sym 43529 $abc$60912$n4581
.sym 43530 $abc$60912$n5725
.sym 43531 $abc$60912$n5857
.sym 43532 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43533 $abc$60912$n8586_1
.sym 43534 $abc$60912$n4475
.sym 43535 picorv32.alu_out_q[29]
.sym 43538 $abc$60912$n5623
.sym 43542 $abc$60912$n2702
.sym 43543 storage[11][7]
.sym 43544 interface1_bank_bus_dat_r[5]
.sym 43545 $abc$60912$n5080_1
.sym 43547 $abc$60912$n5575
.sym 43548 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43549 spiflash_bus_adr[11]
.sym 43550 regs1
.sym 43551 $abc$60912$n4503
.sym 43552 $PACKER_VCC_NET_$glb_clk
.sym 43554 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43555 spiflash_bus_dat_w[17]
.sym 43556 $abc$60912$n4633
.sym 43557 spiflash_bitbang_storage_full[0]
.sym 43558 picorv32.mem_wordsize[0]
.sym 43560 $abc$60912$n5377
.sym 43561 picorv32.reg_op1[14]
.sym 43568 $abc$60912$n5857
.sym 43571 $abc$60912$n5585
.sym 43576 regs1
.sym 43578 $abc$60912$n5639
.sym 43581 basesoc_uart_phy_rx_busy
.sym 43582 $abc$60912$n5928
.sym 43583 $abc$60912$n10204
.sym 43587 $abc$60912$n5725
.sym 43588 basesoc_uart_phy_rx_r
.sym 43592 basesoc_uart_phy_tx_busy
.sym 43596 sys_rst
.sym 43600 sys_rst
.sym 43601 basesoc_uart_phy_rx_busy
.sym 43602 regs1
.sym 43603 basesoc_uart_phy_rx_r
.sym 43609 $abc$60912$n5639
.sym 43614 $abc$60912$n5585
.sym 43619 $abc$60912$n10204
.sym 43621 basesoc_uart_phy_tx_busy
.sym 43624 $abc$60912$n5928
.sym 43625 basesoc_uart_phy_rx_busy
.sym 43631 regs1
.sym 43636 regs1
.sym 43637 basesoc_uart_phy_rx_busy
.sym 43638 $abc$60912$n5725
.sym 43639 basesoc_uart_phy_rx_r
.sym 43642 $abc$60912$n5857
.sym 43647 sys_clk_$glb_clk
.sym 43648 sys_rst_$glb_sr
.sym 43651 $abc$60912$n6099
.sym 43652 $abc$60912$n6102
.sym 43653 $auto$alumacc.cc:474:replace_alu$6728.C[4]
.sym 43654 basesoc_uart_rx_fifo_level[2]
.sym 43655 basesoc_uart_rx_fifo_level[3]
.sym 43656 $abc$60912$n5537
.sym 43657 csrbank1_bus_errors0_w[2]
.sym 43658 $abc$60912$n5857
.sym 43662 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 43663 slave_sel_r[2]
.sym 43664 $abc$60912$n4494
.sym 43665 sram_bus_adr[2]
.sym 43667 $abc$60912$n11
.sym 43668 picorv32.reg_op2[2]
.sym 43670 $abc$60912$n9
.sym 43671 sram_bus_dat_w[2]
.sym 43672 $abc$60912$n5622
.sym 43676 $abc$60912$n5075
.sym 43677 picorv32.instr_sub
.sym 43678 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 43679 $abc$60912$n5537
.sym 43681 picorv32.reg_op2[18]
.sym 43684 sram_bus_dat_w[7]
.sym 43697 basesoc_uart_rx_fifo_level[1]
.sym 43701 $abc$60912$n4498
.sym 43707 $abc$60912$n11
.sym 43711 basesoc_uart_rx_fifo_level[2]
.sym 43712 basesoc_uart_rx_fifo_level[3]
.sym 43721 basesoc_uart_rx_fifo_level[0]
.sym 43725 basesoc_uart_rx_fifo_level[0]
.sym 43728 $auto$alumacc.cc:474:replace_alu$6713.C[2]
.sym 43731 basesoc_uart_rx_fifo_level[1]
.sym 43734 $auto$alumacc.cc:474:replace_alu$6713.C[3]
.sym 43736 basesoc_uart_rx_fifo_level[2]
.sym 43738 $auto$alumacc.cc:474:replace_alu$6713.C[2]
.sym 43740 $nextpnr_ICESTORM_LC_17$I3
.sym 43742 basesoc_uart_rx_fifo_level[3]
.sym 43744 $auto$alumacc.cc:474:replace_alu$6713.C[3]
.sym 43750 $nextpnr_ICESTORM_LC_17$I3
.sym 43753 $abc$60912$n11
.sym 43759 basesoc_uart_rx_fifo_level[3]
.sym 43760 basesoc_uart_rx_fifo_level[2]
.sym 43761 basesoc_uart_rx_fifo_level[0]
.sym 43762 basesoc_uart_rx_fifo_level[1]
.sym 43769 $abc$60912$n4498
.sym 43770 sys_clk_$glb_clk
.sym 43774 $abc$60912$n10287
.sym 43775 $abc$60912$n10288
.sym 43776 $abc$60912$n10289
.sym 43777 $abc$60912$n10290
.sym 43778 $abc$60912$n10291
.sym 43779 $abc$60912$n10292
.sym 43781 $abc$60912$n4697
.sym 43785 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43786 $abc$60912$n92
.sym 43787 sram_bus_dat_w[7]
.sym 43788 $abc$60912$n5172_1
.sym 43791 $abc$60912$n5579
.sym 43794 basesoc_uart_rx_fifo_level[1]
.sym 43795 csrbank1_bus_errors1_w[7]
.sym 43796 $abc$60912$n5148_1
.sym 43797 $abc$60912$n8592_1
.sym 43799 csrbank1_scratch0_w[7]
.sym 43800 $abc$60912$n927
.sym 43802 por_rst
.sym 43805 csrbank1_scratch0_w[2]
.sym 43813 $abc$60912$n122
.sym 43815 regs0
.sym 43816 $abc$60912$n5146
.sym 43818 $abc$60912$n118
.sym 43820 basesoc_uart_rx_fifo_level[0]
.sym 43822 $abc$60912$n5148_1
.sym 43826 sys_rst
.sym 43828 $abc$60912$n120
.sym 43846 regs0
.sym 43852 basesoc_uart_rx_fifo_level[0]
.sym 43853 sys_rst
.sym 43854 $abc$60912$n5146
.sym 43855 $abc$60912$n5148_1
.sym 43860 $abc$60912$n122
.sym 43870 $abc$60912$n120
.sym 43878 $abc$60912$n118
.sym 43893 sys_clk_$glb_clk
.sym 43895 $abc$60912$n10293
.sym 43896 $abc$60912$n10294
.sym 43897 $abc$60912$n10295
.sym 43898 $auto$alumacc.cc:474:replace_alu$6737.C[11]
.sym 43899 crg_reset_delay[8]
.sym 43900 $abc$60912$n126
.sym 43901 $abc$60912$n128
.sym 43902 $abc$60912$n130
.sym 43904 picorv32.decoded_imm[20]
.sym 43907 regs1
.sym 43911 $abc$60912$n9028
.sym 43912 picorv32.reg_op1[6]
.sym 43913 $abc$60912$n10047
.sym 43938 $abc$60912$n4726
.sym 43940 $abc$60912$n10289
.sym 43942 $abc$60912$n10291
.sym 43943 $abc$60912$n120
.sym 43944 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43949 $abc$60912$n10290
.sym 43951 $abc$60912$n10292
.sym 43954 $abc$60912$n124
.sym 43957 sram_bus_dat_w[2]
.sym 43960 $abc$60912$n122
.sym 43962 por_rst
.sym 43965 $abc$60912$n118
.sym 43969 $abc$60912$n10291
.sym 43972 por_rst
.sym 43975 $abc$60912$n122
.sym 43976 $abc$60912$n124
.sym 43977 $abc$60912$n120
.sym 43978 $abc$60912$n118
.sym 43983 $abc$60912$n10292
.sym 43984 por_rst
.sym 43989 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43995 $abc$60912$n124
.sym 44001 por_rst
.sym 44002 $abc$60912$n10289
.sym 44008 sram_bus_dat_w[2]
.sym 44011 por_rst
.sym 44014 $abc$60912$n10290
.sym 44015 $abc$60912$n4726
.sym 44016 sys_clk_$glb_clk
.sym 44018 picorv32.reg_op1[23]
.sym 44019 csrbank1_scratch0_w[7]
.sym 44020 picorv32.reg_op2[18]
.sym 44021 picorv32.reg_op1[20]
.sym 44022 csrbank1_scratch0_w[2]
.sym 44024 picorv32.instr_sub
.sym 44025 csrbank1_scratch0_w[1]
.sym 44027 spiflash_bus_adr[3]
.sym 44030 sys_rst
.sym 44034 $abc$60912$n4460
.sym 44039 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 44047 crg_reset_delay[7]
.sym 44061 $abc$60912$n4634
.sym 44069 por_rst
.sym 44081 $abc$60912$n4482
.sym 44086 sys_rst
.sym 44090 basesoc_uart_rx_fifo_level[1]
.sym 44104 sys_rst
.sym 44107 por_rst
.sym 44111 $abc$60912$n4482
.sym 44135 basesoc_uart_rx_fifo_level[1]
.sym 44138 $abc$60912$n4634
.sym 44139 sys_clk_$glb_clk
.sym 44140 sys_rst_$glb_sr
.sym 44145 picorv32.reg_op2[13]
.sym 44146 $abc$60912$n4903
.sym 44150 $PACKER_VCC_NET_$glb_clk
.sym 44151 $abc$60912$n11022
.sym 44153 spiflash_bus_dat_w[22]
.sym 44154 basesoc_uart_phy_uart_clk_txen
.sym 44155 $abc$60912$n4829
.sym 44156 picorv32.alu_out_q[24]
.sym 44160 sram_bus_dat_w[2]
.sym 44161 picorv32.reg_op2[18]
.sym 44164 picorv32.reg_op1[23]
.sym 44169 picorv32.instr_sub
.sym 44172 sram_bus_dat_w[7]
.sym 44244 picorv32.pcpi_div.running
.sym 44253 $abc$60912$n7129
.sym 44255 $abc$60912$n10698
.sym 44269 picorv32.pcpi_div.quotient_msk[24]
.sym 44271 $abc$60912$n6069_1
.sym 44371 $abc$60912$n4865
.sym 44373 picorv32.pcpi_div_wr
.sym 44391 picorv32.pcpi_div.start
.sym 44419 sys_rst
.sym 44424 picorv32.pcpi_div_wr
.sym 44426 picorv32.pcpi_div.dividend[4]
.sym 44431 picorv32.pcpi_div.quotient_msk[25]
.sym 44447 picorv32.pcpi_div.quotient_msk[23]
.sym 44455 picorv32.pcpi_div.quotient_msk[24]
.sym 44460 picorv32.pcpi_div.quotient_msk[25]
.sym 44464 $abc$60912$n4865
.sym 44465 $abc$60912$n7129
.sym 44472 $abc$60912$n4862
.sym 44473 picorv32.pcpi_div.quotient_msk[22]
.sym 44477 $abc$60912$n6069_1
.sym 44480 $abc$60912$n7129
.sym 44488 picorv32.pcpi_div.quotient_msk[24]
.sym 44494 $abc$60912$n4862
.sym 44497 picorv32.pcpi_div.quotient_msk[23]
.sym 44503 picorv32.pcpi_div.quotient_msk[24]
.sym 44504 picorv32.pcpi_div.quotient_msk[23]
.sym 44505 picorv32.pcpi_div.quotient_msk[22]
.sym 44506 picorv32.pcpi_div.quotient_msk[25]
.sym 44524 $abc$60912$n6069_1
.sym 44525 $abc$60912$n4865
.sym 44526 sys_clk_$glb_clk
.sym 44527 picorv32.pcpi_div.start_$glb_sr
.sym 44528 picorv32.pcpi_div.quotient_msk[27]
.sym 44530 $abc$60912$n4862
.sym 44531 picorv32.pcpi_div.quotient_msk[28]
.sym 44532 picorv32.pcpi_div.divisor[0]
.sym 44533 picorv32.pcpi_div.quotient_msk[26]
.sym 44534 picorv32.pcpi_div.divisor[3]
.sym 44535 $abc$60912$n5261
.sym 44540 picorv32.pcpi_mul_rd[7]
.sym 44543 picorv32.pcpi_div.start
.sym 44548 picorv32.pcpi_mul_rd[9]
.sym 44550 $abc$60912$n5272
.sym 44551 $abc$60912$n4954
.sym 44555 $abc$60912$n5294
.sym 44560 $abc$60912$n5308_1
.sym 44562 picorv32.pcpi_div.dividend[24]
.sym 44563 spiflash_bus_dat_w[28]
.sym 44574 picorv32.pcpi_div.divisor[5]
.sym 44578 picorv32.pcpi_div.dividend[0]
.sym 44582 picorv32.pcpi_div.divisor[4]
.sym 44588 picorv32.pcpi_div.quotient_msk[25]
.sym 44592 picorv32.pcpi_div.dividend[4]
.sym 44596 $abc$60912$n4865
.sym 44597 picorv32.pcpi_div.divisor[0]
.sym 44608 picorv32.pcpi_div.quotient_msk[25]
.sym 44626 picorv32.pcpi_div.divisor[4]
.sym 44627 picorv32.pcpi_div.divisor[0]
.sym 44628 picorv32.pcpi_div.dividend[0]
.sym 44629 picorv32.pcpi_div.dividend[4]
.sym 44632 picorv32.pcpi_div.divisor[5]
.sym 44638 picorv32.pcpi_div.divisor[4]
.sym 44644 picorv32.pcpi_div.divisor[0]
.sym 44648 $abc$60912$n4865
.sym 44649 sys_clk_$glb_clk
.sym 44650 picorv32.pcpi_div.start_$glb_sr
.sym 44651 picorv32.pcpi_div.divisor[2]
.sym 44652 picorv32.pcpi_div.divisor[1]
.sym 44653 picorv32.pcpi_div.divisor[30]
.sym 44654 picorv32.pcpi_div.quotient_msk[25]
.sym 44655 picorv32.pcpi_div.divisor[26]
.sym 44656 picorv32.pcpi_div.divisor[17]
.sym 44657 picorv32.pcpi_div.divisor[22]
.sym 44658 picorv32.pcpi_div.divisor[29]
.sym 44664 picorv32.pcpi_div.dividend[0]
.sym 44665 picorv32.pcpi_mul.instr_rs2_signed
.sym 44666 $abc$60912$n5803
.sym 44670 picorv32.pcpi_div.start
.sym 44671 $abc$60912$n4954
.sym 44672 picorv32.pcpi_mul.mul_waiting
.sym 44675 picorv32.pcpi_div.dividend[2]
.sym 44676 $abc$60912$n10475
.sym 44678 picorv32.pcpi_div.divisor[17]
.sym 44679 picorv32.pcpi_div.dividend[5]
.sym 44680 picorv32.reg_op1[21]
.sym 44681 picorv32.pcpi_div.quotient_msk[29]
.sym 44683 picorv32.pcpi_div.dividend[0]
.sym 44684 $abc$60912$n10670
.sym 44686 $abc$60912$n10662
.sym 44696 picorv32.pcpi_div.dividend[10]
.sym 44697 $abc$60912$n5291
.sym 44699 picorv32.pcpi_div.dividend[11]
.sym 44700 picorv32.pcpi_div.dividend[9]
.sym 44701 picorv32.pcpi_div.divisor[11]
.sym 44704 picorv32.pcpi_div.divisor[10]
.sym 44705 picorv32.pcpi_div.divisor[9]
.sym 44706 picorv32.pcpi_div.dividend[5]
.sym 44709 $abc$60912$n5290
.sym 44710 picorv32.pcpi_div.divisor[5]
.sym 44714 picorv32.pcpi_div.divisor[6]
.sym 44716 picorv32.pcpi_div.divisor[19]
.sym 44717 picorv32.pcpi_div.dividend[6]
.sym 44718 picorv32.pcpi_div.divisor[20]
.sym 44719 $abc$60912$n4865
.sym 44726 picorv32.pcpi_div.divisor[20]
.sym 44731 picorv32.pcpi_div.dividend[11]
.sym 44732 picorv32.pcpi_div.divisor[9]
.sym 44733 picorv32.pcpi_div.dividend[9]
.sym 44734 picorv32.pcpi_div.divisor[11]
.sym 44737 picorv32.pcpi_div.divisor[6]
.sym 44743 picorv32.pcpi_div.divisor[10]
.sym 44744 picorv32.pcpi_div.divisor[5]
.sym 44745 picorv32.pcpi_div.dividend[5]
.sym 44746 picorv32.pcpi_div.dividend[10]
.sym 44749 picorv32.pcpi_div.divisor[11]
.sym 44755 picorv32.pcpi_div.divisor[10]
.sym 44761 picorv32.pcpi_div.divisor[6]
.sym 44762 $abc$60912$n5291
.sym 44763 picorv32.pcpi_div.dividend[6]
.sym 44764 $abc$60912$n5290
.sym 44767 picorv32.pcpi_div.divisor[19]
.sym 44771 $abc$60912$n4865
.sym 44772 sys_clk_$glb_clk
.sym 44773 picorv32.pcpi_div.start_$glb_sr
.sym 44774 $abc$60912$n10668
.sym 44775 $abc$60912$n10664
.sym 44776 storage_1[3][1]
.sym 44777 $abc$60912$n5287
.sym 44778 $abc$60912$n10666
.sym 44779 $abc$60912$n5297
.sym 44780 $abc$60912$n4870
.sym 44781 $abc$60912$n8565_1
.sym 44784 sram_bus_dat_w[4]
.sym 44785 picorv32.reg_op1[14]
.sym 44787 picorv32.pcpi_div.divisor[11]
.sym 44788 picorv32.pcpi_mul_rd[5]
.sym 44790 $abc$60912$n10584
.sym 44791 $abc$60912$n9181
.sym 44793 picorv32.pcpi_div.divisor[27]
.sym 44794 picorv32.pcpi_div.dividend[5]
.sym 44798 picorv32.pcpi_div.divisor[30]
.sym 44799 $abc$60912$n10666
.sym 44801 picorv32.pcpi_mul.mul_waiting
.sym 44802 $abc$60912$n10682
.sym 44803 picorv32.pcpi_div.dividend[6]
.sym 44804 picorv32.pcpi_div.divisor[20]
.sym 44805 $abc$60912$n8564
.sym 44806 $abc$60912$n5306
.sym 44807 spiflash_bus_dat_w[28]
.sym 44808 picorv32.pcpi_div.divisor[31]
.sym 44809 picorv32.pcpi_div.dividend[10]
.sym 44815 picorv32.pcpi_div.divisor[19]
.sym 44816 picorv32.pcpi_div.quotient_msk[24]
.sym 44817 picorv32.pcpi_div.dividend[19]
.sym 44818 $abc$60912$n5285
.sym 44822 picorv32.pcpi_div.dividend[11]
.sym 44823 $abc$60912$n5284_1
.sym 44824 picorv32.pcpi_div.dividend[10]
.sym 44825 $abc$60912$n5294
.sym 44826 $abc$60912$n4870
.sym 44827 picorv32.pcpi_div.divisor[10]
.sym 44830 picorv32.pcpi_div.divisor[18]
.sym 44833 picorv32.pcpi_div.divisor[5]
.sym 44835 picorv32.pcpi_div.divisor[11]
.sym 44839 picorv32.pcpi_div.dividend[5]
.sym 44840 picorv32.pcpi_div.quotient[24]
.sym 44841 picorv32.pcpi_div.quotient_msk[29]
.sym 44844 $abc$60912$n5297
.sym 44846 picorv32.pcpi_div.quotient[29]
.sym 44848 picorv32.pcpi_div.divisor[11]
.sym 44849 picorv32.pcpi_div.dividend[11]
.sym 44850 picorv32.pcpi_div.dividend[10]
.sym 44851 picorv32.pcpi_div.divisor[10]
.sym 44854 picorv32.pcpi_div.quotient_msk[24]
.sym 44857 picorv32.pcpi_div.quotient[24]
.sym 44860 picorv32.pcpi_div.divisor[19]
.sym 44869 picorv32.pcpi_div.divisor[18]
.sym 44872 picorv32.pcpi_div.divisor[5]
.sym 44873 $abc$60912$n5294
.sym 44874 $abc$60912$n5297
.sym 44875 picorv32.pcpi_div.dividend[5]
.sym 44878 $abc$60912$n5285
.sym 44879 picorv32.pcpi_div.divisor[19]
.sym 44880 $abc$60912$n5284_1
.sym 44881 picorv32.pcpi_div.dividend[19]
.sym 44887 picorv32.pcpi_div.divisor[10]
.sym 44890 picorv32.pcpi_div.quotient_msk[29]
.sym 44891 picorv32.pcpi_div.quotient[29]
.sym 44894 $abc$60912$n4870
.sym 44895 sys_clk_$glb_clk
.sym 44896 picorv32.pcpi_div.start_$glb_sr
.sym 44897 picorv32.pcpi_div.divisor[21]
.sym 44898 picorv32.pcpi_div.divisor[20]
.sym 44899 $abc$60912$n5306
.sym 44900 picorv32.pcpi_div.divisor[16]
.sym 44901 picorv32.pcpi_div.divisor[25]
.sym 44902 $abc$60912$n5304
.sym 44903 $abc$60912$n10696
.sym 44904 $abc$60912$n10712
.sym 44905 picorv32.pcpi_div.outsign
.sym 44907 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 44908 $abc$60912$n6069_1
.sym 44909 picorv32.pcpi_div.outsign
.sym 44910 $abc$60912$n4870
.sym 44911 basesoc_sram_we[3]
.sym 44913 picorv32.pcpi_div.quotient[24]
.sym 44914 picorv32.pcpi_div.dividend[18]
.sym 44915 picorv32.pcpi_div.dividend[17]
.sym 44916 $abc$60912$n10590
.sym 44918 picorv32.pcpi_div.start
.sym 44919 picorv32.pcpi_mul_rd[18]
.sym 44920 $abc$60912$n4553
.sym 44922 picorv32.pcpi_div.dividend[20]
.sym 44923 picorv32.pcpi_div_wr
.sym 44924 picorv32.pcpi_div.dividend[4]
.sym 44925 picorv32.pcpi_div.start
.sym 44928 picorv32.pcpi_div.dividend[18]
.sym 44929 $abc$60912$n4870
.sym 44930 picorv32.pcpi_div.divisor[21]
.sym 44931 $abc$60912$n4865
.sym 44932 picorv32.pcpi_div.dividend[11]
.sym 44935 $PACKER_VCC_NET_$glb_clk
.sym 44938 $abc$60912$n10668
.sym 44939 $abc$60912$n10664
.sym 44943 $PACKER_VCC_NET_$glb_clk
.sym 44944 picorv32.pcpi_div.dividend[1]
.sym 44947 picorv32.pcpi_div.dividend[2]
.sym 44948 picorv32.pcpi_div.dividend[4]
.sym 44949 $abc$60912$n10662
.sym 44950 $abc$60912$n10674
.sym 44951 picorv32.pcpi_div.dividend[5]
.sym 44954 $abc$60912$n10670
.sym 44955 picorv32.pcpi_div.dividend[0]
.sym 44956 picorv32.pcpi_div.dividend[6]
.sym 44959 $abc$60912$n10666
.sym 44961 $abc$60912$n10672
.sym 44968 picorv32.pcpi_div.dividend[3]
.sym 44972 $PACKER_VCC_NET_$glb_clk
.sym 44978 $abc$60912$n10662
.sym 44979 picorv32.pcpi_div.dividend[0]
.sym 44984 $abc$60912$n10664
.sym 44985 picorv32.pcpi_div.dividend[1]
.sym 44990 picorv32.pcpi_div.dividend[2]
.sym 44991 $abc$60912$n10666
.sym 44996 picorv32.pcpi_div.dividend[3]
.sym 44997 $abc$60912$n10668
.sym 45002 $abc$60912$n10670
.sym 45003 picorv32.pcpi_div.dividend[4]
.sym 45008 $abc$60912$n10672
.sym 45009 picorv32.pcpi_div.dividend[5]
.sym 45012 $auto$alumacc.cc:474:replace_alu$6667.C[7]
.sym 45014 picorv32.pcpi_div.dividend[6]
.sym 45015 $abc$60912$n10674
.sym 45020 $abc$60912$n8563_1
.sym 45021 picorv32.pcpi_div.dividend[8]
.sym 45022 picorv32.pcpi_div.dividend[6]
.sym 45023 $abc$60912$n8564
.sym 45024 $abc$60912$n7604
.sym 45025 $abc$60912$n10722
.sym 45026 $abc$60912$n10720
.sym 45027 picorv32.pcpi_div.dividend[13]
.sym 45030 spiflash_bus_adr[2]
.sym 45031 picorv32.reg_op1[29]
.sym 45032 picorv32.pcpi_div.dividend[3]
.sym 45033 $abc$60912$n10696
.sym 45034 picorv32.pcpi_div.dividend[25]
.sym 45035 picorv32.pcpi_div.divisor[16]
.sym 45036 $abc$60912$n4954
.sym 45037 $abc$60912$n10712
.sym 45038 $abc$60912$n8563
.sym 45043 $abc$60912$n5466
.sym 45044 $abc$60912$n10676
.sym 45045 $abc$60912$n6205
.sym 45046 picorv32.pcpi_div.divisor[16]
.sym 45047 $abc$60912$n6203
.sym 45048 $abc$60912$n5308_1
.sym 45049 picorv32.pcpi_div.dividend[27]
.sym 45051 $abc$60912$n5308_1
.sym 45052 $abc$60912$n9181
.sym 45053 picorv32.pcpi_div.dividend[24]
.sym 45054 $abc$60912$n5294
.sym 45055 spiflash_bus_dat_w[26]
.sym 45056 $auto$alumacc.cc:474:replace_alu$6667.C[7]
.sym 45061 $abc$60912$n10680
.sym 45064 picorv32.pcpi_div.dividend[9]
.sym 45066 $abc$60912$n10690
.sym 45070 $abc$60912$n10676
.sym 45071 picorv32.pcpi_div.dividend[7]
.sym 45072 picorv32.pcpi_div.dividend[12]
.sym 45073 $abc$60912$n10682
.sym 45074 picorv32.pcpi_div.dividend[14]
.sym 45078 picorv32.pcpi_div.dividend[8]
.sym 45079 picorv32.pcpi_div.dividend[10]
.sym 45084 picorv32.pcpi_div.dividend[13]
.sym 45086 $abc$60912$n10678
.sym 45087 $abc$60912$n10686
.sym 45090 $abc$60912$n10688
.sym 45091 $abc$60912$n10684
.sym 45092 picorv32.pcpi_div.dividend[11]
.sym 45095 picorv32.pcpi_div.dividend[7]
.sym 45096 $abc$60912$n10676
.sym 45101 $abc$60912$n10678
.sym 45102 picorv32.pcpi_div.dividend[8]
.sym 45107 picorv32.pcpi_div.dividend[9]
.sym 45108 $abc$60912$n10680
.sym 45113 picorv32.pcpi_div.dividend[10]
.sym 45114 $abc$60912$n10682
.sym 45119 $abc$60912$n10684
.sym 45120 picorv32.pcpi_div.dividend[11]
.sym 45125 picorv32.pcpi_div.dividend[12]
.sym 45126 $abc$60912$n10686
.sym 45131 picorv32.pcpi_div.dividend[13]
.sym 45132 $abc$60912$n10688
.sym 45135 $auto$alumacc.cc:474:replace_alu$6667.C[15]
.sym 45137 picorv32.pcpi_div.dividend[14]
.sym 45138 $abc$60912$n10690
.sym 45143 $abc$60912$n10704
.sym 45144 picorv32.pcpi_div.dividend[4]
.sym 45145 $abc$60912$n5296
.sym 45146 $abc$60912$n10694
.sym 45147 $abc$60912$n10714
.sym 45148 $abc$60912$n5303
.sym 45149 $abc$60912$n10718
.sym 45150 $abc$60912$n5309
.sym 45151 spiflash_bus_adr[8]
.sym 45152 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 45153 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 45154 $abc$60912$n7129
.sym 45155 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 45156 picorv32.pcpi_div.dividend[30]
.sym 45157 picorv32.reg_op2[16]
.sym 45158 picorv32.pcpi_div.dividend[12]
.sym 45160 picorv32.pcpi_div.dividend[13]
.sym 45161 picorv32.pcpi_mul.instr_rs2_signed
.sym 45162 picorv32.pcpi_div.dividend[26]
.sym 45163 $abc$60912$n10678
.sym 45164 picorv32.pcpi_div.dividend[29]
.sym 45165 picorv32.pcpi_div_rd[25]
.sym 45166 picorv32.pcpi_div.dividend[31]
.sym 45167 picorv32.pcpi_div.dividend[23]
.sym 45168 picorv32.pcpi_div.divisor[21]
.sym 45169 $abc$60912$n8566
.sym 45171 $abc$60912$n6209
.sym 45172 $abc$60912$n10475
.sym 45173 picorv32.reg_op1[21]
.sym 45174 spiflash_bus_dat_w[4]
.sym 45175 $abc$60912$n10720
.sym 45178 sram_bus_dat_w[1]
.sym 45179 $auto$alumacc.cc:474:replace_alu$6667.C[15]
.sym 45184 picorv32.pcpi_div.dividend[22]
.sym 45185 picorv32.pcpi_div.dividend[15]
.sym 45187 picorv32.pcpi_div.dividend[17]
.sym 45189 $abc$60912$n10700
.sym 45191 picorv32.pcpi_div.dividend[21]
.sym 45192 picorv32.pcpi_div.dividend[20]
.sym 45195 picorv32.pcpi_div.dividend[16]
.sym 45198 picorv32.pcpi_div.dividend[18]
.sym 45199 picorv32.pcpi_div.dividend[19]
.sym 45200 $abc$60912$n10704
.sym 45201 $abc$60912$n10706
.sym 45202 $abc$60912$n10692
.sym 45203 $abc$60912$n10694
.sym 45209 $abc$60912$n10698
.sym 45213 $abc$60912$n10702
.sym 45215 $abc$60912$n10696
.sym 45218 picorv32.pcpi_div.dividend[15]
.sym 45219 $abc$60912$n10692
.sym 45224 picorv32.pcpi_div.dividend[16]
.sym 45225 $abc$60912$n10694
.sym 45230 picorv32.pcpi_div.dividend[17]
.sym 45231 $abc$60912$n10696
.sym 45236 $abc$60912$n10698
.sym 45237 picorv32.pcpi_div.dividend[18]
.sym 45242 $abc$60912$n10700
.sym 45243 picorv32.pcpi_div.dividend[19]
.sym 45248 $abc$60912$n10702
.sym 45249 picorv32.pcpi_div.dividend[20]
.sym 45254 picorv32.pcpi_div.dividend[21]
.sym 45255 $abc$60912$n10704
.sym 45258 $auto$alumacc.cc:474:replace_alu$6667.C[23]
.sym 45260 picorv32.pcpi_div.dividend[22]
.sym 45261 $abc$60912$n10706
.sym 45266 $abc$60912$n6209
.sym 45267 $abc$60912$n6203
.sym 45268 picorv32.pcpi_div.dividend[27]
.sym 45269 $abc$60912$n10625
.sym 45270 picorv32.pcpi_div.dividend[24]
.sym 45271 $abc$60912$n10626
.sym 45272 picorv32.pcpi_div.dividend[23]
.sym 45274 picorv32.reg_op1[23]
.sym 45275 $abc$60912$n10698
.sym 45276 picorv32.reg_op1[7]
.sym 45277 picorv32.reg_op1[23]
.sym 45278 picorv32.pcpi_div.dividend[22]
.sym 45279 picorv32.pcpi_div.dividend[15]
.sym 45282 picorv32.pcpi_mul_rd[30]
.sym 45283 picorv32.pcpi_div.dividend[16]
.sym 45284 picorv32.pcpi_div.start
.sym 45285 spiflash_bus_dat_w[25]
.sym 45286 picorv32.cpuregs_rs1[23]
.sym 45287 picorv32.pcpi_div.dividend[21]
.sym 45288 $abc$60912$n10692
.sym 45289 picorv32.pcpi_div.divisor[28]
.sym 45290 $abc$60912$n4911
.sym 45291 $abc$60912$n4914
.sym 45293 $abc$60912$n4916
.sym 45294 picorv32.pcpi_mul.mul_waiting
.sym 45295 $abc$60912$n4928
.sym 45298 $abc$60912$n5306
.sym 45299 $abc$60912$n5307_1
.sym 45300 picorv32.pcpi_div.divisor[31]
.sym 45301 $abc$60912$n8787
.sym 45302 $auto$alumacc.cc:474:replace_alu$6667.C[23]
.sym 45309 picorv32.pcpi_div.dividend[28]
.sym 45310 picorv32.pcpi_div.dividend[30]
.sym 45311 $abc$60912$n10714
.sym 45315 picorv32.pcpi_div.dividend[26]
.sym 45318 picorv32.pcpi_div.dividend[25]
.sym 45319 $abc$60912$n10712
.sym 45320 picorv32.pcpi_div.dividend[29]
.sym 45321 $abc$60912$n10708
.sym 45325 picorv32.pcpi_div.dividend[27]
.sym 45327 picorv32.pcpi_div.dividend[24]
.sym 45329 picorv32.pcpi_div.dividend[23]
.sym 45331 $abc$60912$n10718
.sym 45333 $abc$60912$n10716
.sym 45334 $abc$60912$n10722
.sym 45335 $abc$60912$n10720
.sym 45337 $abc$60912$n10710
.sym 45341 $abc$60912$n10708
.sym 45342 picorv32.pcpi_div.dividend[23]
.sym 45347 picorv32.pcpi_div.dividend[24]
.sym 45348 $abc$60912$n10710
.sym 45353 $abc$60912$n10712
.sym 45354 picorv32.pcpi_div.dividend[25]
.sym 45359 $abc$60912$n10714
.sym 45360 picorv32.pcpi_div.dividend[26]
.sym 45365 $abc$60912$n10716
.sym 45366 picorv32.pcpi_div.dividend[27]
.sym 45371 picorv32.pcpi_div.dividend[28]
.sym 45372 $abc$60912$n10718
.sym 45377 $abc$60912$n10720
.sym 45378 picorv32.pcpi_div.dividend[29]
.sym 45381 $auto$alumacc.cc:474:replace_alu$6667.C[31]
.sym 45383 $abc$60912$n10722
.sym 45384 picorv32.pcpi_div.dividend[30]
.sym 45389 storage[7][5]
.sym 45390 picorv32.reg_op1[7]
.sym 45391 storage[7][3]
.sym 45392 $abc$60912$n4922
.sym 45393 $abc$60912$n6243
.sym 45394 $abc$60912$n4621
.sym 45395 $abc$60912$n5305
.sym 45396 $abc$60912$n10724
.sym 45397 spiflash_bus_adr[7]
.sym 45398 $abc$60912$n10626
.sym 45399 sram_bus_dat_w[5]
.sym 45400 spiflash_bus_adr[7]
.sym 45401 $abc$60912$n6100_1
.sym 45402 picorv32.pcpi_div.start
.sym 45404 picorv32.pcpi_div.dividend[30]
.sym 45405 picorv32.reg_op1[27]
.sym 45406 picorv32.pcpi_div.dividend[25]
.sym 45408 picorv32.pcpi_div.dividend[29]
.sym 45409 $abc$60912$n4870
.sym 45410 picorv32.pcpi_div.dividend[31]
.sym 45411 $abc$60912$n10716
.sym 45412 picorv32.pcpi_div.dividend[27]
.sym 45413 $abc$60912$n4913
.sym 45415 spiflash_bus_adr[1]
.sym 45416 $abc$60912$n4865
.sym 45417 $abc$60912$n6245
.sym 45418 picorv32.pcpi_div.divisor[52]
.sym 45422 picorv32.mem_wordsize[0]
.sym 45424 $abc$60912$n5296
.sym 45425 $auto$alumacc.cc:474:replace_alu$6667.C[31]
.sym 45430 $abc$60912$n4920
.sym 45446 $abc$60912$n4925
.sym 45448 $abc$60912$n4926
.sym 45450 picorv32.pcpi_div.dividend[31]
.sym 45451 $abc$60912$n4919
.sym 45453 $abc$60912$n10724
.sym 45455 $abc$60912$n4928
.sym 45457 $abc$60912$n4922
.sym 45460 $abc$60912$n4923
.sym 45464 $abc$60912$n10724
.sym 45465 picorv32.pcpi_div.dividend[31]
.sym 45470 $abc$60912$n4928
.sym 45477 $abc$60912$n4926
.sym 45482 $abc$60912$n4925
.sym 45488 $abc$60912$n4923
.sym 45494 $abc$60912$n4922
.sym 45501 $abc$60912$n4920
.sym 45504 $auto$alumacc.cc:474:replace_alu$6667.C[39]
.sym 45507 $abc$60912$n4919
.sym 45512 $abc$60912$n4925
.sym 45513 $abc$60912$n8788_1
.sym 45514 $abc$60912$n4926
.sym 45515 picorv32.pcpi_mul.rs1[13]
.sym 45516 $abc$60912$n5307_1
.sym 45517 picorv32.pcpi_mul.rs1[3]
.sym 45518 $abc$60912$n7795_1
.sym 45519 $abc$60912$n8827_1
.sym 45521 $abc$60912$n4922_1
.sym 45522 picorv32.reg_op2[16]
.sym 45523 picorv32.reg_op2[9]
.sym 45524 $abc$60912$n4667
.sym 45526 $abc$60912$n6197
.sym 45527 $abc$60912$n4837
.sym 45528 $abc$60912$n6622_1
.sym 45530 picorv32.reg_op1[29]
.sym 45531 $abc$60912$n6197
.sym 45533 picorv32.reg_op1[7]
.sym 45534 spiflash_bus_adr[2]
.sym 45535 $abc$60912$n2699
.sym 45536 picorv32.pcpi_div.divisor[50]
.sym 45537 $abc$60912$n4919
.sym 45538 $abc$60912$n5294
.sym 45539 $abc$60912$n5137
.sym 45540 $abc$60912$n9181
.sym 45541 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 45542 $abc$60912$n4621
.sym 45543 $abc$60912$n11015
.sym 45544 storage[6][1]
.sym 45545 $abc$60912$n5308_1
.sym 45546 spiflash_bus_dat_w[28]
.sym 45547 $abc$60912$n5308_1
.sym 45548 $auto$alumacc.cc:474:replace_alu$6667.C[39]
.sym 45561 $abc$60912$n4914
.sym 45562 $abc$60912$n4911
.sym 45563 $abc$60912$n4916
.sym 45573 $abc$60912$n4913
.sym 45576 $abc$60912$n4908
.sym 45577 $abc$60912$n4907
.sym 45579 $abc$60912$n4910
.sym 45584 $abc$60912$n4917
.sym 45588 $abc$60912$n4917
.sym 45594 $abc$60912$n4916
.sym 45599 $abc$60912$n4914
.sym 45605 $abc$60912$n4913
.sym 45612 $abc$60912$n4911
.sym 45618 $abc$60912$n4910
.sym 45623 $abc$60912$n4908
.sym 45627 $auto$alumacc.cc:474:replace_alu$6667.C[47]
.sym 45630 $abc$60912$n4907
.sym 45635 picorv32.pcpi_div.divisor[51]
.sym 45636 $abc$60912$n4901
.sym 45637 picorv32.pcpi_div.divisor[52]
.sym 45638 $abc$60912$n4902
.sym 45639 $abc$60912$n4899
.sym 45640 picorv32.pcpi_div.divisor[49]
.sym 45641 picorv32.pcpi_div.divisor[50]
.sym 45642 $abc$60912$n5294
.sym 45643 picorv32.reg_op1[15]
.sym 45644 picorv32.reg_op1[24]
.sym 45645 picorv32.reg_op1[24]
.sym 45646 csrbank1_scratch1_w[0]
.sym 45647 picorv32.reg_op1[24]
.sym 45648 $abc$60912$n7795_1
.sym 45649 sram_bus_dat_w[2]
.sym 45650 picorv32.reg_op1[7]
.sym 45651 storage[7][4]
.sym 45652 spiflash_bus_dat_w[24]
.sym 45658 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 45659 $abc$60912$n10475
.sym 45660 picorv32.pcpi_div.divisor[58]
.sym 45661 picorv32.pcpi_mul.rs1[13]
.sym 45662 picorv32.pcpi_div.divisor[49]
.sym 45663 $abc$60912$n4892
.sym 45664 picorv32.pcpi_div.start
.sym 45665 picorv32.pcpi_mul.rs1[14]
.sym 45666 sram_bus_dat_w[1]
.sym 45667 picorv32.reg_op1[12]
.sym 45668 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 45669 $abc$60912$n6298
.sym 45670 $abc$60912$n4917
.sym 45671 $auto$alumacc.cc:474:replace_alu$6667.C[47]
.sym 45677 $abc$60912$n4898
.sym 45678 $abc$60912$n4896
.sym 45693 $abc$60912$n4901
.sym 45695 $abc$60912$n4905
.sym 45696 $abc$60912$n4899
.sym 45699 $abc$60912$n4895
.sym 45703 $abc$60912$n4902
.sym 45706 $abc$60912$n4904
.sym 45710 $abc$60912$n4905
.sym 45717 $abc$60912$n4904
.sym 45723 $abc$60912$n4902
.sym 45729 $abc$60912$n4901
.sym 45735 $abc$60912$n4899
.sym 45741 $abc$60912$n4898
.sym 45747 $abc$60912$n4896
.sym 45750 $auto$alumacc.cc:474:replace_alu$6667.C[55]
.sym 45753 $abc$60912$n4895
.sym 45758 $abc$60912$n4919
.sym 45759 $abc$60912$n5279_1
.sym 45760 $abc$60912$n4893
.sym 45761 $abc$60912$n4889
.sym 45762 storage[15][3]
.sym 45763 $abc$60912$n5308_1
.sym 45764 $abc$60912$n4904
.sym 45765 $abc$60912$n4895
.sym 45766 picorv32.reg_op1[22]
.sym 45768 picorv32.reg_op2[23]
.sym 45769 $abc$60912$n5081
.sym 45770 picorv32.pcpi_div.start
.sym 45771 $abc$60912$n6262
.sym 45772 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 45773 $abc$60912$n4652
.sym 45775 $abc$60912$n6197
.sym 45777 $abc$60912$n2701
.sym 45778 $abc$60912$n4478
.sym 45780 csrbank3_load1_w[4]
.sym 45781 picorv32.pcpi_div.divisor[52]
.sym 45782 $abc$60912$n4928
.sym 45784 picorv32.pcpi_div.divisor[31]
.sym 45785 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 45786 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 45787 $abc$60912$n4914
.sym 45788 picorv32.pcpi_div.divisor[59]
.sym 45789 $abc$60912$n4916
.sym 45790 picorv32.reg_op2[8]
.sym 45791 $abc$60912$n6320_1
.sym 45792 $abc$60912$n8982
.sym 45793 $abc$60912$n4911
.sym 45794 $auto$alumacc.cc:474:replace_alu$6667.C[55]
.sym 45806 $abc$60912$n4887
.sym 45809 $abc$60912$n4883
.sym 45812 $abc$60912$n4890
.sym 45815 $abc$60912$n4884
.sym 45818 $abc$60912$n4889
.sym 45823 $abc$60912$n4892
.sym 45825 $abc$60912$n4893
.sym 45827 $abc$60912$n4886
.sym 45833 $abc$60912$n4893
.sym 45840 $abc$60912$n4892
.sym 45846 $abc$60912$n4890
.sym 45852 $abc$60912$n4889
.sym 45857 $abc$60912$n4887
.sym 45864 $abc$60912$n4886
.sym 45870 $abc$60912$n4884
.sym 45873 $nextpnr_ICESTORM_LC_84$I3
.sym 45876 $abc$60912$n4883
.sym 45881 picorv32.pcpi_div.divisor[58]
.sym 45882 $abc$60912$n8817
.sym 45883 picorv32.pcpi_div.divisor[47]
.sym 45884 picorv32.pcpi_div.divisor[48]
.sym 45885 picorv32.pcpi_div.divisor[57]
.sym 45886 $abc$60912$n4917
.sym 45887 $abc$60912$n4928
.sym 45888 picorv32.pcpi_div.divisor[31]
.sym 45889 spiflash_miso
.sym 45890 picorv32.mem_wordsize[0]
.sym 45891 picorv32.mem_wordsize[0]
.sym 45892 spiflash_miso
.sym 45893 picorv32.mem_wordsize[0]
.sym 45894 $abc$60912$n2702
.sym 45896 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 45898 picorv32.pcpi_div.start
.sym 45899 sram_bus_dat_w[0]
.sym 45900 slave_sel_r[0]
.sym 45901 basesoc_sram_we[3]
.sym 45902 $abc$60912$n11020
.sym 45903 picorv32.pcpi_div.start
.sym 45905 $abc$60912$n4913
.sym 45906 spiflash_bus_adr[1]
.sym 45907 sram_bus_dat_w[1]
.sym 45909 picorv32.reg_op1[27]
.sym 45910 picorv32.reg_op2[26]
.sym 45912 $abc$60912$n6302
.sym 45913 $abc$60912$n6316
.sym 45914 spiflash_bus_adr[1]
.sym 45915 picorv32.mem_wordsize[0]
.sym 45916 $abc$60912$n6294
.sym 45917 $nextpnr_ICESTORM_LC_84$I3
.sym 45923 picorv32.pcpi_div.divisor[45]
.sym 45925 picorv32.pcpi_div.divisor[59]
.sym 45927 picorv32.pcpi_div.divisor[57]
.sym 45933 picorv32.pcpi_mul.rs1[13]
.sym 45936 picorv32.pcpi_mul.rs1[12]
.sym 45937 picorv32.pcpi_mul.mul_waiting
.sym 45939 picorv32.reg_op1[12]
.sym 45941 picorv32.reg_op1[11]
.sym 45942 picorv32.reg_op1[14]
.sym 45946 picorv32.pcpi_mul.rs1[3]
.sym 45947 picorv32.reg_op1[2]
.sym 45950 picorv32.pcpi_mul.rs1[15]
.sym 45958 $nextpnr_ICESTORM_LC_84$I3
.sym 45961 picorv32.pcpi_div.divisor[45]
.sym 45967 picorv32.pcpi_mul.mul_waiting
.sym 45969 picorv32.reg_op1[2]
.sym 45970 picorv32.pcpi_mul.rs1[3]
.sym 45974 picorv32.reg_op1[14]
.sym 45975 picorv32.pcpi_mul.rs1[15]
.sym 45976 picorv32.pcpi_mul.mul_waiting
.sym 45979 picorv32.pcpi_mul.mul_waiting
.sym 45980 picorv32.pcpi_mul.rs1[12]
.sym 45982 picorv32.reg_op1[11]
.sym 45987 picorv32.pcpi_div.divisor[57]
.sym 45991 picorv32.pcpi_mul.rs1[13]
.sym 45992 picorv32.reg_op1[12]
.sym 45993 picorv32.pcpi_mul.mul_waiting
.sym 45999 picorv32.pcpi_div.divisor[59]
.sym 46001 $abc$60912$n765_$glb_ce
.sym 46002 sys_clk_$glb_clk
.sym 46004 spiflash_bus_dat_w[28]
.sym 46005 $abc$60912$n6607_1
.sym 46006 $abc$60912$n4914
.sym 46007 $abc$60912$n4916
.sym 46008 spiflash_bus_dat_w[26]
.sym 46009 $abc$60912$n4911
.sym 46010 $abc$60912$n4913
.sym 46011 $abc$60912$n5299
.sym 46013 $abc$60912$n7977_1
.sym 46014 $abc$60912$n7977_1
.sym 46015 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 46016 $abc$60912$n4783
.sym 46017 picorv32.reg_op2[0]
.sym 46018 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 46019 $abc$60912$n8985
.sym 46020 spiflash_bus_adr[2]
.sym 46021 $abc$60912$n6622_1
.sym 46022 picorv32.reg_op2[30]
.sym 46023 storage[9][4]
.sym 46024 picorv32.reg_op2[5]
.sym 46025 $abc$60912$n8817
.sym 46026 $abc$60912$n4667
.sym 46028 picorv32.reg_op2[28]
.sym 46029 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 46030 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46031 sram_bus_dat_w[2]
.sym 46032 picorv32.reg_op1[30]
.sym 46033 $abc$60912$n6296
.sym 46034 picorv32.reg_op2[8]
.sym 46035 sram_bus_dat_w[2]
.sym 46036 spiflash_bus_dat_w[14]
.sym 46037 spiflash_bus_dat_w[28]
.sym 46038 storage[13][3]
.sym 46039 $abc$60912$n6290
.sym 46045 $abc$60912$n6292
.sym 46046 $abc$60912$n6290
.sym 46047 $abc$60912$n4865
.sym 46053 picorv32.pcpi_div.divisor[61]
.sym 46054 $abc$60912$n6318
.sym 46055 picorv32.pcpi_div.divisor[47]
.sym 46057 picorv32.pcpi_div.divisor[57]
.sym 46060 $abc$60912$n6288
.sym 46061 $abc$60912$n6320_1
.sym 46067 picorv32.pcpi_div.start
.sym 46070 picorv32.pcpi_div.divisor[45]
.sym 46074 picorv32.pcpi_div.divisor[46]
.sym 46075 picorv32.pcpi_div.start
.sym 46076 picorv32.pcpi_div.divisor[60]
.sym 46081 picorv32.pcpi_div.divisor[61]
.sym 46085 picorv32.pcpi_div.divisor[46]
.sym 46086 $abc$60912$n6290
.sym 46087 picorv32.pcpi_div.start
.sym 46090 picorv32.pcpi_div.divisor[60]
.sym 46091 picorv32.pcpi_div.divisor[57]
.sym 46092 picorv32.pcpi_div.divisor[45]
.sym 46093 picorv32.pcpi_div.divisor[61]
.sym 46097 $abc$60912$n6318
.sym 46098 picorv32.pcpi_div.start
.sym 46099 picorv32.pcpi_div.divisor[60]
.sym 46102 picorv32.pcpi_div.divisor[45]
.sym 46103 picorv32.pcpi_div.start
.sym 46104 $abc$60912$n6288
.sym 46109 $abc$60912$n6292
.sym 46110 picorv32.pcpi_div.divisor[47]
.sym 46111 picorv32.pcpi_div.start
.sym 46114 picorv32.pcpi_div.divisor[60]
.sym 46120 picorv32.pcpi_div.divisor[61]
.sym 46121 $abc$60912$n6320_1
.sym 46122 picorv32.pcpi_div.start
.sym 46124 $abc$60912$n4865
.sym 46125 sys_clk_$glb_clk
.sym 46127 spiflash_bus_dat_w[4]
.sym 46128 sram_bus_dat_w[3]
.sym 46129 spiflash_bus_dat_w[14]
.sym 46130 $abc$60912$n6302
.sym 46131 spiflash_bus_dat_w[8]
.sym 46132 spiflash_bus_dat_w[13]
.sym 46133 $abc$60912$n5942
.sym 46134 spiflash_bus_dat_w[9]
.sym 46135 $abc$60912$n5560
.sym 46136 picorv32.instr_sub
.sym 46137 picorv32.instr_sub
.sym 46138 $abc$60912$n5560
.sym 46139 picorv32.alu_out_q[23]
.sym 46140 $abc$60912$n6318
.sym 46141 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 46142 picorv32.pcpi_div.start
.sym 46143 picorv32.reg_op2[10]
.sym 46144 $abc$60912$n5299
.sym 46145 picorv32.reg_op2[24]
.sym 46146 $abc$60912$n4774_1
.sym 46148 $abc$60912$n6262
.sym 46149 picorv32.pcpi_div.divisor[61]
.sym 46151 $abc$60912$n6262
.sym 46152 picorv32.reg_op2[20]
.sym 46154 spiflash_bus_dat_w[13]
.sym 46155 picorv32.reg_op1[25]
.sym 46156 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46157 $abc$60912$n11049
.sym 46158 picorv32.reg_op2[19]
.sym 46159 sram_bus_dat_w[1]
.sym 46160 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46161 $abc$60912$n7784_1
.sym 46162 $abc$60912$n11009
.sym 46169 picorv32.pcpi_mul.rs1[28]
.sym 46173 picorv32.reg_op1[25]
.sym 46174 picorv32.pcpi_mul.rs1[31]
.sym 46175 picorv32.reg_op1[28]
.sym 46179 picorv32.pcpi_mul.rs1[26]
.sym 46180 picorv32.pcpi_mul.rs1[27]
.sym 46181 picorv32.reg_op1[27]
.sym 46183 picorv32.pcpi_mul.rs1[29]
.sym 46189 picorv32.pcpi_mul.rs1[30]
.sym 46190 picorv32.pcpi_mul.rs1[25]
.sym 46191 picorv32.reg_op1[10]
.sym 46192 picorv32.reg_op1[30]
.sym 46194 picorv32.reg_op1[26]
.sym 46195 picorv32.pcpi_mul.rs1[11]
.sym 46196 picorv32.reg_op1[29]
.sym 46198 picorv32.reg_op1[24]
.sym 46199 picorv32.pcpi_mul.mul_waiting
.sym 46201 picorv32.pcpi_mul.rs1[11]
.sym 46202 picorv32.reg_op1[10]
.sym 46203 picorv32.pcpi_mul.mul_waiting
.sym 46208 picorv32.pcpi_mul.rs1[29]
.sym 46209 picorv32.reg_op1[28]
.sym 46210 picorv32.pcpi_mul.mul_waiting
.sym 46213 picorv32.pcpi_mul.rs1[25]
.sym 46214 picorv32.reg_op1[24]
.sym 46215 picorv32.pcpi_mul.mul_waiting
.sym 46219 picorv32.reg_op1[26]
.sym 46220 picorv32.pcpi_mul.mul_waiting
.sym 46221 picorv32.pcpi_mul.rs1[27]
.sym 46225 picorv32.pcpi_mul.mul_waiting
.sym 46226 picorv32.pcpi_mul.rs1[28]
.sym 46227 picorv32.reg_op1[27]
.sym 46232 picorv32.pcpi_mul.rs1[31]
.sym 46233 picorv32.reg_op1[30]
.sym 46234 picorv32.pcpi_mul.mul_waiting
.sym 46237 picorv32.pcpi_mul.mul_waiting
.sym 46238 picorv32.reg_op1[25]
.sym 46239 picorv32.pcpi_mul.rs1[26]
.sym 46243 picorv32.reg_op1[29]
.sym 46245 picorv32.pcpi_mul.rs1[30]
.sym 46246 picorv32.pcpi_mul.mul_waiting
.sym 46247 $abc$60912$n765_$glb_ce
.sym 46248 sys_clk_$glb_clk
.sym 46250 picorv32.reg_op2[18]
.sym 46251 $abc$60912$n7828_1
.sym 46252 $abc$60912$n5461
.sym 46253 $abc$60912$n7832_1
.sym 46254 storage[7][0]
.sym 46255 storage[7][7]
.sym 46256 picorv32.reg_op2[19]
.sym 46257 $abc$60912$n7951_1
.sym 46258 $abc$60912$n6135_1
.sym 46259 sram_bus_dat_w[4]
.sym 46260 sram_bus_dat_w[4]
.sym 46261 picorv32.reg_op1[14]
.sym 46262 $abc$60912$n6292
.sym 46264 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46266 $abc$60912$n5139_1
.sym 46267 picorv32.reg_op2[3]
.sym 46269 sram_bus_dat_w[3]
.sym 46270 $abc$60912$n4478
.sym 46271 $abc$60912$n4734
.sym 46272 picorv32.reg_op2[0]
.sym 46273 picorv32.reg_op2[24]
.sym 46274 $abc$60912$n11008
.sym 46275 spiflash_bitbang_storage_full[1]
.sym 46276 $abc$60912$n8982
.sym 46277 picorv32.reg_op2[6]
.sym 46278 $abc$60912$n8882_1
.sym 46281 $abc$60912$n8983
.sym 46282 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46283 picorv32.reg_op2[14]
.sym 46284 csrbank1_scratch1_w[5]
.sym 46285 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 46291 $abc$60912$n5455
.sym 46292 sram_bus_dat_w[3]
.sym 46293 picorv32.reg_op2[0]
.sym 46294 $abc$60912$n5456
.sym 46295 picorv32.reg_op2[11]
.sym 46296 picorv32.reg_op2[5]
.sym 46297 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46298 picorv32.reg_op2[10]
.sym 46299 storage[9][4]
.sym 46300 sram_bus_dat_w[4]
.sym 46301 picorv32.reg_op2[6]
.sym 46302 $abc$60912$n11030
.sym 46303 $abc$60912$n5458
.sym 46304 picorv32.reg_op2[18]
.sym 46306 picorv32.reg_op2[8]
.sym 46307 sram_bus_dat_w[0]
.sym 46308 storage[13][4]
.sym 46309 picorv32.reg_op2[16]
.sym 46310 picorv32.reg_op2[9]
.sym 46315 picorv32.reg_op2[17]
.sym 46316 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46318 picorv32.reg_op2[7]
.sym 46321 picorv32.reg_op2[19]
.sym 46322 $abc$60912$n5457
.sym 46324 sram_bus_dat_w[0]
.sym 46333 sram_bus_dat_w[4]
.sym 46336 $abc$60912$n5455
.sym 46337 $abc$60912$n5458
.sym 46338 $abc$60912$n5457
.sym 46339 $abc$60912$n5456
.sym 46342 picorv32.reg_op2[19]
.sym 46343 picorv32.reg_op2[18]
.sym 46344 picorv32.reg_op2[17]
.sym 46345 picorv32.reg_op2[16]
.sym 46348 picorv32.reg_op2[11]
.sym 46349 picorv32.reg_op2[9]
.sym 46350 picorv32.reg_op2[8]
.sym 46351 picorv32.reg_op2[10]
.sym 46354 sram_bus_dat_w[3]
.sym 46360 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46361 storage[9][4]
.sym 46362 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46363 storage[13][4]
.sym 46366 picorv32.reg_op2[6]
.sym 46367 picorv32.reg_op2[7]
.sym 46368 picorv32.reg_op2[5]
.sym 46369 picorv32.reg_op2[0]
.sym 46370 $abc$60912$n11030
.sym 46371 sys_clk_$glb_clk
.sym 46373 $abc$60912$n6098_1
.sym 46374 $abc$60912$n8871_1
.sym 46375 storage[4][1]
.sym 46376 $abc$60912$n8792
.sym 46377 $abc$60912$n7934
.sym 46378 storage[4][7]
.sym 46379 $abc$60912$n8801
.sym 46380 $abc$60912$n8789
.sym 46381 $abc$60912$n6069_1
.sym 46383 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 46384 $abc$60912$n8016
.sym 46385 slave_sel_r[2]
.sym 46386 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 46387 csrbank4_txfull_w
.sym 46388 picorv32.reg_op2[20]
.sym 46389 picorv32.reg_op2[0]
.sym 46390 storage[2][7]
.sym 46391 storage[6][3]
.sym 46392 picorv32.reg_op2[18]
.sym 46393 $abc$60912$n11015
.sym 46394 $abc$60912$n8852_1
.sym 46396 $abc$60912$n4734_1
.sym 46397 $abc$60912$n6316
.sym 46398 spiflash_bus_adr[1]
.sym 46399 sram_bus_dat_w[1]
.sym 46400 $abc$60912$n8989
.sym 46401 picorv32.reg_op2[17]
.sym 46402 picorv32.reg_op2[27]
.sym 46403 $abc$60912$n6294
.sym 46404 $abc$60912$n8990
.sym 46405 spiflash_bus_adr[1]
.sym 46406 $abc$60912$n8823
.sym 46407 $abc$60912$n7951_1
.sym 46408 $abc$60912$n7789_1
.sym 46414 storage[4][4]
.sym 46415 sram_bus_dat_w[3]
.sym 46417 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46418 sram_bus_dat_w[2]
.sym 46420 storage[4][3]
.sym 46422 $abc$60912$n8824_1
.sym 46423 $abc$60912$n8815_1
.sym 46424 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 46425 $abc$60912$n10996
.sym 46426 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46431 sram_bus_dat_w[1]
.sym 46432 $abc$60912$n7789_1
.sym 46434 $abc$60912$n7791
.sym 46435 sram_bus_dat_w[4]
.sym 46436 storage[0][4]
.sym 46437 storage[0][3]
.sym 46439 $abc$60912$n7790_1
.sym 46440 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46442 $abc$60912$n7785
.sym 46443 $abc$60912$n4532
.sym 46447 $abc$60912$n8815_1
.sym 46448 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46449 storage[4][3]
.sym 46450 storage[0][3]
.sym 46453 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46454 storage[4][4]
.sym 46455 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46456 storage[0][4]
.sym 46461 sram_bus_dat_w[2]
.sym 46465 sram_bus_dat_w[1]
.sym 46471 $abc$60912$n7790_1
.sym 46472 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 46473 $abc$60912$n7789_1
.sym 46474 $abc$60912$n8824_1
.sym 46477 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46478 $abc$60912$n4532
.sym 46479 $abc$60912$n7785
.sym 46480 $abc$60912$n7791
.sym 46484 sram_bus_dat_w[4]
.sym 46489 sram_bus_dat_w[3]
.sym 46493 $abc$60912$n10996
.sym 46494 sys_clk_$glb_clk
.sym 46496 $abc$60912$n6290
.sym 46497 $abc$60912$n6314
.sym 46498 $abc$60912$n8883_1
.sym 46499 $abc$60912$n4702
.sym 46500 spiflash_miso1
.sym 46501 spiflash_bitbang_en_storage_full
.sym 46502 $abc$60912$n6316
.sym 46503 $abc$60912$n8021
.sym 46504 $abc$60912$n4713
.sym 46505 spiflash_bus_adr[2]
.sym 46506 spiflash_bus_adr[2]
.sym 46507 picorv32.reg_op1[29]
.sym 46508 picorv32.reg_op2[29]
.sym 46509 $abc$60912$n5139_1
.sym 46510 $abc$60912$n4667
.sym 46511 $abc$60912$n10996
.sym 46512 picorv32.reg_op2[12]
.sym 46513 $abc$60912$n4714
.sym 46514 $abc$60912$n11030
.sym 46515 picorv32.reg_op2[0]
.sym 46516 $abc$60912$n4684
.sym 46517 picorv32.reg_op2[2]
.sym 46518 slave_sel_r[0]
.sym 46519 $abc$60912$n6099_1
.sym 46520 $abc$60912$n6296
.sym 46521 $abc$60912$n11033
.sym 46522 picorv32.reg_op2[31]
.sym 46523 sram_bus_dat_w[2]
.sym 46524 $abc$60912$n4475
.sym 46525 $abc$60912$n5461
.sym 46526 $abc$60912$n4498
.sym 46527 spiflash_i
.sym 46528 slave_sel_r[2]
.sym 46529 $abc$60912$n4532
.sym 46530 $abc$60912$n6106_1
.sym 46531 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46537 spiflash_bitbang_en_storage_full
.sym 46539 $abc$60912$n4494
.sym 46540 storage[12][4]
.sym 46541 $abc$60912$n8020_1
.sym 46544 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46545 spiflash_bitbang_storage_full[1]
.sym 46546 $abc$60912$n8891_1
.sym 46548 $abc$60912$n4475
.sym 46549 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 46553 spiflash_clk1
.sym 46555 picorv32.reg_op2[2]
.sym 46557 storage[8][4]
.sym 46558 sram_bus_dat_w[5]
.sym 46560 $abc$60912$n8021
.sym 46561 sram_bus_dat_w[0]
.sym 46565 $abc$60912$n5139_1
.sym 46566 $abc$60912$n8823
.sym 46570 storage[8][4]
.sym 46571 storage[12][4]
.sym 46572 $abc$60912$n8823
.sym 46573 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46579 picorv32.reg_op2[2]
.sym 46582 $abc$60912$n8891_1
.sym 46583 $abc$60912$n8021
.sym 46584 $abc$60912$n8020_1
.sym 46585 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 46588 $abc$60912$n5139_1
.sym 46597 sram_bus_dat_w[0]
.sym 46600 sram_bus_dat_w[5]
.sym 46606 $abc$60912$n4475
.sym 46613 spiflash_bitbang_en_storage_full
.sym 46614 spiflash_bitbang_storage_full[1]
.sym 46615 spiflash_clk1
.sym 46616 $abc$60912$n4494
.sym 46617 sys_clk_$glb_clk
.sym 46618 sys_rst_$glb_sr
.sym 46619 $abc$60912$n8813
.sym 46620 $abc$60912$n6294
.sym 46621 $abc$60912$n5206
.sym 46622 $abc$60912$n94
.sym 46623 $abc$60912$n6729_1
.sym 46624 $abc$60912$n8674_1
.sym 46625 $abc$60912$n6296
.sym 46626 $abc$60912$n8828
.sym 46627 $abc$60912$n7129
.sym 46628 spiflash_bitbang_en_storage_full
.sym 46629 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 46631 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 46632 $abc$60912$n8977
.sym 46633 $abc$60912$n6262
.sym 46634 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 46635 picorv32.reg_op2[2]
.sym 46636 $abc$60912$n6804_1
.sym 46638 picorv32.reg_op2[25]
.sym 46639 csrbank3_ev_enable0_w
.sym 46640 $abc$60912$n7257
.sym 46641 picorv32.reg_op1[23]
.sym 46642 storage_1[6][7]
.sym 46643 storage[8][4]
.sym 46644 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46645 $abc$60912$n11049
.sym 46647 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46648 storage_1[2][2]
.sym 46649 $abc$60912$n11030
.sym 46650 storage[15][1]
.sym 46651 sram_bus_dat_w[1]
.sym 46653 $abc$60912$n7784_1
.sym 46654 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 46662 $abc$60912$n4658
.sym 46669 picorv32.reg_op2[0]
.sym 46671 sram_bus_dat_w[1]
.sym 46673 sram_bus_dat_w[0]
.sym 46677 sram_bus_dat_w[4]
.sym 46678 sram_bus_dat_w[5]
.sym 46681 picorv32.reg_op2[16]
.sym 46683 sram_bus_dat_w[2]
.sym 46686 sram_bus_dat_w[7]
.sym 46695 sram_bus_dat_w[5]
.sym 46699 picorv32.reg_op2[16]
.sym 46706 sram_bus_dat_w[4]
.sym 46712 picorv32.reg_op2[0]
.sym 46717 sram_bus_dat_w[0]
.sym 46726 sram_bus_dat_w[1]
.sym 46730 sram_bus_dat_w[2]
.sym 46737 sram_bus_dat_w[7]
.sym 46739 $abc$60912$n4658
.sym 46740 sys_clk_$glb_clk
.sym 46741 sys_rst_$glb_sr
.sym 46742 $abc$60912$n6769
.sym 46743 $abc$60912$n8805
.sym 46744 $abc$60912$n6723_1
.sym 46745 storage[13][2]
.sym 46746 $abc$60912$n6686_1
.sym 46747 $abc$60912$n8673_1
.sym 46748 $abc$60912$n6108_1
.sym 46749 $abc$60912$n6109_1
.sym 46750 $abc$60912$n8812_1
.sym 46751 picorv32.reg_op1[7]
.sym 46753 picorv32.reg_op1[23]
.sym 46754 picorv32.reg_op1[7]
.sym 46756 $abc$60912$n4658
.sym 46757 $abc$60912$n6262
.sym 46758 $abc$60912$n11026
.sym 46759 $abc$60912$n8979
.sym 46760 $abc$60912$n4734
.sym 46761 $abc$60912$n8816
.sym 46762 sram_bus_dat_w[6]
.sym 46764 picorv32.reg_op1[2]
.sym 46765 picorv32.reg_op2[0]
.sym 46766 $abc$60912$n11008
.sym 46767 spiflash_bitbang_storage_full[1]
.sym 46768 storage_1[2][5]
.sym 46769 $abc$60912$n6725_1
.sym 46770 $abc$60912$n5315_1
.sym 46771 picorv32.reg_op2[3]
.sym 46772 sys_rst
.sym 46773 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 46774 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 46775 sram_bus_adr[3]
.sym 46776 $abc$60912$n6724_1
.sym 46777 $abc$60912$n8983
.sym 46785 $abc$60912$n11032
.sym 46786 $abc$60912$n90
.sym 46788 $abc$60912$n4507
.sym 46793 sram_bus_dat_w[2]
.sym 46795 sram_bus_adr[3]
.sym 46796 $abc$60912$n5078
.sym 46797 sram_bus_adr[2]
.sym 46798 sram_bus_dat_w[7]
.sym 46804 $abc$60912$n5077_1
.sym 46805 $abc$60912$n5080_1
.sym 46808 sram_bus_dat_w[5]
.sym 46810 csrbank1_scratch1_w[5]
.sym 46811 sram_bus_dat_w[1]
.sym 46812 sram_bus_dat_w[6]
.sym 46818 sram_bus_dat_w[6]
.sym 46822 sram_bus_dat_w[1]
.sym 46829 sram_bus_adr[2]
.sym 46831 $abc$60912$n4507
.sym 46836 sram_bus_dat_w[2]
.sym 46840 sram_bus_dat_w[5]
.sym 46849 sram_bus_dat_w[7]
.sym 46852 $abc$60912$n5080_1
.sym 46853 $abc$60912$n5077_1
.sym 46854 csrbank1_scratch1_w[5]
.sym 46855 $abc$60912$n90
.sym 46858 sram_bus_adr[2]
.sym 46859 $abc$60912$n5078
.sym 46860 sram_bus_adr[3]
.sym 46862 $abc$60912$n11032
.sym 46863 sys_clk_$glb_clk
.sym 46865 $abc$60912$n5315_1
.sym 46866 $abc$60912$n6680_1
.sym 46867 storage_1[2][2]
.sym 46868 $abc$60912$n6724_1
.sym 46869 $abc$60912$n6678_1
.sym 46870 $abc$60912$n6727
.sym 46871 $abc$60912$n8829
.sym 46872 storage_1[2][5]
.sym 46873 $abc$60912$n6804_1
.sym 46874 picorv32.reg_op2[3]
.sym 46875 sram_bus_dat_w[5]
.sym 46876 $abc$60912$n6804_1
.sym 46877 $abc$60912$n2699
.sym 46878 spiflash_sr[8]
.sym 46879 picorv32.reg_op1[5]
.sym 46880 spiflash_sr[9]
.sym 46881 $abc$60912$n5340
.sym 46882 slave_sel_r[0]
.sym 46883 $abc$60912$n8472
.sym 46884 $abc$60912$n4695
.sym 46886 slave_sel_r[0]
.sym 46887 sram_bus_dat_w[0]
.sym 46888 $abc$60912$n6723_1
.sym 46889 spiflash_bus_adr[1]
.sym 46890 spiflash_bus_adr[1]
.sym 46891 $abc$60912$n8990
.sym 46892 $abc$60912$n3
.sym 46893 $abc$60912$n5083_1
.sym 46894 $abc$60912$n7951_1
.sym 46896 $abc$60912$n8989
.sym 46897 storage[9][6]
.sym 46898 $abc$60912$n8906_1
.sym 46899 $abc$60912$n7951_1
.sym 46900 picorv32.reg_op2[27]
.sym 46906 $abc$60912$n9
.sym 46908 $abc$60912$n3
.sym 46911 storage[15][7]
.sym 46912 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46913 $abc$60912$n15
.sym 46914 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46915 $abc$60912$n8805
.sym 46919 $abc$60912$n5202
.sym 46921 sram_bus_we
.sym 46924 $abc$60912$n5084
.sym 46926 $abc$60912$n5081
.sym 46927 spiflash_bitbang_storage_full[1]
.sym 46929 spiflash_miso
.sym 46930 $abc$60912$n5564
.sym 46931 storage[14][7]
.sym 46932 sys_rst
.sym 46933 $abc$60912$n4492
.sym 46934 $abc$60912$n5081
.sym 46937 spiflash_bitbang_en_storage_full
.sym 46940 spiflash_miso
.sym 46941 $abc$60912$n5084
.sym 46946 $abc$60912$n3
.sym 46951 storage[14][7]
.sym 46952 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 46953 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 46954 storage[15][7]
.sym 46957 sys_rst
.sym 46958 sram_bus_we
.sym 46959 $abc$60912$n5081
.sym 46960 $abc$60912$n5202
.sym 46964 $abc$60912$n15
.sym 46970 $abc$60912$n9
.sym 46975 $abc$60912$n5081
.sym 46976 spiflash_bitbang_storage_full[1]
.sym 46977 spiflash_bitbang_en_storage_full
.sym 46978 $abc$60912$n5564
.sym 46982 $abc$60912$n8805
.sym 46985 $abc$60912$n4492
.sym 46986 sys_clk_$glb_clk
.sym 46988 spiflash_bitbang_storage_full[1]
.sym 46989 $abc$60912$n6725_1
.sym 46990 $abc$60912$n8846_1
.sym 46991 $abc$60912$n6683_1
.sym 46992 $abc$60912$n6682_1
.sym 46993 $abc$60912$n6671_1
.sym 46994 $abc$60912$n8806_1
.sym 46995 $abc$60912$n6681_1
.sym 46996 picorv32.reg_op2[9]
.sym 46997 picorv32.reg_op2[16]
.sym 47000 $abc$60912$n10643
.sym 47001 $abc$60912$n6666_1
.sym 47002 picorv32.reg_op2[0]
.sym 47003 $abc$60912$n6787
.sym 47004 $abc$60912$n8462
.sym 47005 picorv32.reg_op2[1]
.sym 47006 $abc$60912$n6133
.sym 47007 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 47008 $abc$60912$n4838
.sym 47009 $abc$60912$n6119_1
.sym 47010 $abc$60912$n5335_1
.sym 47012 $abc$60912$n7839
.sym 47013 $abc$60912$n7838_1
.sym 47014 $abc$60912$n11033
.sym 47015 $abc$60912$n4690
.sym 47016 sram_bus_dat_w[2]
.sym 47017 $abc$60912$n4532
.sym 47018 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47019 storage[11][2]
.sym 47020 $abc$60912$n8829
.sym 47021 $abc$60912$n5083_1
.sym 47022 $abc$60912$n4498
.sym 47023 spiflash_bitbang_en_storage_full
.sym 47029 storage[15][6]
.sym 47031 basesoc_counter[0]
.sym 47032 sram_bus_adr[2]
.sym 47033 $abc$60912$n8082
.sym 47036 spiflash_bitbang_storage_full[0]
.sym 47037 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 47039 $abc$60912$n5083_1
.sym 47041 $abc$60912$n8085
.sym 47043 $abc$60912$n5563
.sym 47044 sys_rst
.sym 47045 sram_bus_adr[3]
.sym 47046 $abc$60912$n4507
.sym 47047 storage[13][6]
.sym 47048 $abc$60912$n6206
.sym 47051 $abc$60912$n5202
.sym 47052 sram_bus_we
.sym 47053 $abc$60912$n5560
.sym 47054 $abc$60912$n4507
.sym 47055 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47056 $abc$60912$n5081
.sym 47060 basesoc_counter[1]
.sym 47065 $abc$60912$n5083_1
.sym 47068 $abc$60912$n6206
.sym 47069 $abc$60912$n8082
.sym 47070 $abc$60912$n8085
.sym 47074 storage[15][6]
.sym 47075 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47076 storage[13][6]
.sym 47077 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 47080 sram_bus_adr[2]
.sym 47081 sram_bus_adr[3]
.sym 47083 $abc$60912$n5081
.sym 47086 $abc$60912$n5202
.sym 47087 spiflash_bitbang_storage_full[0]
.sym 47088 $abc$60912$n4507
.sym 47089 $abc$60912$n5563
.sym 47095 $abc$60912$n5202
.sym 47098 sys_rst
.sym 47099 sram_bus_we
.sym 47100 $abc$60912$n5202
.sym 47101 $abc$60912$n4507
.sym 47105 basesoc_counter[1]
.sym 47106 $abc$60912$n5560
.sym 47107 basesoc_counter[0]
.sym 47109 sys_clk_$glb_clk
.sym 47110 sys_rst_$glb_sr
.sym 47111 basesoc_uart_phy_tx_reg[5]
.sym 47112 $abc$60912$n8910_1
.sym 47113 $abc$60912$n15
.sym 47114 $abc$60912$n8777
.sym 47115 $abc$60912$n7834_1
.sym 47116 basesoc_uart_phy_tx_reg[3]
.sym 47117 basesoc_uart_phy_tx_reg[7]
.sym 47118 basesoc_uart_phy_tx_reg[0]
.sym 47119 picorv32.reg_op1[15]
.sym 47120 picorv32.reg_op1[20]
.sym 47121 picorv32.reg_op1[20]
.sym 47122 csrbank1_scratch1_w[0]
.sym 47124 storage[11][6]
.sym 47125 picorv32.reg_op2[10]
.sym 47126 sram_bus_adr[2]
.sym 47127 picorv32.reg_op2[20]
.sym 47128 picorv32.reg_op2[0]
.sym 47129 $abc$60912$n5331_1
.sym 47131 $abc$60912$n4494
.sym 47132 picorv32.reg_op1[23]
.sym 47133 spiflash_bitbang_storage_full[2]
.sym 47134 $abc$60912$n8846_1
.sym 47135 picorv32.reg_op2[0]
.sym 47136 $abc$60912$n8796
.sym 47137 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47138 spiflash_bus_dat_w[8]
.sym 47139 storage[8][4]
.sym 47140 picorv32.reg_op1[0]
.sym 47141 $abc$60912$n4573
.sym 47142 storage[15][1]
.sym 47144 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47145 $abc$60912$n11049
.sym 47146 storage[9][0]
.sym 47154 spiflash_bus_dat_w[8]
.sym 47160 $abc$60912$n5084
.sym 47162 sram_bus_adr[2]
.sym 47168 $abc$60912$n5081
.sym 47169 picorv32.reg_op2[26]
.sym 47175 $abc$60912$n5329_1
.sym 47176 picorv32.reg_op1[14]
.sym 47177 sram_bus_adr[3]
.sym 47180 $abc$60912$n8908_1
.sym 47183 spiflash_bus_dat_w[13]
.sym 47186 picorv32.reg_op1[14]
.sym 47191 picorv32.reg_op2[26]
.sym 47197 sram_bus_adr[3]
.sym 47198 sram_bus_adr[2]
.sym 47200 $abc$60912$n5084
.sym 47205 $abc$60912$n5329_1
.sym 47209 spiflash_bus_dat_w[13]
.sym 47215 $abc$60912$n8908_1
.sym 47221 sram_bus_adr[3]
.sym 47222 sram_bus_adr[2]
.sym 47223 $abc$60912$n5081
.sym 47228 spiflash_bus_dat_w[8]
.sym 47232 sys_clk_$glb_clk
.sym 47234 $abc$60912$n8914_1
.sym 47235 $abc$60912$n8793
.sym 47236 $abc$60912$n8794_1
.sym 47237 storage[11][2]
.sym 47238 $abc$60912$n8908_1
.sym 47239 storage[11][1]
.sym 47240 $abc$60912$n5083_1
.sym 47241 $abc$60912$n8833_1
.sym 47243 picorv32.reg_op2[23]
.sym 47244 $abc$60912$n5537
.sym 47246 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47247 picorv32.pcpi_mul.rs1[10]
.sym 47248 $abc$60912$n8908_1
.sym 47249 picorv32.reg_op1[18]
.sym 47250 $abc$60912$n50
.sym 47251 picorv32.reg_op2[30]
.sym 47252 picorv32.mem_wordsize[0]
.sym 47253 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 47255 picorv32.pcpi_mul.rs1[10]
.sym 47256 $abc$60912$n8820
.sym 47258 $abc$60912$n5597_1
.sym 47259 $abc$60912$n7996
.sym 47260 $abc$60912$n5612
.sym 47261 sram_bus_dat_w[5]
.sym 47262 $abc$60912$n4518
.sym 47263 sram_bus_adr[3]
.sym 47264 picorv32.reg_op2[1]
.sym 47265 $abc$60912$n8022_1
.sym 47266 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 47267 $abc$60912$n5315_1
.sym 47268 sys_rst
.sym 47279 $abc$60912$n924
.sym 47282 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47287 spiflash_bus_adr[3]
.sym 47289 basesoc_sram_we[1]
.sym 47292 picorv32.mem_wordsize[0]
.sym 47294 $abc$60912$n8776_1
.sym 47295 picorv32.reg_op2[0]
.sym 47297 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47302 picorv32.reg_op1[23]
.sym 47311 $abc$60912$n8776_1
.sym 47315 picorv32.reg_op2[0]
.sym 47323 picorv32.mem_wordsize[0]
.sym 47327 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 47335 spiflash_bus_adr[3]
.sym 47340 basesoc_sram_we[1]
.sym 47346 picorv32.reg_op1[23]
.sym 47352 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47355 sys_clk_$glb_clk
.sym 47356 $abc$60912$n924
.sym 47357 $abc$60912$n8834_1
.sym 47358 picorv32.reg_op2[1]
.sym 47359 $abc$60912$n4592
.sym 47360 $abc$60912$n5601
.sym 47361 sram_bus_dat_w[5]
.sym 47362 storage[9][0]
.sym 47363 $abc$60912$n5537
.sym 47364 storage[9][6]
.sym 47366 picorv32.mem_wordsize[0]
.sym 47367 picorv32.mem_wordsize[0]
.sym 47369 $abc$60912$n8875_1
.sym 47370 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47371 $abc$60912$n10656
.sym 47373 spiflash_bus_adr[10]
.sym 47374 $abc$60912$n5537
.sym 47375 $abc$60912$n924
.sym 47376 $abc$60912$n7964
.sym 47377 slave_sel_r[0]
.sym 47378 $abc$60912$n5176
.sym 47379 $abc$60912$n10656
.sym 47380 picorv32.reg_op1[24]
.sym 47381 $abc$60912$n5128
.sym 47382 spiflash_bus_adr[1]
.sym 47383 $abc$60912$n7970
.sym 47384 picorv32.reg_op1[0]
.sym 47385 interface4_bank_bus_dat_r[3]
.sym 47386 basesoc_uart_phy_rx_busy
.sym 47387 sram_bus_dat_w[5]
.sym 47388 storage[9][6]
.sym 47390 $abc$60912$n3
.sym 47391 $abc$60912$n8906_1
.sym 47392 basesoc_uart_rx_pending
.sym 47398 $abc$60912$n8593_1
.sym 47399 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47400 $abc$60912$n7983_1
.sym 47401 $abc$60912$n7970
.sym 47403 $abc$60912$n5140
.sym 47404 $abc$60912$n7990
.sym 47405 spiflash_bus_dat_w[5]
.sym 47409 $abc$60912$n5593_1
.sym 47410 $abc$60912$n8590_1
.sym 47411 $abc$60912$n8600
.sym 47412 $abc$60912$n4503
.sym 47414 $abc$60912$n7964
.sym 47415 $abc$60912$n7977_1
.sym 47416 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47417 $abc$60912$n5601
.sym 47418 $abc$60912$n5597_1
.sym 47419 $abc$60912$n7996
.sym 47420 $abc$60912$n5612
.sym 47421 $abc$60912$n5616
.sym 47425 $abc$60912$n8022_1
.sym 47427 $abc$60912$n5589_1
.sym 47429 $abc$60912$n8016
.sym 47431 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47432 $abc$60912$n7977_1
.sym 47433 $abc$60912$n7983_1
.sym 47434 $abc$60912$n5140
.sym 47437 $abc$60912$n5140
.sym 47438 $abc$60912$n7990
.sym 47439 $abc$60912$n7996
.sym 47440 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47443 $abc$60912$n8022_1
.sym 47444 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47445 $abc$60912$n8016
.sym 47446 $abc$60912$n5140
.sym 47449 $abc$60912$n5601
.sym 47450 $abc$60912$n8593_1
.sym 47451 $abc$60912$n4503
.sym 47452 $abc$60912$n5597_1
.sym 47455 $abc$60912$n5593_1
.sym 47456 $abc$60912$n8590_1
.sym 47457 $abc$60912$n5589_1
.sym 47458 $abc$60912$n4503
.sym 47461 $abc$60912$n5616
.sym 47462 $abc$60912$n8600
.sym 47463 $abc$60912$n4503
.sym 47464 $abc$60912$n5612
.sym 47467 $abc$60912$n7964
.sym 47468 $abc$60912$n7970
.sym 47469 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 47470 $abc$60912$n5140
.sym 47473 spiflash_bus_dat_w[5]
.sym 47478 sys_clk_$glb_clk
.sym 47479 sys_rst_$glb_sr
.sym 47482 $abc$60912$n10042
.sym 47483 $auto$alumacc.cc:474:replace_alu$6692.C[3]
.sym 47484 basesoc_uart_phy_rx_bitcount[2]
.sym 47485 $abc$60912$n5589_1
.sym 47486 $abc$60912$n5620
.sym 47487 $abc$60912$n5616
.sym 47488 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 47492 interface4_bank_bus_dat_r[4]
.sym 47493 picorv32.reg_op2[1]
.sym 47494 spiflash_bus_dat_w[17]
.sym 47495 $abc$60912$n4507
.sym 47496 $abc$60912$n5538
.sym 47497 picorv32.reg_op1[14]
.sym 47498 interface4_bank_bus_dat_r[7]
.sym 47499 $abc$60912$n7200
.sym 47500 $abc$60912$n11020
.sym 47501 picorv32.reg_op1[22]
.sym 47502 interface1_bank_bus_dat_r[3]
.sym 47503 $abc$60912$n5080_1
.sym 47505 $abc$60912$n10656
.sym 47509 $abc$60912$n5083_1
.sym 47510 picorv32.instr_sub
.sym 47512 picorv32.instr_sub
.sym 47513 $abc$60912$n4498
.sym 47514 $abc$60912$n4573
.sym 47515 sram_bus_dat_w[5]
.sym 47523 $abc$60912$n4592
.sym 47525 spiflash_bus_adr[11]
.sym 47529 $abc$60912$n8595_1
.sym 47530 $abc$60912$n4591
.sym 47531 $abc$60912$n8596_1
.sym 47532 $abc$60912$n5075
.sym 47535 sram_bus_dat_w[1]
.sym 47536 $abc$60912$n46
.sym 47538 picorv32.instr_sub
.sym 47540 sys_rst
.sym 47541 $abc$60912$n5128
.sym 47544 spiflash_bus_adr[9]
.sym 47548 $abc$60912$n5609
.sym 47549 $abc$60912$n4575
.sym 47550 $abc$60912$n4507
.sym 47552 spiflash_bus_adr[10]
.sym 47555 picorv32.instr_sub
.sym 47560 spiflash_bus_adr[9]
.sym 47561 spiflash_bus_adr[11]
.sym 47563 spiflash_bus_adr[10]
.sym 47569 $abc$60912$n4575
.sym 47575 $abc$60912$n4591
.sym 47578 $abc$60912$n5609
.sym 47579 $abc$60912$n8596_1
.sym 47580 $abc$60912$n4507
.sym 47581 $abc$60912$n8595_1
.sym 47585 $abc$60912$n46
.sym 47587 $abc$60912$n5075
.sym 47590 $abc$60912$n4591
.sym 47591 sram_bus_dat_w[1]
.sym 47592 $abc$60912$n5128
.sym 47593 sys_rst
.sym 47596 picorv32.instr_sub
.sym 47600 $abc$60912$n4592
.sym 47601 sys_clk_$glb_clk
.sym 47602 sys_rst_$glb_sr
.sym 47603 $abc$60912$n4581
.sym 47604 $abc$60912$n5118
.sym 47605 $abc$60912$n52
.sym 47606 $abc$60912$n4573
.sym 47607 $abc$60912$n4575
.sym 47608 $abc$60912$n84
.sym 47609 $abc$60912$n5121
.sym 47610 $abc$60912$n82
.sym 47611 spiflash_bus_adr[8]
.sym 47612 $abc$60912$n4935
.sym 47613 picorv32.instr_sub
.sym 47615 $abc$60912$n8595_1
.sym 47616 sram_bus_dat_w[7]
.sym 47617 $abc$60912$n5599
.sym 47619 $abc$60912$n8596_1
.sym 47620 sram_bus_dat_w[7]
.sym 47622 picorv32.instr_sub
.sym 47623 $abc$60912$n4496
.sym 47624 $abc$60912$n7983_1
.sym 47625 $abc$60912$n8600
.sym 47626 picorv32.reg_op2[18]
.sym 47629 basesoc_uart_phy_rx_bitcount[0]
.sym 47630 spiflash_bus_adr[9]
.sym 47631 $abc$60912$n8547
.sym 47632 picorv32.reg_op1[0]
.sym 47633 $abc$60912$n11049
.sym 47635 basesoc_uart_rx_fifo_level[0]
.sym 47636 $abc$60912$n4507
.sym 47637 $abc$60912$n4573
.sym 47638 picorv32.instr_sub
.sym 47645 $abc$60912$n5119
.sym 47646 basesoc_uart_phy_rx_bitcount[1]
.sym 47648 $abc$60912$n5622
.sym 47650 $abc$60912$n5620
.sym 47651 sram_bus_adr[2]
.sym 47653 csrbank1_scratch0_w[2]
.sym 47654 csrbank1_scratch0_w[7]
.sym 47655 csrbank1_bus_errors0_w[2]
.sym 47656 basesoc_uart_phy_uart_clk_rxen
.sym 47658 basesoc_uart_phy_rx_busy
.sym 47660 $abc$60912$n4581
.sym 47661 $abc$60912$n5118
.sym 47665 sram_bus_adr[3]
.sym 47666 $abc$60912$n5121
.sym 47667 $abc$60912$n5075
.sym 47669 regs1
.sym 47671 $abc$60912$n4581
.sym 47673 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47677 $abc$60912$n5622
.sym 47678 $abc$60912$n5075
.sym 47679 $abc$60912$n5620
.sym 47680 csrbank1_scratch0_w[7]
.sym 47683 basesoc_uart_phy_rx_busy
.sym 47685 basesoc_uart_phy_uart_clk_rxen
.sym 47690 basesoc_uart_phy_rx_busy
.sym 47691 basesoc_uart_phy_rx_bitcount[1]
.sym 47696 $abc$60912$n4581
.sym 47701 $abc$60912$n5121
.sym 47702 basesoc_uart_phy_uart_clk_rxen
.sym 47703 regs1
.sym 47704 $abc$60912$n5118
.sym 47707 $abc$60912$n5119
.sym 47708 regs1
.sym 47709 $abc$60912$n5118
.sym 47715 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 47719 sram_bus_adr[3]
.sym 47720 csrbank1_bus_errors0_w[2]
.sym 47721 sram_bus_adr[2]
.sym 47722 csrbank1_scratch0_w[2]
.sym 47723 $abc$60912$n4581
.sym 47724 sys_clk_$glb_clk
.sym 47725 sys_rst_$glb_sr
.sym 47726 $abc$60912$n8547
.sym 47727 picorv32.reg_op2[20]
.sym 47728 $abc$60912$n4575
.sym 47729 basesoc_uart_phy_rx_bitcount[3]
.sym 47730 $abc$60912$n10044
.sym 47731 $abc$60912$n8789
.sym 47733 basesoc_uart_phy_rx_bitcount[0]
.sym 47734 picorv32.reg_op1[14]
.sym 47735 sram_bus_dat_w[4]
.sym 47737 picorv32.reg_op1[14]
.sym 47738 $abc$60912$n6126_1
.sym 47739 csrbank1_scratch0_w[2]
.sym 47740 $abc$60912$n5857
.sym 47741 picorv32.instr_sub
.sym 47742 csrbank1_scratch0_w[7]
.sym 47743 $abc$60912$n82
.sym 47744 $abc$60912$n8592_1
.sym 47745 picorv32.reg_op2[18]
.sym 47746 $abc$60912$n927
.sym 47748 $abc$60912$n7975_1
.sym 47751 sram_bus_adr[3]
.sym 47753 $abc$60912$n2699
.sym 47759 sys_rst
.sym 47760 $abc$60912$n5315_1
.sym 47769 $abc$60912$n4633
.sym 47770 $abc$60912$n6103
.sym 47772 basesoc_uart_rx_fifo_level[1]
.sym 47773 $PACKER_VCC_NET_$glb_clk
.sym 47777 $abc$60912$n6100
.sym 47778 $abc$60912$n6102
.sym 47781 basesoc_uart_rx_fifo_level[3]
.sym 47785 $abc$60912$n6099
.sym 47787 $abc$60912$n5148_1
.sym 47788 basesoc_uart_rx_fifo_level[2]
.sym 47789 $abc$60912$n5537
.sym 47795 basesoc_uart_rx_fifo_level[0]
.sym 47801 basesoc_uart_rx_fifo_level[0]
.sym 47805 $auto$alumacc.cc:474:replace_alu$6728.C[2]
.sym 47807 $PACKER_VCC_NET_$glb_clk
.sym 47808 basesoc_uart_rx_fifo_level[1]
.sym 47811 $auto$alumacc.cc:474:replace_alu$6728.C[3]
.sym 47813 basesoc_uart_rx_fifo_level[2]
.sym 47814 $PACKER_VCC_NET_$glb_clk
.sym 47815 $auto$alumacc.cc:474:replace_alu$6728.C[2]
.sym 47817 $nextpnr_ICESTORM_LC_25$I3
.sym 47819 $PACKER_VCC_NET_$glb_clk
.sym 47820 basesoc_uart_rx_fifo_level[3]
.sym 47821 $auto$alumacc.cc:474:replace_alu$6728.C[3]
.sym 47827 $nextpnr_ICESTORM_LC_25$I3
.sym 47830 $abc$60912$n6100
.sym 47831 $abc$60912$n6099
.sym 47833 $abc$60912$n5148_1
.sym 47836 $abc$60912$n5148_1
.sym 47837 $abc$60912$n6103
.sym 47838 $abc$60912$n6102
.sym 47843 $abc$60912$n5537
.sym 47846 $abc$60912$n4633
.sym 47847 sys_clk_$glb_clk
.sym 47848 sys_rst_$glb_sr
.sym 47849 $abc$60912$n4461
.sym 47850 crg_reset_delay[2]
.sym 47851 $abc$60912$n114
.sym 47852 $abc$60912$n110
.sym 47853 crg_reset_delay[0]
.sym 47854 $abc$60912$n116
.sym 47855 crg_reset_delay[3]
.sym 47856 $abc$60912$n10286
.sym 47857 spiflash_bus_adr[7]
.sym 47858 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 47862 $abc$60912$n5583
.sym 47863 spiflash_bus_adr[8]
.sym 47864 $abc$60912$n5606
.sym 47865 $abc$60912$n5075
.sym 47866 basesoc_uart_phy_rx_bitcount[0]
.sym 47868 $abc$60912$n10038
.sym 47869 basesoc_uart_phy_rx_busy
.sym 47871 spiflash_sr[9]
.sym 47872 $abc$60912$n924
.sym 47876 picorv32.reg_op1[0]
.sym 47879 por_rst
.sym 47880 sram_bus_dat_w[1]
.sym 47883 picorv32.reg_op1[20]
.sym 47884 $PACKER_VCC_NET_$glb_clk
.sym 47892 crg_reset_delay[6]
.sym 47893 $PACKER_VCC_NET_$glb_clk
.sym 47894 crg_reset_delay[5]
.sym 47899 crg_reset_delay[7]
.sym 47903 crg_reset_delay[4]
.sym 47910 crg_reset_delay[0]
.sym 47912 crg_reset_delay[3]
.sym 47915 crg_reset_delay[2]
.sym 47921 crg_reset_delay[1]
.sym 47925 crg_reset_delay[0]
.sym 47928 $auto$alumacc.cc:474:replace_alu$6737.C[2]
.sym 47930 crg_reset_delay[1]
.sym 47931 $PACKER_VCC_NET_$glb_clk
.sym 47934 $auto$alumacc.cc:474:replace_alu$6737.C[3]
.sym 47936 $PACKER_VCC_NET_$glb_clk
.sym 47937 crg_reset_delay[2]
.sym 47938 $auto$alumacc.cc:474:replace_alu$6737.C[2]
.sym 47940 $auto$alumacc.cc:474:replace_alu$6737.C[4]
.sym 47942 crg_reset_delay[3]
.sym 47943 $PACKER_VCC_NET_$glb_clk
.sym 47944 $auto$alumacc.cc:474:replace_alu$6737.C[3]
.sym 47946 $auto$alumacc.cc:474:replace_alu$6737.C[5]
.sym 47948 $PACKER_VCC_NET_$glb_clk
.sym 47949 crg_reset_delay[4]
.sym 47950 $auto$alumacc.cc:474:replace_alu$6737.C[4]
.sym 47952 $auto$alumacc.cc:474:replace_alu$6737.C[6]
.sym 47954 crg_reset_delay[5]
.sym 47955 $PACKER_VCC_NET_$glb_clk
.sym 47956 $auto$alumacc.cc:474:replace_alu$6737.C[5]
.sym 47958 $auto$alumacc.cc:474:replace_alu$6737.C[7]
.sym 47960 $PACKER_VCC_NET_$glb_clk
.sym 47961 crg_reset_delay[6]
.sym 47962 $auto$alumacc.cc:474:replace_alu$6737.C[6]
.sym 47964 $auto$alumacc.cc:474:replace_alu$6737.C[8]
.sym 47966 crg_reset_delay[7]
.sym 47967 $PACKER_VCC_NET_$glb_clk
.sym 47968 $auto$alumacc.cc:474:replace_alu$6737.C[7]
.sym 47972 picorv32.reg_op2[8]
.sym 47973 crg_reset_delay[9]
.sym 47974 $abc$60912$n4727
.sym 47975 $abc$60912$n112
.sym 47976 sys_rst
.sym 47977 $abc$60912$n4459
.sym 47978 crg_reset_delay[10]
.sym 47979 crg_reset_delay[1]
.sym 47980 picorv32.reg_op1[29]
.sym 47984 spiflash_bitbang_storage_full[0]
.sym 47985 por_rst
.sym 47986 $abc$60912$n7200
.sym 47987 $abc$60912$n5377
.sym 47988 $abc$60912$n4633
.sym 47989 $PACKER_VCC_NET_$glb_clk
.sym 47990 $abc$60912$n10287
.sym 47992 spiflash_bus_dat_w[17]
.sym 47993 $abc$60912$n9035
.sym 47994 $PACKER_VCC_NET_$glb_clk
.sym 47995 crg_reset_delay[7]
.sym 47999 csrbank1_scratch0_w[1]
.sym 48008 $auto$alumacc.cc:474:replace_alu$6737.C[8]
.sym 48015 $abc$60912$n10295
.sym 48025 crg_reset_delay[8]
.sym 48029 $abc$60912$n10293
.sym 48030 crg_reset_delay[9]
.sym 48031 $abc$60912$n4726
.sym 48038 $abc$60912$n10294
.sym 48039 por_rst
.sym 48042 $abc$60912$n126
.sym 48043 crg_reset_delay[10]
.sym 48044 $PACKER_VCC_NET_$glb_clk
.sym 48045 $auto$alumacc.cc:474:replace_alu$6737.C[9]
.sym 48047 crg_reset_delay[8]
.sym 48048 $PACKER_VCC_NET_$glb_clk
.sym 48049 $auto$alumacc.cc:474:replace_alu$6737.C[8]
.sym 48051 $auto$alumacc.cc:474:replace_alu$6737.C[10]
.sym 48053 $PACKER_VCC_NET_$glb_clk
.sym 48054 crg_reset_delay[9]
.sym 48055 $auto$alumacc.cc:474:replace_alu$6737.C[9]
.sym 48057 $nextpnr_ICESTORM_LC_31$I3
.sym 48059 crg_reset_delay[10]
.sym 48060 $PACKER_VCC_NET_$glb_clk
.sym 48061 $auto$alumacc.cc:474:replace_alu$6737.C[10]
.sym 48067 $nextpnr_ICESTORM_LC_31$I3
.sym 48072 $abc$60912$n126
.sym 48078 por_rst
.sym 48079 $abc$60912$n10293
.sym 48082 $abc$60912$n10294
.sym 48083 por_rst
.sym 48088 por_rst
.sym 48089 $abc$60912$n10295
.sym 48092 $abc$60912$n4726
.sym 48093 sys_clk_$glb_clk
.sym 48095 $abc$60912$n132
.sym 48096 $abc$60912$n10296
.sym 48097 crg_reset_delay[11]
.sym 48098 $abc$60912$n11049
.sym 48100 basesoc_uart_phy_tx_reg[5]
.sym 48101 $abc$60912$n4829
.sym 48102 $abc$60912$n4903
.sym 48103 picorv32.decoded_imm[29]
.sym 48104 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 48110 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 48111 picorv32.reg_op1[23]
.sym 48112 picorv32.reg_op2[29]
.sym 48113 $abc$60912$n4624
.sym 48114 picorv32.reg_op1[2]
.sym 48115 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 48118 $abc$60912$n10642
.sym 48122 $abc$60912$n4492
.sym 48125 $abc$60912$n11049
.sym 48138 $abc$60912$n4492
.sym 48144 picorv32.reg_op2[18]
.sym 48148 sram_bus_dat_w[2]
.sym 48150 sram_bus_dat_w[1]
.sym 48155 picorv32.reg_op1[20]
.sym 48158 picorv32.instr_sub
.sym 48159 picorv32.reg_op1[23]
.sym 48167 sram_bus_dat_w[7]
.sym 48170 picorv32.reg_op1[23]
.sym 48176 sram_bus_dat_w[7]
.sym 48182 picorv32.reg_op2[18]
.sym 48189 picorv32.reg_op1[20]
.sym 48194 sram_bus_dat_w[2]
.sym 48205 picorv32.instr_sub
.sym 48211 sram_bus_dat_w[1]
.sym 48215 $abc$60912$n4492
.sym 48216 sys_clk_$glb_clk
.sym 48217 sys_rst_$glb_sr
.sym 48229 $abc$60912$n4478
.sym 48230 por_rst
.sym 48236 picorv32.reg_op2[18]
.sym 48320 picorv32.latched_rd[0]
.sym 48321 picorv32.pcpi_div.quotient[4]
.sym 48324 picorv32.reg_op2[13]
.sym 48325 picorv32.pcpi_div.quotient[3]
.sym 48333 picorv32.pcpi_div.divisor[26]
.sym 48337 picorv32.pcpi_div.divisor[22]
.sym 48339 sys_rst
.sym 48341 $abc$60912$n8788_1
.sym 48348 $abc$60912$n4862
.sym 48373 picorv32.pcpi_div.start
.sym 48378 $abc$60912$n4862
.sym 48414 picorv32.pcpi_div.start
.sym 48439 $abc$60912$n4862
.sym 48440 sys_clk_$glb_clk
.sym 48441 $abc$60912$n1169_$glb_sr
.sym 48446 $abc$60912$n7129
.sym 48447 $abc$60912$n10565
.sym 48449 picorv32.pcpi_div.quotient_msk[21]
.sym 48450 $abc$60912$n10564
.sym 48451 picorv32.pcpi_div.quotient_msk[20]
.sym 48452 $abc$60912$n5262
.sym 48453 picorv32.pcpi_div.quotient_msk[19]
.sym 48466 picorv32.pcpi_div.running
.sym 48475 $abc$60912$n4870
.sym 48476 picorv32.pcpi_div.quotient[3]
.sym 48490 picorv32.pcpi_div.quotient_msk[29]
.sym 48500 picorv32.pcpi_div_wr
.sym 48502 picorv32.pcpi_div.dividend[4]
.sym 48503 picorv32.pcpi_div.quotient_msk[20]
.sym 48508 $abc$60912$n4865
.sym 48511 $abc$60912$n4870
.sym 48529 picorv32.pcpi_div.start
.sym 48545 $abc$60912$n5262
.sym 48553 $abc$60912$n4865
.sym 48569 $abc$60912$n4865
.sym 48580 $abc$60912$n5262
.sym 48582 picorv32.pcpi_div.start
.sym 48603 sys_clk_$glb_clk
.sym 48604 $abc$60912$n1169_$glb_sr
.sym 48607 $abc$60912$n5271_1
.sym 48608 $PACKER_VCC_NET_$glb_clk
.sym 48609 picorv32.pcpi_mul_wr
.sym 48610 $abc$60912$n4611
.sym 48611 $PACKER_VCC_NET_$glb_clk
.sym 48612 picorv32.pcpi_div_rd[4]
.sym 48614 $abc$60912$n7498
.sym 48615 $abc$60912$n7498
.sym 48618 picorv32.pcpi_div.quotient_msk[29]
.sym 48620 picorv32.pcpi_div.quotient_msk[30]
.sym 48622 picorv32.pcpi_div.quotient_msk[19]
.sym 48627 picorv32.pcpi_div_wr
.sym 48628 $abc$60912$n5270_1
.sym 48631 $abc$60912$n4870
.sym 48634 picorv32.pcpi_div_wr
.sym 48639 $abc$60912$n4865
.sym 48646 picorv32.pcpi_div.start
.sym 48649 picorv32.pcpi_div.quotient_msk[28]
.sym 48651 picorv32.pcpi_div.divisor[4]
.sym 48654 picorv32.pcpi_div.quotient_msk[27]
.sym 48655 picorv32.pcpi_div.divisor[1]
.sym 48657 picorv32.pcpi_div.quotient_msk[29]
.sym 48660 $abc$60912$n5262
.sym 48669 $abc$60912$n5261
.sym 48673 $abc$60912$n4865
.sym 48676 $abc$60912$n765
.sym 48680 picorv32.pcpi_div.quotient_msk[28]
.sym 48691 picorv32.pcpi_div.start
.sym 48694 $abc$60912$n5261
.sym 48700 picorv32.pcpi_div.quotient_msk[29]
.sym 48705 picorv32.pcpi_div.divisor[1]
.sym 48711 picorv32.pcpi_div.quotient_msk[27]
.sym 48716 picorv32.pcpi_div.divisor[4]
.sym 48721 $abc$60912$n5262
.sym 48723 $abc$60912$n765
.sym 48725 $abc$60912$n4865
.sym 48726 sys_clk_$glb_clk
.sym 48727 picorv32.pcpi_div.start_$glb_sr
.sym 48728 picorv32.pcpi_div.quotient[25]
.sym 48729 picorv32.pcpi_div.quotient[26]
.sym 48730 picorv32.pcpi_div.quotient[28]
.sym 48731 $abc$60912$n4865
.sym 48732 $abc$60912$n7346
.sym 48733 $abc$60912$n10588
.sym 48734 picorv32.pcpi_div.quotient[27]
.sym 48737 picorv32.cpuregs_rs1[27]
.sym 48738 picorv32.cpuregs_rs1[27]
.sym 48739 spiflash_bus_dat_w[28]
.sym 48744 $abc$60912$n10562
.sym 48746 picorv32.pcpi_mul.pcpi_insn[12]
.sym 48750 sys_rst
.sym 48751 picorv32.pcpi_div.outsign
.sym 48752 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 48753 $abc$60912$n4870
.sym 48755 picorv32.pcpi_mul_rd[4]
.sym 48756 picorv32.pcpi_div.divisor[22]
.sym 48758 picorv32.pcpi_div.divisor[29]
.sym 48759 picorv32.pcpi_div.quotient[3]
.sym 48760 $PACKER_VCC_NET_$glb_clk
.sym 48761 picorv32.pcpi_div.divisor[3]
.sym 48762 picorv32.pcpi_div.divisor[1]
.sym 48763 $abc$60912$n8659_1
.sym 48769 picorv32.pcpi_div.divisor[27]
.sym 48771 picorv32.pcpi_div.divisor[30]
.sym 48775 picorv32.pcpi_div.divisor[3]
.sym 48776 picorv32.pcpi_div.divisor[18]
.sym 48777 picorv32.pcpi_div.divisor[2]
.sym 48782 picorv32.pcpi_div.quotient_msk[26]
.sym 48795 picorv32.pcpi_div.divisor[23]
.sym 48796 $abc$60912$n4865
.sym 48799 picorv32.pcpi_div.divisor[31]
.sym 48804 picorv32.pcpi_div.divisor[3]
.sym 48810 picorv32.pcpi_div.divisor[2]
.sym 48817 picorv32.pcpi_div.divisor[31]
.sym 48821 picorv32.pcpi_div.quotient_msk[26]
.sym 48828 picorv32.pcpi_div.divisor[27]
.sym 48832 picorv32.pcpi_div.divisor[18]
.sym 48841 picorv32.pcpi_div.divisor[23]
.sym 48847 picorv32.pcpi_div.divisor[30]
.sym 48848 $abc$60912$n4865
.sym 48849 sys_clk_$glb_clk
.sym 48850 picorv32.pcpi_div.start_$glb_sr
.sym 48851 picorv32.pcpi_div_rd[24]
.sym 48852 $abc$60912$n10602
.sym 48853 $abc$60912$n10603
.sym 48854 $abc$60912$n7328_1
.sym 48855 picorv32.pcpi_mul.pcpi_wait_q
.sym 48856 picorv32.pcpi_div_rd[27]
.sym 48857 $abc$60912$n10585
.sym 48858 picorv32.pcpi_div_rd[3]
.sym 48859 spiflash_bus_dat_w[4]
.sym 48862 spiflash_bus_dat_w[4]
.sym 48863 picorv32.pcpi_div_wr
.sym 48866 $abc$60912$n4865
.sym 48867 $abc$60912$n4870
.sym 48870 picorv32.pcpi_div.start
.sym 48872 spiflash_bus_adr[5]
.sym 48876 $abc$60912$n10696
.sym 48877 $abc$60912$n4865
.sym 48878 picorv32.pcpi_div_rd[27]
.sym 48879 $abc$60912$n4870
.sym 48880 picorv32.pcpi_div.dividend[1]
.sym 48881 $abc$60912$n6213
.sym 48882 picorv32.pcpi_div.divisor[20]
.sym 48883 picorv32.pcpi_mul_rd[3]
.sym 48884 $abc$60912$n5305
.sym 48886 picorv32.pcpi_div.divisor[29]
.sym 48893 picorv32.pcpi_div.divisor[1]
.sym 48895 $abc$60912$n4865
.sym 48896 picorv32.pcpi_div.dividend[2]
.sym 48897 $abc$60912$n10475
.sym 48900 picorv32.pcpi_div.divisor[2]
.sym 48901 picorv32.pcpi_div.dividend[17]
.sym 48903 $abc$60912$n11050
.sym 48905 picorv32.pcpi_div.divisor[17]
.sym 48907 $abc$60912$n8565_1
.sym 48908 $abc$60912$n4862
.sym 48912 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 48913 picorv32.pcpi_div.dividend[20]
.sym 48914 $abc$60912$n5276
.sym 48915 picorv32.pcpi_div.divisor[20]
.sym 48920 picorv32.pcpi_div.dividend[3]
.sym 48921 picorv32.pcpi_div.divisor[3]
.sym 48922 $abc$60912$n8564
.sym 48925 picorv32.pcpi_div.divisor[3]
.sym 48931 picorv32.pcpi_div.divisor[1]
.sym 48939 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 48943 picorv32.pcpi_div.dividend[20]
.sym 48944 picorv32.pcpi_div.dividend[17]
.sym 48945 picorv32.pcpi_div.divisor[20]
.sym 48946 picorv32.pcpi_div.divisor[17]
.sym 48950 picorv32.pcpi_div.divisor[2]
.sym 48955 picorv32.pcpi_div.divisor[2]
.sym 48956 picorv32.pcpi_div.dividend[2]
.sym 48957 picorv32.pcpi_div.dividend[3]
.sym 48958 picorv32.pcpi_div.divisor[3]
.sym 48961 $abc$60912$n8565_1
.sym 48962 $abc$60912$n4865
.sym 48967 $abc$60912$n10475
.sym 48968 $abc$60912$n4862
.sym 48969 $abc$60912$n8564
.sym 48970 $abc$60912$n5276
.sym 48971 $abc$60912$n11050
.sym 48972 sys_clk_$glb_clk
.sym 48976 $abc$60912$n8551
.sym 48977 $abc$60912$n8554
.sym 48978 $abc$60912$n8557
.sym 48979 $abc$60912$n8560
.sym 48980 $abc$60912$n8563
.sym 48981 $abc$60912$n8566
.sym 48984 $abc$60912$n5942
.sym 48985 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 48987 $abc$60912$n10585
.sym 48989 $abc$60912$n11050
.sym 48991 $abc$60912$n9181
.sym 48993 picorv32.pcpi_div.dividend[24]
.sym 48994 $abc$60912$n5287
.sym 48995 $abc$60912$n10676
.sym 48996 picorv32.pcpi_div.instr_remu
.sym 48997 $abc$60912$n4954
.sym 48998 $abc$60912$n10680
.sym 48999 storage_1[3][1]
.sym 49000 picorv32.pcpi_div.dividend[4]
.sym 49001 picorv32.pcpi_div.divisor[27]
.sym 49002 picorv32.pcpi_div.dividend[11]
.sym 49003 picorv32.pcpi_div_wr
.sym 49004 picorv32.pcpi_div.divisor[23]
.sym 49007 $abc$60912$n4870
.sym 49017 picorv32.pcpi_div.divisor[17]
.sym 49023 picorv32.pcpi_div.divisor[21]
.sym 49025 picorv32.pcpi_div.divisor[27]
.sym 49028 picorv32.pcpi_div.divisor[22]
.sym 49030 picorv32.pcpi_div.dividend[25]
.sym 49032 picorv32.pcpi_div.dividend[27]
.sym 49034 picorv32.pcpi_div.divisor[1]
.sym 49035 picorv32.pcpi_div.divisor[25]
.sym 49040 picorv32.pcpi_div.dividend[1]
.sym 49042 $abc$60912$n4865
.sym 49043 picorv32.pcpi_div.divisor[26]
.sym 49044 $abc$60912$n5305
.sym 49048 picorv32.pcpi_div.divisor[22]
.sym 49056 picorv32.pcpi_div.divisor[21]
.sym 49060 picorv32.pcpi_div.divisor[25]
.sym 49061 picorv32.pcpi_div.dividend[27]
.sym 49062 picorv32.pcpi_div.dividend[25]
.sym 49063 picorv32.pcpi_div.divisor[27]
.sym 49069 picorv32.pcpi_div.divisor[17]
.sym 49073 picorv32.pcpi_div.divisor[26]
.sym 49078 picorv32.pcpi_div.divisor[1]
.sym 49079 picorv32.pcpi_div.dividend[1]
.sym 49081 $abc$60912$n5305
.sym 49084 picorv32.pcpi_div.divisor[17]
.sym 49091 picorv32.pcpi_div.divisor[25]
.sym 49094 $abc$60912$n4865
.sym 49095 sys_clk_$glb_clk
.sym 49096 picorv32.pcpi_div.start_$glb_sr
.sym 49097 $abc$60912$n8569
.sym 49098 $abc$60912$n8572
.sym 49099 $abc$60912$n8575
.sym 49100 $abc$60912$n8578
.sym 49101 $abc$60912$n8581
.sym 49102 $abc$60912$n8584
.sym 49103 $abc$60912$n8587
.sym 49104 $abc$60912$n8590
.sym 49105 $abc$60912$n5960
.sym 49106 $abc$60912$n8647_1
.sym 49107 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 49109 picorv32.pcpi_div.divisor[21]
.sym 49110 picorv32.pcpi_div.dividend[2]
.sym 49111 sram_bus_dat_w[1]
.sym 49112 $abc$60912$n8554
.sym 49113 $abc$60912$n10672
.sym 49114 $abc$60912$n8566
.sym 49115 $abc$60912$n10662
.sym 49116 picorv32.pcpi_div.dividend[5]
.sym 49117 $abc$60912$n9181
.sym 49119 $abc$60912$n10670
.sym 49120 picorv32.pcpi_div.dividend[0]
.sym 49121 $abc$60912$n4553
.sym 49122 $abc$60912$n10718
.sym 49123 $abc$60912$n10722
.sym 49124 $abc$60912$n4870
.sym 49125 picorv32.pcpi_div.dividend[27]
.sym 49127 $abc$60912$n4865
.sym 49128 $abc$60912$n5304
.sym 49129 picorv32.pcpi_div.dividend[28]
.sym 49130 $abc$60912$n6251
.sym 49131 $abc$60912$n10676
.sym 49132 $abc$60912$n10712
.sym 49139 picorv32.pcpi_div.divisor[30]
.sym 49140 $abc$60912$n4870
.sym 49142 picorv32.pcpi_div.dividend[30]
.sym 49143 picorv32.pcpi_div_rd[25]
.sym 49145 picorv32.pcpi_div.divisor[30]
.sym 49146 picorv32.pcpi_div.start
.sym 49147 $abc$60912$n4553
.sym 49148 picorv32.pcpi_div.dividend[29]
.sym 49149 picorv32.pcpi_div.divisor[31]
.sym 49150 picorv32.pcpi_div.dividend[31]
.sym 49151 $abc$60912$n5303
.sym 49152 picorv32.pcpi_div_wr
.sym 49153 $abc$60912$n6213
.sym 49154 $abc$60912$n6209
.sym 49155 $abc$60912$n8572
.sym 49156 picorv32.pcpi_div.divisor[29]
.sym 49160 $abc$60912$n8566
.sym 49162 $abc$60912$n8563_1
.sym 49163 $abc$60912$n6223_1
.sym 49165 picorv32.pcpi_mul_rd[25]
.sym 49168 $abc$60912$n8587
.sym 49171 picorv32.pcpi_div.dividend[30]
.sym 49172 picorv32.pcpi_div.dividend[31]
.sym 49173 picorv32.pcpi_div.divisor[31]
.sym 49174 picorv32.pcpi_div.divisor[30]
.sym 49177 $abc$60912$n8572
.sym 49178 $abc$60912$n6213
.sym 49179 picorv32.pcpi_div.start
.sym 49183 $abc$60912$n8566
.sym 49185 $abc$60912$n6209
.sym 49186 picorv32.pcpi_div.start
.sym 49189 $abc$60912$n8563_1
.sym 49190 picorv32.pcpi_div.divisor[29]
.sym 49191 picorv32.pcpi_div.dividend[29]
.sym 49192 $abc$60912$n5303
.sym 49195 $abc$60912$n4553
.sym 49196 picorv32.pcpi_div_wr
.sym 49197 picorv32.pcpi_mul_rd[25]
.sym 49198 picorv32.pcpi_div_rd[25]
.sym 49201 picorv32.pcpi_div.divisor[30]
.sym 49207 picorv32.pcpi_div.divisor[29]
.sym 49213 picorv32.pcpi_div.start
.sym 49214 $abc$60912$n6223_1
.sym 49215 $abc$60912$n8587
.sym 49217 $abc$60912$n4870
.sym 49218 sys_clk_$glb_clk
.sym 49220 $abc$60912$n8593
.sym 49221 $abc$60912$n8596
.sym 49222 $abc$60912$n8599
.sym 49223 $abc$60912$n8602
.sym 49224 $abc$60912$n8605
.sym 49225 $abc$60912$n8608
.sym 49226 $abc$60912$n8611
.sym 49227 $abc$60912$n8614
.sym 49228 $abc$60912$n7604
.sym 49229 spiflash_clk
.sym 49230 spiflash_clk
.sym 49231 spiflash_bus_dat_w[26]
.sym 49232 basesoc_sram_we[3]
.sym 49233 spiflash_bus_adr[8]
.sym 49234 picorv32.pcpi_div.dividend[10]
.sym 49235 $abc$60912$n10682
.sym 49236 picorv32.pcpi_div.dividend[8]
.sym 49237 $abc$60912$n7646
.sym 49238 picorv32.pcpi_div.dividend[6]
.sym 49241 picorv32.pcpi_div.divisor[30]
.sym 49242 picorv32.cpuregs_rs1[24]
.sym 49243 picorv32.pcpi_div.outsign
.sym 49244 $abc$60912$n10714
.sym 49245 picorv32.pcpi_div.dividend[6]
.sym 49246 $abc$60912$n10684
.sym 49248 $abc$60912$n8581
.sym 49249 $abc$60912$n6223_1
.sym 49253 $abc$60912$n10720
.sym 49254 picorv32.reg_op1[3]
.sym 49261 picorv32.pcpi_div.divisor[21]
.sym 49266 $abc$60912$n6205
.sym 49267 picorv32.pcpi_div.dividend[16]
.sym 49270 picorv32.pcpi_div.start
.sym 49271 picorv32.pcpi_div.dividend[21]
.sym 49272 $abc$60912$n4870
.sym 49273 picorv32.pcpi_div.divisor[28]
.sym 49274 picorv32.pcpi_div.dividend[22]
.sym 49275 picorv32.pcpi_div.divisor[16]
.sym 49276 picorv32.pcpi_div.divisor[23]
.sym 49277 picorv32.pcpi_div.divisor[21]
.sym 49278 picorv32.pcpi_div.dividend[23]
.sym 49280 $abc$60912$n8560
.sym 49281 picorv32.pcpi_div.divisor[22]
.sym 49282 $abc$60912$n5307_1
.sym 49285 picorv32.pcpi_div.divisor[26]
.sym 49288 $abc$60912$n5304
.sym 49289 picorv32.pcpi_div.dividend[28]
.sym 49296 picorv32.pcpi_div.divisor[21]
.sym 49300 $abc$60912$n8560
.sym 49302 $abc$60912$n6205
.sym 49303 picorv32.pcpi_div.start
.sym 49306 picorv32.pcpi_div.dividend[22]
.sym 49307 picorv32.pcpi_div.dividend[28]
.sym 49308 picorv32.pcpi_div.divisor[22]
.sym 49309 picorv32.pcpi_div.divisor[28]
.sym 49314 picorv32.pcpi_div.divisor[16]
.sym 49321 picorv32.pcpi_div.divisor[26]
.sym 49324 $abc$60912$n5307_1
.sym 49325 $abc$60912$n5304
.sym 49326 picorv32.pcpi_div.dividend[21]
.sym 49327 picorv32.pcpi_div.divisor[21]
.sym 49333 picorv32.pcpi_div.divisor[28]
.sym 49336 picorv32.pcpi_div.divisor[16]
.sym 49337 picorv32.pcpi_div.dividend[16]
.sym 49338 picorv32.pcpi_div.dividend[23]
.sym 49339 picorv32.pcpi_div.divisor[23]
.sym 49340 $abc$60912$n4870
.sym 49341 sys_clk_$glb_clk
.sym 49343 $abc$60912$n8617
.sym 49344 $abc$60912$n8620
.sym 49345 $abc$60912$n8623
.sym 49346 $abc$60912$n8626
.sym 49347 $abc$60912$n8629
.sym 49348 $abc$60912$n8632
.sym 49349 $abc$60912$n8635
.sym 49350 $abc$60912$n8638
.sym 49351 $abc$60912$n5251
.sym 49353 $abc$60912$n6314
.sym 49355 picorv32.pcpi_div.dividend[20]
.sym 49356 picorv32.pcpi_div.dividend[18]
.sym 49358 spiflash_bus_adr[4]
.sym 49359 picorv32.mem_wordsize[0]
.sym 49360 $abc$60912$n4870
.sym 49361 $abc$60912$n5296
.sym 49362 picorv32.pcpi_div.dividend[11]
.sym 49363 picorv32.pcpi_mul_rd[12]
.sym 49364 $abc$60912$n8596
.sym 49366 picorv32.irq_mask[2]
.sym 49368 $abc$60912$n5305
.sym 49369 $abc$60912$n10696
.sym 49371 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 49373 $abc$60912$n5279_1
.sym 49376 basesoc_sram_we[3]
.sym 49377 $abc$60912$n6213
.sym 49378 $abc$60912$n5309
.sym 49384 picorv32.reg_op1[6]
.sym 49385 $abc$60912$n9002
.sym 49388 picorv32.pcpi_div.start
.sym 49389 $abc$60912$n8617
.sym 49393 $abc$60912$n6197
.sym 49394 picorv32.pcpi_div.dividend[26]
.sym 49395 $abc$60912$n4870
.sym 49396 $abc$60912$n6243
.sym 49400 $abc$60912$n6251
.sym 49401 $abc$60912$n8620
.sym 49402 picorv32.pcpi_div.dividend[27]
.sym 49408 $abc$60912$n6245
.sym 49410 $abc$60912$n8999
.sym 49412 $abc$60912$n8629
.sym 49414 picorv32.reg_op1[3]
.sym 49417 picorv32.reg_op1[6]
.sym 49418 $abc$60912$n9002
.sym 49419 $abc$60912$n6197
.sym 49423 $abc$60912$n8999
.sym 49425 picorv32.reg_op1[3]
.sym 49426 $abc$60912$n6197
.sym 49429 picorv32.pcpi_div.start
.sym 49431 $abc$60912$n6251
.sym 49432 $abc$60912$n8629
.sym 49435 picorv32.pcpi_div.dividend[26]
.sym 49442 $abc$60912$n8620
.sym 49443 picorv32.pcpi_div.start
.sym 49444 $abc$60912$n6245
.sym 49448 picorv32.pcpi_div.dividend[27]
.sym 49454 $abc$60912$n6243
.sym 49455 picorv32.pcpi_div.start
.sym 49456 $abc$60912$n8617
.sym 49463 $abc$60912$n4870
.sym 49464 sys_clk_$glb_clk
.sym 49466 $auto$alumacc.cc:474:replace_alu$6808.C[31]
.sym 49467 $abc$60912$n8641
.sym 49468 $abc$60912$n6223_1
.sym 49469 $abc$60912$n6213
.sym 49470 picorv32.pcpi_mul.rs1[0]
.sym 49472 spiflash_bus_dat_w[24]
.sym 49473 picorv32.pcpi_mul.rs1[1]
.sym 49474 $abc$60912$n2699
.sym 49476 picorv32.reg_op1[12]
.sym 49477 $abc$60912$n2699
.sym 49478 picorv32.reg_op1[6]
.sym 49479 $abc$60912$n6197
.sym 49480 picorv32.pcpi_div.dividend[26]
.sym 49481 $abc$60912$n8626
.sym 49483 spiflash_bus_adr[7]
.sym 49484 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 49485 $abc$60912$n8617
.sym 49486 $abc$60912$n10625
.sym 49487 $abc$60912$n6205
.sym 49488 $abc$60912$n9181
.sym 49489 $abc$60912$n9002
.sym 49490 $abc$60912$n10708
.sym 49491 picorv32.reg_op1[13]
.sym 49492 picorv32.reg_op1[3]
.sym 49494 sram_bus_dat_w[3]
.sym 49495 $abc$60912$n4922
.sym 49496 picorv32.reg_op1[7]
.sym 49497 picorv32.reg_op1[13]
.sym 49498 $abc$60912$n6304
.sym 49499 storage_1[3][1]
.sym 49500 storage[6][3]
.sym 49507 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49511 $abc$60912$n4922
.sym 49512 sram_bus_dat_w[3]
.sym 49513 picorv32.pcpi_div.divisor[31]
.sym 49519 $abc$60912$n5306
.sym 49522 picorv32.reg_op1[7]
.sym 49526 sys_rst
.sym 49527 picorv32.pcpi_div.divisor[50]
.sym 49529 sram_bus_dat_w[5]
.sym 49534 $abc$60912$n11015
.sym 49535 picorv32.pcpi_div.divisor[52]
.sym 49536 $abc$60912$n6243
.sym 49538 $abc$60912$n5137
.sym 49540 sram_bus_dat_w[5]
.sym 49549 picorv32.reg_op1[7]
.sym 49553 sram_bus_dat_w[3]
.sym 49559 $abc$60912$n4922
.sym 49564 $abc$60912$n6243
.sym 49570 sys_rst
.sym 49571 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49573 $abc$60912$n5137
.sym 49577 $abc$60912$n5306
.sym 49578 picorv32.pcpi_div.divisor[50]
.sym 49579 picorv32.pcpi_div.divisor[52]
.sym 49585 picorv32.pcpi_div.divisor[31]
.sym 49586 $abc$60912$n11015
.sym 49587 sys_clk_$glb_clk
.sym 49589 $abc$60912$n7936_1
.sym 49590 storage[3][3]
.sym 49591 storage[3][7]
.sym 49592 $abc$60912$n8811
.sym 49593 $abc$60912$n7937
.sym 49594 $abc$60912$n6243
.sym 49595 storage[3][5]
.sym 49596 storage[3][4]
.sym 49598 picorv32.cpuregs_rs1[30]
.sym 49599 picorv32.reg_op2[8]
.sym 49600 $abc$60912$n5942
.sym 49601 $abc$60912$n4954
.sym 49602 picorv32.reg_op1[21]
.sym 49603 picorv32.pcpi_div.start
.sym 49604 $abc$60912$n4954
.sym 49606 sram_bus_dat_w[1]
.sym 49607 slave_sel_r[0]
.sym 49609 spiflash_bus_dat_w[4]
.sym 49610 $abc$60912$n9009
.sym 49611 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49612 spiflash_bus_adr[4]
.sym 49615 $abc$60912$n4865
.sym 49616 picorv32.pcpi_div.divisor[33]
.sym 49617 $abc$60912$n6251
.sym 49618 picorv32.pcpi_div.divisor[53]
.sym 49619 $abc$60912$n8827_1
.sym 49620 storage[2][1]
.sym 49622 picorv32.reg_op2[30]
.sym 49623 picorv32.reg_op1[23]
.sym 49634 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49637 storage[7][4]
.sym 49638 storage[7][5]
.sym 49640 $abc$60912$n8787
.sym 49642 picorv32.pcpi_div.divisor[53]
.sym 49643 picorv32.pcpi_mul.mul_waiting
.sym 49644 storage[2][1]
.sym 49648 $abc$60912$n5309
.sym 49650 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49651 picorv32.pcpi_mul.rs1[4]
.sym 49652 picorv32.reg_op1[3]
.sym 49653 storage[3][4]
.sym 49654 $abc$60912$n5308_1
.sym 49655 storage[6][1]
.sym 49656 picorv32.pcpi_mul.rs1[14]
.sym 49657 picorv32.reg_op1[13]
.sym 49658 $abc$60912$n4926
.sym 49659 picorv32.pcpi_div.divisor[58]
.sym 49660 storage[3][5]
.sym 49661 $abc$60912$n4925
.sym 49665 $abc$60912$n4925
.sym 49669 storage[2][1]
.sym 49670 storage[6][1]
.sym 49671 $abc$60912$n8787
.sym 49672 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49678 $abc$60912$n4926
.sym 49681 picorv32.pcpi_mul.rs1[14]
.sym 49682 picorv32.pcpi_mul.mul_waiting
.sym 49684 picorv32.reg_op1[13]
.sym 49687 picorv32.pcpi_div.divisor[58]
.sym 49688 picorv32.pcpi_div.divisor[53]
.sym 49689 $abc$60912$n5309
.sym 49690 $abc$60912$n5308_1
.sym 49693 picorv32.pcpi_mul.rs1[4]
.sym 49694 picorv32.pcpi_mul.mul_waiting
.sym 49696 picorv32.reg_op1[3]
.sym 49699 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49700 storage[7][4]
.sym 49701 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49702 storage[3][4]
.sym 49705 storage[7][5]
.sym 49706 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 49707 storage[3][5]
.sym 49708 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49709 $abc$60912$n765_$glb_ce
.sym 49710 sys_clk_$glb_clk
.sym 49712 $abc$60912$n6251
.sym 49713 $abc$60912$n5295
.sym 49714 $abc$60912$n4922
.sym 49715 storage_1[6][1]
.sym 49716 $abc$60912$n4926
.sym 49717 storage_1[6][2]
.sym 49718 $abc$60912$n4920
.sym 49719 $abc$60912$n4925
.sym 49720 sys_rst
.sym 49722 picorv32.reg_op2[13]
.sym 49723 sys_rst
.sym 49724 $abc$60912$n4888
.sym 49725 $abc$60912$n11072
.sym 49726 $abc$60912$n6105_1
.sym 49727 $abc$60912$n9019
.sym 49731 picorv32.reg_op1[21]
.sym 49732 sram_bus_dat_w[2]
.sym 49733 $abc$60912$n6197
.sym 49734 $abc$60912$n6197
.sym 49735 basesoc_sram_we[3]
.sym 49736 storage[3][7]
.sym 49738 $abc$60912$n4865
.sym 49739 storage_1[6][2]
.sym 49740 sram_bus_dat_w[5]
.sym 49741 $abc$60912$n5461
.sym 49743 picorv32.pcpi_mul.rs1[3]
.sym 49745 $abc$60912$n7935
.sym 49746 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 49747 picorv32.pcpi_div.divisor[55]
.sym 49754 picorv32.pcpi_div.divisor[55]
.sym 49755 $abc$60912$n4865
.sym 49757 $abc$60912$n6300
.sym 49758 picorv32.pcpi_div.start
.sym 49759 $abc$60912$n6302
.sym 49763 $abc$60912$n5296
.sym 49766 picorv32.pcpi_div.divisor[49]
.sym 49767 picorv32.pcpi_div.divisor[50]
.sym 49769 picorv32.pcpi_div.divisor[51]
.sym 49770 $abc$60912$n6304
.sym 49771 picorv32.pcpi_div.divisor[53]
.sym 49778 $abc$60912$n5295
.sym 49779 picorv32.pcpi_div.divisor[52]
.sym 49780 $abc$60912$n6298
.sym 49786 $abc$60912$n6302
.sym 49787 picorv32.pcpi_div.divisor[52]
.sym 49789 picorv32.pcpi_div.start
.sym 49792 picorv32.pcpi_div.divisor[50]
.sym 49798 picorv32.pcpi_div.divisor[53]
.sym 49799 $abc$60912$n6304
.sym 49801 picorv32.pcpi_div.start
.sym 49807 picorv32.pcpi_div.divisor[49]
.sym 49810 picorv32.pcpi_div.divisor[51]
.sym 49816 picorv32.pcpi_div.divisor[50]
.sym 49817 $abc$60912$n6298
.sym 49818 picorv32.pcpi_div.start
.sym 49822 picorv32.pcpi_div.divisor[51]
.sym 49823 picorv32.pcpi_div.start
.sym 49824 $abc$60912$n6300
.sym 49828 picorv32.pcpi_div.divisor[55]
.sym 49829 picorv32.pcpi_div.divisor[49]
.sym 49830 $abc$60912$n5296
.sym 49831 $abc$60912$n5295
.sym 49832 $abc$60912$n4865
.sym 49833 sys_clk_$glb_clk
.sym 49835 picorv32.pcpi_div.divisor[34]
.sym 49836 picorv32.pcpi_div.divisor[33]
.sym 49837 picorv32.pcpi_div.divisor[53]
.sym 49838 $abc$60912$n4883
.sym 49839 picorv32.pcpi_div.divisor[35]
.sym 49840 picorv32.pcpi_div.divisor[36]
.sym 49841 picorv32.pcpi_div.divisor[37]
.sym 49842 picorv32.pcpi_div.divisor[54]
.sym 49845 $abc$60912$n8788_1
.sym 49846 picorv32.reg_op2[19]
.sym 49847 $abc$60912$n6245
.sym 49849 picorv32.reg_op2[18]
.sym 49851 sram_bus_dat_w[2]
.sym 49852 $abc$60912$n9023
.sym 49853 $abc$60912$n6300
.sym 49854 picorv32.reg_op1[27]
.sym 49855 $abc$60912$n6302
.sym 49856 sram_bus_dat_w[1]
.sym 49858 $abc$60912$n2702
.sym 49859 spiflash_bus_dat_w[28]
.sym 49860 basesoc_sram_we[3]
.sym 49861 storage_1[6][1]
.sym 49863 picorv32.reg_op2[28]
.sym 49864 picorv32.reg_op2[2]
.sym 49865 $abc$60912$n7995
.sym 49867 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 49868 $abc$60912$n7956
.sym 49869 $abc$60912$n5279_1
.sym 49870 picorv32.reg_op1[11]
.sym 49876 picorv32.pcpi_div.divisor[58]
.sym 49879 picorv32.pcpi_div.divisor[48]
.sym 49884 picorv32.pcpi_div.divisor[51]
.sym 49887 $abc$60912$n11032
.sym 49896 picorv32.pcpi_div.divisor[35]
.sym 49899 picorv32.pcpi_div.divisor[59]
.sym 49903 $abc$60912$n5280
.sym 49904 sram_bus_dat_w[3]
.sym 49905 picorv32.pcpi_div.divisor[55]
.sym 49906 picorv32.pcpi_div.divisor[38]
.sym 49907 picorv32.pcpi_div.divisor[54]
.sym 49910 picorv32.pcpi_div.divisor[38]
.sym 49915 picorv32.pcpi_div.divisor[38]
.sym 49916 picorv32.pcpi_div.divisor[35]
.sym 49917 picorv32.pcpi_div.divisor[59]
.sym 49918 $abc$60912$n5280
.sym 49923 picorv32.pcpi_div.divisor[55]
.sym 49928 picorv32.pcpi_div.divisor[58]
.sym 49936 sram_bus_dat_w[3]
.sym 49939 picorv32.pcpi_div.divisor[48]
.sym 49941 picorv32.pcpi_div.divisor[51]
.sym 49942 picorv32.pcpi_div.divisor[54]
.sym 49948 picorv32.pcpi_div.divisor[48]
.sym 49954 picorv32.pcpi_div.divisor[54]
.sym 49955 $abc$60912$n11032
.sym 49956 sys_clk_$glb_clk
.sym 49958 $abc$60912$n4892
.sym 49959 $abc$60912$n6264
.sym 49960 $abc$60912$n7940
.sym 49961 $abc$60912$n5280
.sym 49962 $abc$60912$n7935
.sym 49963 picorv32.pcpi_div.divisor[55]
.sym 49964 picorv32.pcpi_div.divisor[38]
.sym 49965 picorv32.pcpi_div.divisor[32]
.sym 49966 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 49967 $abc$60912$n4783
.sym 49968 $abc$60912$n8789
.sym 49969 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 49971 picorv32.pcpi_div.divisor[62]
.sym 49972 storage_1[8][6]
.sym 49973 $abc$60912$n11032
.sym 49974 $abc$60912$n5137
.sym 49975 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 49976 spiflash_bus_adr[4]
.sym 49977 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 49978 sram_bus_dat_w[2]
.sym 49979 $abc$60912$n6306
.sym 49980 $abc$60912$n6274
.sym 49981 picorv32.reg_op1[19]
.sym 49983 picorv32.reg_op1[13]
.sym 49984 spiflash_bus_dat_w[27]
.sym 49985 $abc$60912$n6278
.sym 49986 spiflash_bus_dat_w[14]
.sym 49987 picorv32.reg_op1[7]
.sym 49988 storage[6][3]
.sym 49989 picorv32.reg_op1[26]
.sym 49990 sram_bus_dat_w[3]
.sym 49991 $abc$60912$n7990
.sym 49992 $abc$60912$n6280
.sym 49999 picorv32.pcpi_div.divisor[58]
.sym 50001 picorv32.pcpi_div.divisor[49]
.sym 50003 storage[15][3]
.sym 50005 $abc$60912$n6261
.sym 50007 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50010 $abc$60912$n4865
.sym 50011 picorv32.pcpi_div.start
.sym 50016 $abc$60912$n6316
.sym 50017 picorv32.pcpi_div.start
.sym 50018 picorv32.pcpi_div.divisor[59]
.sym 50020 $abc$60912$n6314
.sym 50021 storage[13][3]
.sym 50022 picorv32.pcpi_div.divisor[39]
.sym 50024 $abc$60912$n6296
.sym 50025 $abc$60912$n6294
.sym 50026 picorv32.pcpi_div.divisor[48]
.sym 50027 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50030 picorv32.pcpi_div.divisor[32]
.sym 50032 picorv32.pcpi_div.start
.sym 50033 $abc$60912$n6316
.sym 50035 picorv32.pcpi_div.divisor[59]
.sym 50038 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50039 storage[13][3]
.sym 50040 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50041 storage[15][3]
.sym 50044 picorv32.pcpi_div.start
.sym 50045 $abc$60912$n6294
.sym 50046 picorv32.pcpi_div.divisor[48]
.sym 50051 picorv32.pcpi_div.divisor[49]
.sym 50052 picorv32.pcpi_div.start
.sym 50053 $abc$60912$n6296
.sym 50056 picorv32.pcpi_div.start
.sym 50058 picorv32.pcpi_div.divisor[58]
.sym 50059 $abc$60912$n6314
.sym 50064 picorv32.pcpi_div.divisor[39]
.sym 50070 picorv32.pcpi_div.divisor[32]
.sym 50074 picorv32.pcpi_div.start
.sym 50075 picorv32.pcpi_div.divisor[32]
.sym 50077 $abc$60912$n6261
.sym 50078 $abc$60912$n4865
.sym 50079 sys_clk_$glb_clk
.sym 50081 picorv32.pcpi_div.divisor[61]
.sym 50082 $abc$60912$n6611_1
.sym 50083 picorv32.pcpi_div.divisor[40]
.sym 50084 picorv32.pcpi_div.divisor[42]
.sym 50085 picorv32.pcpi_div.divisor[41]
.sym 50086 picorv32.pcpi_div.divisor[56]
.sym 50087 picorv32.pcpi_div.divisor[43]
.sym 50088 picorv32.pcpi_div.divisor[39]
.sym 50089 $abc$60912$n4771
.sym 50090 $abc$60912$n7498
.sym 50091 $abc$60912$n7828_1
.sym 50092 spiflash_bus_dat_w[14]
.sym 50093 $abc$60912$n7290
.sym 50094 $abc$60912$n6262
.sym 50096 $abc$60912$n6298
.sym 50098 spiflash_bus_adr[5]
.sym 50099 $abc$60912$n7939_1
.sym 50100 $abc$60912$n4892
.sym 50101 $abc$60912$n6261
.sym 50102 $abc$60912$n11049
.sym 50103 picorv32.pcpi_div.divisor[62]
.sym 50105 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50106 picorv32.mem_wordsize[0]
.sym 50107 $abc$60912$n8827_1
.sym 50108 picorv32.pcpi_div.divisor[33]
.sym 50109 picorv32.mem_wordsize[2]
.sym 50110 $abc$60912$n6266
.sym 50111 picorv32.mem_wordsize[0]
.sym 50112 sram_bus_dat_w[1]
.sym 50113 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50114 sram_bus_dat_w[0]
.sym 50115 picorv32.reg_op2[30]
.sym 50116 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 50126 picorv32.mem_wordsize[2]
.sym 50129 picorv32.reg_op2[10]
.sym 50130 picorv32.mem_wordsize[0]
.sym 50131 picorv32.reg_op2[26]
.sym 50133 $abc$60912$n4734
.sym 50135 picorv32.reg_op2[28]
.sym 50139 $abc$60912$n6611_1
.sym 50140 picorv32.pcpi_div.divisor[40]
.sym 50141 picorv32.pcpi_div.divisor[42]
.sym 50144 picorv32.pcpi_div.divisor[43]
.sym 50147 $abc$60912$n6607_1
.sym 50150 picorv32.pcpi_div.divisor[41]
.sym 50153 picorv32.reg_op2[2]
.sym 50155 picorv32.reg_op2[28]
.sym 50156 picorv32.mem_wordsize[0]
.sym 50158 $abc$60912$n6611_1
.sym 50161 picorv32.reg_op2[10]
.sym 50162 picorv32.reg_op2[2]
.sym 50163 picorv32.mem_wordsize[0]
.sym 50164 picorv32.mem_wordsize[2]
.sym 50170 picorv32.pcpi_div.divisor[41]
.sym 50176 picorv32.pcpi_div.divisor[40]
.sym 50179 $abc$60912$n6607_1
.sym 50181 picorv32.reg_op2[26]
.sym 50182 picorv32.mem_wordsize[0]
.sym 50188 picorv32.pcpi_div.divisor[43]
.sym 50192 picorv32.pcpi_div.divisor[42]
.sym 50197 picorv32.pcpi_div.divisor[42]
.sym 50198 picorv32.pcpi_div.divisor[40]
.sym 50199 picorv32.pcpi_div.divisor[41]
.sym 50200 picorv32.pcpi_div.divisor[43]
.sym 50201 $abc$60912$n4734
.sym 50202 sys_clk_$glb_clk
.sym 50204 storage[3][0]
.sym 50205 picorv32.reg_op2[19]
.sym 50206 storage[3][6]
.sym 50207 $abc$60912$n6304
.sym 50208 $abc$60912$n8775
.sym 50209 storage[3][2]
.sym 50210 $abc$60912$n8776_1
.sym 50211 $abc$60912$n8799
.sym 50212 storage_1[0][0]
.sym 50213 picorv32.cpuregs_rs1[27]
.sym 50214 $abc$60912$n8828
.sym 50215 $abc$60912$n6290
.sym 50216 picorv32.reg_op2[8]
.sym 50217 spiflash_bus_adr[8]
.sym 50218 $abc$60912$n11050
.sym 50219 $abc$60912$n4734
.sym 50220 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 50222 picorv32.reg_op1[19]
.sym 50223 $abc$60912$n8982
.sym 50224 spiflash_bus_dat_w[25]
.sym 50226 $abc$60912$n6320_1
.sym 50227 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 50228 picorv32.reg_op2[1]
.sym 50229 $abc$60912$n8883_1
.sym 50231 storage_1[6][2]
.sym 50232 sram_bus_dat_w[5]
.sym 50233 $abc$60912$n8776_1
.sym 50234 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50235 $abc$60912$n8803_1
.sym 50236 storage[3][7]
.sym 50237 $abc$60912$n5461
.sym 50238 $abc$60912$n7935
.sym 50239 picorv32.reg_op2[2]
.sym 50245 picorv32.reg_op2[5]
.sym 50246 picorv32.reg_op2[1]
.sym 50247 $abc$60912$n4734
.sym 50248 picorv32.mem_wordsize[0]
.sym 50249 picorv32.reg_op2[4]
.sym 50256 picorv32.mem_wordsize[0]
.sym 50258 picorv32.reg_op2[0]
.sym 50259 sram_bus_dat_w[3]
.sym 50260 picorv32.reg_op2[9]
.sym 50261 picorv32.reg_op2[20]
.sym 50263 $abc$60912$n5942
.sym 50264 $abc$60912$n8983
.sym 50266 picorv32.reg_op2[14]
.sym 50269 picorv32.mem_wordsize[2]
.sym 50270 $abc$60912$n6262
.sym 50274 picorv32.reg_op2[8]
.sym 50275 picorv32.reg_op2[13]
.sym 50276 picorv32.reg_op2[6]
.sym 50280 picorv32.reg_op2[4]
.sym 50284 sram_bus_dat_w[3]
.sym 50290 picorv32.mem_wordsize[0]
.sym 50291 picorv32.mem_wordsize[2]
.sym 50292 picorv32.reg_op2[6]
.sym 50293 picorv32.reg_op2[14]
.sym 50297 $abc$60912$n6262
.sym 50298 $abc$60912$n8983
.sym 50299 picorv32.reg_op2[20]
.sym 50302 picorv32.reg_op2[0]
.sym 50303 picorv32.mem_wordsize[2]
.sym 50304 picorv32.reg_op2[8]
.sym 50305 picorv32.mem_wordsize[0]
.sym 50308 picorv32.mem_wordsize[2]
.sym 50309 picorv32.reg_op2[5]
.sym 50310 picorv32.reg_op2[13]
.sym 50311 picorv32.mem_wordsize[0]
.sym 50314 $abc$60912$n5942
.sym 50320 picorv32.reg_op2[1]
.sym 50321 picorv32.reg_op2[9]
.sym 50322 picorv32.mem_wordsize[2]
.sym 50323 picorv32.mem_wordsize[0]
.sym 50324 $abc$60912$n4734
.sym 50325 sys_clk_$glb_clk
.sym 50327 $abc$60912$n8800_1
.sym 50328 storage[6][7]
.sym 50329 storage[6][0]
.sym 50330 storage[6][5]
.sym 50331 $abc$60912$n7990
.sym 50332 storage[6][2]
.sym 50333 storage[6][3]
.sym 50334 $abc$60912$n7833
.sym 50335 spiflash_bus_dat_w[8]
.sym 50336 $abc$60912$n11050
.sym 50337 picorv32.reg_op2[18]
.sym 50338 spiflash_bus_dat_w[8]
.sym 50339 sram_bus_dat_w[6]
.sym 50341 spiflash_bus_dat_w[13]
.sym 50342 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 50343 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 50344 sram_bus_dat_w[6]
.sym 50345 picorv32.reg_op2[4]
.sym 50346 picorv32.reg_op2[7]
.sym 50347 picorv32.reg_op2[7]
.sym 50348 sram_bus_dat_w[2]
.sym 50349 spiflash_bus_dat_w[8]
.sym 50350 $abc$60912$n7994
.sym 50351 picorv32.reg_op1[11]
.sym 50352 picorv32.reg_op2[2]
.sym 50353 $abc$60912$n7995
.sym 50354 picorv32.reg_op2[28]
.sym 50355 $abc$60912$n8984
.sym 50356 picorv32.reg_op2[21]
.sym 50357 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50358 $abc$60912$n8870_1
.sym 50359 $abc$60912$n8889_1
.sym 50360 $abc$60912$n7941
.sym 50361 $abc$60912$n7956
.sym 50362 $abc$60912$n4475
.sym 50368 $abc$60912$n7956
.sym 50369 $abc$60912$n8871_1
.sym 50370 picorv32.reg_op2[2]
.sym 50373 storage[7][7]
.sym 50377 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50378 $abc$60912$n8852_1
.sym 50379 $abc$60912$n11015
.sym 50381 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50383 $abc$60912$n7955
.sym 50384 sram_bus_dat_w[7]
.sym 50385 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50387 $abc$60912$n7832_1
.sym 50388 picorv32.reg_op2[1]
.sym 50391 picorv32.reg_op2[19]
.sym 50395 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50396 storage[3][7]
.sym 50397 sram_bus_dat_w[0]
.sym 50398 picorv32.reg_op2[18]
.sym 50399 $abc$60912$n7833
.sym 50402 picorv32.reg_op2[18]
.sym 50407 $abc$60912$n7832_1
.sym 50408 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50409 $abc$60912$n8852_1
.sym 50410 $abc$60912$n7833
.sym 50413 picorv32.reg_op2[1]
.sym 50415 picorv32.reg_op2[2]
.sym 50419 storage[7][7]
.sym 50420 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50421 storage[3][7]
.sym 50422 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50427 sram_bus_dat_w[0]
.sym 50434 sram_bus_dat_w[7]
.sym 50440 picorv32.reg_op2[19]
.sym 50443 $abc$60912$n8871_1
.sym 50444 $abc$60912$n7956
.sym 50445 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50446 $abc$60912$n7955
.sym 50447 $abc$60912$n11015
.sym 50448 sys_clk_$glb_clk
.sym 50450 $abc$60912$n6637
.sym 50451 $abc$60912$n6643_1
.sym 50452 $abc$60912$n6639
.sym 50453 $abc$60912$n6708_1
.sym 50454 $abc$60912$n6644_1
.sym 50455 $abc$60912$n6638
.sym 50456 storage_1[2][7]
.sym 50457 $abc$60912$n6646_1
.sym 50458 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 50459 $abc$60912$n5942
.sym 50460 slave_sel[2]
.sym 50461 $abc$60912$n4530
.sym 50462 sram_bus_dat_w[2]
.sym 50463 picorv32.reg_op2[28]
.sym 50464 picorv32.reg_op2[2]
.sym 50465 picorv32.reg_op1[30]
.sym 50466 sram_bus_dat_w[2]
.sym 50467 picorv32.reg_op2[28]
.sym 50468 $abc$60912$n5461
.sym 50469 $abc$60912$n8965
.sym 50470 $abc$60912$n11033
.sym 50471 picorv32.reg_op2[3]
.sym 50472 $abc$60912$n4532
.sym 50473 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 50474 picorv32.reg_op1[10]
.sym 50475 $abc$60912$n6647_1
.sym 50476 storage[6][5]
.sym 50477 sram_bus_dat_w[3]
.sym 50478 $abc$60912$n7990
.sym 50479 sram_bus_dat_w[5]
.sym 50480 storage[6][3]
.sym 50481 $abc$60912$n8791_1
.sym 50482 picorv32.reg_op1[13]
.sym 50483 picorv32.reg_op1[7]
.sym 50484 storage[2][5]
.sym 50485 picorv32.reg_op1[26]
.sym 50491 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50492 storage_1[2][2]
.sym 50493 $abc$60912$n11009
.sym 50495 $abc$60912$n6099_1
.sym 50496 sram_bus_dat_w[7]
.sym 50497 $abc$60912$n8792
.sym 50498 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50499 $abc$60912$n8800_1
.sym 50500 sram_bus_dat_w[1]
.sym 50501 storage_1[6][2]
.sym 50502 storage[0][1]
.sym 50503 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50504 $abc$60912$n4506
.sym 50505 $abc$60912$n8791_1
.sym 50506 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50507 $abc$60912$n8804
.sym 50509 storage[4][1]
.sym 50510 $abc$60912$n7935
.sym 50512 $abc$60912$n8788_1
.sym 50517 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50518 $abc$60912$n8870_1
.sym 50520 $abc$60912$n7941
.sym 50521 $abc$60912$n6106_1
.sym 50522 $abc$60912$n4475
.sym 50524 $abc$60912$n4475
.sym 50525 $abc$60912$n6106_1
.sym 50526 $abc$60912$n6099_1
.sym 50530 storage_1[2][2]
.sym 50531 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50532 storage_1[6][2]
.sym 50533 $abc$60912$n8870_1
.sym 50538 sram_bus_dat_w[1]
.sym 50542 $abc$60912$n8791_1
.sym 50543 storage[4][1]
.sym 50544 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50545 storage[0][1]
.sym 50548 $abc$60912$n4506
.sym 50549 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 50550 $abc$60912$n7941
.sym 50551 $abc$60912$n7935
.sym 50554 sram_bus_dat_w[7]
.sym 50560 $abc$60912$n8804
.sym 50561 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50562 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50563 $abc$60912$n8800_1
.sym 50566 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50567 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50568 $abc$60912$n8788_1
.sym 50569 $abc$60912$n8792
.sym 50570 $abc$60912$n11009
.sym 50571 sys_clk_$glb_clk
.sym 50573 $abc$60912$n6705_1
.sym 50574 $abc$60912$n6641
.sym 50575 $abc$60912$n6761_1
.sym 50576 $abc$60912$n6704_1
.sym 50577 $abc$60912$n8669
.sym 50578 $abc$60912$n6640
.sym 50579 $abc$60912$n6642
.sym 50580 csrbank3_ev_enable0_w
.sym 50581 picorv32.reg_op1[0]
.sym 50582 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 50583 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 50584 picorv32.reg_op1[0]
.sym 50585 spiflash_bus_adr[2]
.sym 50586 $abc$60912$n11030
.sym 50587 $abc$60912$n10635
.sym 50588 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 50589 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 50590 picorv32.reg_op2[0]
.sym 50592 picorv32.reg_op1[25]
.sym 50593 $abc$60912$n8792
.sym 50594 picorv32.reg_op2[0]
.sym 50595 $abc$60912$n6636
.sym 50596 storage_1[2][2]
.sym 50598 picorv32.reg_op2[26]
.sym 50599 $abc$60912$n4532
.sym 50600 picorv32.mem_wordsize[2]
.sym 50601 picorv32.reg_op1[5]
.sym 50602 $abc$60912$n8813
.sym 50603 sram_bus_dat_w[0]
.sym 50604 storage[4][7]
.sym 50605 $abc$60912$n6686_1
.sym 50606 picorv32.reg_op1[23]
.sym 50607 $abc$60912$n8827_1
.sym 50608 picorv32.reg_op2[2]
.sym 50614 picorv32.reg_op2[14]
.sym 50617 $abc$60912$n8990
.sym 50618 storage_1[6][7]
.sym 50619 $abc$60912$n8882_1
.sym 50620 storage_1[6][5]
.sym 50621 $abc$60912$n6262
.sym 50622 picorv32.reg_op2[26]
.sym 50623 picorv32.reg_op2[27]
.sym 50625 storage_1[2][5]
.sym 50626 $abc$60912$n8977
.sym 50627 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 50628 storage_1[2][7]
.sym 50629 $abc$60912$n8989
.sym 50633 spiflash_miso
.sym 50638 sys_rst
.sym 50640 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50641 $abc$60912$n4702
.sym 50643 spiflash_bitbang_en_storage_full
.sym 50644 spiflash_i
.sym 50647 picorv32.reg_op2[14]
.sym 50648 $abc$60912$n6262
.sym 50650 $abc$60912$n8977
.sym 50653 picorv32.reg_op2[26]
.sym 50654 $abc$60912$n8989
.sym 50655 $abc$60912$n6262
.sym 50659 storage_1[6][5]
.sym 50660 $abc$60912$n8882_1
.sym 50661 storage_1[2][5]
.sym 50662 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50665 spiflash_i
.sym 50667 sys_rst
.sym 50674 spiflash_miso
.sym 50678 spiflash_bitbang_en_storage_full
.sym 50683 picorv32.reg_op2[27]
.sym 50684 $abc$60912$n6262
.sym 50686 $abc$60912$n8990
.sym 50689 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50690 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 50691 storage_1[2][7]
.sym 50692 storage_1[6][7]
.sym 50693 $abc$60912$n4702
.sym 50694 sys_clk_$glb_clk
.sym 50695 sys_rst_$glb_sr
.sym 50696 $abc$60912$n6647_1
.sym 50697 $abc$60912$n6710_1
.sym 50698 $abc$60912$n6645_1
.sym 50699 $abc$60912$n6648_1
.sym 50700 $abc$60912$n6284
.sym 50701 $abc$60912$n8670_1
.sym 50702 $abc$60912$n8812_1
.sym 50703 storage[12][7]
.sym 50704 $abc$60912$n7339_1
.sym 50706 $abc$60912$n94
.sym 50707 $abc$60912$n7339_1
.sym 50709 $abc$60912$n8982
.sym 50710 picorv32.reg_op2[3]
.sym 50711 $abc$60912$n6704_1
.sym 50712 $abc$60912$n5559
.sym 50713 storage_1[2][5]
.sym 50714 spiflash_bus_adr[8]
.sym 50715 picorv32.reg_op1[15]
.sym 50716 storage_1[6][5]
.sym 50717 $abc$60912$n6794_1
.sym 50718 picorv32.reg_op2[14]
.sym 50719 picorv32.reg_op2[6]
.sym 50720 picorv32.reg_op2[1]
.sym 50721 $abc$60912$n8883_1
.sym 50722 $abc$60912$n6704_1
.sym 50723 sram_bus_dat_w[5]
.sym 50724 picorv32.reg_op2[2]
.sym 50725 $abc$60912$n5316_1
.sym 50726 $abc$60912$n11017
.sym 50727 picorv32.reg_op2[7]
.sym 50728 $abc$60912$n6110_1
.sym 50729 $abc$60912$n5461
.sym 50730 slave_sel_r[0]
.sym 50731 picorv32.reg_op2[1]
.sym 50737 $abc$60912$n8816
.sym 50738 picorv32.reg_op2[16]
.sym 50739 $abc$60912$n4498
.sym 50740 spiflash_i
.sym 50741 $abc$60912$n6729_1
.sym 50742 $abc$60912$n8673_1
.sym 50743 $abc$60912$n8980
.sym 50744 picorv32.reg_op1[4]
.sym 50745 picorv32.reg_op2[17]
.sym 50746 $abc$60912$n5461
.sym 50747 $abc$60912$n6723_1
.sym 50748 storage[6][5]
.sym 50751 $abc$60912$n8979
.sym 50752 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50753 $abc$60912$n3
.sym 50754 $abc$60912$n8812_1
.sym 50755 slave_sel[2]
.sym 50756 storage[2][5]
.sym 50758 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50759 $abc$60912$n6262
.sym 50762 picorv32.reg_op2[3]
.sym 50763 picorv32.reg_op1[3]
.sym 50764 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50766 picorv32.reg_op2[0]
.sym 50767 $abc$60912$n8827_1
.sym 50770 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50771 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50772 $abc$60912$n8816
.sym 50773 $abc$60912$n8812_1
.sym 50776 $abc$60912$n8979
.sym 50777 $abc$60912$n6262
.sym 50778 picorv32.reg_op2[16]
.sym 50783 spiflash_i
.sym 50784 slave_sel[2]
.sym 50791 $abc$60912$n3
.sym 50794 picorv32.reg_op2[0]
.sym 50795 picorv32.reg_op1[3]
.sym 50796 $abc$60912$n5461
.sym 50797 picorv32.reg_op1[4]
.sym 50800 $abc$60912$n8673_1
.sym 50801 $abc$60912$n6729_1
.sym 50802 $abc$60912$n6723_1
.sym 50803 picorv32.reg_op2[3]
.sym 50806 $abc$60912$n6262
.sym 50808 $abc$60912$n8980
.sym 50809 picorv32.reg_op2[17]
.sym 50812 storage[2][5]
.sym 50813 storage[6][5]
.sym 50814 $abc$60912$n8827_1
.sym 50815 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 50816 $abc$60912$n4498
.sym 50817 sys_clk_$glb_clk
.sym 50819 $abc$60912$n6135_1
.sym 50820 spiflash_bitbang_en_storage_full
.sym 50821 $abc$60912$n6768_1
.sym 50822 $abc$60912$n6676_1
.sym 50823 $abc$60912$n6684_1
.sym 50824 $abc$60912$n6688_1
.sym 50825 $abc$60912$n6770_1
.sym 50826 $abc$60912$n6689_1
.sym 50827 picorv32.alu_out_q[14]
.sym 50828 picorv32.reg_op2[26]
.sym 50829 picorv32.reg_op2[26]
.sym 50830 basesoc_uart_phy_tx_reg[5]
.sym 50831 picorv32.reg_op2[4]
.sym 50833 $abc$60912$n8674_1
.sym 50834 picorv32.reg_op2[4]
.sym 50835 $abc$60912$n6294
.sym 50836 sram_bus_dat_w[2]
.sym 50837 $abc$60912$n7951_1
.sym 50838 picorv32.reg_op2[17]
.sym 50839 $abc$60912$n8980
.sym 50841 picorv32.reg_op2[17]
.sym 50842 spiflash_bus_adr[5]
.sym 50843 picorv32.reg_op1[11]
.sym 50845 $abc$60912$n6725_1
.sym 50846 $abc$60912$n8984
.sym 50847 basesoc_uart_phy_tx_reg[5]
.sym 50848 $abc$60912$n5315_1
.sym 50849 picorv32.reg_op1[17]
.sym 50850 picorv32.reg_op2[28]
.sym 50851 $abc$60912$n8916_1
.sym 50852 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50853 $abc$60912$n6136
.sym 50854 $abc$60912$n6718_1
.sym 50861 slave_sel_r[2]
.sym 50862 $abc$60912$n11030
.sym 50863 storage[15][2]
.sym 50864 spiflash_sr[8]
.sym 50865 $abc$60912$n6727
.sym 50866 slave_sel_r[0]
.sym 50867 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50868 picorv32.reg_op1[6]
.sym 50870 sram_bus_dat_w[2]
.sym 50871 storage[13][2]
.sym 50873 $abc$60912$n4475
.sym 50874 $abc$60912$n6115_1
.sym 50875 picorv32.reg_op1[5]
.sym 50876 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50877 $abc$60912$n6686_1
.sym 50878 picorv32.reg_op2[2]
.sym 50879 $abc$60912$n6724_1
.sym 50880 picorv32.reg_op2[1]
.sym 50886 $abc$60912$n6725_1
.sym 50887 picorv32.reg_op2[0]
.sym 50888 $abc$60912$n6110_1
.sym 50891 $abc$60912$n6109_1
.sym 50894 $abc$60912$n6727
.sym 50895 picorv32.reg_op2[2]
.sym 50896 $abc$60912$n6724_1
.sym 50899 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50900 storage[13][2]
.sym 50901 storage[15][2]
.sym 50902 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 50906 $abc$60912$n6724_1
.sym 50907 picorv32.reg_op2[2]
.sym 50908 $abc$60912$n6725_1
.sym 50911 sram_bus_dat_w[2]
.sym 50917 picorv32.reg_op1[5]
.sym 50919 picorv32.reg_op2[0]
.sym 50920 picorv32.reg_op1[6]
.sym 50923 $abc$60912$n6727
.sym 50924 picorv32.reg_op2[1]
.sym 50925 $abc$60912$n6686_1
.sym 50926 picorv32.reg_op2[2]
.sym 50929 slave_sel_r[0]
.sym 50930 $abc$60912$n6110_1
.sym 50931 $abc$60912$n6109_1
.sym 50932 $abc$60912$n6115_1
.sym 50935 slave_sel_r[2]
.sym 50936 spiflash_sr[8]
.sym 50938 $abc$60912$n4475
.sym 50939 $abc$60912$n11030
.sym 50940 sys_clk_$glb_clk
.sym 50942 $abc$60912$n6677_1
.sym 50943 basesoc_uart_phy_tx_reg[6]
.sym 50944 $abc$60912$n6685_1
.sym 50945 $abc$60912$n6679_1
.sym 50946 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 50947 $abc$60912$n6687_1
.sym 50948 $abc$60912$n6750_1
.sym 50949 basesoc_uart_phy_tx_reg[4]
.sym 50950 $abc$60912$n5212
.sym 50951 picorv32.reg_op1[12]
.sym 50952 picorv32.reg_op1[12]
.sym 50953 $abc$60912$n2699
.sym 50954 picorv32.reg_op1[6]
.sym 50955 $abc$60912$n8965
.sym 50956 picorv32.reg_op2[31]
.sym 50957 $abc$60912$n4475
.sym 50958 picorv32.reg_op2[2]
.sym 50959 spiflash_bus_adr[4]
.sym 50960 spiflash_bitbang_en_storage_full
.sym 50961 $abc$60912$n8103
.sym 50962 $abc$60912$n6115_1
.sym 50963 $abc$60912$n4690
.sym 50964 $abc$60912$n6829
.sym 50965 $abc$60912$n6768_1
.sym 50966 sram_bus_dat_w[5]
.sym 50967 $abc$60912$n6137_1
.sym 50968 storage[2][5]
.sym 50969 sram_bus_dat_w[3]
.sym 50970 storage[12][7]
.sym 50971 picorv32.reg_op1[13]
.sym 50973 picorv32.reg_op1[31]
.sym 50974 picorv32.reg_op1[2]
.sym 50975 picorv32.reg_op1[22]
.sym 50976 picorv32.reg_op1[18]
.sym 50977 picorv32.reg_op1[26]
.sym 50983 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 50984 picorv32.reg_op2[0]
.sym 50987 $abc$60912$n6682_1
.sym 50989 slave_sel_r[0]
.sym 50993 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 50994 $abc$60912$n11049
.sym 50995 $abc$60912$n5316_1
.sym 50997 picorv32.reg_op2[1]
.sym 50998 $abc$60912$n5317_1
.sym 51000 $abc$60912$n6680_1
.sym 51001 picorv32.reg_op2[1]
.sym 51003 picorv32.reg_op1[11]
.sym 51004 $abc$60912$n5322
.sym 51005 $abc$60912$n8832
.sym 51008 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 51009 $abc$60912$n8828
.sym 51010 $abc$60912$n6679_1
.sym 51012 $abc$60912$n6687_1
.sym 51013 picorv32.reg_op1[12]
.sym 51014 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 51016 slave_sel_r[0]
.sym 51017 $abc$60912$n5316_1
.sym 51018 $abc$60912$n5317_1
.sym 51019 $abc$60912$n5322
.sym 51022 picorv32.reg_op2[0]
.sym 51024 picorv32.reg_op1[12]
.sym 51025 picorv32.reg_op1[11]
.sym 51028 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 51034 $abc$60912$n6680_1
.sym 51035 picorv32.reg_op2[1]
.sym 51037 $abc$60912$n6682_1
.sym 51040 picorv32.reg_op2[1]
.sym 51041 $abc$60912$n6680_1
.sym 51042 $abc$60912$n6679_1
.sym 51047 $abc$60912$n6687_1
.sym 51048 picorv32.reg_op2[1]
.sym 51049 $abc$60912$n6679_1
.sym 51052 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51053 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51054 $abc$60912$n8832
.sym 51055 $abc$60912$n8828
.sym 51059 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 51062 $abc$60912$n11049
.sym 51063 sys_clk_$glb_clk
.sym 51065 storage[2][3]
.sym 51066 $abc$60912$n6751
.sym 51067 $abc$60912$n6670_1
.sym 51068 $abc$60912$n8916_1
.sym 51069 $abc$60912$n6672_1
.sym 51070 $abc$60912$n6718_1
.sym 51071 $abc$60912$n6674_1
.sym 51072 storage[2][5]
.sym 51073 $abc$60912$n5942
.sym 51074 picorv32.reg_op2[8]
.sym 51075 picorv32.reg_op2[8]
.sym 51076 $abc$60912$n15
.sym 51077 picorv32.reg_op2[8]
.sym 51078 picorv32.reg_op2[0]
.sym 51079 picorv32.reg_op1[9]
.sym 51080 $abc$60912$n4573
.sym 51081 $abc$60912$n8985
.sym 51083 $abc$60912$n6788_1
.sym 51084 $abc$60912$n7784_1
.sym 51085 slave_sel_r[0]
.sym 51086 $abc$60912$n4573
.sym 51087 $abc$60912$n6675_1
.sym 51088 picorv32.reg_op1[0]
.sym 51090 storage[15][5]
.sym 51092 picorv32.mem_wordsize[2]
.sym 51093 $abc$60912$n5077_1
.sym 51094 $abc$60912$n8813
.sym 51095 picorv32.reg_op2[3]
.sym 51096 $abc$60912$n4532
.sym 51097 $abc$60912$n6750_1
.sym 51098 picorv32.reg_op1[23]
.sym 51099 sram_bus_dat_w[1]
.sym 51100 $abc$60912$n10650
.sym 51106 sram_bus_dat_w[1]
.sym 51107 picorv32.reg_op1[16]
.sym 51108 $abc$60912$n8845_1
.sym 51109 picorv32.reg_op1[15]
.sym 51110 storage[9][6]
.sym 51111 storage[9][2]
.sym 51114 picorv32.reg_op2[1]
.sym 51117 $abc$60912$n4688
.sym 51118 storage[11][6]
.sym 51121 picorv32.reg_op1[17]
.sym 51125 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51126 picorv32.reg_op2[0]
.sym 51127 $abc$60912$n6671_1
.sym 51128 storage[11][2]
.sym 51130 picorv32.reg_op1[14]
.sym 51131 picorv32.reg_op1[13]
.sym 51133 $abc$60912$n6683_1
.sym 51134 $abc$60912$n6682_1
.sym 51136 picorv32.reg_op1[18]
.sym 51137 $abc$60912$n8805
.sym 51141 sram_bus_dat_w[1]
.sym 51145 picorv32.reg_op2[1]
.sym 51147 $abc$60912$n6671_1
.sym 51148 $abc$60912$n6683_1
.sym 51151 $abc$60912$n8845_1
.sym 51152 storage[11][6]
.sym 51153 storage[9][6]
.sym 51154 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51157 picorv32.reg_op1[15]
.sym 51158 picorv32.reg_op2[0]
.sym 51159 picorv32.reg_op1[16]
.sym 51163 picorv32.reg_op1[13]
.sym 51165 picorv32.reg_op2[0]
.sym 51166 picorv32.reg_op1[14]
.sym 51169 picorv32.reg_op1[18]
.sym 51170 picorv32.reg_op2[0]
.sym 51172 picorv32.reg_op1[17]
.sym 51175 storage[11][2]
.sym 51176 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51177 $abc$60912$n8805
.sym 51178 storage[9][2]
.sym 51181 picorv32.reg_op2[1]
.sym 51182 $abc$60912$n6683_1
.sym 51183 $abc$60912$n6682_1
.sym 51185 $abc$60912$n4688
.sym 51186 sys_clk_$glb_clk
.sym 51187 sys_rst_$glb_sr
.sym 51188 picorv32.pcpi_mul.rs1[31]
.sym 51189 $abc$60912$n8853_1
.sym 51190 $abc$60912$n5614
.sym 51191 $abc$60912$n8854_1
.sym 51192 picorv32.pcpi_mul.rs1[8]
.sym 51193 picorv32.pcpi_mul.rs1[9]
.sym 51194 $abc$60912$n8912_1
.sym 51195 picorv32.pcpi_mul.rs1[32]
.sym 51196 sys_rst
.sym 51197 picorv32.reg_op1[16]
.sym 51199 sys_rst
.sym 51200 picorv32.reg_op2[1]
.sym 51201 $abc$60912$n8974
.sym 51202 $abc$60912$n4518
.sym 51203 $abc$60912$n8115
.sym 51205 picorv32.reg_op1[21]
.sym 51206 picorv32.reg_op1[19]
.sym 51207 $abc$60912$n8983
.sym 51209 $abc$60912$n11008
.sym 51210 $abc$60912$n5324
.sym 51211 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 51212 csrbank1_scratch1_w[3]
.sym 51213 sram_bus_dat_w[5]
.sym 51214 slave_sel_r[0]
.sym 51215 basesoc_uart_phy_tx_reg[4]
.sym 51216 $abc$60912$n8462
.sym 51217 $abc$60912$n5316_1
.sym 51218 $abc$60912$n11017
.sym 51219 sram_bus_dat_w[5]
.sym 51220 picorv32.reg_op2[2]
.sym 51221 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 51222 sram_bus_adr[3]
.sym 51223 $abc$60912$n8848_1
.sym 51229 $abc$60912$n8914_1
.sym 51230 $abc$60912$n4532
.sym 51231 basesoc_uart_phy_tx_reg[4]
.sym 51232 $abc$60912$n8777
.sym 51233 $abc$60912$n7839
.sym 51234 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51235 $abc$60912$n8806_1
.sym 51237 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51238 $abc$60912$n4532
.sym 51240 $abc$60912$n8906_1
.sym 51241 $abc$60912$n8829
.sym 51242 $abc$60912$n7838_1
.sym 51243 basesoc_uart_phy_tx_reg[1]
.sym 51244 $abc$60912$n8780
.sym 51245 $abc$60912$n8776_1
.sym 51247 $abc$60912$n8808
.sym 51248 $abc$60912$n8854_1
.sym 51249 $abc$60912$n7834_1
.sym 51250 $abc$60912$n7828_1
.sym 51251 sys_rst
.sym 51253 basesoc_uart_phy_tx_reg[6]
.sym 51254 $abc$60912$n8813
.sym 51256 $abc$60912$n4530
.sym 51257 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51259 $abc$60912$n8912_1
.sym 51260 sram_bus_dat_w[5]
.sym 51262 $abc$60912$n4532
.sym 51263 basesoc_uart_phy_tx_reg[6]
.sym 51264 $abc$60912$n8914_1
.sym 51265 $abc$60912$n8829
.sym 51268 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51269 $abc$60912$n8808
.sym 51270 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51271 $abc$60912$n8806_1
.sym 51274 sram_bus_dat_w[5]
.sym 51276 sys_rst
.sym 51280 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51281 $abc$60912$n8780
.sym 51282 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51283 $abc$60912$n8776_1
.sym 51286 $abc$60912$n7838_1
.sym 51287 $abc$60912$n8854_1
.sym 51288 $abc$60912$n7839
.sym 51289 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51292 $abc$60912$n4532
.sym 51293 basesoc_uart_phy_tx_reg[4]
.sym 51294 $abc$60912$n8912_1
.sym 51295 $abc$60912$n8813
.sym 51298 $abc$60912$n7834_1
.sym 51299 $abc$60912$n7828_1
.sym 51300 $abc$60912$n4532
.sym 51301 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51304 $abc$60912$n8777
.sym 51305 $abc$60912$n4532
.sym 51306 basesoc_uart_phy_tx_reg[1]
.sym 51307 $abc$60912$n8906_1
.sym 51308 $abc$60912$n4530
.sym 51309 sys_clk_$glb_clk
.sym 51310 sys_rst_$glb_sr
.sym 51311 storage_1[6][6]
.sym 51312 storage[9][1]
.sym 51313 $abc$60912$n8834_1
.sym 51314 storage_1[6][3]
.sym 51315 $abc$60912$n8875_1
.sym 51316 $abc$60912$n8014_1
.sym 51317 $abc$60912$n8836_1
.sym 51318 slave_sel_r[0]
.sym 51319 picorv32.reg_op2[19]
.sym 51320 picorv32.reg_op1[10]
.sym 51323 spiflash_bus_adr[1]
.sym 51324 $abc$60912$n8989
.sym 51325 picorv32.reg_op2[27]
.sym 51326 $abc$60912$n8906_1
.sym 51327 picorv32.reg_op2[27]
.sym 51328 $abc$60912$n8990
.sym 51329 picorv32.reg_op1[8]
.sym 51330 spiflash_bus_adr[1]
.sym 51331 basesoc_uart_phy_tx_reg[1]
.sym 51332 $abc$60912$n6902_1
.sym 51334 $abc$60912$n5251
.sym 51335 basesoc_counter[1]
.sym 51336 $abc$60912$n15
.sym 51337 $abc$60912$n6136
.sym 51338 basesoc_uart_phy_tx_reg[5]
.sym 51339 picorv32.reg_op2[20]
.sym 51340 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51341 csrbank1_scratch3_w[6]
.sym 51342 sram_bus_dat_w[0]
.sym 51343 $abc$60912$n8916_1
.sym 51344 basesoc_uart_phy_tx_reg[7]
.sym 51345 slave_sel_r[2]
.sym 51346 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51352 $abc$60912$n8834_1
.sym 51354 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51355 storage[15][1]
.sym 51357 sram_bus_dat_w[2]
.sym 51359 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51360 storage[15][5]
.sym 51361 $abc$60912$n8793
.sym 51362 $abc$60912$n8794_1
.sym 51363 $abc$60912$n11033
.sym 51365 $abc$60912$n8796
.sym 51366 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51369 storage[9][1]
.sym 51370 $abc$60912$n5083_1
.sym 51371 sram_bus_dat_w[1]
.sym 51372 storage[13][1]
.sym 51377 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51379 storage[13][5]
.sym 51381 storage[11][1]
.sym 51382 $abc$60912$n8836_1
.sym 51385 $abc$60912$n8834_1
.sym 51386 $abc$60912$n8836_1
.sym 51387 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51388 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51391 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51392 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51393 storage[15][1]
.sym 51394 storage[13][1]
.sym 51397 $abc$60912$n8793
.sym 51398 storage[9][1]
.sym 51399 storage[11][1]
.sym 51400 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51403 sram_bus_dat_w[2]
.sym 51409 $abc$60912$n8796
.sym 51410 $abc$60912$n8794_1
.sym 51411 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 51412 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 51417 sram_bus_dat_w[1]
.sym 51421 $abc$60912$n5083_1
.sym 51427 storage[15][5]
.sym 51428 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 51429 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 51430 storage[13][5]
.sym 51431 $abc$60912$n11033
.sym 51432 sys_clk_$glb_clk
.sym 51434 $abc$60912$n8589_1
.sym 51435 $abc$60912$n5616
.sym 51436 $abc$60912$n5316_1
.sym 51437 storage[13][5]
.sym 51438 storage[13][1]
.sym 51439 $abc$60912$n6152
.sym 51440 $abc$60912$n8590_1
.sym 51441 $abc$60912$n6136
.sym 51442 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 51443 spiflash_bus_dat_w[20]
.sym 51444 $abc$60912$n8789
.sym 51446 $abc$60912$n6650_1
.sym 51447 picorv32.reg_op2[15]
.sym 51449 spiflash_bus_dat_w[20]
.sym 51451 spiflash_bus_adr[4]
.sym 51452 $abc$60912$n4498
.sym 51453 $abc$60912$n8163
.sym 51454 $abc$60912$n10656
.sym 51455 $abc$60912$n11056
.sym 51456 $abc$60912$n7839
.sym 51457 spiflash_bus_dat_w[23]
.sym 51458 sram_bus_dat_w[5]
.sym 51459 csrbank1_bus_errors0_w[5]
.sym 51460 storage[11][5]
.sym 51461 storage_1[2][3]
.sym 51462 sram_bus_dat_w[6]
.sym 51463 storage_1[2][6]
.sym 51464 $abc$60912$n4492
.sym 51465 $abc$60912$n8789
.sym 51466 picorv32.reg_op2[26]
.sym 51467 $abc$60912$n5083_1
.sym 51468 $abc$60912$n5078
.sym 51469 $abc$60912$n8836_1
.sym 51477 $abc$60912$n11020
.sym 51479 picorv32.reg_op2[1]
.sym 51481 $abc$60912$n5083_1
.sym 51485 $abc$60912$n8834_1
.sym 51488 sram_bus_dat_w[6]
.sym 51490 sram_bus_dat_w[5]
.sym 51492 $abc$60912$n5537
.sym 51493 $abc$60912$n94
.sym 51502 sram_bus_dat_w[0]
.sym 51505 $abc$60912$n4592
.sym 51511 $abc$60912$n8834_1
.sym 51515 picorv32.reg_op2[1]
.sym 51521 $abc$60912$n4592
.sym 51527 $abc$60912$n5083_1
.sym 51529 $abc$60912$n94
.sym 51534 sram_bus_dat_w[5]
.sym 51539 sram_bus_dat_w[0]
.sym 51545 $abc$60912$n5537
.sym 51551 sram_bus_dat_w[6]
.sym 51554 $abc$60912$n11020
.sym 51555 sys_clk_$glb_clk
.sym 51557 $abc$60912$n8600
.sym 51558 csrbank1_bus_errors0_w[5]
.sym 51559 sram_bus_dat_w[1]
.sym 51560 csrbank1_scratch3_w[6]
.sym 51561 $abc$60912$n8595_1
.sym 51562 $abc$60912$n5575
.sym 51563 $abc$60912$n5620
.sym 51564 $abc$60912$n48
.sym 51566 $abc$60912$n4549
.sym 51569 storage[8][4]
.sym 51570 spiflash_sr[11]
.sym 51571 picorv32.instr_sub
.sym 51572 csrbank1_bus_errors1_w[3]
.sym 51574 $abc$60912$n6653_1
.sym 51576 picorv32.reg_op2[23]
.sym 51578 picorv32.reg_op1[24]
.sym 51579 spiflash_bus_adr[9]
.sym 51580 $abc$60912$n6653_1
.sym 51581 $abc$60912$n10650
.sym 51582 basesoc_sram_we[2]
.sym 51583 picorv32.reg_op2[20]
.sym 51584 csrbank1_bus_errors1_w[6]
.sym 51585 csrbank1_bus_errors1_w[4]
.sym 51586 sys_rst
.sym 51587 $abc$60912$n10654
.sym 51588 $abc$60912$n11049
.sym 51589 csrbank1_scratch2_w[1]
.sym 51590 $abc$60912$n5077_1
.sym 51591 $abc$60912$n5166_1
.sym 51592 $abc$60912$n4573
.sym 51599 basesoc_uart_phy_rx_busy
.sym 51600 $abc$60912$n4575
.sym 51607 $abc$60912$n5616
.sym 51610 basesoc_uart_phy_rx_bitcount[2]
.sym 51616 $abc$60912$n10042
.sym 51618 $abc$60912$n5589_1
.sym 51620 $abc$60912$n5620
.sym 51624 basesoc_uart_phy_rx_bitcount[1]
.sym 51628 basesoc_uart_phy_rx_bitcount[0]
.sym 51632 basesoc_uart_phy_rx_bitcount[0]
.sym 51636 $auto$alumacc.cc:474:replace_alu$6692.C[2]
.sym 51639 basesoc_uart_phy_rx_bitcount[1]
.sym 51642 $nextpnr_ICESTORM_LC_4$I3
.sym 51644 basesoc_uart_phy_rx_bitcount[2]
.sym 51646 $auto$alumacc.cc:474:replace_alu$6692.C[2]
.sym 51652 $nextpnr_ICESTORM_LC_4$I3
.sym 51656 basesoc_uart_phy_rx_busy
.sym 51657 $abc$60912$n10042
.sym 51664 $abc$60912$n5589_1
.sym 51669 $abc$60912$n5620
.sym 51674 $abc$60912$n5616
.sym 51677 $abc$60912$n4575
.sym 51678 sys_clk_$glb_clk
.sym 51679 sys_rst_$glb_sr
.sym 51680 spiflash_sr[12]
.sym 51681 storage_1[2][3]
.sym 51682 storage_1[2][6]
.sym 51683 sram_bus_dat_w[3]
.sym 51684 $abc$60912$n5589_1
.sym 51685 $abc$60912$n8599_1
.sym 51686 $abc$60912$n8592_1
.sym 51687 $abc$60912$n5576
.sym 51689 spiflash_bus_adr[11]
.sym 51690 $abc$60912$n4573
.sym 51692 spiflash_bus_adr[11]
.sym 51693 $abc$60912$n8022_1
.sym 51694 $abc$60912$n5612
.sym 51695 picorv32.reg_op1[23]
.sym 51696 sram_bus_dat_w[5]
.sym 51697 spiflash_bus_adr[8]
.sym 51698 sram_bus_adr[3]
.sym 51699 $abc$60912$n4518
.sym 51700 sram_bus_adr[2]
.sym 51701 $abc$60912$n7996
.sym 51702 $abc$60912$n5597_1
.sym 51703 slave_sel[1]
.sym 51704 basesoc_uart_phy_tx_reg[4]
.sym 51705 spiflash_bus_dat_w[21]
.sym 51707 $auto$alumacc.cc:474:replace_alu$6692.C[3]
.sym 51708 picorv32.reg_op2[2]
.sym 51710 $abc$60912$n4903
.sym 51711 basesoc_uart_phy_tx_reg[4]
.sym 51712 $abc$60912$n4829
.sym 51713 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 51715 $abc$60912$n11017
.sym 51721 $abc$60912$n3
.sym 51722 $abc$60912$n5119
.sym 51724 basesoc_uart_phy_rx_bitcount[3]
.sym 51725 basesoc_uart_phy_rx_bitcount[2]
.sym 51730 $abc$60912$n5119
.sym 51731 basesoc_uart_phy_rx_bitcount[1]
.sym 51735 $abc$60912$n5121
.sym 51736 basesoc_uart_phy_rx_bitcount[0]
.sym 51737 $abc$60912$n5123
.sym 51738 $abc$60912$n5118
.sym 51746 sys_rst
.sym 51748 $abc$60912$n4494
.sym 51749 $abc$60912$n11
.sym 51752 $abc$60912$n9
.sym 51754 basesoc_uart_phy_rx_bitcount[0]
.sym 51755 $abc$60912$n5119
.sym 51756 $abc$60912$n5123
.sym 51760 basesoc_uart_phy_rx_bitcount[3]
.sym 51761 basesoc_uart_phy_rx_bitcount[2]
.sym 51762 basesoc_uart_phy_rx_bitcount[1]
.sym 51763 basesoc_uart_phy_rx_bitcount[0]
.sym 51769 $abc$60912$n11
.sym 51772 $abc$60912$n5121
.sym 51773 sys_rst
.sym 51774 $abc$60912$n5118
.sym 51775 $abc$60912$n5119
.sym 51778 $abc$60912$n5119
.sym 51780 $abc$60912$n5123
.sym 51787 $abc$60912$n9
.sym 51790 basesoc_uart_phy_rx_bitcount[2]
.sym 51791 basesoc_uart_phy_rx_bitcount[3]
.sym 51792 basesoc_uart_phy_rx_bitcount[0]
.sym 51793 basesoc_uart_phy_rx_bitcount[1]
.sym 51797 $abc$60912$n3
.sym 51800 $abc$60912$n4494
.sym 51801 sys_clk_$glb_clk
.sym 51804 basesoc_uart_phy_uart_clk_txen
.sym 51805 picorv32.reg_op2[2]
.sym 51806 $abc$60912$n5083_1
.sym 51807 $abc$60912$n5077_1
.sym 51808 basesoc_uart_phy_tx_reg[6]
.sym 51809 $abc$60912$n5577
.sym 51810 basesoc_uart_phy_uart_clk_txen
.sym 51811 picorv32.cpuregs_rs1[23]
.sym 51812 $abc$60912$n5534
.sym 51813 $abc$60912$n5534
.sym 51815 $abc$60912$n5534
.sym 51817 $abc$60912$n7970
.sym 51819 picorv32.reg_op1[24]
.sym 51820 $abc$60912$n5590
.sym 51822 picorv32.reg_op1[20]
.sym 51823 sram_bus_dat_w[1]
.sym 51826 slave_sel_r[2]
.sym 51827 picorv32.reg_op2[20]
.sym 51833 $abc$60912$n11068
.sym 51834 basesoc_uart_phy_tx_reg[5]
.sym 51835 csrbank1_bus_errors3_w[6]
.sym 51837 basesoc_uart_phy_tx_reg[7]
.sym 51838 basesoc_sram_we[2]
.sym 51844 $abc$60912$n10038
.sym 51846 $abc$60912$n4575
.sym 51847 basesoc_uart_phy_rx_busy
.sym 51852 basesoc_sram_we[2]
.sym 51853 picorv32.reg_op2[20]
.sym 51856 $abc$60912$n4575
.sym 51866 $abc$60912$n5534
.sym 51867 $auto$alumacc.cc:474:replace_alu$6692.C[3]
.sym 51869 $abc$60912$n8789
.sym 51871 basesoc_uart_phy_rx_bitcount[3]
.sym 51872 $abc$60912$n10044
.sym 51878 basesoc_sram_we[2]
.sym 51879 $abc$60912$n5534
.sym 51884 picorv32.reg_op2[20]
.sym 51890 $abc$60912$n4575
.sym 51895 basesoc_uart_phy_rx_busy
.sym 51897 $abc$60912$n10044
.sym 51901 basesoc_uart_phy_rx_bitcount[3]
.sym 51904 $auto$alumacc.cc:474:replace_alu$6692.C[3]
.sym 51908 $abc$60912$n8789
.sym 51919 basesoc_uart_phy_rx_busy
.sym 51920 $abc$60912$n10038
.sym 51923 $abc$60912$n4575
.sym 51924 sys_clk_$glb_clk
.sym 51925 sys_rst_$glb_sr
.sym 51926 basesoc_uart_phy_tx_reg[7]
.sym 51927 $abc$60912$n10489
.sym 51928 storage[8][7]
.sym 51929 storage[8][7]
.sym 51932 csrbank1_scratch2_w[1]
.sym 51933 picorv32.decoded_imm[20]
.sym 51934 $abc$60912$n4530
.sym 51938 csrbank1_bus_errors1_w[2]
.sym 51939 picorv32.instr_sub
.sym 51940 $abc$60912$n5083_1
.sym 51941 $abc$60912$n4573
.sym 51942 csrbank1_scratch0_w[1]
.sym 51943 spiflash_bus_adr[7]
.sym 51944 csrbank1_bus_errors3_w[1]
.sym 51945 $abc$60912$n9043
.sym 51946 $abc$60912$n9041
.sym 51947 spiflash_bus_adr[5]
.sym 51948 $abc$60912$n9033
.sym 51949 picorv32.instr_sub
.sym 51950 $abc$60912$n4624
.sym 51952 $abc$60912$n4726
.sym 51953 $abc$60912$n5146
.sym 51954 picorv32.reg_op2[26]
.sym 51956 storage[11][5]
.sym 51957 $abc$60912$n8789
.sym 51958 $abc$60912$n4726
.sym 51969 $abc$60912$n4726
.sym 51970 $abc$60912$n112
.sym 51971 por_rst
.sym 51972 $PACKER_VCC_NET_$glb_clk
.sym 51974 $abc$60912$n10286
.sym 51976 $abc$60912$n10287
.sym 51977 $abc$60912$n114
.sym 51978 $abc$60912$n10288
.sym 51979 crg_reset_delay[0]
.sym 51980 $abc$60912$n116
.sym 51994 $abc$60912$n110
.sym 52000 $abc$60912$n116
.sym 52001 $abc$60912$n112
.sym 52002 $abc$60912$n110
.sym 52003 $abc$60912$n114
.sym 52006 $abc$60912$n114
.sym 52012 $abc$60912$n10287
.sym 52014 por_rst
.sym 52019 por_rst
.sym 52020 $abc$60912$n10286
.sym 52026 $abc$60912$n110
.sym 52031 por_rst
.sym 52033 $abc$60912$n10288
.sym 52036 $abc$60912$n116
.sym 52042 crg_reset_delay[0]
.sym 52044 $PACKER_VCC_NET_$glb_clk
.sym 52046 $abc$60912$n4726
.sym 52047 sys_clk_$glb_clk
.sym 52050 $abc$60912$n8134
.sym 52052 $abc$60912$n7097
.sym 52054 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 52055 $abc$60912$n4624
.sym 52056 $abc$60912$n4648
.sym 52057 $abc$60912$n5778
.sym 52058 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 52061 $abc$60912$n4511
.sym 52062 $abc$60912$n10489
.sym 52063 storage[8][4]
.sym 52064 $abc$60912$n4478
.sym 52065 spiflash_bus_adr[9]
.sym 52066 spiflash_bus_dat_w[23]
.sym 52067 picorv32.reg_op1[0]
.sym 52068 spiflash_bus_adr[4]
.sym 52072 slave_sel[2]
.sym 52073 sys_rst
.sym 52075 $abc$60912$n10654
.sym 52079 picorv32.reg_op2[28]
.sym 52081 csrbank1_scratch2_w[1]
.sym 52082 $abc$60912$n8134
.sym 52084 $abc$60912$n11049
.sym 52090 $abc$60912$n4461
.sym 52093 $abc$60912$n112
.sym 52096 $abc$60912$n128
.sym 52097 $abc$60912$n130
.sym 52098 $abc$60912$n132
.sym 52100 por_rst
.sym 52101 $abc$60912$n110
.sym 52102 sys_rst
.sym 52103 $abc$60912$n126
.sym 52108 $abc$60912$n4727
.sym 52111 $abc$60912$n4459
.sym 52112 picorv32.reg_op2[8]
.sym 52116 $abc$60912$n4460
.sym 52123 picorv32.reg_op2[8]
.sym 52132 $abc$60912$n128
.sym 52135 $abc$60912$n110
.sym 52136 por_rst
.sym 52138 sys_rst
.sym 52141 $abc$60912$n112
.sym 52143 por_rst
.sym 52148 $abc$60912$n4460
.sym 52149 $abc$60912$n4461
.sym 52150 $abc$60912$n4459
.sym 52153 $abc$60912$n130
.sym 52154 $abc$60912$n128
.sym 52155 $abc$60912$n132
.sym 52156 $abc$60912$n126
.sym 52160 $abc$60912$n130
.sym 52165 $abc$60912$n112
.sym 52169 $abc$60912$n4727
.sym 52170 sys_clk_$glb_clk
.sym 52172 sys_rst
.sym 52174 $abc$60912$n4648
.sym 52175 $abc$60912$n10654
.sym 52178 picorv32.reg_next_pc[12]
.sym 52179 picorv32.reg_op1[17]
.sym 52184 spiflash_bus_adr[7]
.sym 52186 $abc$60912$n5639
.sym 52187 $abc$60912$n5559
.sym 52188 $abc$60912$n2699
.sym 52191 $abc$60912$n5538
.sym 52193 $abc$60912$n7156
.sym 52194 sys_rst
.sym 52197 $abc$60912$n4829
.sym 52202 $abc$60912$n4903
.sym 52213 $abc$60912$n132
.sym 52215 crg_reset_delay[11]
.sym 52218 $abc$60912$n4903
.sym 52220 por_rst
.sym 52221 $abc$60912$n4829
.sym 52222 $abc$60912$n10296
.sym 52224 $abc$60912$n4726
.sym 52229 basesoc_uart_phy_tx_reg[5]
.sym 52230 $PACKER_VCC_NET_$glb_clk
.sym 52240 $auto$alumacc.cc:474:replace_alu$6737.C[11]
.sym 52244 $abc$60912$n11049
.sym 52248 $abc$60912$n10296
.sym 52249 por_rst
.sym 52252 $PACKER_VCC_NET_$glb_clk
.sym 52253 $auto$alumacc.cc:474:replace_alu$6737.C[11]
.sym 52255 crg_reset_delay[11]
.sym 52260 $abc$60912$n132
.sym 52265 $abc$60912$n11049
.sym 52277 basesoc_uart_phy_tx_reg[5]
.sym 52285 $abc$60912$n4829
.sym 52290 $abc$60912$n4903
.sym 52292 $abc$60912$n4726
.sym 52293 sys_clk_$glb_clk
.sym 52300 $abc$60912$n5974_1
.sym 52305 $abc$60912$n4482
.sym 52307 picorv32.reg_op1[0]
.sym 52308 picorv32.reg_op1[17]
.sym 52312 por_rst
.sym 52322 basesoc_uart_phy_tx_reg[5]
.sym 52325 picorv32.cpuregs_rs1[21]
.sym 52395 picorv32.pcpi_div.quotient_msk[0]
.sym 52396 picorv32.pcpi_div.quotient_msk[1]
.sym 52397 $abc$60912$n5269
.sym 52398 picorv32.pcpi_div.quotient_msk[4]
.sym 52399 picorv32.pcpi_div.quotient_msk[2]
.sym 52400 picorv32.pcpi_div.quotient_msk[3]
.sym 52402 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 52407 picorv32.reg_op2[13]
.sym 52408 $abc$60912$n4865
.sym 52414 $abc$60912$n7129
.sym 52416 picorv32.latched_rd[0]
.sym 52423 picorv32.pcpi_div.quotient[4]
.sym 52444 picorv32.latched_rd[0]
.sym 52448 $abc$60912$n4870
.sym 52453 picorv32.reg_op2[13]
.sym 52456 picorv32.pcpi_div.quotient_msk[4]
.sym 52458 picorv32.pcpi_div.quotient_msk[3]
.sym 52464 picorv32.pcpi_div.quotient[4]
.sym 52468 picorv32.pcpi_div.quotient[3]
.sym 52485 picorv32.latched_rd[0]
.sym 52489 picorv32.pcpi_div.quotient[4]
.sym 52490 picorv32.pcpi_div.quotient_msk[4]
.sym 52508 picorv32.reg_op2[13]
.sym 52512 picorv32.pcpi_div.quotient_msk[3]
.sym 52513 picorv32.pcpi_div.quotient[3]
.sym 52516 $abc$60912$n4870
.sym 52517 sys_clk_$glb_clk
.sym 52518 picorv32.pcpi_div.start_$glb_sr
.sym 52523 $abc$60912$n5267_1
.sym 52524 picorv32.pcpi_div.quotient[21]
.sym 52525 picorv32.pcpi_div.quotient[19]
.sym 52526 $abc$60912$n5263
.sym 52527 $abc$60912$n10406
.sym 52528 picorv32.pcpi_div.quotient[18]
.sym 52529 picorv32.pcpi_div.quotient[1]
.sym 52530 picorv32.pcpi_div.quotient[22]
.sym 52531 $abc$60912$n8020
.sym 52532 $abc$60912$n9086
.sym 52534 picorv32.pcpi_mul.mul_waiting
.sym 52540 $abc$60912$n4870
.sym 52543 picorv32.pcpi_div.quotient[2]
.sym 52544 picorv32.latched_rd[0]
.sym 52547 picorv32.pcpi_div.quotient_msk[0]
.sym 52552 picorv32.pcpi_mul.rs1[0]
.sym 52563 picorv32.pcpi_div.quotient[18]
.sym 52572 $PACKER_VCC_NET_$glb_clk
.sym 52573 picorv32.reg_op2[13]
.sym 52579 picorv32.pcpi_div.quotient[26]
.sym 52587 $abc$60912$n4859
.sym 52610 $abc$60912$n5271_1
.sym 52611 picorv32.pcpi_div.quotient[4]
.sym 52612 $abc$60912$n5270_1
.sym 52615 picorv32.pcpi_div.quotient[3]
.sym 52616 $abc$60912$n5272
.sym 52618 $abc$60912$n4865
.sym 52619 picorv32.pcpi_div.quotient_msk[21]
.sym 52622 picorv32.pcpi_div.quotient_msk[22]
.sym 52624 $abc$60912$n7129
.sym 52627 $abc$60912$n5263
.sym 52629 picorv32.pcpi_div.quotient_msk[20]
.sym 52634 $abc$60912$n7129
.sym 52640 picorv32.pcpi_div.quotient[4]
.sym 52652 picorv32.pcpi_div.quotient_msk[22]
.sym 52657 picorv32.pcpi_div.quotient[3]
.sym 52665 picorv32.pcpi_div.quotient_msk[21]
.sym 52669 $abc$60912$n5263
.sym 52670 $abc$60912$n5270_1
.sym 52671 $abc$60912$n5272
.sym 52672 $abc$60912$n5271_1
.sym 52676 picorv32.pcpi_div.quotient_msk[20]
.sym 52679 $abc$60912$n4865
.sym 52680 sys_clk_$glb_clk
.sym 52681 picorv32.pcpi_div.start_$glb_sr
.sym 52682 picorv32.pcpi_div_rd[13]
.sym 52683 $abc$60912$n8605_1
.sym 52684 $abc$60912$n10579
.sym 52685 picorv32.pcpi_div_rd[7]
.sym 52686 picorv32.pcpi_div_rd[0]
.sym 52687 $abc$60912$n10562
.sym 52688 $abc$60912$n8900
.sym 52689 picorv32.pcpi_div_rd[1]
.sym 52692 $abc$60912$n8811
.sym 52693 $abc$60912$n6735_1
.sym 52694 $abc$60912$n4870
.sym 52698 $abc$60912$n10565
.sym 52701 $abc$60912$n5264
.sym 52702 $abc$60912$n4870
.sym 52704 $abc$60912$n10564
.sym 52706 picorv32.pcpi_div.quotient[19]
.sym 52707 picorv32.pcpi_div_rd[0]
.sym 52708 $abc$60912$n4611
.sym 52709 $abc$60912$n8653_1
.sym 52712 $abc$60912$n6117_1
.sym 52713 picorv32.pcpi_div_rd[1]
.sym 52715 picorv32.pcpi_div.quotient_msk[0]
.sym 52716 $abc$60912$n4553
.sym 52717 $abc$60912$n4865
.sym 52722 $PACKER_VCC_NET_$glb_clk
.sym 52723 picorv32.pcpi_div.quotient_msk[27]
.sym 52727 picorv32.pcpi_mul_wr
.sym 52728 picorv32.pcpi_div.quotient_msk[26]
.sym 52729 picorv32.pcpi_div.dividend[4]
.sym 52730 $PACKER_VCC_NET_$glb_clk
.sym 52733 picorv32.pcpi_div.quotient_msk[29]
.sym 52734 picorv32.pcpi_div.quotient_msk[28]
.sym 52735 picorv32.pcpi_div.outsign
.sym 52737 $abc$60912$n8613_1
.sym 52741 picorv32.pcpi_div.quotient[4]
.sym 52742 $abc$60912$n5803
.sym 52751 picorv32.pcpi_div_wr
.sym 52768 picorv32.pcpi_div.quotient_msk[28]
.sym 52769 picorv32.pcpi_div.quotient_msk[26]
.sym 52770 picorv32.pcpi_div.quotient_msk[27]
.sym 52771 picorv32.pcpi_div.quotient_msk[29]
.sym 52774 $PACKER_VCC_NET_$glb_clk
.sym 52783 $abc$60912$n5803
.sym 52786 picorv32.pcpi_div_wr
.sym 52787 picorv32.pcpi_mul_wr
.sym 52793 $PACKER_VCC_NET_$glb_clk
.sym 52798 picorv32.pcpi_div.outsign
.sym 52799 picorv32.pcpi_div.quotient[4]
.sym 52800 $abc$60912$n8613_1
.sym 52801 picorv32.pcpi_div.dividend[4]
.sym 52803 sys_clk_$glb_clk
.sym 52805 $abc$60912$n8835
.sym 52806 $abc$60912$n7388_1
.sym 52807 $abc$60912$n10581
.sym 52808 $abc$60912$n10583
.sym 52809 $abc$60912$n8607_1
.sym 52810 picorv32.pcpi_div.quotient[20]
.sym 52811 picorv32.pcpi_div.quotient[0]
.sym 52812 $abc$60912$n10600
.sym 52814 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 52815 $abc$60912$n4865
.sym 52817 storage_1[13][1]
.sym 52819 picorv32.pcpi_div.quotient_msk[29]
.sym 52820 $abc$60912$n8862
.sym 52824 $abc$60912$n4870
.sym 52825 $abc$60912$n8613_1
.sym 52829 picorv32.pcpi_div.quotient[18]
.sym 52830 picorv32.pcpi_mul.rs1[0]
.sym 52831 picorv32.pcpi_div_wait
.sym 52833 picorv32.pcpi_div_wr
.sym 52834 picorv32.pcpi_div_rd[24]
.sym 52836 $abc$60912$n10602
.sym 52837 picorv32.pcpi_div.quotient[25]
.sym 52838 $abc$60912$n10603
.sym 52849 picorv32.pcpi_div.quotient_msk[25]
.sym 52852 picorv32.pcpi_div.quotient[27]
.sym 52854 picorv32.pcpi_div.quotient[25]
.sym 52855 picorv32.pcpi_div_wr
.sym 52856 picorv32.pcpi_div.quotient[28]
.sym 52857 $abc$60912$n4870
.sym 52861 picorv32.pcpi_div_rd[4]
.sym 52862 $abc$60912$n4859
.sym 52865 picorv32.pcpi_div.quotient_msk[28]
.sym 52867 picorv32.pcpi_div.quotient_msk[26]
.sym 52869 $abc$60912$n5261
.sym 52870 picorv32.pcpi_div.quotient_msk[27]
.sym 52871 picorv32.pcpi_div.quotient[26]
.sym 52872 picorv32.pcpi_mul_rd[4]
.sym 52876 $abc$60912$n4553
.sym 52880 picorv32.pcpi_div.quotient[25]
.sym 52882 picorv32.pcpi_div.quotient_msk[25]
.sym 52885 picorv32.pcpi_div.quotient_msk[26]
.sym 52886 picorv32.pcpi_div.quotient[26]
.sym 52892 picorv32.pcpi_div.quotient_msk[28]
.sym 52894 picorv32.pcpi_div.quotient[28]
.sym 52897 $abc$60912$n5261
.sym 52898 $abc$60912$n4859
.sym 52903 picorv32.pcpi_div_wr
.sym 52904 picorv32.pcpi_mul_rd[4]
.sym 52905 picorv32.pcpi_div_rd[4]
.sym 52906 $abc$60912$n4553
.sym 52910 picorv32.pcpi_div.quotient[27]
.sym 52915 picorv32.pcpi_div.quotient[27]
.sym 52918 picorv32.pcpi_div.quotient_msk[27]
.sym 52925 $abc$60912$n4870
.sym 52926 sys_clk_$glb_clk
.sym 52927 picorv32.pcpi_div.start_$glb_sr
.sym 52928 picorv32.pcpi_div_rd[22]
.sym 52929 picorv32.pcpi_div_rd[19]
.sym 52930 $abc$60912$n7524_1
.sym 52931 $abc$60912$n10587
.sym 52932 picorv32.pcpi_div_rd[18]
.sym 52933 $abc$60912$n10586
.sym 52934 $abc$60912$n8611_1
.sym 52935 picorv32.pcpi_div_wait
.sym 52936 $abc$60912$n8629_1
.sym 52942 $abc$60912$n10588
.sym 52944 picorv32.pcpi_div.quotient_msk[20]
.sym 52946 picorv32.pcpi_div.quotient[28]
.sym 52947 $abc$60912$n8912
.sym 52948 $abc$60912$n4865
.sym 52949 picorv32.pcpi_div_wr
.sym 52950 $abc$60912$n7346
.sym 52951 picorv32.pcpi_div.quotient[10]
.sym 52952 picorv32.pcpi_mul.pcpi_wait_q
.sym 52953 picorv32.pcpi_div_rd[13]
.sym 52954 picorv32.pcpi_mul.mul_waiting
.sym 52955 $abc$60912$n4865
.sym 52957 picorv32.pcpi_div.dividend[7]
.sym 52958 picorv32.pcpi_div.quotient[20]
.sym 52959 picorv32.pcpi_div.dividend[1]
.sym 52963 picorv32.pcpi_div.dividend[8]
.sym 52969 picorv32.pcpi_div.dividend[24]
.sym 52970 picorv32.pcpi_mul_wait
.sym 52972 picorv32.pcpi_div.quotient[3]
.sym 52973 picorv32.pcpi_div.outsign
.sym 52978 picorv32.pcpi_div.dividend[3]
.sym 52979 $abc$60912$n8653_1
.sym 52981 picorv32.pcpi_div_wr
.sym 52982 picorv32.pcpi_div.dividend[27]
.sym 52983 picorv32.pcpi_div.quotient[27]
.sym 52984 $abc$60912$n8659_1
.sym 52988 $abc$60912$n4553
.sym 52991 picorv32.pcpi_div.dividend[4]
.sym 52993 picorv32.pcpi_div.outsign
.sym 52994 picorv32.pcpi_mul_rd[3]
.sym 52995 picorv32.pcpi_div.quotient[24]
.sym 52999 $abc$60912$n8611_1
.sym 53000 picorv32.pcpi_div_rd[3]
.sym 53002 picorv32.pcpi_div.dividend[24]
.sym 53003 picorv32.pcpi_div.quotient[24]
.sym 53004 picorv32.pcpi_div.outsign
.sym 53005 $abc$60912$n8653_1
.sym 53011 picorv32.pcpi_div.dividend[3]
.sym 53014 picorv32.pcpi_div.dividend[4]
.sym 53020 picorv32.pcpi_div_wr
.sym 53021 picorv32.pcpi_div_rd[3]
.sym 53022 $abc$60912$n4553
.sym 53023 picorv32.pcpi_mul_rd[3]
.sym 53027 picorv32.pcpi_mul_wait
.sym 53032 picorv32.pcpi_div.quotient[27]
.sym 53033 $abc$60912$n8659_1
.sym 53034 picorv32.pcpi_div.outsign
.sym 53035 picorv32.pcpi_div.dividend[27]
.sym 53039 picorv32.pcpi_div.quotient[24]
.sym 53044 picorv32.pcpi_div.quotient[3]
.sym 53045 picorv32.pcpi_div.dividend[3]
.sym 53046 $abc$60912$n8611_1
.sym 53047 picorv32.pcpi_div.outsign
.sym 53049 sys_clk_$glb_clk
.sym 53051 $abc$60912$n7539_1
.sym 53052 $abc$60912$n7571
.sym 53053 picorv32.pcpi_div_rd[25]
.sym 53054 picorv32.pcpi_div_rd[26]
.sym 53055 $abc$60912$n7467
.sym 53056 $abc$60912$n8548
.sym 53057 $abc$60912$n10407
.sym 53058 $abc$60912$n10606
.sym 53060 picorv32.pcpi_mul_wait
.sym 53064 $abc$60912$n4784_1
.sym 53065 picorv32.pcpi_div_wr
.sym 53066 $abc$60912$n10587
.sym 53067 $abc$60912$n4859
.sym 53068 picorv32.pcpi_div_wait
.sym 53069 picorv32.pcpi_mul.instr_rs2_signed
.sym 53070 picorv32.pcpi_div.dividend[27]
.sym 53071 $abc$60912$n7328_1
.sym 53072 $abc$60912$n8906
.sym 53073 picorv32.pcpi_div_rd[20]
.sym 53074 picorv32.pcpi_div.dividend[3]
.sym 53077 $abc$60912$n8560
.sym 53078 $abc$60912$n10674
.sym 53079 picorv32.pcpi_div.dividend[9]
.sym 53080 $abc$60912$n6091_1
.sym 53081 picorv32.pcpi_div.dividend[10]
.sym 53082 picorv32.pcpi_div.dividend[22]
.sym 53083 $abc$60912$n6199_1
.sym 53085 picorv32.pcpi_div.quotient[26]
.sym 53086 picorv32.pcpi_div.dividend[16]
.sym 53093 $abc$60912$n10662
.sym 53096 picorv32.pcpi_div.dividend[0]
.sym 53100 picorv32.pcpi_div.dividend[5]
.sym 53101 $PACKER_VCC_NET_$glb_clk
.sym 53102 $abc$60912$n10674
.sym 53104 picorv32.pcpi_div.dividend[2]
.sym 53105 $abc$60912$n10670
.sym 53107 $abc$60912$n10672
.sym 53108 picorv32.pcpi_div.dividend[3]
.sym 53109 $abc$60912$n10664
.sym 53110 picorv32.pcpi_div.dividend[6]
.sym 53111 picorv32.pcpi_div.dividend[4]
.sym 53112 $abc$60912$n10666
.sym 53116 $abc$60912$n10668
.sym 53119 picorv32.pcpi_div.dividend[1]
.sym 53127 $PACKER_VCC_NET_$glb_clk
.sym 53130 $auto$alumacc.cc:474:replace_alu$6808.C[1]
.sym 53132 picorv32.pcpi_div.dividend[0]
.sym 53133 $abc$60912$n10662
.sym 53136 $auto$alumacc.cc:474:replace_alu$6808.C[2]
.sym 53138 $abc$60912$n10664
.sym 53139 picorv32.pcpi_div.dividend[1]
.sym 53140 $auto$alumacc.cc:474:replace_alu$6808.C[1]
.sym 53142 $auto$alumacc.cc:474:replace_alu$6808.C[3]
.sym 53144 $abc$60912$n10666
.sym 53145 picorv32.pcpi_div.dividend[2]
.sym 53146 $auto$alumacc.cc:474:replace_alu$6808.C[2]
.sym 53148 $auto$alumacc.cc:474:replace_alu$6808.C[4]
.sym 53150 $abc$60912$n10668
.sym 53151 picorv32.pcpi_div.dividend[3]
.sym 53152 $auto$alumacc.cc:474:replace_alu$6808.C[3]
.sym 53154 $auto$alumacc.cc:474:replace_alu$6808.C[5]
.sym 53156 $abc$60912$n10670
.sym 53157 picorv32.pcpi_div.dividend[4]
.sym 53158 $auto$alumacc.cc:474:replace_alu$6808.C[4]
.sym 53160 $auto$alumacc.cc:474:replace_alu$6808.C[6]
.sym 53162 picorv32.pcpi_div.dividend[5]
.sym 53163 $abc$60912$n10672
.sym 53164 $auto$alumacc.cc:474:replace_alu$6808.C[5]
.sym 53166 $auto$alumacc.cc:474:replace_alu$6808.C[7]
.sym 53168 picorv32.pcpi_div.dividend[6]
.sym 53169 $abc$60912$n10674
.sym 53170 $auto$alumacc.cc:474:replace_alu$6808.C[6]
.sym 53174 picorv32.pcpi_div.dividend[9]
.sym 53175 picorv32.pcpi_div.dividend[10]
.sym 53176 picorv32.pcpi_div.dividend[7]
.sym 53177 picorv32.pcpi_div.dividend[1]
.sym 53178 picorv32.pcpi_div.dividend[14]
.sym 53179 $abc$60912$n10612
.sym 53180 $abc$60912$n7615
.sym 53181 picorv32.pcpi_div.dividend[12]
.sym 53182 $abc$60912$n8655_1
.sym 53183 $abc$60912$n9181
.sym 53184 $abc$60912$n9181
.sym 53185 storage[3][6]
.sym 53186 picorv32.pcpi_div.dividend[6]
.sym 53187 $abc$60912$n10407
.sym 53188 $abc$60912$n8659_1
.sym 53189 picorv32.reg_op1[3]
.sym 53190 $abc$60912$n4667
.sym 53191 $abc$60912$n10606
.sym 53192 picorv32.pcpi_mul_rd[15]
.sym 53193 picorv32.pcpi_mul_rd[22]
.sym 53194 $abc$60912$n6196_1
.sym 53195 picorv32.pcpi_mul_rd[13]
.sym 53197 $PACKER_VCC_NET_$glb_clk
.sym 53198 $abc$60912$n10688
.sym 53199 picorv32.pcpi_div.dividend[14]
.sym 53201 picorv32.pcpi_div.dividend[26]
.sym 53202 $abc$60912$n6241
.sym 53203 picorv32.pcpi_div.dividend[23]
.sym 53204 picorv32.pcpi_div.dividend[19]
.sym 53205 picorv32.pcpi_div.dividend[12]
.sym 53206 $abc$60912$n4553
.sym 53207 $abc$60912$n9181
.sym 53208 $abc$60912$n10700
.sym 53209 picorv32.pcpi_div.dividend[10]
.sym 53210 $auto$alumacc.cc:474:replace_alu$6808.C[7]
.sym 53215 picorv32.pcpi_div.dividend[11]
.sym 53216 picorv32.pcpi_div.dividend[8]
.sym 53222 picorv32.pcpi_div.dividend[13]
.sym 53224 $abc$60912$n10688
.sym 53227 $abc$60912$n10680
.sym 53229 $abc$60912$n10682
.sym 53231 picorv32.pcpi_div.dividend[9]
.sym 53237 $abc$60912$n10678
.sym 53239 $abc$60912$n10686
.sym 53240 picorv32.pcpi_div.dividend[10]
.sym 53241 picorv32.pcpi_div.dividend[7]
.sym 53242 $abc$60912$n10676
.sym 53243 picorv32.pcpi_div.dividend[14]
.sym 53244 $abc$60912$n10690
.sym 53245 $abc$60912$n10684
.sym 53246 picorv32.pcpi_div.dividend[12]
.sym 53247 $auto$alumacc.cc:474:replace_alu$6808.C[8]
.sym 53249 picorv32.pcpi_div.dividend[7]
.sym 53250 $abc$60912$n10676
.sym 53251 $auto$alumacc.cc:474:replace_alu$6808.C[7]
.sym 53253 $auto$alumacc.cc:474:replace_alu$6808.C[9]
.sym 53255 $abc$60912$n10678
.sym 53256 picorv32.pcpi_div.dividend[8]
.sym 53257 $auto$alumacc.cc:474:replace_alu$6808.C[8]
.sym 53259 $auto$alumacc.cc:474:replace_alu$6808.C[10]
.sym 53261 $abc$60912$n10680
.sym 53262 picorv32.pcpi_div.dividend[9]
.sym 53263 $auto$alumacc.cc:474:replace_alu$6808.C[9]
.sym 53265 $auto$alumacc.cc:474:replace_alu$6808.C[11]
.sym 53267 picorv32.pcpi_div.dividend[10]
.sym 53268 $abc$60912$n10682
.sym 53269 $auto$alumacc.cc:474:replace_alu$6808.C[10]
.sym 53271 $auto$alumacc.cc:474:replace_alu$6808.C[12]
.sym 53273 $abc$60912$n10684
.sym 53274 picorv32.pcpi_div.dividend[11]
.sym 53275 $auto$alumacc.cc:474:replace_alu$6808.C[11]
.sym 53277 $auto$alumacc.cc:474:replace_alu$6808.C[13]
.sym 53279 picorv32.pcpi_div.dividend[12]
.sym 53280 $abc$60912$n10686
.sym 53281 $auto$alumacc.cc:474:replace_alu$6808.C[12]
.sym 53283 $auto$alumacc.cc:474:replace_alu$6808.C[14]
.sym 53285 picorv32.pcpi_div.dividend[13]
.sym 53286 $abc$60912$n10688
.sym 53287 $auto$alumacc.cc:474:replace_alu$6808.C[13]
.sym 53289 $auto$alumacc.cc:474:replace_alu$6808.C[15]
.sym 53291 $abc$60912$n10690
.sym 53292 picorv32.pcpi_div.dividend[14]
.sym 53293 $auto$alumacc.cc:474:replace_alu$6808.C[14]
.sym 53297 picorv32.pcpi_div.dividend[17]
.sym 53298 picorv32.pcpi_div.dividend[19]
.sym 53299 picorv32.pcpi_div.dividend[15]
.sym 53300 picorv32.pcpi_div.dividend[22]
.sym 53301 picorv32.pcpi_div.dividend[20]
.sym 53302 picorv32.pcpi_div.dividend[21]
.sym 53303 $abc$60912$n10618
.sym 53304 $abc$60912$n10622
.sym 53305 spiflash_bus_adr[8]
.sym 53307 $abc$60912$n6304
.sym 53308 picorv32.reg_op2[13]
.sym 53309 $abc$60912$n6221
.sym 53310 $abc$60912$n7615
.sym 53312 picorv32.pcpi_div.dividend[1]
.sym 53313 picorv32.pcpi_div_rd[27]
.sym 53314 picorv32.pcpi_div.dividend[12]
.sym 53315 picorv32.pcpi_mul_rd[28]
.sym 53316 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 53317 $abc$60912$n4870
.sym 53319 $abc$60912$n8651
.sym 53320 $abc$60912$n11068
.sym 53321 picorv32.pcpi_div.dividend[7]
.sym 53323 picorv32.pcpi_div.dividend[1]
.sym 53324 $abc$60912$n6215
.sym 53325 picorv32.pcpi_div_wr
.sym 53326 $abc$60912$n6217
.sym 53327 $abc$60912$n10702
.sym 53328 picorv32.reg_op1[8]
.sym 53329 picorv32.pcpi_mul.rs1[0]
.sym 53330 picorv32.reg_op1[9]
.sym 53333 $auto$alumacc.cc:474:replace_alu$6808.C[15]
.sym 53341 $abc$60912$n10694
.sym 53346 $abc$60912$n10704
.sym 53347 $abc$60912$n10706
.sym 53350 picorv32.pcpi_div.dividend[18]
.sym 53351 $abc$60912$n10698
.sym 53353 $abc$60912$n10702
.sym 53354 $abc$60912$n10692
.sym 53356 picorv32.pcpi_div.dividend[16]
.sym 53357 picorv32.pcpi_div.dividend[22]
.sym 53360 $abc$60912$n10696
.sym 53362 picorv32.pcpi_div.dividend[17]
.sym 53363 picorv32.pcpi_div.dividend[19]
.sym 53364 picorv32.pcpi_div.dividend[15]
.sym 53366 picorv32.pcpi_div.dividend[20]
.sym 53367 picorv32.pcpi_div.dividend[21]
.sym 53368 $abc$60912$n10700
.sym 53370 $auto$alumacc.cc:474:replace_alu$6808.C[16]
.sym 53372 picorv32.pcpi_div.dividend[15]
.sym 53373 $abc$60912$n10692
.sym 53374 $auto$alumacc.cc:474:replace_alu$6808.C[15]
.sym 53376 $auto$alumacc.cc:474:replace_alu$6808.C[17]
.sym 53378 picorv32.pcpi_div.dividend[16]
.sym 53379 $abc$60912$n10694
.sym 53380 $auto$alumacc.cc:474:replace_alu$6808.C[16]
.sym 53382 $auto$alumacc.cc:474:replace_alu$6808.C[18]
.sym 53384 picorv32.pcpi_div.dividend[17]
.sym 53385 $abc$60912$n10696
.sym 53386 $auto$alumacc.cc:474:replace_alu$6808.C[17]
.sym 53388 $auto$alumacc.cc:474:replace_alu$6808.C[19]
.sym 53390 $abc$60912$n10698
.sym 53391 picorv32.pcpi_div.dividend[18]
.sym 53392 $auto$alumacc.cc:474:replace_alu$6808.C[18]
.sym 53394 $auto$alumacc.cc:474:replace_alu$6808.C[20]
.sym 53396 $abc$60912$n10700
.sym 53397 picorv32.pcpi_div.dividend[19]
.sym 53398 $auto$alumacc.cc:474:replace_alu$6808.C[19]
.sym 53400 $auto$alumacc.cc:474:replace_alu$6808.C[21]
.sym 53402 $abc$60912$n10702
.sym 53403 picorv32.pcpi_div.dividend[20]
.sym 53404 $auto$alumacc.cc:474:replace_alu$6808.C[20]
.sym 53406 $auto$alumacc.cc:474:replace_alu$6808.C[22]
.sym 53408 $abc$60912$n10704
.sym 53409 picorv32.pcpi_div.dividend[21]
.sym 53410 $auto$alumacc.cc:474:replace_alu$6808.C[21]
.sym 53412 $auto$alumacc.cc:474:replace_alu$6808.C[23]
.sym 53414 $abc$60912$n10706
.sym 53415 picorv32.pcpi_div.dividend[22]
.sym 53416 $auto$alumacc.cc:474:replace_alu$6808.C[22]
.sym 53420 $abc$60912$n10730
.sym 53421 picorv32.pcpi_div.dividend[26]
.sym 53422 picorv32.pcpi_div.dividend[28]
.sym 53423 picorv32.pcpi_div.dividend[25]
.sym 53424 picorv32.pcpi_div.dividend[29]
.sym 53425 picorv32.pcpi_div.dividend[31]
.sym 53426 $abc$60912$n6211
.sym 53427 picorv32.pcpi_div.dividend[30]
.sym 53428 $abc$60912$n4553
.sym 53429 picorv32.pcpi_mul_rd[8]
.sym 53431 $abc$60912$n6639
.sym 53432 picorv32.pcpi_div.dividend[11]
.sym 53433 $abc$60912$n10618
.sym 53436 $abc$60912$n4870
.sym 53437 $abc$60912$n10622
.sym 53438 $abc$60912$n7455
.sym 53440 $abc$60912$n8602
.sym 53441 $abc$60912$n7593_1
.sym 53442 $abc$60912$n4667
.sym 53443 $abc$60912$n10706
.sym 53444 $abc$60912$n6225
.sym 53445 $abc$60912$n6227
.sym 53446 $abc$60912$n8632
.sym 53447 $abc$60912$n4865
.sym 53448 picorv32.pcpi_div.start
.sym 53449 $abc$60912$n6239
.sym 53450 $abc$60912$n10710
.sym 53451 $abc$60912$n6231
.sym 53453 $abc$60912$n6237
.sym 53454 picorv32.pcpi_mul.mul_waiting
.sym 53455 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53456 $auto$alumacc.cc:474:replace_alu$6808.C[23]
.sym 53463 $abc$60912$n10712
.sym 53464 $abc$60912$n10722
.sym 53465 $abc$60912$n10714
.sym 53471 picorv32.pcpi_div.dividend[27]
.sym 53473 picorv32.pcpi_div.dividend[24]
.sym 53474 $abc$60912$n10720
.sym 53475 picorv32.pcpi_div.dividend[23]
.sym 53476 $abc$60912$n10710
.sym 53477 $abc$60912$n10716
.sym 53478 picorv32.pcpi_div.dividend[26]
.sym 53479 picorv32.pcpi_div.dividend[28]
.sym 53480 picorv32.pcpi_div.dividend[25]
.sym 53481 $abc$60912$n10708
.sym 53489 picorv32.pcpi_div.dividend[29]
.sym 53491 $abc$60912$n10718
.sym 53492 picorv32.pcpi_div.dividend[30]
.sym 53493 $auto$alumacc.cc:474:replace_alu$6808.C[24]
.sym 53495 picorv32.pcpi_div.dividend[23]
.sym 53496 $abc$60912$n10708
.sym 53497 $auto$alumacc.cc:474:replace_alu$6808.C[23]
.sym 53499 $auto$alumacc.cc:474:replace_alu$6808.C[25]
.sym 53501 $abc$60912$n10710
.sym 53502 picorv32.pcpi_div.dividend[24]
.sym 53503 $auto$alumacc.cc:474:replace_alu$6808.C[24]
.sym 53505 $auto$alumacc.cc:474:replace_alu$6808.C[26]
.sym 53507 picorv32.pcpi_div.dividend[25]
.sym 53508 $abc$60912$n10712
.sym 53509 $auto$alumacc.cc:474:replace_alu$6808.C[25]
.sym 53511 $auto$alumacc.cc:474:replace_alu$6808.C[27]
.sym 53513 $abc$60912$n10714
.sym 53514 picorv32.pcpi_div.dividend[26]
.sym 53515 $auto$alumacc.cc:474:replace_alu$6808.C[26]
.sym 53517 $auto$alumacc.cc:474:replace_alu$6808.C[28]
.sym 53519 picorv32.pcpi_div.dividend[27]
.sym 53520 $abc$60912$n10716
.sym 53521 $auto$alumacc.cc:474:replace_alu$6808.C[27]
.sym 53523 $auto$alumacc.cc:474:replace_alu$6808.C[29]
.sym 53525 picorv32.pcpi_div.dividend[28]
.sym 53526 $abc$60912$n10718
.sym 53527 $auto$alumacc.cc:474:replace_alu$6808.C[28]
.sym 53529 $auto$alumacc.cc:474:replace_alu$6808.C[30]
.sym 53531 picorv32.pcpi_div.dividend[29]
.sym 53532 $abc$60912$n10720
.sym 53533 $auto$alumacc.cc:474:replace_alu$6808.C[29]
.sym 53535 $nextpnr_ICESTORM_LC_64$I3
.sym 53537 picorv32.pcpi_div.dividend[30]
.sym 53538 $abc$60912$n10722
.sym 53539 $auto$alumacc.cc:474:replace_alu$6808.C[30]
.sym 53543 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53544 $abc$60912$n6215
.sym 53545 $abc$60912$n6217
.sym 53546 $abc$60912$n10737
.sym 53547 $abc$60912$n10732
.sym 53548 $abc$60912$n10733
.sym 53549 $abc$60912$n6225
.sym 53550 $abc$60912$n6199_1
.sym 53551 $abc$60912$n6135_1
.sym 53552 $abc$60912$n2699
.sym 53554 $abc$60912$n6135_1
.sym 53555 $abc$60912$n2702
.sym 53556 $abc$60912$n10623
.sym 53557 picorv32.reg_op1[23]
.sym 53560 picorv32.pcpi_div.dividend[30]
.sym 53562 $abc$60912$n4667
.sym 53563 sram_bus_dat_w[1]
.sym 53564 picorv32.pcpi_mul_rd[0]
.sym 53565 $abc$60912$n4553
.sym 53566 picorv32.pcpi_div.dividend[28]
.sym 53567 picorv32.reg_op1[1]
.sym 53568 $abc$60912$n6257
.sym 53569 spiflash_bus_dat_w[24]
.sym 53570 $abc$60912$n6249
.sym 53571 picorv32.reg_op1[20]
.sym 53572 $abc$60912$n7936_1
.sym 53573 picorv32.reg_op1[22]
.sym 53574 $abc$60912$n6199_1
.sym 53575 picorv32.reg_op2[29]
.sym 53576 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53578 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53579 $nextpnr_ICESTORM_LC_64$I3
.sym 53584 $auto$alumacc.cc:474:replace_alu$6808.C[31]
.sym 53586 $abc$60912$n9009
.sym 53587 spiflash_bus_dat_w[24]
.sym 53589 picorv32.pcpi_div.dividend[31]
.sym 53591 $abc$60912$n10724
.sym 53592 $abc$60912$n9004
.sym 53593 picorv32.reg_op1[1]
.sym 53595 picorv32.reg_op1[0]
.sym 53598 picorv32.reg_op1[8]
.sym 53599 picorv32.pcpi_mul.rs1[1]
.sym 53600 picorv32.reg_op1[13]
.sym 53602 $abc$60912$n6197
.sym 53604 picorv32.pcpi_mul.rs1[2]
.sym 53605 $abc$60912$n6197
.sym 53614 picorv32.pcpi_mul.mul_waiting
.sym 53620 $nextpnr_ICESTORM_LC_64$I3
.sym 53623 $abc$60912$n10724
.sym 53624 $auto$alumacc.cc:474:replace_alu$6808.C[31]
.sym 53625 picorv32.pcpi_div.dividend[31]
.sym 53629 picorv32.reg_op1[13]
.sym 53630 $abc$60912$n6197
.sym 53631 $abc$60912$n9009
.sym 53635 $abc$60912$n9004
.sym 53636 $abc$60912$n6197
.sym 53637 picorv32.reg_op1[8]
.sym 53641 picorv32.reg_op1[0]
.sym 53642 picorv32.pcpi_mul.mul_waiting
.sym 53643 picorv32.pcpi_mul.rs1[1]
.sym 53654 spiflash_bus_dat_w[24]
.sym 53659 picorv32.pcpi_mul.mul_waiting
.sym 53660 picorv32.reg_op1[1]
.sym 53662 picorv32.pcpi_mul.rs1[2]
.sym 53663 $abc$60912$n765_$glb_ce
.sym 53664 sys_clk_$glb_clk
.sym 53666 $abc$60912$n6227
.sym 53667 $abc$60912$n6241
.sym 53668 $abc$60912$n6239
.sym 53669 $abc$60912$n6231
.sym 53670 $abc$60912$n6237
.sym 53671 $abc$60912$n10731
.sym 53672 storage_1[15][1]
.sym 53673 $abc$60912$n10739
.sym 53674 $abc$60912$n7129
.sym 53675 $abc$60912$n4618_1
.sym 53676 spiflash_bitbang_en_storage_full
.sym 53677 $abc$60912$n6645_1
.sym 53679 $abc$60912$n4750
.sym 53680 picorv32.reg_op1[10]
.sym 53681 $abc$60912$n8581
.sym 53682 picorv32.reg_op1[13]
.sym 53683 picorv32.reg_op1[0]
.sym 53684 $abc$60912$n5461
.sym 53685 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 53687 storage_1[8][0]
.sym 53688 $abc$60912$n9004
.sym 53689 picorv32.pcpi_mul_rd[2]
.sym 53690 $abc$60912$n6247
.sym 53691 sram_bus_dat_w[2]
.sym 53692 $abc$60912$n6664_1
.sym 53693 sram_bus_dat_w[4]
.sym 53694 picorv32.reg_op2[3]
.sym 53695 sram_bus_dat_w[7]
.sym 53696 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 53697 $abc$60912$n6255
.sym 53698 $abc$60912$n6308
.sym 53699 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53701 $abc$60912$n11077
.sym 53707 sram_bus_dat_w[3]
.sym 53709 $abc$60912$n11004
.sym 53712 storage_1[3][1]
.sym 53713 $abc$60912$n9019
.sym 53714 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 53715 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53716 storage[3][3]
.sym 53717 sram_bus_dat_w[4]
.sym 53718 storage_1[11][1]
.sym 53719 sram_bus_dat_w[7]
.sym 53720 $abc$60912$n6197
.sym 53725 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53726 picorv32.reg_op1[23]
.sym 53728 $abc$60912$n7938
.sym 53731 sram_bus_dat_w[5]
.sym 53732 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53733 storage[7][3]
.sym 53735 $abc$60912$n7937
.sym 53738 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53740 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53741 $abc$60912$n7937
.sym 53742 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53743 $abc$60912$n7938
.sym 53747 sram_bus_dat_w[3]
.sym 53753 sram_bus_dat_w[7]
.sym 53758 storage[7][3]
.sym 53759 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53760 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53761 storage[3][3]
.sym 53765 storage_1[3][1]
.sym 53766 storage_1[11][1]
.sym 53767 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 53771 $abc$60912$n9019
.sym 53772 picorv32.reg_op1[23]
.sym 53773 $abc$60912$n6197
.sym 53777 sram_bus_dat_w[5]
.sym 53784 sram_bus_dat_w[4]
.sym 53786 $abc$60912$n11004
.sym 53787 sys_clk_$glb_clk
.sym 53789 $abc$60912$n6257
.sym 53790 $abc$60912$n6249
.sym 53791 csrbank1_scratch0_w[0]
.sym 53792 $abc$60912$n10561
.sym 53793 $abc$60912$n6245
.sym 53794 $abc$60912$n10559
.sym 53795 $abc$60912$n6247
.sym 53796 $abc$60912$n6253
.sym 53797 picorv32.latched_rd[0]
.sym 53798 picorv32.irq_pending[1]
.sym 53799 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 53800 storage[2][3]
.sym 53801 picorv32.reg_op1[7]
.sym 53802 storage_1[15][1]
.sym 53803 $abc$60912$n2701
.sym 53804 storage_1[11][1]
.sym 53805 $abc$60912$n11004
.sym 53806 $abc$60912$n11068
.sym 53807 picorv32.reg_op1[11]
.sym 53808 $abc$60912$n7956
.sym 53809 $abc$60912$n7995
.sym 53811 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 53812 picorv32.reg_op1[17]
.sym 53813 $abc$60912$n5137
.sym 53814 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 53816 $abc$60912$n6268
.sym 53817 $abc$60912$n4920
.sym 53818 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 53822 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 53823 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 53830 picorv32.reg_op1[27]
.sym 53832 $abc$60912$n11056
.sym 53836 $abc$60912$n9023
.sym 53838 picorv32.pcpi_div.divisor[34]
.sym 53839 picorv32.pcpi_div.divisor[33]
.sym 53843 picorv32.pcpi_div.divisor[36]
.sym 53844 picorv32.pcpi_div.divisor[37]
.sym 53849 $abc$60912$n6197
.sym 53850 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 53857 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53863 picorv32.reg_op1[27]
.sym 53865 $abc$60912$n9023
.sym 53866 $abc$60912$n6197
.sym 53869 picorv32.pcpi_div.divisor[37]
.sym 53870 picorv32.pcpi_div.divisor[33]
.sym 53871 picorv32.pcpi_div.divisor[34]
.sym 53872 picorv32.pcpi_div.divisor[36]
.sym 53877 picorv32.pcpi_div.divisor[36]
.sym 53884 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53887 picorv32.pcpi_div.divisor[33]
.sym 53896 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 53902 picorv32.pcpi_div.divisor[37]
.sym 53905 picorv32.pcpi_div.divisor[34]
.sym 53909 $abc$60912$n11056
.sym 53910 sys_clk_$glb_clk
.sym 53912 storage[2][4]
.sym 53913 sram_bus_dat_w[4]
.sym 53914 storage[2][0]
.sym 53915 $abc$60912$n6255
.sym 53916 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 53917 $abc$60912$n6235
.sym 53918 storage[2][1]
.sym 53919 $abc$60912$n6622_1
.sym 53920 picorv32.reg_op1[20]
.sym 53921 $abc$60912$n2702
.sym 53922 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 53923 picorv32.reg_op1[20]
.sym 53924 $abc$60912$n5946_1
.sym 53926 picorv32.reg_op1[3]
.sym 53928 $abc$60912$n11056
.sym 53929 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 53932 picorv32.reg_op1[26]
.sym 53934 picorv32.reg_op1[28]
.sym 53935 csrbank3_load1_w[1]
.sym 53936 picorv32.reg_op2[9]
.sym 53937 picorv32.pcpi_div.start
.sym 53938 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 53939 $abc$60912$n4865
.sym 53940 $abc$60912$n9015
.sym 53941 storage_1[14][1]
.sym 53942 picorv32.pcpi_div.start
.sym 53943 $abc$60912$n11033
.sym 53944 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 53945 picorv32.pcpi_div.start
.sym 53946 picorv32.reg_op1[29]
.sym 53947 $abc$60912$n4865
.sym 53957 $abc$60912$n6266
.sym 53960 picorv32.pcpi_div.divisor[54]
.sym 53963 $abc$60912$n6306
.sym 53964 $abc$60912$n4865
.sym 53965 picorv32.pcpi_div.divisor[62]
.sym 53966 $abc$60912$n6274
.sym 53967 picorv32.pcpi_div.divisor[38]
.sym 53968 picorv32.pcpi_div.divisor[55]
.sym 53969 picorv32.pcpi_div.start
.sym 53970 $abc$60912$n6308
.sym 53971 $abc$60912$n6272
.sym 53972 picorv32.pcpi_div.start
.sym 53973 picorv32.pcpi_div.divisor[35]
.sym 53976 $abc$60912$n6268
.sym 53977 picorv32.pcpi_div.divisor[34]
.sym 53980 $abc$60912$n6270
.sym 53982 picorv32.pcpi_div.divisor[36]
.sym 53983 picorv32.pcpi_div.divisor[37]
.sym 53986 picorv32.pcpi_div.divisor[35]
.sym 53987 picorv32.pcpi_div.start
.sym 53989 $abc$60912$n6268
.sym 53992 picorv32.pcpi_div.divisor[34]
.sym 53993 picorv32.pcpi_div.start
.sym 53995 $abc$60912$n6266
.sym 53998 picorv32.pcpi_div.start
.sym 53999 $abc$60912$n6306
.sym 54001 picorv32.pcpi_div.divisor[54]
.sym 54004 picorv32.pcpi_div.divisor[62]
.sym 54010 picorv32.pcpi_div.divisor[36]
.sym 54012 $abc$60912$n6270
.sym 54013 picorv32.pcpi_div.start
.sym 54016 picorv32.pcpi_div.divisor[37]
.sym 54017 picorv32.pcpi_div.start
.sym 54019 $abc$60912$n6272
.sym 54023 picorv32.pcpi_div.divisor[38]
.sym 54024 $abc$60912$n6274
.sym 54025 picorv32.pcpi_div.start
.sym 54028 $abc$60912$n6308
.sym 54030 picorv32.pcpi_div.start
.sym 54031 picorv32.pcpi_div.divisor[55]
.sym 54032 $abc$60912$n4865
.sym 54033 sys_clk_$glb_clk
.sym 54035 spiflash_bus_dat_w[24]
.sym 54036 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 54037 storage[11][6]
.sym 54038 $abc$60912$n6664_1
.sym 54039 $abc$60912$n8818_1
.sym 54040 picorv32.reg_op1[0]
.sym 54041 storage[11][3]
.sym 54042 $abc$60912$n6261
.sym 54043 $abc$60912$n8879_1
.sym 54045 $abc$60912$n8670_1
.sym 54046 picorv32.pcpi_mul.mul_waiting
.sym 54047 sram_bus_dat_w[0]
.sym 54048 storage[2][1]
.sym 54049 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 54051 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54052 $abc$60912$n4865
.sym 54053 $abc$60912$n6266
.sym 54054 picorv32.mem_wordsize[2]
.sym 54055 sram_bus_dat_w[1]
.sym 54056 picorv32.mem_wordsize[0]
.sym 54057 $abc$60912$n11073
.sym 54058 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 54059 storage[2][0]
.sym 54060 $abc$60912$n7936_1
.sym 54061 picorv32.reg_op1[20]
.sym 54062 $abc$60912$n6276
.sym 54063 picorv32.reg_op2[29]
.sym 54064 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54065 spiflash_bus_dat_w[24]
.sym 54066 $abc$60912$n6270
.sym 54067 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 54068 $abc$60912$n6801
.sym 54069 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54070 $abc$60912$n6284
.sym 54076 picorv32.reg_op2[1]
.sym 54077 $abc$60912$n7939_1
.sym 54078 $abc$60912$n7940
.sym 54081 picorv32.pcpi_div.divisor[62]
.sym 54083 picorv32.pcpi_div.divisor[39]
.sym 54084 $abc$60912$n7936_1
.sym 54085 $abc$60912$n6264
.sym 54086 $abc$60912$n6276
.sym 54088 $abc$60912$n6262
.sym 54089 picorv32.pcpi_div.divisor[56]
.sym 54090 storage_1[6][1]
.sym 54092 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 54093 picorv32.reg_op2[0]
.sym 54094 $abc$60912$n4865
.sym 54095 $abc$60912$n6310
.sym 54098 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54099 picorv32.pcpi_div.divisor[33]
.sym 54101 storage_1[14][1]
.sym 54102 picorv32.pcpi_div.start
.sym 54105 picorv32.pcpi_div.start
.sym 54106 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 54107 picorv32.pcpi_div.divisor[32]
.sym 54109 picorv32.pcpi_div.divisor[56]
.sym 54115 $abc$60912$n6262
.sym 54117 picorv32.reg_op2[0]
.sym 54121 storage_1[14][1]
.sym 54122 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 54123 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 54124 storage_1[6][1]
.sym 54127 picorv32.pcpi_div.divisor[39]
.sym 54128 picorv32.pcpi_div.divisor[32]
.sym 54129 picorv32.pcpi_div.divisor[62]
.sym 54130 picorv32.pcpi_div.divisor[56]
.sym 54133 $abc$60912$n7940
.sym 54134 $abc$60912$n7939_1
.sym 54135 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54136 $abc$60912$n7936_1
.sym 54139 $abc$60912$n6310
.sym 54141 picorv32.pcpi_div.start
.sym 54142 picorv32.pcpi_div.divisor[56]
.sym 54145 picorv32.pcpi_div.start
.sym 54146 $abc$60912$n6276
.sym 54148 picorv32.pcpi_div.divisor[39]
.sym 54151 picorv32.pcpi_div.divisor[33]
.sym 54152 picorv32.reg_op2[1]
.sym 54153 picorv32.pcpi_div.start
.sym 54154 $abc$60912$n6264
.sym 54155 $abc$60912$n4865
.sym 54156 sys_clk_$glb_clk
.sym 54158 $abc$60912$n6320_1
.sym 54159 spiflash_bus_dat_w[24]
.sym 54160 $abc$60912$n6603_1
.sym 54161 $abc$60912$n6310
.sym 54162 spiflash_bus_dat_w[5]
.sym 54163 $abc$60912$n6605_1
.sym 54164 $abc$60912$n6312
.sym 54165 spiflash_bus_dat_w[25]
.sym 54166 $abc$60912$n4771
.sym 54167 picorv32.instr_srl
.sym 54168 $abc$60912$n8811
.sym 54169 $abc$60912$n6735_1
.sym 54170 picorv32.pcpi_mul.rs1[3]
.sym 54171 $abc$60912$n5148_1
.sym 54172 $abc$60912$n8769
.sym 54173 picorv32.reg_op1[0]
.sym 54175 picorv32.reg_op1[11]
.sym 54176 spiflash_bus_dat_w[0]
.sym 54177 picorv32.reg_op2[1]
.sym 54179 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 54180 picorv32.reg_op2[1]
.sym 54181 csrbank3_load1_w[4]
.sym 54182 $abc$60912$n6272
.sym 54183 sram_bus_dat_w[2]
.sym 54184 $abc$60912$n11008
.sym 54185 picorv32.reg_op2[3]
.sym 54186 $abc$60912$n8818_1
.sym 54187 sram_bus_dat_w[7]
.sym 54188 picorv32.reg_op2[0]
.sym 54189 $abc$60912$n6664_1
.sym 54190 $abc$60912$n6308
.sym 54191 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 54192 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 54193 $abc$60912$n11077
.sym 54203 picorv32.pcpi_div.divisor[62]
.sym 54204 picorv32.reg_op2[12]
.sym 54205 $abc$60912$n6280
.sym 54206 $abc$60912$n6278
.sym 54207 picorv32.pcpi_div.start
.sym 54208 picorv32.pcpi_div.divisor[44]
.sym 54209 picorv32.pcpi_div.divisor[40]
.sym 54211 $abc$60912$n6322_1
.sym 54214 picorv32.mem_wordsize[2]
.sym 54217 $abc$60912$n4865
.sym 54218 picorv32.pcpi_div.divisor[42]
.sym 54219 picorv32.pcpi_div.divisor[57]
.sym 54221 $abc$60912$n6312
.sym 54222 picorv32.mem_wordsize[0]
.sym 54223 $abc$60912$n6286
.sym 54225 $abc$60912$n6282
.sym 54226 picorv32.pcpi_div.start
.sym 54227 picorv32.pcpi_div.divisor[41]
.sym 54228 picorv32.reg_op2[4]
.sym 54229 picorv32.pcpi_div.divisor[43]
.sym 54230 $abc$60912$n6284
.sym 54233 picorv32.pcpi_div.start
.sym 54234 picorv32.pcpi_div.divisor[62]
.sym 54235 $abc$60912$n6322_1
.sym 54238 picorv32.reg_op2[12]
.sym 54239 picorv32.mem_wordsize[2]
.sym 54240 picorv32.mem_wordsize[0]
.sym 54241 picorv32.reg_op2[4]
.sym 54245 picorv32.pcpi_div.divisor[41]
.sym 54246 $abc$60912$n6280
.sym 54247 picorv32.pcpi_div.start
.sym 54251 $abc$60912$n6284
.sym 54252 picorv32.pcpi_div.divisor[43]
.sym 54253 picorv32.pcpi_div.start
.sym 54256 picorv32.pcpi_div.start
.sym 54257 $abc$60912$n6282
.sym 54259 picorv32.pcpi_div.divisor[42]
.sym 54263 $abc$60912$n6312
.sym 54264 picorv32.pcpi_div.start
.sym 54265 picorv32.pcpi_div.divisor[57]
.sym 54269 picorv32.pcpi_div.start
.sym 54270 picorv32.pcpi_div.divisor[44]
.sym 54271 $abc$60912$n6286
.sym 54274 picorv32.pcpi_div.divisor[40]
.sym 54275 picorv32.pcpi_div.start
.sym 54276 $abc$60912$n6278
.sym 54278 $abc$60912$n4865
.sym 54279 sys_clk_$glb_clk
.sym 54281 $abc$60912$n6286
.sym 54282 $abc$60912$n6276
.sym 54283 storage[7][2]
.sym 54284 $abc$60912$n6270
.sym 54285 $abc$60912$n5463
.sym 54286 $abc$60912$n7994
.sym 54287 $abc$60912$n6272
.sym 54288 $abc$60912$n6268
.sym 54289 $abc$60912$n11456
.sym 54290 $abc$60912$n7292
.sym 54291 storage[12][7]
.sym 54293 basesoc_sram_we[3]
.sym 54294 picorv32.reg_op2[1]
.sym 54295 picorv32.reg_op1[16]
.sym 54296 picorv32.reg_op1[16]
.sym 54297 picorv32.reg_op2[28]
.sym 54298 $abc$60912$n8889_1
.sym 54299 $abc$60912$n6322_1
.sym 54300 $abc$60912$n11060
.sym 54301 picorv32.reg_op1[17]
.sym 54302 $abc$60912$n8003_1
.sym 54303 $abc$60912$n7941
.sym 54304 picorv32.pcpi_div.divisor[44]
.sym 54306 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54307 $abc$60912$n11049
.sym 54308 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 54309 spiflash_bus_dat_w[5]
.sym 54310 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 54311 $abc$60912$n6282
.sym 54312 $abc$60912$n6268
.sym 54313 picorv32.reg_op1[9]
.sym 54314 picorv32.reg_op2[4]
.sym 54315 picorv32.reg_op2[19]
.sym 54316 $abc$60912$n8973
.sym 54324 storage[6][0]
.sym 54327 sram_bus_dat_w[0]
.sym 54331 storage[2][0]
.sym 54332 sram_bus_dat_w[2]
.sym 54334 $abc$60912$n8775
.sym 54335 storage[3][2]
.sym 54336 sram_bus_dat_w[6]
.sym 54338 storage[3][0]
.sym 54340 $abc$60912$n11004
.sym 54341 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54342 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54344 $abc$60912$n6262
.sym 54346 $abc$60912$n8984
.sym 54347 picorv32.reg_op2[21]
.sym 54348 storage[7][2]
.sym 54350 storage[7][0]
.sym 54352 picorv32.reg_op2[19]
.sym 54356 sram_bus_dat_w[0]
.sym 54361 picorv32.reg_op2[19]
.sym 54370 sram_bus_dat_w[6]
.sym 54373 $abc$60912$n8984
.sym 54374 picorv32.reg_op2[21]
.sym 54376 $abc$60912$n6262
.sym 54379 storage[3][0]
.sym 54380 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54381 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54382 storage[7][0]
.sym 54385 sram_bus_dat_w[2]
.sym 54391 storage[6][0]
.sym 54392 $abc$60912$n8775
.sym 54393 storage[2][0]
.sym 54394 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54397 storage[7][2]
.sym 54398 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54399 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54400 storage[3][2]
.sym 54401 $abc$60912$n11004
.sym 54402 sys_clk_$glb_clk
.sym 54404 $abc$60912$n8113_1
.sym 54405 $abc$60912$n6282
.sym 54406 storage[2][2]
.sym 54407 $abc$60912$n11020
.sym 54408 spiflash_sr[26]
.sym 54409 $abc$60912$n6288
.sym 54410 $abc$60912$n6262
.sym 54411 $abc$60912$n11033
.sym 54412 picorv32.reg_op1[4]
.sym 54413 $abc$60912$n5538
.sym 54414 $abc$60912$n5538
.sym 54415 picorv32.reg_op1[4]
.sym 54416 picorv32.reg_op1[13]
.sym 54418 spiflash_bus_dat_w[27]
.sym 54420 $abc$60912$n6278
.sym 54421 $abc$60912$n10753
.sym 54422 sram_bus_dat_w[3]
.sym 54423 picorv32.reg_op1[24]
.sym 54424 $abc$60912$n6280
.sym 54425 picorv32.reg_op1[10]
.sym 54426 sram_bus_dat_w[3]
.sym 54427 $abc$60912$n8975
.sym 54428 $abc$60912$n8874_1
.sym 54429 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54430 picorv32.reg_op1[8]
.sym 54431 $abc$60912$n6288
.sym 54432 picorv32.reg_op2[9]
.sym 54433 $abc$60912$n6637
.sym 54434 spiflash_sr[7]
.sym 54435 $abc$60912$n11033
.sym 54436 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54437 $abc$60912$n4734
.sym 54438 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 54439 spiflash_miso
.sym 54445 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54446 storage[6][7]
.sym 54447 $abc$60912$n11013
.sym 54450 $abc$60912$n8883_1
.sym 54452 sram_bus_dat_w[2]
.sym 54453 sram_bus_dat_w[0]
.sym 54454 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54457 sram_bus_dat_w[7]
.sym 54458 $abc$60912$n7994
.sym 54460 $abc$60912$n8799
.sym 54462 sram_bus_dat_w[3]
.sym 54464 $abc$60912$n7995
.sym 54466 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54470 sram_bus_dat_w[5]
.sym 54471 storage[2][2]
.sym 54472 storage[2][7]
.sym 54474 storage[6][2]
.sym 54478 storage[6][2]
.sym 54479 storage[2][2]
.sym 54480 $abc$60912$n8799
.sym 54481 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54484 sram_bus_dat_w[7]
.sym 54491 sram_bus_dat_w[0]
.sym 54499 sram_bus_dat_w[5]
.sym 54502 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54503 $abc$60912$n8883_1
.sym 54504 $abc$60912$n7994
.sym 54505 $abc$60912$n7995
.sym 54508 sram_bus_dat_w[2]
.sym 54517 sram_bus_dat_w[3]
.sym 54520 storage[6][7]
.sym 54521 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 54522 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54523 storage[2][7]
.sym 54524 $abc$60912$n11013
.sym 54525 sys_clk_$glb_clk
.sym 54527 $abc$60912$n6636
.sym 54528 $abc$60912$n11017
.sym 54529 $abc$60912$n11022
.sym 54530 $abc$60912$n6635
.sym 54531 $abc$60912$n6649_1
.sym 54532 $abc$60912$n6739
.sym 54533 $abc$60912$n8874_1
.sym 54534 storage_1[3][3]
.sym 54535 basesoc_sram_we[2]
.sym 54536 picorv32.reg_op2[31]
.sym 54537 basesoc_uart_phy_tx_reg[4]
.sym 54538 basesoc_sram_we[2]
.sym 54539 picorv32.mem_wordsize[0]
.sym 54540 $abc$60912$n6652_1
.sym 54541 $abc$60912$n11013
.sym 54542 picorv32.reg_op2[30]
.sym 54543 picorv32.reg_op1[23]
.sym 54544 $abc$60912$n4532
.sym 54545 $abc$60912$n6266
.sym 54546 picorv32.reg_op1[5]
.sym 54547 $abc$60912$n6652_1
.sym 54548 picorv32.reg_op2[1]
.sym 54549 picorv32.mem_wordsize[2]
.sym 54550 picorv32.reg_op2[14]
.sym 54551 picorv32.reg_op1[1]
.sym 54552 $abc$60912$n6801
.sym 54553 picorv32.pcpi_mul.rs1[33]
.sym 54554 picorv32.reg_op1[3]
.sym 54555 picorv32.reg_op1[4]
.sym 54556 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54557 picorv32.reg_op1[19]
.sym 54558 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 54559 picorv32.pcpi_mul.rs1[31]
.sym 54561 picorv32.reg_op1[14]
.sym 54562 $abc$60912$n11017
.sym 54568 picorv32.reg_op1[6]
.sym 54570 $abc$60912$n6639
.sym 54573 picorv32.reg_op2[2]
.sym 54576 picorv32.reg_op2[1]
.sym 54577 picorv32.reg_op1[11]
.sym 54578 picorv32.reg_op2[0]
.sym 54579 $abc$60912$n11049
.sym 54583 $abc$60912$n6646_1
.sym 54584 $abc$60912$n6647_1
.sym 54585 picorv32.reg_op1[9]
.sym 54589 $abc$60912$n6638
.sym 54590 picorv32.reg_op1[8]
.sym 54592 picorv32.reg_op1[7]
.sym 54593 picorv32.reg_op1[10]
.sym 54596 $abc$60912$n6644_1
.sym 54597 $abc$60912$n6645_1
.sym 54598 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 54602 $abc$60912$n6638
.sym 54603 $abc$60912$n6639
.sym 54604 picorv32.reg_op2[1]
.sym 54607 picorv32.reg_op2[2]
.sym 54608 $abc$60912$n6647_1
.sym 54609 $abc$60912$n6644_1
.sym 54613 picorv32.reg_op1[10]
.sym 54614 picorv32.reg_op2[0]
.sym 54615 picorv32.reg_op1[11]
.sym 54619 picorv32.reg_op2[1]
.sym 54620 $abc$60912$n6646_1
.sym 54621 $abc$60912$n6638
.sym 54625 $abc$60912$n6645_1
.sym 54626 picorv32.reg_op2[1]
.sym 54627 $abc$60912$n6646_1
.sym 54631 picorv32.reg_op2[0]
.sym 54633 picorv32.reg_op1[9]
.sym 54634 picorv32.reg_op1[8]
.sym 54640 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 54643 picorv32.reg_op2[0]
.sym 54644 picorv32.reg_op1[6]
.sym 54645 picorv32.reg_op1[7]
.sym 54647 $abc$60912$n11049
.sym 54648 sys_clk_$glb_clk
.sym 54650 $abc$60912$n6622_1
.sym 54651 $abc$60912$n6762_1
.sym 54652 $abc$60912$n6624_1
.sym 54653 $abc$60912$n6623_1
.sym 54654 $abc$60912$n6760
.sym 54655 $abc$60912$n6706_1
.sym 54656 storage_1[6][7]
.sym 54657 storage_1[6][5]
.sym 54658 slave_sel_r[0]
.sym 54659 $abc$60912$n6621_1
.sym 54660 $abc$60912$n9181
.sym 54661 basesoc_uart_phy_tx_reg[7]
.sym 54662 picorv32.reg_op1[6]
.sym 54663 $abc$60912$n4765_1
.sym 54664 picorv32.reg_op2[12]
.sym 54665 picorv32.reg_op1[6]
.sym 54667 $abc$60912$n5461
.sym 54668 picorv32.reg_op2[1]
.sym 54669 $abc$60912$n11028
.sym 54670 $abc$60912$n11050
.sym 54671 $abc$60912$n11017
.sym 54672 picorv32.reg_op2[1]
.sym 54673 picorv32.reg_op1[11]
.sym 54675 picorv32.reg_op1[30]
.sym 54677 picorv32.reg_op2[3]
.sym 54678 $abc$60912$n8818_1
.sym 54679 sram_bus_dat_w[7]
.sym 54680 picorv32.reg_op1[12]
.sym 54681 $abc$60912$n7968
.sym 54682 picorv32.reg_op2[11]
.sym 54683 $abc$60912$n6645_1
.sym 54684 picorv32.reg_op2[0]
.sym 54685 $abc$60912$n11008
.sym 54691 picorv32.reg_op2[0]
.sym 54692 $abc$60912$n6641
.sym 54694 picorv32.reg_op2[1]
.sym 54698 picorv32.reg_op1[12]
.sym 54699 picorv32.reg_op1[15]
.sym 54701 picorv32.reg_op2[2]
.sym 54702 $abc$60912$n6708_1
.sym 54703 picorv32.reg_op1[13]
.sym 54707 $abc$60912$n6705_1
.sym 54709 $abc$60912$n4674
.sym 54713 $abc$60912$n6642
.sym 54714 sram_bus_dat_w[0]
.sym 54718 $abc$60912$n6639
.sym 54720 $abc$60912$n6706_1
.sym 54721 picorv32.reg_op1[14]
.sym 54722 $abc$60912$n6645_1
.sym 54725 $abc$60912$n6641
.sym 54726 $abc$60912$n6639
.sym 54727 picorv32.reg_op2[1]
.sym 54730 picorv32.reg_op1[12]
.sym 54731 picorv32.reg_op2[0]
.sym 54732 picorv32.reg_op1[13]
.sym 54736 $abc$60912$n6705_1
.sym 54737 picorv32.reg_op2[2]
.sym 54738 $abc$60912$n6708_1
.sym 54742 picorv32.reg_op2[2]
.sym 54743 $abc$60912$n6706_1
.sym 54745 $abc$60912$n6705_1
.sym 54748 $abc$60912$n6708_1
.sym 54749 picorv32.reg_op2[2]
.sym 54750 $abc$60912$n6645_1
.sym 54751 picorv32.reg_op2[1]
.sym 54754 $abc$60912$n6641
.sym 54756 picorv32.reg_op2[1]
.sym 54757 $abc$60912$n6642
.sym 54760 picorv32.reg_op2[0]
.sym 54761 picorv32.reg_op1[15]
.sym 54763 picorv32.reg_op1[14]
.sym 54766 sram_bus_dat_w[0]
.sym 54770 $abc$60912$n4674
.sym 54771 sys_clk_$glb_clk
.sym 54772 sys_rst_$glb_sr
.sym 54773 $abc$60912$n6801
.sym 54774 storage[8][0]
.sym 54775 $abc$60912$n6663_1
.sym 54776 $abc$60912$n6720_1
.sym 54777 $abc$60912$n6662_1
.sym 54778 $abc$60912$n6772
.sym 54779 $abc$60912$n6721_1
.sym 54780 $abc$60912$n6665_1
.sym 54781 picorv32.reg_op2[13]
.sym 54782 picorv32.cpuregs_rs1[25]
.sym 54783 basesoc_uart_phy_tx_reg[6]
.sym 54784 picorv32.reg_op2[2]
.sym 54785 $abc$60912$n7955
.sym 54786 picorv32.reg_op1[17]
.sym 54787 $abc$60912$n6640
.sym 54788 picorv32.reg_op1[17]
.sym 54789 picorv32.reg_op2[2]
.sym 54790 picorv32.reg_op2[1]
.sym 54791 $abc$60912$n5315_1
.sym 54792 $abc$60912$n4475
.sym 54793 spiflash_bus_adr[5]
.sym 54794 picorv32.reg_op2[2]
.sym 54795 picorv32.reg_op1[16]
.sym 54796 $abc$60912$n6699_1
.sym 54797 spiflash_bus_dat_w[5]
.sym 54798 $abc$60912$n6662_1
.sym 54799 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54800 $abc$60912$n8973
.sym 54801 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 54802 picorv32.reg_op1[27]
.sym 54803 picorv32.reg_op2[4]
.sym 54804 picorv32.reg_op1[25]
.sym 54805 picorv32.reg_op1[9]
.sym 54806 $abc$60912$n6719_1
.sym 54807 $abc$60912$n6152
.sym 54815 $abc$60912$n6710_1
.sym 54818 $abc$60912$n8669
.sym 54820 $abc$60912$n8974
.sym 54821 storage[6][3]
.sym 54822 picorv32.reg_op1[5]
.sym 54823 picorv32.reg_op1[2]
.sym 54824 picorv32.reg_op1[3]
.sym 54825 $abc$60912$n6648_1
.sym 54826 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54827 picorv32.reg_op1[4]
.sym 54830 $abc$60912$n5461
.sym 54831 picorv32.reg_op2[0]
.sym 54832 $abc$60912$n11026
.sym 54833 $abc$60912$n6262
.sym 54835 picorv32.reg_op2[2]
.sym 54837 picorv32.reg_op2[3]
.sym 54839 sram_bus_dat_w[7]
.sym 54840 picorv32.reg_op2[1]
.sym 54841 $abc$60912$n6704_1
.sym 54842 picorv32.reg_op2[11]
.sym 54843 $abc$60912$n8811
.sym 54845 storage[2][3]
.sym 54847 $abc$60912$n6648_1
.sym 54848 picorv32.reg_op1[3]
.sym 54849 picorv32.reg_op1[2]
.sym 54850 picorv32.reg_op2[0]
.sym 54853 picorv32.reg_op1[3]
.sym 54854 picorv32.reg_op1[2]
.sym 54855 picorv32.reg_op2[0]
.sym 54856 $abc$60912$n5461
.sym 54860 picorv32.reg_op2[0]
.sym 54861 picorv32.reg_op1[4]
.sym 54862 picorv32.reg_op1[5]
.sym 54865 picorv32.reg_op2[2]
.sym 54867 picorv32.reg_op2[1]
.sym 54872 picorv32.reg_op2[11]
.sym 54873 $abc$60912$n8974
.sym 54874 $abc$60912$n6262
.sym 54877 $abc$60912$n6710_1
.sym 54878 $abc$60912$n8669
.sym 54879 picorv32.reg_op2[3]
.sym 54880 $abc$60912$n6704_1
.sym 54883 $abc$60912$n8811
.sym 54884 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 54885 storage[2][3]
.sym 54886 storage[6][3]
.sym 54892 sram_bus_dat_w[7]
.sym 54893 $abc$60912$n11026
.sym 54894 sys_clk_$glb_clk
.sym 54896 $abc$60912$n6829
.sym 54897 $abc$60912$n6117_1
.sym 54898 spiflash_sr[8]
.sym 54899 $abc$60912$n4697
.sym 54900 $abc$60912$n6118_1
.sym 54901 $abc$60912$n6717_1
.sym 54902 $abc$60912$n5333
.sym 54903 spiflash_sr[9]
.sym 54904 sys_rst
.sym 54905 picorv32.reg_op1[31]
.sym 54907 sys_rst
.sym 54908 picorv32.reg_op1[31]
.sym 54909 picorv32.reg_op1[2]
.sym 54910 sram_bus_dat_w[0]
.sym 54911 $abc$60912$n6720_1
.sym 54912 $abc$60912$n765
.sym 54913 picorv32.reg_op1[7]
.sym 54914 picorv32.reg_op1[13]
.sym 54915 picorv32.reg_op1[18]
.sym 54916 $abc$60912$n8974
.sym 54918 $abc$60912$n10753
.sym 54919 $abc$60912$n5206
.sym 54922 spiflash_sr[7]
.sym 54923 basesoc_counter[0]
.sym 54924 $abc$60912$n6662_1
.sym 54925 picorv32.reg_op1[8]
.sym 54926 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 54927 $abc$60912$n11030
.sym 54928 $abc$60912$n8874_1
.sym 54929 $abc$60912$n8014_1
.sym 54930 spiflash_bitbang_en_storage_full
.sym 54931 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 54937 $abc$60912$n6769
.sym 54939 $abc$60912$n4690
.sym 54940 $abc$60912$n6648_1
.sym 54942 $abc$60912$n5461
.sym 54943 slave_sel_r[0]
.sym 54944 picorv32.reg_op2[2]
.sym 54945 $abc$60912$n6677_1
.sym 54947 $abc$60912$n6685_1
.sym 54949 $abc$60912$n6684_1
.sym 54950 picorv32.reg_op2[3]
.sym 54951 $abc$60912$n6770_1
.sym 54952 $abc$60912$n6689_1
.sym 54953 sram_bus_dat_w[0]
.sym 54954 $abc$60912$n6142
.sym 54955 $abc$60912$n6718_1
.sym 54956 $abc$60912$n6725_1
.sym 54957 picorv32.reg_op1[2]
.sym 54958 $abc$60912$n6137_1
.sym 54959 picorv32.reg_op2[0]
.sym 54964 $abc$60912$n6136
.sym 54965 picorv32.reg_op1[1]
.sym 54966 $abc$60912$n6688_1
.sym 54967 picorv32.reg_op1[3]
.sym 54968 picorv32.reg_op1[4]
.sym 54970 slave_sel_r[0]
.sym 54971 $abc$60912$n6137_1
.sym 54972 $abc$60912$n6136
.sym 54973 $abc$60912$n6142
.sym 54979 sram_bus_dat_w[0]
.sym 54982 $abc$60912$n6769
.sym 54983 $abc$60912$n6770_1
.sym 54984 picorv32.reg_op2[3]
.sym 54988 $abc$60912$n6677_1
.sym 54989 $abc$60912$n6689_1
.sym 54990 $abc$60912$n6684_1
.sym 54991 picorv32.reg_op2[3]
.sym 54994 $abc$60912$n6688_1
.sym 54995 picorv32.reg_op2[2]
.sym 54997 $abc$60912$n6685_1
.sym 55000 picorv32.reg_op1[1]
.sym 55001 picorv32.reg_op2[0]
.sym 55002 $abc$60912$n5461
.sym 55003 picorv32.reg_op1[2]
.sym 55007 picorv32.reg_op2[2]
.sym 55008 $abc$60912$n6718_1
.sym 55009 $abc$60912$n6725_1
.sym 55012 $abc$60912$n6648_1
.sym 55013 picorv32.reg_op1[4]
.sym 55014 picorv32.reg_op1[3]
.sym 55015 picorv32.reg_op2[0]
.sym 55016 $abc$60912$n4690
.sym 55017 sys_clk_$glb_clk
.sym 55018 sys_rst_$glb_sr
.sym 55019 $abc$60912$n6667_1
.sym 55020 csrbank1_scratch1_w[3]
.sym 55021 $abc$60912$n6666_1
.sym 55022 csrbank1_scratch1_w[7]
.sym 55023 $abc$60912$n6719_1
.sym 55024 $abc$60912$n6668_1
.sym 55025 $abc$60912$n6788_1
.sym 55026 $abc$60912$n6126_1
.sym 55027 picorv32.reg_op1[17]
.sym 55028 $abc$60912$n5960
.sym 55029 storage[8][7]
.sym 55030 picorv32.reg_op1[17]
.sym 55031 picorv32.reg_op2[26]
.sym 55032 picorv32.reg_op2[26]
.sym 55034 $abc$60912$n4697
.sym 55035 picorv32.reg_op2[3]
.sym 55036 picorv32.reg_op2[3]
.sym 55037 spiflash_bus_adr[7]
.sym 55039 $abc$60912$n6676_1
.sym 55040 picorv32.reg_op2[3]
.sym 55042 $abc$60912$n4667
.sym 55043 picorv32.pcpi_mul.rs1[31]
.sym 55044 picorv32.reg_op1[28]
.sym 55045 picorv32.pcpi_mul.rs1[33]
.sym 55047 picorv32.reg_op1[26]
.sym 55048 $abc$60912$n5334_1
.sym 55049 spiflash_bitbang_storage_full[0]
.sym 55050 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55051 picorv32.reg_op1[1]
.sym 55052 picorv32.reg_op2[2]
.sym 55053 picorv32.reg_op1[3]
.sym 55054 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55060 $abc$60912$n7784_1
.sym 55062 picorv32.reg_op1[10]
.sym 55064 $abc$60912$n8916_1
.sym 55067 picorv32.reg_op1[9]
.sym 55068 basesoc_uart_phy_tx_reg[5]
.sym 55069 picorv32.reg_op2[2]
.sym 55070 picorv32.reg_op2[1]
.sym 55072 $abc$60912$n6678_1
.sym 55076 basesoc_uart_phy_tx_reg[7]
.sym 55078 picorv32.reg_op2[0]
.sym 55079 $abc$60912$n4532
.sym 55081 picorv32.reg_op1[7]
.sym 55083 $abc$60912$n6681_1
.sym 55085 picorv32.reg_op1[8]
.sym 55086 $abc$60912$n6685_1
.sym 55087 $abc$60912$n4530
.sym 55088 $abc$60912$n6686_1
.sym 55089 $abc$60912$n6687_1
.sym 55090 $abc$60912$n8841_1
.sym 55091 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55094 $abc$60912$n6678_1
.sym 55095 picorv32.reg_op2[2]
.sym 55096 $abc$60912$n6681_1
.sym 55099 $abc$60912$n4532
.sym 55100 $abc$60912$n8916_1
.sym 55101 $abc$60912$n8841_1
.sym 55102 basesoc_uart_phy_tx_reg[7]
.sym 55106 picorv32.reg_op2[1]
.sym 55107 $abc$60912$n6687_1
.sym 55108 $abc$60912$n6686_1
.sym 55111 picorv32.reg_op1[9]
.sym 55112 picorv32.reg_op2[0]
.sym 55114 picorv32.reg_op1[10]
.sym 55119 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55124 picorv32.reg_op1[8]
.sym 55125 picorv32.reg_op1[7]
.sym 55126 picorv32.reg_op2[0]
.sym 55129 picorv32.reg_op2[2]
.sym 55130 $abc$60912$n6685_1
.sym 55132 $abc$60912$n6678_1
.sym 55135 $abc$60912$n4532
.sym 55136 $abc$60912$n7784_1
.sym 55137 basesoc_uart_phy_tx_reg[5]
.sym 55139 $abc$60912$n4530
.sym 55140 sys_clk_$glb_clk
.sym 55141 sys_rst_$glb_sr
.sym 55142 $abc$60912$n5324
.sym 55143 basesoc_counter[0]
.sym 55144 $abc$60912$n6747_1
.sym 55145 $abc$60912$n6748
.sym 55146 $abc$60912$n6669_1
.sym 55147 $abc$60912$n10643
.sym 55148 $abc$60912$n6673_1
.sym 55149 $abc$60912$n6675_1
.sym 55150 $abc$60912$n10644
.sym 55151 spiflash_bitbang_en_storage_full
.sym 55152 $abc$60912$n8916_1
.sym 55153 storage[13][7]
.sym 55154 $abc$60912$n6677_1
.sym 55155 picorv32.reg_op2[7]
.sym 55156 $abc$60912$n6128_1
.sym 55157 $abc$60912$n6787
.sym 55158 picorv32.reg_op1[10]
.sym 55159 picorv32.reg_op2[16]
.sym 55160 picorv32.reg_op2[6]
.sym 55161 $abc$60912$n6127
.sym 55162 sram_bus_dat_w[5]
.sym 55163 csrbank1_scratch1_w[3]
.sym 55164 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55165 picorv32.reg_op2[2]
.sym 55166 sram_bus_adr[3]
.sym 55167 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 55168 $abc$60912$n6718_1
.sym 55169 picorv32.reg_op2[3]
.sym 55170 $abc$60912$n8818_1
.sym 55171 $abc$60912$n8818_1
.sym 55172 sram_bus_dat_w[7]
.sym 55173 $abc$60912$n4530
.sym 55174 $abc$60912$n7968
.sym 55175 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55176 $abc$60912$n6751
.sym 55177 $abc$60912$n11008
.sym 55184 picorv32.reg_op1[19]
.sym 55185 $abc$60912$n11008
.sym 55188 picorv32.reg_op1[22]
.sym 55189 $abc$60912$n6674_1
.sym 55190 sram_bus_dat_w[3]
.sym 55191 picorv32.reg_op2[1]
.sym 55195 picorv32.reg_op2[2]
.sym 55196 $abc$60912$n6671_1
.sym 55197 picorv32.reg_op1[21]
.sym 55198 $abc$60912$n6681_1
.sym 55200 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55202 picorv32.reg_op1[20]
.sym 55203 $abc$60912$n6672_1
.sym 55204 sram_bus_dat_w[5]
.sym 55208 $abc$60912$n8846_1
.sym 55209 $abc$60912$n6670_1
.sym 55210 picorv32.reg_op2[0]
.sym 55213 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55214 $abc$60912$n8848_1
.sym 55217 sram_bus_dat_w[3]
.sym 55222 $abc$60912$n6670_1
.sym 55224 picorv32.reg_op2[2]
.sym 55225 $abc$60912$n6681_1
.sym 55228 $abc$60912$n6672_1
.sym 55230 $abc$60912$n6671_1
.sym 55231 picorv32.reg_op2[1]
.sym 55234 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55235 $abc$60912$n8846_1
.sym 55236 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55237 $abc$60912$n8848_1
.sym 55241 picorv32.reg_op1[19]
.sym 55242 picorv32.reg_op2[0]
.sym 55243 picorv32.reg_op1[20]
.sym 55247 $abc$60912$n6672_1
.sym 55248 picorv32.reg_op2[1]
.sym 55249 $abc$60912$n6674_1
.sym 55252 picorv32.reg_op2[0]
.sym 55253 picorv32.reg_op1[21]
.sym 55255 picorv32.reg_op1[22]
.sym 55260 sram_bus_dat_w[5]
.sym 55262 $abc$60912$n11008
.sym 55263 sys_clk_$glb_clk
.sym 55265 basesoc_uart_phy_tx_reg[2]
.sym 55266 $abc$60912$n6746_1
.sym 55267 $abc$60912$n7098
.sym 55268 $abc$60912$n10660
.sym 55269 $abc$60912$n7099_1
.sym 55270 $abc$60912$n10649
.sym 55271 $abc$60912$n7097
.sym 55272 basesoc_uart_phy_tx_reg[1]
.sym 55273 $abc$60912$n10650
.sym 55274 $abc$60912$n5937_1
.sym 55275 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55276 $abc$60912$n10650
.sym 55277 $abc$60912$n10643
.sym 55278 picorv32.reg_op2[28]
.sym 55279 picorv32.reg_op2[10]
.sym 55281 $abc$60912$n8984
.sym 55282 picorv32.reg_op2[20]
.sym 55283 picorv32.reg_op2[2]
.sym 55284 picorv32.reg_op2[28]
.sym 55285 sram_bus_dat_w[0]
.sym 55286 csrbank1_scratch3_w[6]
.sym 55287 picorv32.reg_op2[1]
.sym 55289 picorv32.reg_op2[4]
.sym 55290 picorv32.reg_op1[9]
.sym 55291 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55292 regs1
.sym 55293 picorv32.reg_op1[9]
.sym 55294 picorv32.reg_op1[27]
.sym 55295 $abc$60912$n7017_1
.sym 55296 picorv32.reg_op1[6]
.sym 55297 spiflash_bus_dat_w[5]
.sym 55298 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55299 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55300 storage[9][7]
.sym 55306 picorv32.reg_op1[9]
.sym 55307 storage[9][7]
.sym 55309 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55311 picorv32.pcpi_mul.rs1[9]
.sym 55313 picorv32.pcpi_mul.rs1[32]
.sym 55315 picorv32.reg_op1[8]
.sym 55317 picorv32.pcpi_mul.rs1[33]
.sym 55319 storage[12][7]
.sym 55320 picorv32.reg_op1[31]
.sym 55322 $abc$60912$n8820
.sym 55323 $abc$60912$n8853_1
.sym 55324 storage[8][7]
.sym 55326 storage[13][7]
.sym 55327 $abc$60912$n9181
.sym 55329 picorv32.pcpi_mul.rs1[10]
.sym 55331 $abc$60912$n8818_1
.sym 55332 $abc$60912$n50
.sym 55333 picorv32.pcpi_mul.mul_waiting
.sym 55335 $abc$60912$n5075
.sym 55336 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55337 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55340 picorv32.pcpi_mul.rs1[32]
.sym 55341 picorv32.pcpi_mul.mul_waiting
.sym 55342 picorv32.reg_op1[31]
.sym 55345 storage[9][7]
.sym 55346 storage[13][7]
.sym 55347 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55348 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55352 $abc$60912$n50
.sym 55353 $abc$60912$n5075
.sym 55357 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55358 storage[12][7]
.sym 55359 $abc$60912$n8853_1
.sym 55360 storage[8][7]
.sym 55363 picorv32.reg_op1[8]
.sym 55364 picorv32.pcpi_mul.rs1[9]
.sym 55365 picorv32.pcpi_mul.mul_waiting
.sym 55369 picorv32.pcpi_mul.rs1[10]
.sym 55370 picorv32.reg_op1[9]
.sym 55372 picorv32.pcpi_mul.mul_waiting
.sym 55375 $abc$60912$n8818_1
.sym 55376 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 55377 $abc$60912$n8820
.sym 55378 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 55381 $abc$60912$n9181
.sym 55382 picorv32.pcpi_mul.mul_waiting
.sym 55384 picorv32.pcpi_mul.rs1[33]
.sym 55385 $abc$60912$n765_$glb_ce
.sym 55386 sys_clk_$glb_clk
.sym 55388 $abc$60912$n7839
.sym 55389 storage[2][7]
.sym 55390 $abc$60912$n10658
.sym 55391 $abc$60912$n6749_1
.sym 55392 $abc$60912$n7964
.sym 55393 $abc$60912$n6815_1
.sym 55394 $abc$60912$n6609_1
.sym 55395 $abc$60912$n10656
.sym 55396 picorv32.reg_op1[20]
.sym 55397 $abc$60912$n7617
.sym 55398 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55399 spiflash_sr[12]
.sym 55401 $abc$60912$n8142
.sym 55402 picorv32.reg_op1[26]
.sym 55403 $abc$60912$n10660
.sym 55404 $abc$60912$n10660
.sym 55405 picorv32.reg_op2[19]
.sym 55406 $abc$60912$n8801
.sym 55408 $abc$60912$n8789
.sym 55409 $abc$60912$n4492
.sym 55410 picorv32.reg_op1[22]
.sym 55411 picorv32.reg_op2[26]
.sym 55412 $abc$60912$n7969
.sym 55413 $abc$60912$n5614
.sym 55414 $abc$60912$n8014_1
.sym 55415 csrbank1_scratch3_w[0]
.sym 55416 $abc$60912$n8874_1
.sym 55417 $abc$60912$n5080_1
.sym 55418 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55419 $abc$60912$n11030
.sym 55420 $abc$60912$n7097
.sym 55421 storage[11][7]
.sym 55423 basesoc_counter[0]
.sym 55431 $abc$60912$n11056
.sym 55434 $abc$60912$n8874_1
.sym 55440 storage_1[6][3]
.sym 55442 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 55444 $abc$60912$n8833_1
.sym 55445 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55446 storage_1[2][6]
.sym 55451 storage[11][5]
.sym 55452 storage_1[2][3]
.sym 55453 storage_1[6][6]
.sym 55454 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55455 storage[9][5]
.sym 55456 storage[9][1]
.sym 55457 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55458 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55459 slave_sel_r[0]
.sym 55460 $abc$60912$n8836_1
.sym 55462 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55469 storage[9][1]
.sym 55474 storage[11][5]
.sym 55475 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 55476 $abc$60912$n8833_1
.sym 55477 storage[9][5]
.sym 55483 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 55486 storage_1[6][3]
.sym 55487 storage_1[2][3]
.sym 55488 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55489 $abc$60912$n8874_1
.sym 55492 storage_1[6][6]
.sym 55493 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 55494 storage_1[2][6]
.sym 55495 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55498 $abc$60912$n8836_1
.sym 55504 slave_sel_r[0]
.sym 55508 $abc$60912$n11056
.sym 55509 sys_clk_$glb_clk
.sym 55511 $abc$60912$n8187
.sym 55512 $abc$60912$n7201_1
.sym 55513 storage[9][5]
.sym 55514 storage[9][1]
.sym 55515 $abc$60912$n7016_1
.sym 55516 storage[9][7]
.sym 55517 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 55518 $abc$60912$n7202_1
.sym 55519 spiflash_bus_dat_w[23]
.sym 55520 $abc$60912$n8670_1
.sym 55523 picorv32.reg_op2[7]
.sym 55524 $abc$60912$n10650
.sym 55525 $abc$60912$n4573
.sym 55526 $abc$60912$n6749_1
.sym 55527 picorv32.mem_wordsize[2]
.sym 55528 picorv32.reg_op1[23]
.sym 55529 picorv32.reg_op2[26]
.sym 55530 $abc$60912$n8124
.sym 55532 $abc$60912$n10654
.sym 55533 picorv32.reg_op2[20]
.sym 55534 $abc$60912$n6750_1
.sym 55535 $abc$60912$n5334_1
.sym 55536 $abc$60912$n8106
.sym 55537 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 55538 basesoc_uart_phy_tx_reg[6]
.sym 55539 picorv32.reg_op2[2]
.sym 55540 spiflash_sr[14]
.sym 55541 spiflash_bitbang_storage_full[0]
.sym 55542 $abc$60912$n5169_1
.sym 55543 picorv32.reg_op1[26]
.sym 55544 storage[10][7]
.sym 55545 basesoc_uart_phy_tx_reg[0]
.sym 55546 $abc$60912$n10654
.sym 55554 $abc$60912$n6152
.sym 55555 sram_bus_adr[3]
.sym 55556 spiflash_sr[11]
.sym 55558 slave_sel_r[2]
.sym 55561 csrbank1_scratch1_w[3]
.sym 55562 sram_bus_dat_w[1]
.sym 55563 csrbank1_scratch3_w[6]
.sym 55566 csrbank1_bus_errors1_w[3]
.sym 55568 $abc$60912$n8589_1
.sym 55569 $abc$60912$n5078
.sym 55571 $abc$60912$n4475
.sym 55572 spiflash_sr[12]
.sym 55573 csrbank1_scratch2_w[3]
.sym 55574 sram_bus_dat_w[5]
.sym 55577 $abc$60912$n5080_1
.sym 55579 $abc$60912$n11030
.sym 55582 $abc$60912$n5083_1
.sym 55583 sram_bus_adr[2]
.sym 55585 csrbank1_scratch1_w[3]
.sym 55586 sram_bus_adr[3]
.sym 55587 sram_bus_adr[2]
.sym 55588 csrbank1_bus_errors1_w[3]
.sym 55593 $abc$60912$n5083_1
.sym 55594 csrbank1_scratch3_w[6]
.sym 55597 slave_sel_r[2]
.sym 55599 spiflash_sr[12]
.sym 55600 $abc$60912$n4475
.sym 55606 sram_bus_dat_w[5]
.sym 55610 sram_bus_dat_w[1]
.sym 55616 $abc$60912$n6152
.sym 55621 $abc$60912$n8589_1
.sym 55622 csrbank1_scratch2_w[3]
.sym 55623 $abc$60912$n5080_1
.sym 55624 $abc$60912$n5078
.sym 55627 $abc$60912$n4475
.sym 55628 spiflash_sr[11]
.sym 55630 slave_sel_r[2]
.sym 55631 $abc$60912$n11030
.sym 55632 sys_clk_$glb_clk
.sym 55634 $abc$60912$n5597_1
.sym 55635 $abc$60912$n5612
.sym 55636 picorv32.reg_op2[20]
.sym 55637 $abc$60912$n4475
.sym 55638 csrbank1_scratch2_w[7]
.sym 55639 csrbank1_scratch2_w[3]
.sym 55640 $abc$60912$n5334_1
.sym 55641 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 55642 $abc$60912$n6735_1
.sym 55643 basesoc_uart_phy_tx_busy
.sym 55644 basesoc_uart_phy_tx_busy
.sym 55646 $abc$60912$n8462
.sym 55647 $abc$60912$n8166
.sym 55648 $abc$60912$n8848_1
.sym 55649 spiflash_bus_dat_w[22]
.sym 55650 picorv32.reg_op2[6]
.sym 55651 $abc$60912$n7202_1
.sym 55652 picorv32.reg_op2[22]
.sym 55653 $abc$60912$n8154
.sym 55655 $abc$60912$n4903
.sym 55656 picorv32.reg_op2[5]
.sym 55657 $abc$60912$n4829
.sym 55658 $abc$60912$n11072
.sym 55659 csrbank1_scratch2_w[6]
.sym 55661 $abc$60912$n4496
.sym 55662 sram_bus_dat_w[7]
.sym 55663 sram_bus_adr[3]
.sym 55665 $abc$60912$n4498
.sym 55666 $abc$60912$n6818_1
.sym 55667 $abc$60912$n5172_1
.sym 55668 $abc$60912$n5172_1
.sym 55669 $abc$60912$n92
.sym 55675 csrbank1_scratch2_w[6]
.sym 55677 $abc$60912$n4492
.sym 55678 sram_bus_adr[2]
.sym 55680 $abc$60912$n8599_1
.sym 55681 $abc$60912$n5078
.sym 55682 $abc$60912$n5576
.sym 55683 $abc$60912$n15
.sym 55684 sram_bus_adr[3]
.sym 55685 sram_bus_dat_w[1]
.sym 55687 $abc$60912$n5080_1
.sym 55688 csrbank1_bus_errors0_w[5]
.sym 55690 csrbank1_scratch3_w[6]
.sym 55691 $abc$60912$n5080_1
.sym 55692 csrbank1_bus_errors0_w[5]
.sym 55695 csrbank1_scratch2_w[7]
.sym 55698 $abc$60912$n5621_1
.sym 55700 csrbank1_scratch2_w[1]
.sym 55703 $abc$60912$n5578
.sym 55706 $abc$60912$n48
.sym 55708 csrbank1_scratch2_w[6]
.sym 55709 $abc$60912$n8599_1
.sym 55710 $abc$60912$n5078
.sym 55711 $abc$60912$n5080_1
.sym 55715 csrbank1_bus_errors0_w[5]
.sym 55721 sram_bus_dat_w[1]
.sym 55729 csrbank1_scratch3_w[6]
.sym 55732 sram_bus_adr[3]
.sym 55733 sram_bus_adr[2]
.sym 55734 $abc$60912$n48
.sym 55735 csrbank1_bus_errors0_w[5]
.sym 55738 $abc$60912$n5578
.sym 55739 csrbank1_scratch2_w[1]
.sym 55740 $abc$60912$n5576
.sym 55741 $abc$60912$n5080_1
.sym 55744 csrbank1_scratch2_w[7]
.sym 55745 $abc$60912$n5080_1
.sym 55747 $abc$60912$n5621_1
.sym 55750 $abc$60912$n15
.sym 55754 $abc$60912$n4492
.sym 55755 sys_clk_$glb_clk
.sym 55757 $abc$60912$n5570
.sym 55759 csrbank1_scratch3_w[2]
.sym 55760 $abc$60912$n5622
.sym 55761 $abc$60912$n5578
.sym 55762 $abc$60912$n5569
.sym 55763 $abc$60912$n5585
.sym 55764 $abc$60912$n5621_1
.sym 55765 $abc$60912$n6880_1
.sym 55766 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 55769 basesoc_sram_we[2]
.sym 55770 basesoc_counter[1]
.sym 55771 spiflash_bus_dat_w[19]
.sym 55772 slave_sel_r[2]
.sym 55773 csrbank1_bus_errors3_w[6]
.sym 55774 csrbank1_bus_errors3_w[4]
.sym 55776 $abc$60912$n5535
.sym 55777 spiflash_bus_adr[5]
.sym 55778 spiflash_bus_adr[5]
.sym 55779 picorv32.reg_op1[29]
.sym 55780 $abc$60912$n8847_1
.sym 55783 picorv32.reg_op1[6]
.sym 55784 $abc$60912$n5569
.sym 55786 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55788 regs1
.sym 55791 $abc$60912$n7171_1
.sym 55792 $abc$60912$n10047
.sym 55798 spiflash_sr[12]
.sym 55800 csrbank1_bus_errors3_w[3]
.sym 55802 $abc$60912$n5591_1
.sym 55803 $abc$60912$n84
.sym 55804 $abc$60912$n5577
.sym 55805 csrbank1_bus_errors1_w[6]
.sym 55806 csrbank1_bus_errors1_w[4]
.sym 55807 sram_bus_dat_w[3]
.sym 55808 $abc$60912$n52
.sym 55809 $abc$60912$n11049
.sym 55810 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55811 $abc$60912$n5077_1
.sym 55812 $abc$60912$n5590
.sym 55817 $abc$60912$n82
.sym 55822 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 55823 sram_bus_adr[3]
.sym 55828 $abc$60912$n5172_1
.sym 55829 sram_bus_adr[2]
.sym 55831 spiflash_sr[12]
.sym 55837 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 55844 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 55850 sram_bus_dat_w[3]
.sym 55855 csrbank1_bus_errors3_w[3]
.sym 55856 $abc$60912$n5172_1
.sym 55857 $abc$60912$n5591_1
.sym 55858 $abc$60912$n5590
.sym 55861 csrbank1_bus_errors1_w[6]
.sym 55862 sram_bus_adr[2]
.sym 55863 $abc$60912$n84
.sym 55864 sram_bus_adr[3]
.sym 55867 sram_bus_adr[3]
.sym 55868 csrbank1_bus_errors1_w[4]
.sym 55869 sram_bus_adr[2]
.sym 55870 $abc$60912$n82
.sym 55873 $abc$60912$n52
.sym 55874 $abc$60912$n5077_1
.sym 55876 $abc$60912$n5577
.sym 55877 $abc$60912$n11049
.sym 55878 sys_clk_$glb_clk
.sym 55880 csrbank1_scratch2_w[6]
.sym 55881 $abc$60912$n5572
.sym 55882 $abc$60912$n5583
.sym 55883 $abc$60912$n5166_1
.sym 55884 $abc$60912$n5623
.sym 55885 csrbank1_scratch2_w[1]
.sym 55886 basesoc_uart_phy_uart_clk_txen
.sym 55887 $abc$60912$n5606
.sym 55888 spiflash_sr[12]
.sym 55889 picorv32.latched_rd[3]
.sym 55892 sram_bus_dat_w[6]
.sym 55893 $abc$60912$n5585
.sym 55894 csrbank1_bus_errors3_w[3]
.sym 55895 csrbank1_bus_errors0_w[7]
.sym 55896 $abc$60912$n5083_1
.sym 55897 $abc$60912$n4573
.sym 55898 basesoc_sram_we[1]
.sym 55900 $abc$60912$n5534
.sym 55901 csrbank1_bus_errors0_w[5]
.sym 55902 picorv32.reg_op1[9]
.sym 55903 csrbank1_bus_errors2_w[0]
.sym 55904 picorv32.reg_op1[25]
.sym 55905 $abc$60912$n5623
.sym 55906 csrbank1_bus_errors0_w[1]
.sym 55907 csrbank1_scratch3_w[0]
.sym 55908 sram_bus_dat_w[6]
.sym 55909 sram_bus_dat_w[1]
.sym 55910 csrbank1_bus_errors3_w[5]
.sym 55912 $abc$60912$n7097
.sym 55914 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 55921 $abc$60912$n5077_1
.sym 55928 $abc$60912$n5083_1
.sym 55929 picorv32.reg_op2[2]
.sym 55930 csrbank1_bus_errors3_w[1]
.sym 55936 csrbank1_scratch0_w[1]
.sym 55939 basesoc_uart_phy_tx_busy
.sym 55940 $abc$60912$n5172_1
.sym 55944 basesoc_uart_phy_uart_clk_txen
.sym 55947 $abc$60912$n5075
.sym 55950 basesoc_uart_phy_tx_reg[6]
.sym 55952 $abc$60912$n10047
.sym 55960 basesoc_uart_phy_uart_clk_txen
.sym 55969 picorv32.reg_op2[2]
.sym 55974 $abc$60912$n5083_1
.sym 55978 $abc$60912$n5077_1
.sym 55987 basesoc_uart_phy_tx_reg[6]
.sym 55990 csrbank1_scratch0_w[1]
.sym 55991 $abc$60912$n5172_1
.sym 55992 csrbank1_bus_errors3_w[1]
.sym 55993 $abc$60912$n5075
.sym 55997 $abc$60912$n10047
.sym 55999 basesoc_uart_phy_tx_busy
.sym 56001 sys_clk_$glb_clk
.sym 56002 sys_rst_$glb_sr
.sym 56003 $abc$60912$n5169_1
.sym 56005 $abc$60912$n4511
.sym 56006 $abc$60912$n7099_1
.sym 56007 $abc$60912$n4478
.sym 56008 $abc$60912$n8106
.sym 56009 spiflash_bitbang_storage_full[0]
.sym 56010 csrbank1_bus_errors0_w[1]
.sym 56012 $abc$60912$n6804
.sym 56014 basesoc_sram_we[2]
.sym 56015 picorv32.reg_op2[28]
.sym 56017 $abc$60912$n4573
.sym 56018 $abc$60912$n5166_1
.sym 56019 basesoc_uart_phy_uart_clk_txen
.sym 56020 csrbank1_bus_errors3_w[0]
.sym 56021 $abc$60912$n4511
.sym 56022 csrbank1_bus_errors1_w[4]
.sym 56023 $abc$60912$n5083_1
.sym 56024 spiflash_bus_adr[3]
.sym 56025 $abc$60912$n8134
.sym 56026 csrbank1_bus_errors1_w[6]
.sym 56027 $PACKER_VCC_NET_$glb_clk
.sym 56028 $abc$60912$n8106
.sym 56029 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 56030 $abc$60912$n5169_1
.sym 56031 storage[10][7]
.sym 56032 spiflash_bitbang_storage_full[0]
.sym 56033 $abc$60912$n10654
.sym 56034 basesoc_uart_phy_tx_reg[6]
.sym 56035 $abc$60912$n4474
.sym 56038 basesoc_uart_phy_uart_clk_txen
.sym 56046 $abc$60912$n11017
.sym 56049 csrbank1_scratch2_w[1]
.sym 56050 basesoc_uart_phy_tx_reg[7]
.sym 56056 $abc$60912$n10489
.sym 56060 picorv32.decoded_imm[20]
.sym 56062 storage[8][7]
.sym 56069 sram_bus_dat_w[7]
.sym 56077 basesoc_uart_phy_tx_reg[7]
.sym 56085 $abc$60912$n10489
.sym 56089 sram_bus_dat_w[7]
.sym 56098 storage[8][7]
.sym 56114 csrbank1_scratch2_w[1]
.sym 56122 picorv32.decoded_imm[20]
.sym 56123 $abc$60912$n11017
.sym 56124 sys_clk_$glb_clk
.sym 56126 picorv32.decoded_imm[20]
.sym 56128 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56129 picorv32.reg_op2[28]
.sym 56130 picorv32.reg_op1[2]
.sym 56131 $abc$60912$n8134
.sym 56132 $abc$60912$n10642
.sym 56133 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 56134 spiflash_bus_adr[3]
.sym 56139 basesoc_uart_phy_tx_reg[4]
.sym 56140 $abc$60912$n5937_1
.sym 56141 $abc$60912$n11073
.sym 56143 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 56145 $abc$60912$n920
.sym 56146 spiflash_bus_dat_w[21]
.sym 56147 sys_clk
.sym 56149 $abc$60912$n4511
.sym 56152 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 56154 $abc$60912$n6818_1
.sym 56155 sram_bus_dat_w[7]
.sym 56169 $abc$60912$n4648
.sym 56179 sys_rst
.sym 56180 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 56182 $abc$60912$n5146
.sym 56184 $abc$60912$n7097
.sym 56191 $abc$60912$n8134
.sym 56193 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56206 $abc$60912$n8134
.sym 56220 $abc$60912$n7097
.sym 56231 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 56237 sys_rst
.sym 56238 $abc$60912$n5146
.sym 56242 sys_rst
.sym 56244 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 56245 $abc$60912$n5146
.sym 56246 $abc$60912$n4648
.sym 56247 sys_clk_$glb_clk
.sym 56248 sys_rst_$glb_sr
.sym 56251 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56252 $auto$alumacc.cc:474:replace_alu$6710.C[3]
.sym 56255 $abc$60912$n6760
.sym 56256 picorv32.reg_out[13]
.sym 56263 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 56264 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 56265 $abc$60912$n6176
.sym 56266 picorv32.reg_op2[28]
.sym 56267 picorv32.cpuregs_rs1[21]
.sym 56269 $abc$60912$n7097
.sym 56270 $abc$60912$n11068
.sym 56271 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 56272 csrbank1_bus_errors3_w[6]
.sym 56278 $abc$60912$n10642
.sym 56296 picorv32.reg_next_pc[12]
.sym 56304 $abc$60912$n10654
.sym 56305 $abc$60912$n4648
.sym 56309 picorv32.reg_op1[17]
.sym 56310 sys_rst
.sym 56325 sys_rst
.sym 56335 $abc$60912$n4648
.sym 56343 $abc$60912$n10654
.sym 56359 picorv32.reg_next_pc[12]
.sym 56365 picorv32.reg_op1[17]
.sym 56384 storage[11][5]
.sym 56387 $abc$60912$n8142
.sym 56388 picorv32.reg_next_pc[12]
.sym 56389 $abc$60912$n4624
.sym 56391 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 56443 picorv32.reg_op2[28]
.sym 56445 spiflash_bus_adr[12]
.sym 56472 $abc$60912$n5270_1
.sym 56474 picorv32.pcpi_div.quotient[5]
.sym 56475 picorv32.pcpi_div.quotient[13]
.sym 56477 picorv32.pcpi_div.quotient[9]
.sym 56479 picorv32.pcpi_div.quotient[2]
.sym 56490 $abc$60912$n6117_1
.sym 56493 picorv32.reg_op2[13]
.sym 56494 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 56495 $abc$60912$n6241
.sym 56496 $abc$60912$n6091_1
.sym 56506 picorv32.pcpi_mul.rs1[0]
.sym 56525 $abc$60912$n4865
.sym 56527 picorv32.pcpi_div.quotient_msk[3]
.sym 56531 picorv32.pcpi_div.quotient_msk[1]
.sym 56538 picorv32.pcpi_div.quotient_msk[5]
.sym 56541 picorv32.pcpi_div.quotient_msk[4]
.sym 56542 picorv32.pcpi_div.quotient_msk[2]
.sym 56543 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 56550 picorv32.pcpi_div.quotient_msk[1]
.sym 56553 picorv32.pcpi_div.quotient_msk[2]
.sym 56559 picorv32.pcpi_div.quotient_msk[3]
.sym 56560 picorv32.pcpi_div.quotient_msk[5]
.sym 56561 picorv32.pcpi_div.quotient_msk[4]
.sym 56562 picorv32.pcpi_div.quotient_msk[2]
.sym 56567 picorv32.pcpi_div.quotient_msk[5]
.sym 56571 picorv32.pcpi_div.quotient_msk[3]
.sym 56580 picorv32.pcpi_div.quotient_msk[4]
.sym 56590 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 56593 $abc$60912$n4865
.sym 56594 sys_clk_$glb_clk
.sym 56595 picorv32.pcpi_div.start_$glb_sr
.sym 56600 picorv32.pcpi_div.quotient_msk[5]
.sym 56601 picorv32.pcpi_div.quotient_msk[18]
.sym 56602 $abc$60912$n10566
.sym 56603 picorv32.pcpi_div.quotient[13]
.sym 56604 $abc$60912$n7587_1
.sym 56605 $abc$60912$n10574
.sym 56606 picorv32.pcpi_div.quotient_msk[9]
.sym 56607 picorv32.pcpi_div.quotient_msk[30]
.sym 56609 picorv32.irq_mask[24]
.sym 56610 $abc$60912$n5137
.sym 56611 picorv32.pcpi_div_rd[22]
.sym 56612 $abc$60912$n6117_1
.sym 56617 $abc$60912$n4865
.sym 56624 picorv32.pcpi_div.outsign
.sym 56635 picorv32.pcpi_div.start
.sym 56642 picorv32.pcpi_div.dividend[0]
.sym 56643 picorv32.pcpi_div.outsign
.sym 56644 picorv32.pcpi_div.dividend[13]
.sym 56647 $abc$60912$n4870
.sym 56649 picorv32.pcpi_mul.mul_waiting
.sym 56656 picorv32.pcpi_div.dividend[5]
.sym 56659 $abc$60912$n7539_1
.sym 56662 picorv32.pcpi_div_rd[12]
.sym 56664 $abc$60912$n10579
.sym 56666 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 56677 $abc$60912$n5264
.sym 56678 picorv32.pcpi_div.quotient_msk[1]
.sym 56679 $abc$60912$n5269
.sym 56680 picorv32.pcpi_div.quotient_msk[21]
.sym 56684 picorv32.pcpi_div.quotient_msk[19]
.sym 56685 picorv32.pcpi_div.quotient_msk[0]
.sym 56686 picorv32.pcpi_div.quotient[21]
.sym 56688 $abc$60912$n4870
.sym 56690 picorv32.pcpi_div.quotient_msk[20]
.sym 56691 picorv32.pcpi_div.quotient[1]
.sym 56692 picorv32.pcpi_div.quotient_msk[22]
.sym 56702 picorv32.pcpi_div.quotient_msk[18]
.sym 56703 picorv32.pcpi_div.quotient[19]
.sym 56706 picorv32.pcpi_div.quotient[18]
.sym 56708 picorv32.pcpi_div.quotient[22]
.sym 56710 picorv32.pcpi_div.quotient_msk[20]
.sym 56711 picorv32.pcpi_div.quotient_msk[21]
.sym 56712 picorv32.pcpi_div.quotient_msk[18]
.sym 56713 picorv32.pcpi_div.quotient_msk[19]
.sym 56717 picorv32.pcpi_div.quotient[21]
.sym 56718 picorv32.pcpi_div.quotient_msk[21]
.sym 56723 picorv32.pcpi_div.quotient[19]
.sym 56725 picorv32.pcpi_div.quotient_msk[19]
.sym 56728 picorv32.pcpi_div.quotient_msk[1]
.sym 56729 $abc$60912$n5264
.sym 56730 picorv32.pcpi_div.quotient_msk[0]
.sym 56731 $abc$60912$n5269
.sym 56735 picorv32.pcpi_div.quotient[1]
.sym 56741 picorv32.pcpi_div.quotient_msk[18]
.sym 56743 picorv32.pcpi_div.quotient[18]
.sym 56747 picorv32.pcpi_div.quotient_msk[1]
.sym 56749 picorv32.pcpi_div.quotient[1]
.sym 56753 picorv32.pcpi_div.quotient[22]
.sym 56755 picorv32.pcpi_div.quotient_msk[22]
.sym 56756 $abc$60912$n4870
.sym 56757 sys_clk_$glb_clk
.sym 56758 picorv32.pcpi_div.start_$glb_sr
.sym 56759 $abc$60912$n10570
.sym 56760 storage_1[13][4]
.sym 56761 $abc$60912$n8619_1
.sym 56762 $abc$60912$n8615
.sym 56763 storage_1[13][1]
.sym 56764 $abc$60912$n8631_1
.sym 56765 $abc$60912$n10580
.sym 56766 $abc$60912$n10582
.sym 56770 csrbank1_scratch0_w[0]
.sym 56771 $abc$60912$n5267_1
.sym 56772 picorv32.pcpi_div.quotient_msk[9]
.sym 56774 picorv32.pcpi_div.quotient_msk[6]
.sym 56775 picorv32.pcpi_div.quotient[21]
.sym 56776 picorv32.pcpi_div_wr
.sym 56780 picorv32.pcpi_div.quotient_msk[22]
.sym 56781 $abc$60912$n10406
.sym 56783 $abc$60912$n5466
.sym 56784 picorv32.pcpi_div.outsign
.sym 56785 picorv32.pcpi_div.outsign
.sym 56787 $abc$60912$n765
.sym 56789 $abc$60912$n4870
.sym 56791 picorv32.pcpi_div.dividend[18]
.sym 56792 $abc$60912$n5466
.sym 56793 $abc$60912$n10586
.sym 56794 picorv32.pcpi_div.quotient[22]
.sym 56800 $abc$60912$n8835
.sym 56803 picorv32.pcpi_div.quotient[13]
.sym 56804 picorv32.pcpi_div.dividend[7]
.sym 56805 picorv32.pcpi_div.quotient[18]
.sym 56806 picorv32.pcpi_div.quotient[0]
.sym 56807 $PACKER_VCC_NET_$glb_clk
.sym 56808 picorv32.pcpi_div.outsign
.sym 56809 picorv32.pcpi_div.dividend[0]
.sym 56811 picorv32.pcpi_div.dividend[13]
.sym 56812 $abc$60912$n8607_1
.sym 56813 picorv32.pcpi_div.quotient[7]
.sym 56814 picorv32.pcpi_div.quotient[1]
.sym 56816 $abc$60912$n5466
.sym 56817 $abc$60912$n8605_1
.sym 56821 $abc$60912$n8631_1
.sym 56822 $abc$60912$n8900
.sym 56823 $abc$60912$n5466
.sym 56825 picorv32.pcpi_div.outsign
.sym 56826 $abc$60912$n8619_1
.sym 56829 $abc$60912$n10562
.sym 56833 picorv32.pcpi_div.dividend[13]
.sym 56834 $abc$60912$n8631_1
.sym 56835 picorv32.pcpi_div.outsign
.sym 56836 picorv32.pcpi_div.quotient[13]
.sym 56839 $abc$60912$n5466
.sym 56840 $abc$60912$n8835
.sym 56841 picorv32.pcpi_div.outsign
.sym 56842 $abc$60912$n8900
.sym 56848 picorv32.pcpi_div.quotient[18]
.sym 56851 picorv32.pcpi_div.outsign
.sym 56852 picorv32.pcpi_div.dividend[7]
.sym 56853 $abc$60912$n8619_1
.sym 56854 picorv32.pcpi_div.quotient[7]
.sym 56857 picorv32.pcpi_div.dividend[0]
.sym 56858 picorv32.pcpi_div.outsign
.sym 56859 picorv32.pcpi_div.quotient[0]
.sym 56860 $abc$60912$n8605_1
.sym 56866 picorv32.pcpi_div.quotient[0]
.sym 56871 $abc$60912$n10562
.sym 56872 $PACKER_VCC_NET_$glb_clk
.sym 56875 picorv32.pcpi_div.quotient[1]
.sym 56876 picorv32.pcpi_div.quotient[0]
.sym 56877 $abc$60912$n8607_1
.sym 56878 $abc$60912$n5466
.sym 56880 sys_clk_$glb_clk
.sym 56882 $abc$60912$n8617_1
.sym 56883 $abc$60912$n8625_1
.sym 56884 picorv32.pcpi_div_rd[16]
.sym 56885 picorv32.pcpi_div_rd[12]
.sym 56886 picorv32.pcpi_div_rd[5]
.sym 56887 picorv32.pcpi_div_rd[9]
.sym 56888 $abc$60912$n7418_1
.sym 56889 picorv32.pcpi_div_rd[10]
.sym 56890 $abc$60912$n5333
.sym 56893 $abc$60912$n5333
.sym 56894 picorv32.pcpi_div_rd[13]
.sym 56896 picorv32.pcpi_mul_wait
.sym 56899 picorv32.pcpi_div.dividend[8]
.sym 56900 picorv32.pcpi_div.dividend[7]
.sym 56901 picorv32.pcpi_div.quotient[7]
.sym 56902 $abc$60912$n7673
.sym 56903 $abc$60912$n4865
.sym 56904 $abc$60912$n927
.sym 56907 picorv32.pcpi_mul_rd[7]
.sym 56908 $abc$60912$n5466
.sym 56909 $abc$60912$n5466
.sym 56910 picorv32.pcpi_div.quotient[31]
.sym 56912 $abc$60912$n10600
.sym 56913 picorv32.pcpi_mul_rd[9]
.sym 56914 $abc$60912$n5466
.sym 56915 $abc$60912$n7524_1
.sym 56916 $abc$60912$n8842
.sym 56917 picorv32.pcpi_div.instr_rem
.sym 56923 picorv32.pcpi_mul_rd[7]
.sym 56928 picorv32.pcpi_div.quotient_msk[0]
.sym 56933 picorv32.pcpi_div_wr
.sym 56934 picorv32.pcpi_div_rd[7]
.sym 56936 picorv32.pcpi_div.quotient[20]
.sym 56937 $abc$60912$n4553
.sym 56938 picorv32.pcpi_div.quotient_msk[20]
.sym 56939 picorv32.pcpi_div.outsign
.sym 56940 $abc$60912$n5466
.sym 56941 $abc$60912$n4870
.sym 56942 picorv32.pcpi_div.dividend[1]
.sym 56943 picorv32.pcpi_div.dividend[0]
.sym 56945 picorv32.pcpi_div.quotient[0]
.sym 56946 $abc$60912$n10600
.sym 56950 $PACKER_VCC_NET_$glb_clk
.sym 56954 picorv32.pcpi_div.quotient[22]
.sym 56956 $PACKER_VCC_NET_$glb_clk
.sym 56957 $abc$60912$n10600
.sym 56962 picorv32.pcpi_div_wr
.sym 56963 picorv32.pcpi_mul_rd[7]
.sym 56964 $abc$60912$n4553
.sym 56965 picorv32.pcpi_div_rd[7]
.sym 56968 picorv32.pcpi_div.quotient[20]
.sym 56975 picorv32.pcpi_div.quotient[22]
.sym 56980 picorv32.pcpi_div.dividend[0]
.sym 56981 $abc$60912$n5466
.sym 56982 picorv32.pcpi_div.outsign
.sym 56983 picorv32.pcpi_div.dividend[1]
.sym 56987 picorv32.pcpi_div.quotient[20]
.sym 56989 picorv32.pcpi_div.quotient_msk[20]
.sym 56993 picorv32.pcpi_div.quotient_msk[0]
.sym 56994 picorv32.pcpi_div.quotient[0]
.sym 57001 picorv32.pcpi_div.dividend[0]
.sym 57002 $abc$60912$n4870
.sym 57003 sys_clk_$glb_clk
.sym 57004 picorv32.pcpi_div.start_$glb_sr
.sym 57005 picorv32.pcpi_div.outsign
.sym 57006 $abc$60912$n8645
.sym 57007 $abc$60912$n8653_1
.sym 57008 $abc$60912$n8962
.sym 57009 $abc$60912$n8649_1
.sym 57010 $abc$60912$n8643_1
.sym 57011 $abc$60912$n8641_1
.sym 57012 $abc$60912$n10592
.sym 57015 spiflash_bus_dat_w[24]
.sym 57016 picorv32.reg_op1[8]
.sym 57019 picorv32.pcpi_div.dividend[9]
.sym 57021 $abc$60912$n7388_1
.sym 57022 $abc$60912$n4859
.sym 57023 $abc$60912$n10581
.sym 57024 $abc$60912$n4553
.sym 57025 $abc$60912$n10583
.sym 57026 picorv32.pcpi_div.dividend[11]
.sym 57028 $abc$60912$n6091_1
.sym 57029 picorv32.pcpi_div.dividend[0]
.sym 57031 picorv32.pcpi_div.dividend[13]
.sym 57033 picorv32.pcpi_div.outsign
.sym 57038 picorv32.pcpi_div_rd[25]
.sym 57039 picorv32.pcpi_div_rd[19]
.sym 57040 picorv32.pcpi_div_rd[26]
.sym 57046 picorv32.pcpi_div_wr
.sym 57047 picorv32.pcpi_div.quotient[19]
.sym 57050 picorv32.pcpi_div_rd[18]
.sym 57053 picorv32.pcpi_div.dividend[19]
.sym 57055 $abc$60912$n5466
.sym 57056 $abc$60912$n8906
.sym 57058 picorv32.pcpi_div.quotient[18]
.sym 57059 $abc$60912$n765
.sym 57060 $abc$60912$n4553
.sym 57061 picorv32.pcpi_div.outsign
.sym 57062 picorv32.pcpi_div.quotient[25]
.sym 57063 picorv32.pcpi_div.dividend[18]
.sym 57064 picorv32.pcpi_div.quotient[22]
.sym 57065 picorv32.pcpi_div.dividend[22]
.sym 57067 picorv32.pcpi_mul_rd[18]
.sym 57068 $abc$60912$n8641_1
.sym 57069 $abc$60912$n5466
.sym 57070 picorv32.pcpi_div.instr_remu
.sym 57071 picorv32.pcpi_div.quotient[26]
.sym 57074 $abc$60912$n8649_1
.sym 57075 $abc$60912$n8643_1
.sym 57076 $abc$60912$n8842
.sym 57077 picorv32.pcpi_div.instr_rem
.sym 57079 picorv32.pcpi_div.quotient[22]
.sym 57080 picorv32.pcpi_div.dividend[22]
.sym 57081 picorv32.pcpi_div.outsign
.sym 57082 $abc$60912$n8649_1
.sym 57085 picorv32.pcpi_div.dividend[19]
.sym 57086 $abc$60912$n8643_1
.sym 57087 picorv32.pcpi_div.quotient[19]
.sym 57088 picorv32.pcpi_div.outsign
.sym 57091 picorv32.pcpi_div_rd[18]
.sym 57092 picorv32.pcpi_mul_rd[18]
.sym 57093 picorv32.pcpi_div_wr
.sym 57094 $abc$60912$n4553
.sym 57098 picorv32.pcpi_div.quotient[26]
.sym 57103 picorv32.pcpi_div.outsign
.sym 57104 picorv32.pcpi_div.dividend[18]
.sym 57105 $abc$60912$n8641_1
.sym 57106 picorv32.pcpi_div.quotient[18]
.sym 57112 picorv32.pcpi_div.quotient[25]
.sym 57115 picorv32.pcpi_div.outsign
.sym 57116 $abc$60912$n8906
.sym 57117 $abc$60912$n5466
.sym 57118 $abc$60912$n8842
.sym 57121 picorv32.pcpi_div.instr_remu
.sym 57122 $abc$60912$n765
.sym 57123 $abc$60912$n5466
.sym 57124 picorv32.pcpi_div.instr_rem
.sym 57126 sys_clk_$glb_clk
.sym 57128 $abc$60912$n10605
.sym 57129 $abc$60912$n7491
.sym 57130 picorv32.pcpi_div.dividend[2]
.sym 57131 $abc$60912$n10604
.sym 57132 picorv32.pcpi_div.dividend[5]
.sym 57133 $abc$60912$n10601
.sym 57134 picorv32.pcpi_div.dividend[0]
.sym 57135 $abc$60912$n8647_1
.sym 57138 picorv32.reg_op1[30]
.sym 57140 picorv32.pcpi_div_rd[0]
.sym 57141 picorv32.pcpi_mul_rd[6]
.sym 57142 picorv32.pcpi_div.dividend[11]
.sym 57143 $abc$60912$n10700
.sym 57144 $abc$60912$n9181
.sym 57145 $abc$60912$n4611
.sym 57147 picorv32.pcpi_mul_rd[14]
.sym 57148 $abc$60912$n4553
.sym 57149 picorv32.pcpi_div.dividend[19]
.sym 57150 picorv32.pcpi_mul_rd[10]
.sym 57151 $abc$60912$n8653_1
.sym 57153 picorv32.pcpi_div.dividend[5]
.sym 57154 picorv32.reg_op1[31]
.sym 57155 picorv32.pcpi_div.dividend[12]
.sym 57156 picorv32.pcpi_div.dividend[16]
.sym 57157 picorv32.pcpi_div.start
.sym 57158 picorv32.pcpi_div.dividend[22]
.sym 57159 picorv32.pcpi_div_rd[12]
.sym 57160 $abc$60912$n7539_1
.sym 57162 $abc$60912$n5452
.sym 57169 picorv32.pcpi_mul_rd[19]
.sym 57170 picorv32.pcpi_div.quotient[25]
.sym 57171 picorv32.pcpi_div.dividend[7]
.sym 57172 picorv32.pcpi_div.dividend[1]
.sym 57173 $abc$60912$n4553
.sym 57174 picorv32.pcpi_div_wr
.sym 57177 picorv32.pcpi_mul_rd[22]
.sym 57178 $abc$60912$n8657
.sym 57179 picorv32.pcpi_mul_rd[13]
.sym 57180 $abc$60912$n8655_1
.sym 57181 $PACKER_VCC_NET_$glb_clk
.sym 57182 picorv32.pcpi_div_rd[13]
.sym 57189 $abc$60912$n10662
.sym 57191 picorv32.pcpi_div.dividend[0]
.sym 57192 picorv32.pcpi_div.dividend[26]
.sym 57193 picorv32.pcpi_div.outsign
.sym 57195 picorv32.pcpi_div.dividend[25]
.sym 57196 picorv32.pcpi_div.quotient[26]
.sym 57198 picorv32.pcpi_div.outsign
.sym 57199 picorv32.pcpi_div_rd[19]
.sym 57200 picorv32.pcpi_div_rd[22]
.sym 57202 $abc$60912$n4553
.sym 57203 picorv32.pcpi_div_wr
.sym 57204 picorv32.pcpi_mul_rd[19]
.sym 57205 picorv32.pcpi_div_rd[19]
.sym 57208 picorv32.pcpi_mul_rd[22]
.sym 57209 $abc$60912$n4553
.sym 57210 picorv32.pcpi_div_wr
.sym 57211 picorv32.pcpi_div_rd[22]
.sym 57214 picorv32.pcpi_div.outsign
.sym 57215 picorv32.pcpi_div.quotient[25]
.sym 57216 $abc$60912$n8655_1
.sym 57217 picorv32.pcpi_div.dividend[25]
.sym 57220 picorv32.pcpi_div.outsign
.sym 57221 $abc$60912$n8657
.sym 57222 picorv32.pcpi_div.dividend[26]
.sym 57223 picorv32.pcpi_div.quotient[26]
.sym 57226 $abc$60912$n4553
.sym 57227 picorv32.pcpi_mul_rd[13]
.sym 57228 picorv32.pcpi_div_rd[13]
.sym 57229 picorv32.pcpi_div_wr
.sym 57233 $abc$60912$n10662
.sym 57234 $PACKER_VCC_NET_$glb_clk
.sym 57235 picorv32.pcpi_div.dividend[0]
.sym 57239 picorv32.pcpi_div.dividend[1]
.sym 57247 picorv32.pcpi_div.dividend[7]
.sym 57249 sys_clk_$glb_clk
.sym 57251 $abc$60912$n8651
.sym 57252 $abc$60912$n10614
.sym 57253 $abc$60912$n10607
.sym 57254 picorv32.pcpi_timeout
.sym 57255 $abc$60912$n10609
.sym 57256 $abc$60912$n10608
.sym 57257 $abc$60912$n10616
.sym 57258 $abc$60912$n7502_1
.sym 57261 picorv32.reg_op1[25]
.sym 57262 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57263 $abc$60912$n10602
.sym 57264 $abc$60912$n8657
.sym 57266 picorv32.pcpi_div_wr
.sym 57267 $abc$60912$n10603
.sym 57268 picorv32.pcpi_mul_rd[31]
.sym 57269 $abc$60912$n4553
.sym 57270 picorv32.pcpi_mul_rd[11]
.sym 57272 picorv32.pcpi_mul_rd[17]
.sym 57273 $abc$60912$n7467
.sym 57274 picorv32.pcpi_div_wait
.sym 57275 picorv32.pcpi_div.start
.sym 57276 picorv32.pcpi_div.start
.sym 57277 $abc$60912$n4870
.sym 57278 $abc$60912$n4553
.sym 57279 $abc$60912$n6253
.sym 57280 picorv32.pcpi_div.dividend[17]
.sym 57281 picorv32.pcpi_div.dividend[25]
.sym 57282 $abc$60912$n4870
.sym 57283 picorv32.pcpi_div.dividend[18]
.sym 57284 picorv32.pcpi_div.outsign
.sym 57285 $abc$60912$n6235
.sym 57286 basesoc_sram_we[3]
.sym 57292 $abc$60912$n8569
.sym 57294 $abc$60912$n8575
.sym 57295 $abc$60912$n8578
.sym 57297 $abc$60912$n6221
.sym 57298 $abc$60912$n6225
.sym 57299 $abc$60912$n8590
.sym 57300 picorv32.pcpi_mul_rd[26]
.sym 57301 picorv32.pcpi_div.start
.sym 57303 $abc$60912$n4870
.sym 57304 $abc$60912$n6199_1
.sym 57305 $abc$60912$n8584
.sym 57308 picorv32.pcpi_div_wr
.sym 57309 $abc$60912$n4553
.sym 57310 picorv32.pcpi_div_rd[26]
.sym 57313 $abc$60912$n6211
.sym 57315 $abc$60912$n6215
.sym 57317 $abc$60912$n6217
.sym 57318 $abc$60912$n8551
.sym 57322 picorv32.pcpi_div.dividend[13]
.sym 57325 $abc$60912$n8575
.sym 57326 $abc$60912$n6215
.sym 57327 picorv32.pcpi_div.start
.sym 57332 picorv32.pcpi_div.start
.sym 57333 $abc$60912$n8578
.sym 57334 $abc$60912$n6217
.sym 57337 picorv32.pcpi_div.start
.sym 57339 $abc$60912$n8569
.sym 57340 $abc$60912$n6211
.sym 57343 $abc$60912$n8551
.sym 57345 $abc$60912$n6199_1
.sym 57346 picorv32.pcpi_div.start
.sym 57349 picorv32.pcpi_div.start
.sym 57350 $abc$60912$n8590
.sym 57351 $abc$60912$n6225
.sym 57355 picorv32.pcpi_div.dividend[13]
.sym 57361 picorv32.pcpi_div_rd[26]
.sym 57362 picorv32.pcpi_mul_rd[26]
.sym 57363 picorv32.pcpi_div_wr
.sym 57364 $abc$60912$n4553
.sym 57368 $abc$60912$n8584
.sym 57369 $abc$60912$n6221
.sym 57370 picorv32.pcpi_div.start
.sym 57371 $abc$60912$n4870
.sym 57372 sys_clk_$glb_clk
.sym 57374 $abc$60912$n6201_1
.sym 57375 $abc$60912$n10621
.sym 57376 picorv32.pcpi_div.dividend[18]
.sym 57377 $abc$60912$n10619
.sym 57378 $abc$60912$n874
.sym 57379 $abc$60912$n10615
.sym 57380 $abc$60912$n7455
.sym 57381 $abc$60912$n10620
.sym 57382 picorv32.cpuregs_rs1[16]
.sym 57383 $abc$60912$n4713
.sym 57384 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 57385 $abc$60912$n6622_1
.sym 57386 picorv32.pcpi_mul_rd[26]
.sym 57387 $abc$60912$n8663
.sym 57388 $abc$60912$n10612
.sym 57389 picorv32.pcpi_mul_rd[16]
.sym 57390 picorv32.pcpi_div.start
.sym 57391 $abc$60912$n7502_1
.sym 57392 picorv32.pcpi_div.dividend[7]
.sym 57393 picorv32.pcpi_div.start
.sym 57394 $abc$60912$n6225
.sym 57395 picorv32.pcpi_div.quotient[20]
.sym 57396 picorv32.pcpi_div.dividend[14]
.sym 57397 picorv32.pcpi_mul_rd[27]
.sym 57399 $abc$60912$n6211
.sym 57400 $abc$60912$n5139_1
.sym 57402 $abc$60912$n6197
.sym 57403 picorv32.pcpi_div.instr_rem
.sym 57406 $abc$60912$n5466
.sym 57407 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 57408 $abc$60912$n6259
.sym 57409 picorv32.pcpi_div.dividend[25]
.sym 57415 $abc$60912$n6241
.sym 57417 $abc$60912$n8599
.sym 57419 $abc$60912$n8605
.sym 57422 $abc$60912$n8614
.sym 57423 $abc$60912$n8593
.sym 57424 picorv32.pcpi_div.dividend[23]
.sym 57428 $abc$60912$n8608
.sym 57429 $abc$60912$n8611
.sym 57432 $abc$60912$n6239
.sym 57434 $abc$60912$n6231
.sym 57435 picorv32.pcpi_div.start
.sym 57436 $abc$60912$n6237
.sym 57440 picorv32.pcpi_div.dividend[19]
.sym 57442 $abc$60912$n4870
.sym 57444 $abc$60912$n6227
.sym 57445 $abc$60912$n6235
.sym 57448 picorv32.pcpi_div.start
.sym 57449 $abc$60912$n6231
.sym 57450 $abc$60912$n8599
.sym 57454 $abc$60912$n6235
.sym 57455 $abc$60912$n8605
.sym 57457 picorv32.pcpi_div.start
.sym 57460 picorv32.pcpi_div.start
.sym 57461 $abc$60912$n8593
.sym 57462 $abc$60912$n6227
.sym 57466 $abc$60912$n8614
.sym 57467 $abc$60912$n6241
.sym 57469 picorv32.pcpi_div.start
.sym 57472 picorv32.pcpi_div.start
.sym 57474 $abc$60912$n8608
.sym 57475 $abc$60912$n6237
.sym 57478 $abc$60912$n8611
.sym 57479 picorv32.pcpi_div.start
.sym 57480 $abc$60912$n6239
.sym 57486 picorv32.pcpi_div.dividend[19]
.sym 57493 picorv32.pcpi_div.dividend[23]
.sym 57494 $abc$60912$n4870
.sym 57495 sys_clk_$glb_clk
.sym 57499 $abc$60912$n8998
.sym 57500 $abc$60912$n8999
.sym 57501 $abc$60912$n9000
.sym 57502 $abc$60912$n9001
.sym 57503 $abc$60912$n9002
.sym 57504 $abc$60912$n9003
.sym 57505 picorv32.count_cycle[62]
.sym 57507 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 57508 $abc$60912$n11022
.sym 57509 picorv32.pcpi_mul_rd[21]
.sym 57510 $abc$60912$n2699
.sym 57511 $abc$60912$n915
.sym 57513 picorv32.pcpi_div.dividend[19]
.sym 57514 $abc$60912$n7579
.sym 57515 picorv32.pcpi_div.dividend[15]
.sym 57516 picorv32.pcpi_div.dividend[16]
.sym 57518 $abc$60912$n2699
.sym 57519 picorv32.pcpi_div.dividend[20]
.sym 57520 $abc$60912$n7300
.sym 57521 picorv32.pcpi_div.dividend[29]
.sym 57522 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 57523 picorv32.pcpi_div.dividend[31]
.sym 57525 picorv32.reg_op1[7]
.sym 57526 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57527 picorv32.pcpi_div.dividend[30]
.sym 57528 picorv32.pcpi_div.start
.sym 57529 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 57531 picorv32.pcpi_div.dividend[26]
.sym 57532 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57539 $abc$60912$n6247
.sym 57540 $abc$60912$n8623
.sym 57541 $abc$60912$n6255
.sym 57543 picorv32.reg_op1[7]
.sym 57545 $abc$60912$n8638
.sym 57547 picorv32.pcpi_div.start
.sym 57549 $abc$60912$n4870
.sym 57551 $abc$60912$n6253
.sym 57552 $abc$60912$n8635
.sym 57554 picorv32.reg_op1[6]
.sym 57557 $abc$60912$n8632
.sym 57559 $abc$60912$n6257
.sym 57561 $abc$60912$n6249
.sym 57562 $abc$60912$n6197
.sym 57563 $abc$60912$n8641
.sym 57565 $abc$60912$n8626
.sym 57568 $abc$60912$n6259
.sym 57569 $abc$60912$n9003
.sym 57571 picorv32.reg_op1[6]
.sym 57578 picorv32.pcpi_div.start
.sym 57579 $abc$60912$n6249
.sym 57580 $abc$60912$n8626
.sym 57583 picorv32.pcpi_div.start
.sym 57585 $abc$60912$n6253
.sym 57586 $abc$60912$n8632
.sym 57590 picorv32.pcpi_div.start
.sym 57591 $abc$60912$n6247
.sym 57592 $abc$60912$n8623
.sym 57596 $abc$60912$n6255
.sym 57597 picorv32.pcpi_div.start
.sym 57598 $abc$60912$n8635
.sym 57601 $abc$60912$n6259
.sym 57602 $abc$60912$n8641
.sym 57604 picorv32.pcpi_div.start
.sym 57607 $abc$60912$n9003
.sym 57608 $abc$60912$n6197
.sym 57610 picorv32.reg_op1[7]
.sym 57613 $abc$60912$n8638
.sym 57614 picorv32.pcpi_div.start
.sym 57615 $abc$60912$n6257
.sym 57617 $abc$60912$n4870
.sym 57618 sys_clk_$glb_clk
.sym 57620 $abc$60912$n9004
.sym 57621 $abc$60912$n9005
.sym 57622 $abc$60912$n9006
.sym 57623 $abc$60912$n9007
.sym 57624 $abc$60912$n9008
.sym 57625 $abc$60912$n9009
.sym 57626 $abc$60912$n9010
.sym 57627 $abc$60912$n9011
.sym 57628 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57631 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57632 sram_bus_dat_w[2]
.sym 57633 $abc$60912$n6247
.sym 57634 picorv32.pcpi_div.dividend[31]
.sym 57635 $abc$60912$n6255
.sym 57636 picorv32.pcpi_div.dividend[26]
.sym 57638 picorv32.pcpi_div.dividend[28]
.sym 57639 $abc$60912$n2698
.sym 57640 picorv32.pcpi_div.dividend[25]
.sym 57641 sram_bus_dat_w[4]
.sym 57642 picorv32.pcpi_div.dividend[29]
.sym 57643 $abc$60912$n4553
.sym 57645 picorv32.pcpi_div.start
.sym 57646 $abc$60912$n6197
.sym 57648 spiflash_bus_dat_w[25]
.sym 57649 $abc$60912$n9022
.sym 57651 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 57652 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57654 $abc$60912$n5452
.sym 57663 $abc$60912$n4597
.sym 57664 picorv32.reg_op1[14]
.sym 57667 $PACKER_VCC_NET_$glb_clk
.sym 57668 picorv32.reg_op1[10]
.sym 57669 picorv32.reg_op1[9]
.sym 57672 picorv32.reg_op1[9]
.sym 57674 $abc$60912$n6197
.sym 57675 picorv32.reg_op1[0]
.sym 57676 picorv32.reg_op1[13]
.sym 57678 picorv32.reg_op1[1]
.sym 57679 $abc$60912$n9006
.sym 57683 $abc$60912$n9010
.sym 57685 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57686 $abc$60912$n9005
.sym 57689 picorv32.reg_op1[8]
.sym 57696 $PACKER_VCC_NET_$glb_clk
.sym 57697 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57700 picorv32.reg_op1[9]
.sym 57701 $abc$60912$n6197
.sym 57703 $abc$60912$n9005
.sym 57706 $abc$60912$n9006
.sym 57708 $abc$60912$n6197
.sym 57709 picorv32.reg_op1[10]
.sym 57713 picorv32.reg_op1[13]
.sym 57721 picorv32.reg_op1[8]
.sym 57725 picorv32.reg_op1[9]
.sym 57730 $abc$60912$n6197
.sym 57732 $abc$60912$n9010
.sym 57733 picorv32.reg_op1[14]
.sym 57736 picorv32.reg_op1[1]
.sym 57737 $abc$60912$n6197
.sym 57738 picorv32.reg_op1[0]
.sym 57740 $abc$60912$n4597
.sym 57741 sys_clk_$glb_clk
.sym 57742 sys_rst_$glb_sr
.sym 57743 $abc$60912$n9012
.sym 57744 $abc$60912$n9013
.sym 57745 $abc$60912$n9014
.sym 57746 $abc$60912$n9015
.sym 57747 $abc$60912$n9016
.sym 57748 $abc$60912$n9017
.sym 57749 $abc$60912$n9018
.sym 57750 $abc$60912$n9019
.sym 57751 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57753 $abc$60912$n6117_1
.sym 57754 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 57755 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 57756 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 57757 $abc$60912$n4775
.sym 57758 $abc$60912$n10736
.sym 57759 $abc$60912$n4597
.sym 57760 picorv32.reg_op1[9]
.sym 57761 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 57762 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 57763 $PACKER_VCC_NET_$glb_clk
.sym 57764 $abc$60912$n11043
.sym 57766 $abc$60912$n5639
.sym 57767 storage_1[13][4]
.sym 57768 picorv32.mem_wordsize[0]
.sym 57769 $abc$60912$n10731
.sym 57770 $abc$60912$n6253
.sym 57771 $abc$60912$n141
.sym 57772 sram_bus_dat_w[0]
.sym 57773 picorv32.reg_op1[27]
.sym 57774 picorv32.pcpi_div.instr_div
.sym 57775 picorv32.pcpi_div.start
.sym 57776 $abc$60912$n4781
.sym 57777 $abc$60912$n6235
.sym 57778 picorv32.reg_op1[16]
.sym 57784 picorv32.reg_op1[20]
.sym 57786 picorv32.reg_op1[22]
.sym 57788 picorv32.reg_op1[17]
.sym 57789 picorv32.reg_op1[7]
.sym 57791 picorv32.reg_op1[15]
.sym 57792 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 57799 $abc$60912$n9011
.sym 57801 $abc$60912$n9013
.sym 57802 $abc$60912$n11077
.sym 57804 $abc$60912$n9016
.sym 57805 picorv32.reg_op1[21]
.sym 57806 $abc$60912$n9018
.sym 57807 $abc$60912$n6197
.sym 57808 $abc$60912$n6197
.sym 57813 $abc$60912$n9017
.sym 57815 $abc$60912$n6197
.sym 57818 picorv32.reg_op1[15]
.sym 57819 $abc$60912$n9011
.sym 57820 $abc$60912$n6197
.sym 57824 picorv32.reg_op1[22]
.sym 57825 $abc$60912$n6197
.sym 57826 $abc$60912$n9018
.sym 57830 $abc$60912$n6197
.sym 57831 $abc$60912$n9017
.sym 57832 picorv32.reg_op1[21]
.sym 57836 $abc$60912$n6197
.sym 57837 $abc$60912$n9013
.sym 57838 picorv32.reg_op1[17]
.sym 57841 picorv32.reg_op1[20]
.sym 57842 $abc$60912$n6197
.sym 57843 $abc$60912$n9016
.sym 57847 picorv32.reg_op1[7]
.sym 57856 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 57861 picorv32.reg_op1[15]
.sym 57863 $abc$60912$n11077
.sym 57864 sys_clk_$glb_clk
.sym 57866 $abc$60912$n9020
.sym 57867 $abc$60912$n9021
.sym 57868 $abc$60912$n9022
.sym 57869 $abc$60912$n9023
.sym 57870 $abc$60912$n9024
.sym 57871 $abc$60912$n9025
.sym 57872 $abc$60912$n9026
.sym 57873 $auto$alumacc.cc:474:replace_alu$6796.C[31]
.sym 57875 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57876 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 57877 picorv32.reg_op2[13]
.sym 57878 $abc$60912$n10741
.sym 57879 $abc$60912$n4883_1
.sym 57880 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 57881 $abc$60912$n9015
.sym 57882 $abc$60912$n7961
.sym 57884 $abc$60912$n765
.sym 57885 $abc$60912$n9012
.sym 57886 picorv32.reg_op1[16]
.sym 57887 picorv32.pcpi_div.start
.sym 57890 $abc$60912$n10742
.sym 57891 $abc$60912$n4667
.sym 57892 $abc$60912$n5139_1
.sym 57893 $abc$60912$n6622_1
.sym 57894 $abc$60912$n4667
.sym 57895 $abc$60912$n4837
.sym 57896 picorv32.pcpi_div.instr_rem
.sym 57897 picorv32.reg_op1[29]
.sym 57898 $PACKER_VCC_NET_$glb_clk
.sym 57899 picorv32.reg_op2[0]
.sym 57900 picorv32.reg_op1[0]
.sym 57901 $abc$60912$n4492
.sym 57910 picorv32.reg_op1[26]
.sym 57918 $abc$60912$n6197
.sym 57919 $abc$60912$n9022
.sym 57920 picorv32.reg_op1[28]
.sym 57923 $abc$60912$n9020
.sym 57924 $abc$60912$n9021
.sym 57925 $abc$60912$n4492
.sym 57928 picorv32.reg_op1[25]
.sym 57931 picorv32.reg_op1[24]
.sym 57932 sram_bus_dat_w[0]
.sym 57933 picorv32.reg_op1[30]
.sym 57935 $abc$60912$n9024
.sym 57937 $abc$60912$n9026
.sym 57940 $abc$60912$n6197
.sym 57941 picorv32.reg_op1[30]
.sym 57943 $abc$60912$n9026
.sym 57946 picorv32.reg_op1[26]
.sym 57947 $abc$60912$n6197
.sym 57948 $abc$60912$n9022
.sym 57954 sram_bus_dat_w[0]
.sym 57960 picorv32.reg_op1[30]
.sym 57964 $abc$60912$n9020
.sym 57965 picorv32.reg_op1[24]
.sym 57966 $abc$60912$n6197
.sym 57970 picorv32.reg_op1[25]
.sym 57977 picorv32.reg_op1[25]
.sym 57978 $abc$60912$n6197
.sym 57979 $abc$60912$n9021
.sym 57982 $abc$60912$n9024
.sym 57983 $abc$60912$n6197
.sym 57985 picorv32.reg_op1[28]
.sym 57986 $abc$60912$n4492
.sym 57987 sys_clk_$glb_clk
.sym 57988 sys_rst_$glb_sr
.sym 57989 $abc$60912$n141
.sym 57990 $abc$60912$n10560
.sym 57991 picorv32.pcpi_div.divisor[62]
.sym 57992 $abc$60912$n10743
.sym 57993 $abc$60912$n6233
.sym 57994 $abc$60912$n6262
.sym 57995 $abc$60912$n10742
.sym 57996 $abc$60912$n10750
.sym 57997 $abc$60912$n7016_1
.sym 57998 $abc$60912$n4922_1
.sym 57999 $abc$60912$n4922_1
.sym 58000 $abc$60912$n7016_1
.sym 58002 picorv32.reg_op1[1]
.sym 58004 sram_bus_dat_w[4]
.sym 58005 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 58006 picorv32.reg_op1[20]
.sym 58007 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58009 $abc$60912$n4540
.sym 58010 $abc$60912$n6135_1
.sym 58011 spiflash_bus_dat_w[3]
.sym 58012 $abc$60912$n10751
.sym 58013 $abc$60912$n10740
.sym 58014 $abc$60912$n8981
.sym 58015 spiflash_bus_dat_w[24]
.sym 58016 $abc$60912$n6262
.sym 58017 picorv32.reg_op1[24]
.sym 58018 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 58019 picorv32.reg_op2[25]
.sym 58020 picorv32.pcpi_div.start
.sym 58021 picorv32.pcpi_div.instr_div
.sym 58022 storage[11][6]
.sym 58024 picorv32.reg_op2[31]
.sym 58032 $abc$60912$n11008
.sym 58033 sram_bus_dat_w[1]
.sym 58034 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 58035 $abc$60912$n9025
.sym 58036 $abc$60912$n6197
.sym 58038 sram_bus_dat_w[4]
.sym 58043 sram_bus_dat_w[0]
.sym 58044 $abc$60912$n6197
.sym 58047 picorv32.reg_op1[19]
.sym 58049 picorv32.reg_op1[29]
.sym 58058 $abc$60912$n6622_1
.sym 58059 $abc$60912$n9015
.sym 58066 sram_bus_dat_w[4]
.sym 58071 sram_bus_dat_w[4]
.sym 58077 sram_bus_dat_w[0]
.sym 58081 picorv32.reg_op1[29]
.sym 58083 $abc$60912$n9025
.sym 58084 $abc$60912$n6197
.sym 58089 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 58093 $abc$60912$n6197
.sym 58095 picorv32.reg_op1[19]
.sym 58096 $abc$60912$n9015
.sym 58102 sram_bus_dat_w[1]
.sym 58107 $abc$60912$n6622_1
.sym 58109 $abc$60912$n11008
.sym 58110 sys_clk_$glb_clk
.sym 58112 $abc$60912$n8963
.sym 58113 storage[9][4]
.sym 58114 $abc$60912$n6262
.sym 58115 storage[9][2]
.sym 58116 storage[9][3]
.sym 58117 $abc$60912$n8988
.sym 58118 $abc$60912$n10740
.sym 58119 $abc$60912$n6298
.sym 58120 $abc$60912$n920
.sym 58121 $abc$60912$n5137
.sym 58122 $abc$60912$n6664_1
.sym 58123 $abc$60912$n920
.sym 58124 sram_bus_dat_w[4]
.sym 58126 $abc$60912$n11008
.sym 58127 $abc$60912$n4747_1
.sym 58128 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58129 $abc$60912$n6664_1
.sym 58130 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58131 sram_bus_dat_w[4]
.sym 58132 $abc$60912$n4792
.sym 58133 picorv32.reg_op2[31]
.sym 58134 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58135 $abc$60912$n8008_1
.sym 58136 $abc$60912$n11053
.sym 58137 $abc$60912$n6292
.sym 58138 $abc$60912$n5452
.sym 58139 spiflash_bus_dat_w[25]
.sym 58140 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 58141 picorv32.reg_op1[18]
.sym 58142 $abc$60912$n6262
.sym 58143 $abc$60912$n4478
.sym 58144 $abc$60912$n8992
.sym 58145 picorv32.reg_op2[24]
.sym 58146 sram_bus_dat_w[3]
.sym 58154 spiflash_bus_dat_w[24]
.sym 58158 $abc$60912$n6262
.sym 58159 storage[11][3]
.sym 58162 sram_bus_dat_w[6]
.sym 58164 $abc$60912$n11033
.sym 58165 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 58167 picorv32.reg_op1[0]
.sym 58169 picorv32.reg_op2[0]
.sym 58171 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 58172 sram_bus_dat_w[3]
.sym 58173 storage[9][3]
.sym 58177 $abc$60912$n8963
.sym 58179 $abc$60912$n8817
.sym 58180 $abc$60912$n6664_1
.sym 58187 spiflash_bus_dat_w[24]
.sym 58193 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 58198 sram_bus_dat_w[6]
.sym 58205 $abc$60912$n6664_1
.sym 58210 storage[11][3]
.sym 58211 $abc$60912$n8817
.sym 58212 storage[9][3]
.sym 58213 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 58218 picorv32.reg_op1[0]
.sym 58225 sram_bus_dat_w[3]
.sym 58228 $abc$60912$n8963
.sym 58229 picorv32.reg_op2[0]
.sym 58230 $abc$60912$n6262
.sym 58232 $abc$60912$n11033
.sym 58233 sys_clk_$glb_clk
.sym 58235 $abc$60912$n6300
.sym 58236 storage_1[14][6]
.sym 58237 $abc$60912$n11053
.sym 58238 storage_1[14][1]
.sym 58239 basesoc_sram_we[3]
.sym 58240 $abc$60912$n6318
.sym 58241 $abc$60912$n6322_1
.sym 58242 $abc$60912$n5452
.sym 58243 spiflash_bus_adr[5]
.sym 58244 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 58245 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 58246 csrbank1_scratch0_w[0]
.sym 58247 spiflash_bus_dat_w[24]
.sym 58248 sram_bus_dat_w[6]
.sym 58249 $abc$60912$n4756
.sym 58250 $abc$60912$n8872_1
.sym 58251 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58252 $abc$60912$n11049
.sym 58255 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58256 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 58257 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58258 picorv32.reg_op1[9]
.sym 58259 $abc$60912$n8987
.sym 58260 basesoc_sram_we[3]
.sym 58261 picorv32.mem_wordsize[0]
.sym 58262 $abc$60912$n10631
.sym 58264 $abc$60912$n8993
.sym 58265 $abc$60912$n11020
.sym 58266 $abc$60912$n11015
.sym 58267 $abc$60912$n8966
.sym 58268 $abc$60912$n8967
.sym 58269 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58270 $abc$60912$n8968
.sym 58276 picorv32.mem_wordsize[2]
.sym 58277 $abc$60912$n8987
.sym 58278 $abc$60912$n4734
.sym 58279 picorv32.mem_wordsize[0]
.sym 58281 $abc$60912$n6605_1
.sym 58284 picorv32.reg_op2[29]
.sym 58285 picorv32.reg_op2[9]
.sym 58286 $abc$60912$n6262
.sym 58287 picorv32.mem_wordsize[0]
.sym 58288 picorv32.reg_op2[1]
.sym 58289 $abc$60912$n8988
.sym 58291 picorv32.reg_op2[25]
.sym 58292 picorv32.reg_op2[8]
.sym 58293 picorv32.reg_op2[24]
.sym 58294 $abc$60912$n6262
.sym 58299 picorv32.reg_op2[0]
.sym 58302 $abc$60912$n6603_1
.sym 58304 $abc$60912$n8992
.sym 58305 picorv32.reg_op2[24]
.sym 58307 picorv32.reg_op2[5]
.sym 58309 $abc$60912$n6262
.sym 58310 picorv32.reg_op2[29]
.sym 58312 $abc$60912$n8992
.sym 58316 picorv32.mem_wordsize[2]
.sym 58317 $abc$60912$n6603_1
.sym 58318 picorv32.reg_op2[8]
.sym 58321 picorv32.mem_wordsize[0]
.sym 58322 picorv32.reg_op2[0]
.sym 58323 picorv32.mem_wordsize[2]
.sym 58324 picorv32.reg_op2[24]
.sym 58327 $abc$60912$n8987
.sym 58328 picorv32.reg_op2[24]
.sym 58329 $abc$60912$n6262
.sym 58335 picorv32.reg_op2[5]
.sym 58339 picorv32.reg_op2[1]
.sym 58340 picorv32.mem_wordsize[2]
.sym 58341 picorv32.mem_wordsize[0]
.sym 58342 picorv32.reg_op2[25]
.sym 58345 picorv32.reg_op2[25]
.sym 58346 $abc$60912$n6262
.sym 58347 $abc$60912$n8988
.sym 58352 picorv32.mem_wordsize[2]
.sym 58353 $abc$60912$n6605_1
.sym 58354 picorv32.reg_op2[9]
.sym 58355 $abc$60912$n4734
.sym 58356 sys_clk_$glb_clk
.sym 58358 $abc$60912$n6292
.sym 58359 $abc$60912$n6286
.sym 58360 $abc$60912$n6274
.sym 58361 picorv32.reg_op1[1]
.sym 58362 $abc$60912$n8994
.sym 58363 $abc$60912$n6278
.sym 58364 spiflash_bus_dat_w[1]
.sym 58365 $abc$60912$n6280
.sym 58366 spiflash_bus_dat_w[5]
.sym 58368 $abc$60912$n11017
.sym 58369 $abc$60912$n5333
.sym 58370 $abc$60912$n11060
.sym 58371 spiflash_sr[7]
.sym 58372 $abc$60912$n5535
.sym 58373 storage_1[14][1]
.sym 58374 $abc$60912$n4734
.sym 58375 spiflash_bus_sel[3]
.sym 58376 spiflash_miso
.sym 58377 picorv32.reg_op2[9]
.sym 58378 picorv32.reg_op1[29]
.sym 58379 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58380 spiflash_bus_dat_w[5]
.sym 58381 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58382 $abc$60912$n8976
.sym 58383 picorv32.reg_op2[29]
.sym 58384 $abc$60912$n8970
.sym 58385 picorv32.reg_op2[12]
.sym 58386 $abc$60912$n4667
.sym 58387 picorv32.reg_op2[4]
.sym 58388 $abc$60912$n5139_1
.sym 58389 picorv32.reg_op2[1]
.sym 58390 picorv32.reg_op2[30]
.sym 58391 $abc$60912$n6622_1
.sym 58392 $abc$60912$n8985
.sym 58393 picorv32.reg_op2[5]
.sym 58410 $abc$60912$n8970
.sym 58412 sram_bus_dat_w[2]
.sym 58414 picorv32.reg_op2[3]
.sym 58415 picorv32.reg_op2[4]
.sym 58416 $abc$60912$n6286
.sym 58417 picorv32.reg_op2[5]
.sym 58420 picorv32.reg_op2[7]
.sym 58422 $abc$60912$n6262
.sym 58423 $abc$60912$n5463
.sym 58424 $abc$60912$n7994
.sym 58426 $abc$60912$n11015
.sym 58427 $abc$60912$n8966
.sym 58428 $abc$60912$n8967
.sym 58430 $abc$60912$n8968
.sym 58435 $abc$60912$n6286
.sym 58438 picorv32.reg_op2[7]
.sym 58440 $abc$60912$n6262
.sym 58441 $abc$60912$n8970
.sym 58444 sram_bus_dat_w[2]
.sym 58450 $abc$60912$n6262
.sym 58451 picorv32.reg_op2[4]
.sym 58453 $abc$60912$n8967
.sym 58457 $abc$60912$n5463
.sym 58463 $abc$60912$n7994
.sym 58468 $abc$60912$n8968
.sym 58469 $abc$60912$n6262
.sym 58470 picorv32.reg_op2[5]
.sym 58474 $abc$60912$n6262
.sym 58475 picorv32.reg_op2[3]
.sym 58476 $abc$60912$n8966
.sym 58478 $abc$60912$n11015
.sym 58479 sys_clk_$glb_clk
.sym 58481 $abc$60912$n5459
.sym 58483 $abc$60912$n6308
.sym 58484 $abc$60912$n6306
.sym 58485 $abc$60912$n5462
.sym 58486 $abc$60912$n5460
.sym 58487 $abc$60912$n6266
.sym 58488 $abc$60912$n5453_1
.sym 58489 picorv32.reg_op1[8]
.sym 58490 $abc$60912$n11072
.sym 58491 $abc$60912$n11072
.sym 58492 spiflash_sr[26]
.sym 58494 picorv32.reg_op1[1]
.sym 58496 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58497 picorv32.reg_op1[28]
.sym 58498 picorv32.reg_op1[20]
.sym 58500 picorv32.reg_op1[4]
.sym 58501 $abc$60912$n11063
.sym 58502 $abc$60912$n6652_1
.sym 58503 picorv32.reg_op1[18]
.sym 58504 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 58505 picorv32.reg_op2[10]
.sym 58506 picorv32.reg_op1[23]
.sym 58507 $abc$60912$n11056
.sym 58508 $abc$60912$n6262
.sym 58509 $abc$60912$n5463
.sym 58510 $abc$60912$n8981
.sym 58511 $abc$60912$n11033
.sym 58512 picorv32.alu_out_q[23]
.sym 58513 $abc$60912$n8113_1
.sym 58514 storage[11][6]
.sym 58515 picorv32.reg_op2[25]
.sym 58516 $abc$60912$n6262
.sym 58522 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58526 picorv32.reg_op2[10]
.sym 58529 $abc$60912$n8973
.sym 58530 $abc$60912$n8113_1
.sym 58531 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 58533 $abc$60912$n11008
.sym 58537 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 58538 sram_bus_dat_w[2]
.sym 58540 $abc$60912$n6262
.sym 58541 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58542 $abc$60912$n8976
.sym 58548 $abc$60912$n5139_1
.sym 58550 picorv32.reg_op2[13]
.sym 58553 spiflash_sr[26]
.sym 58555 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 58557 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 58558 $abc$60912$n5139_1
.sym 58562 picorv32.reg_op2[10]
.sym 58563 $abc$60912$n8973
.sym 58564 $abc$60912$n6262
.sym 58569 sram_bus_dat_w[2]
.sym 58573 $abc$60912$n8113_1
.sym 58574 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58575 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58581 spiflash_sr[26]
.sym 58586 $abc$60912$n8976
.sym 58587 picorv32.reg_op2[13]
.sym 58588 $abc$60912$n6262
.sym 58591 $abc$60912$n6262
.sym 58597 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58598 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58599 $abc$60912$n8113_1
.sym 58601 $abc$60912$n11008
.sym 58602 sys_clk_$glb_clk
.sym 58604 sram_bus_dat_w[6]
.sym 58605 $abc$60912$n6625_1
.sym 58606 $abc$60912$n6631
.sym 58607 $abc$60912$n6698_1
.sym 58608 $abc$60912$n6630
.sym 58609 $abc$60912$n6629
.sym 58610 $abc$60912$n6627
.sym 58611 storage_1[7][3]
.sym 58612 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58613 picorv32.reg_op1[30]
.sym 58615 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58616 $abc$60912$n7968
.sym 58617 picorv32.reg_op2[7]
.sym 58618 $abc$60912$n4724
.sym 58619 sram_bus_dat_w[7]
.sym 58620 picorv32.reg_op2[3]
.sym 58621 basesoc_sram_we[1]
.sym 58622 sram_bus_dat_w[4]
.sym 58623 $abc$60912$n11077
.sym 58624 picorv32.reg_op1[30]
.sym 58625 $abc$60912$n7257
.sym 58626 spiflash_sr[26]
.sym 58627 $abc$60912$n6308
.sym 58628 $abc$60912$n8992
.sym 58631 picorv32.reg_op2[0]
.sym 58632 picorv32.reg_op2[26]
.sym 58633 picorv32.reg_op2[27]
.sym 58635 $abc$60912$n8986
.sym 58636 picorv32.reg_op2[24]
.sym 58637 picorv32.reg_op2[3]
.sym 58638 $abc$60912$n4734
.sym 58639 picorv32.reg_op1[18]
.sym 58645 picorv32.reg_op1[0]
.sym 58646 $abc$60912$n6643_1
.sym 58649 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58651 $abc$60912$n5461
.sym 58652 storage_1[3][3]
.sym 58654 $abc$60912$n6637
.sym 58656 $abc$60912$n11050
.sym 58657 $abc$60912$n6644_1
.sym 58660 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 58661 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58662 picorv32.reg_op1[1]
.sym 58663 picorv32.reg_op2[2]
.sym 58665 $abc$60912$n6649_1
.sym 58666 $abc$60912$n6640
.sym 58668 storage_1[7][3]
.sym 58669 $abc$60912$n6636
.sym 58671 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58673 $abc$60912$n8113_1
.sym 58674 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58675 picorv32.reg_op2[0]
.sym 58676 picorv32.reg_op2[3]
.sym 58678 $abc$60912$n6637
.sym 58680 picorv32.reg_op2[2]
.sym 58681 $abc$60912$n6640
.sym 58684 $abc$60912$n8113_1
.sym 58685 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58686 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58691 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 58692 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 58693 $abc$60912$n8113_1
.sym 58696 $abc$60912$n6636
.sym 58697 picorv32.reg_op2[3]
.sym 58698 $abc$60912$n6643_1
.sym 58699 $abc$60912$n6649_1
.sym 58702 $abc$60912$n5461
.sym 58703 picorv32.reg_op2[0]
.sym 58704 picorv32.reg_op1[0]
.sym 58705 picorv32.reg_op1[1]
.sym 58709 $abc$60912$n6637
.sym 58710 $abc$60912$n6644_1
.sym 58711 picorv32.reg_op2[2]
.sym 58714 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58715 storage_1[3][3]
.sym 58716 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58717 storage_1[7][3]
.sym 58723 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 58724 $abc$60912$n11050
.sym 58725 sys_clk_$glb_clk
.sym 58727 $abc$60912$n6634
.sym 58728 $abc$60912$n6758_1
.sym 58729 $abc$60912$n6701_1
.sym 58730 $abc$60912$n5463
.sym 58731 $abc$60912$n6697_1
.sym 58732 $abc$60912$n6794_1
.sym 58733 $abc$60912$n6626_1
.sym 58734 $abc$60912$n6696_1
.sym 58735 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58736 picorv32.reg_op1[25]
.sym 58737 picorv32.reg_op1[25]
.sym 58738 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58739 picorv32.reg_op1[0]
.sym 58740 $abc$60912$n4756
.sym 58741 $abc$60912$n6739
.sym 58742 picorv32.reg_op2[19]
.sym 58743 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 58745 picorv32.reg_op1[27]
.sym 58746 sram_bus_dat_w[6]
.sym 58747 picorv32.reg_op1[25]
.sym 58748 $abc$60912$n4674_1
.sym 58749 picorv32.reg_op2[4]
.sym 58750 picorv32.reg_op2[12]
.sym 58751 $abc$60912$n8993
.sym 58752 slave_sel_r[2]
.sym 58753 $abc$60912$n6117_1
.sym 58754 basesoc_sram_we[2]
.sym 58755 $abc$60912$n8987
.sym 58756 $abc$60912$n6664_1
.sym 58757 storage[2][7]
.sym 58758 $abc$60912$n8966
.sym 58759 $abc$60912$n6723_1
.sym 58760 $abc$60912$n8967
.sym 58761 picorv32.reg_op1[24]
.sym 58762 $abc$60912$n8968
.sym 58770 picorv32.reg_op1[19]
.sym 58771 $abc$60912$n6623_1
.sym 58772 picorv32.reg_op1[17]
.sym 58773 picorv32.reg_op1[16]
.sym 58774 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 58778 $abc$60912$n6761_1
.sym 58779 $abc$60912$n11056
.sym 58782 $abc$60912$n6642
.sym 58783 picorv32.reg_op2[2]
.sym 58786 $abc$60912$n6624_1
.sym 58787 picorv32.reg_op2[0]
.sym 58789 $abc$60912$n6706_1
.sym 58792 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 58793 $abc$60912$n6762_1
.sym 58794 picorv32.reg_op2[3]
.sym 58795 picorv32.reg_op2[1]
.sym 58796 $abc$60912$n6697_1
.sym 58799 picorv32.reg_op1[18]
.sym 58801 picorv32.reg_op2[1]
.sym 58802 $abc$60912$n6623_1
.sym 58803 $abc$60912$n6624_1
.sym 58807 $abc$60912$n6697_1
.sym 58809 $abc$60912$n6706_1
.sym 58810 picorv32.reg_op2[2]
.sym 58813 picorv32.reg_op1[19]
.sym 58814 picorv32.reg_op2[0]
.sym 58815 picorv32.reg_op1[18]
.sym 58819 picorv32.reg_op1[16]
.sym 58821 picorv32.reg_op2[0]
.sym 58822 picorv32.reg_op1[17]
.sym 58826 $abc$60912$n6761_1
.sym 58827 $abc$60912$n6762_1
.sym 58828 picorv32.reg_op2[3]
.sym 58831 $abc$60912$n6642
.sym 58832 picorv32.reg_op2[1]
.sym 58833 $abc$60912$n6623_1
.sym 58837 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 58843 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 58847 $abc$60912$n11056
.sym 58848 sys_clk_$glb_clk
.sym 58850 $abc$60912$n6716_1
.sym 58851 $abc$60912$n6774_1
.sym 58852 $abc$60912$n8675
.sym 58853 $abc$60912$n6700_1
.sym 58854 $abc$60912$n6702_1
.sym 58855 $abc$60912$n6699_1
.sym 58856 spiflash_bus_dat_w[16]
.sym 58857 $abc$60912$n6695_1
.sym 58858 $abc$60912$n6760
.sym 58859 picorv32.alu_out_q[10]
.sym 58860 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 58861 $abc$60912$n6760
.sym 58862 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 58864 picorv32.reg_op1[8]
.sym 58865 $abc$60912$n6794_1
.sym 58866 $abc$60912$n6762_1
.sym 58867 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58868 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 58870 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 58871 $abc$60912$n6653_1
.sym 58872 picorv32.reg_op1[20]
.sym 58873 picorv32.reg_op1[29]
.sym 58874 $abc$60912$n6119_1
.sym 58875 slave_sel_r[0]
.sym 58876 $abc$60912$n8970
.sym 58877 $abc$60912$n5335_1
.sym 58878 picorv32.reg_op2[0]
.sym 58879 picorv32.reg_op2[16]
.sym 58880 picorv32.reg_op2[5]
.sym 58881 picorv32.reg_op2[1]
.sym 58882 picorv32.reg_op1[31]
.sym 58883 picorv32.reg_op2[4]
.sym 58884 $abc$60912$n6668_1
.sym 58885 $abc$60912$n8976
.sym 58893 $abc$60912$n11017
.sym 58895 picorv32.reg_op1[29]
.sym 58896 picorv32.reg_op1[30]
.sym 58897 picorv32.reg_op2[1]
.sym 58898 picorv32.reg_op2[3]
.sym 58899 picorv32.reg_op2[2]
.sym 58901 picorv32.reg_op1[31]
.sym 58904 $abc$60912$n6717_1
.sym 58905 picorv32.reg_op2[0]
.sym 58906 sram_bus_dat_w[0]
.sym 58907 $abc$60912$n6719_1
.sym 58909 $abc$60912$n6663_1
.sym 58910 $abc$60912$n6668_1
.sym 58916 $abc$60912$n6664_1
.sym 58917 $abc$60912$n6663_1
.sym 58918 $abc$60912$n6700_1
.sym 58919 $abc$60912$n6723_1
.sym 58921 $abc$60912$n6721_1
.sym 58922 $abc$60912$n6665_1
.sym 58925 $abc$60912$n6723_1
.sym 58926 $abc$60912$n6717_1
.sym 58927 picorv32.reg_op2[3]
.sym 58931 sram_bus_dat_w[0]
.sym 58936 $abc$60912$n6664_1
.sym 58937 picorv32.reg_op1[31]
.sym 58939 picorv32.reg_op2[0]
.sym 58942 $abc$60912$n6721_1
.sym 58943 $abc$60912$n6663_1
.sym 58944 picorv32.reg_op2[2]
.sym 58945 $abc$60912$n6700_1
.sym 58948 picorv32.reg_op2[1]
.sym 58949 $abc$60912$n6663_1
.sym 58950 $abc$60912$n6665_1
.sym 58954 $abc$60912$n6721_1
.sym 58956 picorv32.reg_op2[2]
.sym 58957 $abc$60912$n6719_1
.sym 58960 $abc$60912$n6665_1
.sym 58962 picorv32.reg_op2[1]
.sym 58963 $abc$60912$n6668_1
.sym 58966 picorv32.reg_op1[30]
.sym 58967 picorv32.reg_op1[29]
.sym 58968 picorv32.reg_op2[0]
.sym 58970 $abc$60912$n11017
.sym 58971 sys_clk_$glb_clk
.sym 58975 $abc$60912$n8965
.sym 58976 $abc$60912$n8966
.sym 58977 $abc$60912$n8967
.sym 58978 $abc$60912$n8968
.sym 58979 $abc$60912$n8969
.sym 58980 $abc$60912$n8970
.sym 58981 picorv32.reg_op1[2]
.sym 58982 $abc$60912$n6699_1
.sym 58984 picorv32.reg_op1[2]
.sym 58985 spiflash_bitbang_storage_full[0]
.sym 58986 $abc$60912$n7040_1
.sym 58987 $abc$60912$n6772
.sym 58988 picorv32.reg_op1[14]
.sym 58989 picorv32.reg_op1[3]
.sym 58990 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58991 picorv32.reg_op1[29]
.sym 58992 $abc$60912$n6716_1
.sym 58993 picorv32.reg_op1[28]
.sym 58994 picorv32.reg_op1[19]
.sym 58995 picorv32.reg_op2[2]
.sym 58996 $abc$60912$n8675
.sym 58997 $abc$60912$n8977
.sym 58998 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 58999 $abc$60912$n11033
.sym 59000 $abc$60912$n10640
.sym 59001 picorv32.reg_op2[18]
.sym 59002 $abc$60912$n8981
.sym 59003 picorv32.reg_op2[2]
.sym 59004 $abc$60912$n4494
.sym 59005 slave_sel_r[0]
.sym 59006 storage[11][6]
.sym 59007 $abc$60912$n6695_1
.sym 59008 picorv32.reg_op2[10]
.sym 59014 $abc$60912$n6718_1
.sym 59018 $abc$60912$n5212
.sym 59020 $abc$60912$n6770_1
.sym 59021 spiflash_sr[9]
.sym 59022 slave_sel_r[2]
.sym 59024 picorv32.reg_op2[4]
.sym 59025 $abc$60912$n4697
.sym 59026 $abc$60912$n6719_1
.sym 59027 $abc$60912$n6772
.sym 59028 picorv32.reg_op2[3]
.sym 59029 $abc$60912$n6124_1
.sym 59032 spiflash_sr[8]
.sym 59033 spiflash_sr[7]
.sym 59034 $abc$60912$n6119_1
.sym 59035 slave_sel_r[0]
.sym 59037 $abc$60912$n5335_1
.sym 59038 $abc$60912$n4695
.sym 59039 $abc$60912$n5334_1
.sym 59040 picorv32.reg_op2[2]
.sym 59041 $abc$60912$n4475
.sym 59042 $abc$60912$n6118_1
.sym 59045 $abc$60912$n5340
.sym 59047 $abc$60912$n6772
.sym 59048 picorv32.reg_op2[4]
.sym 59049 $abc$60912$n6770_1
.sym 59050 picorv32.reg_op2[3]
.sym 59053 $abc$60912$n6118_1
.sym 59054 $abc$60912$n6119_1
.sym 59055 slave_sel_r[0]
.sym 59056 $abc$60912$n6124_1
.sym 59059 $abc$60912$n5212
.sym 59060 spiflash_sr[7]
.sym 59065 $abc$60912$n4695
.sym 59066 $abc$60912$n5212
.sym 59072 slave_sel_r[2]
.sym 59073 $abc$60912$n4475
.sym 59074 spiflash_sr[9]
.sym 59077 picorv32.reg_op2[2]
.sym 59078 $abc$60912$n6718_1
.sym 59079 $abc$60912$n6719_1
.sym 59083 $abc$60912$n5334_1
.sym 59084 $abc$60912$n5335_1
.sym 59085 $abc$60912$n5340
.sym 59086 slave_sel_r[0]
.sym 59090 $abc$60912$n5212
.sym 59092 spiflash_sr[8]
.sym 59093 $abc$60912$n4697
.sym 59094 sys_clk_$glb_clk
.sym 59095 sys_rst_$glb_sr
.sym 59096 $abc$60912$n8971
.sym 59097 $abc$60912$n8972
.sym 59098 $abc$60912$n8973
.sym 59099 $abc$60912$n8974
.sym 59100 $abc$60912$n8975
.sym 59101 $abc$60912$n8976
.sym 59102 $abc$60912$n8977
.sym 59103 $abc$60912$n8978
.sym 59104 $abc$60912$n6108_1
.sym 59105 $abc$60912$n7040_1
.sym 59106 $abc$60912$n7099_1
.sym 59107 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 59108 $abc$60912$n10633
.sym 59109 $abc$60912$n6142
.sym 59110 $abc$60912$n10405
.sym 59111 picorv32.reg_op2[0]
.sym 59112 picorv32.reg_op2[3]
.sym 59113 picorv32.reg_op1[17]
.sym 59114 picorv32.reg_op2[11]
.sym 59115 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59116 $abc$60912$n10636
.sym 59117 picorv32.reg_op1[12]
.sym 59118 $abc$60912$n6718_1
.sym 59119 picorv32.reg_op1[23]
.sym 59120 picorv32.reg_op1[11]
.sym 59122 $abc$60912$n8986
.sym 59123 $abc$60912$n4697
.sym 59124 $abc$60912$n4532
.sym 59125 picorv32.reg_out[13]
.sym 59126 $abc$60912$n6126_1
.sym 59127 picorv32.reg_op1[18]
.sym 59128 picorv32.reg_op2[0]
.sym 59130 $abc$60912$n4532
.sym 59131 $abc$60912$n8992
.sym 59137 $abc$60912$n6667_1
.sym 59139 picorv32.reg_op1[27]
.sym 59141 $abc$60912$n6669_1
.sym 59142 $abc$60912$n6677_1
.sym 59143 picorv32.reg_op1[25]
.sym 59144 $abc$60912$n6128_1
.sym 59145 $abc$60912$n6127
.sym 59149 sram_bus_dat_w[3]
.sym 59153 $abc$60912$n6675_1
.sym 59154 picorv32.reg_op2[0]
.sym 59155 sram_bus_dat_w[7]
.sym 59158 $abc$60912$n6668_1
.sym 59159 slave_sel_r[0]
.sym 59161 picorv32.reg_op1[28]
.sym 59162 $abc$60912$n6133
.sym 59164 $abc$60912$n4494
.sym 59166 picorv32.reg_op1[26]
.sym 59167 picorv32.reg_op2[1]
.sym 59168 picorv32.reg_op2[3]
.sym 59170 picorv32.reg_op1[26]
.sym 59171 picorv32.reg_op2[0]
.sym 59172 picorv32.reg_op1[25]
.sym 59176 sram_bus_dat_w[3]
.sym 59183 picorv32.reg_op2[1]
.sym 59184 $abc$60912$n6667_1
.sym 59185 $abc$60912$n6668_1
.sym 59191 sram_bus_dat_w[7]
.sym 59194 $abc$60912$n6675_1
.sym 59195 picorv32.reg_op2[1]
.sym 59196 $abc$60912$n6667_1
.sym 59200 picorv32.reg_op2[0]
.sym 59202 picorv32.reg_op1[28]
.sym 59203 picorv32.reg_op1[27]
.sym 59206 picorv32.reg_op2[3]
.sym 59208 $abc$60912$n6669_1
.sym 59209 $abc$60912$n6677_1
.sym 59212 $abc$60912$n6128_1
.sym 59213 slave_sel_r[0]
.sym 59214 $abc$60912$n6127
.sym 59215 $abc$60912$n6133
.sym 59216 $abc$60912$n4494
.sym 59217 sys_clk_$glb_clk
.sym 59218 sys_rst_$glb_sr
.sym 59219 $abc$60912$n8979
.sym 59220 $abc$60912$n8980
.sym 59221 $abc$60912$n8981
.sym 59222 $abc$60912$n8982
.sym 59223 $abc$60912$n8983
.sym 59224 $abc$60912$n8984
.sym 59225 $abc$60912$n8985
.sym 59226 $abc$60912$n8986
.sym 59227 $abc$60912$n7304
.sym 59228 $abc$60912$n10635
.sym 59229 picorv32.reg_op2[28]
.sym 59230 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59232 $abc$60912$n7017_1
.sym 59233 picorv32.reg_op1[27]
.sym 59234 picorv32.reg_op1[7]
.sym 59235 regs1
.sym 59236 $abc$60912$n10645
.sym 59237 picorv32.reg_op2[4]
.sym 59238 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 59239 $abc$60912$n6662_1
.sym 59240 $abc$60912$n10642
.sym 59242 $abc$60912$n8973
.sym 59243 $abc$60912$n8993
.sym 59244 slave_sel_r[0]
.sym 59245 picorv32.reg_op1[24]
.sym 59246 csrbank1_scratch1_w[7]
.sym 59247 $abc$60912$n8987
.sym 59249 picorv32.reg_op1[24]
.sym 59250 $abc$60912$n10659
.sym 59251 $abc$60912$n6863
.sym 59252 $abc$60912$n10656
.sym 59253 storage[2][7]
.sym 59254 basesoc_sram_we[2]
.sym 59260 picorv32.reg_op2[13]
.sym 59261 picorv32.reg_op2[2]
.sym 59262 $abc$60912$n6670_1
.sym 59263 $abc$60912$n5325_1
.sym 59265 picorv32.reg_op2[1]
.sym 59266 $abc$60912$n6674_1
.sym 59269 basesoc_counter[0]
.sym 59270 $abc$60912$n6666_1
.sym 59271 $abc$60912$n5326
.sym 59273 $abc$60912$n6662_1
.sym 59275 picorv32.reg_op1[24]
.sym 59277 slave_sel_r[0]
.sym 59278 $abc$60912$n4518
.sym 59281 $abc$60912$n6664_1
.sym 59282 $abc$60912$n6673_1
.sym 59285 $abc$60912$n5331_1
.sym 59286 picorv32.reg_op1[23]
.sym 59288 picorv32.reg_op2[0]
.sym 59291 $abc$60912$n6675_1
.sym 59293 $abc$60912$n5326
.sym 59294 $abc$60912$n5325_1
.sym 59295 $abc$60912$n5331_1
.sym 59296 slave_sel_r[0]
.sym 59302 basesoc_counter[0]
.sym 59306 picorv32.reg_op2[2]
.sym 59307 $abc$60912$n6662_1
.sym 59308 $abc$60912$n6664_1
.sym 59311 $abc$60912$n6666_1
.sym 59313 picorv32.reg_op2[2]
.sym 59314 $abc$60912$n6673_1
.sym 59317 $abc$60912$n6673_1
.sym 59318 picorv32.reg_op2[2]
.sym 59319 $abc$60912$n6670_1
.sym 59324 picorv32.reg_op2[13]
.sym 59329 $abc$60912$n6674_1
.sym 59330 picorv32.reg_op2[1]
.sym 59331 $abc$60912$n6675_1
.sym 59335 picorv32.reg_op2[0]
.sym 59337 picorv32.reg_op1[23]
.sym 59338 picorv32.reg_op1[24]
.sym 59339 $abc$60912$n4518
.sym 59340 sys_clk_$glb_clk
.sym 59341 sys_rst_$glb_sr
.sym 59342 $abc$60912$n8987
.sym 59343 $abc$60912$n8988
.sym 59344 $abc$60912$n8989
.sym 59345 $abc$60912$n8990
.sym 59346 $abc$60912$n8991
.sym 59347 $abc$60912$n8992
.sym 59348 $abc$60912$n8993
.sym 59349 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 59350 picorv32.reg_op2[13]
.sym 59351 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 59353 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59354 $abc$60912$n5326
.sym 59355 $abc$60912$n4688
.sym 59356 $abc$60912$n5535
.sym 59357 $abc$60912$n5326
.sym 59358 csrbank1_scratch3_w[0]
.sym 59359 $abc$60912$n5325_1
.sym 59360 $abc$60912$n6747_1
.sym 59361 picorv32.reg_op2[20]
.sym 59362 $abc$60912$n10647
.sym 59363 $abc$60912$n7969
.sym 59364 $abc$60912$n8014_1
.sym 59365 $abc$60912$n10652
.sym 59366 $abc$60912$n7099_1
.sym 59367 picorv32.reg_op2[27]
.sym 59368 spiflash_bus_dat_w[20]
.sym 59369 $abc$60912$n6748
.sym 59370 spiflash_bus_dat_w[17]
.sym 59371 $abc$60912$n6669_1
.sym 59372 $abc$60912$n7017_1
.sym 59373 $abc$60912$n10643
.sym 59374 picorv32.reg_op1[31]
.sym 59375 $abc$60912$n8462
.sym 59376 picorv32.reg_op2[4]
.sym 59377 picorv32.reg_op2[1]
.sym 59383 basesoc_uart_phy_tx_reg[2]
.sym 59384 $abc$60912$n8801
.sym 59385 $abc$60912$n4530
.sym 59386 $abc$60912$n6748
.sym 59389 basesoc_uart_phy_tx_reg[3]
.sym 59391 picorv32.reg_op1[14]
.sym 59392 picorv32.reg_op1[11]
.sym 59393 $abc$60912$n6747_1
.sym 59394 $abc$60912$n8789
.sym 59395 picorv32.reg_op2[19]
.sym 59396 $abc$60912$n4532
.sym 59397 $abc$60912$n8910_1
.sym 59398 picorv32.reg_op2[3]
.sym 59399 $abc$60912$n7016_1
.sym 59400 $abc$60912$n4922_1
.sym 59401 $abc$60912$n7099_1
.sym 59402 $abc$60912$n4532
.sym 59404 picorv32.reg_op1[9]
.sym 59405 picorv32.reg_op2[30]
.sym 59406 $abc$60912$n8908_1
.sym 59407 $abc$60912$n7016_1
.sym 59408 $abc$60912$n5251
.sym 59409 $abc$60912$n7098
.sym 59413 picorv32.reg_op1[6]
.sym 59414 $abc$60912$n7017_1
.sym 59416 $abc$60912$n4532
.sym 59417 $abc$60912$n8801
.sym 59418 basesoc_uart_phy_tx_reg[3]
.sym 59419 $abc$60912$n8910_1
.sym 59422 $abc$60912$n6747_1
.sym 59423 picorv32.reg_op2[3]
.sym 59424 $abc$60912$n6748
.sym 59428 picorv32.reg_op1[11]
.sym 59429 $abc$60912$n7016_1
.sym 59430 $abc$60912$n7017_1
.sym 59431 picorv32.reg_op1[9]
.sym 59435 picorv32.reg_op2[30]
.sym 59440 $abc$60912$n7016_1
.sym 59441 picorv32.reg_op1[6]
.sym 59442 $abc$60912$n7017_1
.sym 59443 picorv32.reg_op1[14]
.sym 59446 picorv32.reg_op2[19]
.sym 59452 $abc$60912$n5251
.sym 59453 $abc$60912$n4922_1
.sym 59454 $abc$60912$n7099_1
.sym 59455 $abc$60912$n7098
.sym 59458 $abc$60912$n8908_1
.sym 59459 basesoc_uart_phy_tx_reg[2]
.sym 59460 $abc$60912$n4532
.sym 59461 $abc$60912$n8789
.sym 59462 $abc$60912$n4530
.sym 59463 sys_clk_$glb_clk
.sym 59464 sys_rst_$glb_sr
.sym 59465 spiflash_bus_dat_w[17]
.sym 59466 spiflash_bus_dat_w[18]
.sym 59467 $abc$60912$n7130_1
.sym 59468 spiflash_bus_dat_w[27]
.sym 59469 $abc$60912$n6711_1
.sym 59470 $abc$60912$n8671_1
.sym 59471 spiflash_bus_dat_w[23]
.sym 59472 spiflash_bus_dat_w[20]
.sym 59473 picorv32.reg_op2[26]
.sym 59474 picorv32.reg_op1[3]
.sym 59476 $abc$60912$n7016_1
.sym 59477 $abc$60912$n8106
.sym 59478 picorv32.reg_op1[27]
.sym 59479 $abc$60912$n10649
.sym 59480 picorv32.reg_op1[3]
.sym 59481 $abc$60912$n6746_1
.sym 59482 $abc$60912$n10654
.sym 59484 $abc$60912$n915
.sym 59485 picorv32.reg_op1[1]
.sym 59486 $abc$60912$n8155
.sym 59487 picorv32.reg_op1[14]
.sym 59488 $abc$60912$n10655
.sym 59489 picorv32.reg_op1[2]
.sym 59490 $abc$60912$n6711_1
.sym 59492 picorv32.reg_op2[20]
.sym 59493 picorv32.reg_op2[18]
.sym 59494 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59495 picorv32.reg_op1[23]
.sym 59496 $abc$60912$n10642
.sym 59497 picorv32.reg_op1[15]
.sym 59498 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 59499 $abc$60912$n11033
.sym 59500 picorv32.reg_op2[25]
.sym 59506 picorv32.reg_op2[11]
.sym 59507 $abc$60912$n7968
.sym 59508 $abc$60912$n11008
.sym 59510 picorv32.reg_op2[4]
.sym 59512 picorv32.mem_wordsize[0]
.sym 59513 picorv32.mem_wordsize[2]
.sym 59515 picorv32.reg_op2[26]
.sym 59516 picorv32.reg_op2[3]
.sym 59517 $abc$60912$n6751
.sym 59518 $abc$60912$n6750_1
.sym 59520 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59521 sram_bus_dat_w[7]
.sym 59522 storage[11][7]
.sym 59524 picorv32.reg_op2[28]
.sym 59527 $abc$60912$n8875_1
.sym 59529 $abc$60912$n6748
.sym 59531 $abc$60912$n7969
.sym 59534 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59535 storage[10][7]
.sym 59537 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 59539 storage[11][7]
.sym 59540 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 59541 storage[10][7]
.sym 59542 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59546 sram_bus_dat_w[7]
.sym 59551 picorv32.reg_op2[28]
.sym 59557 $abc$60912$n6750_1
.sym 59559 picorv32.reg_op2[3]
.sym 59560 $abc$60912$n6751
.sym 59563 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 59564 $abc$60912$n7968
.sym 59565 $abc$60912$n7969
.sym 59566 $abc$60912$n8875_1
.sym 59569 $abc$60912$n6748
.sym 59570 $abc$60912$n6751
.sym 59571 picorv32.reg_op2[3]
.sym 59572 picorv32.reg_op2[4]
.sym 59575 picorv32.mem_wordsize[0]
.sym 59576 picorv32.reg_op2[3]
.sym 59577 picorv32.reg_op2[11]
.sym 59578 picorv32.mem_wordsize[2]
.sym 59582 picorv32.reg_op2[26]
.sym 59585 $abc$60912$n11008
.sym 59586 sys_clk_$glb_clk
.sym 59588 $abc$60912$n7171_1
.sym 59589 $abc$60912$n6854_1
.sym 59590 $abc$60912$n6903
.sym 59591 $abc$60912$n6855
.sym 59592 $abc$60912$n8462
.sym 59593 $abc$60912$n6905_1
.sym 59594 $abc$60912$n6904_1
.sym 59595 $abc$60912$n6902_1
.sym 59596 $abc$60912$n6653_1
.sym 59597 $abc$60912$n8671_1
.sym 59600 $abc$60912$n4498
.sym 59601 picorv32.reg_op1[25]
.sym 59602 $abc$60912$n6815_1
.sym 59603 $abc$60912$n8818_1
.sym 59604 $abc$60912$n8133
.sym 59605 $abc$60912$n4498
.sym 59606 $abc$60912$n10658
.sym 59607 spiflash_bus_dat_w[17]
.sym 59608 $abc$60912$n4530
.sym 59609 spiflash_bus_adr[3]
.sym 59610 picorv32.reg_op2[11]
.sym 59611 $abc$60912$n6818_1
.sym 59612 picorv32.reg_op2[30]
.sym 59613 picorv32.reg_op1[19]
.sym 59614 $abc$60912$n6126_1
.sym 59615 $abc$60912$n6609_1
.sym 59616 picorv32.reg_op2[18]
.sym 59617 picorv32.reg_op1[10]
.sym 59618 picorv32.reg_out[13]
.sym 59619 picorv32.reg_op1[18]
.sym 59620 picorv32.mem_wordsize[0]
.sym 59621 $abc$60912$n6609_1
.sym 59622 picorv32.reg_op1[18]
.sym 59623 $abc$60912$n4697
.sym 59632 sram_bus_dat_w[5]
.sym 59633 picorv32.reg_op1[27]
.sym 59637 picorv32.reg_op1[19]
.sym 59641 $abc$60912$n7017_1
.sym 59643 picorv32.reg_op2[31]
.sym 59645 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59646 picorv32.reg_op1[31]
.sym 59647 picorv32.reg_op1[22]
.sym 59649 $abc$60912$n7016_1
.sym 59652 picorv32.reg_op1[24]
.sym 59653 sram_bus_dat_w[7]
.sym 59655 sram_bus_dat_w[1]
.sym 59656 $abc$60912$n11020
.sym 59658 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 59663 picorv32.reg_op1[31]
.sym 59664 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 59665 picorv32.reg_op2[31]
.sym 59668 $abc$60912$n7017_1
.sym 59669 $abc$60912$n7016_1
.sym 59670 picorv32.reg_op1[24]
.sym 59671 picorv32.reg_op1[22]
.sym 59677 sram_bus_dat_w[5]
.sym 59682 sram_bus_dat_w[1]
.sym 59688 $abc$60912$n7016_1
.sym 59692 sram_bus_dat_w[7]
.sym 59700 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59704 $abc$60912$n7017_1
.sym 59705 picorv32.reg_op1[27]
.sym 59706 picorv32.reg_op1[19]
.sym 59707 $abc$60912$n7016_1
.sym 59708 $abc$60912$n11020
.sym 59709 sys_clk_$glb_clk
.sym 59711 storage[11][5]
.sym 59712 $abc$60912$n7187_1
.sym 59713 storage[11][7]
.sym 59714 $abc$60912$n6879
.sym 59715 $abc$60912$n6845_1
.sym 59716 $abc$60912$n6878_1
.sym 59717 $abc$60912$n6880_1
.sym 59718 $abc$60912$n6846_1
.sym 59720 picorv32.alu_out_q[21]
.sym 59721 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 59722 csrbank1_scratch0_w[0]
.sym 59723 $abc$60912$n8187
.sym 59724 picorv32.reg_op2[4]
.sym 59725 $abc$60912$n7017_1
.sym 59726 $abc$60912$n7171_1
.sym 59727 $abc$60912$n7201_1
.sym 59728 sram_bus_dat_w[5]
.sym 59729 $abc$60912$n7017_1
.sym 59730 $abc$60912$n7171_1
.sym 59732 $abc$60912$n7016_1
.sym 59733 basesoc_sram_we[1]
.sym 59735 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 59736 slave_sel_r[0]
.sym 59737 $abc$60912$n5537
.sym 59739 $abc$60912$n6863
.sym 59740 $abc$60912$n10656
.sym 59741 $abc$60912$n5176
.sym 59742 basesoc_sram_we[2]
.sym 59743 csrbank1_scratch3_w[5]
.sym 59744 $abc$60912$n5075
.sym 59745 picorv32.reg_op1[24]
.sym 59746 csrbank1_scratch1_w[7]
.sym 59752 $abc$60912$n4475
.sym 59758 csrbank1_bus_errors3_w[4]
.sym 59760 $abc$60912$n5614
.sym 59761 spiflash_sr[14]
.sym 59762 picorv32.reg_op2[20]
.sym 59765 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59766 slave_sel_r[2]
.sym 59767 csrbank1_bus_errors3_w[6]
.sym 59771 sram_bus_dat_w[3]
.sym 59775 $abc$60912$n5599
.sym 59776 $abc$60912$n5172_1
.sym 59777 $abc$60912$n5613
.sym 59779 $abc$60912$n4496
.sym 59780 sram_bus_dat_w[7]
.sym 59783 $abc$60912$n5598
.sym 59785 csrbank1_bus_errors3_w[4]
.sym 59786 $abc$60912$n5172_1
.sym 59787 $abc$60912$n5598
.sym 59788 $abc$60912$n5599
.sym 59791 $abc$60912$n5172_1
.sym 59792 csrbank1_bus_errors3_w[6]
.sym 59793 $abc$60912$n5614
.sym 59794 $abc$60912$n5613
.sym 59800 picorv32.reg_op2[20]
.sym 59804 $abc$60912$n4475
.sym 59812 sram_bus_dat_w[7]
.sym 59817 sram_bus_dat_w[3]
.sym 59821 $abc$60912$n4475
.sym 59822 slave_sel_r[2]
.sym 59823 spiflash_sr[14]
.sym 59828 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59831 $abc$60912$n4496
.sym 59832 sys_clk_$glb_clk
.sym 59833 sys_rst_$glb_sr
.sym 59834 $abc$60912$n5093
.sym 59835 $abc$60912$n5613
.sym 59836 $abc$60912$n5094_1
.sym 59837 $abc$60912$n5590
.sym 59838 basesoc_sram_bus_ack
.sym 59839 $abc$60912$n5571
.sym 59840 $abc$60912$n5086_1
.sym 59841 $abc$60912$n5598
.sym 59842 $abc$60912$n4475
.sym 59843 $abc$60912$n4474
.sym 59844 $abc$60912$n4474
.sym 59846 $abc$60912$n6877
.sym 59847 picorv32.reg_op1[25]
.sym 59848 sram_bus_dat_w[1]
.sym 59850 $abc$60912$n6653_1
.sym 59851 storage[11][7]
.sym 59852 basesoc_counter[0]
.sym 59853 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59854 picorv32.reg_op1[27]
.sym 59855 $abc$60912$n7187_1
.sym 59856 $abc$60912$n6652_1
.sym 59857 spiflash_bus_adr[11]
.sym 59858 spiflash_bus_dat_w[17]
.sym 59859 picorv32.reg_op1[31]
.sym 59860 $abc$60912$n4478
.sym 59861 csrbank1_bus_errors2_w[2]
.sym 59862 $abc$60912$n7200
.sym 59863 $abc$60912$n5094_1
.sym 59864 picorv32.reg_op1[22]
.sym 59865 $abc$60912$n8765
.sym 59866 $abc$60912$n7099_1
.sym 59868 $abc$60912$n7017_1
.sym 59869 $abc$60912$n4508
.sym 59875 sram_bus_dat_w[2]
.sym 59876 $abc$60912$n5572
.sym 59881 $abc$60912$n5169_1
.sym 59882 $abc$60912$n5083_1
.sym 59885 csrbank1_bus_errors2_w[2]
.sym 59886 $abc$60912$n4498
.sym 59887 csrbank1_bus_errors2_w[0]
.sym 59889 csrbank1_bus_errors0_w[7]
.sym 59890 $abc$60912$n92
.sym 59891 $abc$60912$n5570
.sym 59893 csrbank1_scratch3_w[2]
.sym 59894 $abc$60912$n5621_1
.sym 59895 $abc$60912$n5077_1
.sym 59896 $abc$60912$n5571
.sym 59897 csrbank1_bus_errors0_w[1]
.sym 59901 $abc$60912$n5176
.sym 59903 csrbank1_scratch0_w[0]
.sym 59904 $abc$60912$n5075
.sym 59906 csrbank1_scratch1_w[7]
.sym 59909 $abc$60912$n5571
.sym 59910 $abc$60912$n5075
.sym 59911 csrbank1_scratch0_w[0]
.sym 59920 sram_bus_dat_w[2]
.sym 59926 csrbank1_bus_errors0_w[7]
.sym 59927 csrbank1_scratch1_w[7]
.sym 59928 $abc$60912$n5176
.sym 59929 $abc$60912$n5077_1
.sym 59932 $abc$60912$n92
.sym 59933 $abc$60912$n5176
.sym 59934 csrbank1_bus_errors0_w[1]
.sym 59935 $abc$60912$n5083_1
.sym 59938 $abc$60912$n5572
.sym 59939 $abc$60912$n5570
.sym 59940 csrbank1_bus_errors2_w[0]
.sym 59941 $abc$60912$n5169_1
.sym 59944 $abc$60912$n5169_1
.sym 59945 csrbank1_bus_errors2_w[2]
.sym 59946 csrbank1_scratch3_w[2]
.sym 59947 $abc$60912$n5083_1
.sym 59952 $abc$60912$n5621_1
.sym 59954 $abc$60912$n4498
.sym 59955 sys_clk_$glb_clk
.sym 59956 sys_rst_$glb_sr
.sym 59957 $abc$60912$n8596_1
.sym 59958 storage_1[13][6]
.sym 59959 $abc$60912$n5579
.sym 59960 $abc$60912$n5621_1
.sym 59961 $abc$60912$n5095_1
.sym 59962 $abc$60912$n5092_1
.sym 59963 $abc$60912$n4511
.sym 59964 $abc$60912$n5096
.sym 59965 spiflash_sr[26]
.sym 59966 $abc$60912$n11072
.sym 59969 $abc$60912$n5169_1
.sym 59970 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 59971 slave_sel_r[2]
.sym 59974 $abc$60912$n10655
.sym 59975 spiflash_sr[14]
.sym 59976 basesoc_uart_phy_tx_reg[0]
.sym 59977 $abc$60912$n5622
.sym 59979 sram_bus_dat_w[2]
.sym 59980 picorv32.reg_op1[26]
.sym 59981 csrbank1_bus_errors0_w[0]
.sym 59982 $abc$60912$n6711_1
.sym 59983 $abc$60912$n10642
.sym 59984 csrbank1_bus_errors3_w[2]
.sym 59985 picorv32.reg_op1[2]
.sym 59986 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 59987 $abc$60912$n5087
.sym 59989 $abc$60912$n5086_1
.sym 59990 $abc$60912$n8596_1
.sym 59991 $abc$60912$n4475
.sym 59992 $abc$60912$n4624
.sym 60000 $abc$60912$n4496
.sym 60004 $abc$60912$n5166_1
.sym 60006 csrbank1_bus_errors1_w[7]
.sym 60008 csrbank1_bus_errors3_w[2]
.sym 60009 $abc$60912$n5172_1
.sym 60012 csrbank1_bus_errors3_w[0]
.sym 60013 basesoc_uart_phy_uart_clk_txen
.sym 60015 csrbank1_scratch3_w[5]
.sym 60016 csrbank1_scratch3_w[0]
.sym 60018 sram_bus_dat_w[1]
.sym 60019 sram_bus_dat_w[6]
.sym 60021 csrbank1_bus_errors3_w[7]
.sym 60022 csrbank1_bus_errors1_w[2]
.sym 60024 $abc$60912$n5083_1
.sym 60029 csrbank1_bus_errors3_w[5]
.sym 60032 sram_bus_dat_w[6]
.sym 60037 csrbank1_bus_errors3_w[0]
.sym 60038 csrbank1_scratch3_w[0]
.sym 60039 $abc$60912$n5083_1
.sym 60040 $abc$60912$n5172_1
.sym 60043 $abc$60912$n5166_1
.sym 60044 csrbank1_bus_errors1_w[2]
.sym 60045 $abc$60912$n5172_1
.sym 60046 csrbank1_bus_errors3_w[2]
.sym 60050 $abc$60912$n5166_1
.sym 60055 $abc$60912$n5166_1
.sym 60056 csrbank1_bus_errors1_w[7]
.sym 60057 $abc$60912$n5172_1
.sym 60058 csrbank1_bus_errors3_w[7]
.sym 60062 sram_bus_dat_w[1]
.sym 60069 basesoc_uart_phy_uart_clk_txen
.sym 60073 $abc$60912$n5083_1
.sym 60074 $abc$60912$n5172_1
.sym 60075 csrbank1_scratch3_w[5]
.sym 60076 csrbank1_bus_errors3_w[5]
.sym 60077 $abc$60912$n4496
.sym 60078 sys_clk_$glb_clk
.sym 60079 sys_rst_$glb_sr
.sym 60080 $abc$60912$n5088_1
.sym 60081 $abc$60912$n5087
.sym 60082 $abc$60912$n5089_1
.sym 60083 $abc$60912$n5090
.sym 60084 $abc$60912$n5091_1
.sym 60085 $abc$60912$n4508
.sym 60086 csrbank1_bus_errors0_w[0]
.sym 60087 csrbank1_bus_errors3_w[7]
.sym 60089 $abc$60912$n6804
.sym 60091 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60092 csrbank1_bus_errors1_w[7]
.sym 60093 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 60094 $abc$60912$n6818_1
.sym 60096 sram_bus_dat_w[7]
.sym 60097 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 60099 csrbank1_scratch3_w[7]
.sym 60100 csrbank1_bus_errors1_w[7]
.sym 60101 $abc$60912$n11072
.sym 60103 $abc$60912$n5579
.sym 60108 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60110 csrbank1_bus_errors0_w[1]
.sym 60111 $abc$60912$n6126_1
.sym 60113 picorv32.reg_op2[18]
.sym 60114 $abc$60912$n6609_1
.sym 60115 picorv32.reg_out[13]
.sym 60127 $abc$60912$n4511
.sym 60137 $abc$60912$n8106
.sym 60138 $abc$60912$n7099_1
.sym 60139 $abc$60912$n4508
.sym 60144 csrbank1_bus_errors0_w[1]
.sym 60147 $abc$60912$n5169_1
.sym 60148 $abc$60912$n4478
.sym 60150 spiflash_bitbang_storage_full[0]
.sym 60155 $abc$60912$n5169_1
.sym 60166 $abc$60912$n4511
.sym 60172 $abc$60912$n7099_1
.sym 60178 $abc$60912$n4478
.sym 60185 $abc$60912$n8106
.sym 60190 spiflash_bitbang_storage_full[0]
.sym 60198 csrbank1_bus_errors0_w[1]
.sym 60200 $abc$60912$n4508
.sym 60201 sys_clk_$glb_clk
.sym 60202 sys_rst_$glb_sr
.sym 60203 $abc$60912$n6711_1
.sym 60205 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60206 $abc$60912$n7996
.sym 60207 $abc$60912$n8000
.sym 60208 $abc$60912$n6176
.sym 60209 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 60210 storage_1[15][5]
.sym 60214 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60217 $abc$60912$n9028
.sym 60218 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60221 $abc$60912$n10642
.sym 60223 csrbank1_bus_errors2_w[7]
.sym 60225 $abc$60912$n4478
.sym 60227 $abc$60912$n6863
.sym 60229 $abc$60912$n8134
.sym 60230 picorv32.reg_out[13]
.sym 60231 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60234 basesoc_sram_we[2]
.sym 60244 picorv32.decoded_imm[20]
.sym 60246 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60247 $auto$alumacc.cc:474:replace_alu$6710.C[3]
.sym 60250 picorv32.reg_op2[28]
.sym 60253 $abc$60912$n8134
.sym 60256 $PACKER_VCC_NET_$glb_clk
.sym 60261 $abc$60912$n10642
.sym 60262 $abc$60912$n4624
.sym 60263 picorv32.reg_op1[2]
.sym 60267 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 60277 picorv32.decoded_imm[20]
.sym 60289 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60290 $PACKER_VCC_NET_$glb_clk
.sym 60298 picorv32.reg_op2[28]
.sym 60304 picorv32.reg_op1[2]
.sym 60310 $abc$60912$n8134
.sym 60316 $abc$60912$n10642
.sym 60319 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 60321 $auto$alumacc.cc:474:replace_alu$6710.C[3]
.sym 60323 $abc$60912$n4624
.sym 60324 sys_clk_$glb_clk
.sym 60325 sys_rst_$glb_sr
.sym 60326 $abc$60912$n5094_1
.sym 60327 picorv32.reg_op2[24]
.sym 60328 picorv32.reg_op2[18]
.sym 60329 storage_1[14][5]
.sym 60330 spiflash_bus_dat_w[18]
.sym 60331 storage[11][5]
.sym 60332 $abc$60912$n6774_1
.sym 60333 $abc$60912$n6828_1
.sym 60334 picorv32.decoded_imm[20]
.sym 60335 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 60337 $abc$60912$n6760
.sym 60338 sram_bus_dat_w[6]
.sym 60342 csrbank1_bus_errors3_w[5]
.sym 60343 sys_rst
.sym 60344 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60347 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 60351 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60357 $abc$60912$n8765
.sym 60359 $abc$60912$n5094_1
.sym 60369 $abc$60912$n4624
.sym 60377 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60385 picorv32.reg_out[13]
.sym 60388 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 60390 $abc$60912$n6760
.sym 60393 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60401 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 60405 $auto$alumacc.cc:474:replace_alu$6710.C[2]
.sym 60408 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 60411 $nextpnr_ICESTORM_LC_15$I3
.sym 60413 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60415 $auto$alumacc.cc:474:replace_alu$6710.C[2]
.sym 60421 $nextpnr_ICESTORM_LC_15$I3
.sym 60437 $abc$60912$n6760
.sym 60445 picorv32.reg_out[13]
.sym 60446 $abc$60912$n4624
.sym 60447 sys_clk_$glb_clk
.sym 60448 sys_rst_$glb_sr
.sym 60453 picorv32.reg_op1[2]
.sym 60457 storage[10][7]
.sym 60458 picorv32.alu_out_q[24]
.sym 60459 spiflash_bus_dat_w[22]
.sym 60460 basesoc_uart_phy_uart_clk_txen
.sym 60462 $abc$60912$n4474
.sym 60463 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60465 $abc$60912$n11022
.sym 60466 $abc$60912$n4829
.sym 60470 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 60549 $abc$60912$n6653_1
.sym 60550 $abc$60912$n11072
.sym 60551 picorv32.pcpi_div.quotient[12]
.sym 60552 picorv32.pcpi_div.quotient[30]
.sym 60553 $abc$60912$n10573
.sym 60554 picorv32.pcpi_div.quotient_msk[10]
.sym 60556 $abc$60912$n10563
.sym 60560 $abc$60912$n7587_1
.sym 60563 $abc$60912$n765
.sym 60572 storage_1[13][4]
.sym 60579 picorv32.pcpi_div.outsign
.sym 60582 picorv32.pcpi_mul.mul_waiting
.sym 60584 picorv32.pcpi_div.start
.sym 60591 picorv32.pcpi_div.quotient_msk[5]
.sym 60593 picorv32.pcpi_div.quotient_msk[13]
.sym 60594 picorv32.pcpi_div.quotient[13]
.sym 60595 picorv32.pcpi_div.quotient_msk[2]
.sym 60596 picorv32.pcpi_div.quotient[9]
.sym 60597 picorv32.pcpi_div.quotient_msk[9]
.sym 60598 picorv32.pcpi_div.quotient_msk[30]
.sym 60601 picorv32.pcpi_div.quotient[5]
.sym 60602 $abc$60912$n4870
.sym 60609 picorv32.pcpi_div.quotient_msk[31]
.sym 60614 picorv32.pcpi_div.quotient[2]
.sym 60618 picorv32.pcpi_div.running
.sym 60624 picorv32.pcpi_div.running
.sym 60625 picorv32.pcpi_div.quotient_msk[30]
.sym 60626 picorv32.pcpi_div.quotient_msk[31]
.sym 60637 picorv32.pcpi_div.quotient[5]
.sym 60638 picorv32.pcpi_div.quotient_msk[5]
.sym 60642 picorv32.pcpi_div.quotient[13]
.sym 60643 picorv32.pcpi_div.quotient_msk[13]
.sym 60656 picorv32.pcpi_div.quotient[9]
.sym 60657 picorv32.pcpi_div.quotient_msk[9]
.sym 60667 picorv32.pcpi_div.quotient_msk[2]
.sym 60668 picorv32.pcpi_div.quotient[2]
.sym 60670 $abc$60912$n4870
.sym 60671 sys_clk_$glb_clk
.sym 60672 picorv32.pcpi_div.start_$glb_sr
.sym 60679 $abc$60912$n8904
.sym 60680 $abc$60912$n8906
.sym 60681 $abc$60912$n8908
.sym 60682 $abc$60912$n8910
.sym 60683 $abc$60912$n8912
.sym 60684 $abc$60912$n8914
.sym 60685 $abc$60912$n6664_1
.sym 60687 $abc$60912$n6197
.sym 60688 $abc$60912$n6664_1
.sym 60691 picorv32.pcpi_div.quotient_msk[13]
.sym 60696 picorv32.pcpi_div.start
.sym 60697 $abc$60912$n6653_1
.sym 60703 picorv32.pcpi_div.quotient_msk[31]
.sym 60707 picorv32.pcpi_div.quotient_msk[18]
.sym 60710 $abc$60912$n5270_1
.sym 60725 $abc$60912$n8850
.sym 60727 $abc$60912$n10562
.sym 60729 $abc$60912$n11072
.sym 60730 picorv32.pcpi_mul.pcpi_insn[12]
.sym 60731 picorv32.pcpi_div.quotient[12]
.sym 60734 $abc$60912$n4865
.sym 60739 picorv32.pcpi_div.quotient[9]
.sym 60743 $abc$60912$n8846
.sym 60744 picorv32.pcpi_div.quotient[5]
.sym 60756 $abc$60912$n4865
.sym 60760 picorv32.pcpi_div.quotient_msk[6]
.sym 60764 picorv32.pcpi_div.quotient[5]
.sym 60765 picorv32.pcpi_div.quotient[13]
.sym 60767 picorv32.pcpi_div.quotient_msk[10]
.sym 60768 picorv32.pcpi_div.quotient_msk[31]
.sym 60776 picorv32.pcpi_div.quotient_msk[19]
.sym 60779 $abc$60912$n7587_1
.sym 60787 picorv32.pcpi_div.quotient_msk[6]
.sym 60796 picorv32.pcpi_div.quotient_msk[19]
.sym 60800 picorv32.pcpi_div.quotient[5]
.sym 60806 picorv32.pcpi_div.quotient[13]
.sym 60813 $abc$60912$n7587_1
.sym 60818 picorv32.pcpi_div.quotient[13]
.sym 60825 picorv32.pcpi_div.quotient_msk[10]
.sym 60829 picorv32.pcpi_div.quotient_msk[31]
.sym 60833 $abc$60912$n4865
.sym 60834 sys_clk_$glb_clk
.sym 60835 picorv32.pcpi_div.start_$glb_sr
.sym 60836 $abc$60912$n8916
.sym 60837 $abc$60912$n8918
.sym 60838 $abc$60912$n8920
.sym 60839 $abc$60912$n8922
.sym 60840 $abc$60912$n8924
.sym 60841 $abc$60912$n8926
.sym 60842 $abc$60912$n8928
.sym 60843 $abc$60912$n8930
.sym 60844 picorv32.reg_op1[16]
.sym 60847 picorv32.reg_op1[16]
.sym 60849 $abc$60912$n4954
.sym 60855 picorv32.pcpi_div.quotient[31]
.sym 60856 picorv32.pcpi_div.quotient_msk[31]
.sym 60861 $abc$60912$n7418_1
.sym 60862 $abc$60912$n8884
.sym 60863 picorv32.pcpi_div_rd[10]
.sym 60864 picorv32.pcpi_div.quotient[5]
.sym 60865 $abc$60912$n7587_1
.sym 60868 $abc$60912$n8880
.sym 60882 $abc$60912$n8910
.sym 60884 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 60890 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 60891 $abc$60912$n8850
.sym 60892 $abc$60912$n8914
.sym 60893 picorv32.pcpi_div.outsign
.sym 60894 picorv32.pcpi_div.quotient[21]
.sym 60895 $abc$60912$n11072
.sym 60896 $abc$60912$n8862
.sym 60898 $abc$60912$n8926
.sym 60903 picorv32.pcpi_div.quotient[19]
.sym 60904 picorv32.pcpi_div.quotient[9]
.sym 60905 $abc$60912$n5466
.sym 60906 $abc$60912$n5466
.sym 60908 $abc$60912$n8846
.sym 60912 picorv32.pcpi_div.quotient[9]
.sym 60918 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 60922 picorv32.pcpi_div.outsign
.sym 60923 $abc$60912$n8850
.sym 60924 $abc$60912$n8914
.sym 60925 $abc$60912$n5466
.sym 60928 $abc$60912$n5466
.sym 60929 picorv32.pcpi_div.outsign
.sym 60930 $abc$60912$n8910
.sym 60931 $abc$60912$n8846
.sym 60936 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 60940 $abc$60912$n8926
.sym 60941 picorv32.pcpi_div.outsign
.sym 60942 $abc$60912$n8862
.sym 60943 $abc$60912$n5466
.sym 60947 picorv32.pcpi_div.quotient[19]
.sym 60952 picorv32.pcpi_div.quotient[21]
.sym 60956 $abc$60912$n11072
.sym 60957 sys_clk_$glb_clk
.sym 60959 $abc$60912$n8932
.sym 60960 $abc$60912$n8934
.sym 60961 $abc$60912$n8936
.sym 60962 $abc$60912$n8938
.sym 60963 $abc$60912$n8940
.sym 60964 $abc$60912$n8942
.sym 60965 $abc$60912$n8944
.sym 60966 $abc$60912$n8946
.sym 60970 picorv32.pcpi_div.divisor[62]
.sym 60972 $abc$60912$n7377_1
.sym 60973 $abc$60912$n4954
.sym 60975 picorv32.pcpi_mul.instr_rs2_signed
.sym 60976 $abc$60912$n10572
.sym 60982 picorv32.pcpi_div.start
.sym 60983 spiflash_bus_adr[5]
.sym 60986 $abc$60912$n8942
.sym 60988 $abc$60912$n6207
.sym 60992 $abc$60912$n5466
.sym 60993 $abc$60912$n8930
.sym 60994 $abc$60912$n8962
.sym 61000 picorv32.pcpi_div.outsign
.sym 61001 $abc$60912$n8625_1
.sym 61002 $abc$60912$n8920
.sym 61003 $abc$60912$n8615
.sym 61004 $abc$60912$n8623_1
.sym 61005 picorv32.pcpi_div.outsign
.sym 61006 picorv32.pcpi_div.outsign
.sym 61007 picorv32.pcpi_div.dividend[12]
.sym 61008 $abc$60912$n4553
.sym 61009 picorv32.pcpi_div.quotient[12]
.sym 61010 $abc$60912$n8637_1
.sym 61011 picorv32.pcpi_div.dividend[5]
.sym 61012 $abc$60912$n8629_1
.sym 61013 picorv32.pcpi_div.dividend[16]
.sym 61014 picorv32.pcpi_div.quotient[9]
.sym 61015 picorv32.pcpi_div.dividend[9]
.sym 61017 picorv32.pcpi_div.quotient[10]
.sym 61019 $abc$60912$n5466
.sym 61020 $abc$60912$n8848
.sym 61021 $abc$60912$n8912
.sym 61024 picorv32.pcpi_div.quotient[5]
.sym 61025 $abc$60912$n8856
.sym 61026 picorv32.pcpi_div.quotient[16]
.sym 61027 picorv32.pcpi_div.dividend[10]
.sym 61029 picorv32.pcpi_div_rd[9]
.sym 61030 picorv32.pcpi_mul_rd[9]
.sym 61031 picorv32.pcpi_div_wr
.sym 61033 $abc$60912$n8848
.sym 61034 $abc$60912$n5466
.sym 61035 picorv32.pcpi_div.outsign
.sym 61036 $abc$60912$n8912
.sym 61039 $abc$60912$n5466
.sym 61040 $abc$60912$n8856
.sym 61041 picorv32.pcpi_div.outsign
.sym 61042 $abc$60912$n8920
.sym 61045 picorv32.pcpi_div.dividend[16]
.sym 61046 picorv32.pcpi_div.quotient[16]
.sym 61047 picorv32.pcpi_div.outsign
.sym 61048 $abc$60912$n8637_1
.sym 61051 $abc$60912$n8629_1
.sym 61052 picorv32.pcpi_div.outsign
.sym 61053 picorv32.pcpi_div.dividend[12]
.sym 61054 picorv32.pcpi_div.quotient[12]
.sym 61057 picorv32.pcpi_div.outsign
.sym 61058 picorv32.pcpi_div.quotient[5]
.sym 61059 picorv32.pcpi_div.dividend[5]
.sym 61060 $abc$60912$n8615
.sym 61063 picorv32.pcpi_div.outsign
.sym 61064 $abc$60912$n8623_1
.sym 61065 picorv32.pcpi_div.quotient[9]
.sym 61066 picorv32.pcpi_div.dividend[9]
.sym 61069 picorv32.pcpi_div_wr
.sym 61070 $abc$60912$n4553
.sym 61071 picorv32.pcpi_div_rd[9]
.sym 61072 picorv32.pcpi_mul_rd[9]
.sym 61075 $abc$60912$n8625_1
.sym 61076 picorv32.pcpi_div.dividend[10]
.sym 61077 picorv32.pcpi_div.quotient[10]
.sym 61078 picorv32.pcpi_div.outsign
.sym 61080 sys_clk_$glb_clk
.sym 61082 $abc$60912$n8948
.sym 61083 $abc$60912$n8950
.sym 61084 $abc$60912$n8952
.sym 61085 $abc$60912$n8954
.sym 61086 $abc$60912$n8956
.sym 61087 $abc$60912$n8958
.sym 61088 $abc$60912$n8960
.sym 61089 $auto$alumacc.cc:474:replace_alu$6802.C[31]
.sym 61090 picorv32.pcpi_div_rd[5]
.sym 61092 spiflash_bus_dat_w[27]
.sym 61093 $abc$60912$n8991
.sym 61094 $abc$60912$n8617_1
.sym 61096 $abc$60912$n10584
.sym 61097 $abc$60912$n7539_1
.sym 61098 $abc$60912$n8637_1
.sym 61099 $abc$60912$n9181
.sym 61100 $abc$60912$n8623_1
.sym 61101 picorv32.pcpi_div.dividend[16]
.sym 61102 picorv32.pcpi_mul_rd[5]
.sym 61103 picorv32.pcpi_div.dividend[12]
.sym 61104 $abc$60912$n10579
.sym 61106 $abc$60912$n8848
.sym 61107 picorv32.pcpi_div_rd[16]
.sym 61108 $abc$60912$n8850
.sym 61111 $abc$60912$n8856
.sym 61112 picorv32.pcpi_div.quotient[16]
.sym 61113 picorv32.pcpi_div.dividend[10]
.sym 61114 picorv32.pcpi_div.outsign
.sym 61116 $abc$60912$n8946
.sym 61117 picorv32.pcpi_div.dividend[6]
.sym 61125 $abc$60912$n8936
.sym 61126 $abc$60912$n8938
.sym 61129 $abc$60912$n8944
.sym 61130 $abc$60912$n5466
.sym 61131 picorv32.pcpi_div.quotient[31]
.sym 61134 $abc$60912$n8884
.sym 61135 $abc$60912$n8940
.sym 61137 picorv32.pcpi_div.outsign
.sym 61138 picorv32.pcpi_div.instr_rem
.sym 61139 picorv32.pcpi_div.outsign
.sym 61140 $abc$60912$n8880
.sym 61141 $abc$60912$n4859
.sym 61145 $abc$60912$n5452
.sym 61146 $abc$60912$n10592
.sym 61147 $abc$60912$n8948
.sym 61148 $abc$60912$n8872
.sym 61150 $abc$60912$n8874
.sym 61152 $abc$60912$n8876
.sym 61153 picorv32.reg_op1[31]
.sym 61154 $auto$alumacc.cc:474:replace_alu$6802.C[31]
.sym 61156 picorv32.pcpi_div.instr_rem
.sym 61158 $abc$60912$n5452
.sym 61159 picorv32.reg_op1[31]
.sym 61162 $abc$60912$n8940
.sym 61163 picorv32.pcpi_div.outsign
.sym 61164 $abc$60912$n5466
.sym 61165 $abc$60912$n8876
.sym 61168 picorv32.pcpi_div.outsign
.sym 61169 $abc$60912$n5466
.sym 61170 $abc$60912$n8884
.sym 61171 $abc$60912$n8948
.sym 61174 $abc$60912$n10592
.sym 61175 $auto$alumacc.cc:474:replace_alu$6802.C[31]
.sym 61180 $abc$60912$n8944
.sym 61181 $abc$60912$n5466
.sym 61182 picorv32.pcpi_div.outsign
.sym 61183 $abc$60912$n8880
.sym 61186 $abc$60912$n8938
.sym 61187 picorv32.pcpi_div.outsign
.sym 61188 $abc$60912$n5466
.sym 61189 $abc$60912$n8874
.sym 61192 $abc$60912$n8872
.sym 61193 picorv32.pcpi_div.outsign
.sym 61194 $abc$60912$n8936
.sym 61195 $abc$60912$n5466
.sym 61200 picorv32.pcpi_div.quotient[31]
.sym 61202 $abc$60912$n4859
.sym 61203 sys_clk_$glb_clk
.sym 61207 $abc$60912$n8840
.sym 61208 $abc$60912$n8842
.sym 61209 $abc$60912$n8844
.sym 61210 $abc$60912$n8846
.sym 61211 $abc$60912$n8848
.sym 61212 $abc$60912$n8850
.sym 61213 picorv32.pcpi_mul.instr_rs2_signed
.sym 61217 picorv32.pcpi_div.outsign
.sym 61218 $abc$60912$n4553
.sym 61220 $abc$60912$n10586
.sym 61221 $abc$60912$n8645
.sym 61222 picorv32.pcpi_div.outsign
.sym 61223 $abc$60912$n10589
.sym 61224 $abc$60912$n10590
.sym 61225 picorv32.pcpi_div.outsign
.sym 61226 picorv32.pcpi_div.start
.sym 61227 $abc$60912$n5466
.sym 61228 $abc$60912$n4870
.sym 61229 $abc$60912$n6201_1
.sym 61230 picorv32.pcpi_div_wr
.sym 61231 $abc$60912$n6664_1
.sym 61232 $abc$60912$n8846
.sym 61234 $abc$60912$n8872
.sym 61235 spiflash_bus_adr[5]
.sym 61236 $abc$60912$n8874
.sym 61237 picorv32.reg_op1[2]
.sym 61238 $abc$60912$n8876
.sym 61239 $abc$60912$n8858
.sym 61240 $abc$60912$n8878
.sym 61247 $abc$60912$n4553
.sym 61250 picorv32.pcpi_div.dividend[5]
.sym 61252 picorv32.pcpi_div_wr
.sym 61253 $abc$60912$n8563
.sym 61254 picorv32.pcpi_div_rd[15]
.sym 61255 $abc$60912$n6201_1
.sym 61256 $abc$60912$n8942
.sym 61258 $abc$60912$n6207
.sym 61259 $abc$60912$n8548
.sym 61262 $abc$60912$n5466
.sym 61264 $abc$60912$n8878
.sym 61266 picorv32.pcpi_mul_rd[15]
.sym 61267 picorv32.pcpi_div.start
.sym 61268 $abc$60912$n6196_1
.sym 61272 picorv32.pcpi_div.dividend[2]
.sym 61273 $abc$60912$n4870
.sym 61274 picorv32.pcpi_div.outsign
.sym 61275 picorv32.pcpi_div.start
.sym 61276 $abc$60912$n8554
.sym 61277 picorv32.pcpi_div.dividend[6]
.sym 61281 picorv32.pcpi_div.dividend[6]
.sym 61285 picorv32.pcpi_div_rd[15]
.sym 61286 picorv32.pcpi_mul_rd[15]
.sym 61287 $abc$60912$n4553
.sym 61288 picorv32.pcpi_div_wr
.sym 61291 picorv32.pcpi_div.start
.sym 61292 $abc$60912$n8554
.sym 61293 $abc$60912$n6201_1
.sym 61300 picorv32.pcpi_div.dividend[5]
.sym 61304 $abc$60912$n8563
.sym 61305 picorv32.pcpi_div.start
.sym 61306 $abc$60912$n6207
.sym 61311 picorv32.pcpi_div.dividend[2]
.sym 61315 $abc$60912$n6196_1
.sym 61316 picorv32.pcpi_div.start
.sym 61317 $abc$60912$n8548
.sym 61321 picorv32.pcpi_div.outsign
.sym 61322 $abc$60912$n8878
.sym 61323 $abc$60912$n8942
.sym 61324 $abc$60912$n5466
.sym 61325 $abc$60912$n4870
.sym 61326 sys_clk_$glb_clk
.sym 61328 $abc$60912$n8852
.sym 61329 $abc$60912$n8854
.sym 61330 $abc$60912$n8856
.sym 61331 $abc$60912$n8858
.sym 61332 $abc$60912$n8860
.sym 61333 $abc$60912$n8862
.sym 61334 $abc$60912$n8864
.sym 61335 $abc$60912$n8866
.sym 61336 $abc$60912$n7587_1
.sym 61338 $abc$60912$n6262
.sym 61339 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 61340 picorv32.pcpi_div_rd[15]
.sym 61341 $abc$60912$n10600
.sym 61342 picorv32.pcpi_div.instr_rem
.sym 61343 $abc$60912$n8842
.sym 61344 $abc$60912$n7491
.sym 61345 $abc$60912$n5139_1
.sym 61346 picorv32.pcpi_div.dividend[2]
.sym 61348 $abc$60912$n4954
.sym 61349 $abc$60912$n8563
.sym 61350 $abc$60912$n7524_1
.sym 61351 $abc$60912$n5466
.sym 61352 $abc$60912$n8880
.sym 61353 $abc$60912$n8884
.sym 61354 $abc$60912$n9181
.sym 61356 $abc$60912$n11050
.sym 61357 $abc$60912$n8864
.sym 61360 $abc$60912$n6233
.sym 61363 $abc$60912$n6197
.sym 61369 picorv32.pcpi_div.dividend[9]
.sym 61370 picorv32.pcpi_div.dividend[10]
.sym 61375 picorv32.pcpi_mul_rd[16]
.sym 61377 picorv32.pcpi_div_rd[16]
.sym 61380 $abc$60912$n5597
.sym 61386 picorv32.pcpi_div.outsign
.sym 61387 $abc$60912$n4553
.sym 61388 $abc$60912$n8946
.sym 61389 $abc$60912$n5466
.sym 61390 picorv32.pcpi_div_wr
.sym 61392 picorv32.pcpi_div.dividend[8]
.sym 61393 picorv32.pcpi_div.dividend[17]
.sym 61395 picorv32.pcpi_div.dividend[15]
.sym 61400 $abc$60912$n8882
.sym 61402 $abc$60912$n8882
.sym 61403 $abc$60912$n8946
.sym 61404 $abc$60912$n5466
.sym 61405 picorv32.pcpi_div.outsign
.sym 61410 picorv32.pcpi_div.dividend[15]
.sym 61417 picorv32.pcpi_div.dividend[8]
.sym 61423 $abc$60912$n5597
.sym 61427 picorv32.pcpi_div.dividend[10]
.sym 61433 picorv32.pcpi_div.dividend[9]
.sym 61441 picorv32.pcpi_div.dividend[17]
.sym 61444 picorv32.pcpi_div_wr
.sym 61445 picorv32.pcpi_mul_rd[16]
.sym 61446 picorv32.pcpi_div_rd[16]
.sym 61447 $abc$60912$n4553
.sym 61449 sys_clk_$glb_clk
.sym 61450 $abc$60912$n1169_$glb_sr
.sym 61451 $abc$60912$n8868
.sym 61452 $abc$60912$n8870
.sym 61453 $abc$60912$n8872
.sym 61454 $abc$60912$n8874
.sym 61455 $abc$60912$n8876
.sym 61456 $abc$60912$n8878
.sym 61457 $abc$60912$n8880
.sym 61458 $abc$60912$n8882
.sym 61459 $abc$60912$n5180
.sym 61460 picorv32.cpuregs_rs1[21]
.sym 61462 basesoc_sram_we[3]
.sym 61463 picorv32.pcpi_div.dividend[30]
.sym 61464 picorv32.reg_op2[16]
.sym 61465 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 61466 $abc$60912$n7082
.sym 61468 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 61471 picorv32.pcpi_div.start
.sym 61472 $abc$60912$n7636
.sym 61473 picorv32.pcpi_mul.instr_rs2_signed
.sym 61476 $abc$60912$n4954
.sym 61478 picorv32.pcpi_timeout
.sym 61479 spiflash_bus_adr[5]
.sym 61480 $abc$60912$n6207
.sym 61481 picorv32.pcpi_div.instr_div
.sym 61482 $abc$60912$n4954
.sym 61486 sram_bus_dat_w[1]
.sym 61492 picorv32.pcpi_div.dividend[16]
.sym 61494 $abc$60912$n8998
.sym 61495 picorv32.pcpi_div.dividend[22]
.sym 61496 $abc$60912$n4553
.sym 61498 picorv32.pcpi_div.start
.sym 61500 picorv32.pcpi_div_wr
.sym 61502 picorv32.reg_sh[1]
.sym 61503 $abc$60912$n4870
.sym 61504 picorv32.pcpi_div.dividend[20]
.sym 61505 picorv32.pcpi_div.dividend[21]
.sym 61506 picorv32.pcpi_div_rd[12]
.sym 61509 picorv32.reg_op1[2]
.sym 61519 picorv32.pcpi_mul_rd[12]
.sym 61520 $abc$60912$n6233
.sym 61522 $abc$60912$n8602
.sym 61523 $abc$60912$n6197
.sym 61525 $abc$60912$n8998
.sym 61526 picorv32.reg_op1[2]
.sym 61527 $abc$60912$n6197
.sym 61531 picorv32.pcpi_div.dividend[22]
.sym 61538 $abc$60912$n8602
.sym 61539 picorv32.pcpi_div.start
.sym 61540 $abc$60912$n6233
.sym 61545 picorv32.pcpi_div.dividend[20]
.sym 61550 picorv32.reg_sh[1]
.sym 61556 picorv32.pcpi_div.dividend[16]
.sym 61561 $abc$60912$n4553
.sym 61562 picorv32.pcpi_div_wr
.sym 61563 picorv32.pcpi_mul_rd[12]
.sym 61564 picorv32.pcpi_div_rd[12]
.sym 61570 picorv32.pcpi_div.dividend[21]
.sym 61571 $abc$60912$n4870
.sym 61572 sys_clk_$glb_clk
.sym 61574 $abc$60912$n8884
.sym 61575 $abc$60912$n8886
.sym 61576 $abc$60912$n8888
.sym 61577 $abc$60912$n8890
.sym 61578 $abc$60912$n8892
.sym 61579 $abc$60912$n8894
.sym 61580 $abc$60912$n8896
.sym 61581 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 61583 $abc$60912$n765
.sym 61584 $abc$60912$n765
.sym 61585 $abc$60912$n6631
.sym 61586 picorv32.pcpi_div.dividend[16]
.sym 61588 picorv32.reg_sh[1]
.sym 61589 picorv32.pcpi_div.start
.sym 61590 picorv32.cpuregs_rs1[23]
.sym 61591 picorv32.reg_op1[31]
.sym 61592 picorv32.pcpi_div.dividend[18]
.sym 61593 picorv32.pcpi_mul_rd[30]
.sym 61594 picorv32.pcpi_div.start
.sym 61596 $abc$60912$n874
.sym 61597 picorv32.cpu_state[4]
.sym 61598 spiflash_bus_adr[8]
.sym 61599 basesoc_sram_we[3]
.sym 61601 $abc$60912$n6197
.sym 61602 picorv32.reg_op1[21]
.sym 61603 $abc$60912$n11072
.sym 61608 $abc$60912$n7544
.sym 61615 $abc$60912$n10730
.sym 61618 $abc$60912$n10731
.sym 61620 $abc$60912$n10725
.sym 61625 $abc$60912$n10727
.sym 61626 $abc$60912$n10726
.sym 61632 $abc$60912$n10728
.sym 61635 $abc$60912$n10729
.sym 61646 $abc$60912$n10404
.sym 61649 $abc$60912$n10725
.sym 61653 $auto$alumacc.cc:474:replace_alu$6796.C[2]
.sym 61655 $abc$60912$n10404
.sym 61659 $auto$alumacc.cc:474:replace_alu$6796.C[3]
.sym 61662 $abc$60912$n10726
.sym 61663 $auto$alumacc.cc:474:replace_alu$6796.C[2]
.sym 61665 $auto$alumacc.cc:474:replace_alu$6796.C[4]
.sym 61668 $abc$60912$n10727
.sym 61669 $auto$alumacc.cc:474:replace_alu$6796.C[3]
.sym 61671 $auto$alumacc.cc:474:replace_alu$6796.C[5]
.sym 61673 $abc$60912$n10728
.sym 61675 $auto$alumacc.cc:474:replace_alu$6796.C[4]
.sym 61677 $auto$alumacc.cc:474:replace_alu$6796.C[6]
.sym 61679 $abc$60912$n10729
.sym 61681 $auto$alumacc.cc:474:replace_alu$6796.C[5]
.sym 61683 $auto$alumacc.cc:474:replace_alu$6796.C[7]
.sym 61686 $abc$60912$n10730
.sym 61687 $auto$alumacc.cc:474:replace_alu$6796.C[6]
.sym 61689 $auto$alumacc.cc:474:replace_alu$6796.C[8]
.sym 61692 $abc$60912$n10731
.sym 61693 $auto$alumacc.cc:474:replace_alu$6796.C[7]
.sym 61697 $abc$60912$n10738
.sym 61698 $abc$60912$n10728
.sym 61699 $abc$60912$n6207
.sym 61700 $abc$60912$n6259
.sym 61701 $abc$60912$n10735
.sym 61702 sram_bus_dat_w[1]
.sym 61703 $abc$60912$n6221
.sym 61704 $abc$60912$n10404
.sym 61705 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 61707 $abc$60912$n6774_1
.sym 61708 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 61709 $abc$60912$n6100_1
.sym 61710 storage_1[13][4]
.sym 61711 $abc$60912$n10727
.sym 61712 $abc$60912$n10726
.sym 61714 $abc$60912$n10731
.sym 61715 picorv32.reg_op1[16]
.sym 61716 $abc$60912$n10725
.sym 61717 picorv32.pcpi_div.instr_div
.sym 61719 $abc$60912$n9000
.sym 61721 $abc$60912$n10729
.sym 61722 $abc$60912$n5046
.sym 61723 $abc$60912$n7994
.sym 61724 sram_bus_dat_w[1]
.sym 61725 $abc$60912$n5251
.sym 61728 $abc$60912$n6664_1
.sym 61729 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 61731 spiflash_bus_adr[4]
.sym 61732 $abc$60912$n9027
.sym 61733 $auto$alumacc.cc:474:replace_alu$6796.C[8]
.sym 61739 $abc$60912$n10734
.sym 61741 $abc$60912$n10737
.sym 61742 $abc$60912$n10732
.sym 61743 $abc$60912$n10733
.sym 61744 $abc$60912$n10736
.sym 61754 $abc$60912$n10738
.sym 61766 $abc$60912$n10735
.sym 61769 $abc$60912$n10739
.sym 61770 $auto$alumacc.cc:474:replace_alu$6796.C[9]
.sym 61773 $abc$60912$n10732
.sym 61774 $auto$alumacc.cc:474:replace_alu$6796.C[8]
.sym 61776 $auto$alumacc.cc:474:replace_alu$6796.C[10]
.sym 61779 $abc$60912$n10733
.sym 61780 $auto$alumacc.cc:474:replace_alu$6796.C[9]
.sym 61782 $auto$alumacc.cc:474:replace_alu$6796.C[11]
.sym 61784 $abc$60912$n10734
.sym 61786 $auto$alumacc.cc:474:replace_alu$6796.C[10]
.sym 61788 $auto$alumacc.cc:474:replace_alu$6796.C[12]
.sym 61791 $abc$60912$n10735
.sym 61792 $auto$alumacc.cc:474:replace_alu$6796.C[11]
.sym 61794 $auto$alumacc.cc:474:replace_alu$6796.C[13]
.sym 61797 $abc$60912$n10736
.sym 61798 $auto$alumacc.cc:474:replace_alu$6796.C[12]
.sym 61800 $auto$alumacc.cc:474:replace_alu$6796.C[14]
.sym 61803 $abc$60912$n10737
.sym 61804 $auto$alumacc.cc:474:replace_alu$6796.C[13]
.sym 61806 $auto$alumacc.cc:474:replace_alu$6796.C[15]
.sym 61809 $abc$60912$n10738
.sym 61810 $auto$alumacc.cc:474:replace_alu$6796.C[14]
.sym 61812 $auto$alumacc.cc:474:replace_alu$6796.C[16]
.sym 61814 $abc$60912$n10739
.sym 61816 $auto$alumacc.cc:474:replace_alu$6796.C[15]
.sym 61820 storage_1[4][5]
.sym 61821 storage_1[4][0]
.sym 61822 $abc$60912$n10747
.sym 61823 storage_1[4][7]
.sym 61824 $abc$60912$n10741
.sym 61825 storage_1[4][1]
.sym 61826 $abc$60912$n10729
.sym 61827 $abc$60912$n7994
.sym 61828 picorv32.irq_pending[16]
.sym 61829 $abc$60912$n10734
.sym 61830 $abc$60912$n5463
.sym 61831 $abc$60912$n8971
.sym 61832 picorv32.reg_op1[29]
.sym 61833 $abc$60912$n2699
.sym 61834 picorv32.reg_op1[7]
.sym 61835 $abc$60912$n6259
.sym 61837 $PACKER_VCC_NET_$glb_clk
.sym 61838 picorv32.reg_op1[31]
.sym 61839 spiflash_bus_adr[2]
.sym 61840 $abc$60912$n9007
.sym 61842 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 61844 sram_bus_dat_w[2]
.sym 61845 picorv32.reg_op1[6]
.sym 61848 $abc$60912$n11050
.sym 61850 $abc$60912$n10743
.sym 61852 $abc$60912$n6233
.sym 61853 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 61854 $abc$60912$n8007_1
.sym 61855 $abc$60912$n6197
.sym 61856 $auto$alumacc.cc:474:replace_alu$6796.C[16]
.sym 61870 $abc$60912$n10740
.sym 61874 $abc$60912$n10741
.sym 61876 $abc$60912$n10743
.sym 61880 $abc$60912$n10744
.sym 61881 $abc$60912$n10745
.sym 61886 $abc$60912$n10746
.sym 61887 $abc$60912$n10747
.sym 61889 $abc$60912$n10742
.sym 61893 $auto$alumacc.cc:474:replace_alu$6796.C[17]
.sym 61896 $abc$60912$n10740
.sym 61897 $auto$alumacc.cc:474:replace_alu$6796.C[16]
.sym 61899 $auto$alumacc.cc:474:replace_alu$6796.C[18]
.sym 61901 $abc$60912$n10741
.sym 61903 $auto$alumacc.cc:474:replace_alu$6796.C[17]
.sym 61905 $auto$alumacc.cc:474:replace_alu$6796.C[19]
.sym 61907 $abc$60912$n10742
.sym 61909 $auto$alumacc.cc:474:replace_alu$6796.C[18]
.sym 61911 $auto$alumacc.cc:474:replace_alu$6796.C[20]
.sym 61913 $abc$60912$n10743
.sym 61915 $auto$alumacc.cc:474:replace_alu$6796.C[19]
.sym 61917 $auto$alumacc.cc:474:replace_alu$6796.C[21]
.sym 61919 $abc$60912$n10744
.sym 61921 $auto$alumacc.cc:474:replace_alu$6796.C[20]
.sym 61923 $auto$alumacc.cc:474:replace_alu$6796.C[22]
.sym 61925 $abc$60912$n10745
.sym 61927 $auto$alumacc.cc:474:replace_alu$6796.C[21]
.sym 61929 $auto$alumacc.cc:474:replace_alu$6796.C[23]
.sym 61932 $abc$60912$n10746
.sym 61933 $auto$alumacc.cc:474:replace_alu$6796.C[22]
.sym 61935 $auto$alumacc.cc:474:replace_alu$6796.C[24]
.sym 61938 $abc$60912$n10747
.sym 61939 $auto$alumacc.cc:474:replace_alu$6796.C[23]
.sym 61943 csrbank3_load1_w[4]
.sym 61944 $abc$60912$n10746
.sym 61945 $abc$60912$n10749
.sym 61946 $abc$60912$n10744
.sym 61947 $abc$60912$n10745
.sym 61948 $abc$60912$n9027
.sym 61949 csrbank3_load1_w[1]
.sym 61950 $abc$60912$n10752
.sym 61952 $abc$60912$n7408_1
.sym 61953 $abc$60912$n8972
.sym 61954 $abc$60912$n8979
.sym 61955 storage_1[5][5]
.sym 61956 $abc$60912$n10740
.sym 61957 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 61958 picorv32.reg_op1[7]
.sym 61959 sram_bus_dat_w[2]
.sym 61960 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 61961 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 61962 sys_rst
.sym 61963 picorv32.trap
.sym 61964 storage_1[4][0]
.sym 61966 picorv32.pcpi_div.instr_div
.sym 61967 picorv32.reg_op1[21]
.sym 61968 $abc$60912$n9014
.sym 61970 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 61971 spiflash_bus_dat_w[1]
.sym 61973 picorv32.pcpi_div.instr_div
.sym 61974 $abc$60912$n11063
.sym 61975 spiflash_bus_adr[4]
.sym 61976 picorv32.pcpi_div.divisor[62]
.sym 61977 $abc$60912$n8886_1
.sym 61978 slave_sel_r[0]
.sym 61979 $auto$alumacc.cc:474:replace_alu$6796.C[24]
.sym 61985 $abc$60912$n10560
.sym 61987 $abc$60912$n10561
.sym 61989 $abc$60912$n10559
.sym 61996 $abc$60912$n10751
.sym 61999 $abc$60912$n10750
.sym 62000 $abc$60912$n10748
.sym 62002 $abc$60912$n10749
.sym 62016 $auto$alumacc.cc:474:replace_alu$6796.C[25]
.sym 62019 $abc$60912$n10748
.sym 62020 $auto$alumacc.cc:474:replace_alu$6796.C[24]
.sym 62022 $auto$alumacc.cc:474:replace_alu$6796.C[26]
.sym 62025 $abc$60912$n10559
.sym 62026 $auto$alumacc.cc:474:replace_alu$6796.C[25]
.sym 62028 $auto$alumacc.cc:474:replace_alu$6796.C[27]
.sym 62031 $abc$60912$n10749
.sym 62032 $auto$alumacc.cc:474:replace_alu$6796.C[26]
.sym 62034 $auto$alumacc.cc:474:replace_alu$6796.C[28]
.sym 62036 $abc$60912$n10750
.sym 62038 $auto$alumacc.cc:474:replace_alu$6796.C[27]
.sym 62040 $auto$alumacc.cc:474:replace_alu$6796.C[29]
.sym 62042 $abc$60912$n10751
.sym 62044 $auto$alumacc.cc:474:replace_alu$6796.C[28]
.sym 62046 $auto$alumacc.cc:474:replace_alu$6796.C[30]
.sym 62049 $abc$60912$n10560
.sym 62050 $auto$alumacc.cc:474:replace_alu$6796.C[29]
.sym 62052 $nextpnr_ICESTORM_LC_56$I3
.sym 62054 $abc$60912$n10561
.sym 62056 $auto$alumacc.cc:474:replace_alu$6796.C[30]
.sym 62062 $nextpnr_ICESTORM_LC_56$I3
.sym 62066 $abc$60912$n10748
.sym 62067 $abc$60912$n8895_1
.sym 62068 $abc$60912$n8887_1
.sym 62069 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 62070 $abc$60912$n8862_1
.sym 62071 $abc$60912$n6197
.sym 62072 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 62073 $abc$60912$n8003_1
.sym 62074 spiflash_bus_adr[8]
.sym 62076 picorv32.reg_op2[22]
.sym 62077 $abc$60912$n4492
.sym 62078 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62079 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 62080 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 62083 picorv32.mem_do_rinst
.sym 62085 csrbank3_load1_w[4]
.sym 62086 picorv32.reg_op1[31]
.sym 62087 $abc$60912$n4652
.sym 62088 picorv32.reg_op2[24]
.sym 62089 $abc$60912$n2701
.sym 62090 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 62092 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 62093 $abc$60912$n6197
.sym 62094 spiflash_bus_adr[8]
.sym 62095 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 62096 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 62097 sram_bus_dat_w[2]
.sym 62098 basesoc_sram_we[3]
.sym 62100 picorv32.reg_op1[19]
.sym 62101 $abc$60912$n8895_1
.sym 62108 picorv32.pcpi_div.start
.sym 62109 picorv32.pcpi_div.instr_rem
.sym 62113 picorv32.pcpi_div.instr_div
.sym 62114 picorv32.reg_op1[27]
.sym 62117 picorv32.reg_op2[31]
.sym 62118 picorv32.reg_op1[29]
.sym 62120 $abc$60912$n141
.sym 62124 picorv32.reg_op1[18]
.sym 62125 $abc$60912$n6197
.sym 62126 picorv32.reg_op1[19]
.sym 62128 $abc$60912$n9014
.sym 62133 picorv32.reg_op2[31]
.sym 62134 $abc$60912$n4865
.sym 62135 $abc$60912$n8994
.sym 62141 picorv32.pcpi_div.start
.sym 62147 picorv32.reg_op1[29]
.sym 62152 picorv32.pcpi_div.instr_rem
.sym 62153 picorv32.reg_op2[31]
.sym 62154 picorv32.pcpi_div.instr_div
.sym 62155 $abc$60912$n8994
.sym 62160 picorv32.reg_op1[19]
.sym 62164 $abc$60912$n6197
.sym 62165 $abc$60912$n9014
.sym 62167 picorv32.reg_op1[18]
.sym 62170 picorv32.reg_op2[31]
.sym 62171 picorv32.pcpi_div.instr_rem
.sym 62173 picorv32.pcpi_div.instr_div
.sym 62177 picorv32.reg_op1[18]
.sym 62182 picorv32.reg_op1[27]
.sym 62186 $abc$60912$n4865
.sym 62187 sys_clk_$glb_clk
.sym 62188 $abc$60912$n141
.sym 62189 storage_1[10][0]
.sym 62190 $abc$60912$n7977_1
.sym 62191 storage_1[10][6]
.sym 62192 $abc$60912$n4644
.sym 62193 $abc$60912$n7939_1
.sym 62194 storage_1[10][1]
.sym 62195 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 62196 storage_1[10][2]
.sym 62197 $abc$60912$n4779
.sym 62198 $abc$60912$n6197
.sym 62199 $abc$60912$n8988
.sym 62200 $abc$60912$n6664_1
.sym 62201 $abc$60912$n141
.sym 62202 $abc$60912$n2702
.sym 62203 picorv32.reg_op1[16]
.sym 62204 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 62205 $abc$60912$n4781
.sym 62206 $abc$60912$n4781
.sym 62207 picorv32.reg_op1[24]
.sym 62208 $abc$60912$n2702
.sym 62209 storage_1[13][4]
.sym 62211 picorv32.pcpi_div.start
.sym 62212 slave_sel_r[0]
.sym 62213 $abc$60912$n5251
.sym 62214 $abc$60912$n5046
.sym 62215 $abc$60912$n5046
.sym 62217 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 62218 $abc$60912$n6300
.sym 62219 sram_bus_dat_w[2]
.sym 62220 $abc$60912$n6664_1
.sym 62221 $abc$60912$n8994
.sym 62222 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 62223 $abc$60912$n6650_1
.sym 62224 picorv32.reg_op2[18]
.sym 62231 picorv32.reg_op2[18]
.sym 62235 $abc$60912$n6262
.sym 62239 $PACKER_VCC_NET_$glb_clk
.sym 62243 $abc$60912$n8981
.sym 62246 picorv32.reg_op1[16]
.sym 62247 sram_bus_dat_w[4]
.sym 62248 $abc$60912$n11020
.sym 62249 sram_bus_dat_w[3]
.sym 62252 $abc$60912$n8988
.sym 62257 sram_bus_dat_w[2]
.sym 62261 $abc$60912$n10631
.sym 62263 $abc$60912$n10631
.sym 62265 $PACKER_VCC_NET_$glb_clk
.sym 62271 sram_bus_dat_w[4]
.sym 62278 $abc$60912$n6262
.sym 62284 sram_bus_dat_w[2]
.sym 62288 sram_bus_dat_w[3]
.sym 62296 $abc$60912$n8988
.sym 62301 picorv32.reg_op1[16]
.sym 62305 picorv32.reg_op2[18]
.sym 62306 $abc$60912$n8981
.sym 62307 $abc$60912$n6262
.sym 62309 $abc$60912$n11020
.sym 62310 sys_clk_$glb_clk
.sym 62312 storage_1[7][0]
.sym 62313 $abc$60912$n8921_1
.sym 62314 $abc$60912$n5745
.sym 62315 $abc$60912$n8889_1
.sym 62316 $abc$60912$n11060
.sym 62317 $abc$60912$n11050
.sym 62318 storage_1[7][4]
.sym 62319 $abc$60912$n11056
.sym 62320 spiflash_bus_dat_w[0]
.sym 62321 $abc$60912$n4549
.sym 62322 $abc$60912$n4549
.sym 62323 spiflash_bus_dat_w[16]
.sym 62324 $abc$60912$n4667
.sym 62325 picorv32.reg_op2[30]
.sym 62326 picorv32.reg_op2[5]
.sym 62327 spiflash_bus_adr[2]
.sym 62328 storage[9][4]
.sym 62329 $abc$60912$n4783
.sym 62330 $abc$60912$n4837
.sym 62331 picorv32.reg_op1[0]
.sym 62333 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 62334 picorv32.reg_op2[0]
.sym 62336 $abc$60912$n5936
.sym 62337 picorv32.reg_op1[6]
.sym 62338 $abc$60912$n11076
.sym 62339 $abc$60912$n11050
.sym 62340 storage_1[2][1]
.sym 62341 spiflash_bus_adr[4]
.sym 62342 $abc$60912$n6306
.sym 62343 $abc$60912$n11056
.sym 62344 picorv32.reg_op1[19]
.sym 62345 $abc$60912$n6274
.sym 62346 picorv32.reg_op1[21]
.sym 62347 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 62354 picorv32.pcpi_div.instr_div
.sym 62357 $abc$60912$n11053
.sym 62363 $abc$60912$n6262
.sym 62364 $abc$60912$n11076
.sym 62365 $abc$60912$n5559
.sym 62366 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 62367 spiflash_bus_sel[3]
.sym 62373 $abc$60912$n8993
.sym 62375 $abc$60912$n5046
.sym 62376 $abc$60912$n5453_1
.sym 62377 $abc$60912$n8982
.sym 62378 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 62379 picorv32.reg_op2[28]
.sym 62380 $abc$60912$n8991
.sym 62381 picorv32.reg_op2[30]
.sym 62384 picorv32.reg_op2[19]
.sym 62387 $abc$60912$n8982
.sym 62388 picorv32.reg_op2[19]
.sym 62389 $abc$60912$n6262
.sym 62393 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 62398 $abc$60912$n11053
.sym 62407 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 62411 spiflash_bus_sel[3]
.sym 62413 $abc$60912$n5559
.sym 62416 $abc$60912$n6262
.sym 62418 picorv32.reg_op2[28]
.sym 62419 $abc$60912$n8991
.sym 62423 picorv32.reg_op2[30]
.sym 62424 $abc$60912$n8993
.sym 62425 $abc$60912$n6262
.sym 62428 $abc$60912$n5453_1
.sym 62429 $abc$60912$n5046
.sym 62430 picorv32.pcpi_div.instr_div
.sym 62432 $abc$60912$n11076
.sym 62433 sys_clk_$glb_clk
.sym 62435 $abc$60912$n8123
.sym 62436 storage_1[4][3]
.sym 62437 $abc$60912$n7955
.sym 62438 $abc$60912$n8128_1
.sym 62439 $abc$60912$n8138
.sym 62440 $abc$60912$n8133_1
.sym 62441 storage_1[4][2]
.sym 62442 $abc$60912$n11063
.sym 62443 $abc$60912$n11041
.sym 62445 $abc$60912$n6695_1
.sym 62446 $abc$60912$n8969
.sym 62447 storage_1[4][0]
.sym 62449 $abc$60912$n6318
.sym 62450 $abc$60912$n4730
.sym 62452 $abc$60912$n11056
.sym 62453 $abc$60912$n5559
.sym 62454 picorv32.reg_op2[31]
.sym 62455 picorv32.reg_op2[10]
.sym 62457 $abc$60912$n4774_1
.sym 62458 $abc$60912$n5745
.sym 62459 picorv32.reg_op1[21]
.sym 62460 $abc$60912$n7290
.sym 62461 picorv32.reg_op2[8]
.sym 62462 $abc$60912$n5453_1
.sym 62463 spiflash_bus_dat_w[1]
.sym 62464 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62465 $abc$60912$n4549
.sym 62466 $abc$60912$n11063
.sym 62467 spiflash_bus_adr[5]
.sym 62468 $abc$60912$n8886_1
.sym 62469 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62470 picorv32.reg_op2[19]
.sym 62479 picorv32.reg_op2[8]
.sym 62480 picorv32.reg_op1[1]
.sym 62482 picorv32.reg_op2[15]
.sym 62483 $abc$60912$n6262
.sym 62487 $abc$60912$n4734
.sym 62488 picorv32.reg_op2[9]
.sym 62491 $abc$60912$n6262
.sym 62494 picorv32.reg_op2[12]
.sym 62495 $abc$60912$n10753
.sym 62496 $abc$60912$n8971
.sym 62498 picorv32.reg_op2[1]
.sym 62499 $abc$60912$n8978
.sym 62500 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 62501 $abc$60912$n8975
.sym 62505 picorv32.reg_op2[6]
.sym 62506 $abc$60912$n8972
.sym 62507 $abc$60912$n8969
.sym 62509 picorv32.reg_op2[15]
.sym 62510 $abc$60912$n8978
.sym 62512 $abc$60912$n6262
.sym 62515 $abc$60912$n6262
.sym 62516 picorv32.reg_op2[12]
.sym 62518 $abc$60912$n8975
.sym 62521 $abc$60912$n8969
.sym 62522 $abc$60912$n6262
.sym 62523 picorv32.reg_op2[6]
.sym 62530 picorv32.reg_op1[1]
.sym 62534 $abc$60912$n10753
.sym 62536 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 62539 picorv32.reg_op2[8]
.sym 62541 $abc$60912$n6262
.sym 62542 $abc$60912$n8971
.sym 62545 picorv32.reg_op2[1]
.sym 62551 picorv32.reg_op2[9]
.sym 62552 $abc$60912$n6262
.sym 62553 $abc$60912$n8972
.sym 62555 $abc$60912$n4734
.sym 62556 sys_clk_$glb_clk
.sym 62560 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 62561 $auto$alumacc.cc:474:replace_alu$6707.C[3]
.sym 62562 $abc$60912$n7968
.sym 62563 $abc$60912$n4643
.sym 62564 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 62565 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 62566 $abc$60912$n4792
.sym 62567 $abc$60912$n5062_1
.sym 62568 spiflash_bus_dat_w[27]
.sym 62569 $abc$60912$n8991
.sym 62570 $abc$60912$n8878_1
.sym 62571 picorv32.reg_op2[24]
.sym 62572 $abc$60912$n5139_1
.sym 62573 $abc$60912$n4734
.sym 62574 picorv32.reg_op1[11]
.sym 62575 $abc$60912$n4483
.sym 62576 picorv32.reg_op1[18]
.sym 62577 picorv32.reg_op2[26]
.sym 62578 picorv32.reg_op2[26]
.sym 62579 $abc$60912$n5739_1
.sym 62580 $abc$60912$n11053
.sym 62581 $abc$60912$n4478
.sym 62582 $abc$60912$n5462
.sym 62583 picorv32.reg_op2[21]
.sym 62584 $abc$60912$n5559
.sym 62585 $abc$60912$n8978
.sym 62586 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 62587 sram_bus_dat_w[6]
.sym 62589 storage_1[5][2]
.sym 62590 picorv32.reg_op1[21]
.sym 62591 picorv32.reg_op2[6]
.sym 62592 spiflash_bus_adr[8]
.sym 62599 picorv32.reg_op2[21]
.sym 62600 $abc$60912$n5462
.sym 62604 picorv32.reg_op2[31]
.sym 62605 $abc$60912$n8985
.sym 62608 picorv32.reg_op2[4]
.sym 62610 picorv32.reg_op2[20]
.sym 62611 $abc$60912$n5454
.sym 62612 picorv32.reg_op2[29]
.sym 62613 picorv32.reg_op2[23]
.sym 62614 picorv32.reg_op2[3]
.sym 62615 $abc$60912$n5459
.sym 62616 $abc$60912$n5461
.sym 62617 $abc$60912$n6262
.sym 62618 picorv32.reg_op2[30]
.sym 62619 $abc$60912$n5463
.sym 62620 $abc$60912$n5460
.sym 62621 picorv32.reg_op2[28]
.sym 62622 picorv32.reg_op2[2]
.sym 62623 $abc$60912$n8965
.sym 62625 $abc$60912$n6262
.sym 62626 $abc$60912$n8986
.sym 62629 picorv32.reg_op2[22]
.sym 62632 picorv32.reg_op2[4]
.sym 62633 $abc$60912$n5460
.sym 62634 picorv32.reg_op2[3]
.sym 62635 $abc$60912$n5461
.sym 62645 picorv32.reg_op2[23]
.sym 62646 $abc$60912$n8986
.sym 62647 $abc$60912$n6262
.sym 62650 picorv32.reg_op2[22]
.sym 62651 $abc$60912$n8985
.sym 62652 $abc$60912$n6262
.sym 62656 picorv32.reg_op2[21]
.sym 62657 picorv32.reg_op2[22]
.sym 62658 picorv32.reg_op2[20]
.sym 62659 picorv32.reg_op2[23]
.sym 62662 picorv32.reg_op2[31]
.sym 62663 picorv32.reg_op2[28]
.sym 62664 picorv32.reg_op2[30]
.sym 62665 picorv32.reg_op2[29]
.sym 62669 picorv32.reg_op2[2]
.sym 62670 $abc$60912$n6262
.sym 62671 $abc$60912$n8965
.sym 62674 $abc$60912$n5454
.sym 62675 $abc$60912$n5463
.sym 62676 $abc$60912$n5462
.sym 62677 $abc$60912$n5459
.sym 62681 $abc$60912$n6628
.sym 62682 $abc$60912$n6736
.sym 62683 $abc$60912$n6781
.sym 62684 storage_1[9][6]
.sym 62685 $abc$60912$n8886_1
.sym 62686 $abc$60912$n6740_1
.sym 62687 $abc$60912$n6738_1
.sym 62688 $abc$60912$n6621_1
.sym 62689 $abc$60912$n11076
.sym 62690 basesoc_uart_phy_tx_busy
.sym 62691 basesoc_uart_phy_tx_busy
.sym 62692 $abc$60912$n11076
.sym 62693 $abc$60912$n11077
.sym 62694 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 62695 csrbank4_txfull_w
.sym 62696 picorv32.reg_op2[20]
.sym 62697 $abc$60912$n10631
.sym 62698 $abc$60912$n6117_1
.sym 62700 $PACKER_VCC_NET_$glb_clk
.sym 62701 picorv32.reg_op2[0]
.sym 62702 storage[2][7]
.sym 62703 basesoc_sram_we[2]
.sym 62704 $abc$60912$n4734_1
.sym 62705 $abc$60912$n5251
.sym 62706 $abc$60912$n6650_1
.sym 62707 sram_bus_dat_w[2]
.sym 62708 picorv32.reg_op1[28]
.sym 62709 picorv32.reg_op2[7]
.sym 62710 $abc$60912$n5046
.sym 62711 $abc$60912$n6650_1
.sym 62712 $abc$60912$n4563
.sym 62713 $abc$60912$n6664_1
.sym 62714 picorv32.reg_op1[8]
.sym 62715 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 62723 picorv32.reg_op1[27]
.sym 62724 $abc$60912$n6631
.sym 62726 picorv32.reg_op1[26]
.sym 62727 picorv32.reg_op1[23]
.sym 62728 $abc$60912$n6626_1
.sym 62730 sram_bus_dat_w[6]
.sym 62732 picorv32.reg_op1[25]
.sym 62733 $abc$60912$n11060
.sym 62735 picorv32.reg_op2[0]
.sym 62738 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62742 picorv32.reg_op2[1]
.sym 62744 picorv32.reg_op1[24]
.sym 62749 picorv32.reg_op1[22]
.sym 62750 $abc$60912$n6630
.sym 62752 $abc$60912$n6627
.sym 62756 sram_bus_dat_w[6]
.sym 62762 picorv32.reg_op2[1]
.sym 62763 $abc$60912$n6627
.sym 62764 $abc$60912$n6626_1
.sym 62767 picorv32.reg_op1[26]
.sym 62768 picorv32.reg_op1[27]
.sym 62769 picorv32.reg_op2[0]
.sym 62773 $abc$60912$n6627
.sym 62774 picorv32.reg_op2[1]
.sym 62775 $abc$60912$n6630
.sym 62779 picorv32.reg_op2[0]
.sym 62781 picorv32.reg_op1[24]
.sym 62782 picorv32.reg_op1[25]
.sym 62785 $abc$60912$n6630
.sym 62786 picorv32.reg_op2[1]
.sym 62788 $abc$60912$n6631
.sym 62791 picorv32.reg_op1[22]
.sym 62793 picorv32.reg_op2[0]
.sym 62794 picorv32.reg_op1[23]
.sym 62798 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62801 $abc$60912$n11060
.sym 62802 sys_clk_$glb_clk
.sym 62804 $abc$60912$n6759_1
.sym 62805 $abc$60912$n6821_1
.sym 62806 $abc$60912$n6632
.sym 62807 $abc$60912$n6822_1
.sym 62808 $abc$60912$n6757
.sym 62809 $abc$60912$n6633
.sym 62810 $abc$60912$n6820
.sym 62811 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 62812 $abc$60912$n4693_1
.sym 62813 storage_1[13][6]
.sym 62814 storage_1[13][6]
.sym 62815 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 62816 slave_sel_r[0]
.sym 62817 $abc$60912$n6738_1
.sym 62818 $abc$60912$n6629
.sym 62820 $abc$60912$n6622_1
.sym 62821 picorv32.reg_op1[31]
.sym 62823 picorv32.reg_op2[0]
.sym 62824 $abc$60912$n4714
.sym 62826 $abc$60912$n6635
.sym 62827 $abc$60912$n4684
.sym 62828 $abc$60912$n5936
.sym 62829 $abc$60912$n6757
.sym 62830 $abc$60912$n6768_1
.sym 62831 $abc$60912$n11056
.sym 62832 picorv32.reg_op1[30]
.sym 62833 $abc$60912$n5461
.sym 62834 $abc$60912$n11076
.sym 62835 picorv32.reg_op1[22]
.sym 62836 picorv32.reg_op1[6]
.sym 62837 spiflash_bus_adr[4]
.sym 62838 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 62839 picorv32.reg_op2[3]
.sym 62845 picorv32.reg_op2[25]
.sym 62846 picorv32.reg_op2[27]
.sym 62847 $abc$60912$n6701_1
.sym 62849 picorv32.reg_op2[24]
.sym 62850 picorv32.reg_op1[30]
.sym 62852 $abc$60912$n6696_1
.sym 62853 picorv32.reg_op2[26]
.sym 62855 $abc$60912$n6624_1
.sym 62856 $abc$60912$n6698_1
.sym 62858 picorv32.reg_op1[20]
.sym 62860 picorv32.reg_op2[0]
.sym 62862 picorv32.reg_op1[21]
.sym 62864 picorv32.reg_op2[1]
.sym 62865 $abc$60912$n6697_1
.sym 62866 $abc$60912$n6633
.sym 62867 $abc$60912$n6626_1
.sym 62871 picorv32.reg_op2[2]
.sym 62872 $abc$60912$n6631
.sym 62873 picorv32.reg_op1[31]
.sym 62874 picorv32.reg_op2[4]
.sym 62875 $abc$60912$n6704_1
.sym 62876 picorv32.reg_op2[3]
.sym 62879 picorv32.reg_op1[30]
.sym 62880 picorv32.reg_op2[0]
.sym 62881 picorv32.reg_op1[31]
.sym 62885 $abc$60912$n6701_1
.sym 62886 picorv32.reg_op2[2]
.sym 62887 $abc$60912$n6698_1
.sym 62890 $abc$60912$n6631
.sym 62891 picorv32.reg_op2[1]
.sym 62893 $abc$60912$n6633
.sym 62896 picorv32.reg_op2[26]
.sym 62897 picorv32.reg_op2[25]
.sym 62898 picorv32.reg_op2[27]
.sym 62899 picorv32.reg_op2[24]
.sym 62903 $abc$60912$n6624_1
.sym 62904 $abc$60912$n6626_1
.sym 62905 picorv32.reg_op2[1]
.sym 62908 $abc$60912$n6704_1
.sym 62909 picorv32.reg_op2[4]
.sym 62910 $abc$60912$n6696_1
.sym 62911 picorv32.reg_op2[3]
.sym 62914 picorv32.reg_op1[20]
.sym 62916 picorv32.reg_op2[0]
.sym 62917 picorv32.reg_op1[21]
.sym 62921 $abc$60912$n6697_1
.sym 62922 picorv32.reg_op2[2]
.sym 62923 $abc$60912$n6698_1
.sym 62927 picorv32.alu_out_q[14]
.sym 62928 $abc$60912$n6824_1
.sym 62929 $abc$60912$n6823
.sym 62930 $abc$60912$n6756_1
.sym 62931 $abc$60912$n6771_1
.sym 62932 picorv32.alu_out_q[30]
.sym 62933 $abc$60912$n6767_1
.sym 62934 $abc$60912$n6868_1
.sym 62935 $abc$60912$n6779
.sym 62936 picorv32.cpuregs_rs1[21]
.sym 62937 picorv32.cpuregs_rs1[21]
.sym 62939 picorv32.reg_op1[23]
.sym 62940 $abc$60912$n4549
.sym 62941 picorv32.reg_op2[18]
.sym 62942 $abc$60912$n6804_1
.sym 62943 picorv32.reg_op2[25]
.sym 62944 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 62945 $abc$60912$n7257
.sym 62946 picorv32.reg_op2[2]
.sym 62947 picorv32.alu_out_q[23]
.sym 62948 picorv32.reg_op1[23]
.sym 62949 picorv32.reg_op2[25]
.sym 62950 slave_sel_r[0]
.sym 62951 slave_sel_r[0]
.sym 62952 picorv32.reg_op2[8]
.sym 62953 $abc$60912$n10635
.sym 62954 picorv32.reg_op2[19]
.sym 62955 $abc$60912$n6773_1
.sym 62956 picorv32.reg_op2[9]
.sym 62957 picorv32.reg_op2[0]
.sym 62959 $abc$60912$n11063
.sym 62960 picorv32.reg_op2[0]
.sym 62961 picorv32.reg_op2[8]
.sym 62962 $abc$60912$n4549
.sym 62968 $abc$60912$n6634
.sym 62969 picorv32.reg_op2[0]
.sym 62970 picorv32.mem_wordsize[0]
.sym 62971 $abc$60912$n6720_1
.sym 62972 $abc$60912$n6702_1
.sym 62973 picorv32.reg_op1[31]
.sym 62975 $abc$60912$n6696_1
.sym 62978 $abc$60912$n6701_1
.sym 62979 $abc$60912$n4734
.sym 62980 picorv32.mem_wordsize[2]
.sym 62981 $abc$60912$n6699_1
.sym 62983 $abc$60912$n6650_1
.sym 62984 $abc$60912$n6716_1
.sym 62986 picorv32.reg_op2[2]
.sym 62987 $abc$60912$n6700_1
.sym 62988 picorv32.reg_op2[16]
.sym 62990 picorv32.reg_op2[1]
.sym 62991 $abc$60912$n8674_1
.sym 62992 picorv32.reg_op2[4]
.sym 62993 $abc$60912$n5461
.sym 62995 $abc$60912$n6664_1
.sym 62997 $abc$60912$n6717_1
.sym 62999 picorv32.reg_op2[3]
.sym 63001 $abc$60912$n6717_1
.sym 63002 $abc$60912$n6720_1
.sym 63003 picorv32.reg_op2[3]
.sym 63007 picorv32.reg_op1[31]
.sym 63008 $abc$60912$n5461
.sym 63009 picorv32.reg_op2[0]
.sym 63013 $abc$60912$n6650_1
.sym 63014 $abc$60912$n8674_1
.sym 63015 $abc$60912$n6716_1
.sym 63016 picorv32.reg_op2[4]
.sym 63020 $abc$60912$n6664_1
.sym 63022 picorv32.reg_op2[1]
.sym 63025 $abc$60912$n6634
.sym 63027 picorv32.reg_op2[1]
.sym 63031 $abc$60912$n6700_1
.sym 63032 $abc$60912$n6702_1
.sym 63033 $abc$60912$n6701_1
.sym 63034 picorv32.reg_op2[2]
.sym 63037 picorv32.mem_wordsize[0]
.sym 63038 picorv32.reg_op2[0]
.sym 63039 picorv32.reg_op2[16]
.sym 63040 picorv32.mem_wordsize[2]
.sym 63044 picorv32.reg_op2[3]
.sym 63045 $abc$60912$n6696_1
.sym 63046 $abc$60912$n6699_1
.sym 63047 $abc$60912$n4734
.sym 63048 sys_clk_$glb_clk
.sym 63050 $abc$60912$n10641
.sym 63051 $abc$60912$n6790_1
.sym 63052 $abc$60912$n6789
.sym 63053 picorv32.alu_out_q[6]
.sym 63054 picorv32.alu_out_q[9]
.sym 63055 $abc$60912$n6763
.sym 63056 $abc$60912$n6764_1
.sym 63057 $abc$60912$n6863
.sym 63058 picorv32.reg_next_pc[12]
.sym 63059 picorv32.alu_out_q[30]
.sym 63061 picorv32.reg_next_pc[12]
.sym 63062 picorv32.reg_op1[2]
.sym 63063 $abc$60912$n6767_1
.sym 63064 picorv32.reg_out[13]
.sym 63065 picorv32.reg_op2[27]
.sym 63066 $abc$60912$n4478
.sym 63067 $abc$60912$n6868_1
.sym 63068 picorv32.mem_wordsize[2]
.sym 63069 $abc$60912$n4532
.sym 63071 picorv32.reg_op1[11]
.sym 63072 picorv32.reg_op2[3]
.sym 63073 picorv32.reg_op2[0]
.sym 63074 $abc$60912$n5324
.sym 63075 sram_bus_dat_w[6]
.sym 63076 $abc$60912$n5559
.sym 63077 $abc$60912$n8978
.sym 63078 $abc$60912$n8115
.sym 63079 $abc$60912$n8136
.sym 63080 $abc$60912$n8982
.sym 63081 $abc$60912$n10650
.sym 63082 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 63083 $abc$60912$n6791
.sym 63084 $abc$60912$n10648
.sym 63085 $abc$60912$n8974
.sym 63091 $abc$60912$n10631
.sym 63096 $abc$60912$n10633
.sym 63098 $abc$60912$n10405
.sym 63099 $abc$60912$n10637
.sym 63100 $abc$60912$n10634
.sym 63101 $abc$60912$n10632
.sym 63102 $abc$60912$n10636
.sym 63113 $abc$60912$n10635
.sym 63126 $abc$60912$n10631
.sym 63129 $auto$alumacc.cc:474:replace_alu$6799.C[2]
.sym 63132 $abc$60912$n10405
.sym 63135 $auto$alumacc.cc:474:replace_alu$6799.C[3]
.sym 63137 $abc$60912$n10632
.sym 63139 $auto$alumacc.cc:474:replace_alu$6799.C[2]
.sym 63141 $auto$alumacc.cc:474:replace_alu$6799.C[4]
.sym 63144 $abc$60912$n10633
.sym 63145 $auto$alumacc.cc:474:replace_alu$6799.C[3]
.sym 63147 $auto$alumacc.cc:474:replace_alu$6799.C[5]
.sym 63150 $abc$60912$n10634
.sym 63151 $auto$alumacc.cc:474:replace_alu$6799.C[4]
.sym 63153 $auto$alumacc.cc:474:replace_alu$6799.C[6]
.sym 63155 $abc$60912$n10635
.sym 63157 $auto$alumacc.cc:474:replace_alu$6799.C[5]
.sym 63159 $auto$alumacc.cc:474:replace_alu$6799.C[7]
.sym 63162 $abc$60912$n10636
.sym 63163 $auto$alumacc.cc:474:replace_alu$6799.C[6]
.sym 63165 $auto$alumacc.cc:474:replace_alu$6799.C[8]
.sym 63168 $abc$60912$n10637
.sym 63169 $auto$alumacc.cc:474:replace_alu$6799.C[7]
.sym 63173 $abc$60912$n10646
.sym 63174 $abc$60912$n6661_1
.sym 63175 $abc$60912$n10638
.sym 63176 $abc$60912$n6786_1
.sym 63177 basesoc_uart_phy_rx_reg[7]
.sym 63178 $abc$60912$n6765_1
.sym 63179 $abc$60912$n6660_1
.sym 63180 $abc$60912$n6787
.sym 63181 $abc$60912$n10637
.sym 63182 picorv32.cpu_state[2]
.sym 63183 $abc$60912$n6774_1
.sym 63184 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 63185 slave_sel_r[2]
.sym 63186 picorv32.reg_op1[5]
.sym 63187 picorv32.reg_op1[5]
.sym 63189 $abc$60912$n10632
.sym 63190 $abc$60912$n6863
.sym 63192 picorv32.reg_op2[11]
.sym 63193 $abc$60912$n6732_1
.sym 63194 slave_sel_r[0]
.sym 63195 $abc$60912$n10631
.sym 63196 $abc$60912$n10634
.sym 63197 $abc$60912$n6902_1
.sym 63198 picorv32.reg_op2[4]
.sym 63199 spiflash_bus_adr[5]
.sym 63200 picorv32.reg_op1[18]
.sym 63201 $abc$60912$n6664_1
.sym 63202 picorv32.reg_op1[8]
.sym 63204 $abc$60912$n8980
.sym 63205 $abc$60912$n5251
.sym 63206 picorv32.reg_op1[28]
.sym 63207 $abc$60912$n10651
.sym 63208 $abc$60912$n4563
.sym 63209 $auto$alumacc.cc:474:replace_alu$6799.C[8]
.sym 63214 $abc$60912$n10641
.sym 63218 $abc$60912$n10644
.sym 63220 $abc$60912$n10639
.sym 63224 $abc$60912$n10642
.sym 63228 $abc$60912$n10645
.sym 63229 $abc$60912$n10640
.sym 63235 $abc$60912$n10643
.sym 63240 $abc$60912$n10638
.sym 63246 $auto$alumacc.cc:474:replace_alu$6799.C[9]
.sym 63248 $abc$60912$n10638
.sym 63250 $auto$alumacc.cc:474:replace_alu$6799.C[8]
.sym 63252 $auto$alumacc.cc:474:replace_alu$6799.C[10]
.sym 63254 $abc$60912$n10639
.sym 63256 $auto$alumacc.cc:474:replace_alu$6799.C[9]
.sym 63258 $auto$alumacc.cc:474:replace_alu$6799.C[11]
.sym 63261 $abc$60912$n10640
.sym 63262 $auto$alumacc.cc:474:replace_alu$6799.C[10]
.sym 63264 $auto$alumacc.cc:474:replace_alu$6799.C[12]
.sym 63266 $abc$60912$n10641
.sym 63268 $auto$alumacc.cc:474:replace_alu$6799.C[11]
.sym 63270 $auto$alumacc.cc:474:replace_alu$6799.C[13]
.sym 63272 $abc$60912$n10642
.sym 63274 $auto$alumacc.cc:474:replace_alu$6799.C[12]
.sym 63276 $auto$alumacc.cc:474:replace_alu$6799.C[14]
.sym 63279 $abc$60912$n10643
.sym 63280 $auto$alumacc.cc:474:replace_alu$6799.C[13]
.sym 63282 $auto$alumacc.cc:474:replace_alu$6799.C[15]
.sym 63285 $abc$60912$n10644
.sym 63286 $auto$alumacc.cc:474:replace_alu$6799.C[14]
.sym 63288 $auto$alumacc.cc:474:replace_alu$6799.C[16]
.sym 63291 $abc$60912$n10645
.sym 63292 $auto$alumacc.cc:474:replace_alu$6799.C[15]
.sym 63296 $abc$60912$n6754
.sym 63297 $abc$60912$n6825_1
.sym 63298 $abc$60912$n6811
.sym 63299 csrbank1_scratch3_w[6]
.sym 63300 $abc$60912$n6791
.sym 63301 csrbank1_scratch3_w[0]
.sym 63302 $abc$60912$n6885
.sym 63303 $abc$60912$n10647
.sym 63304 $abc$60912$n4837
.sym 63305 picorv32.reg_op2[12]
.sym 63306 spiflash_bus_dat_w[18]
.sym 63307 picorv32.reg_op2[18]
.sym 63308 picorv32.reg_op2[1]
.sym 63309 $abc$60912$n6666_1
.sym 63310 picorv32.reg_op2[8]
.sym 63311 picorv32.reg_op2[16]
.sym 63312 $abc$60912$n6787
.sym 63313 $abc$60912$n10643
.sym 63314 $abc$60912$n6669_1
.sym 63315 picorv32.reg_op2[4]
.sym 63316 $abc$60912$n4838
.sym 63317 picorv32.reg_op2[5]
.sym 63318 picorv32.reg_op2[4]
.sym 63319 $abc$60912$n10638
.sym 63320 picorv32.instr_sub
.sym 63321 picorv32.instr_sub
.sym 63322 spiflash_bus_adr[4]
.sym 63323 $abc$60912$n11056
.sym 63324 $abc$60912$n10657
.sym 63325 $abc$60912$n10653
.sym 63326 picorv32.reg_op2[2]
.sym 63327 picorv32.reg_op1[30]
.sym 63328 picorv32.reg_op1[6]
.sym 63329 $abc$60912$n6829
.sym 63330 $abc$60912$n8103
.sym 63331 $abc$60912$n4498
.sym 63332 $auto$alumacc.cc:474:replace_alu$6799.C[16]
.sym 63341 $abc$60912$n10652
.sym 63345 $abc$60912$n10646
.sym 63349 $abc$60912$n10653
.sym 63351 $abc$60912$n10650
.sym 63356 $abc$60912$n10648
.sym 63358 $abc$60912$n10649
.sym 63367 $abc$60912$n10651
.sym 63368 $abc$60912$n10647
.sym 63369 $auto$alumacc.cc:474:replace_alu$6799.C[17]
.sym 63371 $abc$60912$n10646
.sym 63373 $auto$alumacc.cc:474:replace_alu$6799.C[16]
.sym 63375 $auto$alumacc.cc:474:replace_alu$6799.C[18]
.sym 63377 $abc$60912$n10647
.sym 63379 $auto$alumacc.cc:474:replace_alu$6799.C[17]
.sym 63381 $auto$alumacc.cc:474:replace_alu$6799.C[19]
.sym 63383 $abc$60912$n10648
.sym 63385 $auto$alumacc.cc:474:replace_alu$6799.C[18]
.sym 63387 $auto$alumacc.cc:474:replace_alu$6799.C[20]
.sym 63390 $abc$60912$n10649
.sym 63391 $auto$alumacc.cc:474:replace_alu$6799.C[19]
.sym 63393 $auto$alumacc.cc:474:replace_alu$6799.C[21]
.sym 63395 $abc$60912$n10650
.sym 63397 $auto$alumacc.cc:474:replace_alu$6799.C[20]
.sym 63399 $auto$alumacc.cc:474:replace_alu$6799.C[22]
.sym 63402 $abc$60912$n10651
.sym 63403 $auto$alumacc.cc:474:replace_alu$6799.C[21]
.sym 63405 $auto$alumacc.cc:474:replace_alu$6799.C[23]
.sym 63408 $abc$60912$n10652
.sym 63409 $auto$alumacc.cc:474:replace_alu$6799.C[22]
.sym 63411 $auto$alumacc.cc:474:replace_alu$6799.C[24]
.sym 63414 $abc$60912$n10653
.sym 63415 $auto$alumacc.cc:474:replace_alu$6799.C[23]
.sym 63420 $abc$60912$n8097
.sym 63421 $abc$60912$n8100
.sym 63422 $abc$60912$n8103
.sym 63423 $abc$60912$n8106
.sym 63424 $abc$60912$n8109
.sym 63425 $abc$60912$n8112
.sym 63426 $abc$60912$n8115
.sym 63427 $abc$60912$n4931
.sym 63428 $abc$60912$n4540
.sym 63430 storage[11][5]
.sym 63431 $abc$60912$n7740
.sym 63432 picorv32.reg_op1[23]
.sym 63433 $abc$60912$n8119
.sym 63434 $abc$60912$n6695_1
.sym 63435 $abc$60912$n10640
.sym 63436 picorv32.reg_op1[15]
.sym 63437 picorv32.reg_op1[23]
.sym 63439 $abc$60912$n10642
.sym 63440 picorv32.reg_op2[10]
.sym 63441 spiflash_bitbang_storage_full[2]
.sym 63442 $abc$60912$n10644
.sym 63443 picorv32.reg_op1[0]
.sym 63444 spiflash_bus_dat_w[23]
.sym 63447 $abc$60912$n11063
.sym 63448 picorv32.reg_op2[9]
.sym 63449 picorv32.reg_op2[8]
.sym 63450 picorv32.reg_op2[19]
.sym 63451 $abc$60912$n6788_1
.sym 63452 $abc$60912$n8985
.sym 63453 picorv32.reg_op2[23]
.sym 63455 $auto$alumacc.cc:474:replace_alu$6799.C[24]
.sym 63463 $abc$60912$n10660
.sym 63464 $abc$60912$n10655
.sym 63471 $abc$60912$n10659
.sym 63474 $abc$60912$n10654
.sym 63478 $abc$60912$n10658
.sym 63483 $abc$60912$n10656
.sym 63484 $abc$60912$n10657
.sym 63492 $auto$alumacc.cc:474:replace_alu$6799.C[25]
.sym 63494 $abc$60912$n10654
.sym 63496 $auto$alumacc.cc:474:replace_alu$6799.C[24]
.sym 63498 $auto$alumacc.cc:474:replace_alu$6799.C[26]
.sym 63500 $abc$60912$n10655
.sym 63502 $auto$alumacc.cc:474:replace_alu$6799.C[25]
.sym 63504 $auto$alumacc.cc:474:replace_alu$6799.C[27]
.sym 63506 $abc$60912$n10656
.sym 63508 $auto$alumacc.cc:474:replace_alu$6799.C[26]
.sym 63510 $auto$alumacc.cc:474:replace_alu$6799.C[28]
.sym 63513 $abc$60912$n10657
.sym 63514 $auto$alumacc.cc:474:replace_alu$6799.C[27]
.sym 63516 $auto$alumacc.cc:474:replace_alu$6799.C[29]
.sym 63519 $abc$60912$n10658
.sym 63520 $auto$alumacc.cc:474:replace_alu$6799.C[28]
.sym 63522 $auto$alumacc.cc:474:replace_alu$6799.C[30]
.sym 63524 $abc$60912$n10659
.sym 63526 $auto$alumacc.cc:474:replace_alu$6799.C[29]
.sym 63528 $nextpnr_ICESTORM_LC_58$I3
.sym 63530 $abc$60912$n10660
.sym 63532 $auto$alumacc.cc:474:replace_alu$6799.C[30]
.sym 63538 $nextpnr_ICESTORM_LC_58$I3
.sym 63542 $abc$60912$n8118
.sym 63543 $abc$60912$n8121
.sym 63544 $abc$60912$n8124
.sym 63545 $abc$60912$n8127
.sym 63546 $abc$60912$n8130
.sym 63547 $abc$60912$n8133
.sym 63548 $abc$60912$n8136
.sym 63549 $abc$60912$n8139
.sym 63550 picorv32.reg_op2[24]
.sym 63551 picorv32.reg_op2[22]
.sym 63553 picorv32.reg_op2[24]
.sym 63554 picorv32.reg_op1[19]
.sym 63556 picorv32.reg_op1[10]
.sym 63557 picorv32.reg_op2[0]
.sym 63558 $abc$60912$n4697
.sym 63559 picorv32.reg_op2[26]
.sym 63560 picorv32.pcpi_mul.rs1[10]
.sym 63561 picorv32.reg_op2[18]
.sym 63562 $abc$60912$n10652
.sym 63563 picorv32.reg_op2[30]
.sym 63565 picorv32.reg_op1[2]
.sym 63566 $abc$60912$n8115
.sym 63567 picorv32.reg_op2[1]
.sym 63568 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 63570 picorv32.reg_op1[23]
.sym 63571 $abc$60912$n8136
.sym 63572 spiflash_bus_dat_w[20]
.sym 63573 $abc$60912$n5559
.sym 63574 picorv32.reg_op2[17]
.sym 63575 picorv32.reg_op2[3]
.sym 63576 $abc$60912$n8115
.sym 63577 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 63583 picorv32.reg_op2[1]
.sym 63585 picorv32.reg_op2[17]
.sym 63586 $abc$60912$n6653_1
.sym 63588 picorv32.reg_op2[27]
.sym 63589 picorv32.reg_op2[4]
.sym 63591 $abc$60912$n4549
.sym 63592 picorv32.mem_wordsize[0]
.sym 63593 $abc$60912$n7017_1
.sym 63594 $abc$60912$n4734
.sym 63596 $abc$60912$n8670_1
.sym 63597 picorv32.reg_op2[4]
.sym 63598 picorv32.reg_op2[2]
.sym 63599 picorv32.reg_op2[7]
.sym 63600 picorv32.reg_op1[10]
.sym 63602 picorv32.reg_op2[18]
.sym 63603 $abc$60912$n7016_1
.sym 63604 $abc$60912$n6650_1
.sym 63607 picorv32.reg_op2[20]
.sym 63608 picorv32.reg_op1[2]
.sym 63609 picorv32.mem_wordsize[2]
.sym 63610 picorv32.reg_op1[18]
.sym 63611 picorv32.mem_wordsize[0]
.sym 63612 $abc$60912$n6695_1
.sym 63613 picorv32.reg_op2[23]
.sym 63614 $abc$60912$n6609_1
.sym 63616 picorv32.reg_op2[17]
.sym 63617 picorv32.mem_wordsize[2]
.sym 63618 picorv32.reg_op2[1]
.sym 63619 picorv32.mem_wordsize[0]
.sym 63622 picorv32.mem_wordsize[2]
.sym 63623 picorv32.mem_wordsize[0]
.sym 63624 picorv32.reg_op2[18]
.sym 63625 picorv32.reg_op2[2]
.sym 63628 picorv32.reg_op1[18]
.sym 63629 $abc$60912$n7017_1
.sym 63630 $abc$60912$n7016_1
.sym 63631 picorv32.reg_op1[10]
.sym 63635 picorv32.mem_wordsize[0]
.sym 63636 picorv32.reg_op2[27]
.sym 63637 $abc$60912$n6609_1
.sym 63640 picorv32.reg_op1[2]
.sym 63641 $abc$60912$n6653_1
.sym 63642 picorv32.reg_op2[2]
.sym 63643 $abc$60912$n4549
.sym 63646 picorv32.reg_op2[4]
.sym 63647 $abc$60912$n6695_1
.sym 63648 $abc$60912$n6650_1
.sym 63649 $abc$60912$n8670_1
.sym 63652 picorv32.reg_op2[7]
.sym 63653 picorv32.reg_op2[23]
.sym 63654 picorv32.mem_wordsize[0]
.sym 63655 picorv32.mem_wordsize[2]
.sym 63658 picorv32.mem_wordsize[2]
.sym 63659 picorv32.mem_wordsize[0]
.sym 63660 picorv32.reg_op2[20]
.sym 63661 picorv32.reg_op2[4]
.sym 63662 $abc$60912$n4734
.sym 63663 sys_clk_$glb_clk
.sym 63665 $abc$60912$n8142
.sym 63666 $abc$60912$n8145
.sym 63667 $abc$60912$n8148
.sym 63668 $abc$60912$n8151
.sym 63669 $abc$60912$n8154
.sym 63670 $abc$60912$n8157
.sym 63671 $abc$60912$n8160
.sym 63672 $abc$60912$n8163
.sym 63674 picorv32.alu_out_q[5]
.sym 63677 picorv32.reg_op2[1]
.sym 63678 $abc$60912$n10659
.sym 63679 $abc$60912$n10656
.sym 63680 picorv32.reg_op1[15]
.sym 63681 spiflash_bus_adr[10]
.sym 63682 $abc$60912$n8139
.sym 63683 $abc$60912$n7130_1
.sym 63684 $abc$60912$n8118
.sym 63685 storage[2][7]
.sym 63686 picorv32.reg_op1[12]
.sym 63687 $abc$60912$n4549
.sym 63688 picorv32.reg_op1[24]
.sym 63689 sram_bus_dat_w[1]
.sym 63690 picorv32.reg_op2[4]
.sym 63691 picorv32.reg_op2[24]
.sym 63692 $abc$60912$n4563
.sym 63693 picorv32.reg_op1[20]
.sym 63694 picorv32.reg_op1[8]
.sym 63695 $abc$60912$n6902_1
.sym 63696 $abc$60912$n5962_1
.sym 63697 picorv32.reg_op2[18]
.sym 63698 picorv32.reg_op2[30]
.sym 63699 picorv32.reg_op1[28]
.sym 63700 picorv32.reg_op1[18]
.sym 63707 $abc$60912$n6652_1
.sym 63708 picorv32.reg_op1[23]
.sym 63710 picorv32.reg_op1[15]
.sym 63711 basesoc_sram_we[1]
.sym 63712 $abc$60912$n6904_1
.sym 63713 $abc$60912$n7017_1
.sym 63714 picorv32.reg_op1[20]
.sym 63715 $abc$60912$n6652_1
.sym 63716 $abc$60912$n7016_1
.sym 63717 $abc$60912$n6855
.sym 63719 $abc$60912$n920
.sym 63720 $abc$60912$n4549
.sym 63721 picorv32.reg_op2[20]
.sym 63724 $abc$60912$n6903
.sym 63726 $abc$60912$n6653_1
.sym 63727 $abc$60912$n6905_1
.sym 63728 $abc$60912$n8184
.sym 63729 picorv32.instr_sub
.sym 63731 picorv32.reg_op2[30]
.sym 63732 picorv32.reg_op2[20]
.sym 63733 picorv32.reg_op1[30]
.sym 63734 $abc$60912$n8185
.sym 63736 $abc$60912$n6653_1
.sym 63737 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63739 picorv32.reg_op1[23]
.sym 63740 $abc$60912$n7016_1
.sym 63741 picorv32.reg_op1[15]
.sym 63742 $abc$60912$n7017_1
.sym 63745 picorv32.reg_op1[20]
.sym 63746 $abc$60912$n6855
.sym 63747 $abc$60912$n4549
.sym 63748 picorv32.reg_op2[20]
.sym 63751 picorv32.reg_op2[30]
.sym 63752 $abc$60912$n4549
.sym 63753 picorv32.reg_op1[30]
.sym 63757 picorv32.reg_op2[20]
.sym 63758 $abc$60912$n6653_1
.sym 63759 picorv32.reg_op1[20]
.sym 63760 $abc$60912$n6652_1
.sym 63766 basesoc_sram_we[1]
.sym 63769 $abc$60912$n8185
.sym 63770 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63771 picorv32.instr_sub
.sym 63772 $abc$60912$n8184
.sym 63775 picorv32.reg_op2[30]
.sym 63776 $abc$60912$n6652_1
.sym 63777 picorv32.reg_op1[30]
.sym 63778 $abc$60912$n6653_1
.sym 63782 $abc$60912$n6904_1
.sym 63783 $abc$60912$n6905_1
.sym 63784 $abc$60912$n6903
.sym 63786 sys_clk_$glb_clk
.sym 63787 $abc$60912$n920
.sym 63788 $abc$60912$n8166
.sym 63789 $abc$60912$n8169
.sym 63790 $abc$60912$n8172
.sym 63791 $abc$60912$n8175
.sym 63792 $abc$60912$n8178
.sym 63793 $abc$60912$n8181
.sym 63794 $abc$60912$n8184
.sym 63795 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 63796 spiflash_bus_dat_w[16]
.sym 63797 spiflash_bus_adr[19]
.sym 63798 $abc$60912$n4549
.sym 63799 $abc$60912$n5094_1
.sym 63800 picorv32.reg_op1[20]
.sym 63801 picorv32.reg_op1[31]
.sym 63802 picorv32.reg_op2[1]
.sym 63803 picorv32.reg_op1[14]
.sym 63805 spiflash_bus_dat_w[20]
.sym 63806 picorv32.reg_op1[22]
.sym 63807 picorv32.reg_op1[31]
.sym 63808 $abc$60912$n8765
.sym 63809 picorv32.reg_op2[27]
.sym 63810 $abc$60912$n4478
.sym 63811 $abc$60912$n6652_1
.sym 63812 picorv32.instr_sub
.sym 63813 picorv32.instr_sub
.sym 63814 $abc$60912$n8170
.sym 63815 $abc$60912$n10657
.sym 63816 csrbank1_bus_errors2_w[6]
.sym 63817 spiflash_bus_dat_w[20]
.sym 63818 picorv32.reg_op2[2]
.sym 63819 picorv32.reg_op1[30]
.sym 63820 $abc$60912$n8185
.sym 63821 $abc$60912$n6774_1
.sym 63822 $abc$60912$n8163
.sym 63823 $abc$60912$n8163
.sym 63829 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63831 picorv32.reg_op2[25]
.sym 63832 $abc$60912$n8170
.sym 63835 sram_bus_dat_w[7]
.sym 63836 $abc$60912$n6846_1
.sym 63837 picorv32.reg_op2[18]
.sym 63838 picorv32.instr_sub
.sym 63840 $abc$60912$n11033
.sym 63841 picorv32.reg_op1[25]
.sym 63842 $abc$60912$n6652_1
.sym 63843 picorv32.reg_op1[18]
.sym 63844 $abc$60912$n6653_1
.sym 63846 $abc$60912$n8169
.sym 63847 picorv32.reg_op1[22]
.sym 63848 $abc$60912$n6879
.sym 63849 $abc$60912$n7016_1
.sym 63851 $abc$60912$n4549
.sym 63852 sram_bus_dat_w[5]
.sym 63853 picorv32.reg_op1[20]
.sym 63857 $abc$60912$n6653_1
.sym 63859 $abc$60912$n7017_1
.sym 63860 picorv32.reg_op1[18]
.sym 63865 sram_bus_dat_w[5]
.sym 63868 $abc$60912$n7017_1
.sym 63869 picorv32.reg_op1[22]
.sym 63870 picorv32.reg_op1[20]
.sym 63871 $abc$60912$n7016_1
.sym 63876 sram_bus_dat_w[7]
.sym 63880 picorv32.reg_op1[25]
.sym 63881 $abc$60912$n6652_1
.sym 63882 $abc$60912$n6653_1
.sym 63883 picorv32.reg_op2[25]
.sym 63886 picorv32.reg_op1[18]
.sym 63887 $abc$60912$n6846_1
.sym 63888 $abc$60912$n4549
.sym 63889 picorv32.reg_op2[18]
.sym 63892 $abc$60912$n6879
.sym 63893 picorv32.reg_op2[25]
.sym 63894 picorv32.reg_op1[25]
.sym 63895 $abc$60912$n4549
.sym 63898 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63899 $abc$60912$n8170
.sym 63900 picorv32.instr_sub
.sym 63901 $abc$60912$n8169
.sym 63904 picorv32.reg_op2[18]
.sym 63905 $abc$60912$n6652_1
.sym 63906 picorv32.reg_op1[18]
.sym 63907 $abc$60912$n6653_1
.sym 63908 $abc$60912$n11033
.sym 63909 sys_clk_$glb_clk
.sym 63913 csrbank1_bus_errors0_w[2]
.sym 63914 csrbank1_bus_errors0_w[3]
.sym 63915 csrbank1_bus_errors0_w[4]
.sym 63916 csrbank1_bus_errors0_w[5]
.sym 63917 csrbank1_bus_errors0_w[6]
.sym 63918 csrbank1_bus_errors0_w[7]
.sym 63920 $abc$60912$n6184_1
.sym 63923 picorv32.reg_op2[18]
.sym 63924 picorv32.instr_sub
.sym 63925 $abc$60912$n6878_1
.sym 63926 $abc$60912$n4475
.sym 63928 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 63929 $abc$60912$n7983_1
.sym 63930 picorv32.reg_op2[25]
.sym 63931 sram_bus_dat_w[7]
.sym 63933 $abc$60912$n6845_1
.sym 63934 picorv32.reg_op2[29]
.sym 63935 $abc$60912$n10489
.sym 63936 $abc$60912$n4511
.sym 63937 spiflash_bus_dat_w[23]
.sym 63938 spiflash_bus_adr[9]
.sym 63939 spiflash_bus_adr[4]
.sym 63940 storage[8][4]
.sym 63942 csrbank1_bus_errors2_w[3]
.sym 63943 $abc$60912$n6653_1
.sym 63944 csrbank1_bus_errors2_w[4]
.sym 63945 csrbank1_bus_errors1_w[3]
.sym 63946 picorv32.reg_op1[0]
.sym 63952 csrbank1_bus_errors0_w[1]
.sym 63954 $abc$60912$n5176
.sym 63955 csrbank1_bus_errors2_w[4]
.sym 63956 basesoc_sram_bus_ack
.sym 63957 $abc$60912$n5169_1
.sym 63958 csrbank1_bus_errors2_w[3]
.sym 63962 $abc$60912$n5176
.sym 63965 $abc$60912$n5092_1
.sym 63968 csrbank1_bus_errors1_w[0]
.sym 63970 $abc$60912$n5087
.sym 63971 $abc$60912$n5166_1
.sym 63972 csrbank1_bus_errors0_w[4]
.sym 63973 csrbank1_bus_errors0_w[5]
.sym 63974 csrbank1_bus_errors0_w[6]
.sym 63975 csrbank1_bus_errors0_w[7]
.sym 63976 csrbank1_bus_errors2_w[6]
.sym 63977 $abc$60912$n5559
.sym 63978 csrbank1_bus_errors0_w[2]
.sym 63979 csrbank1_bus_errors0_w[3]
.sym 63980 csrbank1_bus_errors0_w[0]
.sym 63982 $abc$60912$n4475
.sym 63985 csrbank1_bus_errors0_w[4]
.sym 63986 csrbank1_bus_errors0_w[5]
.sym 63987 csrbank1_bus_errors0_w[6]
.sym 63988 csrbank1_bus_errors0_w[7]
.sym 63991 $abc$60912$n5169_1
.sym 63992 csrbank1_bus_errors0_w[6]
.sym 63993 csrbank1_bus_errors2_w[6]
.sym 63994 $abc$60912$n5176
.sym 63997 csrbank1_bus_errors0_w[1]
.sym 63998 csrbank1_bus_errors0_w[2]
.sym 63999 csrbank1_bus_errors0_w[3]
.sym 64000 csrbank1_bus_errors0_w[0]
.sym 64003 $abc$60912$n5176
.sym 64004 csrbank1_bus_errors0_w[3]
.sym 64005 $abc$60912$n5169_1
.sym 64006 csrbank1_bus_errors2_w[3]
.sym 64009 basesoc_sram_bus_ack
.sym 64011 $abc$60912$n5559
.sym 64015 $abc$60912$n5166_1
.sym 64016 csrbank1_bus_errors1_w[0]
.sym 64017 csrbank1_bus_errors0_w[0]
.sym 64018 $abc$60912$n5176
.sym 64021 $abc$60912$n5087
.sym 64023 $abc$60912$n5092_1
.sym 64024 $abc$60912$n4475
.sym 64027 $abc$60912$n5169_1
.sym 64028 csrbank1_bus_errors0_w[4]
.sym 64029 csrbank1_bus_errors2_w[4]
.sym 64030 $abc$60912$n5176
.sym 64032 sys_clk_$glb_clk
.sym 64033 sys_rst_$glb_sr
.sym 64034 csrbank1_bus_errors1_w[0]
.sym 64035 csrbank1_bus_errors1_w[1]
.sym 64036 csrbank1_bus_errors1_w[2]
.sym 64037 csrbank1_bus_errors1_w[3]
.sym 64038 csrbank1_bus_errors1_w[4]
.sym 64039 csrbank1_bus_errors1_w[5]
.sym 64040 csrbank1_bus_errors1_w[6]
.sym 64041 csrbank1_bus_errors1_w[7]
.sym 64043 spiflash_sr[19]
.sym 64046 csrbank1_bus_errors0_w[1]
.sym 64047 $abc$60912$n5857
.sym 64048 $abc$60912$n4697
.sym 64049 $abc$60912$n7975_1
.sym 64050 $abc$60912$n4483
.sym 64051 $abc$60912$n6811
.sym 64052 sram_bus_dat_w[4]
.sym 64053 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64054 $abc$60912$n927
.sym 64055 picorv32.instr_sub
.sym 64056 basesoc_sram_bus_ack
.sym 64057 $abc$60912$n6126_1
.sym 64059 csrbank1_bus_errors0_w[0]
.sym 64060 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 64061 sys_rst
.sym 64062 $abc$60912$n4511
.sym 64063 $abc$60912$n5559
.sym 64064 $abc$60912$n7996
.sym 64065 $abc$60912$n5559
.sym 64066 slave_sel[1]
.sym 64068 picorv32.reg_op1[23]
.sym 64069 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 64075 csrbank1_scratch3_w[7]
.sym 64076 $abc$60912$n5094_1
.sym 64077 $abc$60912$n11072
.sym 64079 $abc$60912$n5095_1
.sym 64083 $abc$60912$n5093
.sym 64085 sys_rst
.sym 64088 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 64089 $abc$60912$n5086_1
.sym 64090 $abc$60912$n5096
.sym 64091 csrbank1_bus_errors1_w[0]
.sym 64092 csrbank1_bus_errors2_w[1]
.sym 64094 csrbank1_bus_errors1_w[3]
.sym 64096 csrbank1_bus_errors2_w[5]
.sym 64097 $abc$60912$n5083_1
.sym 64098 csrbank1_bus_errors2_w[7]
.sym 64099 $abc$60912$n5169_1
.sym 64100 csrbank1_bus_errors1_w[1]
.sym 64101 csrbank1_bus_errors1_w[2]
.sym 64102 $abc$60912$n5166_1
.sym 64103 csrbank1_bus_errors1_w[4]
.sym 64104 csrbank1_bus_errors1_w[5]
.sym 64105 csrbank1_bus_errors1_w[6]
.sym 64106 csrbank1_bus_errors1_w[7]
.sym 64108 $abc$60912$n5166_1
.sym 64109 csrbank1_bus_errors2_w[5]
.sym 64110 csrbank1_bus_errors1_w[5]
.sym 64111 $abc$60912$n5169_1
.sym 64117 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 64120 $abc$60912$n5166_1
.sym 64121 csrbank1_bus_errors2_w[1]
.sym 64122 csrbank1_bus_errors1_w[1]
.sym 64123 $abc$60912$n5169_1
.sym 64126 $abc$60912$n5169_1
.sym 64127 csrbank1_scratch3_w[7]
.sym 64128 csrbank1_bus_errors2_w[7]
.sym 64129 $abc$60912$n5083_1
.sym 64132 csrbank1_bus_errors1_w[5]
.sym 64133 csrbank1_bus_errors1_w[4]
.sym 64134 csrbank1_bus_errors1_w[7]
.sym 64135 csrbank1_bus_errors1_w[6]
.sym 64138 $abc$60912$n5093
.sym 64139 $abc$60912$n5095_1
.sym 64140 $abc$60912$n5094_1
.sym 64141 $abc$60912$n5096
.sym 64145 sys_rst
.sym 64147 $abc$60912$n5086_1
.sym 64150 csrbank1_bus_errors1_w[2]
.sym 64151 csrbank1_bus_errors1_w[0]
.sym 64152 csrbank1_bus_errors1_w[3]
.sym 64153 csrbank1_bus_errors1_w[1]
.sym 64154 $abc$60912$n11072
.sym 64155 sys_clk_$glb_clk
.sym 64157 csrbank1_bus_errors2_w[0]
.sym 64158 csrbank1_bus_errors2_w[1]
.sym 64159 csrbank1_bus_errors2_w[2]
.sym 64160 csrbank1_bus_errors2_w[3]
.sym 64161 csrbank1_bus_errors2_w[4]
.sym 64162 csrbank1_bus_errors2_w[5]
.sym 64163 csrbank1_bus_errors2_w[6]
.sym 64164 csrbank1_bus_errors2_w[7]
.sym 64166 basesoc_uart_phy_tx_busy
.sym 64168 $abc$60912$n11076
.sym 64169 $abc$60912$n924
.sym 64170 spiflash_bus_adr[4]
.sym 64171 spiflash_bus_adr[8]
.sym 64172 spiflash_sr[9]
.sym 64173 $abc$60912$n10038
.sym 64174 basesoc_uart_phy_rx_bitcount[0]
.sym 64175 csrbank1_scratch3_w[5]
.sym 64176 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 64177 picorv32.reg_op1[24]
.sym 64178 picorv32.reg_out[13]
.sym 64179 $abc$60912$n8134
.sym 64180 $abc$60912$n5537
.sym 64181 csrbank1_bus_errors3_w[6]
.sym 64183 picorv32.reg_op2[24]
.sym 64184 picorv32.reg_op2[4]
.sym 64185 $abc$60912$n4482
.sym 64186 $abc$60912$n6711_1
.sym 64191 $abc$60912$n8885_1
.sym 64192 $abc$60912$n4719
.sym 64198 $abc$60912$n5088_1
.sym 64199 csrbank1_bus_errors3_w[6]
.sym 64200 $abc$60912$n4511
.sym 64201 $abc$60912$n5090
.sym 64202 $abc$60912$n5091_1
.sym 64204 csrbank1_bus_errors0_w[0]
.sym 64206 $PACKER_VCC_NET_$glb_clk
.sym 64208 $abc$60912$n5089_1
.sym 64209 csrbank1_bus_errors2_w[7]
.sym 64210 $abc$60912$n5086_1
.sym 64212 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 64214 csrbank1_bus_errors2_w[0]
.sym 64215 csrbank1_bus_errors2_w[1]
.sym 64216 csrbank1_bus_errors2_w[2]
.sym 64217 csrbank1_bus_errors2_w[3]
.sym 64218 csrbank1_bus_errors2_w[4]
.sym 64219 csrbank1_bus_errors2_w[5]
.sym 64221 sys_rst
.sym 64222 csrbank1_bus_errors3_w[0]
.sym 64223 csrbank1_bus_errors3_w[1]
.sym 64224 csrbank1_bus_errors3_w[2]
.sym 64225 csrbank1_bus_errors3_w[3]
.sym 64226 csrbank1_bus_errors3_w[4]
.sym 64227 csrbank1_bus_errors3_w[5]
.sym 64228 csrbank1_bus_errors2_w[6]
.sym 64229 csrbank1_bus_errors3_w[7]
.sym 64231 csrbank1_bus_errors2_w[7]
.sym 64232 csrbank1_bus_errors2_w[5]
.sym 64233 csrbank1_bus_errors2_w[4]
.sym 64234 csrbank1_bus_errors2_w[6]
.sym 64237 $abc$60912$n5090
.sym 64238 $abc$60912$n5088_1
.sym 64239 $abc$60912$n5089_1
.sym 64240 $abc$60912$n5091_1
.sym 64243 csrbank1_bus_errors2_w[2]
.sym 64244 csrbank1_bus_errors2_w[3]
.sym 64245 csrbank1_bus_errors2_w[0]
.sym 64246 csrbank1_bus_errors2_w[1]
.sym 64249 csrbank1_bus_errors3_w[4]
.sym 64250 csrbank1_bus_errors3_w[5]
.sym 64251 csrbank1_bus_errors3_w[6]
.sym 64252 csrbank1_bus_errors3_w[7]
.sym 64255 csrbank1_bus_errors3_w[1]
.sym 64256 csrbank1_bus_errors3_w[0]
.sym 64257 csrbank1_bus_errors3_w[3]
.sym 64258 csrbank1_bus_errors3_w[2]
.sym 64261 $abc$60912$n5086_1
.sym 64262 csrbank1_bus_errors0_w[0]
.sym 64263 sys_rst
.sym 64268 $PACKER_VCC_NET_$glb_clk
.sym 64269 csrbank1_bus_errors0_w[0]
.sym 64273 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 64276 csrbank1_bus_errors3_w[7]
.sym 64277 $abc$60912$n4511
.sym 64278 sys_clk_$glb_clk
.sym 64279 sys_rst_$glb_sr
.sym 64280 csrbank1_bus_errors3_w[0]
.sym 64281 csrbank1_bus_errors3_w[1]
.sym 64282 csrbank1_bus_errors3_w[2]
.sym 64283 csrbank1_bus_errors3_w[3]
.sym 64284 csrbank1_bus_errors3_w[4]
.sym 64285 csrbank1_bus_errors3_w[5]
.sym 64286 csrbank1_bus_errors3_w[6]
.sym 64287 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 64288 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 64292 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64293 $abc$60912$n7200
.sym 64295 $abc$60912$n7017_1
.sym 64296 $abc$60912$n5377
.sym 64297 $abc$60912$n4478
.sym 64299 por_rst
.sym 64300 spiflash_bus_dat_w[17]
.sym 64301 $abc$60912$n9035
.sym 64302 $PACKER_VCC_NET_$glb_clk
.sym 64303 csrbank1_bus_errors2_w[2]
.sym 64305 $abc$60912$n6774_1
.sym 64310 picorv32.reg_op2[2]
.sym 64312 csrbank1_bus_errors2_w[6]
.sym 64315 csrbank1_bus_errors3_w[1]
.sym 64321 $abc$60912$n6711_1
.sym 64322 $abc$60912$n8001_1
.sym 64323 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64324 storage_1[14][5]
.sym 64330 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64339 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 64340 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 64341 $abc$60912$n8000
.sym 64343 basesoc_sram_we[2]
.sym 64344 $abc$60912$n5639
.sym 64347 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64348 $abc$60912$n11077
.sym 64351 $abc$60912$n8885_1
.sym 64352 storage_1[15][5]
.sym 64354 $abc$60912$n6711_1
.sym 64367 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64372 $abc$60912$n8001_1
.sym 64373 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 64374 $abc$60912$n8885_1
.sym 64375 $abc$60912$n8000
.sym 64378 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 64379 storage_1[14][5]
.sym 64380 storage_1[15][5]
.sym 64381 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64385 basesoc_sram_we[2]
.sym 64386 $abc$60912$n5639
.sym 64391 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 64399 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64400 $abc$60912$n11077
.sym 64401 sys_clk_$glb_clk
.sym 64403 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64404 count[1]
.sym 64405 $abc$60912$n6811
.sym 64406 $abc$60912$n11077
.sym 64407 $abc$60912$n8142
.sym 64408 $abc$60912$n4719
.sym 64409 spiflash_bus_adr[13]
.sym 64410 $abc$60912$n8166
.sym 64411 $abc$60912$n1169
.sym 64412 $abc$60912$n8001_1
.sym 64416 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64419 picorv32.reg_op1[23]
.sym 64420 $abc$60912$n9047
.sym 64421 $abc$60912$n5891
.sym 64422 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64423 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 64424 picorv32.reg_op2[29]
.sym 64425 picorv32.reg_op1[2]
.sym 64426 csrbank1_bus_errors3_w[2]
.sym 64433 $abc$60912$n8142
.sym 64437 $abc$60912$n4473
.sym 64452 picorv32.reg_op2[18]
.sym 64455 $abc$60912$n6828_1
.sym 64456 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64468 picorv32.reg_op2[24]
.sym 64470 $abc$60912$n6774_1
.sym 64471 $abc$60912$n11076
.sym 64472 $abc$60912$n5094_1
.sym 64473 spiflash_bus_dat_w[18]
.sym 64475 storage[11][5]
.sym 64480 $abc$60912$n5094_1
.sym 64483 picorv32.reg_op2[24]
.sym 64490 picorv32.reg_op2[18]
.sym 64495 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64503 spiflash_bus_dat_w[18]
.sym 64510 storage[11][5]
.sym 64514 $abc$60912$n6774_1
.sym 64522 $abc$60912$n6828_1
.sym 64523 $abc$60912$n11076
.sym 64524 sys_clk_$glb_clk
.sym 64530 spiflash_bus_dat_w[18]
.sym 64536 $PACKER_VCC_NET_$glb_clk
.sym 64537 $abc$60912$n4478
.sym 64539 $abc$60912$n6828_1
.sym 64540 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 64541 $abc$60912$n4473
.sym 64542 $abc$60912$n6126_1
.sym 64543 basesoc_uart_phy_rx_reg[5]
.sym 64545 $abc$60912$n6811
.sym 64546 sys_rst
.sym 64548 $abc$60912$n1169
.sym 64551 $abc$60912$n5559
.sym 64556 picorv32.reg_op1[23]
.sym 64595 $abc$60912$n6863
.sym 64598 $abc$60912$n8765
.sym 64599 picorv32.pcpi_mul.rs1[0]
.sym 64619 picorv32.pcpi_mul.rs1[0]
.sym 64625 $abc$60912$n8020
.sym 64626 picorv32.pcpi_div.quotient_msk[13]
.sym 64627 picorv32.pcpi_div.quotient_msk[10]
.sym 64628 picorv32.irq_mask[1]
.sym 64629 picorv32.pcpi_div.quotient_msk[11]
.sym 64630 $abc$60912$n5265
.sym 64631 picorv32.pcpi_div.quotient_msk[12]
.sym 64632 $abc$60912$n11072
.sym 64641 $abc$60912$n6653_1
.sym 64648 picorv32.pcpi_mul.pcpi_insn[12]
.sym 64670 picorv32.pcpi_div.quotient[30]
.sym 64674 picorv32.pcpi_div.quotient[2]
.sym 64677 picorv32.pcpi_div.quotient[12]
.sym 64678 $abc$60912$n6653_1
.sym 64685 picorv32.pcpi_div.quotient_msk[10]
.sym 64689 picorv32.pcpi_div.quotient_msk[12]
.sym 64694 $abc$60912$n4870
.sym 64697 $abc$60912$n11072
.sym 64698 picorv32.pcpi_div.quotient_msk[30]
.sym 64702 $abc$60912$n6653_1
.sym 64706 $abc$60912$n11072
.sym 64713 picorv32.pcpi_div.quotient[12]
.sym 64714 picorv32.pcpi_div.quotient_msk[12]
.sym 64718 picorv32.pcpi_div.quotient[30]
.sym 64719 picorv32.pcpi_div.quotient_msk[30]
.sym 64727 picorv32.pcpi_div.quotient[12]
.sym 64733 picorv32.pcpi_div.quotient_msk[10]
.sym 64742 picorv32.pcpi_div.quotient[2]
.sym 64746 $abc$60912$n4870
.sym 64747 sys_clk_$glb_clk
.sym 64748 picorv32.pcpi_div.start_$glb_sr
.sym 64753 picorv32.pcpi_div.quotient_msk[29]
.sym 64754 $abc$60912$n5264
.sym 64755 picorv32.pcpi_div.quotient_msk[7]
.sym 64756 picorv32.pcpi_div.quotient_msk[8]
.sym 64757 $abc$60912$n5266
.sym 64758 $abc$60912$n10568
.sym 64759 picorv32.pcpi_div.quotient_msk[17]
.sym 64760 picorv32.pcpi_div.quotient_msk[6]
.sym 64761 $abc$60912$n6664_1
.sym 64762 spiflash_bus_adr[5]
.sym 64763 spiflash_bus_adr[5]
.sym 64767 picorv32.pcpi_div.quotient_msk[31]
.sym 64770 $abc$60912$n11072
.sym 64771 $abc$60912$n7587_1
.sym 64785 $abc$60912$n8020
.sym 64788 $abc$60912$n4870
.sym 64792 $abc$60912$n11072
.sym 64795 $abc$60912$n8916
.sym 64799 picorv32.pcpi_div.quotient_msk[29]
.sym 64802 picorv32.pcpi_div.quotient[30]
.sym 64806 $abc$60912$n4870
.sym 64810 $abc$60912$n4865
.sym 64812 $abc$60912$n8912
.sym 64813 $abc$60912$n10573
.sym 64816 picorv32.pcpi_div.quotient[10]
.sym 64819 $abc$60912$n8922
.sym 64822 picorv32.pcpi_div.quotient[30]
.sym 64832 $abc$60912$n10567
.sym 64837 $abc$60912$n10563
.sym 64840 $abc$60912$n10566
.sym 64843 $abc$60912$n10562
.sym 64851 $abc$60912$n10564
.sym 64854 $abc$60912$n10406
.sym 64859 $abc$60912$n10568
.sym 64861 $abc$60912$n10565
.sym 64865 $abc$60912$n10562
.sym 64868 $auto$alumacc.cc:474:replace_alu$6802.C[2]
.sym 64871 $abc$60912$n10406
.sym 64874 $auto$alumacc.cc:474:replace_alu$6802.C[3]
.sym 64876 $abc$60912$n10563
.sym 64878 $auto$alumacc.cc:474:replace_alu$6802.C[2]
.sym 64880 $auto$alumacc.cc:474:replace_alu$6802.C[4]
.sym 64883 $abc$60912$n10564
.sym 64884 $auto$alumacc.cc:474:replace_alu$6802.C[3]
.sym 64886 $auto$alumacc.cc:474:replace_alu$6802.C[5]
.sym 64889 $abc$60912$n10565
.sym 64890 $auto$alumacc.cc:474:replace_alu$6802.C[4]
.sym 64892 $auto$alumacc.cc:474:replace_alu$6802.C[6]
.sym 64895 $abc$60912$n10566
.sym 64896 $auto$alumacc.cc:474:replace_alu$6802.C[5]
.sym 64898 $auto$alumacc.cc:474:replace_alu$6802.C[7]
.sym 64901 $abc$60912$n10567
.sym 64902 $auto$alumacc.cc:474:replace_alu$6802.C[6]
.sym 64904 $auto$alumacc.cc:474:replace_alu$6802.C[8]
.sym 64906 $abc$60912$n10568
.sym 64908 $auto$alumacc.cc:474:replace_alu$6802.C[7]
.sym 64912 $abc$60912$n10571
.sym 64913 picorv32.pcpi_div.quotient[15]
.sym 64914 picorv32.pcpi_div.quotient[10]
.sym 64915 picorv32.pcpi_div.quotient[17]
.sym 64916 picorv32.pcpi_div.quotient[8]
.sym 64917 $abc$60912$n8613_1
.sym 64918 picorv32.pcpi_div.quotient[16]
.sym 64919 $abc$60912$n10576
.sym 64921 $abc$60912$n4525
.sym 64922 picorv32.reg_op1[21]
.sym 64923 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 64926 $abc$60912$n10567
.sym 64928 picorv32.pcpi_div.quotient_msk[30]
.sym 64930 picorv32.pcpi_div_wr
.sym 64931 picorv32.pcpi_div.quotient_msk[29]
.sym 64935 picorv32.pcpi_div.quotient_msk[18]
.sym 64937 $abc$60912$n8904
.sym 64938 picorv32.pcpi_div.quotient_msk[8]
.sym 64939 $abc$60912$n8906
.sym 64942 $abc$60912$n4704
.sym 64943 picorv32.pcpi_div.quotient[2]
.sym 64944 $abc$60912$n8870
.sym 64946 $abc$60912$n4859
.sym 64947 picorv32.pcpi_div.quotient[30]
.sym 64948 $auto$alumacc.cc:474:replace_alu$6802.C[8]
.sym 64953 $abc$60912$n10575
.sym 64959 $abc$60912$n10572
.sym 64961 $abc$60912$n10570
.sym 64969 $abc$60912$n10571
.sym 64974 $abc$60912$n10574
.sym 64978 $abc$60912$n10573
.sym 64981 $abc$60912$n10569
.sym 64984 $abc$60912$n10576
.sym 64985 $auto$alumacc.cc:474:replace_alu$6802.C[9]
.sym 64987 $abc$60912$n10569
.sym 64989 $auto$alumacc.cc:474:replace_alu$6802.C[8]
.sym 64991 $auto$alumacc.cc:474:replace_alu$6802.C[10]
.sym 64994 $abc$60912$n10570
.sym 64995 $auto$alumacc.cc:474:replace_alu$6802.C[9]
.sym 64997 $auto$alumacc.cc:474:replace_alu$6802.C[11]
.sym 65000 $abc$60912$n10571
.sym 65001 $auto$alumacc.cc:474:replace_alu$6802.C[10]
.sym 65003 $auto$alumacc.cc:474:replace_alu$6802.C[12]
.sym 65005 $abc$60912$n10572
.sym 65007 $auto$alumacc.cc:474:replace_alu$6802.C[11]
.sym 65009 $auto$alumacc.cc:474:replace_alu$6802.C[13]
.sym 65012 $abc$60912$n10573
.sym 65013 $auto$alumacc.cc:474:replace_alu$6802.C[12]
.sym 65015 $auto$alumacc.cc:474:replace_alu$6802.C[14]
.sym 65018 $abc$60912$n10574
.sym 65019 $auto$alumacc.cc:474:replace_alu$6802.C[13]
.sym 65021 $auto$alumacc.cc:474:replace_alu$6802.C[15]
.sym 65024 $abc$60912$n10575
.sym 65025 $auto$alumacc.cc:474:replace_alu$6802.C[14]
.sym 65027 $auto$alumacc.cc:474:replace_alu$6802.C[16]
.sym 65029 $abc$60912$n10576
.sym 65031 $auto$alumacc.cc:474:replace_alu$6802.C[15]
.sym 65035 $abc$60912$n8629_1
.sym 65036 picorv32.pcpi_div_rd[6]
.sym 65037 $abc$60912$n10578
.sym 65038 $abc$60912$n4859
.sym 65039 $abc$60912$n10569
.sym 65040 $abc$60912$n8637_1
.sym 65041 $abc$60912$n8623_1
.sym 65042 $abc$60912$n10577
.sym 65045 sram_bus_dat_w[1]
.sym 65048 picorv32.pcpi_div.quotient[16]
.sym 65050 sys_rst
.sym 65051 picorv32.pcpi_div.outsign
.sym 65053 picorv32.cpuregs_rs1[27]
.sym 65054 picorv32.pcpi_mul.pcpi_insn[12]
.sym 65056 picorv32.pcpi_mul.pcpi_insn[12]
.sym 65057 $abc$60912$n10575
.sym 65058 $abc$60912$n4607
.sym 65061 picorv32.pcpi_div.quotient[17]
.sym 65063 picorv32.pcpi_div.quotient[8]
.sym 65066 picorv32.pcpi_div.dividend[6]
.sym 65067 $abc$60912$n8844
.sym 65068 $abc$60912$n8928
.sym 65070 $abc$60912$n8659_1
.sym 65071 $auto$alumacc.cc:474:replace_alu$6802.C[16]
.sym 65089 $abc$60912$n10579
.sym 65091 $abc$60912$n10584
.sym 65098 $abc$60912$n10583
.sym 65099 $abc$60912$n10577
.sym 65102 $abc$60912$n10578
.sym 65104 $abc$60912$n10581
.sym 65106 $abc$60912$n10580
.sym 65107 $abc$60912$n10582
.sym 65108 $auto$alumacc.cc:474:replace_alu$6802.C[17]
.sym 65110 $abc$60912$n10577
.sym 65112 $auto$alumacc.cc:474:replace_alu$6802.C[16]
.sym 65114 $auto$alumacc.cc:474:replace_alu$6802.C[18]
.sym 65117 $abc$60912$n10578
.sym 65118 $auto$alumacc.cc:474:replace_alu$6802.C[17]
.sym 65120 $auto$alumacc.cc:474:replace_alu$6802.C[19]
.sym 65123 $abc$60912$n10579
.sym 65124 $auto$alumacc.cc:474:replace_alu$6802.C[18]
.sym 65126 $auto$alumacc.cc:474:replace_alu$6802.C[20]
.sym 65129 $abc$60912$n10580
.sym 65130 $auto$alumacc.cc:474:replace_alu$6802.C[19]
.sym 65132 $auto$alumacc.cc:474:replace_alu$6802.C[21]
.sym 65134 $abc$60912$n10581
.sym 65136 $auto$alumacc.cc:474:replace_alu$6802.C[20]
.sym 65138 $auto$alumacc.cc:474:replace_alu$6802.C[22]
.sym 65140 $abc$60912$n10582
.sym 65142 $auto$alumacc.cc:474:replace_alu$6802.C[21]
.sym 65144 $auto$alumacc.cc:474:replace_alu$6802.C[23]
.sym 65147 $abc$60912$n10583
.sym 65148 $auto$alumacc.cc:474:replace_alu$6802.C[22]
.sym 65150 $auto$alumacc.cc:474:replace_alu$6802.C[24]
.sym 65152 $abc$60912$n10584
.sym 65154 $auto$alumacc.cc:474:replace_alu$6802.C[23]
.sym 65158 picorv32.pcpi_div_rd[20]
.sym 65159 $abc$60912$n8609
.sym 65160 picorv32.pcpi_div_rd[17]
.sym 65161 $abc$60912$n8633
.sym 65162 $abc$60912$n8639
.sym 65163 $abc$60912$n10591
.sym 65164 $abc$60912$n10589
.sym 65165 picorv32.pcpi_div_rd[2]
.sym 65166 picorv32.reg_next_pc[10]
.sym 65168 $abc$60912$n8921_1
.sym 65170 spiflash_bus_adr[5]
.sym 65172 $abc$60912$n5538
.sym 65174 $abc$60912$n4865
.sym 65176 $abc$60912$n8858
.sym 65177 picorv32.pcpi_div.start
.sym 65181 $abc$60912$n6664_1
.sym 65182 $abc$60912$n8956
.sym 65183 storage_1[13][1]
.sym 65184 $abc$60912$n8854
.sym 65187 $abc$60912$n8916
.sym 65188 picorv32.pcpi_div.quotient[30]
.sym 65189 $abc$60912$n4630
.sym 65190 $abc$60912$n8860
.sym 65191 picorv32.pcpi_div.quotient[15]
.sym 65192 $abc$60912$n8862
.sym 65194 $auto$alumacc.cc:474:replace_alu$6802.C[24]
.sym 65200 $abc$60912$n10589
.sym 65207 $abc$60912$n10590
.sym 65208 $abc$60912$n10585
.sym 65213 $abc$60912$n10586
.sym 65221 $abc$60912$n10588
.sym 65228 $abc$60912$n10591
.sym 65229 $abc$60912$n10587
.sym 65231 $auto$alumacc.cc:474:replace_alu$6802.C[25]
.sym 65234 $abc$60912$n10585
.sym 65235 $auto$alumacc.cc:474:replace_alu$6802.C[24]
.sym 65237 $auto$alumacc.cc:474:replace_alu$6802.C[26]
.sym 65240 $abc$60912$n10586
.sym 65241 $auto$alumacc.cc:474:replace_alu$6802.C[25]
.sym 65243 $auto$alumacc.cc:474:replace_alu$6802.C[27]
.sym 65245 $abc$60912$n10587
.sym 65247 $auto$alumacc.cc:474:replace_alu$6802.C[26]
.sym 65249 $auto$alumacc.cc:474:replace_alu$6802.C[28]
.sym 65251 $abc$60912$n10588
.sym 65253 $auto$alumacc.cc:474:replace_alu$6802.C[27]
.sym 65255 $auto$alumacc.cc:474:replace_alu$6802.C[29]
.sym 65257 $abc$60912$n10589
.sym 65259 $auto$alumacc.cc:474:replace_alu$6802.C[28]
.sym 65261 $auto$alumacc.cc:474:replace_alu$6802.C[30]
.sym 65264 $abc$60912$n10590
.sym 65265 $auto$alumacc.cc:474:replace_alu$6802.C[29]
.sym 65267 $nextpnr_ICESTORM_LC_60$I3
.sym 65270 $abc$60912$n10591
.sym 65271 $auto$alumacc.cc:474:replace_alu$6802.C[30]
.sym 65277 $nextpnr_ICESTORM_LC_60$I3
.sym 65281 $abc$60912$n8655_1
.sym 65282 $abc$60912$n8635_1
.sym 65283 $abc$60912$n8657
.sym 65284 picorv32.pcpi_div_rd[21]
.sym 65285 picorv32.pcpi_div_rd[15]
.sym 65286 $abc$60912$n8659_1
.sym 65287 $abc$60912$n8621
.sym 65288 picorv32.pcpi_div_rd[8]
.sym 65289 picorv32.timer[20]
.sym 65290 picorv32.reg_next_pc[8]
.sym 65293 picorv32.reg_next_pc[8]
.sym 65294 $abc$60912$n10585
.sym 65297 picorv32.pcpi_div_rd[10]
.sym 65298 $abc$60912$n9181
.sym 65299 $abc$60912$n8864
.sym 65301 $abc$60912$n7418_1
.sym 65302 $abc$60912$n8609
.sym 65303 picorv32.pcpi_div.instr_remu
.sym 65304 $abc$60912$n4954
.sym 65305 $abc$60912$n8868
.sym 65306 picorv32.pcpi_div_wr
.sym 65307 $abc$60912$n10588
.sym 65308 picorv32.pcpi_div.dividend[17]
.sym 65309 picorv32.pcpi_div_rd[30]
.sym 65310 picorv32.pcpi_div.quotient[28]
.sym 65311 picorv32.pcpi_div.quotient[28]
.sym 65312 $abc$60912$n8958
.sym 65314 $abc$60912$n8960
.sym 65315 picorv32.pcpi_div_rd[2]
.sym 65322 $abc$60912$n10605
.sym 65325 $abc$60912$n10604
.sym 65326 $abc$60912$n10600
.sym 65327 $abc$60912$n10601
.sym 65338 $abc$60912$n10602
.sym 65342 $abc$60912$n10407
.sym 65344 $abc$60912$n10606
.sym 65348 $abc$60912$n10603
.sym 65357 $abc$60912$n10600
.sym 65360 $auto$alumacc.cc:474:replace_alu$6805.C[2]
.sym 65362 $abc$60912$n10407
.sym 65366 $auto$alumacc.cc:474:replace_alu$6805.C[3]
.sym 65368 $abc$60912$n10601
.sym 65370 $auto$alumacc.cc:474:replace_alu$6805.C[2]
.sym 65372 $auto$alumacc.cc:474:replace_alu$6805.C[4]
.sym 65374 $abc$60912$n10602
.sym 65376 $auto$alumacc.cc:474:replace_alu$6805.C[3]
.sym 65378 $auto$alumacc.cc:474:replace_alu$6805.C[5]
.sym 65380 $abc$60912$n10603
.sym 65382 $auto$alumacc.cc:474:replace_alu$6805.C[4]
.sym 65384 $auto$alumacc.cc:474:replace_alu$6805.C[6]
.sym 65387 $abc$60912$n10604
.sym 65388 $auto$alumacc.cc:474:replace_alu$6805.C[5]
.sym 65390 $auto$alumacc.cc:474:replace_alu$6805.C[7]
.sym 65393 $abc$60912$n10605
.sym 65394 $auto$alumacc.cc:474:replace_alu$6805.C[6]
.sym 65396 $auto$alumacc.cc:474:replace_alu$6805.C[8]
.sym 65398 $abc$60912$n10606
.sym 65400 $auto$alumacc.cc:474:replace_alu$6805.C[7]
.sym 65404 picorv32.pcpi_div_rd[30]
.sym 65405 $abc$60912$n8665_1
.sym 65406 $abc$60912$n8663
.sym 65407 $abc$60912$n10611
.sym 65408 $abc$60912$n7626
.sym 65409 $abc$60912$n10613
.sym 65410 picorv32.pcpi_div_rd[28]
.sym 65411 $abc$60912$n8661_1
.sym 65412 picorv32.reg_op2[22]
.sym 65413 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 65414 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 65415 picorv32.reg_op2[22]
.sym 65416 $abc$60912$n4954
.sym 65417 picorv32.pcpi_div.instr_div
.sym 65418 $abc$60912$n9181
.sym 65421 $abc$60912$n5466
.sym 65422 $abc$60912$n8962
.sym 65423 $abc$60912$n8930
.sym 65425 spiflash_bus_adr[5]
.sym 65428 picorv32.pcpi_mul_rd[0]
.sym 65429 $abc$60912$n7626
.sym 65430 $abc$60912$n8886
.sym 65431 picorv32.pcpi_div.dividend[28]
.sym 65432 $abc$60912$n8888
.sym 65434 $abc$60912$n8890
.sym 65435 $abc$60912$n8870
.sym 65436 $abc$60912$n8892
.sym 65438 $abc$60912$n8894
.sym 65440 $auto$alumacc.cc:474:replace_alu$6805.C[8]
.sym 65447 $abc$60912$n10607
.sym 65449 $abc$60912$n10609
.sym 65450 $abc$60912$n10608
.sym 65454 $abc$60912$n10614
.sym 65464 $abc$60912$n10610
.sym 65471 $abc$60912$n10612
.sym 65472 $abc$60912$n10611
.sym 65474 $abc$60912$n10613
.sym 65477 $auto$alumacc.cc:474:replace_alu$6805.C[9]
.sym 65480 $abc$60912$n10607
.sym 65481 $auto$alumacc.cc:474:replace_alu$6805.C[8]
.sym 65483 $auto$alumacc.cc:474:replace_alu$6805.C[10]
.sym 65486 $abc$60912$n10608
.sym 65487 $auto$alumacc.cc:474:replace_alu$6805.C[9]
.sym 65489 $auto$alumacc.cc:474:replace_alu$6805.C[11]
.sym 65492 $abc$60912$n10609
.sym 65493 $auto$alumacc.cc:474:replace_alu$6805.C[10]
.sym 65495 $auto$alumacc.cc:474:replace_alu$6805.C[12]
.sym 65498 $abc$60912$n10610
.sym 65499 $auto$alumacc.cc:474:replace_alu$6805.C[11]
.sym 65501 $auto$alumacc.cc:474:replace_alu$6805.C[13]
.sym 65504 $abc$60912$n10611
.sym 65505 $auto$alumacc.cc:474:replace_alu$6805.C[12]
.sym 65507 $auto$alumacc.cc:474:replace_alu$6805.C[14]
.sym 65510 $abc$60912$n10612
.sym 65511 $auto$alumacc.cc:474:replace_alu$6805.C[13]
.sym 65513 $auto$alumacc.cc:474:replace_alu$6805.C[15]
.sym 65516 $abc$60912$n10613
.sym 65517 $auto$alumacc.cc:474:replace_alu$6805.C[14]
.sym 65519 $auto$alumacc.cc:474:replace_alu$6805.C[16]
.sym 65521 $abc$60912$n10614
.sym 65523 $auto$alumacc.cc:474:replace_alu$6805.C[15]
.sym 65527 picorv32.pcpi_div.dividend[11]
.sym 65528 $abc$60912$n10617
.sym 65529 $abc$60912$n7288
.sym 65530 $abc$60912$n10610
.sym 65531 picorv32.pcpi_div.dividend[16]
.sym 65532 $abc$60912$n7654
.sym 65533 $abc$60912$n7317_1
.sym 65534 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 65535 $abc$60912$n7616
.sym 65536 $abc$60912$n7473
.sym 65537 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 65538 sys_rst
.sym 65539 picorv32.cpuregs_rs1[24]
.sym 65542 $abc$60912$n7646
.sym 65546 $abc$60912$n7544
.sym 65547 picorv32.pcpi_div.dividend[10]
.sym 65550 picorv32.pcpi_div.outsign
.sym 65551 $abc$60912$n6196_1
.sym 65552 $abc$60912$n8896
.sym 65553 picorv32.reg_op1[11]
.sym 65554 picorv32.reg_op1[4]
.sym 65555 picorv32.reg_op1[0]
.sym 65556 $abc$60912$n6219_1
.sym 65559 picorv32.pcpi_mul_rd[2]
.sym 65560 $abc$60912$n4667
.sym 65561 $abc$60912$n8581
.sym 65562 picorv32.pcpi_div.instr_rem
.sym 65563 $auto$alumacc.cc:474:replace_alu$6805.C[16]
.sym 65569 $abc$60912$n10621
.sym 65575 $abc$60912$n10620
.sym 65579 $abc$60912$n10619
.sym 65581 $abc$60912$n10615
.sym 65585 $abc$60912$n10617
.sym 65588 $abc$60912$n10618
.sym 65590 $abc$60912$n10616
.sym 65598 $abc$60912$n10622
.sym 65600 $auto$alumacc.cc:474:replace_alu$6805.C[17]
.sym 65603 $abc$60912$n10615
.sym 65604 $auto$alumacc.cc:474:replace_alu$6805.C[16]
.sym 65606 $auto$alumacc.cc:474:replace_alu$6805.C[18]
.sym 65608 $abc$60912$n10616
.sym 65610 $auto$alumacc.cc:474:replace_alu$6805.C[17]
.sym 65612 $auto$alumacc.cc:474:replace_alu$6805.C[19]
.sym 65614 $abc$60912$n10617
.sym 65616 $auto$alumacc.cc:474:replace_alu$6805.C[18]
.sym 65618 $auto$alumacc.cc:474:replace_alu$6805.C[20]
.sym 65620 $abc$60912$n10618
.sym 65622 $auto$alumacc.cc:474:replace_alu$6805.C[19]
.sym 65624 $auto$alumacc.cc:474:replace_alu$6805.C[21]
.sym 65627 $abc$60912$n10619
.sym 65628 $auto$alumacc.cc:474:replace_alu$6805.C[20]
.sym 65630 $auto$alumacc.cc:474:replace_alu$6805.C[22]
.sym 65633 $abc$60912$n10620
.sym 65634 $auto$alumacc.cc:474:replace_alu$6805.C[21]
.sym 65636 $auto$alumacc.cc:474:replace_alu$6805.C[23]
.sym 65638 $abc$60912$n10621
.sym 65640 $auto$alumacc.cc:474:replace_alu$6805.C[22]
.sym 65642 $auto$alumacc.cc:474:replace_alu$6805.C[24]
.sym 65645 $abc$60912$n10622
.sym 65646 $auto$alumacc.cc:474:replace_alu$6805.C[23]
.sym 65650 $abc$60912$n8996
.sym 65651 $abc$60912$n10727
.sym 65652 $abc$60912$n10629
.sym 65653 $abc$60912$n6205
.sym 65654 $abc$60912$n10628
.sym 65655 $abc$60912$n10624
.sym 65656 $abc$60912$n6196_1
.sym 65657 $abc$60912$n10627
.sym 65659 $abc$60912$n7654
.sym 65661 $abc$60912$n6760
.sym 65662 $abc$60912$n5046
.sym 65663 $abc$60912$n7317_1
.sym 65665 $abc$60912$n5251
.sym 65666 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 65667 $abc$60912$n8045
.sym 65668 picorv32.reg_op1[2]
.sym 65669 picorv32.pcpi_div.dividend[11]
.sym 65671 $abc$60912$n8596
.sym 65673 picorv32.irq_mask[2]
.sym 65675 $abc$60912$n6221
.sym 65676 $abc$60912$n11068
.sym 65677 $abc$60912$n4630
.sym 65679 picorv32.reg_op1[12]
.sym 65681 spiflash_bus_adr[6]
.sym 65682 picorv32.reg_op1[17]
.sym 65683 storage_1[13][1]
.sym 65684 storage_1[4][1]
.sym 65685 $abc$60912$n2702
.sym 65686 $auto$alumacc.cc:474:replace_alu$6805.C[24]
.sym 65700 $abc$60912$n10625
.sym 65701 $abc$60912$n10626
.sym 65709 $abc$60912$n10629
.sym 65711 $abc$60912$n10628
.sym 65714 $abc$60912$n10627
.sym 65719 $abc$60912$n10623
.sym 65720 $abc$60912$n10624
.sym 65723 $auto$alumacc.cc:474:replace_alu$6805.C[25]
.sym 65725 $abc$60912$n10623
.sym 65727 $auto$alumacc.cc:474:replace_alu$6805.C[24]
.sym 65729 $auto$alumacc.cc:474:replace_alu$6805.C[26]
.sym 65731 $abc$60912$n10624
.sym 65733 $auto$alumacc.cc:474:replace_alu$6805.C[25]
.sym 65735 $auto$alumacc.cc:474:replace_alu$6805.C[27]
.sym 65738 $abc$60912$n10625
.sym 65739 $auto$alumacc.cc:474:replace_alu$6805.C[26]
.sym 65741 $auto$alumacc.cc:474:replace_alu$6805.C[28]
.sym 65744 $abc$60912$n10626
.sym 65745 $auto$alumacc.cc:474:replace_alu$6805.C[27]
.sym 65747 $auto$alumacc.cc:474:replace_alu$6805.C[29]
.sym 65749 $abc$60912$n10627
.sym 65751 $auto$alumacc.cc:474:replace_alu$6805.C[28]
.sym 65753 $auto$alumacc.cc:474:replace_alu$6805.C[30]
.sym 65755 $abc$60912$n10628
.sym 65757 $auto$alumacc.cc:474:replace_alu$6805.C[29]
.sym 65759 $nextpnr_ICESTORM_LC_62$I3
.sym 65762 $abc$60912$n10629
.sym 65763 $auto$alumacc.cc:474:replace_alu$6805.C[30]
.sym 65769 $nextpnr_ICESTORM_LC_62$I3
.sym 65773 $abc$60912$n8891_1
.sym 65774 storage_1[0][3]
.sym 65775 $abc$60912$n6219_1
.sym 65776 $abc$60912$n6229
.sym 65777 storage_1[0][1]
.sym 65778 storage_1[0][4]
.sym 65779 storage_1[0][7]
.sym 65780 $abc$60912$n10736
.sym 65782 spiflash_bus_adr[4]
.sym 65783 spiflash_bus_adr[4]
.sym 65784 $abc$60912$n6653_1
.sym 65787 $abc$60912$n6197
.sym 65788 $abc$60912$n6205
.sym 65789 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 65790 $abc$60912$n6197
.sym 65791 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 65792 $abc$60912$n8007_1
.sym 65794 sram_bus_dat_w[2]
.sym 65795 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 65796 $abc$60912$n10625
.sym 65798 picorv32.reg_op1[3]
.sym 65799 picorv32.reg_op1[1]
.sym 65801 $abc$60912$n5251
.sym 65803 $abc$60912$n5946_1
.sym 65804 $abc$60912$n11053
.sym 65805 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 65806 $abc$60912$n4667
.sym 65815 picorv32.reg_op1[31]
.sym 65817 picorv32.reg_op1[1]
.sym 65818 $abc$60912$n9008
.sym 65823 picorv32.reg_op1[14]
.sym 65824 picorv32.reg_op1[4]
.sym 65825 picorv32.reg_op1[11]
.sym 65827 spiflash_bus_dat_w[1]
.sym 65829 picorv32.pcpi_div.instr_div
.sym 65832 picorv32.pcpi_div.instr_rem
.sym 65837 $abc$60912$n6197
.sym 65839 picorv32.reg_op1[12]
.sym 65840 $abc$60912$n9027
.sym 65843 $abc$60912$n9001
.sym 65844 picorv32.reg_op1[5]
.sym 65849 picorv32.reg_op1[14]
.sym 65855 picorv32.reg_op1[4]
.sym 65860 picorv32.reg_op1[5]
.sym 65861 $abc$60912$n9001
.sym 65862 $abc$60912$n6197
.sym 65865 picorv32.reg_op1[31]
.sym 65866 picorv32.pcpi_div.instr_div
.sym 65867 $abc$60912$n9027
.sym 65868 picorv32.pcpi_div.instr_rem
.sym 65871 picorv32.reg_op1[11]
.sym 65878 spiflash_bus_dat_w[1]
.sym 65883 picorv32.reg_op1[12]
.sym 65885 $abc$60912$n9008
.sym 65886 $abc$60912$n6197
.sym 65891 picorv32.reg_op1[1]
.sym 65894 sys_clk_$glb_clk
.sym 65895 sys_rst_$glb_sr
.sym 65896 $abc$60912$n8869_1
.sym 65897 $abc$60912$n7982
.sym 65898 storage_1[1][4]
.sym 65899 storage_1[1][0]
.sym 65900 $abc$60912$n7969
.sym 65901 storage_1[1][1]
.sym 65902 storage_1[1][2]
.sym 65903 storage_1[1][3]
.sym 65905 $abc$60912$n7481_1
.sym 65907 picorv32.reg_op2[4]
.sym 65908 storage_1[9][7]
.sym 65910 picorv32.pcpi_div.start
.sym 65911 $abc$60912$n11063
.sym 65912 picorv32.pcpi_timeout
.sym 65915 spiflash_bus_dat_w[1]
.sym 65916 spiflash_bus_dat_w[4]
.sym 65917 $abc$60912$n5110
.sym 65919 picorv32.reg_op1[14]
.sym 65921 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 65923 $abc$60912$n11073
.sym 65924 $abc$60912$n4667
.sym 65925 picorv32.reg_op1[23]
.sym 65926 $abc$60912$n11041
.sym 65927 sram_bus_dat_w[1]
.sym 65930 picorv32.reg_op1[5]
.sym 65937 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 65938 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 65941 picorv32.reg_op1[23]
.sym 65944 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 65945 storage_1[4][5]
.sym 65949 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 65950 storage_1[5][5]
.sym 65954 picorv32.reg_op1[17]
.sym 65955 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 65956 picorv32.reg_op1[5]
.sym 65958 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 65964 $abc$60912$n11053
.sym 65973 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 65977 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 65984 picorv32.reg_op1[23]
.sym 65988 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 65995 picorv32.reg_op1[17]
.sym 66000 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66007 picorv32.reg_op1[5]
.sym 66012 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66013 storage_1[5][5]
.sym 66014 storage_1[4][5]
.sym 66015 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66016 $abc$60912$n11053
.sym 66017 sys_clk_$glb_clk
.sym 66019 storage_1[11][6]
.sym 66020 $abc$60912$n7946
.sym 66021 storage_1[11][2]
.sym 66022 $abc$60912$n4617
.sym 66023 $abc$60912$n7941
.sym 66024 picorv32.reg_op1[10]
.sym 66025 $abc$60912$n10751
.sym 66026 storage_1[11][1]
.sym 66028 picorv32.irq_pending[10]
.sym 66029 $abc$60912$n11063
.sym 66031 $abc$60912$n4888
.sym 66032 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66033 $abc$60912$n11072
.sym 66035 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66036 sram_bus_dat_w[2]
.sym 66037 $abc$60912$n11072
.sym 66038 $abc$60912$n7544
.sym 66039 $abc$60912$n765
.sym 66040 $abc$60912$n6105_1
.sym 66041 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66043 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66044 storage_1[8][0]
.sym 66045 picorv32.reg_op1[11]
.sym 66047 $abc$60912$n8123
.sym 66048 $abc$60912$n5461
.sym 66049 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66050 picorv32.reg_op1[13]
.sym 66051 csrbank3_load1_w[4]
.sym 66052 $abc$60912$n4667
.sym 66054 picorv32.pcpi_div.instr_rem
.sym 66062 $abc$60912$n4652
.sym 66063 picorv32.reg_op1[31]
.sym 66067 $auto$alumacc.cc:474:replace_alu$6796.C[31]
.sym 66070 sram_bus_dat_w[1]
.sym 66071 picorv32.reg_op1[22]
.sym 66075 picorv32.reg_op1[20]
.sym 66079 sram_bus_dat_w[4]
.sym 66081 picorv32.reg_op1[21]
.sym 66083 $abc$60912$n10752
.sym 66087 picorv32.reg_op1[26]
.sym 66094 sram_bus_dat_w[4]
.sym 66100 picorv32.reg_op1[22]
.sym 66107 picorv32.reg_op1[26]
.sym 66112 picorv32.reg_op1[20]
.sym 66118 picorv32.reg_op1[21]
.sym 66123 $abc$60912$n10752
.sym 66125 $auto$alumacc.cc:474:replace_alu$6796.C[31]
.sym 66132 sram_bus_dat_w[1]
.sym 66135 picorv32.reg_op1[31]
.sym 66139 $abc$60912$n4652
.sym 66140 sys_clk_$glb_clk
.sym 66141 sys_rst_$glb_sr
.sym 66142 storage_1[12][6]
.sym 66143 $abc$60912$n8880_1
.sym 66144 storage_1[9][1]
.sym 66145 storage_1[9][0]
.sym 66146 $abc$60912$n7977_1
.sym 66147 $abc$60912$n8859_1
.sym 66148 storage_1[9][4]
.sym 66149 $abc$60912$n8894_1
.sym 66151 picorv32.pcpi_mul.pcpi_insn[12]
.sym 66152 picorv32.reg_op1[19]
.sym 66153 $abc$60912$n11060
.sym 66157 sram_bus_dat_w[2]
.sym 66159 $abc$60912$n7994
.sym 66160 $abc$60912$n7154
.sym 66161 spiflash_bus_dat_w[2]
.sym 66162 $abc$60912$n2702
.sym 66163 picorv32.reg_op1[2]
.sym 66165 $abc$60912$n5739_1
.sym 66166 storage_1[7][0]
.sym 66167 picorv32.reg_op1[7]
.sym 66168 $abc$60912$n2701
.sym 66169 $abc$60912$n11068
.sym 66170 $abc$60912$n7941
.sym 66171 $abc$60912$n8861_1
.sym 66172 $abc$60912$n8003_1
.sym 66173 $abc$60912$n2702
.sym 66174 picorv32.reg_op1[17]
.sym 66175 storage_1[13][1]
.sym 66176 storage_1[11][1]
.sym 66177 spiflash_bus_adr[6]
.sym 66183 storage_1[10][0]
.sym 66184 storage_1[8][6]
.sym 66185 picorv32.pcpi_div.instr_div
.sym 66186 $abc$60912$n8007_1
.sym 66187 $abc$60912$n8862_1
.sym 66188 picorv32.reg_op1[31]
.sym 66189 $abc$60912$n8886_1
.sym 66190 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66192 picorv32.reg_op1[24]
.sym 66194 $abc$60912$n4644
.sym 66195 $abc$60912$n8861_1
.sym 66199 storage_1[12][6]
.sym 66201 $abc$60912$n8887_1
.sym 66204 storage_1[8][0]
.sym 66205 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66206 $abc$60912$n8894_1
.sym 66207 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66208 $abc$60912$n8008_1
.sym 66209 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66210 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66214 picorv32.pcpi_div.instr_rem
.sym 66216 picorv32.reg_op1[24]
.sym 66222 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66223 $abc$60912$n8862_1
.sym 66224 $abc$60912$n8894_1
.sym 66228 storage_1[12][6]
.sym 66229 storage_1[8][6]
.sym 66230 $abc$60912$n8886_1
.sym 66231 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66234 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66240 storage_1[10][0]
.sym 66241 $abc$60912$n8861_1
.sym 66242 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66243 storage_1[8][0]
.sym 66246 picorv32.reg_op1[31]
.sym 66247 picorv32.pcpi_div.instr_div
.sym 66249 picorv32.pcpi_div.instr_rem
.sym 66252 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66258 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66259 $abc$60912$n8887_1
.sym 66260 $abc$60912$n8007_1
.sym 66261 $abc$60912$n8008_1
.sym 66262 $abc$60912$n4644
.sym 66263 sys_clk_$glb_clk
.sym 66264 sys_rst_$glb_sr
.sym 66265 $abc$60912$n11043
.sym 66266 storage_1[15][6]
.sym 66267 storage_1[15][0]
.sym 66268 $abc$60912$n11049
.sym 66269 $abc$60912$n4667
.sym 66270 spiflash_bus_adr[6]
.sym 66271 $abc$60912$n8873_1
.sym 66272 $abc$60912$n8888_1
.sym 66273 $abc$60912$n5537
.sym 66274 spiflash_bus_adr[5]
.sym 66275 spiflash_bus_adr[5]
.sym 66276 $abc$60912$n6811
.sym 66277 spiflash_bus_adr[5]
.sym 66278 storage_1[8][6]
.sym 66280 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66281 $abc$60912$n5137
.sym 66282 $abc$60912$n4779
.sym 66283 picorv32.reg_op1[21]
.sym 66284 storage_1[2][1]
.sym 66285 $abc$60912$n11056
.sym 66286 $abc$60912$n4922_1
.sym 66287 $abc$60912$n5739_1
.sym 66288 storage_1[11][0]
.sym 66289 $abc$60912$n11041
.sym 66290 $abc$60912$n4667
.sym 66291 $abc$60912$n11068
.sym 66292 $abc$60912$n11056
.sym 66293 $abc$60912$n5251
.sym 66294 picorv32.reg_op1[2]
.sym 66295 picorv32.reg_op1[10]
.sym 66297 picorv32.reg_op1[3]
.sym 66298 $abc$60912$n11053
.sym 66299 spiflash_bus_sel[3]
.sym 66311 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66317 $abc$60912$n11068
.sym 66318 $abc$60912$n7977_1
.sym 66320 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66322 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66323 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 66324 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66325 sys_rst
.sym 66326 $abc$60912$n5148_1
.sym 66327 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66330 storage_1[2][1]
.sym 66335 storage_1[10][1]
.sym 66337 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 66342 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66345 $abc$60912$n7977_1
.sym 66352 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 66357 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66359 sys_rst
.sym 66360 $abc$60912$n5148_1
.sym 66363 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66364 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66365 storage_1[10][1]
.sym 66366 storage_1[2][1]
.sym 66372 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 66376 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66382 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 66385 $abc$60912$n11068
.sym 66386 sys_clk_$glb_clk
.sym 66388 $abc$60912$n5748
.sym 66389 $abc$60912$n8918_1
.sym 66390 $abc$60912$n5560
.sym 66391 spiflash_bus_sel[3]
.sym 66392 spiflash_bus_sel[0]
.sym 66393 spiflash_bus_sel[2]
.sym 66394 $abc$60912$n11041
.sym 66395 spiflash_bus_sel[1]
.sym 66396 $abc$60912$n7339_1
.sym 66397 spiflash_bus_adr[6]
.sym 66398 picorv32.reg_op1[21]
.sym 66399 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66402 picorv32.mem_wordsize[0]
.sym 66403 $abc$60912$n11049
.sym 66404 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66405 spiflash_bus_adr[4]
.sym 66406 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 66407 slave_sel_r[0]
.sym 66409 $abc$60912$n4549
.sym 66410 $abc$60912$n7939_1
.sym 66411 $abc$60912$n7290
.sym 66412 $abc$60912$n6652_1
.sym 66413 picorv32.mem_wordsize[0]
.sym 66414 picorv32.mem_wordsize[2]
.sym 66415 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66416 $abc$60912$n4667
.sym 66417 $abc$60912$n11041
.sym 66418 $abc$60912$n11073
.sym 66419 picorv32.mem_wordsize[0]
.sym 66420 $abc$60912$n4667
.sym 66421 picorv32.reg_op1[23]
.sym 66422 picorv32.reg_op1[5]
.sym 66423 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66429 $abc$60912$n8920_1
.sym 66430 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66431 $abc$60912$n8895_1
.sym 66432 $abc$60912$n8128_1
.sym 66435 picorv32.mem_wordsize[0]
.sym 66436 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66437 $abc$60912$n8123
.sym 66438 storage_1[14][6]
.sym 66439 storage_1[10][6]
.sym 66440 picorv32.mem_wordsize[2]
.sym 66441 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66442 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66443 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66444 $abc$60912$n8888_1
.sym 66446 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66448 picorv32.reg_op1[1]
.sym 66452 picorv32.reg_op1[0]
.sym 66456 $abc$60912$n11060
.sym 66465 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66469 $abc$60912$n8920_1
.sym 66470 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 66471 $abc$60912$n8895_1
.sym 66474 picorv32.mem_wordsize[2]
.sym 66475 picorv32.reg_op1[1]
.sym 66476 picorv32.mem_wordsize[0]
.sym 66477 picorv32.reg_op1[0]
.sym 66480 storage_1[10][6]
.sym 66481 $abc$60912$n8888_1
.sym 66482 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66483 storage_1[14][6]
.sym 66487 $abc$60912$n8128_1
.sym 66488 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66489 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66492 $abc$60912$n8123
.sym 66493 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66494 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66499 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 66504 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66506 $abc$60912$n8128_1
.sym 66507 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66508 $abc$60912$n11060
.sym 66509 sys_clk_$glb_clk
.sym 66511 $abc$60912$n11053
.sym 66512 $abc$60912$n11073
.sym 66513 $abc$60912$n11057
.sym 66514 $abc$60912$n11067
.sym 66515 $abc$60912$n8878_1
.sym 66516 storage_1[3][0]
.sym 66517 storage_1[3][4]
.sym 66518 $abc$60912$n11072
.sym 66519 $abc$60912$n5224
.sym 66520 csrbank3_ev_enable0_w
.sym 66521 sram_bus_dat_w[1]
.sym 66523 storage_1[5][2]
.sym 66524 picorv32.reg_op1[6]
.sym 66525 $abc$60912$n11050
.sym 66527 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66528 $abc$60912$n4734
.sym 66529 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66530 spiflash_bus_adr[8]
.sym 66531 picorv32.reg_op1[15]
.sym 66533 $abc$60912$n8920_1
.sym 66534 $abc$60912$n5742
.sym 66535 $abc$60912$n5148_1
.sym 66536 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66538 picorv32.reg_op1[0]
.sym 66539 picorv32.reg_op1[0]
.sym 66541 picorv32.reg_op2[30]
.sym 66542 $abc$60912$n11050
.sym 66543 $abc$60912$n8123
.sym 66544 $abc$60912$n5739_1
.sym 66545 spiflash_bus_sel[1]
.sym 66546 $abc$60912$n5461
.sym 66554 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66558 storage_1[4][2]
.sym 66559 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 66561 $abc$60912$n5148_1
.sym 66565 $abc$60912$n8133_1
.sym 66566 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66567 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66569 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66570 $abc$60912$n11053
.sym 66571 storage_1[5][2]
.sym 66572 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 66575 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66579 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66585 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66587 $abc$60912$n5148_1
.sym 66588 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66592 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 66597 storage_1[4][2]
.sym 66598 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66599 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66600 storage_1[5][2]
.sym 66604 $abc$60912$n5148_1
.sym 66605 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66606 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66609 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66611 $abc$60912$n5148_1
.sym 66612 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66615 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66616 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66618 $abc$60912$n5148_1
.sym 66622 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 66627 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66628 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66630 $abc$60912$n8133_1
.sym 66631 $abc$60912$n11053
.sym 66632 sys_clk_$glb_clk
.sym 66634 basesoc_sram_we[2]
.sym 66635 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66636 storage_1[5][3]
.sym 66637 basesoc_sram_we[1]
.sym 66638 $abc$60912$n11077
.sym 66639 $abc$60912$n11068
.sym 66640 $abc$60912$n11076
.sym 66641 $abc$60912$n11064
.sym 66642 $abc$60912$n7052
.sym 66643 $abc$60912$n8769
.sym 66644 $abc$60912$n8921_1
.sym 66645 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66646 sram_bus_dat_w[6]
.sym 66647 $abc$60912$n7994
.sym 66648 picorv32.reg_op2[7]
.sym 66649 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66652 picorv32.reg_op2[4]
.sym 66653 picorv32.reg_op2[18]
.sym 66654 $abc$60912$n6650_1
.sym 66655 $abc$60912$n7026_1
.sym 66656 picorv32.reg_op1[8]
.sym 66657 $abc$60912$n11057
.sym 66658 picorv32.reg_op1[17]
.sym 66659 $abc$60912$n7955
.sym 66660 $abc$60912$n6640
.sym 66661 $abc$60912$n11068
.sym 66662 picorv32.reg_op1[16]
.sym 66663 $abc$60912$n6650_1
.sym 66664 picorv32.reg_op2[1]
.sym 66665 $abc$60912$n6736
.sym 66666 $abc$60912$n4475
.sym 66667 picorv32.reg_op2[2]
.sym 66669 $abc$60912$n6650_1
.sym 66675 $PACKER_VCC_NET_$glb_clk
.sym 66677 $abc$60912$n4643
.sym 66678 $auto$alumacc.cc:474:replace_alu$6707.C[3]
.sym 66681 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66684 storage_1[4][3]
.sym 66685 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66687 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66693 storage_1[5][3]
.sym 66695 $abc$60912$n5148_1
.sym 66698 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66701 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66703 sys_rst
.sym 66706 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66710 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66713 $auto$alumacc.cc:474:replace_alu$6707.C[2]
.sym 66716 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 66719 $nextpnr_ICESTORM_LC_13$I3
.sym 66721 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 66723 $auto$alumacc.cc:474:replace_alu$6707.C[2]
.sym 66729 $nextpnr_ICESTORM_LC_13$I3
.sym 66732 storage_1[4][3]
.sym 66733 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66734 storage_1[5][3]
.sym 66735 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66738 sys_rst
.sym 66741 $abc$60912$n5148_1
.sym 66745 $auto$alumacc.cc:474:replace_alu$6707.C[3]
.sym 66746 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 66751 $PACKER_VCC_NET_$glb_clk
.sym 66753 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 66754 $abc$60912$n4643
.sym 66755 sys_clk_$glb_clk
.sym 66756 sys_rst_$glb_sr
.sym 66757 $abc$60912$n5050
.sym 66758 $abc$60912$n5056_1
.sym 66759 $abc$60912$n6808
.sym 66760 $abc$60912$n5053
.sym 66761 $abc$60912$n5054
.sym 66762 $abc$60912$n5055
.sym 66763 $abc$60912$n5051
.sym 66764 $abc$60912$n6620_1
.sym 66765 $abc$60912$n4774_1
.sym 66766 $abc$60912$n11068
.sym 66768 $abc$60912$n8172
.sym 66769 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 66770 $abc$60912$n11076
.sym 66771 picorv32.reg_op2[2]
.sym 66772 picorv32.reg_op1[30]
.sym 66773 picorv32.reg_op1[6]
.sym 66775 picorv32.reg_op2[3]
.sym 66776 $abc$60912$n4532
.sym 66777 picorv32.reg_op2[2]
.sym 66779 $abc$60912$n5936
.sym 66780 picorv32.reg_op2[28]
.sym 66781 picorv32.reg_op1[2]
.sym 66782 picorv32.reg_op1[2]
.sym 66783 picorv32.reg_op2[23]
.sym 66785 $abc$60912$n6720_1
.sym 66786 picorv32.reg_op1[10]
.sym 66787 $abc$60912$n11068
.sym 66789 $abc$60912$n10753
.sym 66790 $abc$60912$n10753
.sym 66791 picorv32.reg_op1[4]
.sym 66792 picorv32.reg_op1[26]
.sym 66799 $abc$60912$n6625_1
.sym 66800 storage_1[13][6]
.sym 66801 $abc$60912$n6636
.sym 66805 $abc$60912$n6622_1
.sym 66806 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66808 $abc$60912$n6632
.sym 66810 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66811 $abc$60912$n6740_1
.sym 66813 $abc$60912$n6629
.sym 66814 picorv32.reg_op2[4]
.sym 66816 $abc$60912$n11063
.sym 66820 $abc$60912$n6640
.sym 66821 picorv32.reg_op2[3]
.sym 66824 $abc$60912$n6739
.sym 66825 storage_1[9][6]
.sym 66827 picorv32.reg_op2[2]
.sym 66828 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 66829 $abc$60912$n6621_1
.sym 66831 picorv32.reg_op2[2]
.sym 66833 $abc$60912$n6629
.sym 66834 $abc$60912$n6632
.sym 66838 $abc$60912$n6629
.sym 66839 $abc$60912$n6625_1
.sym 66840 picorv32.reg_op2[2]
.sym 66843 picorv32.reg_op2[4]
.sym 66844 $abc$60912$n6636
.sym 66845 $abc$60912$n6621_1
.sym 66846 picorv32.reg_op2[3]
.sym 66851 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 66855 storage_1[9][6]
.sym 66856 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 66857 storage_1[13][6]
.sym 66858 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 66861 $abc$60912$n6622_1
.sym 66862 picorv32.reg_op2[2]
.sym 66864 $abc$60912$n6640
.sym 66867 $abc$60912$n6740_1
.sym 66868 $abc$60912$n6739
.sym 66870 picorv32.reg_op2[3]
.sym 66873 $abc$60912$n6622_1
.sym 66874 picorv32.reg_op2[2]
.sym 66875 $abc$60912$n6625_1
.sym 66877 $abc$60912$n11063
.sym 66878 sys_clk_$glb_clk
.sym 66880 $abc$60912$n6795
.sym 66881 $abc$60912$n6780_1
.sym 66882 $abc$60912$n6737_1
.sym 66883 $abc$60912$n6793
.sym 66884 $abc$60912$n6796_1
.sym 66885 $abc$60912$n5052
.sym 66886 $abc$60912$n6779
.sym 66887 picorv32.alu_out_q[10]
.sym 66888 picorv32.reg_op2[22]
.sym 66889 $abc$60912$n7068
.sym 66890 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 66891 $abc$60912$n8112
.sym 66892 picorv32.reg_op2[0]
.sym 66893 slave_sel_r[0]
.sym 66894 $abc$60912$n6740_1
.sym 66895 $abc$60912$n6636
.sym 66896 picorv32.reg_op1[25]
.sym 66897 picorv32.reg_op1[9]
.sym 66898 picorv32.reg_op2[19]
.sym 66899 picorv32.reg_op1[22]
.sym 66900 $abc$60912$n7290
.sym 66901 picorv32.reg_op1[21]
.sym 66902 $abc$60912$n6652_1
.sym 66903 spiflash_bus_adr[2]
.sym 66904 $abc$60912$n4667
.sym 66905 $abc$60912$n6676_1
.sym 66906 picorv32.reg_op1[26]
.sym 66907 picorv32.reg_op2[3]
.sym 66908 $abc$60912$n4667
.sym 66909 $abc$60912$n6652_1
.sym 66910 $abc$60912$n8127
.sym 66911 $abc$60912$n6652_1
.sym 66912 $abc$60912$n4667
.sym 66913 picorv32.reg_op2[26]
.sym 66914 $abc$60912$n6652_1
.sym 66915 picorv32.reg_op2[14]
.sym 66922 $abc$60912$n6758_1
.sym 66925 $abc$60912$n6664_1
.sym 66928 picorv32.reg_op1[28]
.sym 66929 $abc$60912$n6634
.sym 66931 picorv32.reg_op2[3]
.sym 66932 $abc$60912$n4563
.sym 66933 $abc$60912$n6650_1
.sym 66936 picorv32.reg_op2[1]
.sym 66937 $abc$60912$n6759_1
.sym 66938 picorv32.reg_op1[29]
.sym 66939 $abc$60912$n6762_1
.sym 66942 $abc$60912$n6633
.sym 66944 picorv32.reg_op2[4]
.sym 66945 $abc$60912$n6773_1
.sym 66946 $abc$60912$n6821_1
.sym 66947 picorv32.reg_op2[2]
.sym 66948 $abc$60912$n6822_1
.sym 66949 basesoc_uart_phy_rx_reg[7]
.sym 66950 picorv32.reg_op2[0]
.sym 66954 picorv32.reg_op2[1]
.sym 66955 picorv32.reg_op2[2]
.sym 66956 $abc$60912$n6664_1
.sym 66957 $abc$60912$n6634
.sym 66960 picorv32.reg_op2[3]
.sym 66962 $abc$60912$n6758_1
.sym 66963 $abc$60912$n6762_1
.sym 66966 picorv32.reg_op2[1]
.sym 66967 $abc$60912$n6634
.sym 66969 $abc$60912$n6633
.sym 66972 picorv32.reg_op2[3]
.sym 66974 $abc$60912$n6773_1
.sym 66975 $abc$60912$n6759_1
.sym 66979 $abc$60912$n6758_1
.sym 66980 $abc$60912$n6759_1
.sym 66981 picorv32.reg_op2[3]
.sym 66984 picorv32.reg_op1[28]
.sym 66986 picorv32.reg_op1[29]
.sym 66987 picorv32.reg_op2[0]
.sym 66990 $abc$60912$n6821_1
.sym 66991 picorv32.reg_op2[4]
.sym 66992 $abc$60912$n6822_1
.sym 66993 $abc$60912$n6650_1
.sym 66998 basesoc_uart_phy_rx_reg[7]
.sym 67000 $abc$60912$n4563
.sym 67001 sys_clk_$glb_clk
.sym 67002 sys_rst_$glb_sr
.sym 67003 $abc$60912$n6883
.sym 67004 $abc$60912$n6800_1
.sym 67005 $abc$60912$n6882_1
.sym 67006 $abc$60912$n6870_1
.sym 67007 $abc$60912$n6869
.sym 67008 picorv32.alu_out_q[26]
.sym 67009 $abc$60912$n6884_1
.sym 67010 $abc$60912$n6799
.sym 67011 slave_sel_r[2]
.sym 67012 $abc$60912$n7473
.sym 67013 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 67014 sys_rst
.sym 67015 picorv32.reg_op2[14]
.sym 67016 $abc$60912$n5324
.sym 67017 $abc$60912$n5559
.sym 67018 $abc$60912$n4693
.sym 67019 picorv32.reg_op2[3]
.sym 67020 picorv32.reg_op2[6]
.sym 67021 $abc$60912$n5948
.sym 67022 picorv32.reg_op1[15]
.sym 67024 picorv32.reg_op2[21]
.sym 67025 $abc$60912$n6807_1
.sym 67026 picorv32.reg_op2[6]
.sym 67027 picorv32.reg_op2[6]
.sym 67028 picorv32.reg_op1[4]
.sym 67029 picorv32.reg_op1[6]
.sym 67030 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 67031 $abc$60912$n6773_1
.sym 67032 $abc$60912$n10641
.sym 67033 picorv32.reg_op2[16]
.sym 67034 picorv32.reg_op1[11]
.sym 67035 basesoc_uart_phy_rx_reg[7]
.sym 67036 picorv32.reg_op1[9]
.sym 67037 picorv32.reg_op1[0]
.sym 67038 picorv32.alu_out_q[6]
.sym 67044 $abc$60912$n6650_1
.sym 67045 $abc$60912$n6828_1
.sym 67046 $abc$60912$n6823
.sym 67049 $abc$60912$n6757
.sym 67050 $abc$60912$n6768_1
.sym 67051 picorv32.reg_op2[3]
.sym 67053 $abc$60912$n6774_1
.sym 67055 $abc$60912$n6822_1
.sym 67056 $abc$60912$n6771_1
.sym 67058 $abc$60912$n6820
.sym 67059 $abc$60912$n6902_1
.sym 67060 $abc$60912$n6760
.sym 67061 $abc$60912$n6824_1
.sym 67062 $abc$60912$n6772
.sym 67063 $abc$60912$n6653_1
.sym 67064 picorv32.reg_op2[4]
.sym 67065 $abc$60912$n6773_1
.sym 67066 $abc$60912$n6825_1
.sym 67070 $abc$60912$n4549
.sym 67071 picorv32.reg_op1[14]
.sym 67072 picorv32.reg_op2[4]
.sym 67074 $abc$60912$n6652_1
.sym 67075 picorv32.reg_op2[14]
.sym 67077 $abc$60912$n6823
.sym 67078 $abc$60912$n6820
.sym 67079 $abc$60912$n6825_1
.sym 67080 $abc$60912$n6824_1
.sym 67083 $abc$60912$n6653_1
.sym 67084 picorv32.reg_op1[14]
.sym 67085 $abc$60912$n6652_1
.sym 67086 picorv32.reg_op2[14]
.sym 67089 picorv32.reg_op2[14]
.sym 67091 picorv32.reg_op1[14]
.sym 67092 $abc$60912$n4549
.sym 67095 $abc$60912$n6757
.sym 67096 $abc$60912$n6650_1
.sym 67097 picorv32.reg_op2[4]
.sym 67098 $abc$60912$n6760
.sym 67101 $abc$60912$n6774_1
.sym 67102 picorv32.reg_op2[3]
.sym 67103 $abc$60912$n6772
.sym 67104 $abc$60912$n6773_1
.sym 67107 picorv32.reg_op2[4]
.sym 67108 $abc$60912$n6902_1
.sym 67109 $abc$60912$n6828_1
.sym 67110 $abc$60912$n6822_1
.sym 67113 $abc$60912$n6650_1
.sym 67114 $abc$60912$n6771_1
.sym 67115 $abc$60912$n6768_1
.sym 67116 picorv32.reg_op2[4]
.sym 67119 $abc$60912$n6828_1
.sym 67121 $abc$60912$n6771_1
.sym 67122 picorv32.reg_op2[4]
.sym 67124 sys_clk_$glb_clk
.sym 67126 $abc$60912$n6659_1
.sym 67127 $abc$60912$n6692_1
.sym 67128 $abc$60912$n6804_1
.sym 67129 $abc$60912$n6743_1
.sym 67130 $abc$60912$n6839_1
.sym 67131 $abc$60912$n10632
.sym 67132 spiflash_bus_ack
.sym 67133 $abc$60912$n6732_1
.sym 67134 picorv32.cpuregs_wrdata[29]
.sym 67135 picorv32.alu_out_q[26]
.sym 67136 $abc$60912$n6828_1
.sym 67137 $abc$60912$n6760
.sym 67138 picorv32.reg_op2[7]
.sym 67139 $abc$60912$n6902_1
.sym 67140 $abc$60912$n6664_1
.sym 67141 picorv32.reg_op2[4]
.sym 67142 picorv32.reg_op1[28]
.sym 67143 $abc$60912$n6799
.sym 67144 $abc$60912$n5046
.sym 67145 picorv32.reg_op2[17]
.sym 67147 $abc$60912$n6902_1
.sym 67148 picorv32.reg_op1[18]
.sym 67149 $abc$60912$n6828_1
.sym 67150 $abc$60912$n6650_1
.sym 67151 $abc$60912$n10643
.sym 67152 $abc$60912$n6825_1
.sym 67153 picorv32.reg_op1[16]
.sym 67154 picorv32.reg_op2[10]
.sym 67155 $abc$60912$n10646
.sym 67156 csrbank1_scratch3_w[6]
.sym 67157 spiflash_bus_adr[5]
.sym 67158 $abc$60912$n10641
.sym 67159 $abc$60912$n8128
.sym 67160 picorv32.reg_op1[17]
.sym 67161 picorv32.reg_op2[10]
.sym 67167 picorv32.reg_op2[11]
.sym 67168 picorv32.reg_op2[9]
.sym 67170 $abc$60912$n6756_1
.sym 67171 $abc$60912$n6653_1
.sym 67173 $abc$60912$n6764_1
.sym 67174 $abc$60912$n4549
.sym 67175 $abc$60912$n6757
.sym 67176 picorv32.reg_op1[6]
.sym 67178 $abc$60912$n6786_1
.sym 67179 $abc$60912$n6653_1
.sym 67180 $abc$60912$n6765_1
.sym 67181 $abc$60912$n6652_1
.sym 67184 $abc$60912$n6790_1
.sym 67185 $abc$60912$n6789
.sym 67187 picorv32.reg_op2[6]
.sym 67188 $abc$60912$n6763
.sym 67189 $abc$60912$n6828_1
.sym 67191 $abc$60912$n6791
.sym 67194 picorv32.reg_op2[4]
.sym 67196 picorv32.reg_op1[9]
.sym 67200 picorv32.reg_op2[11]
.sym 67206 picorv32.reg_op2[9]
.sym 67207 picorv32.reg_op1[9]
.sym 67208 $abc$60912$n6652_1
.sym 67209 $abc$60912$n6653_1
.sym 67213 picorv32.reg_op2[9]
.sym 67214 picorv32.reg_op1[9]
.sym 67215 $abc$60912$n4549
.sym 67218 $abc$60912$n6763
.sym 67219 $abc$60912$n6765_1
.sym 67220 $abc$60912$n6756_1
.sym 67221 $abc$60912$n6764_1
.sym 67224 $abc$60912$n6786_1
.sym 67225 $abc$60912$n6791
.sym 67226 $abc$60912$n6789
.sym 67227 $abc$60912$n6790_1
.sym 67231 picorv32.reg_op1[6]
.sym 67232 $abc$60912$n4549
.sym 67233 picorv32.reg_op2[6]
.sym 67236 picorv32.reg_op2[6]
.sym 67237 $abc$60912$n6653_1
.sym 67238 picorv32.reg_op1[6]
.sym 67239 $abc$60912$n6652_1
.sym 67243 $abc$60912$n6828_1
.sym 67244 $abc$60912$n6757
.sym 67245 picorv32.reg_op2[4]
.sym 67247 sys_clk_$glb_clk
.sym 67251 $abc$60912$n8098
.sym 67252 $abc$60912$n8101
.sym 67253 $abc$60912$n8104
.sym 67254 $abc$60912$n8107
.sym 67255 $abc$60912$n8110
.sym 67256 $abc$60912$n8113
.sym 67258 spiflash_bus_adr[4]
.sym 67259 spiflash_bus_adr[4]
.sym 67261 picorv32.reg_op1[30]
.sym 67262 $abc$60912$n5936
.sym 67263 picorv32.reg_op2[3]
.sym 67264 picorv32.reg_op2[2]
.sym 67266 spiflash_bus_adr[4]
.sym 67267 picorv32.reg_op2[2]
.sym 67268 $abc$60912$n8103
.sym 67269 picorv32.reg_op1[22]
.sym 67270 picorv32.reg_op2[31]
.sym 67271 picorv32.alu_out_q[9]
.sym 67272 picorv32.reg_op1[6]
.sym 67273 $abc$60912$n10753
.sym 67274 picorv32.reg_op2[23]
.sym 67275 $abc$60912$n8097
.sym 67276 picorv32.reg_op1[4]
.sym 67277 picorv32.reg_op1[13]
.sym 67278 picorv32.reg_op1[9]
.sym 67279 picorv32.reg_op1[7]
.sym 67280 $abc$60912$n6851_1
.sym 67281 spiflash_bus_ack
.sym 67282 picorv32.reg_op1[2]
.sym 67284 picorv32.reg_op1[26]
.sym 67291 $abc$60912$n6669_1
.sym 67295 $abc$60912$n6773_1
.sym 67297 picorv32.reg_op2[8]
.sym 67298 picorv32.reg_op2[4]
.sym 67300 $abc$60912$n6788_1
.sym 67301 $abc$60912$n4573
.sym 67302 $abc$60912$n6666_1
.sym 67303 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67305 picorv32.reg_op2[16]
.sym 67306 $abc$60912$n8112
.sym 67307 $abc$60912$n6661_1
.sym 67308 picorv32.reg_op2[2]
.sym 67310 $abc$60912$n6650_1
.sym 67312 $abc$60912$n6787
.sym 67313 $abc$60912$n8113
.sym 67316 regs1
.sym 67318 picorv32.instr_sub
.sym 67319 picorv32.reg_op2[3]
.sym 67320 $abc$60912$n6662_1
.sym 67325 picorv32.reg_op2[16]
.sym 67329 $abc$60912$n6666_1
.sym 67331 $abc$60912$n6662_1
.sym 67332 picorv32.reg_op2[2]
.sym 67336 picorv32.reg_op2[8]
.sym 67341 picorv32.reg_op2[4]
.sym 67342 $abc$60912$n6787
.sym 67343 $abc$60912$n6788_1
.sym 67344 $abc$60912$n6650_1
.sym 67348 regs1
.sym 67353 $abc$60912$n8113
.sym 67354 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67355 picorv32.instr_sub
.sym 67356 $abc$60912$n8112
.sym 67359 picorv32.reg_op2[3]
.sym 67360 $abc$60912$n6669_1
.sym 67362 $abc$60912$n6661_1
.sym 67365 $abc$60912$n6773_1
.sym 67367 $abc$60912$n6661_1
.sym 67368 picorv32.reg_op2[3]
.sym 67369 $abc$60912$n4573
.sym 67370 sys_clk_$glb_clk
.sym 67371 sys_rst_$glb_sr
.sym 67372 $abc$60912$n8116
.sym 67373 $abc$60912$n8119
.sym 67374 $abc$60912$n8122
.sym 67375 $abc$60912$n8125
.sym 67376 $abc$60912$n8128
.sym 67377 $abc$60912$n8131
.sym 67378 $abc$60912$n8134
.sym 67379 $abc$60912$n8137
.sym 67380 picorv32.reg_op2[4]
.sym 67381 $abc$60912$n7156
.sym 67382 $abc$60912$n8121
.sym 67383 picorv32.reg_op2[4]
.sym 67384 picorv32.reg_op1[0]
.sym 67386 picorv32.reg_op2[0]
.sym 67387 $abc$60912$n4573
.sym 67388 $abc$60912$n6788_1
.sym 67389 $abc$60912$n10634
.sym 67390 picorv32.reg_op2[9]
.sym 67391 $abc$60912$n6773_1
.sym 67392 picorv32.reg_op2[19]
.sym 67393 picorv32.reg_op1[9]
.sym 67394 basesoc_uart_phy_rx_reg[7]
.sym 67395 picorv32.reg_op1[5]
.sym 67396 $abc$60912$n10650
.sym 67397 picorv32.reg_op2[13]
.sym 67398 picorv32.reg_op1[26]
.sym 67400 $abc$60912$n8140
.sym 67401 $abc$60912$n8134
.sym 67402 $abc$60912$n8127
.sym 67403 $abc$60912$n8173
.sym 67404 $abc$60912$n8130
.sym 67405 picorv32.reg_op2[3]
.sym 67406 picorv32.reg_op2[14]
.sym 67407 picorv32.reg_op1[5]
.sym 67413 sram_bus_dat_w[6]
.sym 67417 $abc$60912$n8136
.sym 67418 $abc$60912$n8109
.sym 67419 $abc$60912$n8110
.sym 67424 picorv32.reg_op2[17]
.sym 67426 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67427 $abc$60912$n8173
.sym 67430 $abc$60912$n8130
.sym 67431 $abc$60912$n4498
.sym 67432 sram_bus_dat_w[0]
.sym 67434 $abc$60912$n8131
.sym 67435 $abc$60912$n8121
.sym 67436 $abc$60912$n8137
.sym 67437 picorv32.instr_sub
.sym 67438 picorv32.instr_sub
.sym 67439 $abc$60912$n8122
.sym 67441 $abc$60912$n8172
.sym 67446 $abc$60912$n8110
.sym 67447 $abc$60912$n8109
.sym 67448 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67449 picorv32.instr_sub
.sym 67452 picorv32.instr_sub
.sym 67453 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67454 $abc$60912$n8137
.sym 67455 $abc$60912$n8136
.sym 67458 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67459 $abc$60912$n8130
.sym 67460 picorv32.instr_sub
.sym 67461 $abc$60912$n8131
.sym 67465 sram_bus_dat_w[6]
.sym 67470 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67471 $abc$60912$n8122
.sym 67472 $abc$60912$n8121
.sym 67473 picorv32.instr_sub
.sym 67476 sram_bus_dat_w[0]
.sym 67482 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 67483 $abc$60912$n8173
.sym 67484 picorv32.instr_sub
.sym 67485 $abc$60912$n8172
.sym 67491 picorv32.reg_op2[17]
.sym 67492 $abc$60912$n4498
.sym 67493 sys_clk_$glb_clk
.sym 67494 sys_rst_$glb_sr
.sym 67495 $abc$60912$n8140
.sym 67496 $abc$60912$n8143
.sym 67497 $abc$60912$n8146
.sym 67498 $abc$60912$n8149
.sym 67499 $abc$60912$n8152
.sym 67500 $abc$60912$n8155
.sym 67501 $abc$60912$n8158
.sym 67502 $abc$60912$n8161
.sym 67504 picorv32.reg_next_pc[19]
.sym 67506 $abc$60912$n8166
.sym 67507 $abc$60912$n6754
.sym 67508 $abc$60912$n10650
.sym 67509 $abc$60912$n8974
.sym 67510 $abc$60912$n10648
.sym 67511 picorv32.reg_op2[3]
.sym 67512 picorv32.reg_op2[17]
.sym 67513 picorv32.reg_op1[19]
.sym 67514 $abc$60912$n8116
.sym 67515 $abc$60912$n8115
.sym 67516 picorv32.reg_op1[21]
.sym 67517 $abc$60912$n5324
.sym 67518 $abc$60912$n10637
.sym 67519 $abc$60912$n11073
.sym 67520 $abc$60912$n8152
.sym 67521 picorv32.reg_op2[5]
.sym 67522 picorv32.reg_op1[11]
.sym 67523 $abc$60912$n6127
.sym 67524 $abc$60912$n8158
.sym 67525 picorv32.reg_op2[2]
.sym 67526 picorv32.reg_op1[13]
.sym 67527 picorv32.reg_op2[6]
.sym 67528 picorv32.reg_op2[16]
.sym 67530 picorv32.reg_op1[14]
.sym 67538 picorv32.reg_op2[6]
.sym 67539 picorv32.reg_op2[5]
.sym 67540 picorv32.reg_op1[2]
.sym 67542 picorv32.reg_op2[0]
.sym 67543 picorv32.reg_op2[2]
.sym 67544 picorv32.reg_op2[7]
.sym 67545 picorv32.reg_op2[4]
.sym 67546 picorv32.reg_op1[4]
.sym 67548 picorv32.reg_op1[6]
.sym 67549 picorv32.reg_op1[3]
.sym 67551 picorv32.reg_op1[7]
.sym 67553 picorv32.reg_op1[0]
.sym 67557 picorv32.reg_op2[3]
.sym 67565 picorv32.reg_op2[1]
.sym 67566 picorv32.reg_op1[1]
.sym 67567 picorv32.reg_op1[5]
.sym 67568 $auto$alumacc.cc:474:replace_alu$6774.C[1]
.sym 67570 picorv32.reg_op1[0]
.sym 67571 picorv32.reg_op2[0]
.sym 67574 $auto$alumacc.cc:474:replace_alu$6774.C[2]
.sym 67576 picorv32.reg_op2[1]
.sym 67577 picorv32.reg_op1[1]
.sym 67578 $auto$alumacc.cc:474:replace_alu$6774.C[1]
.sym 67580 $auto$alumacc.cc:474:replace_alu$6774.C[3]
.sym 67582 picorv32.reg_op2[2]
.sym 67583 picorv32.reg_op1[2]
.sym 67584 $auto$alumacc.cc:474:replace_alu$6774.C[2]
.sym 67586 $auto$alumacc.cc:474:replace_alu$6774.C[4]
.sym 67588 picorv32.reg_op1[3]
.sym 67589 picorv32.reg_op2[3]
.sym 67590 $auto$alumacc.cc:474:replace_alu$6774.C[3]
.sym 67592 $auto$alumacc.cc:474:replace_alu$6774.C[5]
.sym 67594 picorv32.reg_op1[4]
.sym 67595 picorv32.reg_op2[4]
.sym 67596 $auto$alumacc.cc:474:replace_alu$6774.C[4]
.sym 67598 $auto$alumacc.cc:474:replace_alu$6774.C[6]
.sym 67600 picorv32.reg_op1[5]
.sym 67601 picorv32.reg_op2[5]
.sym 67602 $auto$alumacc.cc:474:replace_alu$6774.C[5]
.sym 67604 $auto$alumacc.cc:474:replace_alu$6774.C[7]
.sym 67606 picorv32.reg_op1[6]
.sym 67607 picorv32.reg_op2[6]
.sym 67608 $auto$alumacc.cc:474:replace_alu$6774.C[6]
.sym 67610 $auto$alumacc.cc:474:replace_alu$6774.C[8]
.sym 67612 picorv32.reg_op1[7]
.sym 67613 picorv32.reg_op2[7]
.sym 67614 $auto$alumacc.cc:474:replace_alu$6774.C[7]
.sym 67618 $abc$60912$n8164
.sym 67619 $abc$60912$n8167
.sym 67620 $abc$60912$n8170
.sym 67621 $abc$60912$n8173
.sym 67622 $abc$60912$n8176
.sym 67623 $abc$60912$n8179
.sym 67624 $abc$60912$n8182
.sym 67625 $abc$60912$n8185
.sym 67626 picorv32.decoded_imm[18]
.sym 67627 picorv32.reg_op1[19]
.sym 67628 picorv32.reg_op1[19]
.sym 67630 picorv32.reg_op2[7]
.sym 67631 picorv32.reg_op2[4]
.sym 67632 picorv32.reg_op1[16]
.sym 67633 $abc$60912$n10651
.sym 67634 picorv32.reg_op2[27]
.sym 67635 picorv32.reg_op2[18]
.sym 67636 picorv32.reg_op1[8]
.sym 67637 picorv32.reg_op1[20]
.sym 67638 $abc$60912$n5962_1
.sym 67639 $abc$60912$n10645
.sym 67640 $abc$60912$n10648
.sym 67641 spiflash_bus_adr[1]
.sym 67642 picorv32.reg_op1[10]
.sym 67643 $abc$60912$n8176
.sym 67644 $abc$60912$n8149
.sym 67645 picorv32.reg_op1[16]
.sym 67646 picorv32.reg_op1[15]
.sym 67647 $abc$60912$n10646
.sym 67648 picorv32.reg_op1[17]
.sym 67649 $abc$60912$n8145
.sym 67650 picorv32.reg_op2[10]
.sym 67651 picorv32.reg_op2[20]
.sym 67652 picorv32.reg_op2[28]
.sym 67653 picorv32.reg_op2[28]
.sym 67654 $auto$alumacc.cc:474:replace_alu$6774.C[8]
.sym 67660 picorv32.reg_op2[9]
.sym 67661 picorv32.reg_op1[12]
.sym 67665 picorv32.reg_op1[15]
.sym 67666 picorv32.reg_op2[15]
.sym 67667 picorv32.reg_op2[13]
.sym 67668 picorv32.reg_op1[10]
.sym 67669 picorv32.reg_op2[8]
.sym 67673 picorv32.reg_op2[12]
.sym 67675 picorv32.reg_op2[11]
.sym 67676 picorv32.reg_op2[10]
.sym 67678 picorv32.reg_op2[14]
.sym 67682 picorv32.reg_op1[11]
.sym 67684 picorv32.reg_op1[8]
.sym 67686 picorv32.reg_op1[13]
.sym 67688 picorv32.reg_op1[9]
.sym 67690 picorv32.reg_op1[14]
.sym 67691 $auto$alumacc.cc:474:replace_alu$6774.C[9]
.sym 67693 picorv32.reg_op2[8]
.sym 67694 picorv32.reg_op1[8]
.sym 67695 $auto$alumacc.cc:474:replace_alu$6774.C[8]
.sym 67697 $auto$alumacc.cc:474:replace_alu$6774.C[10]
.sym 67699 picorv32.reg_op1[9]
.sym 67700 picorv32.reg_op2[9]
.sym 67701 $auto$alumacc.cc:474:replace_alu$6774.C[9]
.sym 67703 $auto$alumacc.cc:474:replace_alu$6774.C[11]
.sym 67705 picorv32.reg_op2[10]
.sym 67706 picorv32.reg_op1[10]
.sym 67707 $auto$alumacc.cc:474:replace_alu$6774.C[10]
.sym 67709 $auto$alumacc.cc:474:replace_alu$6774.C[12]
.sym 67711 picorv32.reg_op2[11]
.sym 67712 picorv32.reg_op1[11]
.sym 67713 $auto$alumacc.cc:474:replace_alu$6774.C[11]
.sym 67715 $auto$alumacc.cc:474:replace_alu$6774.C[13]
.sym 67717 picorv32.reg_op2[12]
.sym 67718 picorv32.reg_op1[12]
.sym 67719 $auto$alumacc.cc:474:replace_alu$6774.C[12]
.sym 67721 $auto$alumacc.cc:474:replace_alu$6774.C[14]
.sym 67723 picorv32.reg_op1[13]
.sym 67724 picorv32.reg_op2[13]
.sym 67725 $auto$alumacc.cc:474:replace_alu$6774.C[13]
.sym 67727 $auto$alumacc.cc:474:replace_alu$6774.C[15]
.sym 67729 picorv32.reg_op2[14]
.sym 67730 picorv32.reg_op1[14]
.sym 67731 $auto$alumacc.cc:474:replace_alu$6774.C[14]
.sym 67733 $auto$alumacc.cc:474:replace_alu$6774.C[16]
.sym 67735 picorv32.reg_op1[15]
.sym 67736 picorv32.reg_op2[15]
.sym 67737 $auto$alumacc.cc:474:replace_alu$6774.C[15]
.sym 67741 $abc$60912$n8188
.sym 67742 $abc$60912$n10489
.sym 67743 $abc$60912$n6797
.sym 67744 $abc$60912$n6861
.sym 67745 $abc$60912$n6910_1
.sym 67746 $abc$60912$n6152
.sym 67747 $abc$60912$n6895_1
.sym 67748 $abc$60912$n6851_1
.sym 67749 $abc$60912$n9045
.sym 67750 spiflash_bus_adr[5]
.sym 67752 $abc$60912$n6811
.sym 67753 $abc$60912$n6650_1
.sym 67754 $abc$60912$n6774_1
.sym 67755 $abc$60912$n8163
.sym 67756 $abc$60912$n10653
.sym 67757 $abc$60912$n10657
.sym 67758 $abc$60912$n8185
.sym 67760 picorv32.reg_op2[15]
.sym 67762 picorv32.reg_op2[15]
.sym 67763 $abc$60912$n6829
.sym 67764 $abc$60912$n8170
.sym 67765 picorv32.reg_op2[26]
.sym 67766 $abc$60912$n8146
.sym 67767 picorv32.decoded_imm[25]
.sym 67768 $abc$60912$n10660
.sym 67769 spiflash_bus_ack
.sym 67770 basesoc_sram_we[1]
.sym 67771 $abc$60912$n8142
.sym 67772 $abc$60912$n6851_1
.sym 67773 picorv32.reg_op1[26]
.sym 67774 picorv32.reg_op1[9]
.sym 67776 $abc$60912$n8175
.sym 67777 $auto$alumacc.cc:474:replace_alu$6774.C[16]
.sym 67783 picorv32.reg_op1[22]
.sym 67784 picorv32.reg_op2[23]
.sym 67786 picorv32.reg_op2[17]
.sym 67787 picorv32.reg_op1[20]
.sym 67788 picorv32.reg_op2[19]
.sym 67790 picorv32.reg_op1[23]
.sym 67791 picorv32.reg_op1[21]
.sym 67793 picorv32.reg_op2[22]
.sym 67798 picorv32.reg_op2[16]
.sym 67799 picorv32.reg_op2[18]
.sym 67800 picorv32.reg_op1[18]
.sym 67803 picorv32.reg_op1[19]
.sym 67805 picorv32.reg_op1[16]
.sym 67806 picorv32.reg_op2[21]
.sym 67808 picorv32.reg_op1[17]
.sym 67811 picorv32.reg_op2[20]
.sym 67814 $auto$alumacc.cc:474:replace_alu$6774.C[17]
.sym 67816 picorv32.reg_op1[16]
.sym 67817 picorv32.reg_op2[16]
.sym 67818 $auto$alumacc.cc:474:replace_alu$6774.C[16]
.sym 67820 $auto$alumacc.cc:474:replace_alu$6774.C[18]
.sym 67822 picorv32.reg_op2[17]
.sym 67823 picorv32.reg_op1[17]
.sym 67824 $auto$alumacc.cc:474:replace_alu$6774.C[17]
.sym 67826 $auto$alumacc.cc:474:replace_alu$6774.C[19]
.sym 67828 picorv32.reg_op2[18]
.sym 67829 picorv32.reg_op1[18]
.sym 67830 $auto$alumacc.cc:474:replace_alu$6774.C[18]
.sym 67832 $auto$alumacc.cc:474:replace_alu$6774.C[20]
.sym 67834 picorv32.reg_op2[19]
.sym 67835 picorv32.reg_op1[19]
.sym 67836 $auto$alumacc.cc:474:replace_alu$6774.C[19]
.sym 67838 $auto$alumacc.cc:474:replace_alu$6774.C[21]
.sym 67840 picorv32.reg_op1[20]
.sym 67841 picorv32.reg_op2[20]
.sym 67842 $auto$alumacc.cc:474:replace_alu$6774.C[20]
.sym 67844 $auto$alumacc.cc:474:replace_alu$6774.C[22]
.sym 67846 picorv32.reg_op1[21]
.sym 67847 picorv32.reg_op2[21]
.sym 67848 $auto$alumacc.cc:474:replace_alu$6774.C[21]
.sym 67850 $auto$alumacc.cc:474:replace_alu$6774.C[23]
.sym 67852 picorv32.reg_op1[22]
.sym 67853 picorv32.reg_op2[22]
.sym 67854 $auto$alumacc.cc:474:replace_alu$6774.C[22]
.sym 67856 $auto$alumacc.cc:474:replace_alu$6774.C[24]
.sym 67858 picorv32.reg_op2[23]
.sym 67859 picorv32.reg_op1[23]
.sym 67860 $auto$alumacc.cc:474:replace_alu$6774.C[23]
.sym 67864 $abc$60912$n6890_1
.sym 67865 basesoc_counter[1]
.sym 67866 $abc$60912$n4518
.sym 67867 $abc$60912$n6847
.sym 67868 $abc$60912$n5325_1
.sym 67869 $abc$60912$n6866_1
.sym 67870 $abc$60912$n6842_1
.sym 67871 $abc$60912$n6900
.sym 67872 picorv32.reg_next_pc[22]
.sym 67873 picorv32.reg_op1[21]
.sym 67876 $abc$60912$n8142
.sym 67877 $abc$60912$n6895_1
.sym 67878 $abc$60912$n8157
.sym 67879 $abc$60912$n11063
.sym 67880 picorv32.reg_op2[23]
.sym 67881 picorv32.reg_op2[22]
.sym 67882 picorv32.reg_op1[24]
.sym 67883 spiflash_sr[11]
.sym 67884 $abc$60912$n6854_1
.sym 67885 $abc$60912$n10489
.sym 67886 spiflash_bus_adr[9]
.sym 67887 storage[8][4]
.sym 67889 picorv32.reg_op2[13]
.sym 67890 $abc$60912$n8134
.sym 67891 $abc$60912$n10655
.sym 67892 picorv32.reg_op2[21]
.sym 67893 $abc$60912$n8134
.sym 67894 $abc$60912$n8880_1
.sym 67895 $abc$60912$n11076
.sym 67897 slave_sel[1]
.sym 67898 $abc$60912$n8124
.sym 67899 $abc$60912$n4511
.sym 67900 $auto$alumacc.cc:474:replace_alu$6774.C[24]
.sym 67908 picorv32.reg_op2[27]
.sym 67911 picorv32.reg_op1[28]
.sym 67913 picorv32.reg_op2[25]
.sym 67917 picorv32.reg_op2[29]
.sym 67918 picorv32.reg_op2[30]
.sym 67919 picorv32.reg_op2[24]
.sym 67924 picorv32.reg_op2[28]
.sym 67925 picorv32.reg_op2[26]
.sym 67927 picorv32.reg_op1[27]
.sym 67930 picorv32.reg_op1[25]
.sym 67933 picorv32.reg_op1[26]
.sym 67934 picorv32.reg_op1[29]
.sym 67935 picorv32.reg_op1[30]
.sym 67936 picorv32.reg_op1[24]
.sym 67937 $auto$alumacc.cc:474:replace_alu$6774.C[25]
.sym 67939 picorv32.reg_op2[24]
.sym 67940 picorv32.reg_op1[24]
.sym 67941 $auto$alumacc.cc:474:replace_alu$6774.C[24]
.sym 67943 $auto$alumacc.cc:474:replace_alu$6774.C[26]
.sym 67945 picorv32.reg_op1[25]
.sym 67946 picorv32.reg_op2[25]
.sym 67947 $auto$alumacc.cc:474:replace_alu$6774.C[25]
.sym 67949 $auto$alumacc.cc:474:replace_alu$6774.C[27]
.sym 67951 picorv32.reg_op1[26]
.sym 67952 picorv32.reg_op2[26]
.sym 67953 $auto$alumacc.cc:474:replace_alu$6774.C[26]
.sym 67955 $auto$alumacc.cc:474:replace_alu$6774.C[28]
.sym 67957 picorv32.reg_op1[27]
.sym 67958 picorv32.reg_op2[27]
.sym 67959 $auto$alumacc.cc:474:replace_alu$6774.C[27]
.sym 67961 $auto$alumacc.cc:474:replace_alu$6774.C[29]
.sym 67963 picorv32.reg_op2[28]
.sym 67964 picorv32.reg_op1[28]
.sym 67965 $auto$alumacc.cc:474:replace_alu$6774.C[28]
.sym 67967 $auto$alumacc.cc:474:replace_alu$6774.C[30]
.sym 67969 picorv32.reg_op1[29]
.sym 67970 picorv32.reg_op2[29]
.sym 67971 $auto$alumacc.cc:474:replace_alu$6774.C[29]
.sym 67973 $nextpnr_ICESTORM_LC_46$I3
.sym 67975 picorv32.reg_op1[30]
.sym 67976 picorv32.reg_op2[30]
.sym 67977 $auto$alumacc.cc:474:replace_alu$6774.C[30]
.sym 67983 $nextpnr_ICESTORM_LC_46$I3
.sym 67987 $abc$60912$n4482
.sym 67988 basesoc_bus_wishbone_ack
.sym 67989 $abc$60912$n4563
.sym 67990 $abc$60912$n4515
.sym 67991 spiflash_sr[13]
.sym 67992 $abc$60912$n6127
.sym 67993 $abc$60912$n8848_1
.sym 67994 picorv32.reg_op1[24]
.sym 67995 picorv32.alu_out_q[22]
.sym 67996 spiflash_bus_adr[16]
.sym 67999 spiflash_bus_adr[16]
.sym 68000 $abc$60912$n6842_1
.sym 68002 picorv32.reg_op2[27]
.sym 68003 $abc$60912$n6880_1
.sym 68004 $abc$60912$n6900
.sym 68006 $abc$60912$n8022_1
.sym 68007 picorv32.alu_out_q[29]
.sym 68008 spiflash_bus_dat_w[20]
.sym 68010 $abc$60912$n4518
.sym 68011 $abc$60912$n6800_1
.sym 68012 $abc$60912$n4563
.sym 68013 $abc$60912$n4511
.sym 68014 $abc$60912$n6127
.sym 68015 $abc$60912$n5937_1
.sym 68016 $abc$60912$n8848_1
.sym 68017 $abc$60912$n8166
.sym 68018 $abc$60912$n8181
.sym 68019 $abc$60912$n11073
.sym 68021 $abc$60912$n11067
.sym 68022 $abc$60912$n8154
.sym 68031 csrbank1_bus_errors0_w[3]
.sym 68032 csrbank1_bus_errors0_w[4]
.sym 68033 csrbank1_bus_errors0_w[1]
.sym 68035 csrbank1_bus_errors0_w[7]
.sym 68038 csrbank1_bus_errors0_w[2]
.sym 68039 $abc$60912$n4511
.sym 68049 csrbank1_bus_errors0_w[0]
.sym 68057 csrbank1_bus_errors0_w[5]
.sym 68058 csrbank1_bus_errors0_w[6]
.sym 68062 csrbank1_bus_errors0_w[0]
.sym 68066 $auto$alumacc.cc:474:replace_alu$6722.C[2]
.sym 68069 csrbank1_bus_errors0_w[1]
.sym 68072 $auto$alumacc.cc:474:replace_alu$6722.C[3]
.sym 68074 csrbank1_bus_errors0_w[2]
.sym 68076 $auto$alumacc.cc:474:replace_alu$6722.C[2]
.sym 68078 $auto$alumacc.cc:474:replace_alu$6722.C[4]
.sym 68081 csrbank1_bus_errors0_w[3]
.sym 68082 $auto$alumacc.cc:474:replace_alu$6722.C[3]
.sym 68084 $auto$alumacc.cc:474:replace_alu$6722.C[5]
.sym 68087 csrbank1_bus_errors0_w[4]
.sym 68088 $auto$alumacc.cc:474:replace_alu$6722.C[4]
.sym 68090 $auto$alumacc.cc:474:replace_alu$6722.C[6]
.sym 68092 csrbank1_bus_errors0_w[5]
.sym 68094 $auto$alumacc.cc:474:replace_alu$6722.C[5]
.sym 68096 $auto$alumacc.cc:474:replace_alu$6722.C[7]
.sym 68098 csrbank1_bus_errors0_w[6]
.sym 68100 $auto$alumacc.cc:474:replace_alu$6722.C[6]
.sym 68102 $auto$alumacc.cc:474:replace_alu$6722.C[8]
.sym 68105 csrbank1_bus_errors0_w[7]
.sym 68106 $auto$alumacc.cc:474:replace_alu$6722.C[7]
.sym 68107 $abc$60912$n4511
.sym 68108 sys_clk_$glb_clk
.sym 68109 sys_rst_$glb_sr
.sym 68110 basesoc_sram_we[2]
.sym 68111 $abc$60912$n10655
.sym 68113 storage[8][6]
.sym 68114 csrbank1_scratch3_w[7]
.sym 68115 $abc$60912$n10038
.sym 68116 csrbank1_scratch3_w[5]
.sym 68117 $abc$60912$n6861
.sym 68118 serial_tx
.sym 68121 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68122 slave_sel_r[2]
.sym 68123 $abc$60912$n5962_1
.sym 68124 $abc$60912$n7970
.sym 68125 spiflash_bus_adr[1]
.sym 68126 picorv32.reg_op1[24]
.sym 68127 picorv32.reg_op2[30]
.sym 68128 $abc$60912$n6711_1
.sym 68129 $abc$60912$n4482
.sym 68131 picorv32.reg_op2[4]
.sym 68133 $abc$60912$n4563
.sym 68136 spiflash_bus_dat_w[19]
.sym 68137 $abc$60912$n8847_1
.sym 68140 basesoc_counter[1]
.sym 68142 csrbank1_bus_errors3_w[4]
.sym 68143 count[0]
.sym 68144 picorv32.reg_op2[28]
.sym 68145 picorv32.reg_op2[28]
.sym 68146 $auto$alumacc.cc:474:replace_alu$6722.C[8]
.sym 68155 csrbank1_bus_errors1_w[4]
.sym 68156 csrbank1_bus_errors1_w[5]
.sym 68161 csrbank1_bus_errors1_w[2]
.sym 68166 csrbank1_bus_errors1_w[7]
.sym 68169 $abc$60912$n4511
.sym 68173 csrbank1_bus_errors1_w[6]
.sym 68175 csrbank1_bus_errors1_w[0]
.sym 68176 csrbank1_bus_errors1_w[1]
.sym 68178 csrbank1_bus_errors1_w[3]
.sym 68183 $auto$alumacc.cc:474:replace_alu$6722.C[9]
.sym 68185 csrbank1_bus_errors1_w[0]
.sym 68187 $auto$alumacc.cc:474:replace_alu$6722.C[8]
.sym 68189 $auto$alumacc.cc:474:replace_alu$6722.C[10]
.sym 68191 csrbank1_bus_errors1_w[1]
.sym 68193 $auto$alumacc.cc:474:replace_alu$6722.C[9]
.sym 68195 $auto$alumacc.cc:474:replace_alu$6722.C[11]
.sym 68197 csrbank1_bus_errors1_w[2]
.sym 68199 $auto$alumacc.cc:474:replace_alu$6722.C[10]
.sym 68201 $auto$alumacc.cc:474:replace_alu$6722.C[12]
.sym 68203 csrbank1_bus_errors1_w[3]
.sym 68205 $auto$alumacc.cc:474:replace_alu$6722.C[11]
.sym 68207 $auto$alumacc.cc:474:replace_alu$6722.C[13]
.sym 68210 csrbank1_bus_errors1_w[4]
.sym 68211 $auto$alumacc.cc:474:replace_alu$6722.C[12]
.sym 68213 $auto$alumacc.cc:474:replace_alu$6722.C[14]
.sym 68216 csrbank1_bus_errors1_w[5]
.sym 68217 $auto$alumacc.cc:474:replace_alu$6722.C[13]
.sym 68219 $auto$alumacc.cc:474:replace_alu$6722.C[15]
.sym 68222 csrbank1_bus_errors1_w[6]
.sym 68223 $auto$alumacc.cc:474:replace_alu$6722.C[14]
.sym 68225 $auto$alumacc.cc:474:replace_alu$6722.C[16]
.sym 68227 csrbank1_bus_errors1_w[7]
.sym 68229 $auto$alumacc.cc:474:replace_alu$6722.C[15]
.sym 68230 $abc$60912$n4511
.sym 68231 sys_clk_$glb_clk
.sym 68232 sys_rst_$glb_sr
.sym 68235 $abc$60912$n5867
.sym 68236 $abc$60912$n5869
.sym 68237 $abc$60912$n5871
.sym 68238 $abc$60912$n5873
.sym 68239 $abc$60912$n5875
.sym 68240 $abc$60912$n5877
.sym 68241 basesoc_uart_phy_uart_clk_txen
.sym 68242 $abc$60912$n11068
.sym 68245 picorv32.instr_sub
.sym 68246 picorv32.reg_op2[2]
.sym 68247 spiflash_bus_dat_w[20]
.sym 68248 $abc$60912$n4573
.sym 68249 $abc$60912$n9041
.sym 68250 $abc$60912$n6861
.sym 68251 csrbank1_bus_errors1_w[2]
.sym 68252 $abc$60912$n9043
.sym 68254 spiflash_bus_adr[5]
.sym 68255 $abc$60912$n9033
.sym 68258 $abc$60912$n5871
.sym 68259 $abc$60912$n8101
.sym 68260 $abc$60912$n8146
.sym 68261 $abc$60912$n11072
.sym 68262 count[7]
.sym 68263 picorv32.decoded_imm[25]
.sym 68264 count[2]
.sym 68265 csrbank1_bus_errors2_w[0]
.sym 68266 count[6]
.sym 68267 $abc$60912$n8142
.sym 68268 csrbank1_bus_errors3_w[3]
.sym 68269 $auto$alumacc.cc:474:replace_alu$6722.C[16]
.sym 68276 csrbank1_bus_errors2_w[2]
.sym 68277 csrbank1_bus_errors2_w[3]
.sym 68279 csrbank1_bus_errors2_w[5]
.sym 68285 $abc$60912$n4511
.sym 68286 csrbank1_bus_errors2_w[4]
.sym 68288 csrbank1_bus_errors2_w[6]
.sym 68290 csrbank1_bus_errors2_w[0]
.sym 68299 csrbank1_bus_errors2_w[1]
.sym 68305 csrbank1_bus_errors2_w[7]
.sym 68306 $auto$alumacc.cc:474:replace_alu$6722.C[17]
.sym 68309 csrbank1_bus_errors2_w[0]
.sym 68310 $auto$alumacc.cc:474:replace_alu$6722.C[16]
.sym 68312 $auto$alumacc.cc:474:replace_alu$6722.C[18]
.sym 68314 csrbank1_bus_errors2_w[1]
.sym 68316 $auto$alumacc.cc:474:replace_alu$6722.C[17]
.sym 68318 $auto$alumacc.cc:474:replace_alu$6722.C[19]
.sym 68321 csrbank1_bus_errors2_w[2]
.sym 68322 $auto$alumacc.cc:474:replace_alu$6722.C[18]
.sym 68324 $auto$alumacc.cc:474:replace_alu$6722.C[20]
.sym 68327 csrbank1_bus_errors2_w[3]
.sym 68328 $auto$alumacc.cc:474:replace_alu$6722.C[19]
.sym 68330 $auto$alumacc.cc:474:replace_alu$6722.C[21]
.sym 68332 csrbank1_bus_errors2_w[4]
.sym 68334 $auto$alumacc.cc:474:replace_alu$6722.C[20]
.sym 68336 $auto$alumacc.cc:474:replace_alu$6722.C[22]
.sym 68339 csrbank1_bus_errors2_w[5]
.sym 68340 $auto$alumacc.cc:474:replace_alu$6722.C[21]
.sym 68342 $auto$alumacc.cc:474:replace_alu$6722.C[23]
.sym 68344 csrbank1_bus_errors2_w[6]
.sym 68346 $auto$alumacc.cc:474:replace_alu$6722.C[22]
.sym 68348 $auto$alumacc.cc:474:replace_alu$6722.C[24]
.sym 68350 csrbank1_bus_errors2_w[7]
.sym 68352 $auto$alumacc.cc:474:replace_alu$6722.C[23]
.sym 68353 $abc$60912$n4511
.sym 68354 sys_clk_$glb_clk
.sym 68355 sys_rst_$glb_sr
.sym 68356 $abc$60912$n5879
.sym 68357 $abc$60912$n5881
.sym 68358 $abc$60912$n5883
.sym 68359 $abc$60912$n5885
.sym 68360 $abc$60912$n5887
.sym 68361 $abc$60912$n5889
.sym 68362 $abc$60912$n5891
.sym 68363 $abc$60912$n5893
.sym 68365 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 68369 $abc$60912$n8142
.sym 68371 spiflash_bus_dat_w[23]
.sym 68372 storage[8][4]
.sym 68373 $abc$60912$n4511
.sym 68374 $abc$60912$n6653_1
.sym 68375 $abc$60912$n4473
.sym 68376 slave_sel[2]
.sym 68378 $abc$60912$n4478
.sym 68380 count[3]
.sym 68381 $abc$60912$n11077
.sym 68384 picorv32.reg_op2[21]
.sym 68386 count[4]
.sym 68387 count[1]
.sym 68388 csrbank1_bus_errors3_w[0]
.sym 68390 $abc$60912$n5877
.sym 68392 $auto$alumacc.cc:474:replace_alu$6722.C[24]
.sym 68397 csrbank1_bus_errors3_w[0]
.sym 68400 csrbank1_bus_errors3_w[3]
.sym 68401 csrbank1_bus_errors3_w[4]
.sym 68408 $abc$60912$n4511
.sym 68410 csrbank1_bus_errors3_w[5]
.sym 68414 csrbank1_bus_errors3_w[1]
.sym 68415 csrbank1_bus_errors3_w[2]
.sym 68419 csrbank1_bus_errors3_w[6]
.sym 68429 $auto$alumacc.cc:474:replace_alu$6722.C[25]
.sym 68432 csrbank1_bus_errors3_w[0]
.sym 68433 $auto$alumacc.cc:474:replace_alu$6722.C[24]
.sym 68435 $auto$alumacc.cc:474:replace_alu$6722.C[26]
.sym 68438 csrbank1_bus_errors3_w[1]
.sym 68439 $auto$alumacc.cc:474:replace_alu$6722.C[25]
.sym 68441 $auto$alumacc.cc:474:replace_alu$6722.C[27]
.sym 68444 csrbank1_bus_errors3_w[2]
.sym 68445 $auto$alumacc.cc:474:replace_alu$6722.C[26]
.sym 68447 $auto$alumacc.cc:474:replace_alu$6722.C[28]
.sym 68450 csrbank1_bus_errors3_w[3]
.sym 68451 $auto$alumacc.cc:474:replace_alu$6722.C[27]
.sym 68453 $auto$alumacc.cc:474:replace_alu$6722.C[29]
.sym 68456 csrbank1_bus_errors3_w[4]
.sym 68457 $auto$alumacc.cc:474:replace_alu$6722.C[28]
.sym 68459 $auto$alumacc.cc:474:replace_alu$6722.C[30]
.sym 68461 csrbank1_bus_errors3_w[5]
.sym 68463 $auto$alumacc.cc:474:replace_alu$6722.C[29]
.sym 68465 $nextpnr_ICESTORM_LC_21$I3
.sym 68468 csrbank1_bus_errors3_w[6]
.sym 68469 $auto$alumacc.cc:474:replace_alu$6722.C[30]
.sym 68475 $nextpnr_ICESTORM_LC_21$I3
.sym 68476 $abc$60912$n4511
.sym 68477 sys_clk_$glb_clk
.sym 68478 sys_rst_$glb_sr
.sym 68479 $auto$alumacc.cc:474:replace_alu$6734.C[16]
.sym 68480 count[4]
.sym 68481 count[7]
.sym 68482 count[2]
.sym 68483 count[6]
.sym 68484 count[11]
.sym 68485 count[3]
.sym 68486 $abc$60912$n4477
.sym 68488 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 68491 spiflash_bus_adr[7]
.sym 68492 count[14]
.sym 68493 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 68494 $abc$60912$n4511
.sym 68495 $abc$60912$n2699
.sym 68496 $abc$60912$n1169
.sym 68497 sys_rst
.sym 68498 picorv32.reg_op1[23]
.sym 68499 $abc$60912$n5639
.sym 68500 $abc$60912$n7156
.sym 68501 $abc$60912$n5538
.sym 68502 slave_sel[1]
.sym 68504 sys_clk
.sym 68509 $abc$60912$n8166
.sym 68511 $abc$60912$n6800_1
.sym 68522 $abc$60912$n4719
.sym 68527 spiflash_bus_adr[13]
.sym 68529 count[1]
.sym 68539 $abc$60912$n4473
.sym 68540 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68541 $abc$60912$n11077
.sym 68543 $abc$60912$n8142
.sym 68547 $abc$60912$n6811
.sym 68548 sys_rst
.sym 68549 count[0]
.sym 68551 $abc$60912$n8166
.sym 68553 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 68559 $abc$60912$n4473
.sym 68560 count[1]
.sym 68565 $abc$60912$n6811
.sym 68573 $abc$60912$n11077
.sym 68580 $abc$60912$n8142
.sym 68583 sys_rst
.sym 68585 $abc$60912$n4473
.sym 68586 count[0]
.sym 68592 spiflash_bus_adr[13]
.sym 68598 $abc$60912$n8166
.sym 68599 $abc$60912$n4719
.sym 68600 sys_clk_$glb_clk
.sym 68601 sys_rst_$glb_sr
.sym 68607 $PACKER_VCC_NET
.sym 68611 picorv32.alu_out_q[20]
.sym 68612 picorv32.reg_op1[0]
.sym 68615 picorv32.reg_op1[17]
.sym 68616 por_rst
.sym 68618 $abc$60912$n8885_1
.sym 68619 spiflash_bus_adr[13]
.sym 68628 picorv32.reg_op2[28]
.sym 68631 count[0]
.sym 68646 $abc$60912$n1169
.sym 68659 $abc$60912$n1169
.sym 68676 picorv32.pcpi_mul.mul_waiting
.sym 68677 $PACKER_VCC_NET_$glb_clk
.sym 68687 picorv32.pcpi_mul.mul_waiting
.sym 68692 $PACKER_VCC_NET_$glb_clk
.sym 68703 picorv32.pcpi_div.quotient_msk[31]
.sym 68704 $abc$60912$n6664_1
.sym 68708 $PACKER_VCC_NET_$glb_clk
.sym 68716 picorv32.pcpi_div.dividend[21]
.sym 68719 picorv32.irq_mask[1]
.sym 68720 $abc$60912$n4704
.sym 68721 $abc$60912$n8891_1
.sym 68724 $abc$60912$n11072
.sym 68746 picorv32.pcpi_div.quotient_msk[10]
.sym 68752 $abc$60912$n8020
.sym 68754 picorv32.pcpi_div.quotient_msk[14]
.sym 68755 $abc$60912$n4865
.sym 68756 picorv32.pcpi_div.quotient_msk[11]
.sym 68761 picorv32.irq_mask[1]
.sym 68769 picorv32.pcpi_div.quotient_msk[13]
.sym 68773 $abc$60912$n11072
.sym 68774 picorv32.pcpi_div.quotient_msk[12]
.sym 68778 $abc$60912$n8020
.sym 68785 picorv32.pcpi_div.quotient_msk[14]
.sym 68790 picorv32.pcpi_div.quotient_msk[11]
.sym 68797 picorv32.irq_mask[1]
.sym 68802 picorv32.pcpi_div.quotient_msk[12]
.sym 68807 picorv32.pcpi_div.quotient_msk[12]
.sym 68808 picorv32.pcpi_div.quotient_msk[13]
.sym 68809 picorv32.pcpi_div.quotient_msk[11]
.sym 68810 picorv32.pcpi_div.quotient_msk[10]
.sym 68815 picorv32.pcpi_div.quotient_msk[13]
.sym 68820 $abc$60912$n11072
.sym 68823 $abc$60912$n4865
.sym 68824 sys_clk_$glb_clk
.sym 68825 picorv32.pcpi_div.start_$glb_sr
.sym 68830 picorv32.pcpi_div.quotient[7]
.sym 68831 $abc$60912$n10567
.sym 68832 picorv32.pcpi_div.quotient[14]
.sym 68833 picorv32.pcpi_div.quotient[11]
.sym 68834 picorv32.pcpi_div.quotient[31]
.sym 68835 picorv32.pcpi_div.quotient[6]
.sym 68837 picorv32.mem_do_rinst
.sym 68841 $abc$60912$n4630
.sym 68845 picorv32.latched_rd[0]
.sym 68848 spiflash_bus_dat_w[6]
.sym 68873 picorv32.pcpi_div.quotient_msk[14]
.sym 68876 picorv32.pcpi_div.quotient[7]
.sym 68877 $abc$60912$n4865
.sym 68885 picorv32.pcpi_div.quotient_msk[10]
.sym 68887 picorv32.irq_mask[1]
.sym 68911 $abc$60912$n5266
.sym 68912 $abc$60912$n5265
.sym 68914 picorv32.pcpi_div.quotient_msk[30]
.sym 68919 picorv32.pcpi_div.quotient_msk[18]
.sym 68923 picorv32.pcpi_div.quotient[7]
.sym 68925 $abc$60912$n4865
.sym 68928 $abc$60912$n5267_1
.sym 68933 picorv32.pcpi_div.quotient_msk[7]
.sym 68934 picorv32.pcpi_div.quotient_msk[8]
.sym 68935 picorv32.pcpi_div.quotient_msk[9]
.sym 68936 $abc$60912$n5268_1
.sym 68938 picorv32.pcpi_div.quotient_msk[6]
.sym 68941 picorv32.pcpi_div.quotient_msk[30]
.sym 68946 $abc$60912$n5265
.sym 68947 $abc$60912$n5266
.sym 68948 $abc$60912$n5267_1
.sym 68949 $abc$60912$n5268_1
.sym 68954 picorv32.pcpi_div.quotient_msk[8]
.sym 68958 picorv32.pcpi_div.quotient_msk[9]
.sym 68964 picorv32.pcpi_div.quotient_msk[6]
.sym 68965 picorv32.pcpi_div.quotient_msk[9]
.sym 68966 picorv32.pcpi_div.quotient_msk[8]
.sym 68967 picorv32.pcpi_div.quotient_msk[7]
.sym 68973 picorv32.pcpi_div.quotient[7]
.sym 68979 picorv32.pcpi_div.quotient_msk[18]
.sym 68984 picorv32.pcpi_div.quotient_msk[7]
.sym 68986 $abc$60912$n4865
.sym 68987 sys_clk_$glb_clk
.sym 68988 picorv32.pcpi_div.start_$glb_sr
.sym 68989 $abc$60912$n10575
.sym 68990 picorv32.pcpi_div.quotient_msk[14]
.sym 68991 picorv32.pcpi_div.quotient_msk[16]
.sym 68992 $abc$60912$n10572
.sym 68994 $abc$60912$n5268_1
.sym 68996 picorv32.pcpi_div.quotient_msk[15]
.sym 68997 $abc$60912$n4549
.sym 68998 $abc$60912$n9830
.sym 68999 $abc$60912$n9830
.sym 69000 $abc$60912$n4549
.sym 69001 $abc$60912$n8020
.sym 69005 $abc$60912$n5264
.sym 69006 picorv32.mem_do_rinst
.sym 69009 $abc$60912$n4870
.sym 69013 picorv32.pcpi_div.quotient[14]
.sym 69016 picorv32.pcpi_div.outsign
.sym 69019 picorv32.pcpi_div.quotient[6]
.sym 69021 picorv32.reg_op2[17]
.sym 69024 $abc$60912$n4553
.sym 69033 picorv32.pcpi_div.quotient[17]
.sym 69034 picorv32.pcpi_div.quotient[8]
.sym 69036 picorv32.pcpi_div.quotient[16]
.sym 69041 $abc$60912$n4870
.sym 69044 picorv32.pcpi_div.quotient_msk[17]
.sym 69045 picorv32.pcpi_div.outsign
.sym 69047 picorv32.pcpi_div.quotient[15]
.sym 69048 picorv32.pcpi_div.quotient_msk[16]
.sym 69050 $abc$60912$n8844
.sym 69051 picorv32.pcpi_div.quotient_msk[10]
.sym 69056 picorv32.pcpi_div.quotient[10]
.sym 69057 picorv32.pcpi_div.quotient_msk[8]
.sym 69058 $abc$60912$n8908
.sym 69060 $abc$60912$n5466
.sym 69061 picorv32.pcpi_div.quotient_msk[15]
.sym 69064 picorv32.pcpi_div.quotient[10]
.sym 69070 picorv32.pcpi_div.quotient_msk[15]
.sym 69071 picorv32.pcpi_div.quotient[15]
.sym 69076 picorv32.pcpi_div.quotient[10]
.sym 69078 picorv32.pcpi_div.quotient_msk[10]
.sym 69081 picorv32.pcpi_div.quotient[17]
.sym 69083 picorv32.pcpi_div.quotient_msk[17]
.sym 69087 picorv32.pcpi_div.quotient[8]
.sym 69089 picorv32.pcpi_div.quotient_msk[8]
.sym 69093 $abc$60912$n5466
.sym 69094 picorv32.pcpi_div.outsign
.sym 69095 $abc$60912$n8908
.sym 69096 $abc$60912$n8844
.sym 69099 picorv32.pcpi_div.quotient_msk[16]
.sym 69101 picorv32.pcpi_div.quotient[16]
.sym 69107 picorv32.pcpi_div.quotient[15]
.sym 69109 $abc$60912$n4870
.sym 69110 sys_clk_$glb_clk
.sym 69111 picorv32.pcpi_div.start_$glb_sr
.sym 69112 $abc$60912$n8627
.sym 69114 $abc$60912$n5466
.sym 69115 picorv32.pcpi_div.outsign
.sym 69116 $abc$60912$n4565
.sym 69117 picorv32.pcpi_div_rd[11]
.sym 69118 $abc$60912$n7362
.sym 69119 picorv32.reg_op1[0]
.sym 69120 storage_1[12][0]
.sym 69122 $abc$60912$n11077
.sym 69123 storage_1[12][0]
.sym 69126 $abc$60912$n8613_1
.sym 69128 picorv32.pcpi_div.quotient[15]
.sym 69132 $abc$60912$n4630
.sym 69138 picorv32.pcpi_div_wr
.sym 69139 picorv32.pcpi_div_rd[11]
.sym 69141 $abc$60912$n5466
.sym 69142 picorv32.pcpi_div.quotient[21]
.sym 69145 picorv32.reg_op1[0]
.sym 69146 $abc$60912$n5466
.sym 69153 $abc$60912$n8932
.sym 69157 picorv32.pcpi_div.quotient[8]
.sym 69159 picorv32.pcpi_div.quotient[16]
.sym 69164 picorv32.pcpi_div.quotient[17]
.sym 69167 $abc$60912$n8868
.sym 69169 $abc$60912$n8617_1
.sym 69170 $abc$60912$n8918
.sym 69171 $abc$60912$n5466
.sym 69173 $abc$60912$n8924
.sym 69175 $abc$60912$n8854
.sym 69176 picorv32.pcpi_div.outsign
.sym 69178 $abc$60912$n765
.sym 69179 picorv32.pcpi_div.quotient[6]
.sym 69180 picorv32.pcpi_div.outsign
.sym 69181 $abc$60912$n8860
.sym 69182 picorv32.pcpi_div.start
.sym 69183 picorv32.pcpi_div.dividend[6]
.sym 69186 $abc$60912$n8924
.sym 69187 picorv32.pcpi_div.outsign
.sym 69188 $abc$60912$n5466
.sym 69189 $abc$60912$n8860
.sym 69192 picorv32.pcpi_div.dividend[6]
.sym 69193 $abc$60912$n8617_1
.sym 69194 picorv32.pcpi_div.quotient[6]
.sym 69195 picorv32.pcpi_div.outsign
.sym 69200 picorv32.pcpi_div.quotient[17]
.sym 69205 $abc$60912$n765
.sym 69207 picorv32.pcpi_div.start
.sym 69212 picorv32.pcpi_div.quotient[8]
.sym 69216 $abc$60912$n8868
.sym 69217 $abc$60912$n8932
.sym 69218 picorv32.pcpi_div.outsign
.sym 69219 $abc$60912$n5466
.sym 69222 $abc$60912$n5466
.sym 69223 picorv32.pcpi_div.outsign
.sym 69224 $abc$60912$n8854
.sym 69225 $abc$60912$n8918
.sym 69229 picorv32.pcpi_div.quotient[16]
.sym 69233 sys_clk_$glb_clk
.sym 69235 picorv32.pcpi_div.outsign
.sym 69236 picorv32.pcpi_mul_wait
.sym 69237 picorv32.pcpi_div_rd[14]
.sym 69238 $abc$60912$n7476
.sym 69239 $abc$60912$n7377_1
.sym 69240 picorv32.pcpi_div.start
.sym 69241 picorv32.pcpi_div.pcpi_wait_q
.sym 69242 $abc$60912$n7428
.sym 69243 spiflash_bus_dat_w[1]
.sym 69244 $abc$60912$n7389_1
.sym 69246 spiflash_bus_dat_w[1]
.sym 69247 $abc$60912$n7017_1
.sym 69248 $abc$60912$n7362
.sym 69250 $abc$60912$n7346
.sym 69252 picorv32.pcpi_div_wr
.sym 69253 $abc$60912$n8922
.sym 69255 $abc$60912$n8868
.sym 69256 picorv32.pcpi_div.quotient[28]
.sym 69258 $abc$60912$n4865
.sym 69259 $abc$60912$n765
.sym 69260 spiflash_miso
.sym 69261 $abc$60912$n4565
.sym 69262 picorv32.pcpi_div.start
.sym 69263 picorv32.pcpi_div.start
.sym 69264 $abc$60912$n765
.sym 69265 picorv32.pcpi_div.quotient[20]
.sym 69268 picorv32.pcpi_div.dividend[8]
.sym 69269 picorv32.pcpi_div.dividend[14]
.sym 69270 picorv32.pcpi_mul_wait
.sym 69277 $abc$60912$n8870
.sym 69278 $abc$60912$n8609
.sym 69280 picorv32.pcpi_div.outsign
.sym 69281 $abc$60912$n8928
.sym 69282 picorv32.pcpi_div.quotient[2]
.sym 69284 $abc$60912$n8904
.sym 69285 $abc$60912$n8864
.sym 69286 picorv32.pcpi_div.quotient[30]
.sym 69288 $abc$60912$n8639
.sym 69290 picorv32.pcpi_div.quotient[17]
.sym 69291 picorv32.pcpi_div.quotient[20]
.sym 69293 picorv32.pcpi_div.quotient[28]
.sym 69294 $abc$60912$n8840
.sym 69295 picorv32.pcpi_div.outsign
.sym 69300 $abc$60912$n5466
.sym 69301 $abc$60912$n8934
.sym 69302 $abc$60912$n8645
.sym 69304 picorv32.pcpi_div.dividend[20]
.sym 69306 picorv32.pcpi_div.dividend[2]
.sym 69307 picorv32.pcpi_div.dividend[17]
.sym 69309 picorv32.pcpi_div.outsign
.sym 69310 picorv32.pcpi_div.dividend[20]
.sym 69311 picorv32.pcpi_div.quotient[20]
.sym 69312 $abc$60912$n8645
.sym 69315 $abc$60912$n5466
.sym 69316 $abc$60912$n8840
.sym 69317 $abc$60912$n8904
.sym 69318 picorv32.pcpi_div.outsign
.sym 69321 picorv32.pcpi_div.dividend[17]
.sym 69322 picorv32.pcpi_div.quotient[17]
.sym 69323 picorv32.pcpi_div.outsign
.sym 69324 $abc$60912$n8639
.sym 69327 $abc$60912$n8928
.sym 69328 $abc$60912$n8864
.sym 69329 $abc$60912$n5466
.sym 69330 picorv32.pcpi_div.outsign
.sym 69333 picorv32.pcpi_div.outsign
.sym 69334 $abc$60912$n8870
.sym 69335 $abc$60912$n8934
.sym 69336 $abc$60912$n5466
.sym 69341 picorv32.pcpi_div.quotient[30]
.sym 69346 picorv32.pcpi_div.quotient[28]
.sym 69351 picorv32.pcpi_div.dividend[2]
.sym 69352 $abc$60912$n8609
.sym 69353 picorv32.pcpi_div.outsign
.sym 69354 picorv32.pcpi_div.quotient[2]
.sym 69356 sys_clk_$glb_clk
.sym 69358 $abc$60912$n8667_1
.sym 69359 $abc$60912$n5466
.sym 69360 $abc$60912$n7669
.sym 69361 $abc$60912$n7516
.sym 69362 $abc$60912$n137
.sym 69363 $abc$60912$n7440
.sym 69364 picorv32.pcpi_div.dividend[2]
.sym 69365 picorv32.pcpi_div_rd[31]
.sym 69367 picorv32.pcpi_div.start
.sym 69368 $abc$60912$n5946_1
.sym 69369 basesoc_sram_we[2]
.sym 69370 picorv32.pcpi_div_rd[20]
.sym 69371 $abc$60912$n4704
.sym 69372 picorv32.pcpi_div_wr
.sym 69373 $abc$60912$n4859
.sym 69375 $abc$60912$n7428
.sym 69376 $abc$60912$n4784_1
.sym 69377 $abc$60912$n4710
.sym 69378 picorv32.pcpi_div_wait
.sym 69380 picorv32.pcpi_mul.instr_rs2_signed
.sym 69381 $abc$60912$n7328_1
.sym 69382 picorv32.pcpi_div.dividend[11]
.sym 69385 $abc$60912$n7440
.sym 69387 picorv32.pcpi_div.dividend[15]
.sym 69388 picorv32.pcpi_div_rd[8]
.sym 69389 picorv32.pcpi_mul_rd[21]
.sym 69390 picorv32.pcpi_div.dividend[20]
.sym 69392 $abc$60912$n8029
.sym 69393 picorv32.irq_mask[1]
.sym 69399 picorv32.pcpi_div.outsign
.sym 69400 $abc$60912$n8916
.sym 69403 picorv32.pcpi_div.dividend[15]
.sym 69404 picorv32.pcpi_div.quotient[8]
.sym 69405 $abc$60912$n5466
.sym 69407 $abc$60912$n8930
.sym 69409 $abc$60912$n8647_1
.sym 69412 picorv32.pcpi_div.quotient[15]
.sym 69413 $abc$60912$n5466
.sym 69414 picorv32.pcpi_div.quotient[21]
.sym 69415 $abc$60912$n8888
.sym 69416 $abc$60912$n8635_1
.sym 69417 $abc$60912$n8952
.sym 69418 $abc$60912$n8954
.sym 69420 picorv32.pcpi_div.dividend[21]
.sym 69421 $abc$60912$n8621
.sym 69423 $abc$60912$n8852
.sym 69424 $abc$60912$n8950
.sym 69425 $abc$60912$n8890
.sym 69427 picorv32.pcpi_div.outsign
.sym 69428 picorv32.pcpi_div.dividend[8]
.sym 69429 $abc$60912$n8886
.sym 69430 $abc$60912$n8866
.sym 69432 $abc$60912$n8950
.sym 69433 $abc$60912$n8886
.sym 69434 $abc$60912$n5466
.sym 69435 picorv32.pcpi_div.outsign
.sym 69438 $abc$60912$n8930
.sym 69439 $abc$60912$n5466
.sym 69440 picorv32.pcpi_div.outsign
.sym 69441 $abc$60912$n8866
.sym 69444 $abc$60912$n8888
.sym 69445 picorv32.pcpi_div.outsign
.sym 69446 $abc$60912$n8952
.sym 69447 $abc$60912$n5466
.sym 69450 $abc$60912$n8647_1
.sym 69451 picorv32.pcpi_div.outsign
.sym 69452 picorv32.pcpi_div.dividend[21]
.sym 69453 picorv32.pcpi_div.quotient[21]
.sym 69456 picorv32.pcpi_div.dividend[15]
.sym 69457 $abc$60912$n8635_1
.sym 69458 picorv32.pcpi_div.quotient[15]
.sym 69459 picorv32.pcpi_div.outsign
.sym 69462 $abc$60912$n8890
.sym 69463 picorv32.pcpi_div.outsign
.sym 69464 $abc$60912$n8954
.sym 69465 $abc$60912$n5466
.sym 69468 $abc$60912$n5466
.sym 69469 $abc$60912$n8916
.sym 69470 picorv32.pcpi_div.outsign
.sym 69471 $abc$60912$n8852
.sym 69474 picorv32.pcpi_div.outsign
.sym 69475 $abc$60912$n8621
.sym 69476 picorv32.pcpi_div.quotient[8]
.sym 69477 picorv32.pcpi_div.dividend[8]
.sym 69479 sys_clk_$glb_clk
.sym 69483 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 69484 $auto$alumacc.cc:474:replace_alu$6698.C[3]
.sym 69485 $abc$60912$n10630
.sym 69486 $abc$60912$n7636
.sym 69487 $abc$60912$n8898
.sym 69488 $abc$60912$n7560_1
.sym 69489 $abc$60912$n11057
.sym 69492 $abc$60912$n11057
.sym 69495 picorv32.pcpi_div.instr_rem
.sym 69496 picorv32.reg_op1[3]
.sym 69497 picorv32.reg_op2[30]
.sym 69499 $abc$60912$n7461
.sym 69501 $abc$60912$n6196_1
.sym 69504 $abc$60912$n7669
.sym 69505 $abc$60912$n4553
.sym 69506 picorv32.reg_op2[17]
.sym 69507 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 69509 picorv32.pcpi_div_rd[0]
.sym 69510 picorv32.pcpi_div.dividend[11]
.sym 69511 $abc$60912$n4667
.sym 69512 $abc$60912$n4553
.sym 69513 picorv32.pcpi_div.outsign
.sym 69514 $abc$60912$n4611
.sym 69515 $abc$60912$n4553
.sym 69516 picorv32.pcpi_div.dividend[31]
.sym 69523 $abc$60912$n8956
.sym 69524 picorv32.pcpi_div_rd[27]
.sym 69525 $abc$60912$n8958
.sym 69526 picorv32.pcpi_div.outsign
.sym 69527 picorv32.pcpi_div_wr
.sym 69528 picorv32.pcpi_div.dividend[12]
.sym 69529 picorv32.pcpi_div.quotient[30]
.sym 69531 $abc$60912$n5466
.sym 69532 picorv32.pcpi_div.quotient[28]
.sym 69534 picorv32.pcpi_div.outsign
.sym 69535 $abc$60912$n8960
.sym 69536 $abc$60912$n4553
.sym 69539 $abc$60912$n8892
.sym 69540 picorv32.pcpi_div.dividend[28]
.sym 69542 picorv32.pcpi_mul_rd[27]
.sym 69543 $abc$60912$n8896
.sym 69545 $abc$60912$n8661_1
.sym 69546 picorv32.pcpi_div.dividend[30]
.sym 69547 $abc$60912$n8665_1
.sym 69549 $abc$60912$n8894
.sym 69551 picorv32.pcpi_div.dividend[14]
.sym 69555 $abc$60912$n8665_1
.sym 69556 picorv32.pcpi_div.dividend[30]
.sym 69557 picorv32.pcpi_div.outsign
.sym 69558 picorv32.pcpi_div.quotient[30]
.sym 69561 picorv32.pcpi_div.outsign
.sym 69562 $abc$60912$n8960
.sym 69563 $abc$60912$n8896
.sym 69564 $abc$60912$n5466
.sym 69567 $abc$60912$n8894
.sym 69568 picorv32.pcpi_div.outsign
.sym 69569 $abc$60912$n5466
.sym 69570 $abc$60912$n8958
.sym 69574 picorv32.pcpi_div.dividend[12]
.sym 69579 picorv32.pcpi_div_rd[27]
.sym 69580 $abc$60912$n4553
.sym 69581 picorv32.pcpi_mul_rd[27]
.sym 69582 picorv32.pcpi_div_wr
.sym 69588 picorv32.pcpi_div.dividend[14]
.sym 69591 picorv32.pcpi_div.outsign
.sym 69592 picorv32.pcpi_div.quotient[28]
.sym 69593 picorv32.pcpi_div.dividend[28]
.sym 69594 $abc$60912$n8661_1
.sym 69597 $abc$60912$n8956
.sym 69598 picorv32.pcpi_div.outsign
.sym 69599 $abc$60912$n8892
.sym 69600 $abc$60912$n5466
.sym 69602 sys_clk_$glb_clk
.sym 69604 $abc$60912$n6117_1
.sym 69605 $abc$60912$n7403_1
.sym 69606 $abc$60912$n4616
.sym 69607 $abc$60912$n5537
.sym 69608 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 69610 $abc$60912$n5251
.sym 69611 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 69613 $abc$60912$n7503
.sym 69614 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 69615 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 69616 $abc$60912$n4630
.sym 69617 $abc$60912$n7615
.sym 69619 spiflash_bus_adr[6]
.sym 69620 picorv32.pcpi_div_rd[27]
.sym 69621 $abc$60912$n7560_1
.sym 69622 $abc$60912$n2702
.sym 69624 picorv32.pcpi_div.dividend[12]
.sym 69625 picorv32.pcpi_mul_rd[28]
.sym 69626 picorv32.pcpi_mul.pcpi_insn[14]
.sym 69627 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 69628 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 69629 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 69630 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 69632 picorv32.reg_op1[0]
.sym 69633 picorv32.pcpi_div_wr
.sym 69634 $abc$60912$n6229
.sym 69635 $PACKER_VCC_NET_$glb_clk
.sym 69638 $abc$60912$n5537
.sym 69645 picorv32.pcpi_div_wr
.sym 69647 $abc$60912$n4870
.sym 69648 picorv32.pcpi_div_rd[2]
.sym 69649 picorv32.pcpi_mul_rd[0]
.sym 69655 $abc$60912$n8596
.sym 69658 picorv32.pcpi_div_rd[30]
.sym 69660 $abc$60912$n6229
.sym 69661 picorv32.pcpi_div.dividend[11]
.sym 69664 picorv32.pcpi_div.start
.sym 69665 $abc$60912$n6219_1
.sym 69666 picorv32.pcpi_mul_rd[30]
.sym 69668 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 69669 picorv32.pcpi_div_rd[0]
.sym 69670 picorv32.pcpi_mul_rd[2]
.sym 69672 $abc$60912$n8581
.sym 69673 picorv32.pcpi_div.dividend[18]
.sym 69675 $abc$60912$n4553
.sym 69678 $abc$60912$n8581
.sym 69679 picorv32.pcpi_div.start
.sym 69680 $abc$60912$n6219_1
.sym 69686 picorv32.pcpi_div.dividend[18]
.sym 69690 picorv32.pcpi_div_wr
.sym 69691 picorv32.pcpi_div_rd[0]
.sym 69692 picorv32.pcpi_mul_rd[0]
.sym 69693 $abc$60912$n4553
.sym 69697 picorv32.pcpi_div.dividend[11]
.sym 69702 $abc$60912$n6229
.sym 69703 $abc$60912$n8596
.sym 69705 picorv32.pcpi_div.start
.sym 69708 picorv32.pcpi_mul_rd[30]
.sym 69709 picorv32.pcpi_div_wr
.sym 69710 $abc$60912$n4553
.sym 69711 picorv32.pcpi_div_rd[30]
.sym 69714 picorv32.pcpi_mul_rd[2]
.sym 69715 $abc$60912$n4553
.sym 69716 picorv32.pcpi_div_wr
.sym 69717 picorv32.pcpi_div_rd[2]
.sym 69720 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 69724 $abc$60912$n4870
.sym 69725 sys_clk_$glb_clk
.sym 69727 $abc$60912$n6197
.sym 69728 $abc$60912$n2699
.sym 69729 $abc$60912$n2699
.sym 69730 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69731 $abc$60912$n10725
.sym 69732 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69733 $abc$60912$n4932
.sym 69734 $abc$60912$n10726
.sym 69735 picorv32.irq_mask[2]
.sym 69738 picorv32.reg_op1[13]
.sym 69739 picorv32.pcpi_div.dividend[11]
.sym 69740 $abc$60912$n4667
.sym 69742 $abc$60912$n5537
.sym 69743 $abc$60912$n4870
.sym 69744 $abc$60912$n7593_1
.sym 69745 $abc$60912$n7288
.sym 69746 $abc$60912$n5251
.sym 69747 picorv32.pcpi_div_wr
.sym 69748 $abc$60912$n7455
.sym 69749 spiflash_bus_dat_w[7]
.sym 69750 picorv32.pcpi_div.dividend[17]
.sym 69751 $abc$60912$n4883_1
.sym 69752 $abc$60912$n6664_1
.sym 69753 $abc$60912$n7982
.sym 69754 $abc$60912$n7961
.sym 69755 $abc$60912$n9012
.sym 69756 $abc$60912$n765
.sym 69757 picorv32.pcpi_div.start
.sym 69758 picorv32.reg_op1[16]
.sym 69759 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 69760 spiflash_miso
.sym 69761 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 69762 $abc$60912$n765
.sym 69768 picorv32.reg_op1[0]
.sym 69769 picorv32.pcpi_div.dividend[28]
.sym 69774 $abc$60912$n6197
.sym 69775 picorv32.reg_op1[4]
.sym 69779 picorv32.pcpi_div.dividend[30]
.sym 69784 $abc$60912$n9000
.sym 69787 picorv32.pcpi_div.dividend[25]
.sym 69788 $abc$60912$n10725
.sym 69789 picorv32.reg_op1[3]
.sym 69792 $abc$60912$n8996
.sym 69795 $PACKER_VCC_NET_$glb_clk
.sym 69797 picorv32.pcpi_div.dividend[29]
.sym 69801 $PACKER_VCC_NET_$glb_clk
.sym 69803 $abc$60912$n10725
.sym 69809 picorv32.reg_op1[3]
.sym 69813 picorv32.pcpi_div.dividend[30]
.sym 69820 $abc$60912$n6197
.sym 69821 picorv32.reg_op1[4]
.sym 69822 $abc$60912$n9000
.sym 69825 picorv32.pcpi_div.dividend[29]
.sym 69833 picorv32.pcpi_div.dividend[25]
.sym 69837 picorv32.reg_op1[0]
.sym 69838 $abc$60912$n8996
.sym 69839 $abc$60912$n6197
.sym 69845 picorv32.pcpi_div.dividend[28]
.sym 69852 $auto$alumacc.cc:474:replace_alu$6790.C[4]
.sym 69853 $PACKER_VCC_NET_$glb_clk
.sym 69854 storage_1[9][7]
.sym 69855 storage_1[9][3]
.sym 69856 storage_1[9][2]
.sym 69857 $abc$60912$n10734
.sym 69858 $abc$60912$n7621
.sym 69859 picorv32.irq_mask[1]
.sym 69860 $abc$60912$n6801
.sym 69861 $abc$60912$n11077
.sym 69865 $abc$60912$n6193
.sym 69866 $abc$60912$n11073
.sym 69867 picorv32.pcpi_div.dividend[30]
.sym 69868 $abc$60912$n2702
.sym 69870 $abc$60912$n7626
.sym 69872 $abc$60912$n4553
.sym 69873 picorv32.pcpi_div.dividend[28]
.sym 69874 $abc$60912$n2699
.sym 69877 storage_1[9][3]
.sym 69878 picorv32.reg_op1[10]
.sym 69879 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 69880 $abc$60912$n8029
.sym 69883 $abc$60912$n8029
.sym 69884 picorv32.reg_op1[10]
.sym 69885 storage_1[1][0]
.sym 69891 $abc$60912$n6197
.sym 69892 picorv32.reg_op1[12]
.sym 69894 picorv32.reg_op1[11]
.sym 69897 $abc$60912$n8890_1
.sym 69898 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 69899 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69902 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69905 storage_1[0][7]
.sym 69907 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 69909 $abc$60912$n11041
.sym 69910 storage_1[4][7]
.sym 69913 $abc$60912$n9007
.sym 69915 $abc$60912$n9012
.sym 69918 picorv32.reg_op1[16]
.sym 69919 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 69924 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 69925 storage_1[4][7]
.sym 69926 $abc$60912$n8890_1
.sym 69927 storage_1[0][7]
.sym 69931 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 69936 $abc$60912$n6197
.sym 69937 picorv32.reg_op1[11]
.sym 69938 $abc$60912$n9007
.sym 69942 $abc$60912$n9012
.sym 69943 $abc$60912$n6197
.sym 69945 picorv32.reg_op1[16]
.sym 69951 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 69954 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 69961 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69968 picorv32.reg_op1[12]
.sym 69970 $abc$60912$n11041
.sym 69971 sys_clk_$glb_clk
.sym 69973 storage_1[8][3]
.sym 69974 $abc$60912$n8868_1
.sym 69975 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 69976 picorv32.mem_wordsize[0]
.sym 69977 $abc$60912$n7956
.sym 69978 storage_1[8][1]
.sym 69979 $abc$60912$n7945_1
.sym 69980 $abc$60912$n7975_1
.sym 69981 $abc$60912$n7499_1
.sym 69982 $abc$60912$n4704
.sym 69983 $abc$60912$n8880_1
.sym 69984 $abc$60912$n7499_1
.sym 69985 picorv32.reg_op1[0]
.sym 69986 $abc$60912$n4667
.sym 69988 picorv32.reg_op1[13]
.sym 69989 picorv32.reg_op1[10]
.sym 69991 $abc$60912$n4529
.sym 69992 picorv32.reg_sh[2]
.sym 69993 $abc$60912$n8890_1
.sym 69994 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 69995 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 69996 picorv32.reg_op1[4]
.sym 69998 picorv32.reg_op2[17]
.sym 69999 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 70000 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70001 $abc$60912$n2698
.sym 70002 $abc$60912$n4667
.sym 70003 sram_bus_dat_w[4]
.sym 70004 $abc$60912$n11067
.sym 70006 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70007 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 70016 storage_1[1][4]
.sym 70017 storage_1[4][1]
.sym 70018 storage_1[0][1]
.sym 70019 storage_1[0][4]
.sym 70020 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70021 storage_1[1][3]
.sym 70023 storage_1[0][3]
.sym 70024 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70026 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70027 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70031 $abc$60912$n8868_1
.sym 70032 $abc$60912$n11043
.sym 70038 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70039 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70041 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70042 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70047 storage_1[0][1]
.sym 70048 $abc$60912$n8868_1
.sym 70049 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70050 storage_1[4][1]
.sym 70053 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70054 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70055 storage_1[0][4]
.sym 70056 storage_1[1][4]
.sym 70059 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70066 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70071 storage_1[0][3]
.sym 70072 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70073 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70074 storage_1[1][3]
.sym 70077 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70086 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70089 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70093 $abc$60912$n11043
.sym 70094 sys_clk_$glb_clk
.sym 70096 $abc$60912$n5137
.sym 70097 storage_1[12][1]
.sym 70098 $abc$60912$n11043
.sym 70099 $abc$60912$n7981_1
.sym 70100 storage_1[15][2]
.sym 70101 storage_1[12][6]
.sym 70102 picorv32.mem_do_rinst
.sym 70103 $abc$60912$n8872_1
.sym 70104 $abc$60912$n4713
.sym 70105 picorv32.irq_mask[0]
.sym 70106 $abc$60912$n11072
.sym 70107 $abc$60912$n11076
.sym 70110 $abc$60912$n7995
.sym 70111 picorv32.reg_op1[12]
.sym 70112 $abc$60912$n2701
.sym 70115 $abc$60912$n2702
.sym 70116 spiflash_bus_adr[6]
.sym 70117 $abc$60912$n11068
.sym 70118 $abc$60912$n4630
.sym 70120 $abc$60912$n11043
.sym 70121 storage_1[4][4]
.sym 70122 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 70123 $abc$60912$n7280
.sym 70124 picorv32.reg_op1[0]
.sym 70125 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70126 storage_1[14][2]
.sym 70127 $abc$60912$n8872_1
.sym 70128 picorv32.reg_op1[9]
.sym 70129 sram_bus_dat_w[6]
.sym 70130 $abc$60912$n5537
.sym 70137 $abc$60912$n8869_1
.sym 70139 storage_1[9][1]
.sym 70142 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70144 picorv32.reg_op1[10]
.sym 70145 picorv32.reg_op1[28]
.sym 70146 $abc$60912$n7946
.sym 70147 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70149 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70151 $abc$60912$n7945_1
.sym 70160 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70162 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70164 $abc$60912$n11067
.sym 70165 $abc$60912$n4617
.sym 70166 storage_1[13][1]
.sym 70168 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70170 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70176 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70177 storage_1[13][1]
.sym 70178 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70179 storage_1[9][1]
.sym 70183 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70188 $abc$60912$n4617
.sym 70194 $abc$60912$n8869_1
.sym 70195 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70196 $abc$60912$n7946
.sym 70197 $abc$60912$n7945_1
.sym 70200 picorv32.reg_op1[10]
.sym 70209 picorv32.reg_op1[28]
.sym 70213 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70216 $abc$60912$n11067
.sym 70217 sys_clk_$glb_clk
.sym 70219 $abc$60912$n5739_1
.sym 70220 $abc$60912$n4922_1
.sym 70221 $abc$60912$n11049
.sym 70222 storage_1[11][6]
.sym 70223 $abc$60912$n4617
.sym 70224 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70225 $abc$60912$n5535
.sym 70226 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 70227 $abc$60912$n924
.sym 70228 $abc$60912$n7617
.sym 70229 picorv32.reg_op2[21]
.sym 70230 $abc$60912$n11053
.sym 70231 picorv32.cpuregs_wrdata[13]
.sym 70232 $abc$60912$n11053
.sym 70233 picorv32.reg_op1[1]
.sym 70234 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70235 picorv32.reg_op1[3]
.sym 70236 $abc$60912$n4922_1
.sym 70239 $abc$60912$n11041
.sym 70240 picorv32.reg_op1[10]
.sym 70241 picorv32.reg_op1[28]
.sym 70244 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70246 spiflash_bus_dat_w[5]
.sym 70247 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70248 spiflash_miso
.sym 70249 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 70250 $abc$60912$n5535
.sym 70251 $abc$60912$n4883_1
.sym 70252 $abc$60912$n6664_1
.sym 70253 $abc$60912$n7982
.sym 70254 $abc$60912$n11064
.sym 70260 $abc$60912$n7982
.sym 70262 storage_1[15][0]
.sym 70263 storage_1[9][0]
.sym 70264 storage_1[11][0]
.sym 70265 storage_1[12][6]
.sym 70266 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70268 $abc$60912$n8879_1
.sym 70269 storage_1[13][0]
.sym 70270 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 70271 $abc$60912$n7981_1
.sym 70272 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70273 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70281 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70282 storage_1[13][4]
.sym 70287 $abc$60912$n11063
.sym 70289 $abc$60912$n8859_1
.sym 70290 storage_1[9][4]
.sym 70291 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70294 storage_1[12][6]
.sym 70299 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70300 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70301 storage_1[9][4]
.sym 70302 storage_1[13][4]
.sym 70306 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 70314 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70317 $abc$60912$n7982
.sym 70318 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 70319 $abc$60912$n7981_1
.sym 70320 $abc$60912$n8879_1
.sym 70323 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 70324 storage_1[13][0]
.sym 70325 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70326 storage_1[15][0]
.sym 70331 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70335 storage_1[9][0]
.sym 70336 $abc$60912$n8859_1
.sym 70337 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70338 storage_1[11][0]
.sym 70339 $abc$60912$n11063
.sym 70340 sys_clk_$glb_clk
.sym 70342 storage_1[4][4]
.sym 70343 storage_1[4][6]
.sym 70344 $abc$60912$n6656_1
.sym 70345 $abc$60912$n8008_1
.sym 70346 picorv32.reg_op1[0]
.sym 70347 $abc$60912$n6655_1
.sym 70348 $abc$60912$n8095
.sym 70349 $abc$60912$n6654_1
.sym 70350 $abc$60912$n4630
.sym 70351 picorv32.instr_sh
.sym 70352 $abc$60912$n11073
.sym 70353 spiflash_bus_adr[6]
.sym 70354 $abc$60912$n11073
.sym 70355 storage_1[13][0]
.sym 70356 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 70357 picorv32.mem_wordsize[0]
.sym 70359 picorv32.reg_op1[26]
.sym 70360 $abc$60912$n4553
.sym 70361 picorv32.mem_wordsize[2]
.sym 70362 picorv32.mem_wordsize[0]
.sym 70363 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 70364 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70365 picorv32.mem_wordsize[2]
.sym 70366 storage_1[1][0]
.sym 70367 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70368 $abc$60912$n11073
.sym 70369 spiflash_bus_dat_w[3]
.sym 70370 sram_bus_dat_w[4]
.sym 70371 $abc$60912$n2699
.sym 70372 picorv32.reg_op1[1]
.sym 70373 $abc$60912$n11063
.sym 70374 $abc$60912$n5535
.sym 70375 $abc$60912$n6652_1
.sym 70376 $abc$60912$n4540
.sym 70386 $abc$60912$n2702
.sym 70388 $abc$60912$n8123
.sym 70389 $abc$60912$n2701
.sym 70390 storage_1[10][2]
.sym 70394 storage_1[11][6]
.sym 70395 $abc$60912$n2699
.sym 70398 storage_1[14][2]
.sym 70401 $abc$60912$n11077
.sym 70402 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70403 $abc$60912$n2698
.sym 70404 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70405 $abc$60912$n8872_1
.sym 70406 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70408 storage_1[15][6]
.sym 70409 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70410 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70413 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70414 spiflash_bus_adr[6]
.sym 70417 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70418 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70419 $abc$60912$n8123
.sym 70422 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70431 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70434 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70435 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70436 $abc$60912$n8123
.sym 70440 $abc$60912$n2698
.sym 70441 $abc$60912$n2699
.sym 70442 $abc$60912$n2701
.sym 70443 $abc$60912$n2702
.sym 70449 spiflash_bus_adr[6]
.sym 70452 $abc$60912$n8872_1
.sym 70453 storage_1[10][2]
.sym 70454 storage_1[14][2]
.sym 70455 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70458 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70459 storage_1[15][6]
.sym 70460 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70461 storage_1[11][6]
.sym 70462 $abc$60912$n11077
.sym 70463 sys_clk_$glb_clk
.sym 70465 $abc$60912$n8920_1
.sym 70466 $abc$60912$n6657_1
.sym 70467 $abc$60912$n8919_1
.sym 70468 $abc$60912$n8094
.sym 70469 storage_1[5][2]
.sym 70470 $abc$60912$n8897_1
.sym 70471 $abc$60912$n8896_1
.sym 70472 storage_1[5][0]
.sym 70473 $abc$60912$n4764
.sym 70474 $abc$60912$n9830
.sym 70475 $abc$60912$n8125
.sym 70476 $abc$60912$n4549
.sym 70477 picorv32.reg_op1[11]
.sym 70478 $abc$60912$n8769
.sym 70480 picorv32.mem_do_rinst
.sym 70481 $abc$60912$n5739_1
.sym 70482 $abc$60912$n6654_1
.sym 70483 $abc$60912$n5461
.sym 70484 picorv32.reg_op2[1]
.sym 70486 picorv32.reg_op2[30]
.sym 70487 spiflash_bus_dat_w[0]
.sym 70488 picorv32.reg_op1[0]
.sym 70489 $abc$60912$n2698
.sym 70490 storage_1[2][0]
.sym 70491 $abc$60912$n8008_1
.sym 70492 $abc$60912$n11049
.sym 70494 $abc$60912$n4667
.sym 70496 $abc$60912$n10753
.sym 70497 $abc$60912$n8095
.sym 70498 picorv32.reg_op2[17]
.sym 70499 sram_bus_dat_w[4]
.sym 70500 $abc$60912$n11067
.sym 70506 $abc$60912$n5748
.sym 70507 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70509 $abc$60912$n5224
.sym 70510 $abc$60912$n5742
.sym 70511 spiflash_bus_sel[2]
.sym 70512 spiflash_bus_sel[3]
.sym 70514 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70515 storage_1[7][0]
.sym 70517 $abc$60912$n5224
.sym 70518 $abc$60912$n5021_1
.sym 70519 storage_1[3][0]
.sym 70521 spiflash_bus_sel[1]
.sym 70522 $abc$60912$n8123
.sym 70524 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70525 picorv32.mem_wordsize[2]
.sym 70527 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70528 picorv32.mem_wordsize[0]
.sym 70531 $abc$60912$n5745
.sym 70532 picorv32.reg_op1[1]
.sym 70533 $abc$60912$n4730
.sym 70534 spiflash_bus_sel[0]
.sym 70535 $abc$60912$n5739_1
.sym 70537 picorv32.reg_op1[0]
.sym 70539 picorv32.reg_op1[0]
.sym 70540 picorv32.mem_wordsize[2]
.sym 70541 picorv32.mem_wordsize[0]
.sym 70542 picorv32.reg_op1[1]
.sym 70545 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70546 storage_1[3][0]
.sym 70547 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70548 storage_1[7][0]
.sym 70551 spiflash_bus_sel[3]
.sym 70552 spiflash_bus_sel[2]
.sym 70553 spiflash_bus_sel[1]
.sym 70554 spiflash_bus_sel[0]
.sym 70557 $abc$60912$n5224
.sym 70558 $abc$60912$n5748
.sym 70559 $abc$60912$n5021_1
.sym 70560 spiflash_bus_sel[3]
.sym 70563 $abc$60912$n5739_1
.sym 70564 $abc$60912$n5021_1
.sym 70565 $abc$60912$n5224
.sym 70566 spiflash_bus_sel[0]
.sym 70569 $abc$60912$n5021_1
.sym 70570 $abc$60912$n5745
.sym 70571 spiflash_bus_sel[2]
.sym 70572 $abc$60912$n5224
.sym 70575 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70576 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70577 $abc$60912$n8123
.sym 70581 $abc$60912$n5224
.sym 70582 spiflash_bus_sel[1]
.sym 70583 $abc$60912$n5021_1
.sym 70584 $abc$60912$n5742
.sym 70585 $abc$60912$n4730
.sym 70586 sys_clk_$glb_clk
.sym 70589 $abc$60912$n11035
.sym 70590 $abc$60912$n11036
.sym 70591 sram_bus_dat_w[4]
.sym 70592 sram_bus_dat_w[6]
.sym 70593 sram_bus_dat_w[3]
.sym 70594 $abc$60912$n5559
.sym 70595 $abc$60912$n5062_1
.sym 70596 storage_1[12][0]
.sym 70597 $abc$60912$n7399_1
.sym 70598 $abc$60912$n11067
.sym 70599 picorv32.instr_sub
.sym 70600 picorv32.reg_op1[7]
.sym 70601 picorv32.trap
.sym 70602 $abc$60912$n6650_1
.sym 70603 $abc$60912$n8861_1
.sym 70604 $abc$60912$n4475
.sym 70605 picorv32.reg_op1[17]
.sym 70606 $abc$60912$n5021_1
.sym 70607 $abc$60912$n7941
.sym 70608 picorv32.instr_sub
.sym 70609 picorv32.trap
.sym 70610 spiflash_bus_sel[0]
.sym 70611 picorv32.reg_op1[17]
.sym 70612 $abc$60912$n6743_1
.sym 70613 sram_bus_dat_w[6]
.sym 70614 picorv32.reg_op2[12]
.sym 70615 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70617 picorv32.reg_op2[4]
.sym 70618 storage_1[14][2]
.sym 70619 spiflash_bus_sel[2]
.sym 70620 picorv32.reg_op2[6]
.sym 70622 $abc$60912$n5537
.sym 70623 picorv32.reg_op1[23]
.sym 70631 $abc$60912$n11050
.sym 70632 $abc$60912$n8128_1
.sym 70635 storage_1[3][4]
.sym 70636 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70637 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70639 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70641 $abc$60912$n8138
.sym 70642 $abc$60912$n8133_1
.sym 70649 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70651 storage_1[7][4]
.sym 70657 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70660 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70662 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70663 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70665 $abc$60912$n8128_1
.sym 70668 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70669 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70670 $abc$60912$n8138
.sym 70674 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70675 $abc$60912$n8128_1
.sym 70677 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70681 $abc$60912$n8133_1
.sym 70682 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70683 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70686 storage_1[3][4]
.sym 70687 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70688 storage_1[7][4]
.sym 70689 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70694 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 70700 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 70704 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70706 $abc$60912$n8138
.sym 70707 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70708 $abc$60912$n11050
.sym 70709 sys_clk_$glb_clk
.sym 70711 storage_1[2][0]
.sym 70712 $abc$60912$n5042_1
.sym 70713 $abc$60912$n5048
.sym 70714 $abc$60912$n5036_1
.sym 70715 $abc$60912$n5044
.sym 70716 $abc$60912$n5043
.sym 70717 $abc$60912$n5049
.sym 70718 $abc$60912$n5035_1
.sym 70719 spiflash_bus_dat_w[1]
.sym 70720 sram_bus_dat_w[3]
.sym 70721 basesoc_sram_we[1]
.sym 70722 $abc$60912$n6797
.sym 70723 picorv32.reg_op1[13]
.sym 70724 $abc$60912$n7017_1
.sym 70725 $abc$60912$n7025_1
.sym 70726 picorv32.reg_op1[4]
.sym 70727 $abc$60912$n11073
.sym 70728 picorv32.reg_op1[3]
.sym 70730 $abc$60912$n5251
.sym 70731 $abc$60912$n7048
.sym 70732 picorv32.reg_out[3]
.sym 70733 picorv32.reg_op1[24]
.sym 70734 picorv32.reg_op1[3]
.sym 70735 $abc$60912$n6650_1
.sym 70736 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 70737 picorv32.reg_op1[8]
.sym 70738 $abc$60912$n11067
.sym 70739 picorv32.reg_op2[20]
.sym 70740 $abc$60912$n6664_1
.sym 70741 $abc$60912$n11064
.sym 70742 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 70743 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70745 picorv32.reg_op2[9]
.sym 70746 $abc$60912$n5535
.sym 70754 $abc$60912$n11057
.sym 70758 $abc$60912$n5559
.sym 70759 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70762 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70766 spiflash_bus_sel[1]
.sym 70767 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70772 $abc$60912$n8138
.sym 70773 $abc$60912$n8133_1
.sym 70779 spiflash_bus_sel[2]
.sym 70781 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70785 $abc$60912$n5559
.sym 70787 spiflash_bus_sel[2]
.sym 70791 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70797 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 70804 $abc$60912$n5559
.sym 70805 spiflash_bus_sel[1]
.sym 70809 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70811 $abc$60912$n8138
.sym 70812 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70815 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70816 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70817 $abc$60912$n8133_1
.sym 70821 $abc$60912$n8138
.sym 70823 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70824 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70827 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 70829 $abc$60912$n8133_1
.sym 70830 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 70831 $abc$60912$n11057
.sym 70832 sys_clk_$glb_clk
.sym 70834 $abc$60912$n6734_1
.sym 70835 $abc$60912$n6742
.sym 70836 $abc$60912$n6810_1
.sym 70837 picorv32.alu_out_q[4]
.sym 70838 $abc$60912$n6619_1
.sym 70839 $abc$60912$n6741_1
.sym 70840 picorv32.reg_op2[19]
.sym 70841 $abc$60912$n6809_1
.sym 70842 picorv32.decoded_rs2[2]
.sym 70843 $abc$60912$n5946_1
.sym 70844 $abc$60912$n6800_1
.sym 70845 basesoc_sram_we[2]
.sym 70846 $abc$60912$n4532
.sym 70847 $abc$60912$n6652_1
.sym 70850 picorv32.reg_op1[5]
.sym 70851 picorv32.reg_op1[26]
.sym 70853 picorv32.reg_op1[5]
.sym 70854 $abc$60912$n6652_1
.sym 70855 picorv32.reg_op2[1]
.sym 70857 picorv32.reg_op2[14]
.sym 70858 picorv32.reg_op1[1]
.sym 70859 picorv32.reg_op1[18]
.sym 70860 picorv32.reg_op1[20]
.sym 70861 $abc$60912$n6652_1
.sym 70862 $abc$60912$n5051
.sym 70863 $abc$60912$n6652_1
.sym 70864 $abc$60912$n6620_1
.sym 70865 $abc$60912$n6809_1
.sym 70866 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70867 picorv32.reg_op1[28]
.sym 70868 picorv32.reg_op1[4]
.sym 70869 picorv32.reg_op1[19]
.sym 70875 $abc$60912$n6628
.sym 70876 $abc$60912$n6621_1
.sym 70877 picorv32.reg_op1[21]
.sym 70878 picorv32.reg_op1[20]
.sym 70879 picorv32.reg_op1[17]
.sym 70880 $abc$60912$n5051
.sym 70881 picorv32.reg_op1[9]
.sym 70882 picorv32.reg_op2[30]
.sym 70883 picorv32.reg_op1[22]
.sym 70884 $abc$60912$n6736
.sym 70885 picorv32.reg_op2[8]
.sym 70886 picorv32.reg_op2[22]
.sym 70887 picorv32.reg_op2[4]
.sym 70888 $abc$60912$n5052
.sym 70889 picorv32.reg_op1[11]
.sym 70890 $abc$60912$n6740_1
.sym 70892 $abc$60912$n5056_1
.sym 70893 picorv32.reg_op1[23]
.sym 70894 picorv32.reg_op2[23]
.sym 70895 $abc$60912$n5054
.sym 70896 picorv32.reg_op2[21]
.sym 70897 picorv32.reg_op1[8]
.sym 70898 picorv32.reg_op2[3]
.sym 70899 picorv32.reg_op2[20]
.sym 70900 picorv32.reg_op2[17]
.sym 70902 $abc$60912$n5053
.sym 70903 picorv32.reg_op1[30]
.sym 70904 $abc$60912$n5055
.sym 70905 picorv32.reg_op2[9]
.sym 70906 picorv32.reg_op2[11]
.sym 70908 $abc$60912$n5054
.sym 70909 $abc$60912$n5056_1
.sym 70910 $abc$60912$n5055
.sym 70911 $abc$60912$n5051
.sym 70914 picorv32.reg_op2[30]
.sym 70915 picorv32.reg_op1[17]
.sym 70916 picorv32.reg_op1[30]
.sym 70917 picorv32.reg_op2[17]
.sym 70920 $abc$60912$n6736
.sym 70921 picorv32.reg_op2[3]
.sym 70922 $abc$60912$n6740_1
.sym 70923 picorv32.reg_op2[4]
.sym 70926 picorv32.reg_op1[22]
.sym 70927 picorv32.reg_op1[21]
.sym 70928 picorv32.reg_op2[21]
.sym 70929 picorv32.reg_op2[22]
.sym 70932 picorv32.reg_op1[9]
.sym 70933 picorv32.reg_op2[23]
.sym 70934 picorv32.reg_op1[23]
.sym 70935 picorv32.reg_op2[9]
.sym 70938 picorv32.reg_op1[11]
.sym 70939 picorv32.reg_op2[11]
.sym 70940 picorv32.reg_op2[8]
.sym 70941 picorv32.reg_op1[8]
.sym 70944 $abc$60912$n5053
.sym 70945 picorv32.reg_op1[20]
.sym 70946 $abc$60912$n5052
.sym 70947 picorv32.reg_op2[20]
.sym 70950 $abc$60912$n6621_1
.sym 70951 $abc$60912$n6628
.sym 70952 picorv32.reg_op2[3]
.sym 70957 $abc$60912$n6807_1
.sym 70958 $abc$60912$n6806_1
.sym 70959 $abc$60912$n6874_1
.sym 70960 $abc$60912$n5059_1
.sym 70961 $abc$60912$n5057
.sym 70962 $abc$60912$n6735_1
.sym 70963 $abc$60912$n5058_1
.sym 70964 $abc$60912$n6873
.sym 70965 $abc$60912$n4694_1
.sym 70966 $abc$60912$n6741_1
.sym 70967 $abc$60912$n8106
.sym 70968 $abc$60912$n4563
.sym 70969 picorv32.reg_op1[4]
.sym 70970 picorv32.reg_op2[12]
.sym 70971 picorv32.reg_op2[8]
.sym 70972 picorv32.reg_op1[6]
.sym 70973 picorv32.reg_op1[9]
.sym 70974 spiflash_bus_adr[1]
.sym 70975 $abc$60912$n4765_1
.sym 70976 picorv32.reg_op1[0]
.sym 70977 picorv32.reg_op1[11]
.sym 70978 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70979 picorv32.reg_op2[1]
.sym 70980 picorv32.reg_op1[6]
.sym 70981 spiflash_sr[25]
.sym 70982 $abc$60912$n5057
.sym 70983 $abc$60912$n10753
.sym 70984 picorv32.reg_op2[3]
.sym 70985 picorv32.reg_op1[23]
.sym 70986 picorv32.reg_op2[17]
.sym 70987 $abc$60912$n4667
.sym 70988 $abc$60912$n10753
.sym 70989 picorv32.reg_op1[30]
.sym 70990 $abc$60912$n5042_1
.sym 70991 $abc$60912$n6653_1
.sym 70992 picorv32.reg_op2[11]
.sym 70998 $abc$60912$n6795
.sym 70999 picorv32.reg_op1[10]
.sym 71000 $abc$60912$n6632
.sym 71001 picorv32.reg_op2[10]
.sym 71003 picorv32.reg_op2[2]
.sym 71006 $abc$60912$n6699_1
.sym 71007 $abc$60912$n6780_1
.sym 71008 $abc$60912$n6650_1
.sym 71010 $abc$60912$n6664_1
.sym 71013 picorv32.reg_op2[3]
.sym 71014 $abc$60912$n6628
.sym 71016 $abc$60912$n6653_1
.sym 71017 $abc$60912$n6797
.sym 71018 $abc$60912$n6796_1
.sym 71019 $abc$60912$n5052
.sym 71022 $abc$60912$n6773_1
.sym 71023 $abc$60912$n6652_1
.sym 71024 $abc$60912$n6781
.sym 71025 $abc$60912$n6793
.sym 71027 picorv32.reg_op2[4]
.sym 71028 $abc$60912$n6794_1
.sym 71029 $abc$60912$n4549
.sym 71031 $abc$60912$n6796_1
.sym 71032 $abc$60912$n5052
.sym 71033 $abc$60912$n4549
.sym 71034 $abc$60912$n6797
.sym 71037 $abc$60912$n6773_1
.sym 71038 picorv32.reg_op2[3]
.sym 71040 $abc$60912$n6628
.sym 71044 picorv32.reg_op2[2]
.sym 71045 $abc$60912$n6632
.sym 71046 $abc$60912$n6664_1
.sym 71049 $abc$60912$n6773_1
.sym 71050 picorv32.reg_op2[3]
.sym 71051 $abc$60912$n6699_1
.sym 71052 picorv32.reg_op2[4]
.sym 71055 $abc$60912$n6653_1
.sym 71056 picorv32.reg_op1[10]
.sym 71057 $abc$60912$n6652_1
.sym 71058 picorv32.reg_op2[10]
.sym 71061 picorv32.reg_op1[10]
.sym 71063 picorv32.reg_op2[10]
.sym 71067 $abc$60912$n6780_1
.sym 71068 $abc$60912$n6650_1
.sym 71069 picorv32.reg_op2[4]
.sym 71070 $abc$60912$n6781
.sym 71073 $abc$60912$n6794_1
.sym 71074 $abc$60912$n6795
.sym 71075 $abc$60912$n6650_1
.sym 71076 $abc$60912$n6793
.sym 71078 sys_clk_$glb_clk
.sym 71080 $abc$60912$n6850
.sym 71081 picorv32.alu_out_q[24]
.sym 71082 $abc$60912$n10631
.sym 71083 $abc$60912$n6849_1
.sym 71084 picorv32.alu_out_q[12]
.sym 71085 picorv32.alu_out_q[23]
.sym 71086 $abc$60912$n5046
.sym 71087 $abc$60912$n10753
.sym 71088 picorv32.alu_out_q[8]
.sym 71090 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 71091 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 71092 $abc$60912$n6699_1
.sym 71093 picorv32.reg_op1[17]
.sym 71094 $abc$60912$n6640
.sym 71095 $abc$60912$n17
.sym 71096 picorv32.reg_op2[2]
.sym 71097 picorv32.reg_op2[10]
.sym 71098 $abc$60912$n5315_1
.sym 71099 picorv32.reg_op2[2]
.sym 71100 $abc$60912$n6736
.sym 71101 picorv32.reg_op2[1]
.sym 71102 picorv32.reg_op1[17]
.sym 71103 $abc$60912$n4475
.sym 71104 $abc$60912$n7017_1
.sym 71105 picorv32.reg_op1[27]
.sym 71106 picorv32.reg_op1[25]
.sym 71107 $abc$60912$n4478
.sym 71108 picorv32.reg_op2[4]
.sym 71109 picorv32.reg_op2[19]
.sym 71110 $abc$60912$n6828_1
.sym 71111 picorv32.reg_op2[6]
.sym 71112 $abc$60912$n4476
.sym 71113 picorv32.reg_op2[4]
.sym 71114 storage_1[14][2]
.sym 71115 $abc$60912$n6743_1
.sym 71123 picorv32.reg_op2[26]
.sym 71124 picorv32.reg_op2[4]
.sym 71126 picorv32.reg_op2[26]
.sym 71127 $abc$60912$n6699_1
.sym 71130 $abc$60912$n6652_1
.sym 71131 picorv32.reg_op1[26]
.sym 71132 picorv32.reg_op2[23]
.sym 71133 $abc$60912$n6828_1
.sym 71134 $abc$60912$n6720_1
.sym 71137 $abc$60912$n6883
.sym 71139 $abc$60912$n6801
.sym 71140 $abc$60912$n6870_1
.sym 71141 $abc$60912$n4549
.sym 71143 $abc$60912$n6884_1
.sym 71144 picorv32.reg_op2[3]
.sym 71145 picorv32.reg_op1[23]
.sym 71146 $abc$60912$n6800_1
.sym 71147 $abc$60912$n6882_1
.sym 71148 $abc$60912$n6885
.sym 71149 $abc$60912$n6650_1
.sym 71150 $abc$60912$n6773_1
.sym 71151 $abc$60912$n6653_1
.sym 71154 $abc$60912$n4549
.sym 71155 picorv32.reg_op1[26]
.sym 71156 $abc$60912$n6884_1
.sym 71157 picorv32.reg_op2[26]
.sym 71160 picorv32.reg_op2[3]
.sym 71161 $abc$60912$n6773_1
.sym 71163 $abc$60912$n6720_1
.sym 71166 $abc$60912$n6699_1
.sym 71167 picorv32.reg_op2[4]
.sym 71168 $abc$60912$n6773_1
.sym 71169 picorv32.reg_op2[3]
.sym 71172 $abc$60912$n6653_1
.sym 71173 $abc$60912$n6652_1
.sym 71174 picorv32.reg_op1[23]
.sym 71175 picorv32.reg_op2[23]
.sym 71178 $abc$60912$n4549
.sym 71179 $abc$60912$n6870_1
.sym 71180 picorv32.reg_op2[23]
.sym 71181 picorv32.reg_op1[23]
.sym 71184 $abc$60912$n6882_1
.sym 71185 $abc$60912$n6885
.sym 71186 $abc$60912$n6828_1
.sym 71187 $abc$60912$n6883
.sym 71190 $abc$60912$n6652_1
.sym 71191 $abc$60912$n6653_1
.sym 71192 picorv32.reg_op2[26]
.sym 71193 picorv32.reg_op1[26]
.sym 71196 picorv32.reg_op2[4]
.sym 71197 $abc$60912$n6800_1
.sym 71198 $abc$60912$n6650_1
.sym 71199 $abc$60912$n6801
.sym 71201 sys_clk_$glb_clk
.sym 71211 picorv32.reg_op1[13]
.sym 71212 picorv32.cpuregs_rs1[17]
.sym 71213 $PACKER_VCC_NET_$glb_clk
.sym 71214 picorv32.reg_op1[13]
.sym 71215 $abc$60912$n5206
.sym 71216 picorv32.reg_op1[2]
.sym 71217 picorv32.reg_op1[9]
.sym 71218 $abc$60912$n6851_1
.sym 71219 $abc$60912$n765
.sym 71220 $abc$60912$n10753
.sym 71221 picorv32.reg_op1[10]
.sym 71222 picorv32.reg_op1[18]
.sym 71223 picorv32.alu_out_q[11]
.sym 71224 picorv32.reg_op1[7]
.sym 71225 picorv32.reg_op1[13]
.sym 71227 $abc$60912$n10631
.sym 71228 $abc$60912$n6885
.sym 71229 picorv32.reg_op1[29]
.sym 71230 basesoc_uart_phy_rx_reg[4]
.sym 71231 picorv32.reg_op2[20]
.sym 71232 picorv32.reg_op1[8]
.sym 71233 $abc$60912$n4688
.sym 71234 $abc$60912$n6885
.sym 71235 $abc$60912$n6659_1
.sym 71236 picorv32.reg_op1[20]
.sym 71237 $abc$60912$n6692_1
.sym 71238 $abc$60912$n11067
.sym 71244 $abc$60912$n8103
.sym 71245 picorv32.reg_op2[2]
.sym 71249 $abc$60912$n8107
.sym 71251 $abc$60912$n8127
.sym 71252 $abc$60912$n6676_1
.sym 71254 $abc$60912$n8098
.sym 71255 $abc$60912$n4686
.sym 71256 $abc$60912$n8104
.sym 71258 $abc$60912$n395
.sym 71260 $abc$60912$n8128
.sym 71262 $abc$60912$n8106
.sym 71264 picorv32.instr_sub
.sym 71266 $abc$60912$n8097
.sym 71268 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71269 $abc$60912$n6650_1
.sym 71270 $abc$60912$n6828_1
.sym 71273 picorv32.reg_op2[4]
.sym 71274 $abc$60912$n6660_1
.sym 71277 $abc$60912$n6650_1
.sym 71278 $abc$60912$n6676_1
.sym 71279 picorv32.reg_op2[4]
.sym 71280 $abc$60912$n6660_1
.sym 71283 $abc$60912$n8098
.sym 71284 picorv32.instr_sub
.sym 71285 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71286 $abc$60912$n8097
.sym 71289 picorv32.instr_sub
.sym 71290 $abc$60912$n8127
.sym 71291 $abc$60912$n8128
.sym 71292 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71295 $abc$60912$n8107
.sym 71296 picorv32.instr_sub
.sym 71297 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71298 $abc$60912$n8106
.sym 71302 $abc$60912$n6660_1
.sym 71303 picorv32.reg_op2[4]
.sym 71304 $abc$60912$n6828_1
.sym 71307 picorv32.reg_op2[2]
.sym 71316 $abc$60912$n395
.sym 71319 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71320 $abc$60912$n8103
.sym 71321 $abc$60912$n8104
.sym 71322 picorv32.instr_sub
.sym 71323 $abc$60912$n4686
.sym 71324 sys_clk_$glb_clk
.sym 71325 sys_rst_$glb_sr
.sym 71334 $abc$60912$n6839_1
.sym 71335 $abc$60912$n6000_1
.sym 71336 $abc$60912$n8101
.sym 71337 $abc$60912$n11077
.sym 71338 $abc$60912$n4564
.sym 71340 picorv32.reg_op1[5]
.sym 71341 $abc$60912$n4667
.sym 71342 $abc$60912$n4697
.sym 71343 $abc$60912$n4686
.sym 71344 spiflash_bus_adr[7]
.sym 71345 picorv32.reg_op2[14]
.sym 71346 $abc$60912$n395
.sym 71347 picorv32.reg_op2[3]
.sym 71348 picorv32.reg_op2[26]
.sym 71349 picorv32.reg_op2[26]
.sym 71350 picorv32.reg_op1[1]
.sym 71351 $abc$60912$n4829
.sym 71352 picorv32.reg_op1[28]
.sym 71353 picorv32.reg_op1[4]
.sym 71354 picorv32.reg_op1[14]
.sym 71355 picorv32.reg_op1[29]
.sym 71356 picorv32.reg_op1[19]
.sym 71357 picorv32.reg_op1[18]
.sym 71359 picorv32.reg_op1[3]
.sym 71360 $abc$60912$n4476
.sym 71361 $abc$60912$n10649
.sym 71368 picorv32.reg_op1[1]
.sym 71370 picorv32.reg_op1[6]
.sym 71371 picorv32.reg_op1[5]
.sym 71372 picorv32.reg_op1[0]
.sym 71373 $abc$60912$n10634
.sym 71375 picorv32.reg_op1[4]
.sym 71380 $abc$60912$n10632
.sym 71381 $abc$60912$n10635
.sym 71383 picorv32.reg_op1[3]
.sym 71387 $abc$60912$n10631
.sym 71389 $abc$60912$n10636
.sym 71391 picorv32.reg_op1[2]
.sym 71395 $abc$60912$n10633
.sym 71396 $PACKER_VCC_NET_$glb_clk
.sym 71398 $abc$60912$n10405
.sym 71402 $PACKER_VCC_NET_$glb_clk
.sym 71405 $auto$alumacc.cc:474:replace_alu$6777.C[1]
.sym 71407 $abc$60912$n10631
.sym 71408 picorv32.reg_op1[0]
.sym 71411 $auto$alumacc.cc:474:replace_alu$6777.C[2]
.sym 71413 picorv32.reg_op1[1]
.sym 71414 $abc$60912$n10405
.sym 71415 $auto$alumacc.cc:474:replace_alu$6777.C[1]
.sym 71417 $auto$alumacc.cc:474:replace_alu$6777.C[3]
.sym 71419 $abc$60912$n10632
.sym 71420 picorv32.reg_op1[2]
.sym 71421 $auto$alumacc.cc:474:replace_alu$6777.C[2]
.sym 71423 $auto$alumacc.cc:474:replace_alu$6777.C[4]
.sym 71425 $abc$60912$n10633
.sym 71426 picorv32.reg_op1[3]
.sym 71427 $auto$alumacc.cc:474:replace_alu$6777.C[3]
.sym 71429 $auto$alumacc.cc:474:replace_alu$6777.C[5]
.sym 71431 $abc$60912$n10634
.sym 71432 picorv32.reg_op1[4]
.sym 71433 $auto$alumacc.cc:474:replace_alu$6777.C[4]
.sym 71435 $auto$alumacc.cc:474:replace_alu$6777.C[6]
.sym 71437 $abc$60912$n10635
.sym 71438 picorv32.reg_op1[5]
.sym 71439 $auto$alumacc.cc:474:replace_alu$6777.C[5]
.sym 71441 $auto$alumacc.cc:474:replace_alu$6777.C[7]
.sym 71443 $abc$60912$n10636
.sym 71444 picorv32.reg_op1[6]
.sym 71445 $auto$alumacc.cc:474:replace_alu$6777.C[6]
.sym 71457 $abc$60912$n7499_1
.sym 71458 picorv32.decoded_imm[12]
.sym 71459 $abc$60912$n8880_1
.sym 71460 $abc$60912$n8146
.sym 71461 $abc$60912$n6773_1
.sym 71462 picorv32.reg_op2[2]
.sym 71463 $abc$60912$n10641
.sym 71464 picorv32.reg_op1[11]
.sym 71465 picorv32.reg_op1[10]
.sym 71466 picorv32.reg_op2[5]
.sym 71467 picorv32.alu_out_q[6]
.sym 71468 picorv32.reg_op2[7]
.sym 71469 $abc$60912$n4829
.sym 71470 picorv32.reg_op2[16]
.sym 71471 picorv32.reg_op2[6]
.sym 71472 picorv32.alu_out_q[23]
.sym 71474 picorv32.reg_op1[17]
.sym 71475 $abc$60912$n10636
.sym 71476 $abc$60912$n10753
.sym 71477 picorv32.reg_op1[30]
.sym 71478 $abc$60912$n10658
.sym 71479 picorv32.reg_op1[12]
.sym 71481 $abc$60912$n10633
.sym 71482 picorv32.reg_op2[11]
.sym 71484 $abc$60912$n10405
.sym 71485 $auto$alumacc.cc:474:replace_alu$6777.C[7]
.sym 71490 picorv32.reg_op1[13]
.sym 71491 picorv32.reg_op1[9]
.sym 71492 $abc$60912$n10640
.sym 71494 $abc$60912$n10637
.sym 71497 picorv32.reg_op1[10]
.sym 71498 $abc$60912$n10643
.sym 71499 $abc$60912$n10641
.sym 71500 picorv32.reg_op1[7]
.sym 71501 $abc$60912$n10639
.sym 71502 picorv32.reg_op1[8]
.sym 71505 picorv32.reg_op1[12]
.sym 71507 $abc$60912$n10644
.sym 71508 $abc$60912$n10638
.sym 71513 picorv32.reg_op1[11]
.sym 71520 $abc$60912$n10642
.sym 71521 picorv32.reg_op1[14]
.sym 71522 $auto$alumacc.cc:474:replace_alu$6777.C[8]
.sym 71524 picorv32.reg_op1[7]
.sym 71525 $abc$60912$n10637
.sym 71526 $auto$alumacc.cc:474:replace_alu$6777.C[7]
.sym 71528 $auto$alumacc.cc:474:replace_alu$6777.C[9]
.sym 71530 $abc$60912$n10638
.sym 71531 picorv32.reg_op1[8]
.sym 71532 $auto$alumacc.cc:474:replace_alu$6777.C[8]
.sym 71534 $auto$alumacc.cc:474:replace_alu$6777.C[10]
.sym 71536 picorv32.reg_op1[9]
.sym 71537 $abc$60912$n10639
.sym 71538 $auto$alumacc.cc:474:replace_alu$6777.C[9]
.sym 71540 $auto$alumacc.cc:474:replace_alu$6777.C[11]
.sym 71542 $abc$60912$n10640
.sym 71543 picorv32.reg_op1[10]
.sym 71544 $auto$alumacc.cc:474:replace_alu$6777.C[10]
.sym 71546 $auto$alumacc.cc:474:replace_alu$6777.C[12]
.sym 71548 picorv32.reg_op1[11]
.sym 71549 $abc$60912$n10641
.sym 71550 $auto$alumacc.cc:474:replace_alu$6777.C[11]
.sym 71552 $auto$alumacc.cc:474:replace_alu$6777.C[13]
.sym 71554 picorv32.reg_op1[12]
.sym 71555 $abc$60912$n10642
.sym 71556 $auto$alumacc.cc:474:replace_alu$6777.C[12]
.sym 71558 $auto$alumacc.cc:474:replace_alu$6777.C[14]
.sym 71560 $abc$60912$n10643
.sym 71561 picorv32.reg_op1[13]
.sym 71562 $auto$alumacc.cc:474:replace_alu$6777.C[13]
.sym 71564 $auto$alumacc.cc:474:replace_alu$6777.C[15]
.sym 71566 picorv32.reg_op1[14]
.sym 71567 $abc$60912$n10644
.sym 71568 $auto$alumacc.cc:474:replace_alu$6777.C[14]
.sym 71580 $abc$60912$n11445
.sym 71581 picorv32.decoded_imm[28]
.sym 71582 $abc$60912$n11072
.sym 71583 $abc$60912$n11076
.sym 71584 picorv32.reg_op2[1]
.sym 71585 picorv32.reg_op2[2]
.sym 71586 $abc$60912$n10640
.sym 71587 picorv32.reg_op1[15]
.sym 71588 picorv32.reg_op1[16]
.sym 71589 $abc$60912$n10639
.sym 71590 $abc$60912$n10646
.sym 71591 picorv32.reg_op2[28]
.sym 71592 spiflash_bus_adr[5]
.sym 71593 picorv32.reg_op1[10]
.sym 71595 picorv32.reg_op2[10]
.sym 71596 $abc$60912$n10642
.sym 71597 $abc$60912$n5251
.sym 71598 storage_1[14][2]
.sym 71599 $abc$60912$n4478
.sym 71600 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 71601 picorv32.reg_op1[21]
.sym 71602 $abc$60912$n8161
.sym 71603 picorv32.reg_op1[25]
.sym 71604 $abc$60912$n4476
.sym 71605 picorv32.reg_op2[4]
.sym 71606 $abc$60912$n6828_1
.sym 71608 $auto$alumacc.cc:474:replace_alu$6777.C[15]
.sym 71613 picorv32.reg_op1[22]
.sym 71615 picorv32.reg_op1[19]
.sym 71617 $abc$60912$n10650
.sym 71619 $abc$60912$n10651
.sym 71620 picorv32.reg_op1[16]
.sym 71621 picorv32.reg_op1[20]
.sym 71623 $abc$60912$n10645
.sym 71625 picorv32.reg_op1[21]
.sym 71626 $abc$60912$n10648
.sym 71627 picorv32.reg_op1[18]
.sym 71629 picorv32.reg_op1[15]
.sym 71634 picorv32.reg_op1[17]
.sym 71636 $abc$60912$n10649
.sym 71638 $abc$60912$n10646
.sym 71643 $abc$60912$n10652
.sym 71644 $abc$60912$n10647
.sym 71645 $auto$alumacc.cc:474:replace_alu$6777.C[16]
.sym 71647 $abc$60912$n10645
.sym 71648 picorv32.reg_op1[15]
.sym 71649 $auto$alumacc.cc:474:replace_alu$6777.C[15]
.sym 71651 $auto$alumacc.cc:474:replace_alu$6777.C[17]
.sym 71653 $abc$60912$n10646
.sym 71654 picorv32.reg_op1[16]
.sym 71655 $auto$alumacc.cc:474:replace_alu$6777.C[16]
.sym 71657 $auto$alumacc.cc:474:replace_alu$6777.C[18]
.sym 71659 picorv32.reg_op1[17]
.sym 71660 $abc$60912$n10647
.sym 71661 $auto$alumacc.cc:474:replace_alu$6777.C[17]
.sym 71663 $auto$alumacc.cc:474:replace_alu$6777.C[19]
.sym 71665 $abc$60912$n10648
.sym 71666 picorv32.reg_op1[18]
.sym 71667 $auto$alumacc.cc:474:replace_alu$6777.C[18]
.sym 71669 $auto$alumacc.cc:474:replace_alu$6777.C[20]
.sym 71671 $abc$60912$n10649
.sym 71672 picorv32.reg_op1[19]
.sym 71673 $auto$alumacc.cc:474:replace_alu$6777.C[19]
.sym 71675 $auto$alumacc.cc:474:replace_alu$6777.C[21]
.sym 71677 $abc$60912$n10650
.sym 71678 picorv32.reg_op1[20]
.sym 71679 $auto$alumacc.cc:474:replace_alu$6777.C[20]
.sym 71681 $auto$alumacc.cc:474:replace_alu$6777.C[22]
.sym 71683 picorv32.reg_op1[21]
.sym 71684 $abc$60912$n10651
.sym 71685 $auto$alumacc.cc:474:replace_alu$6777.C[21]
.sym 71687 $auto$alumacc.cc:474:replace_alu$6777.C[23]
.sym 71689 picorv32.reg_op1[22]
.sym 71690 $abc$60912$n10652
.sym 71691 $auto$alumacc.cc:474:replace_alu$6777.C[22]
.sym 71695 $abc$60912$n11037
.sym 71696 $abc$60912$n6871
.sym 71697 $abc$60912$n10659
.sym 71698 $abc$60912$n10655
.sym 71699 $abc$60912$n6745
.sym 71700 $abc$60912$n10657
.sym 71701 $abc$60912$n10654
.sym 71702 storage_1[14][2]
.sym 71703 picorv32.decoded_imm[26]
.sym 71704 picorv32.reg_op2[21]
.sym 71705 basesoc_counter[1]
.sym 71707 $abc$60912$n8101
.sym 71708 picorv32.reg_op2[26]
.sym 71709 picorv32.reg_op1[26]
.sym 71710 $abc$60912$n10660
.sym 71711 $abc$60912$n8143
.sym 71712 picorv32.decoded_imm[25]
.sym 71713 $abc$60912$n5986_1
.sym 71714 picorv32.reg_op1[13]
.sym 71715 picorv32.decoded_imm[22]
.sym 71716 picorv32.reg_op2[23]
.sym 71717 picorv32.reg_op1[22]
.sym 71718 $abc$60912$n8142
.sym 71720 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71721 picorv32.reg_op1[29]
.sym 71723 $abc$60912$n8182
.sym 71724 $abc$60912$n5535
.sym 71725 $abc$60912$n7187_1
.sym 71726 basesoc_uart_phy_rx_reg[4]
.sym 71727 $abc$60912$n5325_1
.sym 71728 picorv32.reg_op1[20]
.sym 71729 $abc$60912$n6652_1
.sym 71731 $auto$alumacc.cc:474:replace_alu$6777.C[23]
.sym 71736 picorv32.reg_op1[23]
.sym 71739 picorv32.reg_op1[26]
.sym 71747 picorv32.reg_op1[29]
.sym 71748 $abc$60912$n10658
.sym 71749 picorv32.reg_op1[30]
.sym 71750 $abc$60912$n10653
.sym 71751 $abc$60912$n10655
.sym 71753 picorv32.reg_op1[24]
.sym 71754 $abc$60912$n10656
.sym 71756 picorv32.reg_op1[27]
.sym 71757 $abc$60912$n10657
.sym 71758 $abc$60912$n10654
.sym 71759 $abc$60912$n10660
.sym 71762 $abc$60912$n10659
.sym 71763 picorv32.reg_op1[28]
.sym 71764 picorv32.reg_op1[25]
.sym 71768 $auto$alumacc.cc:474:replace_alu$6777.C[24]
.sym 71770 $abc$60912$n10653
.sym 71771 picorv32.reg_op1[23]
.sym 71772 $auto$alumacc.cc:474:replace_alu$6777.C[23]
.sym 71774 $auto$alumacc.cc:474:replace_alu$6777.C[25]
.sym 71776 $abc$60912$n10654
.sym 71777 picorv32.reg_op1[24]
.sym 71778 $auto$alumacc.cc:474:replace_alu$6777.C[24]
.sym 71780 $auto$alumacc.cc:474:replace_alu$6777.C[26]
.sym 71782 picorv32.reg_op1[25]
.sym 71783 $abc$60912$n10655
.sym 71784 $auto$alumacc.cc:474:replace_alu$6777.C[25]
.sym 71786 $auto$alumacc.cc:474:replace_alu$6777.C[27]
.sym 71788 $abc$60912$n10656
.sym 71789 picorv32.reg_op1[26]
.sym 71790 $auto$alumacc.cc:474:replace_alu$6777.C[26]
.sym 71792 $auto$alumacc.cc:474:replace_alu$6777.C[28]
.sym 71794 $abc$60912$n10657
.sym 71795 picorv32.reg_op1[27]
.sym 71796 $auto$alumacc.cc:474:replace_alu$6777.C[27]
.sym 71798 $auto$alumacc.cc:474:replace_alu$6777.C[29]
.sym 71800 picorv32.reg_op1[28]
.sym 71801 $abc$60912$n10658
.sym 71802 $auto$alumacc.cc:474:replace_alu$6777.C[28]
.sym 71804 $auto$alumacc.cc:474:replace_alu$6777.C[30]
.sym 71806 $abc$60912$n10659
.sym 71807 picorv32.reg_op1[29]
.sym 71808 $auto$alumacc.cc:474:replace_alu$6777.C[29]
.sym 71810 $auto$alumacc.cc:474:replace_alu$6777.C[31]
.sym 71812 picorv32.reg_op1[30]
.sym 71813 $abc$60912$n10660
.sym 71814 $auto$alumacc.cc:474:replace_alu$6777.C[30]
.sym 71818 $abc$60912$n6856_1
.sym 71819 $abc$60912$n6877
.sym 71820 $abc$60912$n6853
.sym 71821 $abc$60912$n6844
.sym 71822 storage_1[9][5]
.sym 71823 $abc$60912$n6875
.sym 71824 $abc$60912$n7200
.sym 71825 $abc$60912$n6858_1
.sym 71826 spiflash_bus_adr[6]
.sym 71828 $abc$60912$n6861
.sym 71830 picorv32.reg_op1[23]
.sym 71831 picorv32.reg_op2[26]
.sym 71832 $abc$60912$n4573
.sym 71833 $abc$60912$n8140
.sym 71834 $abc$60912$n6749_1
.sym 71835 picorv32.reg_op1[26]
.sym 71836 picorv32.reg_op2[7]
.sym 71837 $abc$60912$n8124
.sym 71838 $abc$60912$n11076
.sym 71839 $abc$60912$n10655
.sym 71841 $abc$60912$n8134
.sym 71842 picorv32.reg_op1[27]
.sym 71843 $abc$60912$n8155
.sym 71844 $abc$60912$n10655
.sym 71845 picorv32.reg_op1[14]
.sym 71846 $abc$60912$n915
.sym 71847 picorv32.reg_op2[22]
.sym 71848 $abc$60912$n6746_1
.sym 71849 picorv32.reg_op1[28]
.sym 71850 $abc$60912$n4829
.sym 71851 $abc$60912$n6653_1
.sym 71853 $abc$60912$n6847
.sym 71854 $auto$alumacc.cc:474:replace_alu$6777.C[31]
.sym 71863 $abc$60912$n8158
.sym 71864 $abc$60912$n8179
.sym 71867 $abc$60912$n8152
.sym 71870 $abc$60912$n8151
.sym 71872 $abc$60912$n915
.sym 71874 $abc$60912$n8157
.sym 71875 $abc$60912$n8188
.sym 71876 $abc$60912$n8125
.sym 71878 picorv32.instr_sub
.sym 71879 $abc$60912$n8178
.sym 71880 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71881 $abc$60912$n8124
.sym 71883 $abc$60912$n10753
.sym 71884 picorv32.reg_op1[31]
.sym 71886 picorv32.instr_sub
.sym 71887 basesoc_sram_we[1]
.sym 71888 $abc$60912$n8187
.sym 71891 $nextpnr_ICESTORM_LC_48$I3
.sym 71893 $abc$60912$n10753
.sym 71894 picorv32.reg_op1[31]
.sym 71895 $auto$alumacc.cc:474:replace_alu$6777.C[31]
.sym 71901 $nextpnr_ICESTORM_LC_48$I3
.sym 71904 $abc$60912$n8124
.sym 71905 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71906 picorv32.instr_sub
.sym 71907 $abc$60912$n8125
.sym 71910 picorv32.instr_sub
.sym 71911 $abc$60912$n8157
.sym 71912 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71913 $abc$60912$n8158
.sym 71916 $abc$60912$n8188
.sym 71917 picorv32.instr_sub
.sym 71918 $abc$60912$n8187
.sym 71919 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71922 basesoc_sram_we[1]
.sym 71928 picorv32.instr_sub
.sym 71929 $abc$60912$n8179
.sym 71930 $abc$60912$n8178
.sym 71931 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71934 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71935 picorv32.instr_sub
.sym 71936 $abc$60912$n8152
.sym 71937 $abc$60912$n8151
.sym 71939 sys_clk_$glb_clk
.sym 71940 $abc$60912$n915
.sym 71941 picorv32.alu_out_q[25]
.sym 71942 $abc$60912$n6864_1
.sym 71943 $abc$60912$n5535
.sym 71944 $abc$60912$n6865
.sym 71945 $abc$60912$n7188
.sym 71946 $abc$60912$n7186_1
.sym 71947 picorv32.alu_out_q[22]
.sym 71948 picorv32.alu_out_q[18]
.sym 71949 spiflash_bus_adr[9]
.sym 71950 spiflash_bus_dat_w[21]
.sym 71953 $abc$60912$n4563
.sym 71954 $abc$60912$n8166
.sym 71955 picorv32.reg_op1[14]
.sym 71956 spiflash_bus_dat_w[22]
.sym 71957 $abc$60912$n6800_1
.sym 71958 $abc$60912$n8154
.sym 71959 picorv32.reg_op2[22]
.sym 71960 $abc$60912$n5937_1
.sym 71961 $abc$60912$n7202_1
.sym 71962 $abc$60912$n4903
.sym 71963 $abc$60912$n6910_1
.sym 71964 $abc$60912$n4829
.sym 71965 picorv32.reg_op1[25]
.sym 71966 $abc$60912$n4530
.sym 71967 $abc$60912$n4498
.sym 71968 sram_bus_dat_w[7]
.sym 71969 $abc$60912$n10753
.sym 71970 $abc$60912$n6653_1
.sym 71972 $abc$60912$n4475
.sym 71973 $abc$60912$n6652_1
.sym 71975 $abc$60912$n6887_1
.sym 71976 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71982 $abc$60912$n8176
.sym 71984 $abc$60912$n4518
.sym 71985 $abc$60912$n8149
.sym 71986 spiflash_sr[13]
.sym 71987 $abc$60912$n8146
.sym 71988 $abc$60912$n8145
.sym 71989 $abc$60912$n4475
.sym 71990 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 71991 basesoc_counter[1]
.sym 71992 slave_sel_r[2]
.sym 71995 $abc$60912$n8182
.sym 71997 $abc$60912$n8175
.sym 71998 slave_sel[1]
.sym 71999 basesoc_counter[0]
.sym 72000 $abc$60912$n8148
.sym 72002 $abc$60912$n4483
.sym 72004 $abc$60912$n8160
.sym 72006 picorv32.instr_sub
.sym 72007 picorv32.instr_sub
.sym 72009 $abc$60912$n8181
.sym 72012 $abc$60912$n4515
.sym 72013 $abc$60912$n8161
.sym 72015 $abc$60912$n8175
.sym 72016 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72017 $abc$60912$n8176
.sym 72018 picorv32.instr_sub
.sym 72021 basesoc_counter[0]
.sym 72022 basesoc_counter[1]
.sym 72027 slave_sel[1]
.sym 72028 $abc$60912$n4515
.sym 72029 $abc$60912$n4483
.sym 72030 basesoc_counter[0]
.sym 72033 $abc$60912$n8149
.sym 72034 $abc$60912$n8148
.sym 72035 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72036 picorv32.instr_sub
.sym 72039 spiflash_sr[13]
.sym 72040 slave_sel_r[2]
.sym 72042 $abc$60912$n4475
.sym 72045 picorv32.instr_sub
.sym 72046 $abc$60912$n8161
.sym 72047 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72048 $abc$60912$n8160
.sym 72051 picorv32.instr_sub
.sym 72052 $abc$60912$n8146
.sym 72053 $abc$60912$n8145
.sym 72054 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72057 picorv32.instr_sub
.sym 72058 $abc$60912$n8182
.sym 72059 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72060 $abc$60912$n8181
.sym 72061 $abc$60912$n4518
.sym 72062 sys_clk_$glb_clk
.sym 72063 sys_rst_$glb_sr
.sym 72064 $abc$60912$n6828_1
.sym 72065 $abc$60912$n7970
.sym 72066 spiflash_sr[14]
.sym 72067 $abc$60912$n9029
.sym 72068 $abc$60912$n4483
.sym 72069 sram_bus_dat_w[6]
.sym 72070 $abc$60912$n4515
.sym 72071 $abc$60912$n8161
.sym 72072 $abc$60912$n6190_1
.sym 72074 $abc$60912$n11067
.sym 72076 $abc$60912$n6890_1
.sym 72077 $abc$60912$n7017_1
.sym 72078 spiflash_bus_adr[5]
.sym 72079 $abc$60912$n9047
.sym 72080 slave_sel_r[2]
.sym 72081 picorv32.reg_op1[17]
.sym 72082 spiflash_bus_adr[5]
.sym 72083 picorv32.reg_op1[29]
.sym 72084 spiflash_bus_adr[10]
.sym 72085 $abc$60912$n5251
.sym 72086 basesoc_sram_we[2]
.sym 72087 $abc$60912$n5535
.sym 72088 $abc$60912$n11064
.sym 72090 sram_bus_dat_w[5]
.sym 72091 $abc$60912$n4478
.sym 72092 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 72093 $abc$60912$n10642
.sym 72094 $abc$60912$n8161
.sym 72095 spiflash_bus_adr[9]
.sym 72096 $abc$60912$n4549
.sym 72097 $abc$60912$n6828_1
.sym 72098 $abc$60912$n7016_1
.sym 72099 $abc$60912$n7017_1
.sym 72105 spiflash_sr[13]
.sym 72108 storage[8][6]
.sym 72110 slave_sel_r[2]
.sym 72112 picorv32.reg_op1[24]
.sym 72114 basesoc_counter[1]
.sym 72115 spiflash_sr[10]
.sym 72116 $abc$60912$n4515
.sym 72118 spiflash_bus_ack
.sym 72121 basesoc_sram_bus_ack
.sym 72122 basesoc_bus_wishbone_ack
.sym 72125 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 72127 sys_rst
.sym 72130 $abc$60912$n5857
.sym 72132 $abc$60912$n4475
.sym 72133 basesoc_counter[0]
.sym 72135 storage[10][6]
.sym 72136 $abc$60912$n8847_1
.sym 72138 basesoc_sram_bus_ack
.sym 72140 spiflash_bus_ack
.sym 72141 basesoc_bus_wishbone_ack
.sym 72146 basesoc_counter[0]
.sym 72147 basesoc_counter[1]
.sym 72150 $abc$60912$n5857
.sym 72152 sys_rst
.sym 72157 sys_rst
.sym 72159 basesoc_counter[1]
.sym 72162 spiflash_sr[13]
.sym 72168 slave_sel_r[2]
.sym 72169 $abc$60912$n4475
.sym 72170 spiflash_sr[10]
.sym 72174 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 72175 storage[10][6]
.sym 72176 $abc$60912$n8847_1
.sym 72177 storage[8][6]
.sym 72180 picorv32.reg_op1[24]
.sym 72184 $abc$60912$n4515
.sym 72185 sys_clk_$glb_clk
.sym 72186 sys_rst_$glb_sr
.sym 72187 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72188 $abc$60912$n4859_1
.sym 72189 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 72190 $abc$60912$n4573
.sym 72191 spiflash_bus_adr[5]
.sym 72192 storage[10][7]
.sym 72193 storage[10][6]
.sym 72194 basesoc_uart_phy_tx_busy
.sym 72196 spiflash_sr[23]
.sym 72199 spiflash_sr[13]
.sym 72201 $abc$60912$n5534
.sym 72202 $abc$60912$n8877_1
.sym 72203 spiflash_sr[10]
.sym 72204 $abc$60912$n4573
.sym 72205 $abc$60912$n4563
.sym 72206 picorv32.reg_op1[9]
.sym 72207 $abc$60912$n7974
.sym 72208 $abc$60912$n8146
.sym 72209 $abc$60912$n8101
.sym 72210 picorv32.reg_op1[26]
.sym 72211 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 72212 $abc$60912$n6877
.sym 72213 sys_rst
.sym 72214 $abc$60912$n6653_1
.sym 72215 picorv32.reg_op1[20]
.sym 72217 sram_bus_dat_w[6]
.sym 72219 basesoc_counter[0]
.sym 72220 $abc$60912$n6653_1
.sym 72222 basesoc_uart_phy_rx_reg[4]
.sym 72238 sram_bus_dat_w[7]
.sym 72239 $abc$60912$n4498
.sym 72244 basesoc_sram_we[2]
.sym 72247 basesoc_uart_phy_rx_bitcount[0]
.sym 72250 sram_bus_dat_w[5]
.sym 72251 storage[8][6]
.sym 72253 $abc$60912$n6861
.sym 72257 $abc$60912$n10655
.sym 72258 $PACKER_VCC_NET_$glb_clk
.sym 72263 basesoc_sram_we[2]
.sym 72270 $abc$60912$n10655
.sym 72281 storage[8][6]
.sym 72288 sram_bus_dat_w[7]
.sym 72291 $PACKER_VCC_NET_$glb_clk
.sym 72293 basesoc_uart_phy_rx_bitcount[0]
.sym 72299 sram_bus_dat_w[5]
.sym 72304 $abc$60912$n6861
.sym 72307 $abc$60912$n4498
.sym 72308 sys_clk_$glb_clk
.sym 72309 sys_rst_$glb_sr
.sym 72310 picorv32.reg_op1[20]
.sym 72311 $abc$60912$n6652_1
.sym 72312 $abc$60912$n11073
.sym 72313 $abc$60912$n6653_1
.sym 72314 $abc$60912$n6653_1
.sym 72315 storage[8][4]
.sym 72316 $abc$60912$n6653_1
.sym 72317 storage[8][6]
.sym 72318 basesoc_sram_we[2]
.sym 72319 $abc$60912$n9037
.sym 72322 picorv32.reg_op2[13]
.sym 72323 spiflash_sr[26]
.sym 72324 $abc$60912$n4573
.sym 72325 picorv32.reg_op2[21]
.sym 72327 picorv32.reg_op2[28]
.sym 72328 spiflash_bus_adr[3]
.sym 72329 basesoc_uart_phy_uart_clk_txen
.sym 72330 $abc$60912$n11076
.sym 72331 $abc$60912$n8880_1
.sym 72332 slave_sel[1]
.sym 72334 $abc$60912$n4829
.sym 72335 $abc$60912$n6653_1
.sym 72338 $abc$60912$n5875
.sym 72340 storage[10][7]
.sym 72341 $abc$60912$n11022
.sym 72343 $abc$60912$n10655
.sym 72356 count[0]
.sym 72371 count[7]
.sym 72372 $PACKER_VCC_NET_$glb_clk
.sym 72375 count[6]
.sym 72377 count[4]
.sym 72378 count[1]
.sym 72379 count[3]
.sym 72380 $PACKER_VCC_NET_$glb_clk
.sym 72381 count[2]
.sym 72382 count[5]
.sym 72385 count[0]
.sym 72389 $auto$alumacc.cc:474:replace_alu$6734.C[2]
.sym 72391 count[1]
.sym 72392 $PACKER_VCC_NET_$glb_clk
.sym 72395 $auto$alumacc.cc:474:replace_alu$6734.C[3]
.sym 72397 count[2]
.sym 72398 $PACKER_VCC_NET_$glb_clk
.sym 72399 $auto$alumacc.cc:474:replace_alu$6734.C[2]
.sym 72401 $auto$alumacc.cc:474:replace_alu$6734.C[4]
.sym 72403 $PACKER_VCC_NET_$glb_clk
.sym 72404 count[3]
.sym 72405 $auto$alumacc.cc:474:replace_alu$6734.C[3]
.sym 72407 $auto$alumacc.cc:474:replace_alu$6734.C[5]
.sym 72409 count[4]
.sym 72410 $PACKER_VCC_NET_$glb_clk
.sym 72411 $auto$alumacc.cc:474:replace_alu$6734.C[4]
.sym 72413 $auto$alumacc.cc:474:replace_alu$6734.C[6]
.sym 72415 count[5]
.sym 72416 $PACKER_VCC_NET_$glb_clk
.sym 72417 $auto$alumacc.cc:474:replace_alu$6734.C[5]
.sym 72419 $auto$alumacc.cc:474:replace_alu$6734.C[7]
.sym 72421 count[6]
.sym 72422 $PACKER_VCC_NET_$glb_clk
.sym 72423 $auto$alumacc.cc:474:replace_alu$6734.C[6]
.sym 72425 $auto$alumacc.cc:474:replace_alu$6734.C[8]
.sym 72427 count[7]
.sym 72428 $PACKER_VCC_NET_$glb_clk
.sym 72429 $auto$alumacc.cc:474:replace_alu$6734.C[7]
.sym 72433 $abc$60912$n4481
.sym 72434 count[8]
.sym 72435 $abc$60912$n4480
.sym 72436 count[12]
.sym 72437 count[10]
.sym 72438 count[15]
.sym 72439 count[9]
.sym 72440 count[5]
.sym 72441 picorv32.irq_state[0]
.sym 72445 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 72446 $abc$60912$n920
.sym 72447 $abc$60912$n9031
.sym 72449 $abc$60912$n6800_1
.sym 72450 $abc$60912$n11073
.sym 72452 $abc$60912$n11067
.sym 72453 spiflash_bus_dat_w[21]
.sym 72454 $abc$60912$n11073
.sym 72456 $abc$60912$n11073
.sym 72458 $abc$60912$n5867
.sym 72460 $abc$60912$n5869
.sym 72469 $auto$alumacc.cc:474:replace_alu$6734.C[8]
.sym 72479 count[11]
.sym 72484 count[13]
.sym 72486 count[14]
.sym 72491 count[8]
.sym 72492 $PACKER_VCC_NET_$glb_clk
.sym 72493 count[12]
.sym 72495 count[15]
.sym 72502 count[10]
.sym 72504 count[9]
.sym 72506 $auto$alumacc.cc:474:replace_alu$6734.C[9]
.sym 72508 count[8]
.sym 72509 $PACKER_VCC_NET_$glb_clk
.sym 72510 $auto$alumacc.cc:474:replace_alu$6734.C[8]
.sym 72512 $auto$alumacc.cc:474:replace_alu$6734.C[10]
.sym 72514 $PACKER_VCC_NET_$glb_clk
.sym 72515 count[9]
.sym 72516 $auto$alumacc.cc:474:replace_alu$6734.C[9]
.sym 72518 $auto$alumacc.cc:474:replace_alu$6734.C[11]
.sym 72520 count[10]
.sym 72521 $PACKER_VCC_NET_$glb_clk
.sym 72522 $auto$alumacc.cc:474:replace_alu$6734.C[10]
.sym 72524 $auto$alumacc.cc:474:replace_alu$6734.C[12]
.sym 72526 $PACKER_VCC_NET_$glb_clk
.sym 72527 count[11]
.sym 72528 $auto$alumacc.cc:474:replace_alu$6734.C[11]
.sym 72530 $auto$alumacc.cc:474:replace_alu$6734.C[13]
.sym 72532 count[12]
.sym 72533 $PACKER_VCC_NET_$glb_clk
.sym 72534 $auto$alumacc.cc:474:replace_alu$6734.C[12]
.sym 72536 $auto$alumacc.cc:474:replace_alu$6734.C[14]
.sym 72538 $PACKER_VCC_NET_$glb_clk
.sym 72539 count[13]
.sym 72540 $auto$alumacc.cc:474:replace_alu$6734.C[13]
.sym 72542 $auto$alumacc.cc:474:replace_alu$6734.C[15]
.sym 72544 count[14]
.sym 72545 $PACKER_VCC_NET_$glb_clk
.sym 72546 $auto$alumacc.cc:474:replace_alu$6734.C[14]
.sym 72548 $nextpnr_ICESTORM_LC_29$I3
.sym 72550 $PACKER_VCC_NET_$glb_clk
.sym 72551 count[15]
.sym 72552 $auto$alumacc.cc:474:replace_alu$6734.C[15]
.sym 72556 picorv32.reg_op1[23]
.sym 72557 $abc$60912$n4476
.sym 72558 $abc$60912$n108
.sym 72559 count[16]
.sym 72560 $abc$60912$n4476
.sym 72561 $abc$60912$n5896
.sym 72562 $abc$60912$n6877
.sym 72563 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 72564 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 72565 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 72568 picorv32.cpuregs_rs1[21]
.sym 72569 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 72570 $abc$60912$n5889
.sym 72571 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 72572 count[13]
.sym 72573 spiflash_bus_dat_w[19]
.sym 72575 $abc$60912$n6176
.sym 72576 $abc$60912$n7097
.sym 72577 $abc$60912$n11068
.sym 72578 count[0]
.sym 72591 spiflash_bus_adr[9]
.sym 72592 $nextpnr_ICESTORM_LC_29$I3
.sym 72597 $abc$60912$n5871
.sym 72599 $PACKER_VCC_NET
.sym 72600 count[2]
.sym 72603 $abc$60912$n5877
.sym 72606 count[1]
.sym 72608 $abc$60912$n5885
.sym 72610 $abc$60912$n5875
.sym 72614 count[4]
.sym 72618 $abc$60912$n5867
.sym 72619 count[3]
.sym 72620 $abc$60912$n5869
.sym 72626 $abc$60912$n4473
.sym 72633 $nextpnr_ICESTORM_LC_29$I3
.sym 72637 $abc$60912$n5871
.sym 72639 $abc$60912$n4473
.sym 72642 $abc$60912$n4473
.sym 72644 $abc$60912$n5877
.sym 72649 $abc$60912$n4473
.sym 72650 $abc$60912$n5867
.sym 72654 $abc$60912$n4473
.sym 72656 $abc$60912$n5875
.sym 72661 $abc$60912$n4473
.sym 72663 $abc$60912$n5885
.sym 72666 $abc$60912$n4473
.sym 72669 $abc$60912$n5869
.sym 72672 count[2]
.sym 72673 count[3]
.sym 72674 count[4]
.sym 72675 count[1]
.sym 72676 $PACKER_VCC_NET
.sym 72677 sys_clk_$glb_clk
.sym 72678 sys_rst_$glb_sr
.sym 72687 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72689 picorv32.reg_next_pc[12]
.sym 72690 $abc$60912$n11072
.sym 72692 $abc$60912$n2702
.sym 72694 picorv32.reg_op1[2]
.sym 72696 picorv32.decoded_imm[25]
.sym 72698 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 72705 basesoc_uart_phy_rx_reg[4]
.sym 72707 $abc$60912$n6877
.sym 72708 sys_rst
.sym 72723 sys_clk
.sym 72738 sys_clk
.sym 72752 spiflash_bus_adr[12]
.sym 72778 $abc$60912$n6664_1
.sym 72779 spiflash_bus_dat_w[3]
.sym 72782 $abc$60912$n6664_1
.sym 72784 spiflash_bus_dat_w[6]
.sym 72785 picorv32.reg_op2[17]
.sym 72789 picorv32.pcpi_div.quotient[31]
.sym 72793 $abc$60912$n6117_1
.sym 72796 picorv32.pcpi_div.start
.sym 72797 $abc$60912$n137
.sym 72799 $abc$60912$n6664_1
.sym 72800 picorv32.reg_op1[0]
.sym 72809 picorv32.pcpi_div.quotient[11]
.sym 72816 $PACKER_VCC_NET_$glb_clk
.sym 72824 $PACKER_VCC_NET_$glb_clk
.sym 72830 picorv32.pcpi_div.start
.sym 72831 $abc$60912$n4865
.sym 72832 $abc$60912$n6664_1
.sym 72859 picorv32.pcpi_div.start
.sym 72868 $abc$60912$n6664_1
.sym 72889 $PACKER_VCC_NET_$glb_clk
.sym 72899 $abc$60912$n4865
.sym 72900 sys_clk_$glb_clk
.sym 72908 basesoc_uart_tx_fifo_level[0]
.sym 72909 $abc$60912$n6108
.sym 72910 $abc$60912$n6109
.sym 72912 basesoc_uart_tx_fifo_level[4]
.sym 72918 $abc$60912$n6117_1
.sym 72923 picorv32.reg_op2[17]
.sym 72935 $abc$60912$n7312
.sym 72941 picorv32.pcpi_div.quotient_msk[31]
.sym 72942 picorv32.pcpi_div.start
.sym 72961 $abc$60912$n7312
.sym 72962 $abc$60912$n5139_1
.sym 72966 $abc$60912$n5137
.sym 72968 picorv32.pcpi_div.start
.sym 72969 picorv32.mem_do_rinst
.sym 72983 picorv32.pcpi_div.quotient[7]
.sym 72984 picorv32.pcpi_div.quotient_msk[31]
.sym 72985 picorv32.pcpi_div.quotient_msk[7]
.sym 72987 picorv32.pcpi_div.quotient[31]
.sym 72988 picorv32.pcpi_div.quotient[6]
.sym 72992 picorv32.pcpi_div.quotient_msk[14]
.sym 72994 $abc$60912$n4870
.sym 72998 picorv32.pcpi_div.quotient_msk[6]
.sym 73000 picorv32.mem_do_rinst
.sym 73001 picorv32.pcpi_div.quotient[14]
.sym 73010 picorv32.pcpi_div.quotient[11]
.sym 73011 picorv32.pcpi_div.quotient_msk[11]
.sym 73016 picorv32.pcpi_div.quotient[7]
.sym 73018 picorv32.pcpi_div.quotient_msk[7]
.sym 73022 picorv32.pcpi_div.quotient[6]
.sym 73028 picorv32.pcpi_div.quotient[14]
.sym 73030 picorv32.pcpi_div.quotient_msk[14]
.sym 73036 picorv32.pcpi_div.quotient_msk[11]
.sym 73037 picorv32.pcpi_div.quotient[11]
.sym 73041 picorv32.pcpi_div.quotient_msk[31]
.sym 73042 picorv32.pcpi_div.quotient[31]
.sym 73047 picorv32.pcpi_div.quotient_msk[6]
.sym 73048 picorv32.pcpi_div.quotient[6]
.sym 73058 picorv32.mem_do_rinst
.sym 73062 $abc$60912$n4870
.sym 73063 sys_clk_$glb_clk
.sym 73064 picorv32.pcpi_div.start_$glb_sr
.sym 73066 $abc$60912$n9084
.sym 73067 basesoc_uart_tx_fifo_level[1]
.sym 73070 $abc$60912$n5046
.sym 73071 $abc$60912$n4607
.sym 73072 $abc$60912$n4606
.sym 73074 picorv32.reg_out[10]
.sym 73075 picorv32.mem_wordsize[0]
.sym 73076 $abc$60912$n5251
.sym 73081 $abc$60912$n4525
.sym 73090 picorv32.pcpi_div.outsign
.sym 73091 picorv32.reg_op1[16]
.sym 73092 $abc$60912$n7486
.sym 73093 $abc$60912$n2699
.sym 73096 picorv32.pcpi_div.outsign
.sym 73097 basesoc_uart_tx_fifo_level[4]
.sym 73098 $abc$60912$n6073_1
.sym 73099 picorv32.pcpi_div.start
.sym 73107 picorv32.pcpi_div.quotient_msk[14]
.sym 73108 picorv32.pcpi_div.quotient_msk[16]
.sym 73109 picorv32.pcpi_div.quotient[11]
.sym 73113 picorv32.pcpi_div.quotient_msk[15]
.sym 73116 picorv32.pcpi_div.quotient[14]
.sym 73117 $abc$60912$n4865
.sym 73128 picorv32.pcpi_div.quotient_msk[17]
.sym 73142 picorv32.pcpi_div.quotient[14]
.sym 73145 picorv32.pcpi_div.quotient_msk[15]
.sym 73151 picorv32.pcpi_div.quotient_msk[17]
.sym 73157 picorv32.pcpi_div.quotient[11]
.sym 73169 picorv32.pcpi_div.quotient_msk[14]
.sym 73170 picorv32.pcpi_div.quotient_msk[16]
.sym 73171 picorv32.pcpi_div.quotient_msk[15]
.sym 73172 picorv32.pcpi_div.quotient_msk[17]
.sym 73184 picorv32.pcpi_div.quotient_msk[16]
.sym 73185 $abc$60912$n4865
.sym 73186 sys_clk_$glb_clk
.sym 73187 picorv32.pcpi_div.start_$glb_sr
.sym 73188 $abc$60912$n4554
.sym 73190 $abc$60912$n7544
.sym 73192 picorv32.pcpi_div.start
.sym 73193 $abc$60912$n7017_1
.sym 73195 picorv32.reg_op2[15]
.sym 73198 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 73199 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 73200 spiflash_miso
.sym 73205 $abc$60912$n4865
.sym 73208 $abc$60912$n7673
.sym 73210 $abc$60912$n927
.sym 73211 spiflash_bus_adr[8]
.sym 73212 $abc$60912$n4954
.sym 73213 $abc$60912$n7312
.sym 73214 $abc$60912$n5139_1
.sym 73215 $abc$60912$n9084
.sym 73216 $abc$60912$n139
.sym 73217 $abc$60912$n4541
.sym 73218 $abc$60912$n4937
.sym 73220 picorv32.pcpi_mul.instr_mul
.sym 73221 spiflash_bus_dat_w[0]
.sym 73222 picorv32.reg_op1[6]
.sym 73235 picorv32.pcpi_div_wr
.sym 73236 $abc$60912$n4553
.sym 73237 $abc$60912$n8627
.sym 73238 $abc$60912$n8922
.sym 73243 picorv32.pcpi_div.dividend[11]
.sym 73244 picorv32.pcpi_div_rd[5]
.sym 73247 picorv32.pcpi_div.quotient[11]
.sym 73248 picorv32.pcpi_mul_rd[5]
.sym 73249 $abc$60912$n8858
.sym 73250 picorv32.pcpi_div.outsign
.sym 73253 picorv32.reg_op1[0]
.sym 73256 picorv32.pcpi_div.outsign
.sym 73257 $abc$60912$n5466
.sym 73259 $abc$60912$n4565
.sym 73262 $abc$60912$n8858
.sym 73263 $abc$60912$n5466
.sym 73264 $abc$60912$n8922
.sym 73265 picorv32.pcpi_div.outsign
.sym 73275 $abc$60912$n5466
.sym 73280 picorv32.pcpi_div.outsign
.sym 73287 $abc$60912$n4565
.sym 73292 $abc$60912$n8627
.sym 73293 picorv32.pcpi_div.quotient[11]
.sym 73294 picorv32.pcpi_div.dividend[11]
.sym 73295 picorv32.pcpi_div.outsign
.sym 73298 picorv32.pcpi_div_wr
.sym 73299 picorv32.pcpi_mul_rd[5]
.sym 73300 picorv32.pcpi_div_rd[5]
.sym 73301 $abc$60912$n4553
.sym 73304 picorv32.reg_op1[0]
.sym 73309 sys_clk_$glb_clk
.sym 73311 picorv32.pcpi_mul.instr_rs2_signed
.sym 73312 picorv32.reg_op2[16]
.sym 73313 picorv32.pcpi_mul.instr_mul
.sym 73314 $abc$60912$n9181
.sym 73315 basesoc_sram_we[0]
.sym 73316 picorv32.pcpi_mul.instr_mulhsu
.sym 73317 $abc$60912$n4954
.sym 73318 picorv32.pcpi_mul.instr_mulhu
.sym 73320 $abc$60912$n4554
.sym 73321 $abc$60912$n5538
.sym 73323 $abc$60912$n2702
.sym 73325 $abc$60912$n7388_1
.sym 73327 $abc$60912$n4553
.sym 73331 picorv32.pcpi_div.dividend[11]
.sym 73333 $abc$60912$n4565
.sym 73334 $abc$60912$n6091_1
.sym 73335 $abc$60912$n7377_1
.sym 73337 picorv32.pcpi_div.start
.sym 73340 $abc$60912$n4954
.sym 73341 picorv32.reg_op2[16]
.sym 73342 $abc$60912$n7082
.sym 73343 picorv32.pcpi_div.instr_div
.sym 73344 picorv32.pcpi_mul.instr_rs2_signed
.sym 73345 picorv32.pcpi_mul_wait
.sym 73346 $abc$60912$n5046
.sym 73353 picorv32.pcpi_div.quotient[14]
.sym 73355 picorv32.pcpi_div_wait
.sym 73356 picorv32.pcpi_mul_rd[6]
.sym 73358 picorv32.pcpi_div.pcpi_wait_q
.sym 73359 picorv32.pcpi_div.outsign
.sym 73360 picorv32.pcpi_mul_rd[10]
.sym 73361 picorv32.pcpi_mul_rd[14]
.sym 73362 $abc$60912$n4553
.sym 73363 $abc$60912$n8633
.sym 73367 picorv32.pcpi_div_wr
.sym 73369 picorv32.pcpi_div_rd[6]
.sym 73370 picorv32.pcpi_div_rd[10]
.sym 73371 picorv32.pcpi_div.dividend[14]
.sym 73374 $abc$60912$n4954
.sym 73377 $abc$60912$n765
.sym 73378 picorv32.pcpi_div_rd[14]
.sym 73380 picorv32.pcpi_mul.instr_mul
.sym 73381 picorv32.pcpi_div.outsign
.sym 73386 picorv32.pcpi_div.outsign
.sym 73391 picorv32.pcpi_mul.instr_mul
.sym 73392 $abc$60912$n4954
.sym 73397 $abc$60912$n8633
.sym 73398 picorv32.pcpi_div.quotient[14]
.sym 73399 picorv32.pcpi_div.outsign
.sym 73400 picorv32.pcpi_div.dividend[14]
.sym 73403 picorv32.pcpi_div_rd[14]
.sym 73404 picorv32.pcpi_div_wr
.sym 73405 $abc$60912$n4553
.sym 73406 picorv32.pcpi_mul_rd[14]
.sym 73409 picorv32.pcpi_div_wr
.sym 73410 picorv32.pcpi_div_rd[6]
.sym 73411 picorv32.pcpi_mul_rd[6]
.sym 73412 $abc$60912$n4553
.sym 73415 picorv32.pcpi_div_wait
.sym 73416 picorv32.pcpi_div.pcpi_wait_q
.sym 73421 $abc$60912$n765
.sym 73422 picorv32.pcpi_div_wait
.sym 73427 $abc$60912$n4553
.sym 73428 picorv32.pcpi_div_wr
.sym 73429 picorv32.pcpi_mul_rd[10]
.sym 73430 picorv32.pcpi_div_rd[10]
.sym 73432 sys_clk_$glb_clk
.sym 73434 $abc$60912$n139
.sym 73435 picorv32.pcpi_div.instr_rem
.sym 73436 picorv32.pcpi_div.instr_div
.sym 73437 $abc$60912$n5466
.sym 73439 picorv32.reg_op2[30]
.sym 73440 picorv32.pcpi_div.instr_remu
.sym 73441 picorv32.pcpi_div.instr_divu
.sym 73442 $abc$60912$n5639
.sym 73445 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 73447 picorv32.pcpi_mul_rd[14]
.sym 73448 $abc$60912$n4553
.sym 73449 $abc$60912$n9181
.sym 73451 $abc$60912$n4611
.sym 73452 picorv32.pcpi_mul_rd[6]
.sym 73454 $abc$60912$n7476
.sym 73456 picorv32.pcpi_mul_rd[10]
.sym 73457 picorv32.pcpi_div.outsign
.sym 73458 $abc$60912$n5137
.sym 73459 $abc$60912$n5139_1
.sym 73460 $abc$60912$n9181
.sym 73461 $abc$60912$n874
.sym 73462 basesoc_sram_we[0]
.sym 73463 $abc$60912$n7312
.sym 73464 $abc$60912$n7319_1
.sym 73465 picorv32.pcpi_div.start
.sym 73466 picorv32.mem_do_rinst
.sym 73467 $abc$60912$n143
.sym 73468 picorv32.reg_op1[31]
.sym 73469 picorv32.cpuregs_rs1[8]
.sym 73475 picorv32.pcpi_div.outsign
.sym 73476 $abc$60912$n4553
.sym 73477 picorv32.pcpi_mul_rd[17]
.sym 73478 picorv32.pcpi_mul_rd[31]
.sym 73479 $abc$60912$n765
.sym 73484 picorv32.pcpi_div_wait
.sym 73485 picorv32.pcpi_div_rd[11]
.sym 73486 picorv32.pcpi_div_wr
.sym 73487 picorv32.pcpi_valid
.sym 73488 picorv32.pcpi_mul_rd[11]
.sym 73489 $abc$60912$n8898
.sym 73490 picorv32.pcpi_div_rd[31]
.sym 73491 $abc$60912$n8667_1
.sym 73494 $abc$60912$n5466
.sym 73495 $abc$60912$n8962
.sym 73498 picorv32.pcpi_div.dividend[31]
.sym 73499 picorv32.pcpi_div.quotient[31]
.sym 73500 picorv32.pcpi_div.dividend[2]
.sym 73501 picorv32.pcpi_div_rd[17]
.sym 73502 $abc$60912$n5466
.sym 73505 picorv32.pcpi_mul_wait
.sym 73508 picorv32.pcpi_div.outsign
.sym 73509 $abc$60912$n5466
.sym 73510 $abc$60912$n8962
.sym 73511 $abc$60912$n8898
.sym 73515 $abc$60912$n5466
.sym 73520 picorv32.pcpi_div_wr
.sym 73521 $abc$60912$n4553
.sym 73522 picorv32.pcpi_div_rd[31]
.sym 73523 picorv32.pcpi_mul_rd[31]
.sym 73526 picorv32.pcpi_div_rd[17]
.sym 73527 picorv32.pcpi_div_wr
.sym 73528 $abc$60912$n4553
.sym 73529 picorv32.pcpi_mul_rd[17]
.sym 73532 picorv32.pcpi_div_wait
.sym 73533 picorv32.pcpi_valid
.sym 73534 $abc$60912$n765
.sym 73535 picorv32.pcpi_mul_wait
.sym 73538 $abc$60912$n4553
.sym 73539 picorv32.pcpi_mul_rd[11]
.sym 73540 picorv32.pcpi_div_rd[11]
.sym 73541 picorv32.pcpi_div_wr
.sym 73544 picorv32.pcpi_div.dividend[2]
.sym 73550 picorv32.pcpi_div.dividend[31]
.sym 73551 picorv32.pcpi_div.outsign
.sym 73552 picorv32.pcpi_div.quotient[31]
.sym 73553 $abc$60912$n8667_1
.sym 73555 sys_clk_$glb_clk
.sym 73562 $abc$60912$n10490
.sym 73563 $PACKER_VCC_NET_$glb_clk
.sym 73564 $abc$60912$n8009
.sym 73565 $abc$60912$n7468
.sym 73566 picorv32.timer[19]
.sym 73567 storage_1[0][0]
.sym 73569 picorv32.timer[13]
.sym 73570 $abc$60912$n4553
.sym 73571 picorv32.pcpi_mul_rd[17]
.sym 73572 $abc$60912$n5466
.sym 73574 picorv32.pcpi_mul_rd[31]
.sym 73575 picorv32.pcpi_valid
.sym 73576 picorv32.pcpi_mul_rd[11]
.sym 73577 $abc$60912$n7516
.sym 73579 $abc$60912$n7467
.sym 73580 picorv32.pcpi_div_wait
.sym 73581 picorv32.pcpi_div.instr_div
.sym 73582 picorv32.pcpi_div.start
.sym 73583 $abc$60912$n5466
.sym 73584 $abc$60912$n7486
.sym 73585 $abc$60912$n2699
.sym 73588 basesoc_sram_we[0]
.sym 73589 basesoc_uart_tx_fifo_level[4]
.sym 73590 picorv32.reg_sh[0]
.sym 73591 picorv32.reg_op1[16]
.sym 73592 $abc$60912$n6117_1
.sym 73600 $abc$60912$n4616
.sym 73601 picorv32.pcpi_mul_rd[21]
.sym 73608 picorv32.pcpi_mul_rd[28]
.sym 73610 $abc$60912$n10630
.sym 73612 picorv32.pcpi_div_rd[28]
.sym 73613 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 73616 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 73617 picorv32.pcpi_div_rd[21]
.sym 73620 $abc$60912$n4553
.sym 73623 picorv32.pcpi_div_wr
.sym 73624 picorv32.pcpi_div.dividend[31]
.sym 73628 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 73629 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 73633 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 73636 $auto$alumacc.cc:474:replace_alu$6698.C[2]
.sym 73639 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 73642 $nextpnr_ICESTORM_LC_7$I3
.sym 73645 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 73646 $auto$alumacc.cc:474:replace_alu$6698.C[2]
.sym 73652 $nextpnr_ICESTORM_LC_7$I3
.sym 73658 picorv32.pcpi_div.dividend[31]
.sym 73661 picorv32.pcpi_div_rd[28]
.sym 73662 picorv32.pcpi_div_wr
.sym 73663 picorv32.pcpi_mul_rd[28]
.sym 73664 $abc$60912$n4553
.sym 73667 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 73668 $abc$60912$n10630
.sym 73673 picorv32.pcpi_mul_rd[21]
.sym 73674 picorv32.pcpi_div_wr
.sym 73675 picorv32.pcpi_div_rd[21]
.sym 73676 $abc$60912$n4553
.sym 73677 $abc$60912$n4616
.sym 73678 sys_clk_$glb_clk
.sym 73679 sys_rst_$glb_sr
.sym 73680 $abc$60912$n6070_1
.sym 73681 $abc$60912$n877
.sym 73682 $abc$60912$n8012
.sym 73683 $abc$60912$n8045
.sym 73684 $abc$60912$n143
.sym 73685 $abc$60912$n870
.sym 73686 $abc$60912$n8011
.sym 73687 $abc$60912$n871
.sym 73690 sram_bus_dat_w[4]
.sym 73691 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 73692 $abc$60912$n7137
.sym 73693 $PACKER_VCC_NET_$glb_clk
.sym 73694 picorv32.timer[28]
.sym 73695 picorv32.pcpi_div.dividend[14]
.sym 73696 picorv32.timer[16]
.sym 73697 $abc$60912$n4565
.sym 73698 spiflash_bus_adr[8]
.sym 73700 $abc$60912$n7502_1
.sym 73702 $abc$60912$n7961
.sym 73703 spiflash_bus_adr[8]
.sym 73705 $abc$60912$n7312
.sym 73706 basesoc_sram_we[0]
.sym 73707 $abc$60912$n9084
.sym 73708 $auto$alumacc.cc:474:replace_alu$6790.C[4]
.sym 73709 $abc$60912$n4541
.sym 73710 picorv32.reg_op1[6]
.sym 73713 $abc$60912$n2699
.sym 73721 $abc$60912$n5251
.sym 73724 picorv32.pcpi_div_wr
.sym 73725 $abc$60912$n4553
.sym 73727 $PACKER_VCC_NET_$glb_clk
.sym 73728 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 73729 $abc$60912$n5139_1
.sym 73731 picorv32.pcpi_mul_rd[8]
.sym 73732 $auto$alumacc.cc:474:replace_alu$6698.C[3]
.sym 73736 picorv32.pcpi_div_rd[8]
.sym 73739 $abc$60912$n4616
.sym 73741 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 73745 sys_rst
.sym 73748 $abc$60912$n5537
.sym 73752 $abc$60912$n6117_1
.sym 73754 $abc$60912$n6117_1
.sym 73760 picorv32.pcpi_div_wr
.sym 73761 $abc$60912$n4553
.sym 73762 picorv32.pcpi_mul_rd[8]
.sym 73763 picorv32.pcpi_div_rd[8]
.sym 73767 sys_rst
.sym 73769 $abc$60912$n5139_1
.sym 73773 $abc$60912$n5537
.sym 73778 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 73780 $auto$alumacc.cc:474:replace_alu$6698.C[3]
.sym 73792 $abc$60912$n5251
.sym 73796 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 73797 $PACKER_VCC_NET_$glb_clk
.sym 73800 $abc$60912$n4616
.sym 73801 sys_clk_$glb_clk
.sym 73802 sys_rst_$glb_sr
.sym 73805 $abc$60912$n8008
.sym 73806 $abc$60912$n8010
.sym 73807 $auto$alumacc.cc:474:replace_alu$6793.C[4]
.sym 73808 sram_bus_dat_w[2]
.sym 73809 $abc$60912$n6067_1
.sym 73810 picorv32.reg_sh[3]
.sym 73811 $abc$60912$n6117_1
.sym 73812 picorv32.pcpi_mul.pcpi_insn[13]
.sym 73813 spiflash_sr[25]
.sym 73814 sram_bus_dat_w[6]
.sym 73815 $abc$60912$n5251
.sym 73816 $abc$60912$n915
.sym 73817 picorv32.irq_mask[1]
.sym 73818 picorv32.reg_op1[10]
.sym 73819 $abc$60912$n7403_1
.sym 73820 $abc$60912$n7579
.sym 73821 picorv32.pcpi_div.dividend[20]
.sym 73822 $abc$60912$n7300
.sym 73823 $abc$60912$n2699
.sym 73824 $abc$60912$n2699
.sym 73825 $abc$60912$n7440
.sym 73826 $abc$60912$n4826
.sym 73827 $abc$60912$n5046
.sym 73828 $abc$60912$n6784_1
.sym 73829 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 73830 sram_bus_dat_w[2]
.sym 73831 sys_rst
.sym 73833 storage_1[5][5]
.sym 73835 picorv32.pcpi_div.instr_div
.sym 73836 sram_bus_dat_w[2]
.sym 73837 $abc$60912$n7082
.sym 73844 picorv32.reg_op1[0]
.sym 73852 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73854 $abc$60912$n2699
.sym 73855 $abc$60912$n4932
.sym 73862 picorv32.reg_op1[2]
.sym 73871 $abc$60912$n6197
.sym 73874 $abc$60912$n5538
.sym 73879 $abc$60912$n6197
.sym 73885 $abc$60912$n2699
.sym 73892 $abc$60912$n5538
.sym 73895 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73901 picorv32.reg_op1[0]
.sym 73909 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 73915 $abc$60912$n4932
.sym 73920 picorv32.reg_op1[2]
.sym 73924 sys_clk_$glb_clk
.sym 73926 storage_1[5][1]
.sym 73927 storage_1[5][5]
.sym 73928 picorv32.reg_op1[2]
.sym 73929 storage_1[5][7]
.sym 73930 storage_1[5][4]
.sym 73931 $abc$60912$n4529
.sym 73932 $abc$60912$n4529
.sym 73933 $abc$60912$n8890_1
.sym 73934 $abc$60912$n4707
.sym 73935 sram_bus_dat_w[2]
.sym 73936 picorv32.alu_out_q[24]
.sym 73937 $abc$60912$n6653_1
.sym 73938 sram_bus_dat_w[2]
.sym 73939 $abc$60912$n4553
.sym 73941 picorv32.reg_sh[1]
.sym 73942 $abc$60912$n4611
.sym 73943 $abc$60912$n4618_1
.sym 73944 $abc$60912$n7622
.sym 73945 picorv32.cpuregs_wrdata[13]
.sym 73946 $abc$60912$n4553
.sym 73947 $abc$60912$n4667
.sym 73949 $abc$60912$n2698
.sym 73950 $abc$60912$n5137
.sym 73951 picorv32.cpuregs_rs1[8]
.sym 73952 picorv32.reg_op1[31]
.sym 73953 picorv32.cpu_state[4]
.sym 73955 $abc$60912$n5139_1
.sym 73956 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 73957 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 73958 picorv32.mem_do_rinst
.sym 73959 $abc$60912$n4932
.sym 73960 $abc$60912$n7319_1
.sym 73961 picorv32.cpuregs_rs1[8]
.sym 73966 $PACKER_VCC_NET_$glb_clk
.sym 73974 $PACKER_VCC_NET_$glb_clk
.sym 73975 picorv32.reg_sh[2]
.sym 73982 picorv32.reg_sh[3]
.sym 73986 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 73988 picorv32.reg_op1[10]
.sym 73989 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 73994 $abc$60912$n11063
.sym 73996 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 74001 picorv32.reg_sh[2]
.sym 74005 $nextpnr_ICESTORM_LC_88$I3
.sym 74007 picorv32.reg_sh[3]
.sym 74008 $PACKER_VCC_NET_$glb_clk
.sym 74015 $nextpnr_ICESTORM_LC_88$I3
.sym 74020 $PACKER_VCC_NET_$glb_clk
.sym 74024 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 74033 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 74037 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74044 picorv32.reg_op1[10]
.sym 74046 $abc$60912$n11063
.sym 74047 sys_clk_$glb_clk
.sym 74049 $abc$60912$n4530_1
.sym 74050 $abc$60912$n7995
.sym 74051 storage_1[15][2]
.sym 74052 $abc$60912$n4535
.sym 74053 $abc$60912$n765
.sym 74054 $abc$60912$n4533
.sym 74055 $abc$60912$n4622
.sym 74056 storage_1[5][4]
.sym 74059 $abc$60912$n4922_1
.sym 74060 $abc$60912$n10631
.sym 74062 $abc$60912$n11043
.sym 74063 $abc$60912$n4775
.sym 74064 $abc$60912$n4529
.sym 74065 $abc$60912$n7280
.sym 74066 $abc$60912$n11043
.sym 74067 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 74068 picorv32.cpuregs_rs1[30]
.sym 74069 picorv32.cpuregs_rs1[30]
.sym 74070 picorv32.mem_do_prefetch
.sym 74072 $abc$60912$n5639
.sym 74074 basesoc_uart_tx_fifo_syncfifo_re
.sym 74075 $abc$60912$n11077
.sym 74076 $PACKER_VCC_NET_$glb_clk
.sym 74077 basesoc_uart_tx_fifo_level[4]
.sym 74078 picorv32.mem_wordsize[0]
.sym 74079 $abc$60912$n6117_1
.sym 74080 storage_1[13][4]
.sym 74081 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74082 picorv32.pcpi_div.start
.sym 74083 $abc$60912$n2702
.sym 74084 basesoc_sram_we[0]
.sym 74090 storage_1[5][1]
.sym 74091 storage_1[12][1]
.sym 74095 storage_1[1][1]
.sym 74097 storage_1[9][3]
.sym 74098 storage_1[0][2]
.sym 74099 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74100 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74101 $abc$60912$n11064
.sym 74102 picorv32.mem_wordsize[0]
.sym 74104 storage_1[1][2]
.sym 74106 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74107 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74114 storage_1[8][3]
.sym 74115 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74117 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 74119 storage_1[8][1]
.sym 74123 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 74129 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74130 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74131 storage_1[12][1]
.sym 74132 storage_1[8][1]
.sym 74135 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74143 picorv32.mem_wordsize[0]
.sym 74147 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74148 storage_1[0][2]
.sym 74149 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74150 storage_1[1][2]
.sym 74153 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74159 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74160 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74161 storage_1[5][1]
.sym 74162 storage_1[1][1]
.sym 74165 storage_1[9][3]
.sym 74166 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74167 storage_1[8][3]
.sym 74168 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74169 $abc$60912$n11064
.sym 74170 sys_clk_$glb_clk
.sym 74172 $abc$60912$n7016_1
.sym 74173 $abc$60912$n4922_1
.sym 74174 storage_1[6][0]
.sym 74175 storage_1[6][4]
.sym 74176 $abc$60912$n7016_1
.sym 74177 $abc$60912$n4534
.sym 74178 $abc$60912$n8892_1
.sym 74179 $abc$60912$n6652_1
.sym 74180 storage_1[0][2]
.sym 74182 picorv32.reg_op1[0]
.sym 74183 $abc$60912$n6885
.sym 74185 $abc$60912$n4622
.sym 74188 spiflash_bus_dat_w[5]
.sym 74189 $abc$60912$n11064
.sym 74190 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74191 $abc$60912$n4530_1
.sym 74192 $abc$60912$n5535
.sym 74193 spiflash_bus_dat_w[5]
.sym 74194 $abc$60912$n765
.sym 74195 picorv32.reg_op1[15]
.sym 74196 picorv32.reg_op2[30]
.sym 74197 $abc$60912$n7312
.sym 74198 $PACKER_VCC_NET_$glb_clk
.sym 74199 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 74200 picorv32.mem_do_rinst
.sym 74201 picorv32.reg_op1[31]
.sym 74202 basesoc_sram_we[0]
.sym 74203 $abc$60912$n6652_1
.sym 74205 $abc$60912$n4541
.sym 74206 spiflash_bus_adr[2]
.sym 74215 storage_1[11][2]
.sym 74217 storage_1[15][2]
.sym 74218 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74219 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74221 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74223 storage_1[15][2]
.sym 74224 $abc$60912$n11073
.sym 74228 storage_1[5][4]
.sym 74229 storage_1[4][4]
.sym 74230 $abc$60912$n5137
.sym 74235 picorv32.mem_do_rinst
.sym 74236 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74238 $abc$60912$n11043
.sym 74247 $abc$60912$n5137
.sym 74253 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74260 $abc$60912$n11043
.sym 74264 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74265 storage_1[5][4]
.sym 74266 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74267 storage_1[4][4]
.sym 74271 storage_1[15][2]
.sym 74278 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74282 picorv32.mem_do_rinst
.sym 74288 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74289 storage_1[11][2]
.sym 74290 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74291 storage_1[15][2]
.sym 74292 $abc$60912$n11073
.sym 74293 sys_clk_$glb_clk
.sym 74295 storage_1[2][4]
.sym 74296 $abc$60912$n5137
.sym 74297 $abc$60912$n8879_1
.sym 74298 $abc$60912$n7084
.sym 74299 storage_1[2][1]
.sym 74300 $abc$60912$n7083
.sym 74301 $abc$60912$n7082
.sym 74302 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74304 $abc$60912$n6652_1
.sym 74305 $abc$60912$n6735_1
.sym 74306 picorv32.cpuregs_rs1[24]
.sym 74307 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74308 $abc$60912$n8029
.sym 74309 $abc$60912$n6135_1
.sym 74310 spiflash_bus_dat_w[3]
.sym 74311 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74312 $abc$60912$n11073
.sym 74313 $abc$60912$n11043
.sym 74314 picorv32.reg_op1[1]
.sym 74315 $abc$60912$n11043
.sym 74316 $abc$60912$n11433
.sym 74317 $abc$60912$n8029
.sym 74318 $abc$60912$n5535
.sym 74319 storage_1[6][0]
.sym 74320 storage_1[4][0]
.sym 74321 $abc$60912$n6784_1
.sym 74322 picorv32.reg_op1[7]
.sym 74324 sram_bus_dat_w[2]
.sym 74325 picorv32.irq_pending[1]
.sym 74326 picorv32.trap
.sym 74327 $abc$60912$n5046
.sym 74328 $abc$60912$n4641
.sym 74329 $abc$60912$n4730
.sym 74330 sys_rst
.sym 74337 sys_rst
.sym 74339 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 74355 $abc$60912$n11049
.sym 74357 $abc$60912$n5739_1
.sym 74359 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 74360 storage_1[11][6]
.sym 74361 $abc$60912$n5139_1
.sym 74363 $abc$60912$n4617
.sym 74365 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74366 $abc$60912$n5535
.sym 74367 $abc$60912$n4922_1
.sym 74370 $abc$60912$n5739_1
.sym 74378 $abc$60912$n4922_1
.sym 74384 $abc$60912$n11049
.sym 74389 storage_1[11][6]
.sym 74393 $abc$60912$n5139_1
.sym 74394 sys_rst
.sym 74396 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 74402 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74408 $abc$60912$n5535
.sym 74411 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 74415 $abc$60912$n4617
.sym 74416 sys_clk_$glb_clk
.sym 74417 sys_rst_$glb_sr
.sym 74418 spiflash_bus_dat_w[0]
.sym 74419 spiflash_bus_dat_w[2]
.sym 74420 storage_1[0][6]
.sym 74421 $abc$60912$n4730
.sym 74422 $abc$60912$n4541
.sym 74423 $abc$60912$n5739_1
.sym 74424 $abc$60912$n4542
.sym 74425 $abc$60912$n4728
.sym 74426 $abc$60912$n5033_1
.sym 74427 spiflash_bus_dat_w[7]
.sym 74428 spiflash_bus_dat_w[7]
.sym 74429 $abc$60912$n11037
.sym 74430 $abc$60912$n6664_1
.sym 74431 $abc$60912$n7082
.sym 74434 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74435 $abc$60912$n11067
.sym 74436 $abc$60912$n4544
.sym 74438 $abc$60912$n4792
.sym 74439 $abc$60912$n4747_1
.sym 74440 $abc$60912$n7017_1
.sym 74441 picorv32.reg_op1[12]
.sym 74442 picorv32.reg_op2[26]
.sym 74443 picorv32.reg_op1[31]
.sym 74444 picorv32.reg_op1[31]
.sym 74445 $abc$60912$n5739_1
.sym 74446 picorv32.reg_op1[4]
.sym 74447 $abc$60912$n5139_1
.sym 74448 picorv32.cpuregs_rs1[8]
.sym 74449 $abc$60912$n8878_1
.sym 74450 $abc$60912$n11053
.sym 74451 picorv32.reg_op2[24]
.sym 74452 $abc$60912$n4734
.sym 74453 picorv32.cpuregs_rs1[8]
.sym 74461 $abc$60912$n11053
.sym 74464 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74467 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74468 $abc$60912$n6657_1
.sym 74470 $PACKER_VCC_NET_$glb_clk
.sym 74471 picorv32.reg_op1[0]
.sym 74473 $abc$60912$n6652_1
.sym 74475 $abc$60912$n10631
.sym 74477 storage_1[0][6]
.sym 74480 $abc$60912$n6655_1
.sym 74482 $abc$60912$n4549
.sym 74483 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74484 storage_1[4][6]
.sym 74485 $abc$60912$n6656_1
.sym 74486 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74488 picorv32.reg_op2[0]
.sym 74490 $abc$60912$n6653_1
.sym 74493 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 74499 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74504 picorv32.reg_op2[0]
.sym 74505 $abc$60912$n6652_1
.sym 74506 $abc$60912$n6653_1
.sym 74507 picorv32.reg_op1[0]
.sym 74510 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74511 storage_1[0][6]
.sym 74512 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74513 storage_1[4][6]
.sym 74517 picorv32.reg_op1[0]
.sym 74522 picorv32.reg_op1[0]
.sym 74524 $abc$60912$n4549
.sym 74525 picorv32.reg_op2[0]
.sym 74528 $PACKER_VCC_NET_$glb_clk
.sym 74529 picorv32.reg_op1[0]
.sym 74530 $abc$60912$n10631
.sym 74534 $abc$60912$n6655_1
.sym 74536 $abc$60912$n6656_1
.sym 74537 $abc$60912$n6657_1
.sym 74538 $abc$60912$n11053
.sym 74539 sys_clk_$glb_clk
.sym 74541 $abc$60912$n4751
.sym 74542 $abc$60912$n6650_1
.sym 74543 $abc$60912$n5028
.sym 74544 $abc$60912$n4734
.sym 74545 picorv32.mem_valid
.sym 74546 basesoc_sram_we[0]
.sym 74547 $abc$60912$n5742
.sym 74548 $abc$60912$n7673
.sym 74549 $abc$60912$n4752
.sym 74550 $abc$60912$n5371
.sym 74551 $abc$60912$n6871
.sym 74552 $abc$60912$n5251
.sym 74553 picorv32.reg_op1[0]
.sym 74554 $abc$60912$n5740
.sym 74555 $abc$60912$n4935
.sym 74557 $abc$60912$n4538
.sym 74558 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 74559 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74560 $abc$60912$n4834
.sym 74561 $abc$60912$n4756
.sym 74562 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74563 $abc$60912$n7280
.sym 74564 picorv32.reg_op1[9]
.sym 74565 basesoc_uart_tx_fifo_level[4]
.sym 74566 $abc$60912$n11077
.sym 74567 picorv32.reg_op1[16]
.sym 74568 basesoc_sram_we[0]
.sym 74569 $PACKER_VCC_NET_$glb_clk
.sym 74570 basesoc_uart_tx_fifo_syncfifo_re
.sym 74571 picorv32.reg_op1[5]
.sym 74572 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74573 slave_sel_r[0]
.sym 74575 $abc$60912$n6117_1
.sym 74576 $abc$60912$n6653_1
.sym 74583 $abc$60912$n8918_1
.sym 74584 $abc$60912$n8919_1
.sym 74586 picorv32.reg_op1[0]
.sym 74588 $abc$60912$n8896_1
.sym 74590 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74591 storage_1[6][0]
.sym 74592 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74593 picorv32.instr_sub
.sym 74594 storage_1[1][0]
.sym 74595 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74596 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74598 storage_1[2][0]
.sym 74599 $abc$60912$n8095
.sym 74600 $abc$60912$n11057
.sym 74603 storage_1[4][0]
.sym 74604 storage_1[0][0]
.sym 74605 picorv32.reg_op2[0]
.sym 74606 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74608 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74609 $abc$60912$n8094
.sym 74611 $abc$60912$n8897_1
.sym 74613 storage_1[5][0]
.sym 74615 $abc$60912$n8919_1
.sym 74617 $abc$60912$n8897_1
.sym 74618 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74621 $abc$60912$n8095
.sym 74622 $abc$60912$n8094
.sym 74623 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74624 picorv32.instr_sub
.sym 74627 storage_1[2][0]
.sym 74628 $abc$60912$n8918_1
.sym 74629 storage_1[6][0]
.sym 74630 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74633 picorv32.reg_op2[0]
.sym 74634 picorv32.reg_op1[0]
.sym 74640 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74645 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74646 storage_1[0][0]
.sym 74647 storage_1[4][0]
.sym 74648 $abc$60912$n8896_1
.sym 74651 storage_1[5][0]
.sym 74652 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74653 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74654 storage_1[1][0]
.sym 74659 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74661 $abc$60912$n11057
.sym 74662 sys_clk_$glb_clk
.sym 74664 $abc$60912$n7049
.sym 74665 $abc$60912$n7028_1
.sym 74666 spiflash_bus_dat_w[3]
.sym 74667 $abc$60912$n7050
.sym 74668 $abc$60912$n7027
.sym 74669 $abc$60912$n7026_1
.sym 74670 spiflash_bus_dat_w[6]
.sym 74671 $abc$60912$n7048
.sym 74672 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74673 $abc$60912$n5537
.sym 74674 $abc$60912$n5537
.sym 74675 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 74676 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74678 picorv32.reg_op1[29]
.sym 74679 $abc$60912$n4734
.sym 74680 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74681 $abc$60912$n4883_1
.sym 74682 $abc$60912$n8029
.sym 74683 $abc$60912$n5778
.sym 74684 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74685 $abc$60912$n6650_1
.sym 74686 $abc$60912$n5740
.sym 74687 $abc$60912$n7737
.sym 74688 $abc$60912$n7016_1
.sym 74689 $abc$60912$n4549
.sym 74690 $abc$60912$n5027_1
.sym 74691 picorv32.reg_op2[0]
.sym 74692 picorv32.mem_valid
.sym 74693 picorv32.reg_op2[5]
.sym 74694 basesoc_sram_we[0]
.sym 74695 $abc$60912$n4549
.sym 74696 $abc$60912$n6619_1
.sym 74697 picorv32.reg_op1[31]
.sym 74698 spiflash_bus_adr[2]
.sym 74699 picorv32.reg_op1[0]
.sym 74708 $abc$60912$n10753
.sym 74714 $abc$60912$n11035
.sym 74716 picorv32.reg_op1[31]
.sym 74717 spiflash_bus_dat_w[4]
.sym 74723 spiflash_bus_dat_w[3]
.sym 74727 spiflash_bus_dat_w[6]
.sym 74731 $abc$60912$n11036
.sym 74732 $abc$60912$n11037
.sym 74736 $abc$60912$n5559
.sym 74740 $abc$60912$n11037
.sym 74743 $nextpnr_ICESTORM_LC_45$I3
.sym 74745 picorv32.reg_op1[31]
.sym 74746 $abc$60912$n10753
.sym 74747 $abc$60912$n11037
.sym 74753 $nextpnr_ICESTORM_LC_45$I3
.sym 74756 spiflash_bus_dat_w[4]
.sym 74762 spiflash_bus_dat_w[6]
.sym 74771 spiflash_bus_dat_w[3]
.sym 74776 $abc$60912$n5559
.sym 74781 $abc$60912$n11037
.sym 74782 $abc$60912$n11036
.sym 74783 $abc$60912$n11035
.sym 74785 sys_clk_$glb_clk
.sym 74786 sys_rst_$glb_sr
.sym 74787 grant
.sym 74788 $abc$60912$n5047
.sym 74789 basesoc_uart_tx_fifo_syncfifo_re
.sym 74790 $abc$60912$n4483
.sym 74791 $abc$60912$n4532
.sym 74792 csrbank4_txfull_w
.sym 74793 $abc$60912$n5045
.sym 74794 $abc$60912$n5027_1
.sym 74795 picorv32.cpuregs_rs1[11]
.sym 74796 $abc$60912$n6126_1
.sym 74797 $abc$60912$n6126_1
.sym 74798 picorv32.reg_op1[23]
.sym 74799 picorv32.reg_op1[18]
.sym 74800 picorv32.reg_op1[1]
.sym 74801 $abc$60912$n7105_1
.sym 74802 $abc$60912$n4540
.sym 74803 $abc$60912$n6652_1
.sym 74804 $abc$60912$n6652_1
.sym 74805 $abc$60912$n7016_1
.sym 74806 picorv32.reg_op1[4]
.sym 74807 $abc$60912$n4934
.sym 74808 $abc$60912$n6652_1
.sym 74809 $abc$60912$n7016_1
.sym 74810 spiflash_bus_dat_w[3]
.sym 74811 $abc$60912$n4673
.sym 74812 picorv32.reg_op2[31]
.sym 74813 $abc$60912$n5046
.sym 74815 picorv32.reg_op1[7]
.sym 74816 sram_bus_dat_w[2]
.sym 74817 $abc$60912$n5035_1
.sym 74818 $abc$60912$n6784_1
.sym 74819 slave_sel_r[0]
.sym 74820 picorv32.reg_op2[25]
.sym 74821 picorv32.reg_op2[2]
.sym 74822 $abc$60912$n5559
.sym 74829 $abc$60912$n5042_1
.sym 74830 $abc$60912$n11049
.sym 74831 $abc$60912$n5036_1
.sym 74832 picorv32.reg_op2[6]
.sym 74833 picorv32.reg_op1[7]
.sym 74834 $abc$60912$n5049
.sym 74835 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74836 $abc$60912$n5057
.sym 74837 picorv32.reg_op2[4]
.sym 74838 picorv32.reg_op2[1]
.sym 74840 picorv32.reg_op2[7]
.sym 74841 $abc$60912$n5043
.sym 74842 picorv32.reg_op2[19]
.sym 74843 picorv32.reg_op1[5]
.sym 74844 $abc$60912$n5050
.sym 74845 picorv32.reg_op2[28]
.sym 74846 picorv32.reg_op1[6]
.sym 74848 $abc$60912$n5044
.sym 74849 picorv32.reg_op1[0]
.sym 74850 picorv32.reg_op1[4]
.sym 74851 picorv32.reg_op2[0]
.sym 74853 picorv32.reg_op2[5]
.sym 74854 $abc$60912$n5048
.sym 74855 $abc$60912$n5037
.sym 74856 picorv32.reg_op1[1]
.sym 74857 picorv32.reg_op1[28]
.sym 74858 $abc$60912$n5045
.sym 74859 picorv32.reg_op1[19]
.sym 74864 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 74868 picorv32.reg_op1[19]
.sym 74869 picorv32.reg_op2[19]
.sym 74873 picorv32.reg_op2[6]
.sym 74874 picorv32.reg_op1[0]
.sym 74875 picorv32.reg_op1[6]
.sym 74876 picorv32.reg_op2[0]
.sym 74879 $abc$60912$n5042_1
.sym 74880 picorv32.reg_op1[28]
.sym 74881 picorv32.reg_op2[28]
.sym 74882 $abc$60912$n5037
.sym 74885 picorv32.reg_op2[5]
.sym 74886 $abc$60912$n5045
.sym 74887 picorv32.reg_op1[5]
.sym 74888 $abc$60912$n5048
.sym 74891 picorv32.reg_op2[7]
.sym 74892 $abc$60912$n5049
.sym 74893 picorv32.reg_op1[7]
.sym 74894 $abc$60912$n5044
.sym 74897 picorv32.reg_op1[4]
.sym 74898 picorv32.reg_op2[1]
.sym 74899 picorv32.reg_op2[4]
.sym 74900 picorv32.reg_op1[1]
.sym 74903 $abc$60912$n5036_1
.sym 74904 $abc$60912$n5050
.sym 74905 $abc$60912$n5057
.sym 74906 $abc$60912$n5043
.sym 74907 $abc$60912$n11049
.sym 74908 sys_clk_$glb_clk
.sym 74910 $abc$60912$n5041_1
.sym 74911 $abc$60912$n6730
.sym 74912 slave_sel_r[0]
.sym 74913 $abc$60912$n5037
.sym 74914 $abc$60912$n5040
.sym 74915 $abc$60912$n5038_1
.sym 74916 $abc$60912$n4673
.sym 74917 $abc$60912$n4683
.sym 74918 $abc$60912$n4783_1
.sym 74919 $abc$60912$n6957_1
.sym 74920 $abc$60912$n11064
.sym 74921 $abc$60912$n5535
.sym 74922 $abc$60912$n5057
.sym 74923 $abc$60912$n6858
.sym 74924 $abc$60912$n4724
.sym 74925 spiflash_sr[26]
.sym 74926 $abc$60912$n5042_1
.sym 74927 picorv32.reg_op1[30]
.sym 74928 picorv32.reg_op2[7]
.sym 74929 $abc$60912$n6653_1
.sym 74930 spiflash_sr[25]
.sym 74931 $abc$60912$n7257
.sym 74932 picorv32.reg_op1[25]
.sym 74933 picorv32.reg_op1[12]
.sym 74934 $abc$60912$n6767_1
.sym 74935 picorv32.reg_op1[31]
.sym 74936 $abc$60912$n4483
.sym 74937 picorv32.reg_op1[11]
.sym 74938 $abc$60912$n4532
.sym 74939 picorv32.reg_op2[24]
.sym 74940 picorv32.reg_op1[14]
.sym 74941 picorv32.reg_op2[27]
.sym 74942 $abc$60912$n4478
.sym 74943 picorv32.reg_op1[13]
.sym 74944 $abc$60912$n6811
.sym 74945 picorv32.reg_op2[26]
.sym 74952 $abc$60912$n6742
.sym 74953 $abc$60912$n6741_1
.sym 74955 $abc$60912$n6650_1
.sym 74959 picorv32.reg_op2[4]
.sym 74960 $abc$60912$n6743_1
.sym 74962 picorv32.reg_op2[12]
.sym 74964 picorv32.reg_op1[4]
.sym 74965 $abc$60912$n4549
.sym 74966 $abc$60912$n6620_1
.sym 74967 $abc$60912$n6652_1
.sym 74969 $abc$60912$n6810_1
.sym 74971 picorv32.reg_op2[19]
.sym 74972 $abc$60912$n6635
.sym 74974 picorv32.reg_op1[12]
.sym 74975 $abc$60912$n6734_1
.sym 74977 $abc$60912$n6652_1
.sym 74979 $abc$60912$n6738_1
.sym 74980 $abc$60912$n6735_1
.sym 74981 $abc$60912$n6653_1
.sym 74982 $abc$60912$n6653_1
.sym 74984 $abc$60912$n6650_1
.sym 74985 $abc$60912$n6738_1
.sym 74986 $abc$60912$n6735_1
.sym 74987 picorv32.reg_op2[4]
.sym 74990 $abc$60912$n6653_1
.sym 74991 picorv32.reg_op1[4]
.sym 74992 picorv32.reg_op2[4]
.sym 74993 $abc$60912$n6652_1
.sym 74996 picorv32.reg_op2[12]
.sym 74997 picorv32.reg_op1[12]
.sym 74998 $abc$60912$n6653_1
.sym 74999 $abc$60912$n6652_1
.sym 75002 $abc$60912$n6734_1
.sym 75003 $abc$60912$n6743_1
.sym 75004 $abc$60912$n6742
.sym 75005 $abc$60912$n6741_1
.sym 75008 $abc$60912$n6650_1
.sym 75009 picorv32.reg_op2[4]
.sym 75010 $abc$60912$n6620_1
.sym 75011 $abc$60912$n6635
.sym 75014 picorv32.reg_op2[4]
.sym 75016 $abc$60912$n4549
.sym 75017 picorv32.reg_op1[4]
.sym 75020 picorv32.reg_op2[19]
.sym 75026 picorv32.reg_op1[12]
.sym 75027 $abc$60912$n6810_1
.sym 75028 $abc$60912$n4549
.sym 75029 picorv32.reg_op2[12]
.sym 75031 sys_clk_$glb_clk
.sym 75033 $abc$60912$n5039_1
.sym 75034 $abc$60912$n6776_1
.sym 75035 $abc$60912$n6783
.sym 75036 $abc$60912$n6775
.sym 75037 $abc$60912$n6782_1
.sym 75038 $abc$60912$n5559
.sym 75039 picorv32.alu_out_q[8]
.sym 75040 picorv32.alu_out_q[7]
.sym 75041 $abc$60912$n5324
.sym 75042 $abc$60912$n4859_1
.sym 75043 $abc$60912$n4859_1
.sym 75044 $abc$60912$n5324
.sym 75045 picorv32.reg_op1[0]
.sym 75046 $abc$60912$n7017_1
.sym 75047 $abc$60912$n4674_1
.sym 75050 picorv32.reg_op1[25]
.sym 75051 $abc$60912$n4756
.sym 75052 $abc$60912$n4834
.sym 75053 picorv32.alu_out_q[4]
.sym 75054 $abc$60912$n4478
.sym 75055 picorv32.reg_op2[4]
.sym 75056 $abc$60912$n4476
.sym 75057 slave_sel_r[0]
.sym 75058 $abc$60912$n6732_1
.sym 75059 $abc$60912$n6653_1
.sym 75060 picorv32.reg_op1[12]
.sym 75061 $PACKER_VCC_NET_$glb_clk
.sym 75062 $abc$60912$n6653_1
.sym 75063 picorv32.reg_op1[5]
.sym 75064 picorv32.reg_op2[0]
.sym 75065 picorv32.reg_op1[24]
.sym 75066 $abc$60912$n10631
.sym 75067 $abc$60912$n4478
.sym 75068 $abc$60912$n6653_1
.sym 75075 $abc$60912$n6875
.sym 75076 $abc$60912$n6874_1
.sym 75077 $abc$60912$n6736
.sym 75081 picorv32.reg_op2[29]
.sym 75082 picorv32.reg_op1[29]
.sym 75083 $abc$60912$n6650_1
.sym 75084 $abc$60912$n6737_1
.sym 75085 $abc$60912$n5059_1
.sym 75086 $abc$60912$n6653_1
.sym 75087 picorv32.reg_op1[18]
.sym 75089 $abc$60912$n6652_1
.sym 75090 picorv32.reg_op2[4]
.sym 75091 picorv32.reg_op1[24]
.sym 75092 picorv32.reg_op2[3]
.sym 75095 picorv32.reg_op1[27]
.sym 75096 $abc$60912$n5058_1
.sym 75098 $abc$60912$n6807_1
.sym 75099 picorv32.reg_op2[24]
.sym 75100 $abc$60912$n6808
.sym 75101 picorv32.reg_op2[27]
.sym 75102 $abc$60912$n4549
.sym 75103 $abc$60912$n6773_1
.sym 75104 $abc$60912$n5058_1
.sym 75105 picorv32.reg_op2[18]
.sym 75107 $abc$60912$n6773_1
.sym 75109 picorv32.reg_op2[3]
.sym 75110 $abc$60912$n6737_1
.sym 75113 $abc$60912$n6808
.sym 75114 $abc$60912$n6650_1
.sym 75115 $abc$60912$n6807_1
.sym 75116 picorv32.reg_op2[4]
.sym 75119 picorv32.reg_op2[24]
.sym 75120 picorv32.reg_op1[24]
.sym 75121 $abc$60912$n6652_1
.sym 75122 $abc$60912$n6653_1
.sym 75125 picorv32.reg_op1[29]
.sym 75126 picorv32.reg_op1[18]
.sym 75127 picorv32.reg_op2[29]
.sym 75128 picorv32.reg_op2[18]
.sym 75131 $abc$60912$n5059_1
.sym 75132 picorv32.reg_op1[27]
.sym 75133 picorv32.reg_op2[27]
.sym 75134 $abc$60912$n5058_1
.sym 75137 $abc$60912$n6737_1
.sym 75138 picorv32.reg_op2[3]
.sym 75139 $abc$60912$n6736
.sym 75143 picorv32.reg_op2[24]
.sym 75144 picorv32.reg_op1[24]
.sym 75149 $abc$60912$n4549
.sym 75150 $abc$60912$n5058_1
.sym 75151 $abc$60912$n6875
.sym 75152 $abc$60912$n6874_1
.sym 75156 picorv32.alu_out_q[3]
.sym 75157 $abc$60912$n6731_1
.sym 75158 $abc$60912$n6803
.sym 75159 picorv32.alu_out_q[19]
.sym 75160 picorv32.alu_out_q[16]
.sym 75161 $abc$60912$n6802_1
.sym 75162 $abc$60912$n6828_1
.sym 75163 picorv32.alu_out_q[11]
.sym 75164 $abc$60912$n5801
.sym 75165 $abc$60912$n6875
.sym 75166 $abc$60912$n6875
.sym 75167 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 75170 picorv32.reg_op1[8]
.sym 75171 $abc$60912$n6692_1
.sym 75172 $abc$60912$n6659_1
.sym 75173 picorv32.alu_out_q[7]
.sym 75174 $abc$60912$n6652_1
.sym 75175 $abc$60912$n7016_1
.sym 75176 picorv32.reg_op2[9]
.sym 75177 $abc$60912$n6653_1
.sym 75178 picorv32.reg_op1[29]
.sym 75180 picorv32.reg_op2[16]
.sym 75181 picorv32.alu_out_q[16]
.sym 75182 $abc$60912$n4549
.sym 75183 $abc$60912$n7732
.sym 75184 $abc$60912$n5046
.sym 75185 picorv32.reg_op2[5]
.sym 75186 picorv32.reg_op2[8]
.sym 75187 $abc$60912$n4838
.sym 75188 $abc$60912$n6652_1
.sym 75189 $abc$60912$n6773_1
.sym 75190 picorv32.reg_op2[0]
.sym 75191 picorv32.reg_op1[9]
.sym 75197 $abc$60912$n6850
.sym 75199 picorv32.reg_op1[19]
.sym 75201 $abc$60912$n6869
.sym 75202 $abc$60912$n5042_1
.sym 75203 $abc$60912$n6809_1
.sym 75204 $abc$60912$n6873
.sym 75205 picorv32.reg_op1[31]
.sym 75206 $abc$60912$n6806_1
.sym 75207 $abc$60912$n6652_1
.sym 75208 $abc$60912$n4549
.sym 75211 $abc$60912$n6851_1
.sym 75216 $abc$60912$n6811
.sym 75218 $abc$60912$n6871
.sym 75219 $abc$60912$n6828_1
.sym 75221 picorv32.reg_op2[4]
.sym 75222 $abc$60912$n6780_1
.sym 75224 picorv32.reg_op2[0]
.sym 75225 picorv32.reg_op2[19]
.sym 75226 picorv32.reg_op2[31]
.sym 75227 $abc$60912$n6868_1
.sym 75228 $abc$60912$n6653_1
.sym 75230 $abc$60912$n6653_1
.sym 75231 $abc$60912$n6652_1
.sym 75232 picorv32.reg_op1[19]
.sym 75233 picorv32.reg_op2[19]
.sym 75236 picorv32.reg_op2[4]
.sym 75237 $abc$60912$n6780_1
.sym 75238 $abc$60912$n6873
.sym 75239 $abc$60912$n6828_1
.sym 75244 picorv32.reg_op2[0]
.sym 75248 $abc$60912$n6851_1
.sym 75249 $abc$60912$n6850
.sym 75250 $abc$60912$n5042_1
.sym 75251 $abc$60912$n4549
.sym 75254 $abc$60912$n6806_1
.sym 75255 $abc$60912$n6811
.sym 75256 $abc$60912$n6809_1
.sym 75260 $abc$60912$n6868_1
.sym 75262 $abc$60912$n6871
.sym 75263 $abc$60912$n6869
.sym 75266 picorv32.reg_op2[31]
.sym 75267 picorv32.reg_op1[31]
.sym 75275 picorv32.reg_op2[31]
.sym 75277 sys_clk_$glb_clk
.sym 75279 $abc$60912$n10637
.sym 75280 $abc$60912$n6835
.sym 75281 $abc$60912$n10633
.sym 75282 picorv32.reg_op2[0]
.sym 75283 $abc$60912$n6836_1
.sym 75284 picorv32.reg_op2[31]
.sym 75285 $abc$60912$n6834_1
.sym 75286 $abc$60912$n10636
.sym 75287 picorv32.alu_out_q[12]
.sym 75288 $abc$60912$n4573
.sym 75289 $abc$60912$n4573
.sym 75290 sram_bus_dat_w[6]
.sym 75291 picorv32.reg_op1[18]
.sym 75292 picorv32.reg_op1[27]
.sym 75293 $abc$60912$n7040_1
.sym 75294 $abc$60912$n4476
.sym 75295 $abc$60912$n7016_1
.sym 75296 picorv32.reg_op1[28]
.sym 75297 $abc$60912$n4476
.sym 75298 $abc$60912$n6716_1
.sym 75300 $abc$60912$n6620_1
.sym 75301 spiflash_bitbang_storage_full[0]
.sym 75302 $abc$60912$n8675
.sym 75304 sram_bus_dat_w[2]
.sym 75306 picorv32.reg_op2[31]
.sym 75307 $abc$60912$n6804_1
.sym 75308 spiflash_bitbang_storage_full[2]
.sym 75309 picorv32.reg_op1[23]
.sym 75310 picorv32.alu_out_q[23]
.sym 75311 $abc$60912$n10644
.sym 75312 picorv32.reg_op2[25]
.sym 75313 picorv32.reg_op1[2]
.sym 75314 $abc$60912$n4475
.sym 75320 picorv32.reg_op1[2]
.sym 75322 $abc$60912$n10631
.sym 75325 $abc$60912$n10632
.sym 75332 $abc$60912$n10405
.sym 75333 $PACKER_VCC_NET_$glb_clk
.sym 75335 picorv32.reg_op1[5]
.sym 75337 $abc$60912$n10635
.sym 75339 $abc$60912$n10634
.sym 75340 picorv32.reg_op1[1]
.sym 75341 picorv32.reg_op1[0]
.sym 75343 $abc$60912$n10636
.sym 75345 picorv32.reg_op1[6]
.sym 75346 $abc$60912$n10633
.sym 75349 picorv32.reg_op1[3]
.sym 75351 picorv32.reg_op1[4]
.sym 75355 $PACKER_VCC_NET_$glb_clk
.sym 75360 $abc$60912$n10631
.sym 75361 picorv32.reg_op1[0]
.sym 75366 $abc$60912$n10405
.sym 75367 picorv32.reg_op1[1]
.sym 75372 picorv32.reg_op1[2]
.sym 75373 $abc$60912$n10632
.sym 75378 $abc$60912$n10633
.sym 75379 picorv32.reg_op1[3]
.sym 75384 picorv32.reg_op1[4]
.sym 75385 $abc$60912$n10634
.sym 75390 $abc$60912$n10635
.sym 75391 picorv32.reg_op1[5]
.sym 75394 $auto$alumacc.cc:474:replace_alu$6767.C[7]
.sym 75396 picorv32.reg_op1[6]
.sym 75397 $abc$60912$n10636
.sym 75402 $abc$60912$n4837
.sym 75403 $abc$60912$n10635
.sym 75404 $abc$60912$n10644
.sym 75405 $abc$60912$n10634
.sym 75406 $abc$60912$n6773_1
.sym 75407 $abc$60912$n6892_1
.sym 75408 $abc$60912$n10642
.sym 75409 $abc$60912$n10645
.sym 75410 $abc$60912$n6653_1
.sym 75411 $abc$60912$n4476
.sym 75412 $abc$60912$n4476
.sym 75413 $abc$60912$n6653_1
.sym 75414 picorv32.latched_stalu
.sym 75415 $abc$60912$n4667
.sym 75416 $abc$60912$n6652_1
.sym 75417 picorv32.reg_op2[0]
.sym 75418 picorv32.reg_op2[3]
.sym 75419 $abc$60912$n10636
.sym 75420 $abc$60912$n10405
.sym 75421 picorv32.reg_op1[23]
.sym 75422 picorv32.reg_op1[17]
.sym 75423 picorv32.reg_op1[12]
.sym 75424 picorv32.reg_op2[11]
.sym 75425 $abc$60912$n10633
.sym 75426 $abc$60912$n10652
.sym 75427 picorv32.reg_op1[22]
.sym 75428 picorv32.reg_op2[0]
.sym 75429 picorv32.reg_op2[30]
.sym 75430 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75431 picorv32.reg_op1[14]
.sym 75432 picorv32.instr_sub
.sym 75433 picorv32.instr_sub
.sym 75434 picorv32.reg_op1[2]
.sym 75435 picorv32.reg_op1[13]
.sym 75436 $abc$60912$n6811
.sym 75437 picorv32.reg_op2[27]
.sym 75438 $auto$alumacc.cc:474:replace_alu$6767.C[7]
.sym 75443 $abc$60912$n10637
.sym 75445 picorv32.reg_op1[13]
.sym 75446 picorv32.reg_op1[7]
.sym 75448 $abc$60912$n10639
.sym 75450 picorv32.reg_op1[10]
.sym 75452 picorv32.reg_op1[8]
.sym 75457 picorv32.reg_op1[11]
.sym 75458 $abc$60912$n10641
.sym 75461 picorv32.reg_op1[9]
.sym 75465 $abc$60912$n10642
.sym 75466 picorv32.reg_op1[12]
.sym 75468 $abc$60912$n10640
.sym 75469 $abc$60912$n10644
.sym 75471 $abc$60912$n10638
.sym 75472 picorv32.reg_op1[14]
.sym 75473 $abc$60912$n10643
.sym 75477 picorv32.reg_op1[7]
.sym 75478 $abc$60912$n10637
.sym 75483 picorv32.reg_op1[8]
.sym 75484 $abc$60912$n10638
.sym 75489 $abc$60912$n10639
.sym 75490 picorv32.reg_op1[9]
.sym 75495 $abc$60912$n10640
.sym 75496 picorv32.reg_op1[10]
.sym 75501 picorv32.reg_op1[11]
.sym 75502 $abc$60912$n10641
.sym 75507 $abc$60912$n10642
.sym 75508 picorv32.reg_op1[12]
.sym 75513 $abc$60912$n10643
.sym 75514 picorv32.reg_op1[13]
.sym 75517 $auto$alumacc.cc:474:replace_alu$6767.C[15]
.sym 75519 picorv32.reg_op1[14]
.sym 75520 $abc$60912$n10644
.sym 75525 $abc$60912$n6784_1
.sym 75526 $abc$60912$n10640
.sym 75527 $abc$60912$n10650
.sym 75528 $abc$60912$n6814
.sym 75529 spiflash_bitbang_storage_full[2]
.sym 75530 $abc$60912$n6777
.sym 75531 $abc$60912$n10652
.sym 75532 $abc$60912$n10648
.sym 75533 $abc$60912$n6893_1
.sym 75534 $abc$60912$n6892_1
.sym 75535 $abc$60912$n4922_1
.sym 75537 picorv32.reg_op2[4]
.sym 75538 $abc$60912$n10642
.sym 75540 picorv32.reg_op1[7]
.sym 75541 picorv32.reg_op1[13]
.sym 75542 $abc$60912$n10645
.sym 75543 picorv32.reg_op1[21]
.sym 75544 $abc$60912$n4837
.sym 75545 picorv32.reg_op2[6]
.sym 75546 picorv32.reg_op1[27]
.sym 75547 picorv32.reg_op2[4]
.sym 75548 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 75549 $abc$60912$n6650_1
.sym 75550 slave_sel_r[2]
.sym 75551 $abc$60912$n10634
.sym 75552 picorv32.reg_op1[12]
.sym 75553 $abc$60912$n8118
.sym 75554 picorv32.reg_op1[5]
.sym 75555 spiflash_sr[15]
.sym 75556 $abc$60912$n10648
.sym 75557 picorv32.reg_op1[24]
.sym 75559 $abc$60912$n4478
.sym 75561 $auto$alumacc.cc:474:replace_alu$6767.C[15]
.sym 75567 $abc$60912$n10646
.sym 75568 picorv32.reg_op1[19]
.sym 75569 picorv32.reg_op1[18]
.sym 75573 $abc$60912$n10649
.sym 75574 picorv32.reg_op1[20]
.sym 75576 $abc$60912$n10647
.sym 75579 picorv32.reg_op1[16]
.sym 75580 picorv32.reg_op1[15]
.sym 75581 $abc$60912$n10645
.sym 75582 picorv32.reg_op1[17]
.sym 75584 $abc$60912$n10650
.sym 75587 picorv32.reg_op1[22]
.sym 75588 $abc$60912$n10652
.sym 75589 picorv32.reg_op1[21]
.sym 75593 $abc$60912$n10648
.sym 75597 $abc$60912$n10651
.sym 75600 picorv32.reg_op1[15]
.sym 75601 $abc$60912$n10645
.sym 75606 picorv32.reg_op1[16]
.sym 75607 $abc$60912$n10646
.sym 75612 $abc$60912$n10647
.sym 75613 picorv32.reg_op1[17]
.sym 75618 $abc$60912$n10648
.sym 75619 picorv32.reg_op1[18]
.sym 75624 $abc$60912$n10649
.sym 75625 picorv32.reg_op1[19]
.sym 75630 $abc$60912$n10650
.sym 75631 picorv32.reg_op1[20]
.sym 75636 picorv32.reg_op1[21]
.sym 75637 $abc$60912$n10651
.sym 75640 $auto$alumacc.cc:474:replace_alu$6767.C[23]
.sym 75642 $abc$60912$n10652
.sym 75643 picorv32.reg_op1[22]
.sym 75648 picorv32.reg_op2[24]
.sym 75649 picorv32.reg_op2[30]
.sym 75650 $abc$60912$n6713_1
.sym 75651 $abc$60912$n6837_1
.sym 75652 picorv32.reg_op2[25]
.sym 75653 picorv32.reg_op2[27]
.sym 75654 picorv32.reg_op2[29]
.sym 75655 $abc$60912$n10651
.sym 75656 picorv32.decoded_imm[10]
.sym 75657 picorv32.decoded_imm[15]
.sym 75658 $abc$60912$n6877
.sym 75660 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75661 $abc$60912$n10652
.sym 75662 $abc$60912$n11067
.sym 75664 $abc$60912$n10647
.sym 75665 $abc$60912$n5326
.sym 75666 $abc$60912$n6747_1
.sym 75667 $abc$60912$n7245
.sym 75668 $abc$60912$n6885
.sym 75669 $abc$60912$n4688
.sym 75670 basesoc_uart_phy_rx_reg[4]
.sym 75671 picorv32.decoded_imm[20]
.sym 75672 $abc$60912$n6907_1
.sym 75673 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75674 $abc$60912$n6814
.sym 75675 picorv32.reg_op2[27]
.sym 75676 $abc$60912$n5046
.sym 75677 picorv32.reg_op2[1]
.sym 75678 $abc$60912$n6787
.sym 75679 $abc$60912$n6652_1
.sym 75680 storage_1[9][5]
.sym 75681 $abc$60912$n4478
.sym 75682 picorv32.reg_op2[4]
.sym 75683 picorv32.reg_op2[1]
.sym 75684 $auto$alumacc.cc:474:replace_alu$6767.C[23]
.sym 75689 picorv32.reg_op1[30]
.sym 75690 $abc$60912$n10658
.sym 75694 picorv32.reg_op1[27]
.sym 75695 $abc$60912$n10654
.sym 75696 $abc$60912$n10656
.sym 75698 picorv32.reg_op1[28]
.sym 75699 $abc$60912$n10659
.sym 75700 $abc$60912$n10655
.sym 75702 $abc$60912$n10657
.sym 75703 $abc$60912$n10660
.sym 75704 picorv32.reg_op1[26]
.sym 75711 picorv32.reg_op1[29]
.sym 75712 picorv32.reg_op1[23]
.sym 75717 picorv32.reg_op1[24]
.sym 75719 picorv32.reg_op1[25]
.sym 75720 $abc$60912$n10653
.sym 75723 picorv32.reg_op1[23]
.sym 75724 $abc$60912$n10653
.sym 75729 $abc$60912$n10654
.sym 75730 picorv32.reg_op1[24]
.sym 75735 picorv32.reg_op1[25]
.sym 75736 $abc$60912$n10655
.sym 75741 picorv32.reg_op1[26]
.sym 75742 $abc$60912$n10656
.sym 75747 picorv32.reg_op1[27]
.sym 75748 $abc$60912$n10657
.sym 75753 picorv32.reg_op1[28]
.sym 75754 $abc$60912$n10658
.sym 75759 $abc$60912$n10659
.sym 75760 picorv32.reg_op1[29]
.sym 75763 $nextpnr_ICESTORM_LC_43$I3
.sym 75765 picorv32.reg_op1[30]
.sym 75766 $abc$60912$n10660
.sym 75771 $abc$60912$n6827_1
.sym 75772 $abc$60912$n6813_1
.sym 75773 $abc$60912$n6818_1
.sym 75774 basesoc_uart_phy_rx_reg[4]
.sym 75775 $abc$60912$n6832
.sym 75776 $abc$60912$n6712_1
.sym 75777 $abc$60912$n6907_1
.sym 75778 $abc$60912$n10653
.sym 75779 picorv32.cpuregs_rs1[24]
.sym 75780 $abc$60912$n6652_1
.sym 75781 $abc$60912$n6652_1
.sym 75783 $abc$60912$n6652_1
.sym 75784 $abc$60912$n6653_1
.sym 75785 picorv32.reg_op2[22]
.sym 75786 picorv32.reg_op1[29]
.sym 75787 $abc$60912$n7736
.sym 75788 picorv32.reg_op1[3]
.sym 75789 $abc$60912$n8708
.sym 75790 picorv32.reg_op1[27]
.sym 75791 $abc$60912$n4829
.sym 75792 picorv32.reg_op1[19]
.sym 75794 picorv32.reg_op1[28]
.sym 75796 $abc$60912$n7740
.sym 75798 picorv32.reg_op1[23]
.sym 75799 picorv32.reg_op2[25]
.sym 75800 $abc$60912$n6695_1
.sym 75801 $abc$60912$n4476
.sym 75803 picorv32.reg_op2[29]
.sym 75804 picorv32.reg_op1[2]
.sym 75805 picorv32.reg_op1[2]
.sym 75806 $abc$60912$n4475
.sym 75807 $nextpnr_ICESTORM_LC_43$I3
.sym 75812 picorv32.reg_op2[24]
.sym 75816 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75817 picorv32.reg_op2[27]
.sym 75818 picorv32.reg_op2[29]
.sym 75819 $abc$60912$n6749_1
.sym 75820 $abc$60912$n8164
.sym 75821 $abc$60912$n6650_1
.sym 75823 $abc$60912$n11076
.sym 75824 picorv32.reg_op2[25]
.sym 75825 picorv32.reg_op2[4]
.sym 75830 $abc$60912$n8163
.sym 75832 picorv32.instr_sub
.sym 75838 $abc$60912$n6746_1
.sym 75840 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75848 $nextpnr_ICESTORM_LC_43$I3
.sym 75851 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75852 $abc$60912$n8163
.sym 75853 $abc$60912$n8164
.sym 75854 picorv32.instr_sub
.sym 75857 picorv32.reg_op2[29]
.sym 75863 picorv32.reg_op2[25]
.sym 75869 $abc$60912$n6650_1
.sym 75870 $abc$60912$n6746_1
.sym 75871 picorv32.reg_op2[4]
.sym 75872 $abc$60912$n6749_1
.sym 75875 picorv32.reg_op2[27]
.sym 75881 picorv32.reg_op2[24]
.sym 75890 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 75891 $abc$60912$n11076
.sym 75892 sys_clk_$glb_clk
.sym 75894 $abc$60912$n7131_1
.sym 75895 picorv32.alu_out_q[21]
.sym 75896 $abc$60912$n7129_1
.sym 75897 picorv32.alu_out_q[20]
.sym 75898 $abc$60912$n6897
.sym 75899 $abc$60912$n6887_1
.sym 75900 $abc$60912$n6908_1
.sym 75901 $abc$60912$n6909
.sym 75902 $abc$60912$n6745
.sym 75907 $abc$60912$n6815_1
.sym 75908 picorv32.reg_op1[25]
.sym 75909 basesoc_uart_phy_rx_reg[4]
.sym 75910 $abc$60912$n6652_1
.sym 75911 $abc$60912$n6653_1
.sym 75912 $abc$60912$n6653_1
.sym 75913 $abc$60912$n8133
.sym 75914 $abc$60912$n4475
.sym 75915 spiflash_bus_adr[0]
.sym 75916 spiflash_bus_dat_w[17]
.sym 75917 $abc$60912$n6818_1
.sym 75918 picorv32.instr_sub
.sym 75919 picorv32.reg_op1[22]
.sym 75920 $abc$60912$n6811
.sym 75921 $abc$60912$n4697
.sym 75922 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75923 basesoc_uart_phy_rx_reg[5]
.sym 75924 picorv32.instr_sub
.sym 75925 $abc$60912$n4483
.sym 75926 $abc$60912$n4473
.sym 75927 picorv32.reg_op1[14]
.sym 75928 picorv32.reg_op1[13]
.sym 75929 $abc$60912$n6828_1
.sym 75935 picorv32.reg_op2[4]
.sym 75936 $abc$60912$n6828_1
.sym 75938 $abc$60912$n7202_1
.sym 75939 $abc$60912$n8166
.sym 75940 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75941 $abc$60912$n8154
.sym 75943 picorv32.reg_op2[4]
.sym 75944 picorv32.instr_sub
.sym 75946 $abc$60912$n6735_1
.sym 75948 $abc$60912$n7201_1
.sym 75950 $abc$60912$n6787
.sym 75951 $abc$60912$n5251
.sym 75952 $abc$60912$n8167
.sym 75954 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75958 $abc$60912$n6746_1
.sym 75959 $abc$60912$n8155
.sym 75960 $abc$60912$n6695_1
.sym 75962 $abc$60912$n11063
.sym 75968 $abc$60912$n8154
.sym 75969 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75970 picorv32.instr_sub
.sym 75971 $abc$60912$n8155
.sym 75974 picorv32.reg_op2[4]
.sym 75975 $abc$60912$n6787
.sym 75976 $abc$60912$n6828_1
.sym 75980 picorv32.reg_op2[4]
.sym 75981 $abc$60912$n6828_1
.sym 75982 $abc$60912$n6735_1
.sym 75986 $abc$60912$n6828_1
.sym 75987 picorv32.reg_op2[4]
.sym 75989 $abc$60912$n6695_1
.sym 75993 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 75998 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 75999 $abc$60912$n8166
.sym 76000 $abc$60912$n8167
.sym 76001 picorv32.instr_sub
.sym 76004 $abc$60912$n7201_1
.sym 76006 $abc$60912$n5251
.sym 76007 $abc$60912$n7202_1
.sym 76010 $abc$60912$n6746_1
.sym 76011 picorv32.reg_op2[4]
.sym 76012 $abc$60912$n6828_1
.sym 76014 $abc$60912$n11063
.sym 76015 sys_clk_$glb_clk
.sym 76017 $abc$60912$n6889_1
.sym 76018 $abc$60912$n4474
.sym 76019 $abc$60912$n4473
.sym 76020 $abc$60912$n6888_1
.sym 76021 picorv32.alu_out_q[17]
.sym 76022 picorv32.alu_out_q[29]
.sym 76023 $abc$60912$n6899_1
.sym 76024 $abc$60912$n6898_1
.sym 76025 $abc$60912$n5251
.sym 76026 $abc$60912$n6887_1
.sym 76027 $abc$60912$n6887_1
.sym 76029 $abc$60912$n5251
.sym 76030 $abc$60912$n6653_1
.sym 76032 $abc$60912$n7016_1
.sym 76033 $abc$60912$n7017_1
.sym 76034 $abc$60912$n7016_1
.sym 76035 $abc$60912$n7017_1
.sym 76036 $abc$60912$n7201_1
.sym 76037 picorv32.reg_op1[25]
.sym 76038 $abc$60912$n7171_1
.sym 76039 picorv32.reg_op2[4]
.sym 76040 $abc$60912$n6652_1
.sym 76041 spiflash_sr[14]
.sym 76042 picorv32.reg_op2[1]
.sym 76043 $abc$60912$n6653_1
.sym 76044 $abc$60912$n8134
.sym 76045 spiflash_sr[9]
.sym 76046 $abc$60912$n7130_1
.sym 76047 spiflash_bus_adr[4]
.sym 76048 $abc$60912$n10648
.sym 76049 $abc$60912$n6863
.sym 76050 picorv32.reg_op1[15]
.sym 76051 spiflash_sr[15]
.sym 76052 $abc$60912$n9029
.sym 76059 picorv32.reg_op2[22]
.sym 76060 $abc$60912$n6863
.sym 76061 $abc$60912$n6844
.sym 76062 $abc$60912$n7188
.sym 76063 $abc$60912$n6866_1
.sym 76064 picorv32.reg_op1[17]
.sym 76065 $abc$60912$n7187_1
.sym 76066 $abc$60912$n6877
.sym 76067 picorv32.reg_op2[22]
.sym 76068 $abc$60912$n5251
.sym 76069 spiflash_bus_adr[10]
.sym 76072 spiflash_bus_adr[11]
.sym 76073 $abc$60912$n6847
.sym 76075 $abc$60912$n6864_1
.sym 76076 $abc$60912$n6652_1
.sym 76077 spiflash_bus_adr[9]
.sym 76078 $abc$60912$n4549
.sym 76079 picorv32.reg_op1[22]
.sym 76080 $abc$60912$n4922_1
.sym 76081 $abc$60912$n7017_1
.sym 76083 picorv32.reg_op1[25]
.sym 76084 $abc$60912$n6880_1
.sym 76085 $abc$60912$n6865
.sym 76086 $abc$60912$n6653_1
.sym 76087 $abc$60912$n6845_1
.sym 76088 $abc$60912$n7016_1
.sym 76089 $abc$60912$n6878_1
.sym 76091 $abc$60912$n6878_1
.sym 76092 $abc$60912$n6877
.sym 76094 $abc$60912$n6880_1
.sym 76097 picorv32.reg_op2[22]
.sym 76098 $abc$60912$n6865
.sym 76099 picorv32.reg_op1[22]
.sym 76100 $abc$60912$n4549
.sym 76103 spiflash_bus_adr[10]
.sym 76104 spiflash_bus_adr[9]
.sym 76106 spiflash_bus_adr[11]
.sym 76109 picorv32.reg_op1[22]
.sym 76110 picorv32.reg_op2[22]
.sym 76111 $abc$60912$n6653_1
.sym 76112 $abc$60912$n6652_1
.sym 76115 picorv32.reg_op1[25]
.sym 76116 $abc$60912$n7017_1
.sym 76117 picorv32.reg_op1[17]
.sym 76118 $abc$60912$n7016_1
.sym 76121 $abc$60912$n7187_1
.sym 76122 $abc$60912$n4922_1
.sym 76123 $abc$60912$n5251
.sym 76124 $abc$60912$n7188
.sym 76128 $abc$60912$n6866_1
.sym 76129 $abc$60912$n6863
.sym 76130 $abc$60912$n6864_1
.sym 76134 $abc$60912$n6845_1
.sym 76135 $abc$60912$n6844
.sym 76136 $abc$60912$n6847
.sym 76138 sys_clk_$glb_clk
.sym 76140 spiflash_sr[16]
.sym 76141 spiflash_sr[11]
.sym 76142 spiflash_sr[12]
.sym 76143 spiflash_sr[15]
.sym 76144 spiflash_sr[13]
.sym 76145 spiflash_sr[10]
.sym 76146 spiflash_sr[14]
.sym 76147 $abc$60912$n7186_1
.sym 76148 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 76151 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76152 picorv32.alu_out_q[25]
.sym 76153 $abc$60912$n6653_1
.sym 76154 picorv32.reg_op1[29]
.sym 76155 $abc$60912$n6888_1
.sym 76156 $abc$60912$n6653_1
.sym 76157 picorv32.reg_op1[27]
.sym 76158 picorv32.reg_op1[27]
.sym 76159 $abc$60912$n6652_1
.sym 76160 spiflash_bus_adr[11]
.sym 76161 picorv32.reg_op1[27]
.sym 76162 $abc$60912$n6877
.sym 76163 spiflash_bus_adr[27]
.sym 76164 picorv32.reg_op2[1]
.sym 76166 $abc$60912$n6652_1
.sym 76168 storage_1[9][5]
.sym 76169 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76170 $abc$60912$n6653_1
.sym 76171 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 76172 picorv32.reg_op1[20]
.sym 76173 spiflash_bus_dat_w[20]
.sym 76174 basesoc_uart_phy_tx_busy
.sym 76175 $abc$60912$n4532
.sym 76184 $abc$60912$n4515
.sym 76192 $abc$60912$n7974
.sym 76194 $abc$60912$n915
.sym 76195 $abc$60912$n8877_1
.sym 76197 sram_bus_dat_w[6]
.sym 76199 $abc$60912$n6828_1
.sym 76201 spiflash_sr[14]
.sym 76203 $abc$60912$n7975_1
.sym 76204 $abc$60912$n4483
.sym 76205 basesoc_sram_we[2]
.sym 76209 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 76212 $abc$60912$n8161
.sym 76216 $abc$60912$n6828_1
.sym 76220 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 76221 $abc$60912$n7975_1
.sym 76222 $abc$60912$n8877_1
.sym 76223 $abc$60912$n7974
.sym 76228 spiflash_sr[14]
.sym 76234 basesoc_sram_we[2]
.sym 76241 $abc$60912$n4483
.sym 76245 sram_bus_dat_w[6]
.sym 76253 $abc$60912$n4515
.sym 76259 $abc$60912$n8161
.sym 76261 sys_clk_$glb_clk
.sym 76262 $abc$60912$n915
.sym 76263 picorv32.reg_op2[1]
.sym 76264 $abc$60912$n6804
.sym 76266 spiflash_bus_adr[0]
.sym 76267 storage_1[12][4]
.sym 76268 $abc$60912$n8881_1
.sym 76269 $abc$60912$n7983_1
.sym 76270 storage_1[12][5]
.sym 76271 spiflash_sr[25]
.sym 76272 picorv32.instr_lui
.sym 76274 picorv32.reg_op1[23]
.sym 76275 $abc$60912$n7132_1
.sym 76276 picorv32.reg_op1[26]
.sym 76277 slave_sel_r[2]
.sym 76278 $abc$60912$n5778
.sym 76279 spiflash_sr[22]
.sym 76280 $abc$60912$n7186_1
.sym 76281 spiflash_sr[14]
.sym 76282 basesoc_uart_phy_tx_reg[0]
.sym 76283 $abc$60912$n9029
.sym 76286 picorv32.reg_op1[14]
.sym 76287 spiflash_bus_adr[2]
.sym 76288 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 76289 $abc$60912$n9047
.sym 76290 picorv32.reg_op2[29]
.sym 76291 $abc$60912$n4475
.sym 76292 $abc$60912$n7983_1
.sym 76293 $abc$60912$n4476
.sym 76295 picorv32.reg_op1[23]
.sym 76296 picorv32.reg_op1[2]
.sym 76297 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 76298 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 76306 sram_bus_dat_w[7]
.sym 76323 $abc$60912$n4573
.sym 76326 $abc$60912$n4859_1
.sym 76327 sram_bus_dat_w[6]
.sym 76328 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 76331 $abc$60912$n11022
.sym 76332 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76334 basesoc_uart_phy_tx_busy
.sym 76335 spiflash_bus_adr[5]
.sym 76338 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76346 $abc$60912$n4859_1
.sym 76352 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 76357 $abc$60912$n4573
.sym 76363 spiflash_bus_adr[5]
.sym 76370 sram_bus_dat_w[7]
.sym 76374 sram_bus_dat_w[6]
.sym 76379 basesoc_uart_phy_tx_busy
.sym 76383 $abc$60912$n11022
.sym 76384 sys_clk_$glb_clk
.sym 76386 storage_1[8][7]
.sym 76387 storage_1[8][4]
.sym 76388 $abc$60912$n4549
.sym 76389 $abc$60912$n8884_1
.sym 76390 $abc$60912$n8885_1
.sym 76391 $abc$60912$n4532
.sym 76393 storage_1[8][5]
.sym 76398 $abc$60912$n4530
.sym 76399 $abc$60912$n6818_1
.sym 76400 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76403 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 76404 spiflash_bus_adr[0]
.sym 76405 $abc$60912$n6887_1
.sym 76407 spiflash_bus_adr[0]
.sym 76408 $abc$60912$n4697
.sym 76410 basesoc_uart_phy_rx_reg[5]
.sym 76411 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76412 $abc$60912$n4859_1
.sym 76413 $abc$60912$n8765
.sym 76414 $abc$60912$n4473
.sym 76415 sram_bus_dat_w[4]
.sym 76417 $abc$60912$n6828_1
.sym 76418 $abc$60912$n6811
.sym 76419 storage_1[13][5]
.sym 76420 $abc$60912$n4478
.sym 76421 $PACKER_VCC_NET_$glb_clk
.sym 76429 $abc$60912$n11017
.sym 76431 sram_bus_dat_w[4]
.sym 76439 $abc$60912$n11073
.sym 76444 picorv32.reg_op1[20]
.sym 76448 $abc$60912$n6652_1
.sym 76455 sram_bus_dat_w[6]
.sym 76458 $abc$60912$n6653_1
.sym 76461 picorv32.reg_op1[20]
.sym 76468 $abc$60912$n6652_1
.sym 76475 $abc$60912$n11073
.sym 76481 $abc$60912$n6653_1
.sym 76484 $abc$60912$n6653_1
.sym 76493 sram_bus_dat_w[4]
.sym 76498 $abc$60912$n6653_1
.sym 76502 sram_bus_dat_w[6]
.sym 76506 $abc$60912$n11017
.sym 76507 sys_clk_$glb_clk
.sym 76509 count[0]
.sym 76511 count[14]
.sym 76512 $abc$60912$n4478
.sym 76513 $abc$60912$n5863
.sym 76514 count[13]
.sym 76516 $abc$60912$n4479
.sym 76517 $abc$60912$n7017_1
.sym 76524 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 76527 spiflash_bus_adr[9]
.sym 76528 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 76529 $abc$60912$n9028
.sym 76530 $abc$60912$n11064
.sym 76531 $abc$60912$n6653_1
.sym 76532 $abc$60912$n4549
.sym 76533 $abc$60912$n6863
.sym 76536 $abc$60912$n10648
.sym 76539 $abc$60912$n6653_1
.sym 76550 $abc$60912$n5879
.sym 76551 count[8]
.sym 76554 $abc$60912$n5887
.sym 76559 $abc$60912$n5881
.sym 76560 $abc$60912$n5883
.sym 76564 count[9]
.sym 76565 $abc$60912$n5893
.sym 76568 count[7]
.sym 76569 count[12]
.sym 76570 count[10]
.sym 76571 $abc$60912$n5873
.sym 76574 $abc$60912$n4473
.sym 76577 $PACKER_VCC_NET
.sym 76578 count[6]
.sym 76579 count[11]
.sym 76581 count[5]
.sym 76583 count[7]
.sym 76584 count[8]
.sym 76585 count[5]
.sym 76586 count[6]
.sym 76590 $abc$60912$n5879
.sym 76591 $abc$60912$n4473
.sym 76595 count[11]
.sym 76596 count[9]
.sym 76597 count[10]
.sym 76598 count[12]
.sym 76603 $abc$60912$n4473
.sym 76604 $abc$60912$n5887
.sym 76608 $abc$60912$n4473
.sym 76610 $abc$60912$n5883
.sym 76613 $abc$60912$n4473
.sym 76614 $abc$60912$n5893
.sym 76619 $abc$60912$n5881
.sym 76620 $abc$60912$n4473
.sym 76625 $abc$60912$n4473
.sym 76627 $abc$60912$n5873
.sym 76629 $PACKER_VCC_NET
.sym 76630 sys_clk_$glb_clk
.sym 76631 sys_rst_$glb_sr
.sym 76632 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76633 $abc$60912$n4474
.sym 76634 picorv32.alu_out_q[20]
.sym 76635 $abc$60912$n6129
.sym 76636 storage_1[13][5]
.sym 76637 $abc$60912$n10648
.sym 76638 $abc$60912$n6650_1
.sym 76639 $PACKER_VCC_NET
.sym 76645 $abc$60912$n8764_1
.sym 76648 picorv32.reg_op1[8]
.sym 76650 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 76654 $abc$60912$n6653_1
.sym 76658 $abc$60912$n4478
.sym 76663 $PACKER_VCC_NET
.sym 76673 $auto$alumacc.cc:474:replace_alu$6734.C[16]
.sym 76674 $abc$60912$n4476
.sym 76676 count[16]
.sym 76678 $abc$60912$n5896
.sym 76681 count[0]
.sym 76683 $abc$60912$n108
.sym 76684 $PACKER_VCC_NET
.sym 76686 $abc$60912$n4473
.sym 76688 $abc$60912$n4477
.sym 76691 $PACKER_VCC_NET_$glb_clk
.sym 76696 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76697 picorv32.reg_op1[23]
.sym 76702 sys_rst
.sym 76703 $abc$60912$n6877
.sym 76709 picorv32.reg_op1[23]
.sym 76712 $abc$60912$n108
.sym 76714 count[0]
.sym 76715 $abc$60912$n4477
.sym 76718 sys_rst
.sym 76720 $abc$60912$n4473
.sym 76721 $abc$60912$n5896
.sym 76726 $abc$60912$n108
.sym 76731 $abc$60912$n4476
.sym 76737 $auto$alumacc.cc:474:replace_alu$6734.C[16]
.sym 76738 count[16]
.sym 76739 $PACKER_VCC_NET_$glb_clk
.sym 76743 $abc$60912$n6877
.sym 76750 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 76752 $PACKER_VCC_NET
.sym 76753 sys_clk_$glb_clk
.sym 76765 spiflash_bus_dat_w[22]
.sym 76766 basesoc_uart_phy_uart_clk_txen
.sym 76767 $abc$60912$n4476
.sym 76768 $PACKER_VCC_NET
.sym 76770 $abc$60912$n4931
.sym 76771 $abc$60912$n4474
.sym 76772 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 76774 picorv32.alu_out_q[24]
.sym 76779 picorv32.reg_op1[23]
.sym 76780 $abc$60912$n4476
.sym 76826 basesoc_uart_phy_rx_reg[4]
.sym 76857 $abc$60912$n6111
.sym 76858 $abc$60912$n6114
.sym 76859 $auto$alumacc.cc:474:replace_alu$6725.C[4]
.sym 76860 $abc$60912$n4665
.sym 76861 $abc$60912$n6664_1
.sym 76862 $PACKER_VCC_NET_$glb_clk
.sym 76865 picorv32.reg_op2[16]
.sym 76873 spiflash_bus_dat_w[3]
.sym 76874 spiflash_bus_dat_w[6]
.sym 76876 $abc$60912$n6784_1
.sym 76877 picorv32.reg_op2[15]
.sym 76878 $abc$60912$n9084
.sym 76885 $abc$60912$n6664_1
.sym 76900 picorv32.reg_op2[17]
.sym 76904 $abc$60912$n6664_1
.sym 76916 spiflash_bus_dat_w[6]
.sym 76926 spiflash_bus_dat_w[3]
.sym 76933 $abc$60912$n6664_1
.sym 76937 spiflash_bus_dat_w[3]
.sym 76957 $abc$60912$n6664_1
.sym 76969 spiflash_bus_dat_w[6]
.sym 76974 picorv32.reg_op2[17]
.sym 76983 $abc$60912$n6118
.sym 76985 $abc$60912$n4540
.sym 76986 basesoc_uart_tx_fifo_level[3]
.sym 76987 $abc$60912$n6117
.sym 76988 basesoc_uart_tx_fifo_level[4]
.sym 76989 basesoc_uart_tx_fifo_level[2]
.sym 76993 picorv32.reg_op2[30]
.sym 76994 $abc$60912$n6073_1
.sym 76996 $abc$60912$n6073_1
.sym 77000 $abc$60912$n6653_1
.sym 77005 $abc$60912$n7486
.sym 77016 $abc$60912$n4540
.sym 77027 $abc$60912$n4607
.sym 77029 basesoc_uart_tx_fifo_level[1]
.sym 77033 picorv32.reg_op2[17]
.sym 77039 $abc$60912$n5046
.sym 77040 $abc$60912$n4606
.sym 77046 $abc$60912$n6664_1
.sym 77047 spiflash_bus_dat_w[3]
.sym 77062 $abc$60912$n4606
.sym 77070 basesoc_uart_tx_fifo_level[0]
.sym 77075 $PACKER_VCC_NET_$glb_clk
.sym 77079 $abc$60912$n6108
.sym 77080 $abc$60912$n6109
.sym 77081 basesoc_uart_tx_fifo_level[4]
.sym 77087 $abc$60912$n5139_1
.sym 77105 $abc$60912$n6109
.sym 77107 $abc$60912$n5139_1
.sym 77108 $abc$60912$n6108
.sym 77111 basesoc_uart_tx_fifo_level[0]
.sym 77112 $PACKER_VCC_NET_$glb_clk
.sym 77117 $PACKER_VCC_NET_$glb_clk
.sym 77118 basesoc_uart_tx_fifo_level[0]
.sym 77132 basesoc_uart_tx_fifo_level[4]
.sym 77139 $abc$60912$n4606
.sym 77140 sys_clk_$glb_clk
.sym 77141 sys_rst_$glb_sr
.sym 77144 $abc$60912$n6112
.sym 77145 $abc$60912$n6115
.sym 77146 $auto$alumacc.cc:474:replace_alu$6704.C[4]
.sym 77147 $abc$60912$n5110
.sym 77152 picorv32.reg_op2[31]
.sym 77153 spiflash_bus_dat_w[0]
.sym 77155 spiflash_bus_dat_w[0]
.sym 77157 picorv32.irq_mask[10]
.sym 77159 picorv32.timer[20]
.sym 77160 $abc$60912$n4541
.sym 77163 $abc$60912$n4937
.sym 77164 $abc$60912$n5139_1
.sym 77167 $abc$60912$n7217_1
.sym 77168 $abc$60912$n11072
.sym 77172 basesoc_uart_tx_fifo_level[4]
.sym 77176 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77177 $abc$60912$n4665
.sym 77185 basesoc_uart_tx_fifo_level[0]
.sym 77192 $abc$60912$n5137
.sym 77194 $abc$60912$n4607
.sym 77197 $abc$60912$n5139_1
.sym 77201 basesoc_uart_tx_fifo_level[1]
.sym 77205 $abc$60912$n5046
.sym 77213 sys_rst
.sym 77214 $abc$60912$n9084
.sym 77223 $abc$60912$n9084
.sym 77230 basesoc_uart_tx_fifo_level[1]
.sym 77249 $abc$60912$n5046
.sym 77252 basesoc_uart_tx_fifo_level[0]
.sym 77253 $abc$60912$n5139_1
.sym 77254 $abc$60912$n5137
.sym 77255 sys_rst
.sym 77258 sys_rst
.sym 77259 $abc$60912$n5137
.sym 77260 $abc$60912$n5139_1
.sym 77262 $abc$60912$n4607
.sym 77263 sys_clk_$glb_clk
.sym 77264 sys_rst_$glb_sr
.sym 77265 picorv32.timer[3]
.sym 77266 $abc$60912$n6084_1
.sym 77267 picorv32.mem_do_rinst
.sym 77269 $abc$60912$n2702
.sym 77270 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77272 $abc$60912$n6085_1
.sym 77276 basesoc_timer0_zero_pending
.sym 77277 $abc$60912$n7082
.sym 77279 $abc$60912$n5046
.sym 77287 picorv32.timer[6]
.sym 77288 $abc$60912$n7377_1
.sym 77289 $abc$60912$n7544
.sym 77290 $abc$60912$n4954
.sym 77291 $abc$60912$n7017_1
.sym 77293 $abc$60912$n6083_1
.sym 77294 picorv32.pcpi_div_wr
.sym 77295 $abc$60912$n5110
.sym 77296 $abc$60912$n6085_1
.sym 77299 $abc$60912$n2702
.sym 77300 $abc$60912$n9181
.sym 77315 $abc$60912$n7544
.sym 77316 $abc$60912$n4554
.sym 77320 picorv32.reg_op2[15]
.sym 77322 $abc$60912$n7017_1
.sym 77327 picorv32.pcpi_div.start
.sym 77342 $abc$60912$n4554
.sym 77353 $abc$60912$n7544
.sym 77366 picorv32.pcpi_div.start
.sym 77370 $abc$60912$n7017_1
.sym 77383 picorv32.reg_op2[15]
.sym 77388 $abc$60912$n7327_1
.sym 77389 $abc$60912$n4667
.sym 77390 spiflash_bus_dat_w[3]
.sym 77391 $abc$60912$n2702
.sym 77392 $abc$60912$n6080_1
.sym 77393 $abc$60912$n6078_1
.sym 77394 picorv32.timer[20]
.sym 77395 $abc$60912$n6079_1
.sym 77398 $abc$60912$n9181
.sym 77402 basesoc_sram_we[0]
.sym 77403 $abc$60912$n7539_1
.sym 77404 picorv32.mem_do_rinst
.sym 77405 picorv32.cpuregs_rs1[8]
.sym 77407 picorv32.reg_next_pc[10]
.sym 77408 $abc$60912$n6002
.sym 77409 $abc$60912$n7319_1
.sym 77411 $abc$60912$n5141
.sym 77412 $abc$60912$n7461
.sym 77413 $abc$60912$n7544
.sym 77414 $abc$60912$n2702
.sym 77416 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77417 picorv32.cpuregs_rs1[3]
.sym 77418 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77420 picorv32.cpuregs_rs1[27]
.sym 77421 picorv32.cpuregs_rs1[0]
.sym 77423 $abc$60912$n6002
.sym 77434 picorv32.pcpi_mul.instr_mulhsu
.sym 77436 picorv32.pcpi_mul.instr_mulhu
.sym 77442 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77443 basesoc_sram_we[0]
.sym 77444 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77445 picorv32.pcpi_mul.instr_rs2_signed
.sym 77448 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77451 picorv32.reg_op1[31]
.sym 77452 picorv32.reg_op2[16]
.sym 77458 $abc$60912$n143
.sym 77462 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77463 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77464 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77468 picorv32.reg_op2[16]
.sym 77474 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77475 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77476 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77480 picorv32.pcpi_mul.instr_mulhsu
.sym 77481 picorv32.pcpi_mul.instr_rs2_signed
.sym 77483 picorv32.reg_op1[31]
.sym 77489 basesoc_sram_we[0]
.sym 77493 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77494 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77495 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77498 picorv32.pcpi_mul.instr_rs2_signed
.sym 77499 picorv32.pcpi_mul.instr_mulhsu
.sym 77501 picorv32.pcpi_mul.instr_mulhu
.sym 77504 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77505 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77507 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77509 sys_clk_$glb_clk
.sym 77510 $abc$60912$n143
.sym 77511 picorv32.reg_op2[22]
.sym 77512 basesoc_sram_we[0]
.sym 77513 spiflash_bus_dat_w[4]
.sym 77514 $abc$60912$n9181
.sym 77515 picorv32.timer[13]
.sym 77516 $abc$60912$n6193
.sym 77517 $abc$60912$n7461
.sym 77518 $abc$60912$n6082_1
.sym 77521 $abc$60912$n4474
.sym 77522 $abc$60912$n6664_1
.sym 77523 picorv32.pcpi_div.outsign
.sym 77525 $abc$60912$n7549
.sym 77526 $abc$60912$n2699
.sym 77528 picorv32.reg_op1[16]
.sym 77530 $abc$60912$n4553
.sym 77531 basesoc_sram_we[0]
.sym 77533 $abc$60912$n5466
.sym 77534 $abc$60912$n6081_1
.sym 77536 $abc$60912$n5046
.sym 77537 picorv32.pcpi_valid
.sym 77538 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77539 spiflash_bus_dat_w[3]
.sym 77540 picorv32.cpuregs_rs1[29]
.sym 77542 $abc$60912$n6013_1
.sym 77544 $abc$60912$n4554
.sym 77546 spiflash_bus_dat_w[3]
.sym 77562 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77564 picorv32.pcpi_div_wr
.sym 77565 $abc$60912$n139
.sym 77567 picorv32.pcpi_div.instr_divu
.sym 77568 $abc$60912$n143
.sym 77572 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77576 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77578 picorv32.pcpi_div.instr_div
.sym 77582 picorv32.reg_op2[30]
.sym 77587 $abc$60912$n143
.sym 77588 picorv32.pcpi_div_wr
.sym 77591 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77593 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77594 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77597 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77598 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77600 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77605 picorv32.pcpi_div.instr_div
.sym 77606 picorv32.pcpi_div.instr_divu
.sym 77617 picorv32.reg_op2[30]
.sym 77622 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77623 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77624 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77627 picorv32.pcpi_mul.pcpi_insn[12]
.sym 77629 picorv32.pcpi_mul.pcpi_insn[13]
.sym 77630 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77632 sys_clk_$glb_clk
.sym 77633 $abc$60912$n139
.sym 77635 picorv32.timer[28]
.sym 77636 $abc$60912$n7500
.sym 77637 picorv32.timer[29]
.sym 77638 picorv32.pcpi_mul.pcpi_insn[14]
.sym 77639 picorv32.timer[16]
.sym 77640 spiflash_bus_adr[8]
.sym 77641 picorv32.cpuregs_rs1[16]
.sym 77643 spiflash_bus_adr[2]
.sym 77644 picorv32.reg_op2[16]
.sym 77645 $abc$60912$n8892_1
.sym 77646 $abc$60912$n139
.sym 77647 $abc$60912$n6013_1
.sym 77648 $abc$60912$n7491
.sym 77649 picorv32.reg_op1[6]
.sym 77650 picorv32.pcpi_div.instr_rem
.sym 77651 basesoc_sram_we[0]
.sym 77654 $abc$60912$n5466
.sym 77655 $abc$60912$n4937
.sym 77656 $abc$60912$n7524_1
.sym 77658 picorv32.is_sb_sh_sw
.sym 77660 $abc$60912$n11072
.sym 77661 $abc$60912$n6063_1
.sym 77662 picorv32.reg_next_pc[8]
.sym 77663 $abc$60912$n6013_1
.sym 77664 basesoc_uart_tx_fifo_level[4]
.sym 77665 $abc$60912$n4665
.sym 77666 $abc$60912$n7217_1
.sym 77667 picorv32.pcpi_div.instr_remu
.sym 77668 $abc$60912$n4510
.sym 77669 $abc$60912$n8045
.sym 77673 $PACKER_VCC_NET_$glb_clk
.sym 77680 $abc$60912$n870
.sym 77681 $PACKER_VCC_NET_$glb_clk
.sym 77682 $abc$60912$n871
.sym 77684 $abc$60912$n877
.sym 77690 $abc$60912$n874
.sym 77697 picorv32.reg_sh[2]
.sym 77698 $abc$60912$n8009
.sym 77710 $abc$60912$n877
.sym 77715 $abc$60912$n874
.sym 77721 $abc$60912$n8009
.sym 77722 $PACKER_VCC_NET_$glb_clk
.sym 77728 $abc$60912$n871
.sym 77731 $nextpnr_ICESTORM_LC_86$I3
.sym 77733 $abc$60912$n870
.sym 77741 $nextpnr_ICESTORM_LC_86$I3
.sym 77746 $PACKER_VCC_NET_$glb_clk
.sym 77753 picorv32.reg_sh[2]
.sym 77757 $abc$60912$n6064_1
.sym 77758 picorv32.reg_sh[4]
.sym 77759 $abc$60912$n7501
.sym 77760 $abc$60912$n4619
.sym 77761 $abc$60912$n5251
.sym 77762 $abc$60912$n6103_1
.sym 77763 picorv32.reg_sh[2]
.sym 77764 spiflash_bus_dat_w[7]
.sym 77765 picorv32.instr_rdinstrh
.sym 77766 $abc$60912$n7506
.sym 77767 $abc$60912$n5860
.sym 77768 $PACKER_GND_NET
.sym 77769 $abc$60912$n7506
.sym 77774 picorv32.pcpi_div.start
.sym 77775 picorv32.cpuregs_rs1[21]
.sym 77776 $abc$60912$n5187
.sym 77778 $abc$60912$n7636
.sym 77779 $abc$60912$n5187
.sym 77781 $abc$60912$n5110
.sym 77782 $abc$60912$n5251
.sym 77783 spiflash_bus_dat_w[2]
.sym 77784 picorv32.pcpi_timeout
.sym 77786 picorv32.reg_sh[2]
.sym 77787 $abc$60912$n5110
.sym 77789 spiflash_bus_dat_w[0]
.sym 77790 $PACKER_VCC_NET_$glb_clk
.sym 77791 $abc$60912$n7017_1
.sym 77792 $abc$60912$n4922_1
.sym 77801 basesoc_sram_we[0]
.sym 77802 $abc$60912$n915
.sym 77803 picorv32.reg_sh[0]
.sym 77804 $PACKER_VCC_NET_$glb_clk
.sym 77807 $abc$60912$n765
.sym 77809 picorv32.pcpi_valid
.sym 77810 $auto$alumacc.cc:474:replace_alu$6793.C[4]
.sym 77812 $abc$60912$n8011
.sym 77816 $abc$60912$n8012
.sym 77818 $abc$60912$n5251
.sym 77819 $auto$alumacc.cc:474:replace_alu$6790.C[4]
.sym 77823 picorv32.reg_sh[4]
.sym 77826 picorv32.reg_sh[3]
.sym 77828 $abc$60912$n4510
.sym 77831 $abc$60912$n5251
.sym 77832 $abc$60912$n8011
.sym 77833 $abc$60912$n8012
.sym 77837 picorv32.reg_sh[0]
.sym 77843 picorv32.reg_sh[4]
.sym 77844 $auto$alumacc.cc:474:replace_alu$6790.C[4]
.sym 77845 $PACKER_VCC_NET_$glb_clk
.sym 77849 basesoc_sram_we[0]
.sym 77855 picorv32.pcpi_valid
.sym 77857 $abc$60912$n765
.sym 77858 $abc$60912$n4510
.sym 77864 picorv32.reg_sh[4]
.sym 77867 $PACKER_VCC_NET_$glb_clk
.sym 77868 $auto$alumacc.cc:474:replace_alu$6793.C[4]
.sym 77869 picorv32.reg_sh[4]
.sym 77873 picorv32.reg_sh[3]
.sym 77878 sys_clk_$glb_clk
.sym 77879 $abc$60912$n915
.sym 77880 $abc$60912$n4828
.sym 77881 $abc$60912$n6059_1
.sym 77882 picorv32.reg_next_pc[8]
.sym 77883 $abc$60912$n8006
.sym 77884 picorv32.reg_sh[3]
.sym 77885 $abc$60912$n4634_1
.sym 77886 $abc$60912$n8007
.sym 77887 $abc$60912$n7154
.sym 77888 slave_sel_r[0]
.sym 77890 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 77891 slave_sel_r[0]
.sym 77892 picorv32.instr_timer
.sym 77893 picorv32.cpu_state[4]
.sym 77894 picorv32.reg_sh[1]
.sym 77895 $abc$60912$n7312
.sym 77896 picorv32.cpuregs_rs1[23]
.sym 77897 $abc$60912$n6103_1
.sym 77899 picorv32.cpuregs_rs1[8]
.sym 77900 $abc$60912$n8045
.sym 77901 $abc$60912$n7659
.sym 77904 $abc$60912$n7461
.sym 77906 sram_bus_dat_w[2]
.sym 77907 $abc$60912$n4525
.sym 77908 picorv32.cpuregs_rs1[0]
.sym 77909 picorv32.cpuregs_rs1[3]
.sym 77910 spiflash_bus_dat_w[6]
.sym 77911 $abc$60912$n4732
.sym 77913 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 77914 $abc$60912$n4618_1
.sym 77924 $abc$60912$n8010
.sym 77925 $abc$60912$n5251
.sym 77927 picorv32.reg_sh[2]
.sym 77929 picorv32.reg_sh[0]
.sym 77935 picorv32.reg_sh[1]
.sym 77940 $PACKER_VCC_NET_$glb_clk
.sym 77943 spiflash_bus_dat_w[2]
.sym 77948 $PACKER_VCC_NET_$glb_clk
.sym 77949 picorv32.reg_sh[3]
.sym 77955 picorv32.reg_sh[0]
.sym 77959 $auto$alumacc.cc:474:replace_alu$6793.C[2]
.sym 77961 $PACKER_VCC_NET_$glb_clk
.sym 77962 picorv32.reg_sh[1]
.sym 77965 $auto$alumacc.cc:474:replace_alu$6793.C[3]
.sym 77967 $PACKER_VCC_NET_$glb_clk
.sym 77968 picorv32.reg_sh[2]
.sym 77969 $auto$alumacc.cc:474:replace_alu$6793.C[2]
.sym 77971 $nextpnr_ICESTORM_LC_54$I3
.sym 77973 $PACKER_VCC_NET_$glb_clk
.sym 77974 picorv32.reg_sh[3]
.sym 77975 $auto$alumacc.cc:474:replace_alu$6793.C[3]
.sym 77981 $nextpnr_ICESTORM_LC_54$I3
.sym 77987 spiflash_bus_dat_w[2]
.sym 77990 $abc$60912$n5251
.sym 77991 $abc$60912$n8010
.sym 77993 picorv32.reg_sh[3]
.sym 77998 picorv32.reg_sh[3]
.sym 78001 sys_clk_$glb_clk
.sym 78002 sys_rst_$glb_sr
.sym 78003 $abc$60912$n8554_1
.sym 78004 $abc$60912$n8555
.sym 78005 $abc$60912$n4522_1
.sym 78006 $abc$60912$n4618_1
.sym 78007 storage_1[1][7]
.sym 78008 $abc$60912$n4922_1
.sym 78009 $abc$60912$n4626
.sym 78010 $abc$60912$n4521
.sym 78011 $abc$60912$n2698
.sym 78012 storage_1[12][2]
.sym 78013 $abc$60912$n4728
.sym 78014 $abc$60912$n4532
.sym 78015 $abc$60912$n6100_1
.sym 78016 $abc$60912$n6653_1
.sym 78018 $abc$60912$n7656
.sym 78019 $abc$60912$n7486
.sym 78020 $abc$60912$n4707
.sym 78021 $abc$60912$n2702
.sym 78022 $abc$60912$n2699
.sym 78023 $abc$60912$n6202
.sym 78024 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78025 picorv32.reg_sh[0]
.sym 78026 $abc$60912$n4707
.sym 78027 picorv32.cpu_state[4]
.sym 78028 spiflash_sr[24]
.sym 78030 spiflash_bus_dat_w[2]
.sym 78031 spiflash_bus_dat_w[3]
.sym 78033 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78034 sram_bus_dat_w[2]
.sym 78035 $abc$60912$n11057
.sym 78036 picorv32.reg_op1[2]
.sym 78037 $abc$60912$n7154
.sym 78038 picorv32.reg_op1[2]
.sym 78045 picorv32.reg_op1[2]
.sym 78046 $abc$60912$n11057
.sym 78047 storage_1[5][7]
.sym 78050 $abc$60912$n4529
.sym 78055 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78058 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 78063 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78064 storage_1[1][7]
.sym 78067 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 78073 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78075 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78080 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 78086 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78090 picorv32.reg_op1[2]
.sym 78097 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 78103 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78108 $abc$60912$n4529
.sym 78113 $abc$60912$n4529
.sym 78119 storage_1[5][7]
.sym 78120 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 78121 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78122 storage_1[1][7]
.sym 78123 $abc$60912$n11057
.sym 78124 sys_clk_$glb_clk
.sym 78126 $abc$60912$n4523
.sym 78127 $abc$60912$n4527
.sym 78128 storage_1[0][5]
.sym 78129 $abc$60912$n4656_1
.sym 78130 $abc$60912$n4536_1
.sym 78131 $abc$60912$n4531
.sym 78132 storage_1[0][2]
.sym 78133 $abc$60912$n4627
.sym 78134 spiflash_bus_dat_w[6]
.sym 78135 spiflash_bus_dat_w[3]
.sym 78136 csrbank4_txfull_w
.sym 78137 spiflash_bus_dat_w[6]
.sym 78138 basesoc_sram_we[0]
.sym 78139 picorv32.reg_op1[7]
.sym 78140 $abc$60912$n6193
.sym 78141 $abc$60912$n4632
.sym 78142 $abc$60912$n9084
.sym 78143 picorv32.cpu_state[4]
.sym 78144 $abc$60912$n4608
.sym 78145 $abc$60912$n8558
.sym 78146 $abc$60912$n4618_1
.sym 78147 picorv32.reg_op1[6]
.sym 78149 $abc$60912$n4570
.sym 78150 picorv32.is_sb_sh_sw
.sym 78152 basesoc_uart_tx_fifo_level[4]
.sym 78153 $abc$60912$n4665
.sym 78154 $abc$60912$n4525
.sym 78155 picorv32.reg_op1[21]
.sym 78156 $abc$60912$n4922_1
.sym 78157 $abc$60912$n11056
.sym 78158 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78159 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78160 $abc$60912$n6063_1
.sym 78161 storage_1[6][4]
.sym 78167 $abc$60912$n4530_1
.sym 78169 $abc$60912$n765
.sym 78171 storage_1[5][4]
.sym 78177 $abc$60912$n4525
.sym 78178 $abc$60912$n4535
.sym 78180 $abc$60912$n4534
.sym 78181 $abc$60912$n4529
.sym 78184 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78188 $abc$60912$n4533
.sym 78190 $abc$60912$n4526_1
.sym 78194 $abc$60912$n11077
.sym 78196 $abc$60912$n7995
.sym 78201 $abc$60912$n4529
.sym 78202 $abc$60912$n765
.sym 78203 $abc$60912$n4526_1
.sym 78209 $abc$60912$n7995
.sym 78213 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 78218 $abc$60912$n4525
.sym 78220 $abc$60912$n4529
.sym 78221 $abc$60912$n765
.sym 78224 $abc$60912$n765
.sym 78231 $abc$60912$n4534
.sym 78232 $abc$60912$n4526_1
.sym 78233 $abc$60912$n765
.sym 78236 $abc$60912$n4535
.sym 78237 $abc$60912$n4526_1
.sym 78238 $abc$60912$n4530_1
.sym 78239 $abc$60912$n4533
.sym 78245 storage_1[5][4]
.sym 78246 $abc$60912$n11077
.sym 78247 sys_clk_$glb_clk
.sym 78249 $abc$60912$n8029
.sym 78250 picorv32.reg_op1[0]
.sym 78251 $abc$60912$n4926_1
.sym 78252 $abc$60912$n2702
.sym 78253 $abc$60912$n4524_1
.sym 78254 $abc$60912$n7995
.sym 78255 $abc$60912$n2701
.sym 78258 picorv32.irq_pending[23]
.sym 78259 picorv32.reg_op2[15]
.sym 78260 $abc$60912$n6784_1
.sym 78262 $abc$60912$n4641
.sym 78263 $abc$60912$n4533
.sym 78264 $abc$60912$n7082
.sym 78265 picorv32.reg_op1[7]
.sym 78266 picorv32.trap
.sym 78268 picorv32.irq_mask[2]
.sym 78269 picorv32.cpuregs_rs1[3]
.sym 78270 picorv32.irq_pending[1]
.sym 78271 $abc$60912$n4641
.sym 78273 spiflash_bus_dat_w[0]
.sym 78274 picorv32.reg_op1[9]
.sym 78275 spiflash_bus_dat_w[2]
.sym 78276 $abc$60912$n4526_1
.sym 78277 storage_1[9][7]
.sym 78278 $abc$60912$n4540
.sym 78279 $abc$60912$n6652_1
.sym 78280 $abc$60912$n4922_1
.sym 78281 $abc$60912$n5110
.sym 78282 $abc$60912$n5251
.sym 78283 $abc$60912$n7017_1
.sym 78284 $abc$60912$n5110
.sym 78292 $abc$60912$n6652_1
.sym 78297 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78298 picorv32.reg_op1[1]
.sym 78299 picorv32.mem_wordsize[0]
.sym 78301 $abc$60912$n7016_1
.sym 78312 $abc$60912$n8892_1
.sym 78314 $abc$60912$n4525
.sym 78315 picorv32.reg_op1[0]
.sym 78316 $abc$60912$n4922_1
.sym 78317 $abc$60912$n11056
.sym 78318 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78325 $abc$60912$n7016_1
.sym 78331 $abc$60912$n4922_1
.sym 78338 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78341 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78349 $abc$60912$n7016_1
.sym 78353 picorv32.reg_op1[1]
.sym 78354 picorv32.mem_wordsize[0]
.sym 78355 $abc$60912$n4525
.sym 78356 picorv32.reg_op1[0]
.sym 78359 $abc$60912$n8892_1
.sym 78368 $abc$60912$n6652_1
.sym 78369 $abc$60912$n11056
.sym 78370 sys_clk_$glb_clk
.sym 78372 $abc$60912$n2702
.sym 78373 $abc$60912$n7219_1
.sym 78374 storage_1[13][0]
.sym 78375 $abc$60912$n7217_1
.sym 78376 $abc$60912$n4732
.sym 78377 storage_1[13][7]
.sym 78378 $abc$60912$n8892_1
.sym 78379 $abc$60912$n7218
.sym 78380 $abc$60912$n11451
.sym 78381 $abc$60912$n9084
.sym 78382 $abc$60912$n6650_1
.sym 78383 picorv32.reg_op2[24]
.sym 78384 picorv32.cpuregs_rs1[8]
.sym 78385 $abc$60912$n2701
.sym 78386 picorv32.cpuregs_rs1[8]
.sym 78387 $abc$60912$n7319_1
.sym 78388 $abc$60912$n4932
.sym 78390 picorv32.mem_do_rinst
.sym 78392 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 78393 picorv32.mem_do_rinst
.sym 78394 picorv32.cpu_state[4]
.sym 78395 $abc$60912$n4926_1
.sym 78396 $abc$60912$n7461
.sym 78397 $abc$60912$n4888
.sym 78398 $abc$60912$n11072
.sym 78399 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78401 spiflash_bus_dat_w[6]
.sym 78403 $abc$60912$n4732
.sym 78404 picorv32.cpuregs_rs1[0]
.sym 78405 picorv32.cpuregs_rs1[3]
.sym 78406 $abc$60912$n765
.sym 78407 $abc$60912$n765
.sym 78413 storage_1[2][4]
.sym 78415 $abc$60912$n11049
.sym 78416 $abc$60912$n7084
.sym 78417 $abc$60912$n7016_1
.sym 78418 $abc$60912$n7083
.sym 78420 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78421 basesoc_uart_tx_fifo_syncfifo_re
.sym 78423 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78424 basesoc_uart_tx_fifo_level[4]
.sym 78425 picorv32.reg_op1[12]
.sym 78426 $abc$60912$n7017_1
.sym 78428 $abc$60912$n4922_1
.sym 78431 storage_1[6][4]
.sym 78432 $abc$60912$n8878_1
.sym 78434 picorv32.reg_op1[9]
.sym 78435 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 78437 picorv32.reg_op1[4]
.sym 78439 picorv32.reg_op1[7]
.sym 78442 $abc$60912$n5251
.sym 78443 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78444 $abc$60912$n5110
.sym 78447 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 78453 $abc$60912$n5110
.sym 78454 basesoc_uart_tx_fifo_syncfifo_re
.sym 78455 basesoc_uart_tx_fifo_level[4]
.sym 78458 storage_1[6][4]
.sym 78459 $abc$60912$n8878_1
.sym 78460 storage_1[2][4]
.sym 78461 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 78464 picorv32.reg_op1[4]
.sym 78465 $abc$60912$n7016_1
.sym 78466 picorv32.reg_op1[12]
.sym 78467 $abc$60912$n7017_1
.sym 78470 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 78476 picorv32.reg_op1[7]
.sym 78477 $abc$60912$n7017_1
.sym 78478 picorv32.reg_op1[9]
.sym 78479 $abc$60912$n7016_1
.sym 78482 $abc$60912$n5251
.sym 78483 $abc$60912$n7083
.sym 78484 $abc$60912$n4922_1
.sym 78485 $abc$60912$n7084
.sym 78490 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78492 $abc$60912$n11049
.sym 78493 sys_clk_$glb_clk
.sym 78495 $abc$60912$n5020_1
.sym 78496 $abc$60912$n4526_1
.sym 78497 $abc$60912$n5025
.sym 78498 $abc$60912$n5022
.sym 78499 picorv32.mem_state[0]
.sym 78500 $abc$60912$n4538
.sym 78501 $abc$60912$n5023_1
.sym 78502 picorv32.mem_state[1]
.sym 78503 $abc$60912$n6073_1
.sym 78504 $abc$60912$n5063
.sym 78505 picorv32.reg_op2[30]
.sym 78507 $abc$60912$n4781
.sym 78508 $abc$60912$n6653_1
.sym 78509 $abc$60912$n8029
.sym 78510 picorv32.mem_wordsize[0]
.sym 78511 $abc$60912$n4781
.sym 78512 picorv32.cpu_state[2]
.sym 78513 $abc$60912$n6653_1
.sym 78514 $abc$60912$n2702
.sym 78515 $abc$60912$n4696
.sym 78516 picorv32.reg_op1[24]
.sym 78517 picorv32.reg_op1[24]
.sym 78519 picorv32.reg_op1[2]
.sym 78520 spiflash_sr[24]
.sym 78521 $abc$60912$n5739_1
.sym 78522 picorv32.reg_op1[1]
.sym 78523 spiflash_bus_dat_w[3]
.sym 78524 $abc$60912$n7020_1
.sym 78525 picorv32.reg_op1[2]
.sym 78526 $abc$60912$n6650_1
.sym 78527 $abc$60912$n11057
.sym 78528 $abc$60912$n7994
.sym 78529 spiflash_bus_dat_w[2]
.sym 78530 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78538 picorv32.reg_op2[0]
.sym 78539 picorv32.trap
.sym 78546 picorv32.reg_op1[1]
.sym 78547 $abc$60912$n4734
.sym 78548 $abc$60912$n5740
.sym 78549 picorv32.reg_op1[0]
.sym 78557 storage_1[0][6]
.sym 78561 picorv32.reg_op2[2]
.sym 78563 $abc$60912$n4730
.sym 78564 picorv32.mem_state[0]
.sym 78566 $abc$60912$n765
.sym 78567 picorv32.mem_state[1]
.sym 78569 picorv32.reg_op2[0]
.sym 78576 picorv32.reg_op2[2]
.sym 78584 storage_1[0][6]
.sym 78587 picorv32.trap
.sym 78589 $abc$60912$n765
.sym 78594 picorv32.mem_state[0]
.sym 78595 picorv32.mem_state[1]
.sym 78599 picorv32.reg_op1[1]
.sym 78601 $abc$60912$n5740
.sym 78602 picorv32.reg_op1[0]
.sym 78606 picorv32.mem_state[0]
.sym 78607 picorv32.mem_state[1]
.sym 78612 $abc$60912$n4730
.sym 78615 $abc$60912$n4734
.sym 78616 sys_clk_$glb_clk
.sym 78618 $abc$60912$n5224
.sym 78619 $abc$60912$n4738
.sym 78620 $abc$60912$n4539
.sym 78621 $abc$60912$n5222_1
.sym 78622 storage_1[0][0]
.sym 78623 storage_1[0][6]
.sym 78624 $abc$60912$n4881
.sym 78625 $abc$60912$n8861_1
.sym 78626 $abc$60912$n5752_1
.sym 78627 $abc$60912$n4538
.sym 78628 picorv32.reg_op2[31]
.sym 78629 $abc$60912$n6828_1
.sym 78630 $abc$60912$n4549
.sym 78631 $abc$60912$n7016_1
.sym 78632 $abc$60912$n5739_1
.sym 78634 picorv32.reg_op2[0]
.sym 78635 $abc$60912$n4783
.sym 78636 $abc$60912$n4837
.sym 78637 picorv32.mem_do_rinst
.sym 78638 $abc$60912$n7312
.sym 78639 basesoc_sram_we[0]
.sym 78640 picorv32.reg_op1[31]
.sym 78641 $abc$60912$n6619_1
.sym 78642 $abc$60912$n8029
.sym 78643 $abc$60912$n4922_1
.sym 78644 $abc$60912$n4922_1
.sym 78645 picorv32.reg_next_pc[8]
.sym 78646 picorv32.mem_state[0]
.sym 78647 picorv32.reg_op2[2]
.sym 78648 $abc$60912$n11076
.sym 78649 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 78650 $abc$60912$n4751
.sym 78651 $abc$60912$n4542
.sym 78652 $abc$60912$n6063_1
.sym 78653 $abc$60912$n4738
.sym 78661 $abc$60912$n4751
.sym 78662 $abc$60912$n4542
.sym 78663 $abc$60912$n4541
.sym 78664 $abc$60912$n5740
.sym 78666 picorv32.irq_pending[1]
.sym 78667 $abc$60912$n5778
.sym 78668 $abc$60912$n4526_1
.sym 78669 $abc$60912$n5028
.sym 78670 $abc$60912$n6651_1
.sym 78671 picorv32.mem_valid
.sym 78672 picorv32.mem_state[0]
.sym 78673 csrbank3_ev_enable0_w
.sym 78674 picorv32.mem_state[1]
.sym 78675 basesoc_timer0_zero_pending
.sym 78676 picorv32.trap
.sym 78677 $abc$60912$n765
.sym 78679 picorv32.reg_op1[0]
.sym 78681 $abc$60912$n5559
.sym 78682 picorv32.reg_op1[1]
.sym 78683 spiflash_bus_sel[0]
.sym 78685 $abc$60912$n6653_1
.sym 78686 $abc$60912$n5222_1
.sym 78688 $abc$60912$n4728
.sym 78689 $abc$60912$n5027_1
.sym 78690 picorv32.trap
.sym 78692 picorv32.trap
.sym 78693 $abc$60912$n5027_1
.sym 78694 $abc$60912$n765
.sym 78695 $abc$60912$n4542
.sym 78699 $abc$60912$n6651_1
.sym 78700 $abc$60912$n6653_1
.sym 78704 $abc$60912$n4541
.sym 78705 picorv32.mem_valid
.sym 78706 $abc$60912$n4526_1
.sym 78707 $abc$60912$n5778
.sym 78711 $abc$60912$n5222_1
.sym 78712 picorv32.trap
.sym 78716 picorv32.mem_state[1]
.sym 78717 $abc$60912$n5028
.sym 78718 picorv32.mem_state[0]
.sym 78719 $abc$60912$n5027_1
.sym 78722 spiflash_bus_sel[0]
.sym 78723 $abc$60912$n5559
.sym 78728 $abc$60912$n5222_1
.sym 78729 $abc$60912$n5740
.sym 78730 picorv32.reg_op1[0]
.sym 78731 picorv32.reg_op1[1]
.sym 78734 picorv32.irq_pending[1]
.sym 78735 basesoc_timer0_zero_pending
.sym 78736 csrbank3_ev_enable0_w
.sym 78738 $abc$60912$n4751
.sym 78739 sys_clk_$glb_clk
.sym 78740 $abc$60912$n4728
.sym 78741 $abc$60912$n7073
.sym 78742 $abc$60912$n7015
.sym 78743 $abc$60912$n8678
.sym 78744 $abc$60912$n7072
.sym 78745 $abc$60912$n8677_1
.sym 78746 storage_1[14][0]
.sym 78747 $abc$60912$n7074
.sym 78748 $abc$60912$n7726
.sym 78749 $abc$60912$n6812
.sym 78750 $abc$60912$n1667
.sym 78751 $abc$60912$n6837_1
.sym 78752 spiflash_bitbang_storage_full[2]
.sym 78753 $abc$60912$n5035_1
.sym 78754 $abc$60912$n4881
.sym 78755 $abc$60912$n4549
.sym 78756 $abc$60912$n6651_1
.sym 78757 $abc$60912$n7399_1
.sym 78758 $abc$60912$n5046
.sym 78759 $abc$60912$n4774_1
.sym 78760 picorv32.reg_op2[31]
.sym 78761 $abc$60912$n4673
.sym 78762 $abc$60912$n4738
.sym 78764 picorv32.latched_stalu
.sym 78765 $abc$60912$n5333
.sym 78767 $abc$60912$n6652_1
.sym 78768 $abc$60912$n5778
.sym 78769 slave_sel_r[0]
.sym 78770 $abc$60912$n4540
.sym 78771 $abc$60912$n4723
.sym 78772 $abc$60912$n4922_1
.sym 78773 $abc$60912$n5110
.sym 78774 $abc$60912$n4549
.sym 78775 $abc$60912$n7017_1
.sym 78776 picorv32.mem_wordsize[0]
.sym 78783 $abc$60912$n7028_1
.sym 78784 picorv32.reg_op1[5]
.sym 78787 $abc$60912$n7016_1
.sym 78791 $abc$60912$n7016_1
.sym 78793 $abc$60912$n4734
.sym 78795 picorv32.reg_op1[8]
.sym 78797 picorv32.reg_op1[2]
.sym 78799 $abc$60912$n7017_1
.sym 78800 picorv32.reg_op1[0]
.sym 78801 picorv32.reg_op1[3]
.sym 78802 $abc$60912$n7027
.sym 78803 $abc$60912$n4922_1
.sym 78804 picorv32.reg_op2[6]
.sym 78806 $abc$60912$n7049
.sym 78807 $abc$60912$n7017_1
.sym 78808 picorv32.reg_op1[0]
.sym 78809 $abc$60912$n7050
.sym 78811 $abc$60912$n5251
.sym 78813 picorv32.reg_op2[3]
.sym 78816 $abc$60912$n7028_1
.sym 78817 $abc$60912$n7017_1
.sym 78818 picorv32.reg_op1[3]
.sym 78821 $abc$60912$n7016_1
.sym 78824 picorv32.reg_op1[5]
.sym 78829 picorv32.reg_op2[3]
.sym 78833 picorv32.reg_op1[0]
.sym 78834 picorv32.reg_op1[8]
.sym 78835 $abc$60912$n7017_1
.sym 78836 $abc$60912$n7016_1
.sym 78839 picorv32.reg_op1[2]
.sym 78840 $abc$60912$n7016_1
.sym 78841 picorv32.reg_op1[0]
.sym 78842 $abc$60912$n7017_1
.sym 78845 $abc$60912$n4922_1
.sym 78846 $abc$60912$n5251
.sym 78847 $abc$60912$n7028_1
.sym 78848 $abc$60912$n7027
.sym 78851 picorv32.reg_op2[6]
.sym 78857 $abc$60912$n7049
.sym 78858 $abc$60912$n7050
.sym 78859 $abc$60912$n4922_1
.sym 78860 $abc$60912$n5251
.sym 78861 $abc$60912$n4734
.sym 78862 sys_clk_$glb_clk
.sym 78864 $abc$60912$n8698_1
.sym 78865 $abc$60912$n4723
.sym 78866 $abc$60912$n7064
.sym 78867 $abc$60912$n7041_1
.sym 78868 $abc$60912$n7065
.sym 78869 picorv32.mem_instr
.sym 78870 $abc$60912$n4783_1
.sym 78871 $abc$60912$n7066
.sym 78872 $abc$60912$n7019_1
.sym 78873 $abc$60912$n7025_1
.sym 78874 $abc$60912$n6777
.sym 78876 picorv32.reg_op1[4]
.sym 78877 picorv32.reg_op1[18]
.sym 78878 picorv32.cpuregs_rs1[8]
.sym 78879 $abc$60912$n4483
.sym 78881 $abc$60912$n5739_1
.sym 78882 $abc$60912$n11053
.sym 78883 picorv32.reg_op1[8]
.sym 78884 picorv32.reg_op1[11]
.sym 78885 picorv32.cpuregs_rs1[8]
.sym 78886 picorv32.decoded_imm[0]
.sym 78887 picorv32.reg_op2[26]
.sym 78888 picorv32.reg_op1[6]
.sym 78889 picorv32.reg_op1[15]
.sym 78890 picorv32.reg_op2[6]
.sym 78891 $abc$60912$n4882
.sym 78892 $abc$60912$n11434
.sym 78894 slave_sel[0]
.sym 78895 $abc$60912$n4834
.sym 78896 $abc$60912$n7461
.sym 78897 spiflash_bus_dat_w[6]
.sym 78898 slave_sel[0]
.sym 78899 picorv32.reg_op2[3]
.sym 78905 picorv32.mem_valid
.sym 78910 picorv32.reg_op1[25]
.sym 78914 basesoc_uart_tx_fifo_level[4]
.sym 78916 picorv32.reg_op1[16]
.sym 78917 basesoc_uart_phy_tx_busy
.sym 78921 picorv32.reg_op2[25]
.sym 78922 $abc$60912$n5047
.sym 78923 basesoc_uart_tx_fifo_syncfifo_re
.sym 78924 picorv32.reg_op1[26]
.sym 78926 picorv32.mem_instr
.sym 78929 grant
.sym 78930 $abc$60912$n4474
.sym 78931 picorv32.reg_op2[16]
.sym 78932 $abc$60912$n5046
.sym 78933 $abc$60912$n5110
.sym 78934 $abc$60912$n5860
.sym 78936 picorv32.reg_op2[26]
.sym 78939 grant
.sym 78940 picorv32.mem_valid
.sym 78941 picorv32.mem_instr
.sym 78944 picorv32.reg_op1[26]
.sym 78945 picorv32.reg_op2[26]
.sym 78946 picorv32.reg_op1[25]
.sym 78947 picorv32.reg_op2[25]
.sym 78950 $abc$60912$n5860
.sym 78956 grant
.sym 78957 picorv32.mem_valid
.sym 78958 picorv32.mem_instr
.sym 78962 basesoc_uart_tx_fifo_level[4]
.sym 78963 $abc$60912$n5110
.sym 78964 basesoc_uart_tx_fifo_syncfifo_re
.sym 78965 basesoc_uart_phy_tx_busy
.sym 78969 basesoc_uart_tx_fifo_level[4]
.sym 78970 $abc$60912$n5110
.sym 78974 picorv32.reg_op1[16]
.sym 78975 picorv32.reg_op2[16]
.sym 78976 $abc$60912$n5046
.sym 78977 $abc$60912$n5047
.sym 78980 grant
.sym 78982 picorv32.mem_instr
.sym 78983 $abc$60912$n4474
.sym 78985 sys_clk_$glb_clk
.sym 78986 sys_rst_$glb_sr
.sym 78987 $abc$60912$n4702_1
.sym 78988 $abc$60912$n8695_1
.sym 78989 $abc$60912$n7089
.sym 78990 $abc$60912$n7090
.sym 78991 picorv32.reg_op1[0]
.sym 78992 $abc$60912$n7091
.sym 78993 picorv32.reg_op1[6]
.sym 78994 $abc$60912$n8696
.sym 78995 $abc$60912$n4532
.sym 78996 $abc$60912$n5968_1
.sym 78997 $abc$60912$n4474
.sym 78998 $abc$60912$n6664_1
.sym 78999 picorv32.decoded_rs2[1]
.sym 79000 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 79001 csrbank4_txfull_w
.sym 79003 picorv32.reg_op1[24]
.sym 79004 $abc$60912$n4799
.sym 79005 basesoc_uart_phy_tx_busy
.sym 79006 $abc$60912$n4734_1
.sym 79007 $abc$60912$n6117_1
.sym 79008 $abc$60912$n4723
.sym 79009 $abc$60912$n4754_1
.sym 79011 picorv32.reg_op1[2]
.sym 79012 picorv32.reg_op1[3]
.sym 79013 picorv32.reg_op1[11]
.sym 79014 $abc$60912$n4483
.sym 79015 picorv32.reg_op2[18]
.sym 79016 picorv32.reg_op1[2]
.sym 79017 $abc$60912$n7020_1
.sym 79018 picorv32.reg_op1[8]
.sym 79019 $abc$60912$n4783_1
.sym 79020 spiflash_sr[24]
.sym 79021 $abc$60912$n6730
.sym 79022 picorv32.reg_op2[4]
.sym 79028 picorv32.reg_op1[3]
.sym 79029 picorv32.reg_op1[2]
.sym 79032 $abc$60912$n4476
.sym 79034 picorv32.reg_op2[2]
.sym 79035 $abc$60912$n4674_1
.sym 79036 $abc$60912$n5039_1
.sym 79037 $abc$60912$n4684
.sym 79040 $abc$60912$n5040
.sym 79041 $abc$60912$n5038_1
.sym 79044 $abc$60912$n4549
.sym 79046 picorv32.reg_op2[15]
.sym 79049 picorv32.reg_op1[15]
.sym 79051 picorv32.reg_op1[12]
.sym 79052 $abc$60912$n5041_1
.sym 79053 picorv32.reg_op2[12]
.sym 79054 slave_sel[0]
.sym 79058 $abc$60912$n4478
.sym 79059 picorv32.reg_op2[3]
.sym 79061 picorv32.reg_op1[3]
.sym 79063 picorv32.reg_op2[3]
.sym 79069 $abc$60912$n5041_1
.sym 79070 $abc$60912$n4549
.sym 79076 slave_sel[0]
.sym 79079 $abc$60912$n5040
.sym 79080 $abc$60912$n5038_1
.sym 79081 picorv32.reg_op1[15]
.sym 79082 picorv32.reg_op2[15]
.sym 79085 picorv32.reg_op2[12]
.sym 79086 $abc$60912$n5041_1
.sym 79088 picorv32.reg_op1[12]
.sym 79091 picorv32.reg_op1[2]
.sym 79092 picorv32.reg_op2[2]
.sym 79093 $abc$60912$n5039_1
.sym 79097 $abc$60912$n4476
.sym 79098 $abc$60912$n4478
.sym 79100 $abc$60912$n4674_1
.sym 79103 $abc$60912$n4478
.sym 79104 $abc$60912$n4476
.sym 79106 $abc$60912$n4684
.sym 79108 sys_clk_$glb_clk
.sym 79109 sys_rst_$glb_sr
.sym 79110 $abc$60912$n7034_1
.sym 79111 $abc$60912$n4882
.sym 79112 $abc$60912$n7032_1
.sym 79113 $abc$60912$n7033
.sym 79114 $abc$60912$n4693
.sym 79115 $abc$60912$n8699
.sym 79116 spiflash_cs_n
.sym 79117 $abc$60912$n106
.sym 79118 picorv32.mem_rdata_latched_noshuffle[31]
.sym 79119 spiflash_bus_adr[2]
.sym 79120 spiflash_bus_adr[2]
.sym 79121 $abc$60912$n8892_1
.sym 79123 $abc$60912$n7016_1
.sym 79124 picorv32.reg_op1[9]
.sym 79125 spiflash_bus_adr[2]
.sym 79127 picorv32.reg_op1[31]
.sym 79128 slave_sel_r[0]
.sym 79130 $abc$60912$n4714
.sym 79131 $abc$60912$n7732
.sym 79132 $abc$60912$n7020_1
.sym 79133 $abc$60912$n4684
.sym 79134 $abc$60912$n8029
.sym 79135 picorv32.reg_op2[11]
.sym 79136 $abc$60912$n5944_1
.sym 79138 picorv32.reg_op2[7]
.sym 79139 picorv32.reg_op2[2]
.sym 79140 $abc$60912$n5950_1
.sym 79141 $abc$60912$n4922_1
.sym 79142 picorv32.reg_op1[6]
.sym 79144 picorv32.reg_op2[2]
.sym 79145 picorv32.reg_op2[3]
.sym 79152 $abc$60912$n6652_1
.sym 79153 picorv32.reg_op1[14]
.sym 79154 $abc$60912$n6775
.sym 79155 $abc$60912$n6767_1
.sym 79156 picorv32.reg_op2[7]
.sym 79158 picorv32.reg_op2[8]
.sym 79159 $abc$60912$n6779
.sym 79160 $abc$60912$n6776_1
.sym 79161 $abc$60912$n6783
.sym 79163 picorv32.reg_op2[13]
.sym 79164 picorv32.reg_op1[13]
.sym 79165 $abc$60912$n6784_1
.sym 79166 picorv32.reg_op1[8]
.sym 79169 picorv32.reg_op2[8]
.sym 79170 slave_sel[0]
.sym 79171 $abc$60912$n6782_1
.sym 79172 picorv32.reg_op2[14]
.sym 79173 $abc$60912$n4549
.sym 79174 $abc$60912$n4483
.sym 79177 $abc$60912$n6777
.sym 79178 $abc$60912$n6653_1
.sym 79179 $abc$60912$n6653_1
.sym 79180 picorv32.reg_op1[7]
.sym 79184 picorv32.reg_op1[14]
.sym 79185 picorv32.reg_op2[13]
.sym 79186 picorv32.reg_op1[13]
.sym 79187 picorv32.reg_op2[14]
.sym 79190 picorv32.reg_op2[7]
.sym 79191 picorv32.reg_op1[7]
.sym 79192 $abc$60912$n6652_1
.sym 79193 $abc$60912$n6653_1
.sym 79196 picorv32.reg_op2[8]
.sym 79197 $abc$60912$n6652_1
.sym 79198 picorv32.reg_op1[8]
.sym 79199 $abc$60912$n6653_1
.sym 79203 picorv32.reg_op1[7]
.sym 79204 picorv32.reg_op2[7]
.sym 79205 $abc$60912$n4549
.sym 79208 picorv32.reg_op1[8]
.sym 79209 $abc$60912$n6783
.sym 79210 $abc$60912$n4549
.sym 79211 picorv32.reg_op2[8]
.sym 79214 slave_sel[0]
.sym 79216 $abc$60912$n4483
.sym 79221 $abc$60912$n6784_1
.sym 79222 $abc$60912$n6782_1
.sym 79223 $abc$60912$n6779
.sym 79226 $abc$60912$n6777
.sym 79227 $abc$60912$n6776_1
.sym 79228 $abc$60912$n6775
.sym 79229 $abc$60912$n6767_1
.sym 79231 sys_clk_$glb_clk
.sym 79233 $abc$60912$n5205_1
.sym 79234 $abc$60912$n7040_1
.sym 79235 picorv32.reg_op1[2]
.sym 79236 $abc$60912$n4708
.sym 79237 $abc$60912$n4829
.sym 79238 picorv32.reg_op1[7]
.sym 79239 $abc$60912$n8683_1
.sym 79240 $abc$60912$n8684
.sym 79241 $PACKER_GND_NET
.sym 79242 picorv32.cpuregs_wrdata[24]
.sym 79243 $abc$60912$n5860
.sym 79244 $PACKER_GND_NET
.sym 79245 picorv32.reg_op1[23]
.sym 79246 $abc$60912$n4549
.sym 79247 $abc$60912$n4475
.sym 79248 $abc$60912$n6804_1
.sym 79249 $abc$60912$n7733
.sym 79251 $abc$60912$n7257
.sym 79252 picorv32.latched_stalu
.sym 79253 picorv32.cpu_state[2]
.sym 79254 picorv32.reg_op2[31]
.sym 79255 $abc$60912$n4935
.sym 79256 spiflash_bitbang_storage_full[2]
.sym 79257 picorv32.decoded_imm[3]
.sym 79258 $abc$60912$n4829
.sym 79259 picorv32.reg_op2[19]
.sym 79261 $abc$60912$n7017_1
.sym 79262 $abc$60912$n4549
.sym 79263 picorv32.reg_op1[9]
.sym 79264 $abc$60912$n4829
.sym 79265 $abc$60912$n4922_1
.sym 79266 $abc$60912$n4549
.sym 79267 $abc$60912$n4549
.sym 79268 picorv32.reg_op2[0]
.sym 79274 $abc$60912$n6716_1
.sym 79275 $abc$60912$n6653_1
.sym 79276 $abc$60912$n6620_1
.sym 79277 $abc$60912$n6849_1
.sym 79278 picorv32.reg_op2[3]
.sym 79280 $abc$60912$n6828_1
.sym 79281 $abc$60912$n6653_1
.sym 79282 picorv32.reg_op1[3]
.sym 79283 $abc$60912$n6731_1
.sym 79284 $abc$60912$n6803
.sym 79285 picorv32.reg_op1[11]
.sym 79286 $abc$60912$n8675
.sym 79287 $abc$60912$n6732_1
.sym 79288 $abc$60912$n6834_1
.sym 79290 $abc$60912$n4549
.sym 79291 $abc$60912$n6650_1
.sym 79292 picorv32.reg_op2[4]
.sym 79293 $abc$60912$n6730
.sym 79295 picorv32.reg_op2[11]
.sym 79296 $abc$60912$n6799
.sym 79298 $abc$60912$n6804_1
.sym 79299 $abc$60912$n6652_1
.sym 79303 $abc$60912$n6802_1
.sym 79304 picorv32.reg_op2[4]
.sym 79305 $abc$60912$n6664_1
.sym 79307 $abc$60912$n6731_1
.sym 79308 $abc$60912$n8675
.sym 79309 $abc$60912$n6732_1
.sym 79310 $abc$60912$n6730
.sym 79313 $abc$60912$n6653_1
.sym 79314 picorv32.reg_op2[3]
.sym 79315 picorv32.reg_op1[3]
.sym 79316 $abc$60912$n6652_1
.sym 79319 $abc$60912$n6652_1
.sym 79320 picorv32.reg_op2[11]
.sym 79321 picorv32.reg_op1[11]
.sym 79322 $abc$60912$n6653_1
.sym 79325 $abc$60912$n6849_1
.sym 79326 $abc$60912$n6716_1
.sym 79327 picorv32.reg_op2[4]
.sym 79328 $abc$60912$n6828_1
.sym 79331 $abc$60912$n6620_1
.sym 79332 $abc$60912$n6834_1
.sym 79333 $abc$60912$n6828_1
.sym 79334 picorv32.reg_op2[4]
.sym 79338 $abc$60912$n4549
.sym 79339 picorv32.reg_op2[11]
.sym 79340 picorv32.reg_op1[11]
.sym 79343 $abc$60912$n6664_1
.sym 79344 $abc$60912$n6650_1
.sym 79345 picorv32.reg_op2[4]
.sym 79349 $abc$60912$n6803
.sym 79350 $abc$60912$n6799
.sym 79351 $abc$60912$n6804_1
.sym 79352 $abc$60912$n6802_1
.sym 79354 sys_clk_$glb_clk
.sym 79356 picorv32.reg_op2[11]
.sym 79357 $abc$60912$n7059
.sym 79358 $abc$60912$n7057
.sym 79359 $abc$60912$n4686
.sym 79360 picorv32.reg_op2[14]
.sym 79361 picorv32.reg_op2[3]
.sym 79362 $abc$60912$n10405
.sym 79363 $abc$60912$n7058
.sym 79365 picorv32.cpuregs_rs1[18]
.sym 79366 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 79367 picorv32.decoded_imm[31]
.sym 79368 picorv32.alu_out_q[3]
.sym 79369 picorv32.mem_wordsize[2]
.sym 79370 picorv32.reg_out[13]
.sym 79372 $abc$60912$n4478
.sym 79373 $abc$60912$n4935
.sym 79374 picorv32.reg_op2[3]
.sym 79375 picorv32.reg_op2[26]
.sym 79376 picorv32.alu_out_q[19]
.sym 79377 picorv32.reg_op1[31]
.sym 79378 picorv32.reg_op1[13]
.sym 79379 picorv32.reg_op1[2]
.sym 79380 $abc$60912$n6807_1
.sym 79381 picorv32.reg_op2[14]
.sym 79382 picorv32.reg_op2[6]
.sym 79383 picorv32.reg_op2[3]
.sym 79384 $abc$60912$n4829
.sym 79385 $abc$60912$n5948
.sym 79386 picorv32.reg_op2[21]
.sym 79387 $abc$60912$n4834
.sym 79388 $abc$60912$n10637
.sym 79389 $abc$60912$n5952_1
.sym 79390 slave_sel[0]
.sym 79391 $abc$60912$n4829
.sym 79398 picorv32.decoded_imm[0]
.sym 79400 $abc$60912$n6653_1
.sym 79401 picorv32.reg_op2[16]
.sym 79402 $abc$60912$n6000_1
.sym 79406 $abc$60912$n6835
.sym 79409 $abc$60912$n6836_1
.sym 79411 picorv32.reg_op1[16]
.sym 79412 $abc$60912$n6652_1
.sym 79413 $abc$60912$n4564
.sym 79417 picorv32.reg_op2[7]
.sym 79418 picorv32.reg_op2[3]
.sym 79420 picorv32.decoded_imm[31]
.sym 79424 $abc$60912$n4829
.sym 79425 $abc$60912$n5936
.sym 79426 $abc$60912$n6837_1
.sym 79427 $abc$60912$n4549
.sym 79428 picorv32.reg_op2[6]
.sym 79430 picorv32.reg_op2[7]
.sym 79436 picorv32.reg_op1[16]
.sym 79438 $abc$60912$n4549
.sym 79439 picorv32.reg_op2[16]
.sym 79445 picorv32.reg_op2[3]
.sym 79448 picorv32.decoded_imm[0]
.sym 79449 $abc$60912$n4564
.sym 79450 $abc$60912$n5936
.sym 79454 $abc$60912$n6652_1
.sym 79455 picorv32.reg_op1[16]
.sym 79456 picorv32.reg_op2[16]
.sym 79457 $abc$60912$n6653_1
.sym 79460 picorv32.decoded_imm[31]
.sym 79461 $abc$60912$n4564
.sym 79462 $abc$60912$n6000_1
.sym 79466 $abc$60912$n6837_1
.sym 79467 $abc$60912$n6836_1
.sym 79468 $abc$60912$n6835
.sym 79475 picorv32.reg_op2[6]
.sym 79476 $abc$60912$n4829
.sym 79477 sys_clk_$glb_clk
.sym 79479 picorv32.reg_op2[4]
.sym 79480 picorv32.reg_op2[12]
.sym 79481 picorv32.reg_op2[2]
.sym 79482 picorv32.reg_op2[5]
.sym 79483 picorv32.reg_op2[7]
.sym 79484 picorv32.reg_op2[16]
.sym 79485 $abc$60912$n6893_1
.sym 79486 picorv32.reg_op2[6]
.sym 79487 spiflash_bus_adr[7]
.sym 79488 picorv32.instr_lui
.sym 79490 $abc$60912$n4532
.sym 79491 $abc$60912$n5966
.sym 79492 picorv32.decoded_imm[0]
.sym 79493 picorv32.reg_op1[5]
.sym 79494 $abc$60912$n6653_1
.sym 79495 picorv32.reg_op1[12]
.sym 79496 $abc$60912$n6653_1
.sym 79497 $abc$60912$n4478
.sym 79498 picorv32.reg_op2[11]
.sym 79499 picorv32.reg_op1[16]
.sym 79500 slave_sel_r[0]
.sym 79501 picorv32.cpu_state[2]
.sym 79502 picorv32.decoded_imm[11]
.sym 79503 $abc$60912$n6894
.sym 79504 picorv32.reg_op2[7]
.sym 79505 picorv32.reg_op2[30]
.sym 79506 $abc$60912$n4564
.sym 79507 picorv32.reg_op2[17]
.sym 79508 picorv32.reg_op1[3]
.sym 79509 $abc$60912$n10645
.sym 79510 $abc$60912$n5962_1
.sym 79511 picorv32.reg_op2[18]
.sym 79512 picorv32.reg_op2[4]
.sym 79513 picorv32.reg_op1[13]
.sym 79514 $abc$60912$n4483
.sym 79526 $abc$60912$n4838
.sym 79527 $abc$60912$n4475
.sym 79532 picorv32.reg_op2[14]
.sym 79533 picorv32.reg_op2[3]
.sym 79536 $abc$60912$n6828_1
.sym 79537 picorv32.reg_op2[12]
.sym 79539 picorv32.reg_op2[5]
.sym 79540 $abc$60912$n6807_1
.sym 79541 picorv32.reg_op2[15]
.sym 79543 $abc$60912$n6664_1
.sym 79544 picorv32.reg_op2[4]
.sym 79546 spiflash_sr[15]
.sym 79549 slave_sel_r[2]
.sym 79553 $abc$60912$n4838
.sym 79554 spiflash_sr[15]
.sym 79555 slave_sel_r[2]
.sym 79556 $abc$60912$n4475
.sym 79561 picorv32.reg_op2[5]
.sym 79568 picorv32.reg_op2[14]
.sym 79573 picorv32.reg_op2[4]
.sym 79577 picorv32.reg_op2[3]
.sym 79580 $abc$60912$n6664_1
.sym 79584 $abc$60912$n6807_1
.sym 79585 picorv32.reg_op2[4]
.sym 79586 $abc$60912$n6828_1
.sym 79590 picorv32.reg_op2[12]
.sym 79597 picorv32.reg_op2[15]
.sym 79602 picorv32.reg_op2[17]
.sym 79603 $abc$60912$n4540
.sym 79604 picorv32.reg_op2[13]
.sym 79605 $abc$60912$n10639
.sym 79606 picorv32.reg_op2[28]
.sym 79607 picorv32.reg_op2[15]
.sym 79608 picorv32.reg_op2[10]
.sym 79609 picorv32.reg_op2[20]
.sym 79610 $abc$60912$n11435
.sym 79611 picorv32.decoded_imm[4]
.sym 79612 $abc$60912$n4478
.sym 79615 $abc$60912$n4478
.sym 79616 picorv32.reg_op2[1]
.sym 79617 picorv32.reg_op2[5]
.sym 79618 picorv32.reg_op2[8]
.sym 79619 picorv32.decoded_imm[2]
.sym 79620 picorv32.reg_op2[1]
.sym 79621 picorv32.reg_op2[4]
.sym 79622 picorv32.alu_out_q[16]
.sym 79623 picorv32.decoded_imm[6]
.sym 79624 picorv32.reg_op2[16]
.sym 79625 $abc$60912$n7732
.sym 79626 picorv32.reg_op2[2]
.sym 79627 $abc$60912$n5970_1
.sym 79628 picorv32.reg_op2[5]
.sym 79629 picorv32.reg_op2[15]
.sym 79630 picorv32.reg_op2[7]
.sym 79632 picorv32.reg_op2[31]
.sym 79633 $abc$60912$n5988_1
.sym 79634 $abc$60912$n8029
.sym 79635 $abc$60912$n5998_1
.sym 79636 $abc$60912$n5996
.sym 79637 $abc$60912$n5950_1
.sym 79643 sram_bus_dat_w[2]
.sym 79644 $abc$60912$n6747_1
.sym 79645 $abc$60912$n4688
.sym 79646 picorv32.instr_sub
.sym 79647 $abc$60912$n6773_1
.sym 79652 $abc$60912$n8119
.sym 79653 picorv32.reg_op2[3]
.sym 79656 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79659 picorv32.reg_op2[18]
.sym 79660 picorv32.reg_op2[22]
.sym 79664 $abc$60912$n8118
.sym 79665 picorv32.reg_op2[10]
.sym 79666 picorv32.reg_op2[20]
.sym 79667 $abc$60912$n8116
.sym 79670 $abc$60912$n8115
.sym 79676 $abc$60912$n8119
.sym 79677 $abc$60912$n8118
.sym 79678 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79679 picorv32.instr_sub
.sym 79683 picorv32.reg_op2[10]
.sym 79691 picorv32.reg_op2[20]
.sym 79694 picorv32.reg_op2[3]
.sym 79696 $abc$60912$n6747_1
.sym 79697 $abc$60912$n6773_1
.sym 79700 sram_bus_dat_w[2]
.sym 79706 $abc$60912$n8116
.sym 79707 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79708 picorv32.instr_sub
.sym 79709 $abc$60912$n8115
.sym 79713 picorv32.reg_op2[22]
.sym 79719 picorv32.reg_op2[18]
.sym 79722 $abc$60912$n4688
.sym 79723 sys_clk_$glb_clk
.sym 79724 sys_rst_$glb_sr
.sym 79725 picorv32.reg_op2[18]
.sym 79726 picorv32.reg_op2[22]
.sym 79727 picorv32.reg_op2[26]
.sym 79728 $abc$60912$n6753_1
.sym 79729 picorv32.reg_op2[19]
.sym 79730 picorv32.reg_op2[23]
.sym 79731 $abc$60912$n8708
.sym 79732 picorv32.reg_op2[21]
.sym 79733 $abc$60912$n11443
.sym 79734 $abc$60912$n7137_1
.sym 79737 $abc$60912$n4476
.sym 79738 $abc$60912$n8119
.sym 79739 picorv32.reg_op1[23]
.sym 79740 picorv32.decoded_imm[14]
.sym 79741 $abc$60912$n10640
.sym 79742 picorv32.reg_op1[15]
.sym 79743 picorv32.reg_op1[23]
.sym 79744 $abc$60912$n5964_1
.sym 79745 $abc$60912$n4935
.sym 79746 $abc$60912$n4540
.sym 79747 spiflash_bitbang_storage_full[2]
.sym 79748 $abc$60912$n7740
.sym 79749 $abc$60912$n4478
.sym 79750 picorv32.reg_op2[19]
.sym 79751 picorv32.reg_op1[5]
.sym 79752 picorv32.reg_op2[23]
.sym 79753 $abc$60912$n4922_1
.sym 79755 $abc$60912$n6895_1
.sym 79756 basesoc_uart_phy_tx_busy
.sym 79757 $abc$60912$n4922_1
.sym 79760 picorv32.reg_op2[22]
.sym 79767 picorv32.decoded_imm[27]
.sym 79769 $abc$60912$n8100
.sym 79773 picorv32.instr_sub
.sym 79776 $abc$60912$n4564
.sym 79777 $abc$60912$n4829
.sym 79779 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79780 picorv32.decoded_imm[30]
.sym 79781 $abc$60912$n5992_1
.sym 79782 $abc$60912$n8101
.sym 79785 picorv32.decoded_imm[25]
.sym 79786 $abc$60912$n5986_1
.sym 79789 picorv32.reg_op2[21]
.sym 79791 $abc$60912$n8142
.sym 79792 $abc$60912$n8143
.sym 79793 $abc$60912$n5988_1
.sym 79794 picorv32.decoded_imm[24]
.sym 79795 $abc$60912$n5998_1
.sym 79796 $abc$60912$n5996
.sym 79797 picorv32.decoded_imm[29]
.sym 79800 $abc$60912$n4564
.sym 79801 $abc$60912$n5986_1
.sym 79802 picorv32.decoded_imm[24]
.sym 79805 $abc$60912$n4564
.sym 79806 $abc$60912$n5998_1
.sym 79807 picorv32.decoded_imm[30]
.sym 79811 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79812 $abc$60912$n8100
.sym 79813 $abc$60912$n8101
.sym 79814 picorv32.instr_sub
.sym 79817 $abc$60912$n8143
.sym 79818 $abc$60912$n8142
.sym 79819 picorv32.instr_sub
.sym 79820 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79824 $abc$60912$n4564
.sym 79825 $abc$60912$n5988_1
.sym 79826 picorv32.decoded_imm[25]
.sym 79829 picorv32.decoded_imm[27]
.sym 79831 $abc$60912$n4564
.sym 79832 $abc$60912$n5992_1
.sym 79836 $abc$60912$n4564
.sym 79837 picorv32.decoded_imm[29]
.sym 79838 $abc$60912$n5996
.sym 79841 picorv32.reg_op2[21]
.sym 79845 $abc$60912$n4829
.sym 79846 sys_clk_$glb_clk
.sym 79848 picorv32.alu_out_q[2]
.sym 79849 picorv32.alu_out_q[5]
.sym 79850 $abc$60912$n6817
.sym 79851 $abc$60912$n6816_1
.sym 79852 $abc$60912$n6831_1
.sym 79853 $abc$60912$n6752_1
.sym 79854 picorv32.alu_out_q[15]
.sym 79855 $abc$60912$n6830_1
.sym 79856 $abc$60912$n11451
.sym 79857 picorv32.decoded_imm[27]
.sym 79858 $abc$60912$n6650_1
.sym 79860 picorv32.reg_op1[22]
.sym 79862 $abc$60912$n4697
.sym 79863 picorv32.reg_op2[26]
.sym 79864 picorv32.reg_op1[10]
.sym 79865 picorv32.reg_op2[0]
.sym 79866 picorv32.decoded_imm[19]
.sym 79867 picorv32.reg_op2[18]
.sym 79868 picorv32.instr_sub
.sym 79869 $abc$60912$n5992_1
.sym 79870 $abc$60912$n5984
.sym 79871 picorv32.reg_op1[19]
.sym 79872 picorv32.reg_op2[3]
.sym 79873 $abc$60912$n6908_1
.sym 79874 $abc$60912$n6753_1
.sym 79875 picorv32.reg_op1[23]
.sym 79876 $abc$60912$n6754
.sym 79877 $abc$60912$n5980_1
.sym 79878 $abc$60912$n4478
.sym 79879 picorv32.reg_op2[27]
.sym 79880 picorv32.decoded_imm[24]
.sym 79881 slave_sel[0]
.sym 79882 picorv32.reg_op2[21]
.sym 79883 picorv32.decoded_imm[29]
.sym 79890 picorv32.reg_op2[3]
.sym 79891 $abc$60912$n6713_1
.sym 79894 picorv32.reg_op2[23]
.sym 79895 picorv32.reg_op2[4]
.sym 79896 $abc$60912$n6652_1
.sym 79897 $abc$60912$n8133
.sym 79898 picorv32.reg_op2[2]
.sym 79900 $abc$60912$n8139
.sym 79901 $abc$60912$n6815_1
.sym 79902 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79903 $abc$60912$n6814
.sym 79904 $abc$60912$n8134
.sym 79905 $abc$60912$n6664_1
.sym 79907 $abc$60912$n4573
.sym 79908 $abc$60912$n8140
.sym 79911 $abc$60912$n6650_1
.sym 79913 picorv32.reg_op1[2]
.sym 79914 basesoc_uart_phy_rx_reg[5]
.sym 79915 picorv32.instr_sub
.sym 79916 $abc$60912$n6828_1
.sym 79917 $abc$60912$n6774_1
.sym 79922 $abc$60912$n6828_1
.sym 79923 picorv32.reg_op2[3]
.sym 79924 $abc$60912$n6650_1
.sym 79925 $abc$60912$n6774_1
.sym 79928 $abc$60912$n6815_1
.sym 79929 picorv32.reg_op2[4]
.sym 79930 $abc$60912$n6814
.sym 79931 $abc$60912$n6650_1
.sym 79934 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79935 $abc$60912$n8133
.sym 79936 $abc$60912$n8134
.sym 79937 picorv32.instr_sub
.sym 79941 basesoc_uart_phy_rx_reg[5]
.sym 79946 $abc$60912$n8139
.sym 79947 picorv32.instr_sub
.sym 79948 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 79949 $abc$60912$n8140
.sym 79952 $abc$60912$n6652_1
.sym 79953 picorv32.reg_op2[2]
.sym 79954 picorv32.reg_op1[2]
.sym 79955 $abc$60912$n6713_1
.sym 79958 $abc$60912$n6664_1
.sym 79959 picorv32.reg_op2[3]
.sym 79960 $abc$60912$n6828_1
.sym 79961 $abc$60912$n6774_1
.sym 79966 picorv32.reg_op2[23]
.sym 79968 $abc$60912$n4573
.sym 79969 sys_clk_$glb_clk
.sym 79970 sys_rst_$glb_sr
.sym 79971 $abc$60912$n6841
.sym 79972 $abc$60912$n6860_1
.sym 79973 $abc$60912$n7169_1
.sym 79974 basesoc_uart_phy_tx_busy
.sym 79975 $abc$60912$n7170
.sym 79976 $abc$60912$n7211_1
.sym 79977 $abc$60912$n6859
.sym 79978 $abc$60912$n6840_1
.sym 79979 $abc$60912$n6150_1
.sym 79980 $abc$60912$n4549
.sym 79981 $abc$60912$n4549
.sym 79983 $abc$60912$n4549
.sym 79984 picorv32.alu_out_q[15]
.sym 79985 $abc$60912$n6712_1
.sym 79986 $abc$60912$n6816_1
.sym 79987 $abc$60912$n6813_1
.sym 79988 $abc$60912$n8139
.sym 79989 picorv32.reg_op1[5]
.sym 79990 $abc$60912$n6156
.sym 79991 spiflash_bus_adr[10]
.sym 79992 $abc$60912$n8134
.sym 79993 picorv32.reg_op1[15]
.sym 79994 picorv32.reg_op1[24]
.sym 79995 $abc$60912$n6894
.sym 79996 picorv32.reg_op1[17]
.sym 79997 picorv32.reg_op2[30]
.sym 79998 $abc$60912$n10648
.sym 79999 picorv32.reg_op1[20]
.sym 80000 $abc$60912$n5974_1
.sym 80001 picorv32.reg_op1[13]
.sym 80002 $abc$60912$n4482
.sym 80003 picorv32.reg_op1[8]
.sym 80004 $abc$60912$n6652_1
.sym 80006 $abc$60912$n6711_1
.sym 80012 $abc$60912$n6856_1
.sym 80014 $abc$60912$n6853
.sym 80015 $abc$60912$n6814
.sym 80017 $abc$60912$n5046
.sym 80018 $abc$60912$n4549
.sym 80019 $abc$60912$n6858_1
.sym 80020 $abc$60912$n7131_1
.sym 80021 picorv32.reg_op1[31]
.sym 80023 $abc$60912$n5251
.sym 80024 $abc$60912$n6652_1
.sym 80025 picorv32.reg_op2[4]
.sym 80026 $abc$60912$n7016_1
.sym 80027 $abc$60912$n7017_1
.sym 80028 $abc$60912$n6910_1
.sym 80029 $abc$60912$n4922_1
.sym 80031 $abc$60912$n6854_1
.sym 80033 picorv32.reg_op1[15]
.sym 80034 $abc$60912$n6859
.sym 80035 $abc$60912$n6909
.sym 80036 $abc$60912$n6828_1
.sym 80037 $abc$60912$n7130_1
.sym 80038 $abc$60912$n6800_1
.sym 80039 picorv32.reg_op1[13]
.sym 80041 $abc$60912$n6861
.sym 80042 $abc$60912$n6653_1
.sym 80043 picorv32.reg_op2[31]
.sym 80045 $abc$60912$n7017_1
.sym 80046 picorv32.reg_op1[15]
.sym 80047 picorv32.reg_op1[13]
.sym 80048 $abc$60912$n7016_1
.sym 80051 $abc$60912$n6858_1
.sym 80052 $abc$60912$n6861
.sym 80054 $abc$60912$n6859
.sym 80057 $abc$60912$n5251
.sym 80058 $abc$60912$n7131_1
.sym 80059 $abc$60912$n7130_1
.sym 80060 $abc$60912$n4922_1
.sym 80063 $abc$60912$n6854_1
.sym 80064 $abc$60912$n6856_1
.sym 80066 $abc$60912$n6853
.sym 80069 picorv32.reg_op2[4]
.sym 80070 $abc$60912$n6814
.sym 80072 $abc$60912$n6828_1
.sym 80075 $abc$60912$n6800_1
.sym 80076 picorv32.reg_op2[4]
.sym 80077 $abc$60912$n6828_1
.sym 80081 $abc$60912$n4549
.sym 80082 $abc$60912$n5046
.sym 80083 $abc$60912$n6910_1
.sym 80084 $abc$60912$n6909
.sym 80087 $abc$60912$n6653_1
.sym 80088 picorv32.reg_op1[31]
.sym 80089 $abc$60912$n6652_1
.sym 80090 picorv32.reg_op2[31]
.sym 80092 sys_clk_$glb_clk
.sym 80094 $abc$60912$n7212
.sym 80095 $abc$60912$n8720
.sym 80096 slave_sel[2]
.sym 80097 slave_sel[1]
.sym 80098 slave_sel[0]
.sym 80099 $abc$60912$n7210_1
.sym 80100 $abc$60912$n6894
.sym 80101 $abc$60912$n9047
.sym 80102 $abc$60912$n5752_1
.sym 80105 $abc$60912$n6828_1
.sym 80107 picorv32.reg_op1[31]
.sym 80108 $abc$60912$n8765
.sym 80109 basesoc_uart_phy_tx_busy
.sym 80110 picorv32.reg_op1[14]
.sym 80111 $abc$60912$n4532
.sym 80112 picorv32.reg_op1[16]
.sym 80113 $abc$60912$n9049
.sym 80114 picorv32.reg_op1[21]
.sym 80115 $abc$60912$n6907_1
.sym 80116 picorv32.reg_op1[22]
.sym 80117 picorv32.reg_op1[20]
.sym 80118 picorv32.reg_op2[2]
.sym 80119 $abc$60912$n6650_1
.sym 80120 $abc$60912$n5988_1
.sym 80121 picorv32.alu_out_q[20]
.sym 80122 $abc$60912$n8029
.sym 80123 $abc$60912$n7756
.sym 80124 spiflash_bus_adr[5]
.sym 80125 $abc$60912$n5212
.sym 80126 $abc$60912$n6889_1
.sym 80127 $abc$60912$n6861
.sym 80128 spiflash_bus_adr[6]
.sym 80129 picorv32.reg_op2[31]
.sym 80135 $abc$60912$n6652_1
.sym 80136 picorv32.reg_op2[29]
.sym 80137 $abc$60912$n6889_1
.sym 80138 $abc$60912$n4483
.sym 80139 $abc$60912$n6897
.sym 80140 $abc$60912$n4475
.sym 80142 $abc$60912$n6840_1
.sym 80143 $abc$60912$n6652_1
.sym 80144 picorv32.reg_op2[29]
.sym 80145 picorv32.reg_op1[27]
.sym 80147 $abc$60912$n6653_1
.sym 80149 picorv32.reg_op2[27]
.sym 80150 picorv32.reg_op1[29]
.sym 80152 $abc$60912$n4474
.sym 80153 $abc$60912$n6653_1
.sym 80156 $abc$60912$n4549
.sym 80157 $abc$60912$n6899_1
.sym 80160 $abc$60912$n6839_1
.sym 80162 $abc$60912$n4482
.sym 80163 $abc$60912$n6842_1
.sym 80164 $abc$60912$n4549
.sym 80165 $abc$60912$n6900
.sym 80166 $abc$60912$n6898_1
.sym 80168 $abc$60912$n6652_1
.sym 80169 picorv32.reg_op1[27]
.sym 80170 $abc$60912$n6653_1
.sym 80171 picorv32.reg_op2[27]
.sym 80174 $abc$60912$n4475
.sym 80175 $abc$60912$n4482
.sym 80181 $abc$60912$n4483
.sym 80183 $abc$60912$n4474
.sym 80186 picorv32.reg_op1[27]
.sym 80187 $abc$60912$n4549
.sym 80188 picorv32.reg_op2[27]
.sym 80189 $abc$60912$n6889_1
.sym 80193 $abc$60912$n6842_1
.sym 80194 $abc$60912$n6839_1
.sym 80195 $abc$60912$n6840_1
.sym 80198 $abc$60912$n6900
.sym 80199 $abc$60912$n6898_1
.sym 80201 $abc$60912$n6897
.sym 80204 picorv32.reg_op1[29]
.sym 80205 $abc$60912$n6652_1
.sym 80206 picorv32.reg_op2[29]
.sym 80207 $abc$60912$n6653_1
.sym 80210 picorv32.reg_op2[29]
.sym 80211 picorv32.reg_op1[29]
.sym 80212 $abc$60912$n4549
.sym 80213 $abc$60912$n6899_1
.sym 80215 sys_clk_$glb_clk
.sym 80217 spiflash_sr[24]
.sym 80218 spiflash_sr[19]
.sym 80219 spiflash_sr[26]
.sym 80220 spiflash_sr[20]
.sym 80221 spiflash_sr[21]
.sym 80222 spiflash_sr[22]
.sym 80223 spiflash_sr[25]
.sym 80224 spiflash_sr[23]
.sym 80225 picorv32.reg_pc[11]
.sym 80226 picorv32.alu_out_q[18]
.sym 80229 $abc$60912$n7752
.sym 80230 $abc$60912$n6188
.sym 80231 $abc$60912$n4738
.sym 80234 $abc$60912$n9047
.sym 80235 $abc$60912$n6184_1
.sym 80236 $abc$60912$n4475
.sym 80237 $abc$60912$n7740
.sym 80239 picorv32.alu_out_q[17]
.sym 80240 picorv32.reg_op1[23]
.sym 80241 slave_sel[2]
.sym 80242 $abc$60912$n4473
.sym 80243 picorv32.reg_op1[5]
.sym 80244 $abc$60912$n4478
.sym 80245 $abc$60912$n4922_1
.sym 80246 $abc$60912$n6839_1
.sym 80248 basesoc_uart_phy_tx_busy
.sym 80249 $abc$60912$n4546
.sym 80250 $abc$60912$n8142
.sym 80251 spiflash_sr[11]
.sym 80252 $abc$60912$n4478
.sym 80259 spiflash_sr[11]
.sym 80260 $abc$60912$n4697
.sym 80263 spiflash_sr[10]
.sym 80264 spiflash_sr[14]
.sym 80266 spiflash_sr[9]
.sym 80268 spiflash_bus_adr[4]
.sym 80269 spiflash_bus_adr[0]
.sym 80270 spiflash_sr[13]
.sym 80277 spiflash_sr[15]
.sym 80278 spiflash_bus_adr[2]
.sym 80280 spiflash_bus_adr[1]
.sym 80284 spiflash_sr[12]
.sym 80285 $abc$60912$n5212
.sym 80286 spiflash_bus_adr[5]
.sym 80287 $abc$60912$n7186_1
.sym 80288 spiflash_bus_adr[6]
.sym 80289 spiflash_bus_adr[3]
.sym 80291 $abc$60912$n5212
.sym 80292 spiflash_sr[15]
.sym 80294 spiflash_bus_adr[6]
.sym 80298 $abc$60912$n5212
.sym 80299 spiflash_sr[10]
.sym 80300 spiflash_bus_adr[1]
.sym 80303 $abc$60912$n5212
.sym 80304 spiflash_sr[11]
.sym 80305 spiflash_bus_adr[2]
.sym 80309 spiflash_bus_adr[5]
.sym 80310 $abc$60912$n5212
.sym 80312 spiflash_sr[14]
.sym 80315 $abc$60912$n5212
.sym 80316 spiflash_sr[12]
.sym 80317 spiflash_bus_adr[3]
.sym 80322 spiflash_bus_adr[0]
.sym 80323 spiflash_sr[9]
.sym 80324 $abc$60912$n5212
.sym 80328 spiflash_bus_adr[4]
.sym 80329 $abc$60912$n5212
.sym 80330 spiflash_sr[13]
.sym 80334 $abc$60912$n7186_1
.sym 80337 $abc$60912$n4697
.sym 80338 sys_clk_$glb_clk
.sym 80339 sys_rst_$glb_sr
.sym 80340 spiflash_sr[18]
.sym 80341 $abc$60912$n5108
.sym 80342 $abc$60912$n4546
.sym 80343 $abc$60912$n9047
.sym 80344 $abc$60912$n4530
.sym 80345 $abc$60912$n9065
.sym 80346 spiflash_sr[16]
.sym 80347 spiflash_bus_adr[3]
.sym 80348 $abc$60912$n4826_1
.sym 80352 picorv32.reg_op1[29]
.sym 80353 $abc$60912$n4483
.sym 80355 $abc$60912$n4483
.sym 80356 $abc$60912$n8765
.sym 80357 picorv32.reg_op1[14]
.sym 80358 picorv32.reg_op1[14]
.sym 80359 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80360 $abc$60912$n4697
.sym 80361 $abc$60912$n4483
.sym 80362 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 80363 $abc$60912$n927
.sym 80364 $abc$60912$n5980_1
.sym 80365 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80366 $abc$60912$n6908_1
.sym 80367 picorv32.decoded_imm[29]
.sym 80368 spiflash_bus_adr[16]
.sym 80369 sys_rst
.sym 80370 $abc$60912$n4478
.sym 80371 picorv32.decoded_imm[24]
.sym 80372 slave_sel[1]
.sym 80373 $abc$60912$n7988
.sym 80374 $abc$60912$n8022_1
.sym 80375 $abc$60912$n2699
.sym 80383 spiflash_bus_adr[0]
.sym 80384 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80389 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80390 storage_1[8][4]
.sym 80393 picorv32.reg_op2[1]
.sym 80394 $abc$60912$n6804
.sym 80395 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 80397 $abc$60912$n7988
.sym 80399 $abc$60912$n11073
.sym 80402 $abc$60912$n7987
.sym 80407 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80409 storage_1[12][4]
.sym 80410 $abc$60912$n8881_1
.sym 80412 $abc$60912$n8880_1
.sym 80417 picorv32.reg_op2[1]
.sym 80421 $abc$60912$n6804
.sym 80433 spiflash_bus_adr[0]
.sym 80439 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80444 storage_1[12][4]
.sym 80445 storage_1[8][4]
.sym 80446 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80447 $abc$60912$n8880_1
.sym 80450 $abc$60912$n7988
.sym 80451 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 80452 $abc$60912$n8881_1
.sym 80453 $abc$60912$n7987
.sym 80458 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80460 $abc$60912$n11073
.sym 80461 sys_clk_$glb_clk
.sym 80464 storage_1[12][7]
.sym 80465 spiflash_bus_adr[3]
.sym 80466 $abc$60912$n8022_1
.sym 80467 $abc$60912$n8893_1
.sym 80468 $abc$60912$n7987
.sym 80469 spiflash_bus_adr[9]
.sym 80470 $abc$60912$n11073
.sym 80471 $abc$60912$n4532
.sym 80472 $abc$60912$n9039
.sym 80473 $abc$60912$n4474
.sym 80475 $abc$60912$n924
.sym 80476 spiflash_bus_adr[4]
.sym 80477 picorv32.reg_out[13]
.sym 80478 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 80479 spiflash_bus_adr[8]
.sym 80480 picorv32.reg_op1[24]
.sym 80481 $abc$60912$n9029
.sym 80482 $abc$60912$n5537
.sym 80484 $abc$60912$n5108
.sym 80486 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 80487 $abc$60912$n8885_1
.sym 80488 picorv32.reg_op1[8]
.sym 80489 picorv32.reg_op1[13]
.sym 80491 spiflash_bus_adr[1]
.sym 80493 $abc$60912$n5962_1
.sym 80495 picorv32.reg_op1[17]
.sym 80496 $abc$60912$n5974_1
.sym 80497 $abc$60912$n10648
.sym 80498 $abc$60912$n4482
.sym 80504 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80506 $abc$60912$n11064
.sym 80509 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 80512 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80517 storage_1[9][5]
.sym 80518 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 80519 storage_1[12][5]
.sym 80523 $abc$60912$n8884_1
.sym 80525 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80527 storage_1[8][5]
.sym 80528 storage_1[13][5]
.sym 80534 $abc$60912$n4549
.sym 80535 $abc$60912$n4532
.sym 80538 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 80545 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80552 $abc$60912$n4549
.sym 80555 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 80556 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80557 storage_1[13][5]
.sym 80558 storage_1[9][5]
.sym 80561 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80562 storage_1[8][5]
.sym 80563 storage_1[12][5]
.sym 80564 $abc$60912$n8884_1
.sym 80570 $abc$60912$n4532
.sym 80581 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80583 $abc$60912$n11064
.sym 80584 sys_clk_$glb_clk
.sym 80586 storage_1[10][3]
.sym 80587 $abc$60912$n8001_1
.sym 80588 $PACKER_VCC_NET
.sym 80589 storage_1[10][4]
.sym 80590 $abc$60912$n7988
.sym 80591 picorv32.reg_op1[8]
.sym 80592 $abc$60912$n8764_1
.sym 80593 storage_1[10][5]
.sym 80594 $abc$60912$n8892_1
.sym 80595 spiflash_bus_adr[2]
.sym 80598 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 80600 $abc$60912$n5377
.sym 80603 $abc$60912$n7017_1
.sym 80605 por_rst
.sym 80606 spiflash_bus_dat_w[17]
.sym 80607 $abc$60912$n9035
.sym 80608 spiflash_bus_dat_w[20]
.sym 80609 $abc$60912$n7200
.sym 80611 $abc$60912$n6650_1
.sym 80614 picorv32.alu_out_q[20]
.sym 80616 $abc$60912$n8725_1
.sym 80627 $abc$60912$n4473
.sym 80629 $abc$60912$n4480
.sym 80634 $abc$60912$n5891
.sym 80635 $abc$60912$n4481
.sym 80637 count[14]
.sym 80639 $abc$60912$n5863
.sym 80640 count[15]
.sym 80642 $PACKER_VCC_NET_$glb_clk
.sym 80645 $PACKER_VCC_NET
.sym 80651 count[0]
.sym 80653 $abc$60912$n5889
.sym 80656 count[13]
.sym 80658 $abc$60912$n4479
.sym 80662 $abc$60912$n4473
.sym 80663 $abc$60912$n5863
.sym 80673 $abc$60912$n5891
.sym 80674 $abc$60912$n4473
.sym 80679 $abc$60912$n4479
.sym 80680 $abc$60912$n4481
.sym 80681 $abc$60912$n4480
.sym 80685 count[0]
.sym 80686 $PACKER_VCC_NET_$glb_clk
.sym 80691 $abc$60912$n4473
.sym 80692 $abc$60912$n5889
.sym 80702 count[14]
.sym 80703 count[15]
.sym 80705 count[13]
.sym 80706 $PACKER_VCC_NET
.sym 80707 sys_clk_$glb_clk
.sym 80708 sys_rst_$glb_sr
.sym 80709 $abc$60912$n7253
.sym 80710 picorv32.reg_op1[29]
.sym 80712 $abc$60912$n2702
.sym 80713 storage_1[11][4]
.sym 80714 picorv32.decoded_imm[25]
.sym 80715 picorv32.reg_op2[13]
.sym 80716 slave_sel[1]
.sym 80717 $PACKER_GND_NET
.sym 80718 $abc$60912$n5860
.sym 80722 spiflash_bus_adr[2]
.sym 80725 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 80726 storage_1[11][5]
.sym 80728 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80729 $abc$60912$n9047
.sym 80730 $abc$60912$n5891
.sym 80736 $abc$60912$n4478
.sym 80740 picorv32.reg_op1[13]
.sym 80757 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80759 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80761 $abc$60912$n4474
.sym 80765 $abc$60912$n10648
.sym 80767 $abc$60912$n6650_1
.sym 80774 picorv32.alu_out_q[20]
.sym 80777 $abc$60912$n11072
.sym 80778 $abc$60912$n6129
.sym 80784 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 80790 $abc$60912$n4474
.sym 80798 picorv32.alu_out_q[20]
.sym 80803 $abc$60912$n6129
.sym 80807 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80816 $abc$60912$n10648
.sym 80820 $abc$60912$n6650_1
.sym 80829 $abc$60912$n11072
.sym 80830 sys_clk_$glb_clk
.sym 80836 picorv32.decoded_imm[31]
.sym 80837 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 80840 basesoc_uart_phy_tx_busy
.sym 80841 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 80843 basesoc_uart_phy_rx_reg[5]
.sym 80845 $abc$60912$n4859_1
.sym 80847 $abc$60912$n5860
.sym 80848 $abc$60912$n6129
.sym 80850 $abc$60912$n7253
.sym 80851 $abc$60912$n6126_1
.sym 80852 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 80860 $abc$60912$n6129
.sym 80862 picorv32.decoded_imm[29]
.sym 80871 $abc$60912$n8765
.sym 80872 $abc$60912$n6828_1
.sym 80903 $abc$60912$n6653_1
.sym 80934 picorv32.irq_mask[24]
.sym 80936 $abc$60912$n9086
.sym 80938 $abc$60912$n7217_1
.sym 80945 basesoc_sram_we[0]
.sym 80946 $abc$60912$n2702
.sym 80953 picorv32.reg_op2[17]
.sym 80954 $abc$60912$n4619
.sym 80955 $abc$60912$n4540
.sym 80956 spiflash_sr[24]
.sym 80971 $PACKER_VCC_NET_$glb_clk
.sym 80974 $abc$60912$n6664_1
.sym 80978 $abc$60912$n4665
.sym 80979 $PACKER_VCC_NET_$glb_clk
.sym 80980 basesoc_uart_tx_fifo_level[2]
.sym 80985 basesoc_uart_tx_fifo_level[3]
.sym 81000 basesoc_uart_tx_fifo_level[0]
.sym 81003 basesoc_uart_tx_fifo_level[1]
.sym 81008 basesoc_uart_tx_fifo_level[0]
.sym 81012 $auto$alumacc.cc:474:replace_alu$6725.C[2]
.sym 81014 basesoc_uart_tx_fifo_level[1]
.sym 81015 $PACKER_VCC_NET_$glb_clk
.sym 81018 $auto$alumacc.cc:474:replace_alu$6725.C[3]
.sym 81020 $PACKER_VCC_NET_$glb_clk
.sym 81021 basesoc_uart_tx_fifo_level[2]
.sym 81022 $auto$alumacc.cc:474:replace_alu$6725.C[2]
.sym 81024 $nextpnr_ICESTORM_LC_23$I3
.sym 81026 basesoc_uart_tx_fifo_level[3]
.sym 81027 $PACKER_VCC_NET_$glb_clk
.sym 81028 $auto$alumacc.cc:474:replace_alu$6725.C[3]
.sym 81034 $nextpnr_ICESTORM_LC_23$I3
.sym 81040 $abc$60912$n4665
.sym 81043 $abc$60912$n6664_1
.sym 81049 $PACKER_VCC_NET_$glb_clk
.sym 81062 $abc$60912$n7498
.sym 81063 $abc$60912$n4541
.sym 81065 picorv32.decoded_rs2[3]
.sym 81067 $abc$60912$n6184
.sym 81068 spiflash_cs_n
.sym 81069 spiflash_bus_adr[0]
.sym 81070 picorv32.reg_op2[22]
.sym 81071 spiflash_cs_n
.sym 81072 $abc$60912$n7217_1
.sym 81074 $abc$60912$n4665
.sym 81082 $abc$60912$n7587_1
.sym 81101 $abc$60912$n9086
.sym 81105 $abc$60912$n4665
.sym 81109 spiflash_bus_dat_w[7]
.sym 81114 picorv32.irq_mask[24]
.sym 81139 $abc$60912$n6111
.sym 81140 $abc$60912$n6114
.sym 81141 $auto$alumacc.cc:474:replace_alu$6725.C[4]
.sym 81144 $PACKER_VCC_NET_$glb_clk
.sym 81147 $abc$60912$n6112
.sym 81148 $abc$60912$n6115
.sym 81149 $auto$alumacc.cc:474:replace_alu$6704.C[4]
.sym 81150 $abc$60912$n5139_1
.sym 81155 $abc$60912$n4606
.sym 81157 $abc$60912$n6117
.sym 81158 basesoc_uart_tx_fifo_level[4]
.sym 81161 $abc$60912$n6118
.sym 81166 $abc$60912$n4540
.sym 81171 $auto$alumacc.cc:474:replace_alu$6704.C[4]
.sym 81173 basesoc_uart_tx_fifo_level[4]
.sym 81182 $abc$60912$n4540
.sym 81188 $abc$60912$n6114
.sym 81189 $abc$60912$n5139_1
.sym 81191 $abc$60912$n6115
.sym 81195 $PACKER_VCC_NET_$glb_clk
.sym 81196 $auto$alumacc.cc:474:replace_alu$6725.C[4]
.sym 81197 basesoc_uart_tx_fifo_level[4]
.sym 81200 $abc$60912$n6118
.sym 81201 $abc$60912$n6117
.sym 81203 $abc$60912$n5139_1
.sym 81206 $abc$60912$n5139_1
.sym 81207 $abc$60912$n6112
.sym 81208 $abc$60912$n6111
.sym 81216 $abc$60912$n4606
.sym 81217 sys_clk_$glb_clk
.sym 81218 sys_rst_$glb_sr
.sym 81219 storage_1[12][0]
.sym 81220 $abc$60912$n7751
.sym 81223 $abc$60912$n7082
.sym 81225 picorv32.cpuregs_rs1[10]
.sym 81226 picorv32.irq_pending[0]
.sym 81229 $abc$60912$n6069_1
.sym 81230 picorv32.mem_do_rinst
.sym 81233 $abc$60912$n4540
.sym 81234 picorv32.decoded_rs2[3]
.sym 81236 $abc$60912$n6184
.sym 81237 $abc$60912$n2702
.sym 81238 picorv32.timer[17]
.sym 81243 $abc$60912$n4520_1
.sym 81247 $abc$60912$n4475
.sym 81251 $abc$60912$n5034
.sym 81252 storage_1[12][0]
.sym 81262 basesoc_uart_tx_fifo_level[1]
.sym 81271 basesoc_uart_tx_fifo_level[3]
.sym 81274 basesoc_uart_tx_fifo_level[2]
.sym 81286 basesoc_uart_tx_fifo_level[0]
.sym 81294 basesoc_uart_tx_fifo_level[0]
.sym 81298 $auto$alumacc.cc:474:replace_alu$6704.C[2]
.sym 81300 basesoc_uart_tx_fifo_level[1]
.sym 81304 $auto$alumacc.cc:474:replace_alu$6704.C[3]
.sym 81306 basesoc_uart_tx_fifo_level[2]
.sym 81308 $auto$alumacc.cc:474:replace_alu$6704.C[2]
.sym 81310 $nextpnr_ICESTORM_LC_11$I3
.sym 81312 basesoc_uart_tx_fifo_level[3]
.sym 81314 $auto$alumacc.cc:474:replace_alu$6704.C[3]
.sym 81320 $nextpnr_ICESTORM_LC_11$I3
.sym 81323 basesoc_uart_tx_fifo_level[0]
.sym 81324 basesoc_uart_tx_fifo_level[1]
.sym 81325 basesoc_uart_tx_fifo_level[2]
.sym 81326 basesoc_uart_tx_fifo_level[3]
.sym 81344 $abc$60912$n5144
.sym 81345 $abc$60912$n5145
.sym 81346 $abc$60912$n5147
.sym 81347 $abc$60912$n5148
.sym 81348 $abc$60912$n5150
.sym 81349 $abc$60912$n5151
.sym 81352 $abc$60912$n2702
.sym 81353 $abc$60912$n4703
.sym 81354 $abc$60912$n4554
.sym 81356 $abc$60912$n6002
.sym 81360 picorv32.cpuregs_rs1[27]
.sym 81363 picorv32.cpuregs_rs1[10]
.sym 81364 picorv32.cpuregs_rs1[0]
.sym 81368 picorv32.mem_do_rinst
.sym 81370 picorv32.timer[17]
.sym 81373 $abc$60912$n8020
.sym 81376 picorv32.reg_op1[3]
.sym 81390 picorv32.mem_do_rinst
.sym 81394 $abc$60912$n6002
.sym 81395 $abc$60912$n5141
.sym 81397 $abc$60912$n6013_1
.sym 81400 picorv32.cpuregs_rs1[3]
.sym 81403 $abc$60912$n5147
.sym 81404 picorv32.pcpi_mul.pcpi_insn[14]
.sym 81405 $abc$60912$n5150
.sym 81406 $abc$60912$n5151
.sym 81407 $abc$60912$n5153
.sym 81409 $abc$60912$n5144
.sym 81410 $abc$60912$n5145
.sym 81412 $abc$60912$n5148
.sym 81413 $abc$60912$n2702
.sym 81416 $abc$60912$n5145
.sym 81417 picorv32.cpuregs_rs1[3]
.sym 81418 $abc$60912$n6002
.sym 81419 $abc$60912$n6013_1
.sym 81422 $abc$60912$n5153
.sym 81423 $abc$60912$n5148
.sym 81424 $abc$60912$n5151
.sym 81425 $abc$60912$n5150
.sym 81429 picorv32.mem_do_rinst
.sym 81441 $abc$60912$n2702
.sym 81446 picorv32.pcpi_mul.pcpi_insn[14]
.sym 81458 $abc$60912$n5144
.sym 81459 $abc$60912$n5147
.sym 81460 $abc$60912$n5141
.sym 81461 $abc$60912$n5145
.sym 81463 sys_clk_$glb_clk
.sym 81464 $abc$60912$n1169_$glb_sr
.sym 81465 $abc$60912$n5153
.sym 81466 $abc$60912$n5154
.sym 81467 $abc$60912$n5156
.sym 81468 $abc$60912$n5157
.sym 81469 $abc$60912$n5159
.sym 81470 $abc$60912$n5160
.sym 81471 $abc$60912$n5162
.sym 81472 $abc$60912$n5163
.sym 81475 $abc$60912$n7217_1
.sym 81476 spiflash_bus_dat_w[4]
.sym 81477 picorv32.timer[3]
.sym 81478 $abc$60912$n5150
.sym 81479 $abc$60912$n5538
.sym 81481 $abc$60912$n4554
.sym 81484 spiflash_bus_dat_w[3]
.sym 81485 $abc$60912$n6013_1
.sym 81487 spiflash_bus_adr[5]
.sym 81489 picorv32.cpuregs_rs1[13]
.sym 81490 picorv32.pcpi_mul.pcpi_insn[14]
.sym 81494 $abc$60912$n2702
.sym 81497 picorv32.cpuregs_rs1[28]
.sym 81498 $abc$60912$n4665
.sym 81499 $abc$60912$n4630
.sym 81500 $abc$60912$n6726
.sym 81506 picorv32.timer[20]
.sym 81510 $abc$60912$n6080_1
.sym 81513 $abc$60912$n6079_1
.sym 81514 $abc$60912$n6083_1
.sym 81515 $abc$60912$n6084_1
.sym 81517 $abc$60912$n6085_1
.sym 81518 $abc$60912$n6081_1
.sym 81521 $abc$60912$n6082_1
.sym 81522 $abc$60912$n4554
.sym 81526 $abc$60912$n7328_1
.sym 81527 $abc$60912$n2702
.sym 81529 spiflash_bus_dat_w[3]
.sym 81530 $abc$60912$n5165
.sym 81532 $abc$60912$n4667
.sym 81534 picorv32.cpuregs_rs1[3]
.sym 81535 $abc$60912$n5160
.sym 81536 $abc$60912$n5162
.sym 81537 $abc$60912$n5163
.sym 81539 $abc$60912$n7328_1
.sym 81541 $abc$60912$n4554
.sym 81542 picorv32.cpuregs_rs1[3]
.sym 81547 $abc$60912$n4667
.sym 81554 spiflash_bus_dat_w[3]
.sym 81559 $abc$60912$n2702
.sym 81563 $abc$60912$n5160
.sym 81564 $abc$60912$n5162
.sym 81565 $abc$60912$n5163
.sym 81566 $abc$60912$n5165
.sym 81569 $abc$60912$n6079_1
.sym 81570 $abc$60912$n6085_1
.sym 81572 $abc$60912$n6084_1
.sym 81577 picorv32.timer[20]
.sym 81581 $abc$60912$n6081_1
.sym 81582 $abc$60912$n6080_1
.sym 81583 $abc$60912$n6083_1
.sym 81584 $abc$60912$n6082_1
.sym 81588 $abc$60912$n5165
.sym 81589 $abc$60912$n5166
.sym 81590 $abc$60912$n5168
.sym 81591 $abc$60912$n5169
.sym 81592 $abc$60912$n5171
.sym 81593 $abc$60912$n5172
.sym 81594 $abc$60912$n5174
.sym 81595 $abc$60912$n5175
.sym 81597 $abc$60912$n7419
.sym 81598 $abc$60912$n5333
.sym 81599 $abc$60912$n4732
.sym 81600 $abc$60912$n7327_1
.sym 81601 picorv32.timer[12]
.sym 81602 $abc$60912$n6078_1
.sym 81603 picorv32.pcpi_mul.pcpi_insn[13]
.sym 81604 $abc$60912$n4667
.sym 81605 picorv32.timer[9]
.sym 81606 $abc$60912$n6013_1
.sym 81608 $abc$60912$n7418_1
.sym 81609 $abc$60912$n5154
.sym 81610 $abc$60912$n8055
.sym 81612 $abc$60912$n6196
.sym 81613 spiflash_bus_dat_w[3]
.sym 81617 picorv32.irq_mask[24]
.sym 81618 $abc$60912$n4667
.sym 81620 $abc$60912$n7593_1
.sym 81623 $abc$60912$n6193
.sym 81633 $abc$60912$n6013_1
.sym 81634 $abc$60912$n5160
.sym 81636 $abc$60912$n6002
.sym 81643 basesoc_sram_we[0]
.sym 81647 $abc$60912$n6193
.sym 81649 picorv32.cpuregs_rs1[13]
.sym 81651 picorv32.reg_op2[22]
.sym 81653 $abc$60912$n5177
.sym 81654 $abc$60912$n7461
.sym 81656 $abc$60912$n9181
.sym 81657 spiflash_bus_dat_w[4]
.sym 81658 $abc$60912$n5172
.sym 81659 $abc$60912$n5174
.sym 81660 $abc$60912$n5175
.sym 81664 picorv32.reg_op2[22]
.sym 81668 basesoc_sram_we[0]
.sym 81677 spiflash_bus_dat_w[4]
.sym 81681 $abc$60912$n9181
.sym 81686 $abc$60912$n6013_1
.sym 81687 $abc$60912$n6002
.sym 81688 picorv32.cpuregs_rs1[13]
.sym 81689 $abc$60912$n5160
.sym 81693 $abc$60912$n6193
.sym 81700 $abc$60912$n7461
.sym 81704 $abc$60912$n5174
.sym 81705 $abc$60912$n5172
.sym 81706 $abc$60912$n5177
.sym 81707 $abc$60912$n5175
.sym 81709 sys_clk_$glb_clk
.sym 81710 $abc$60912$n1169_$glb_sr
.sym 81711 $abc$60912$n5177
.sym 81712 $abc$60912$n5178
.sym 81713 $abc$60912$n5180
.sym 81714 $abc$60912$n5181
.sym 81715 $abc$60912$n5183
.sym 81716 $abc$60912$n5184
.sym 81717 $abc$60912$n5186
.sym 81718 $auto$alumacc.cc:474:replace_alu$6787.C[31]
.sym 81719 picorv32.timer[13]
.sym 81720 $abc$60912$n4683
.sym 81721 $abc$60912$n4683
.sym 81722 $abc$60912$n8678
.sym 81723 $abc$60912$n6083_1
.sym 81724 $abc$60912$n7544
.sym 81725 picorv32.cpuregs_rs1[23]
.sym 81727 spiflash_bus_dat_w[0]
.sym 81728 $abc$60912$n5175
.sym 81730 picorv32.timer[17]
.sym 81732 spiflash_bus_adr[5]
.sym 81733 spiflash_bus_dat_w[2]
.sym 81735 $abc$60912$n5034
.sym 81736 spiflash_bus_dat_w[4]
.sym 81738 $abc$60912$n8059
.sym 81739 $abc$60912$n4475
.sym 81740 $abc$60912$n4784_1
.sym 81742 $abc$60912$n6193
.sym 81743 $abc$60912$n6061_1
.sym 81744 storage_1[12][0]
.sym 81745 $abc$60912$n6066_1
.sym 81746 $abc$60912$n4520_1
.sym 81752 $abc$60912$n5165
.sym 81754 $abc$60912$n7501
.sym 81755 spiflash_bus_adr[8]
.sym 81756 picorv32.cpuregs_rs1[16]
.sym 81757 $abc$60912$n7506
.sym 81761 picorv32.cpuregs_rs1[29]
.sym 81762 $abc$60912$n6002
.sym 81763 $abc$60912$n6013_1
.sym 81766 $abc$60912$n7503
.sym 81769 picorv32.cpuregs_rs1[28]
.sym 81772 $abc$60912$n5183
.sym 81773 $abc$60912$n5184
.sym 81774 $abc$60912$n7502_1
.sym 81780 $abc$60912$n6013_1
.sym 81781 picorv32.pcpi_mul.pcpi_insn[14]
.sym 81791 $abc$60912$n6002
.sym 81792 $abc$60912$n5183
.sym 81793 picorv32.cpuregs_rs1[28]
.sym 81794 $abc$60912$n6013_1
.sym 81797 $abc$60912$n7502_1
.sym 81798 $abc$60912$n7503
.sym 81799 $abc$60912$n7501
.sym 81800 $abc$60912$n7506
.sym 81803 $abc$60912$n5184
.sym 81804 picorv32.cpuregs_rs1[29]
.sym 81805 $abc$60912$n6002
.sym 81806 $abc$60912$n6013_1
.sym 81809 picorv32.pcpi_mul.pcpi_insn[14]
.sym 81815 $abc$60912$n6002
.sym 81816 $abc$60912$n5165
.sym 81817 $abc$60912$n6013_1
.sym 81818 picorv32.cpuregs_rs1[16]
.sym 81824 spiflash_bus_adr[8]
.sym 81828 picorv32.cpuregs_rs1[16]
.sym 81832 sys_clk_$glb_clk
.sym 81833 $abc$60912$n1169_$glb_sr
.sym 81834 $abc$60912$n4634_1
.sym 81835 picorv32.reg_sh[1]
.sym 81836 $abc$60912$n7154
.sym 81837 $abc$60912$n4857
.sym 81838 $abc$60912$n6101_1
.sym 81839 $abc$60912$n7578_1
.sym 81840 $abc$60912$n4826
.sym 81841 $abc$60912$n7281
.sym 81843 basesoc_sram_we[0]
.sym 81845 picorv32.reg_next_pc[8]
.sym 81847 picorv32.timer[25]
.sym 81848 picorv32.timer[16]
.sym 81849 $abc$60912$n7646
.sym 81850 $abc$60912$n4525
.sym 81851 $abc$60912$n2702
.sym 81852 picorv32.cpuregs_rs1[24]
.sym 81853 picorv32.timer[25]
.sym 81854 picorv32.timer[29]
.sym 81855 spiflash_bus_dat_w[6]
.sym 81856 spiflash_clk
.sym 81857 picorv32.cpuregs_rs1[27]
.sym 81858 $abc$60912$n2698
.sym 81859 $abc$60912$n7500
.sym 81860 $abc$60912$n8020
.sym 81861 picorv32.reg_op2[30]
.sym 81862 picorv32.reg_sh[2]
.sym 81863 $abc$60912$n7461
.sym 81864 $abc$60912$n4618_1
.sym 81865 picorv32.mem_do_rinst
.sym 81868 spiflash_bus_adr[1]
.sym 81875 $abc$60912$n6070_1
.sym 81876 picorv32.reg_sh[4]
.sym 81878 $abc$60912$n4619
.sym 81879 picorv32.cpu_state[4]
.sym 81881 $abc$60912$n6103_1
.sym 81882 picorv32.cpuregs_rs1[16]
.sym 81883 $abc$60912$n4554
.sym 81887 picorv32.reg_sh[3]
.sym 81889 spiflash_bus_dat_w[7]
.sym 81890 $abc$60912$n6063_1
.sym 81891 picorv32.reg_sh[0]
.sym 81896 $abc$60912$n6069_1
.sym 81897 picorv32.reg_sh[2]
.sym 81899 $abc$60912$n6064_1
.sym 81900 picorv32.reg_sh[1]
.sym 81901 $abc$60912$n8008
.sym 81904 $abc$60912$n10490
.sym 81908 picorv32.reg_sh[2]
.sym 81909 $abc$60912$n8008
.sym 81910 $abc$60912$n10490
.sym 81911 $abc$60912$n4619
.sym 81914 $abc$60912$n6069_1
.sym 81915 $abc$60912$n6070_1
.sym 81917 picorv32.cpu_state[4]
.sym 81921 $abc$60912$n4554
.sym 81923 picorv32.cpuregs_rs1[16]
.sym 81926 picorv32.reg_sh[4]
.sym 81927 picorv32.reg_sh[0]
.sym 81928 picorv32.reg_sh[3]
.sym 81929 picorv32.reg_sh[1]
.sym 81932 picorv32.reg_sh[2]
.sym 81934 $abc$60912$n10490
.sym 81935 $abc$60912$n4619
.sym 81941 $abc$60912$n6103_1
.sym 81944 picorv32.cpu_state[4]
.sym 81945 $abc$60912$n6064_1
.sym 81946 $abc$60912$n6063_1
.sym 81950 spiflash_bus_dat_w[7]
.sym 81955 sys_clk_$glb_clk
.sym 81957 picorv32.reg_sh[0]
.sym 81958 $abc$60912$n4634_1
.sym 81959 $abc$60912$n6196
.sym 81960 $abc$60912$n4618_1
.sym 81961 $abc$60912$n6100_1
.sym 81962 picorv32.cpuregs_wrdata[13]
.sym 81963 $abc$60912$n2698
.sym 81964 $abc$60912$n6202
.sym 81965 $abc$60912$n5251
.sym 81967 $abc$60912$n7041_1
.sym 81968 $abc$60912$n5251
.sym 81969 picorv32.irq_mask[2]
.sym 81970 $abc$60912$n7317_1
.sym 81971 picorv32.pcpi_valid
.sym 81973 picorv32.pcpi_mul.pcpi_insn[13]
.sym 81974 $abc$60912$n8045
.sym 81975 picorv32.cpuregs_rs1[29]
.sym 81976 spiflash_bus_dat_w[3]
.sym 81977 $abc$60912$n8045
.sym 81978 spiflash_bus_dat_w[2]
.sym 81979 $abc$60912$n5251
.sym 81980 $abc$60912$n7456
.sym 81981 picorv32.instr_ecall_ebreak
.sym 81982 $abc$60912$n4630
.sym 81983 $abc$60912$n4527
.sym 81984 $abc$60912$n4640_1
.sym 81985 $abc$60912$n2702
.sym 81986 $abc$60912$n5251
.sym 81987 $abc$60912$n4630
.sym 81988 $abc$60912$n6726
.sym 81989 $abc$60912$n4828
.sym 81990 $abc$60912$n4665
.sym 81991 $abc$60912$n4531
.sym 81992 picorv32.cpuregs_rs1[13]
.sym 81999 picorv32.reg_sh[2]
.sym 82000 $abc$60912$n4828
.sym 82001 $abc$60912$n8006
.sym 82003 picorv32.reg_next_pc[8]
.sym 82005 picorv32.pcpi_timeout
.sym 82007 picorv32.instr_ecall_ebreak
.sym 82010 $abc$60912$n5251
.sym 82011 $PACKER_VCC_NET_$glb_clk
.sym 82012 $abc$60912$n6067_1
.sym 82017 $abc$60912$n6066_1
.sym 82018 picorv32.cpu_state[4]
.sym 82020 $abc$60912$n8007
.sym 82022 picorv32.reg_sh[0]
.sym 82024 $abc$60912$n4611
.sym 82031 picorv32.cpu_state[4]
.sym 82032 picorv32.reg_sh[2]
.sym 82034 $abc$60912$n5251
.sym 82037 $abc$60912$n5251
.sym 82039 $abc$60912$n8006
.sym 82040 $abc$60912$n8007
.sym 82046 picorv32.reg_next_pc[8]
.sym 82049 picorv32.reg_sh[0]
.sym 82050 $PACKER_VCC_NET_$glb_clk
.sym 82055 picorv32.cpu_state[4]
.sym 82056 $abc$60912$n6067_1
.sym 82058 $abc$60912$n6066_1
.sym 82061 picorv32.pcpi_timeout
.sym 82063 $abc$60912$n4611
.sym 82064 picorv32.instr_ecall_ebreak
.sym 82067 $PACKER_VCC_NET_$glb_clk
.sym 82069 $PACKER_VCC_NET_$glb_clk
.sym 82070 picorv32.reg_sh[0]
.sym 82073 picorv32.pcpi_timeout
.sym 82074 picorv32.instr_ecall_ebreak
.sym 82075 $abc$60912$n4611
.sym 82077 $abc$60912$n4828
.sym 82078 sys_clk_$glb_clk
.sym 82080 $abc$60912$n4638
.sym 82081 $abc$60912$n4629
.sym 82082 $abc$60912$n4650_1
.sym 82083 picorv32.cpu_state[1]
.sym 82084 $abc$60912$n4636
.sym 82085 $abc$60912$n4625
.sym 82086 $abc$60912$n4651
.sym 82087 $abc$60912$n8559_1
.sym 82089 $abc$60912$n6201
.sym 82090 picorv32.reg_op1[29]
.sym 82091 picorv32.reg_op2[11]
.sym 82092 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 82093 $abc$60912$n2698
.sym 82094 $abc$60912$n7348
.sym 82095 $abc$60912$n4525
.sym 82096 $abc$60912$n8007_1
.sym 82097 $abc$60912$n11072
.sym 82098 $abc$60912$n8045
.sym 82099 $abc$60912$n6102_1
.sym 82100 $abc$60912$n4510
.sym 82101 $abc$60912$n4667
.sym 82102 picorv32.is_sb_sh_sw
.sym 82103 $abc$60912$n4671_1
.sym 82104 $abc$60912$n6196
.sym 82105 spiflash_bus_dat_w[3]
.sym 82106 $abc$60912$n4922_1
.sym 82109 $abc$60912$n4639
.sym 82110 picorv32.cpuregs_wrdata[13]
.sym 82111 $abc$60912$n11041
.sym 82112 picorv32.cpu_state[2]
.sym 82114 $abc$60912$n5537
.sym 82121 $abc$60912$n4523
.sym 82127 $abc$60912$n4632
.sym 82128 $abc$60912$n4627
.sym 82129 $abc$60912$n8554_1
.sym 82130 $abc$60912$n4527
.sym 82132 $abc$60912$n4656_1
.sym 82133 $abc$60912$n4536_1
.sym 82134 picorv32.reg_sh[2]
.sym 82135 picorv32.cpu_state[4]
.sym 82137 $abc$60912$n4530_1
.sym 82138 picorv32.cpu_state[2]
.sym 82139 $abc$60912$n4619
.sym 82143 $abc$60912$n4654_1
.sym 82146 $abc$60912$n4553
.sym 82147 $abc$60912$n4522_1
.sym 82148 $abc$60912$n11043
.sym 82150 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82151 $abc$60912$n4553
.sym 82154 $abc$60912$n4654_1
.sym 82155 picorv32.cpu_state[2]
.sym 82156 $abc$60912$n4656_1
.sym 82157 $abc$60912$n4553
.sym 82160 $abc$60912$n4522_1
.sym 82161 $abc$60912$n4632
.sym 82162 $abc$60912$n8554_1
.sym 82163 $abc$60912$n4654_1
.sym 82166 $abc$60912$n4527
.sym 82168 $abc$60912$n4523
.sym 82173 $abc$60912$n4619
.sym 82174 picorv32.cpu_state[4]
.sym 82175 picorv32.reg_sh[2]
.sym 82178 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82184 picorv32.cpu_state[4]
.sym 82185 picorv32.reg_sh[2]
.sym 82187 $abc$60912$n4619
.sym 82190 $abc$60912$n4553
.sym 82191 $abc$60912$n4536_1
.sym 82192 $abc$60912$n4527
.sym 82193 $abc$60912$n4627
.sym 82196 $abc$60912$n4522_1
.sym 82199 $abc$60912$n4530_1
.sym 82200 $abc$60912$n11043
.sym 82201 sys_clk_$glb_clk
.sym 82203 $abc$60912$n4641
.sym 82204 $abc$60912$n4640_1
.sym 82205 $abc$60912$n4614
.sym 82206 $abc$60912$n4613_1
.sym 82207 $abc$60912$n4615
.sym 82208 $abc$60912$n4520_1
.sym 82209 $abc$60912$n4654_1
.sym 82210 $abc$60912$n4621_1
.sym 82211 $abc$60912$n11443
.sym 82212 $abc$60912$n7473
.sym 82213 $abc$60912$n11434
.sym 82214 picorv32.reg_op1[2]
.sym 82215 $abc$60912$n4701
.sym 82216 spiflash_bus_dat_w[0]
.sym 82217 $abc$60912$n4540
.sym 82218 picorv32.cpu_state[1]
.sym 82219 spiflash_bus_dat_w[4]
.sym 82220 spiflash_bus_dat_w[2]
.sym 82222 $abc$60912$n4633_1
.sym 82223 $abc$60912$n5251
.sym 82225 spiflash_bus_dat_w[1]
.sym 82226 picorv32.reg_op1[14]
.sym 82227 $abc$60912$n6061_1
.sym 82228 $abc$60912$n4784_1
.sym 82229 picorv32.mem_wordsize[0]
.sym 82230 $abc$60912$n4520_1
.sym 82231 $abc$60912$n5034
.sym 82232 $abc$60912$n4553
.sym 82233 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 82234 $abc$60912$n4922_1
.sym 82235 picorv32.mem_wordsize[2]
.sym 82236 storage_1[12][0]
.sym 82237 $abc$60912$n4553
.sym 82238 $abc$60912$n2702
.sym 82249 $abc$60912$n4533
.sym 82251 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 82252 $abc$60912$n4523
.sym 82254 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 82255 $abc$60912$n4535
.sym 82256 $abc$60912$n4524_1
.sym 82257 $abc$60912$n765
.sym 82259 $abc$60912$n4533
.sym 82264 $abc$60912$n4628
.sym 82265 $abc$60912$n4531
.sym 82266 $abc$60912$n4528
.sym 82267 $abc$60912$n4526_1
.sym 82271 $abc$60912$n11041
.sym 82273 $abc$60912$n4529
.sym 82274 $abc$60912$n4528
.sym 82277 $abc$60912$n765
.sym 82278 $abc$60912$n4524_1
.sym 82280 $abc$60912$n4526_1
.sym 82283 $abc$60912$n4528
.sym 82284 $abc$60912$n765
.sym 82285 $abc$60912$n4526_1
.sym 82286 $abc$60912$n4529
.sym 82292 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 82295 $abc$60912$n4528
.sym 82297 $abc$60912$n4526_1
.sym 82298 $abc$60912$n4535
.sym 82303 $abc$60912$n4535
.sym 82304 $abc$60912$n4526_1
.sym 82307 $abc$60912$n4533
.sym 82308 $abc$60912$n4528
.sym 82309 $abc$60912$n4526_1
.sym 82310 $abc$60912$n4535
.sym 82316 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 82319 $abc$60912$n4523
.sym 82320 $abc$60912$n4533
.sym 82321 $abc$60912$n4531
.sym 82322 $abc$60912$n4628
.sym 82323 $abc$60912$n11041
.sym 82324 sys_clk_$glb_clk
.sym 82326 $abc$60912$n6051_1
.sym 82327 $abc$60912$n6050_1
.sym 82328 $abc$60912$n4639
.sym 82329 storage_1[1][5]
.sym 82330 $abc$60912$n4628
.sym 82331 $abc$60912$n4609
.sym 82332 $abc$60912$n4528
.sym 82333 $abc$60912$n6052_1
.sym 82334 $abc$60912$n4586
.sym 82336 picorv32.reg_op1[16]
.sym 82337 picorv32.reg_op2[17]
.sym 82338 picorv32.irq_pending[0]
.sym 82339 $abc$60912$n7544
.sym 82340 $abc$60912$n765
.sym 82341 $abc$60912$n6105_1
.sym 82342 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82343 $abc$60912$n5247_1
.sym 82345 $abc$60912$n4618_1
.sym 82347 $abc$60912$n7400_1
.sym 82348 $abc$60912$n4536_1
.sym 82349 spiflash_bus_dat_w[6]
.sym 82350 picorv32.mem_do_wdata
.sym 82351 picorv32.reg_op1[0]
.sym 82352 picorv32.reg_op1[4]
.sym 82353 picorv32.reg_op2[30]
.sym 82354 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82355 $abc$60912$n4529
.sym 82357 picorv32.mem_do_rinst
.sym 82359 picorv32.reg_op1[10]
.sym 82360 spiflash_bus_adr[1]
.sym 82361 $abc$60912$n4537_1
.sym 82367 picorv32.reg_op1[0]
.sym 82375 $abc$60912$n4525
.sym 82377 storage_1[0][5]
.sym 82379 $abc$60912$n4529
.sym 82380 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 82384 $abc$60912$n5535
.sym 82385 $abc$60912$n4526_1
.sym 82386 $abc$60912$n5537
.sym 82387 $abc$60912$n765
.sym 82389 picorv32.mem_wordsize[0]
.sym 82391 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82392 $abc$60912$n8029
.sym 82394 storage_1[1][5]
.sym 82395 picorv32.mem_wordsize[2]
.sym 82397 $abc$60912$n4528
.sym 82400 $abc$60912$n8029
.sym 82407 picorv32.reg_op1[0]
.sym 82412 $abc$60912$n765
.sym 82413 $abc$60912$n4529
.sym 82414 $abc$60912$n4526_1
.sym 82415 $abc$60912$n4528
.sym 82418 $abc$60912$n5535
.sym 82424 picorv32.reg_op1[0]
.sym 82425 $abc$60912$n4525
.sym 82426 picorv32.mem_wordsize[0]
.sym 82427 picorv32.mem_wordsize[2]
.sym 82430 storage_1[0][5]
.sym 82431 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 82432 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82433 storage_1[1][5]
.sym 82437 $abc$60912$n5537
.sym 82447 sys_clk_$glb_clk
.sym 82449 $abc$60912$n4932
.sym 82450 $abc$60912$n8029
.sym 82451 $abc$60912$n4779
.sym 82452 $abc$60912$n4623
.sym 82453 $abc$60912$n4781
.sym 82454 $abc$60912$n4783
.sym 82455 picorv32.mem_do_wdata
.sym 82456 $abc$60912$n4931
.sym 82457 $abc$60912$n7485
.sym 82458 spiflash_bus_adr[7]
.sym 82459 $abc$60912$n4540
.sym 82460 $abc$60912$n4829
.sym 82461 picorv32.irq_pending[2]
.sym 82462 spiflash_bus_dat_w[2]
.sym 82463 picorv32.irq_pending[26]
.sym 82464 picorv32.is_lb_lh_lw_lbu_lhu
.sym 82465 picorv32.reg_op1[2]
.sym 82466 picorv32.reg_op1[2]
.sym 82467 $abc$60912$n7020_1
.sym 82468 $abc$60912$n924
.sym 82469 $abc$60912$n2702
.sym 82470 $abc$60912$n7154
.sym 82471 picorv32.cpu_state[4]
.sym 82472 $abc$60912$n5739_1
.sym 82473 picorv32.trap
.sym 82474 $abc$60912$n5251
.sym 82475 $abc$60912$n7262
.sym 82476 picorv32.cpuregs_rs1[13]
.sym 82477 picorv32.reg_op1[12]
.sym 82478 picorv32.mem_do_wdata
.sym 82479 $abc$60912$n5251
.sym 82480 $abc$60912$n6726
.sym 82481 $abc$60912$n2702
.sym 82482 $abc$60912$n2701
.sym 82483 $abc$60912$n5021_1
.sym 82484 $abc$60912$n2702
.sym 82490 storage_1[9][7]
.sym 82491 $abc$60912$n7219_1
.sym 82493 $abc$60912$n2702
.sym 82495 storage_1[13][7]
.sym 82497 $abc$60912$n7218
.sym 82499 picorv32.trap
.sym 82500 picorv32.reg_op1[24]
.sym 82501 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82502 picorv32.reg_op1[21]
.sym 82503 $abc$60912$n5251
.sym 82505 $abc$60912$n4922_1
.sym 82506 $abc$60912$n7016_1
.sym 82508 $abc$60912$n765
.sym 82510 $abc$60912$n7017_1
.sym 82514 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82515 picorv32.reg_op1[29]
.sym 82516 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 82517 $abc$60912$n11072
.sym 82518 $abc$60912$n7016_1
.sym 82519 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82520 picorv32.reg_op1[26]
.sym 82524 $abc$60912$n2702
.sym 82529 picorv32.reg_op1[21]
.sym 82530 picorv32.reg_op1[29]
.sym 82531 $abc$60912$n7016_1
.sym 82532 $abc$60912$n7017_1
.sym 82537 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82541 $abc$60912$n7218
.sym 82542 $abc$60912$n5251
.sym 82543 $abc$60912$n7219_1
.sym 82544 $abc$60912$n4922_1
.sym 82547 $abc$60912$n765
.sym 82549 picorv32.trap
.sym 82553 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 82559 storage_1[9][7]
.sym 82560 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 82561 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82562 storage_1[13][7]
.sym 82565 picorv32.reg_op1[24]
.sym 82566 $abc$60912$n7016_1
.sym 82567 picorv32.reg_op1[26]
.sym 82568 $abc$60912$n7017_1
.sym 82569 $abc$60912$n11072
.sym 82570 sys_clk_$glb_clk
.sym 82572 $abc$60912$n8028
.sym 82573 $abc$60912$n7243_1
.sym 82574 $abc$60912$n5740
.sym 82575 $abc$60912$n5021_1
.sym 82576 $abc$60912$n4934
.sym 82577 $abc$60912$n4537_1
.sym 82578 picorv32.mem_do_rdata
.sym 82579 $abc$60912$n7262
.sym 82580 picorv32.mem_do_prefetch
.sym 82581 spiflash_bus_adr[0]
.sym 82582 picorv32.reg_op2[22]
.sym 82583 spiflash_cs_n
.sym 82584 spiflash_bus_adr[5]
.sym 82585 picorv32.is_sb_sh_sw
.sym 82587 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82588 $abc$60912$n5937_1
.sym 82589 $abc$60912$n4931
.sym 82590 $abc$60912$n5739_1
.sym 82592 $abc$60912$n4779
.sym 82593 $abc$60912$n8029
.sym 82594 $abc$60912$n4665
.sym 82595 storage_1[11][0]
.sym 82596 $abc$60912$n7017_1
.sym 82598 picorv32.cpu_state[2]
.sym 82599 picorv32.reg_op1[28]
.sym 82601 picorv32.reg_op1[1]
.sym 82602 $abc$60912$n11073
.sym 82604 picorv32.cpu_state[2]
.sym 82605 $abc$60912$n4922_1
.sym 82606 $abc$60912$n4922_1
.sym 82613 picorv32.mem_do_rinst
.sym 82615 $abc$60912$n4539
.sym 82616 $abc$60912$n5022
.sym 82617 $abc$60912$n4541
.sym 82619 picorv32.mem_do_wdata
.sym 82621 $abc$60912$n5020_1
.sym 82622 $abc$60912$n4526_1
.sym 82623 $abc$60912$n5025
.sym 82624 $abc$60912$n4732
.sym 82625 picorv32.mem_state[0]
.sym 82626 $abc$60912$n4728
.sym 82627 $abc$60912$n5023_1
.sym 82628 picorv32.mem_state[1]
.sym 82632 $abc$60912$n5021_1
.sym 82634 $abc$60912$n4542
.sym 82635 $abc$60912$n5023_1
.sym 82637 picorv32.mem_do_rinst
.sym 82642 $abc$60912$n4540
.sym 82643 picorv32.mem_do_rdata
.sym 82646 picorv32.mem_do_wdata
.sym 82647 $abc$60912$n5021_1
.sym 82648 $abc$60912$n5023_1
.sym 82649 $abc$60912$n5022
.sym 82652 picorv32.mem_do_rdata
.sym 82655 picorv32.mem_do_wdata
.sym 82658 $abc$60912$n4540
.sym 82659 $abc$60912$n5023_1
.sym 82660 picorv32.mem_state[1]
.sym 82661 picorv32.mem_state[0]
.sym 82664 $abc$60912$n4542
.sym 82665 picorv32.mem_do_rinst
.sym 82670 picorv32.mem_state[1]
.sym 82671 $abc$60912$n5020_1
.sym 82672 $abc$60912$n4540
.sym 82673 picorv32.mem_state[0]
.sym 82676 picorv32.mem_do_rinst
.sym 82677 $abc$60912$n4526_1
.sym 82678 $abc$60912$n4542
.sym 82679 $abc$60912$n4539
.sym 82682 picorv32.mem_state[1]
.sym 82683 picorv32.mem_do_rdata
.sym 82684 picorv32.mem_do_rinst
.sym 82685 picorv32.mem_state[0]
.sym 82688 $abc$60912$n5025
.sym 82689 $abc$60912$n4541
.sym 82690 $abc$60912$n5022
.sym 82691 picorv32.mem_do_wdata
.sym 82692 $abc$60912$n4732
.sym 82693 sys_clk_$glb_clk
.sym 82694 $abc$60912$n4728
.sym 82695 storage_1[12][0]
.sym 82696 $abc$60912$n7261
.sym 82697 $abc$60912$n7259
.sym 82698 $abc$60912$n7260
.sym 82699 $abc$60912$n8711
.sym 82700 $abc$60912$n7106
.sym 82701 $abc$60912$n7108_1
.sym 82702 $abc$60912$n7107
.sym 82703 $abc$60912$n7016_1
.sym 82704 $abc$60912$n4777
.sym 82705 picorv32.reg_op2[3]
.sym 82706 $abc$60912$n7016_1
.sym 82707 $abc$60912$n4723
.sym 82708 $abc$60912$n7290
.sym 82709 slave_sel_r[0]
.sym 82710 $abc$60912$n4549
.sym 82711 $abc$60912$n4549
.sym 82713 spiflash_bus_dat_w[1]
.sym 82715 spiflash_bus_adr[4]
.sym 82716 picorv32.reg_op1[9]
.sym 82717 $abc$60912$n5778
.sym 82718 $abc$60912$n5740
.sym 82719 $abc$60912$n6652_1
.sym 82720 $abc$60912$n4784_1
.sym 82721 picorv32.reg_op1[26]
.sym 82722 $abc$60912$n4922_1
.sym 82723 $abc$60912$n4881
.sym 82724 storage_1[12][0]
.sym 82725 $abc$60912$n8029
.sym 82727 picorv32.mem_wordsize[2]
.sym 82728 picorv32.reg_op1[14]
.sym 82729 $abc$60912$n4738
.sym 82730 $abc$60912$n6061_1
.sym 82736 $abc$60912$n4888
.sym 82738 $abc$60912$n765
.sym 82739 $abc$60912$n5021_1
.sym 82740 storage_1[12][0]
.sym 82741 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82743 $abc$60912$n4882
.sym 82744 $abc$60912$n5224
.sym 82745 picorv32.trap
.sym 82746 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82747 $abc$60912$n11041
.sym 82748 picorv32.mem_do_wdata
.sym 82749 storage_1[14][0]
.sym 82752 slave_sel_r[0]
.sym 82755 $abc$60912$n4883_1
.sym 82756 $abc$60912$n4541
.sym 82760 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 82762 $abc$60912$n4540
.sym 82763 $abc$60912$n5222_1
.sym 82766 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 82769 $abc$60912$n5222_1
.sym 82771 $abc$60912$n765
.sym 82772 $abc$60912$n5021_1
.sym 82775 $abc$60912$n5224
.sym 82778 picorv32.trap
.sym 82781 $abc$60912$n4541
.sym 82784 $abc$60912$n4540
.sym 82788 $abc$60912$n4541
.sym 82789 picorv32.mem_do_wdata
.sym 82790 $abc$60912$n765
.sym 82794 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82799 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 82805 slave_sel_r[0]
.sym 82806 $abc$60912$n4882
.sym 82807 $abc$60912$n4888
.sym 82808 $abc$60912$n4883_1
.sym 82811 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 82812 storage_1[14][0]
.sym 82813 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 82814 storage_1[12][0]
.sym 82815 $abc$60912$n11041
.sym 82816 sys_clk_$glb_clk
.sym 82818 $abc$60912$n8710_1
.sym 82819 $abc$60912$n8689_1
.sym 82820 picorv32.reg_op1[1]
.sym 82821 $abc$60912$n8690
.sym 82822 picorv32.reg_op1[4]
.sym 82823 $abc$60912$n8680_1
.sym 82824 $abc$60912$n8681
.sym 82825 picorv32.reg_op1[11]
.sym 82826 picorv32.latched_stalu
.sym 82828 $abc$60912$n2702
.sym 82829 $abc$60912$n4703
.sym 82830 $abc$60912$n4834
.sym 82831 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82832 $abc$60912$n11434
.sym 82833 picorv32.reg_op1[10]
.sym 82834 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82835 picorv32.cpuregs_rs1[3]
.sym 82836 picorv32.reg_op1[6]
.sym 82837 spiflash_bus_adr[8]
.sym 82838 picorv32.reg_op1[15]
.sym 82839 $abc$60912$n4882
.sym 82841 picorv32.cpuregs_rs1[0]
.sym 82842 picorv32.mem_do_wdata
.sym 82843 picorv32.reg_op1[4]
.sym 82844 spiflash_bus_adr[1]
.sym 82845 picorv32.reg_op1[9]
.sym 82846 picorv32.reg_op2[1]
.sym 82847 $abc$60912$n4935
.sym 82848 picorv32.reg_op1[5]
.sym 82849 picorv32.reg_op1[11]
.sym 82850 picorv32.reg_op1[0]
.sym 82851 picorv32.reg_op1[10]
.sym 82852 $abc$60912$n7016_1
.sym 82853 $abc$60912$n4935
.sym 82859 $abc$60912$n7016_1
.sym 82861 $abc$60912$n11076
.sym 82862 $abc$60912$n7019_1
.sym 82863 $abc$60912$n8029
.sym 82864 picorv32.decoded_imm[0]
.sym 82867 picorv32.reg_op1[8]
.sym 82868 $abc$60912$n7017_1
.sym 82869 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82870 picorv32.cpu_state[2]
.sym 82871 $abc$60912$n8677_1
.sym 82873 $abc$60912$n4922_1
.sym 82875 $abc$60912$n7073
.sym 82876 picorv32.reg_op1[0]
.sym 82877 $abc$60912$n4935
.sym 82878 $abc$60912$n7016_1
.sym 82879 picorv32.reg_op1[4]
.sym 82881 $abc$60912$n7074
.sym 82882 $abc$60912$n7726
.sym 82883 $abc$60912$n5251
.sym 82884 $abc$60912$n7015
.sym 82885 picorv32.reg_op1[1]
.sym 82887 picorv32.reg_op1[6]
.sym 82889 picorv32.reg_op1[3]
.sym 82890 picorv32.reg_op1[11]
.sym 82892 $abc$60912$n7017_1
.sym 82893 picorv32.reg_op1[6]
.sym 82894 $abc$60912$n7016_1
.sym 82895 picorv32.reg_op1[8]
.sym 82898 picorv32.reg_op1[1]
.sym 82899 $abc$60912$n7016_1
.sym 82900 $abc$60912$n5251
.sym 82901 picorv32.reg_op1[4]
.sym 82904 $abc$60912$n4935
.sym 82905 $abc$60912$n8677_1
.sym 82906 $abc$60912$n8029
.sym 82907 $abc$60912$n7726
.sym 82911 $abc$60912$n7074
.sym 82912 $abc$60912$n5251
.sym 82913 $abc$60912$n7073
.sym 82916 $abc$60912$n7015
.sym 82917 $abc$60912$n4922_1
.sym 82918 picorv32.cpu_state[2]
.sym 82919 $abc$60912$n7019_1
.sym 82924 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 82928 picorv32.reg_op1[11]
.sym 82929 picorv32.reg_op1[3]
.sym 82930 $abc$60912$n7017_1
.sym 82931 $abc$60912$n7016_1
.sym 82934 picorv32.reg_op1[0]
.sym 82936 picorv32.decoded_imm[0]
.sym 82938 $abc$60912$n11076
.sym 82939 sys_clk_$glb_clk
.sym 82941 $abc$60912$n7256
.sym 82942 $abc$60912$n6066_1
.sym 82943 $abc$60912$n7335_1
.sym 82944 picorv32.reg_op1[30]
.sym 82945 $abc$60912$n4733
.sym 82946 $abc$60912$n6061_1
.sym 82947 $abc$60912$n6069_1
.sym 82948 $abc$60912$n7255
.sym 82949 picorv32.latched_rd[5]
.sym 82950 picorv32.mem_rdata_latched_noshuffle[26]
.sym 82951 picorv32.reg_op2[15]
.sym 82952 $abc$60912$n5205_1
.sym 82953 picorv32.reg_op1[8]
.sym 82954 picorv32.is_lui_auipc_jal
.sym 82957 $abc$60912$n4783_1
.sym 82958 picorv32.reg_op1[11]
.sym 82959 picorv32.cpuregs_wrdata[7]
.sym 82960 $abc$60912$n6840
.sym 82962 $abc$60912$n7026_1
.sym 82964 picorv32.reg_op1[1]
.sym 82965 picorv32.reg_op1[1]
.sym 82967 picorv32.reg_op1[17]
.sym 82968 $abc$60912$n4475
.sym 82969 picorv32.reg_op1[12]
.sym 82970 $abc$60912$n7336_1
.sym 82971 picorv32.reg_op1[9]
.sym 82972 picorv32.reg_op1[7]
.sym 82973 $abc$60912$n8698_1
.sym 82974 $abc$60912$n5251
.sym 82975 $abc$60912$n4540
.sym 82976 $abc$60912$n5315_1
.sym 82984 $abc$60912$n4738
.sym 82985 $abc$60912$n7072
.sym 82986 slave_sel_r[2]
.sym 82988 picorv32.reg_op1[7]
.sym 82990 $abc$60912$n4784_1
.sym 82991 $abc$60912$n7076
.sym 82992 $abc$60912$n4475
.sym 82993 $abc$60912$n4922_1
.sym 82994 $abc$60912$n7065
.sym 82996 $abc$60912$n7017_1
.sym 82997 $abc$60912$n5778
.sym 82998 picorv32.reg_op1[5]
.sym 82999 picorv32.reg_op1[2]
.sym 83000 $abc$60912$n4724
.sym 83001 $abc$60912$n7041_1
.sym 83002 picorv32.mem_do_wdata
.sym 83004 spiflash_sr[25]
.sym 83005 $abc$60912$n5251
.sym 83006 picorv32.cpu_state[2]
.sym 83007 $abc$60912$n7017_1
.sym 83011 picorv32.reg_op1[10]
.sym 83012 $abc$60912$n7016_1
.sym 83013 $abc$60912$n7066
.sym 83015 $abc$60912$n7076
.sym 83016 $abc$60912$n7072
.sym 83017 $abc$60912$n4922_1
.sym 83018 picorv32.cpu_state[2]
.sym 83021 $abc$60912$n4475
.sym 83022 $abc$60912$n4724
.sym 83027 $abc$60912$n7066
.sym 83028 $abc$60912$n5251
.sym 83030 $abc$60912$n7065
.sym 83033 picorv32.reg_op1[2]
.sym 83036 $abc$60912$n7017_1
.sym 83039 picorv32.reg_op1[7]
.sym 83040 $abc$60912$n7016_1
.sym 83041 picorv32.reg_op1[5]
.sym 83042 $abc$60912$n7017_1
.sym 83046 $abc$60912$n5778
.sym 83051 spiflash_sr[25]
.sym 83052 $abc$60912$n4784_1
.sym 83053 slave_sel_r[2]
.sym 83054 $abc$60912$n4475
.sym 83057 $abc$60912$n7016_1
.sym 83058 picorv32.reg_op1[10]
.sym 83059 $abc$60912$n7041_1
.sym 83061 $abc$60912$n4738
.sym 83062 sys_clk_$glb_clk
.sym 83063 picorv32.mem_do_wdata
.sym 83064 $abc$60912$n8704_1
.sym 83065 picorv32.reg_op1[9]
.sym 83066 $abc$60912$n4693_1
.sym 83067 picorv32.reg_op1[25]
.sym 83068 $abc$60912$n8705
.sym 83069 $abc$60912$n8752_1
.sym 83070 $abc$60912$n4713
.sym 83071 $abc$60912$n8753
.sym 83072 $abc$60912$n5940_1
.sym 83073 $abc$60912$n7076
.sym 83074 picorv32.reg_op2[23]
.sym 83075 picorv32.reg_op2[10]
.sym 83077 $abc$60912$n5950_1
.sym 83078 $abc$60912$n4738
.sym 83079 picorv32.reg_op1[30]
.sym 83080 $abc$60912$n7756
.sym 83081 $abc$60912$n5944_1
.sym 83083 $abc$60912$n5936
.sym 83084 $abc$60912$n6063_1
.sym 83085 picorv32.reg_out[25]
.sym 83086 picorv32.reg_next_pc[8]
.sym 83087 $abc$60912$n7335_1
.sym 83088 $abc$60912$n7017_1
.sym 83089 picorv32.reg_op1[13]
.sym 83090 picorv32.cpu_state[2]
.sym 83091 $abc$60912$n4922_1
.sym 83092 picorv32.cpu_state[2]
.sym 83093 $abc$60912$n7017_1
.sym 83094 $abc$60912$n4922_1
.sym 83095 picorv32.reg_op1[28]
.sym 83096 picorv32.reg_op1[3]
.sym 83097 picorv32.reg_op1[24]
.sym 83098 picorv32.cpu_state[2]
.sym 83099 picorv32.reg_op1[9]
.sym 83106 $abc$60912$n7068
.sym 83107 $abc$60912$n7064
.sym 83108 picorv32.cpu_state[2]
.sym 83109 picorv32.reg_op1[0]
.sym 83110 $abc$60912$n7020_1
.sym 83111 $abc$60912$n4922_1
.sym 83112 $abc$60912$n8696
.sym 83113 picorv32.reg_op1[13]
.sym 83114 $abc$60912$n8695_1
.sym 83115 $abc$60912$n7732
.sym 83116 $abc$60912$n4834
.sym 83117 $abc$60912$n7016_1
.sym 83118 $abc$60912$n7020_1
.sym 83119 picorv32.reg_op1[6]
.sym 83120 picorv32.reg_op1[5]
.sym 83121 picorv32.reg_op1[10]
.sym 83122 $abc$60912$n4476
.sym 83123 $abc$60912$n4935
.sym 83124 $abc$60912$n7090
.sym 83125 $abc$60912$n4931
.sym 83129 $abc$60912$n8678
.sym 83130 $abc$60912$n7017_1
.sym 83131 $abc$60912$n8029
.sym 83132 $abc$60912$n4703
.sym 83133 $abc$60912$n5251
.sym 83134 $abc$60912$n7091
.sym 83135 picorv32.reg_op1[8]
.sym 83136 $abc$60912$n4478
.sym 83138 $abc$60912$n4478
.sym 83140 $abc$60912$n4703
.sym 83141 $abc$60912$n4476
.sym 83144 $abc$60912$n7068
.sym 83145 $abc$60912$n4922_1
.sym 83146 picorv32.cpu_state[2]
.sym 83147 $abc$60912$n7064
.sym 83150 $abc$60912$n7091
.sym 83151 $abc$60912$n7090
.sym 83152 $abc$60912$n4922_1
.sym 83153 $abc$60912$n5251
.sym 83156 picorv32.reg_op1[13]
.sym 83157 picorv32.reg_op1[5]
.sym 83158 $abc$60912$n7016_1
.sym 83159 $abc$60912$n7017_1
.sym 83162 picorv32.reg_op1[0]
.sym 83163 $abc$60912$n8678
.sym 83164 $abc$60912$n4931
.sym 83165 $abc$60912$n7020_1
.sym 83168 picorv32.reg_op1[8]
.sym 83169 picorv32.reg_op1[10]
.sym 83170 $abc$60912$n7016_1
.sym 83171 $abc$60912$n7017_1
.sym 83174 $abc$60912$n4931
.sym 83175 $abc$60912$n8696
.sym 83176 $abc$60912$n7020_1
.sym 83177 picorv32.reg_op1[6]
.sym 83180 $abc$60912$n7732
.sym 83181 $abc$60912$n4935
.sym 83182 $abc$60912$n8029
.sym 83183 $abc$60912$n8695_1
.sym 83184 $abc$60912$n4834
.sym 83185 sys_clk_$glb_clk
.sym 83187 $abc$60912$n6691_1
.sym 83188 $abc$60912$n7241_1
.sym 83189 $abc$60912$n7336_1
.sym 83190 picorv32.alu_out_q[1]
.sym 83191 $abc$60912$n6690_1
.sym 83192 $abc$60912$n7242
.sym 83193 $abc$60912$n7257
.sym 83194 $abc$60912$n7244_1
.sym 83195 $abc$60912$n6098_1
.sym 83196 $abc$60912$n10489
.sym 83197 $abc$60912$n10489
.sym 83198 picorv32.reg_op2[4]
.sym 83199 $abc$60912$n4702_1
.sym 83200 $abc$60912$n5333
.sym 83201 $abc$60912$n4540
.sym 83202 $abc$60912$n7017_1
.sym 83203 $abc$60912$n7290
.sym 83205 picorv32.mem_wordsize[0]
.sym 83206 picorv32.reg_op1[22]
.sym 83207 spiflash_bus_adr[2]
.sym 83208 picorv32.reg_op1[9]
.sym 83209 picorv32.reg_op2[19]
.sym 83210 $abc$60912$n4478
.sym 83211 $abc$60912$n4931
.sym 83212 $abc$60912$n4564
.sym 83214 picorv32.reg_op1[5]
.sym 83215 $abc$60912$n5208_1
.sym 83216 $abc$60912$n5205_1
.sym 83217 $abc$60912$n8029
.sym 83218 $abc$60912$n4564
.sym 83219 picorv32.reg_op2[14]
.sym 83220 picorv32.reg_op1[6]
.sym 83221 picorv32.reg_op1[14]
.sym 83222 $abc$60912$n4922_1
.sym 83228 $abc$60912$n7034_1
.sym 83231 $abc$60912$n7033
.sym 83232 spiflash_bitbang_storage_full[2]
.sym 83233 $abc$60912$n4935
.sym 83235 $abc$60912$n4475
.sym 83236 slave_sel_r[2]
.sym 83237 picorv32.reg_op1[1]
.sym 83238 spiflash_bitbang_en_storage_full
.sym 83239 $abc$60912$n4693
.sym 83240 $abc$60912$n5205_1
.sym 83241 spiflash_sr[24]
.sym 83242 picorv32.reg_op1[6]
.sym 83243 $abc$60912$n7733
.sym 83245 $abc$60912$n8698_1
.sym 83250 $abc$60912$n17
.sym 83251 $abc$60912$n7016_1
.sym 83252 $abc$60912$n7017_1
.sym 83253 $abc$60912$n8029
.sym 83254 $abc$60912$n4922_1
.sym 83255 $abc$60912$n5251
.sym 83256 picorv32.reg_op1[3]
.sym 83257 $abc$60912$n7016_1
.sym 83259 $abc$60912$n106
.sym 83261 $abc$60912$n7016_1
.sym 83262 $abc$60912$n7017_1
.sym 83263 picorv32.reg_op1[1]
.sym 83264 picorv32.reg_op1[3]
.sym 83267 slave_sel_r[2]
.sym 83268 spiflash_sr[24]
.sym 83269 $abc$60912$n4475
.sym 83274 $abc$60912$n4922_1
.sym 83276 $abc$60912$n7033
.sym 83279 picorv32.reg_op1[6]
.sym 83280 $abc$60912$n7034_1
.sym 83281 $abc$60912$n7016_1
.sym 83282 $abc$60912$n5251
.sym 83285 $abc$60912$n17
.sym 83288 $abc$60912$n5205_1
.sym 83291 $abc$60912$n4935
.sym 83292 $abc$60912$n8029
.sym 83293 $abc$60912$n8698_1
.sym 83294 $abc$60912$n7733
.sym 83297 $abc$60912$n106
.sym 83299 spiflash_bitbang_storage_full[2]
.sym 83300 spiflash_bitbang_en_storage_full
.sym 83304 $abc$60912$n17
.sym 83307 $abc$60912$n4693
.sym 83308 sys_clk_$glb_clk
.sym 83310 picorv32.reg_op1[13]
.sym 83311 $abc$60912$n8761_1
.sym 83312 $abc$60912$n7265
.sym 83313 picorv32.reg_op1[28]
.sym 83314 $abc$60912$n7251
.sym 83315 $abc$60912$n8762
.sym 83316 $abc$60912$n7268
.sym 83317 $abc$60912$n7042
.sym 83318 $abc$60912$n7258
.sym 83320 $abc$60912$n4708
.sym 83321 picorv32.reg_op2[17]
.sym 83322 $abc$60912$n7380_1
.sym 83323 $abc$60912$n5948
.sym 83324 $abc$60912$n4829
.sym 83325 $abc$60912$n4693
.sym 83326 $abc$60912$n5952_1
.sym 83328 $abc$60912$n5324
.sym 83329 $abc$60912$n5813_1
.sym 83330 $abc$60912$n7543
.sym 83331 picorv32.reg_op1[15]
.sym 83332 $abc$60912$n4693
.sym 83333 $abc$60912$n7461
.sym 83334 $abc$60912$n4829
.sym 83335 $abc$60912$n4935
.sym 83336 picorv32.reg_op1[4]
.sym 83337 picorv32.reg_op2[1]
.sym 83338 picorv32.reg_op1[10]
.sym 83339 picorv32.reg_op1[6]
.sym 83340 picorv32.reg_op1[5]
.sym 83341 picorv32.reg_op1[11]
.sym 83342 $abc$60912$n5205_1
.sym 83343 $abc$60912$n7113
.sym 83344 $abc$60912$n7016_1
.sym 83345 picorv32.reg_op2[8]
.sym 83353 $abc$60912$n4483
.sym 83354 picorv32.reg_op1[4]
.sym 83355 $abc$60912$n8029
.sym 83356 $abc$60912$n8699
.sym 83357 $abc$60912$n4935
.sym 83358 sys_rst
.sym 83360 $abc$60912$n7036
.sym 83361 $abc$60912$n7032_1
.sym 83363 $abc$60912$n7728
.sym 83366 $abc$60912$n7020_1
.sym 83367 $abc$60912$n5251
.sym 83368 $abc$60912$n7041_1
.sym 83369 $abc$60912$n7016_1
.sym 83370 picorv32.cpu_state[2]
.sym 83371 $abc$60912$n4931
.sym 83372 picorv32.reg_op1[7]
.sym 83373 $abc$60912$n8683_1
.sym 83374 $abc$60912$n8684
.sym 83375 $abc$60912$n5208_1
.sym 83377 picorv32.reg_op1[2]
.sym 83378 $abc$60912$n4834
.sym 83380 $abc$60912$n5206
.sym 83382 $abc$60912$n765
.sym 83384 $abc$60912$n5206
.sym 83385 $abc$60912$n5208_1
.sym 83386 $abc$60912$n4483
.sym 83390 $abc$60912$n7041_1
.sym 83391 $abc$60912$n5251
.sym 83392 picorv32.reg_op1[4]
.sym 83393 $abc$60912$n7016_1
.sym 83396 $abc$60912$n7036
.sym 83397 $abc$60912$n8684
.sym 83398 $abc$60912$n8683_1
.sym 83399 picorv32.cpu_state[2]
.sym 83402 $abc$60912$n5208_1
.sym 83403 $abc$60912$n4483
.sym 83404 sys_rst
.sym 83405 $abc$60912$n5206
.sym 83410 $abc$60912$n765
.sym 83411 picorv32.cpu_state[2]
.sym 83414 $abc$60912$n8699
.sym 83415 $abc$60912$n7020_1
.sym 83416 picorv32.reg_op1[7]
.sym 83417 $abc$60912$n4931
.sym 83420 $abc$60912$n4931
.sym 83421 picorv32.reg_op1[2]
.sym 83422 $abc$60912$n7020_1
.sym 83426 $abc$60912$n7032_1
.sym 83427 $abc$60912$n4935
.sym 83428 $abc$60912$n7728
.sym 83429 $abc$60912$n8029
.sym 83430 $abc$60912$n4834
.sym 83431 sys_clk_$glb_clk
.sym 83433 $abc$60912$n8713_1
.sym 83434 picorv32.reg_op1[5]
.sym 83435 $abc$60912$n8693
.sym 83436 $abc$60912$n8728_1
.sym 83437 picorv32.reg_op1[17]
.sym 83438 picorv32.reg_op1[12]
.sym 83439 $abc$60912$n8686_1
.sym 83440 $abc$60912$n8692_1
.sym 83441 $abc$60912$n7164
.sym 83442 $abc$60912$n4540
.sym 83443 $abc$60912$n4540
.sym 83444 $abc$60912$n5251
.sym 83445 $abc$60912$n5205_1
.sym 83446 $abc$60912$n7020_1
.sym 83448 picorv32.reg_op1[28]
.sym 83449 $abc$60912$n4564
.sym 83451 $abc$60912$n6902_1
.sym 83452 picorv32.reg_op1[13]
.sym 83453 $abc$60912$n6732
.sym 83454 $abc$60912$n5775
.sym 83455 picorv32.reg_op1[18]
.sym 83456 $abc$60912$n7036
.sym 83457 picorv32.reg_op1[1]
.sym 83458 picorv32.reg_op1[17]
.sym 83459 $abc$60912$n4540
.sym 83460 picorv32.reg_op1[12]
.sym 83461 $abc$60912$n8717
.sym 83462 $abc$60912$n5958_1
.sym 83463 picorv32.reg_op2[1]
.sym 83464 picorv32.reg_op1[7]
.sym 83465 $abc$60912$n5972
.sym 83466 picorv32.reg_op2[2]
.sym 83467 $abc$60912$n5251
.sym 83468 $abc$60912$n8714
.sym 83474 $abc$60912$n17
.sym 83475 picorv32.decoded_imm[14]
.sym 83476 picorv32.reg_op1[9]
.sym 83478 picorv32.decoded_imm[11]
.sym 83480 $abc$60912$n5960
.sym 83482 $abc$60912$n4564
.sym 83483 picorv32.reg_op1[1]
.sym 83485 $abc$60912$n5944_1
.sym 83486 picorv32.decoded_imm[3]
.sym 83487 $abc$60912$n5966
.sym 83488 $abc$60912$n4922_1
.sym 83490 picorv32.reg_op1[6]
.sym 83491 picorv32.reg_op2[1]
.sym 83492 $abc$60912$n4829
.sym 83493 $abc$60912$n7016_1
.sym 83496 picorv32.reg_op1[4]
.sym 83497 $abc$60912$n5251
.sym 83499 $abc$60912$n7059
.sym 83501 $abc$60912$n395
.sym 83502 $abc$60912$n7017_1
.sym 83505 $abc$60912$n7058
.sym 83507 picorv32.decoded_imm[11]
.sym 83509 $abc$60912$n5960
.sym 83510 $abc$60912$n4564
.sym 83513 $abc$60912$n7016_1
.sym 83514 picorv32.reg_op1[9]
.sym 83515 $abc$60912$n7017_1
.sym 83516 picorv32.reg_op1[1]
.sym 83519 $abc$60912$n7058
.sym 83520 $abc$60912$n5251
.sym 83521 $abc$60912$n7059
.sym 83522 $abc$60912$n4922_1
.sym 83526 $abc$60912$n17
.sym 83528 $abc$60912$n395
.sym 83532 picorv32.decoded_imm[14]
.sym 83533 $abc$60912$n5966
.sym 83534 $abc$60912$n4564
.sym 83537 $abc$60912$n4564
.sym 83539 picorv32.decoded_imm[3]
.sym 83540 $abc$60912$n5944_1
.sym 83544 picorv32.reg_op2[1]
.sym 83549 $abc$60912$n7017_1
.sym 83550 picorv32.reg_op1[4]
.sym 83551 $abc$60912$n7016_1
.sym 83552 picorv32.reg_op1[6]
.sym 83553 $abc$60912$n4829
.sym 83554 sys_clk_$glb_clk
.sym 83556 $abc$60912$n8717
.sym 83557 picorv32.reg_op2[1]
.sym 83558 $abc$60912$n7250_1
.sym 83559 $abc$60912$n8687
.sym 83560 spiflash_mosi
.sym 83561 picorv32.reg_op2[8]
.sym 83562 picorv32.reg_op2[9]
.sym 83563 $abc$60912$n7249_1
.sym 83564 $PACKER_VCC_NET_$glb_clk
.sym 83565 picorv32.decoded_imm[14]
.sym 83566 picorv32.reg_op1[29]
.sym 83567 picorv32.reg_op2[13]
.sym 83568 $abc$60912$n5970_1
.sym 83569 $abc$60912$n7044_1
.sym 83570 picorv32.reg_op1[22]
.sym 83571 picorv32.alu_out_q[9]
.sym 83572 $abc$60912$n5998_1
.sym 83573 spiflash_bus_adr[4]
.sym 83574 $abc$60912$n7060
.sym 83575 $abc$60912$n5996
.sym 83576 $abc$60912$n4922_1
.sym 83577 $abc$60912$n7134
.sym 83578 $abc$60912$n17
.sym 83579 picorv32.reg_op1[30]
.sym 83580 picorv32.reg_op1[9]
.sym 83581 picorv32.reg_op1[13]
.sym 83582 $abc$60912$n7017_1
.sym 83583 $abc$60912$n5968_1
.sym 83584 picorv32.decoded_imm[17]
.sym 83585 $abc$60912$n5954
.sym 83586 picorv32.cpu_state[2]
.sym 83587 picorv32.reg_op1[3]
.sym 83588 $abc$60912$n7017_1
.sym 83589 picorv32.reg_op1[28]
.sym 83590 picorv32.reg_op1[18]
.sym 83591 picorv32.reg_op1[10]
.sym 83598 $abc$60912$n5948
.sym 83599 picorv32.decoded_imm[6]
.sym 83600 picorv32.decoded_imm[7]
.sym 83601 picorv32.reg_op2[28]
.sym 83602 $abc$60912$n5952_1
.sym 83603 picorv32.decoded_imm[12]
.sym 83604 $abc$60912$n5946_1
.sym 83605 $abc$60912$n5942
.sym 83606 picorv32.decoded_imm[5]
.sym 83607 picorv32.decoded_imm[4]
.sym 83609 $abc$60912$n4549
.sym 83610 picorv32.decoded_imm[16]
.sym 83611 picorv32.decoded_imm[2]
.sym 83613 picorv32.reg_op1[28]
.sym 83614 $abc$60912$n6894
.sym 83618 $abc$60912$n5970_1
.sym 83619 $abc$60912$n4564
.sym 83620 $abc$60912$n5950_1
.sym 83624 $abc$60912$n4829
.sym 83627 $abc$60912$n5962_1
.sym 83630 $abc$60912$n4564
.sym 83631 picorv32.decoded_imm[4]
.sym 83633 $abc$60912$n5946_1
.sym 83637 picorv32.decoded_imm[12]
.sym 83638 $abc$60912$n5962_1
.sym 83639 $abc$60912$n4564
.sym 83642 $abc$60912$n4564
.sym 83643 $abc$60912$n5942
.sym 83645 picorv32.decoded_imm[2]
.sym 83649 $abc$60912$n4564
.sym 83650 $abc$60912$n5948
.sym 83651 picorv32.decoded_imm[5]
.sym 83654 $abc$60912$n4564
.sym 83655 picorv32.decoded_imm[7]
.sym 83657 $abc$60912$n5952_1
.sym 83661 $abc$60912$n4564
.sym 83662 $abc$60912$n5970_1
.sym 83663 picorv32.decoded_imm[16]
.sym 83666 picorv32.reg_op1[28]
.sym 83667 $abc$60912$n4549
.sym 83668 picorv32.reg_op2[28]
.sym 83669 $abc$60912$n6894
.sym 83673 picorv32.decoded_imm[6]
.sym 83674 $abc$60912$n5950_1
.sym 83675 $abc$60912$n4564
.sym 83676 $abc$60912$n4829
.sym 83677 sys_clk_$glb_clk
.sym 83679 $abc$60912$n7145_1
.sym 83680 $abc$60912$n8716_1
.sym 83681 $abc$60912$n7144
.sym 83682 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83683 $abc$60912$n7115
.sym 83684 $abc$60912$n8714
.sym 83685 $abc$60912$n7146_1
.sym 83686 $abc$60912$n8726
.sym 83687 picorv32.decoded_imm[1]
.sym 83688 $abc$60912$n11434
.sym 83689 $abc$60912$n10639
.sym 83690 picorv32.reg_op2[26]
.sym 83691 $abc$60912$n6895_1
.sym 83692 picorv32.reg_op2[9]
.sym 83693 $abc$60912$n7496_1
.sym 83694 picorv32.decoded_imm[7]
.sym 83695 $abc$60912$n4564
.sym 83697 basesoc_uart_phy_rx_reg[7]
.sym 83698 picorv32.decoded_imm[16]
.sym 83699 $abc$60912$n4829
.sym 83700 picorv32.cpuregs_wrdata[27]
.sym 83701 picorv32.decoded_imm[3]
.sym 83702 picorv32.decoded_imm[5]
.sym 83703 $abc$60912$n5976_1
.sym 83704 $abc$60912$n4564
.sym 83705 $abc$60912$n4564
.sym 83706 $abc$60912$n4564
.sym 83707 $abc$60912$n4922_1
.sym 83708 picorv32.reg_op2[7]
.sym 83709 $abc$60912$n4697
.sym 83710 $abc$60912$n8029
.sym 83712 picorv32.reg_op2[26]
.sym 83713 $abc$60912$n4667
.sym 83714 $abc$60912$n4922_1
.sym 83720 $abc$60912$n5964_1
.sym 83722 $abc$60912$n4564
.sym 83724 picorv32.decoded_imm[10]
.sym 83725 $abc$60912$n4476
.sym 83726 picorv32.reg_op2[9]
.sym 83727 $abc$60912$n4564
.sym 83728 picorv32.decoded_imm[13]
.sym 83729 $abc$60912$n5978
.sym 83730 $abc$60912$n4482
.sym 83731 $abc$60912$n5994_1
.sym 83732 $abc$60912$n5958_1
.sym 83733 picorv32.decoded_imm[15]
.sym 83734 picorv32.decoded_imm[28]
.sym 83735 $abc$60912$n4483
.sym 83737 $abc$60912$n5972
.sym 83740 $abc$60912$n4478
.sym 83743 $abc$60912$n5968_1
.sym 83744 picorv32.decoded_imm[17]
.sym 83745 picorv32.decoded_imm[20]
.sym 83747 $abc$60912$n4829
.sym 83754 picorv32.decoded_imm[17]
.sym 83755 $abc$60912$n4564
.sym 83756 $abc$60912$n5972
.sym 83759 $abc$60912$n4482
.sym 83760 $abc$60912$n4478
.sym 83761 $abc$60912$n4476
.sym 83762 $abc$60912$n4483
.sym 83765 $abc$60912$n5964_1
.sym 83766 $abc$60912$n4564
.sym 83768 picorv32.decoded_imm[13]
.sym 83772 picorv32.reg_op2[9]
.sym 83778 $abc$60912$n4564
.sym 83779 $abc$60912$n5994_1
.sym 83780 picorv32.decoded_imm[28]
.sym 83783 $abc$60912$n5968_1
.sym 83784 picorv32.decoded_imm[15]
.sym 83785 $abc$60912$n4564
.sym 83790 $abc$60912$n4564
.sym 83791 picorv32.decoded_imm[10]
.sym 83792 $abc$60912$n5958_1
.sym 83796 picorv32.decoded_imm[20]
.sym 83797 $abc$60912$n4564
.sym 83798 $abc$60912$n5978
.sym 83799 $abc$60912$n4829
.sym 83800 sys_clk_$glb_clk
.sym 83802 $abc$60912$n8707_1
.sym 83803 $abc$60912$n8738
.sym 83804 $abc$60912$n8764_1
.sym 83805 picorv32.reg_op1[3]
.sym 83806 picorv32.reg_op1[27]
.sym 83807 picorv32.reg_op1[10]
.sym 83808 $abc$60912$n8735
.sym 83809 $abc$60912$n7120
.sym 83810 picorv32.decoded_imm[13]
.sym 83811 picorv32.reg_op1[16]
.sym 83814 picorv32.reg_op2[17]
.sym 83815 $abc$60912$n7114
.sym 83816 $abc$60912$n4482
.sym 83817 $abc$60912$n5994_1
.sym 83818 $abc$60912$n7124_1
.sym 83819 $abc$60912$n8726
.sym 83820 picorv32.reg_op1[21]
.sym 83821 picorv32.reg_next_pc[16]
.sym 83822 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 83824 picorv32.reg_op1[19]
.sym 83825 $abc$60912$n5978
.sym 83826 $abc$60912$n4903
.sym 83827 $abc$60912$n7253
.sym 83828 $abc$60912$n5990
.sym 83829 picorv32.reg_op1[10]
.sym 83830 $abc$60912$n5205_1
.sym 83831 picorv32.reg_op1[11]
.sym 83832 $abc$60912$n7016_1
.sym 83833 $abc$60912$n4563
.sym 83834 $abc$60912$n4829
.sym 83835 $abc$60912$n4935
.sym 83836 picorv32.reg_op2[22]
.sym 83837 picorv32.reg_op1[5]
.sym 83843 picorv32.decoded_imm[18]
.sym 83844 picorv32.decoded_imm[19]
.sym 83845 $abc$60912$n4829
.sym 83848 $abc$60912$n5984
.sym 83851 picorv32.decoded_imm[21]
.sym 83852 picorv32.decoded_imm[23]
.sym 83853 $abc$60912$n5982_1
.sym 83854 $abc$60912$n5990
.sym 83855 $abc$60912$n5974_1
.sym 83856 $abc$60912$n6652_1
.sym 83857 picorv32.reg_op2[5]
.sym 83858 picorv32.decoded_imm[26]
.sym 83859 $abc$60912$n4935
.sym 83860 $abc$60912$n5980_1
.sym 83862 picorv32.decoded_imm[22]
.sym 83863 $abc$60912$n5976_1
.sym 83864 $abc$60912$n4564
.sym 83865 $abc$60912$n4564
.sym 83867 picorv32.reg_op1[5]
.sym 83868 $abc$60912$n6653_1
.sym 83869 $abc$60912$n7736
.sym 83870 $abc$60912$n8029
.sym 83873 $abc$60912$n7097
.sym 83876 picorv32.decoded_imm[18]
.sym 83877 $abc$60912$n4564
.sym 83879 $abc$60912$n5974_1
.sym 83882 $abc$60912$n5982_1
.sym 83883 $abc$60912$n4564
.sym 83884 picorv32.decoded_imm[22]
.sym 83888 $abc$60912$n5990
.sym 83890 picorv32.decoded_imm[26]
.sym 83891 $abc$60912$n4564
.sym 83894 picorv32.reg_op2[5]
.sym 83895 $abc$60912$n6653_1
.sym 83896 picorv32.reg_op1[5]
.sym 83897 $abc$60912$n6652_1
.sym 83901 picorv32.decoded_imm[19]
.sym 83902 $abc$60912$n5976_1
.sym 83903 $abc$60912$n4564
.sym 83906 $abc$60912$n5984
.sym 83907 picorv32.decoded_imm[23]
.sym 83908 $abc$60912$n4564
.sym 83912 $abc$60912$n4935
.sym 83913 $abc$60912$n7097
.sym 83914 $abc$60912$n8029
.sym 83915 $abc$60912$n7736
.sym 83918 picorv32.decoded_imm[21]
.sym 83920 $abc$60912$n5980_1
.sym 83921 $abc$60912$n4564
.sym 83922 $abc$60912$n4829
.sym 83923 sys_clk_$glb_clk
.sym 83925 spiflash_bus_adr[6]
.sym 83926 spiflash_bus_adr[5]
.sym 83927 $abc$60912$n8759
.sym 83928 $abc$60912$n7122
.sym 83929 spiflash_bus_adr[3]
.sym 83930 spiflash_bus_adr[0]
.sym 83931 $abc$60912$n7121
.sym 83932 spiflash_bus_adr[10]
.sym 83933 $abc$60912$n7100
.sym 83934 picorv32.decoded_imm[30]
.sym 83936 spiflash_sr[24]
.sym 83937 picorv32.reg_op2[18]
.sym 83938 $abc$60912$n8735
.sym 83939 $abc$60912$n5982_1
.sym 83940 picorv32.reg_op1[3]
.sym 83941 $abc$60912$n6652_1
.sym 83943 $abc$60912$n5974_1
.sym 83944 picorv32.reg_op1[17]
.sym 83945 spiflash_bus_adr[1]
.sym 83946 picorv32.reg_op1[16]
.sym 83947 picorv32.decoded_imm[21]
.sym 83948 picorv32.decoded_imm[23]
.sym 83949 $abc$60912$n7017_1
.sym 83950 picorv32.reg_op1[17]
.sym 83951 picorv32.reg_op1[17]
.sym 83952 $abc$60912$n5251
.sym 83953 picorv32.reg_op1[5]
.sym 83954 spiflash_bus_dat_w[19]
.sym 83955 picorv32.reg_op1[10]
.sym 83956 spiflash_bus_adr[10]
.sym 83957 picorv32.reg_op1[7]
.sym 83958 $abc$60912$n7169_1
.sym 83959 $abc$60912$n7097
.sym 83960 spiflash_bus_adr[5]
.sym 83966 $abc$60912$n6827_1
.sym 83967 picorv32.reg_op1[5]
.sym 83968 $abc$60912$n4549
.sym 83969 $abc$60912$n6829
.sym 83970 $abc$60912$n6832
.sym 83971 $abc$60912$n6752_1
.sym 83973 $abc$60912$n6712_1
.sym 83976 $abc$60912$n6817
.sym 83977 picorv32.reg_op2[5]
.sym 83978 $abc$60912$n6745
.sym 83979 picorv32.reg_op1[15]
.sym 83980 $abc$60912$n8671_1
.sym 83982 picorv32.reg_op2[13]
.sym 83984 picorv32.reg_op1[13]
.sym 83985 $abc$60912$n6653_1
.sym 83986 $abc$60912$n6653_1
.sym 83987 $abc$60912$n6652_1
.sym 83989 $abc$60912$n6830_1
.sym 83992 picorv32.reg_op1[13]
.sym 83993 $abc$60912$n6753_1
.sym 83994 $abc$60912$n6831_1
.sym 83995 $abc$60912$n6754
.sym 83996 picorv32.reg_op2[15]
.sym 83997 $abc$60912$n6711_1
.sym 84000 $abc$60912$n8671_1
.sym 84001 $abc$60912$n6711_1
.sym 84002 $abc$60912$n6712_1
.sym 84005 $abc$60912$n6745
.sym 84006 $abc$60912$n6753_1
.sym 84007 $abc$60912$n6752_1
.sym 84008 $abc$60912$n6754
.sym 84011 picorv32.reg_op1[13]
.sym 84012 $abc$60912$n6653_1
.sym 84013 picorv32.reg_op2[13]
.sym 84014 $abc$60912$n6652_1
.sym 84017 picorv32.reg_op1[13]
.sym 84018 picorv32.reg_op2[13]
.sym 84019 $abc$60912$n6817
.sym 84020 $abc$60912$n4549
.sym 84023 $abc$60912$n6653_1
.sym 84024 $abc$60912$n6652_1
.sym 84025 picorv32.reg_op1[15]
.sym 84026 picorv32.reg_op2[15]
.sym 84029 picorv32.reg_op1[5]
.sym 84030 $abc$60912$n4549
.sym 84032 picorv32.reg_op2[5]
.sym 84035 $abc$60912$n6827_1
.sym 84036 $abc$60912$n6830_1
.sym 84037 $abc$60912$n6832
.sym 84038 $abc$60912$n6829
.sym 84041 picorv32.reg_op2[15]
.sym 84042 $abc$60912$n4549
.sym 84043 $abc$60912$n6831_1
.sym 84044 picorv32.reg_op1[15]
.sym 84046 sys_clk_$glb_clk
.sym 84048 spiflash_bus_adr[9]
.sym 84049 $abc$60912$n8765
.sym 84050 spiflash_bus_adr[12]
.sym 84051 spiflash_bus_adr[14]
.sym 84052 $abc$60912$n7177_1
.sym 84053 $abc$60912$n7178_1
.sym 84054 $abc$60912$n7179
.sym 84055 spiflash_bus_adr[18]
.sym 84056 picorv32.decoded_imm[24]
.sym 84057 spiflash_bus_adr[0]
.sym 84059 picorv32.decoded_imm[24]
.sym 84060 picorv32.alu_out_q[2]
.sym 84061 $abc$60912$n8758_1
.sym 84063 $abc$60912$n6829
.sym 84064 picorv32.reg_op2[15]
.sym 84065 $abc$60912$n5988_1
.sym 84066 $abc$60912$n7756
.sym 84067 spiflash_bus_adr[6]
.sym 84068 $abc$60912$n8671_1
.sym 84069 spiflash_bus_adr[5]
.sym 84070 $abc$60912$n6144_1
.sym 84071 $abc$60912$n7756
.sym 84072 picorv32.reg_op1[9]
.sym 84073 picorv32.reg_op1[9]
.sym 84074 $abc$60912$n7017_1
.sym 84075 picorv32.reg_op1[22]
.sym 84076 picorv32.reg_op1[28]
.sym 84077 picorv32.reg_op1[26]
.sym 84078 picorv32.reg_op1[18]
.sym 84079 $abc$60912$n8101
.sym 84080 $abc$60912$n5968_1
.sym 84081 picorv32.reg_op1[2]
.sym 84082 spiflash_bus_adr[10]
.sym 84083 $abc$60912$n4738
.sym 84090 $abc$60912$n4549
.sym 84091 $abc$60912$n4546
.sym 84093 $abc$60912$n7170
.sym 84094 $abc$60912$n4922_1
.sym 84095 $abc$60912$n4532
.sym 84096 picorv32.reg_op1[23]
.sym 84098 $abc$60912$n6860_1
.sym 84100 picorv32.reg_op1[21]
.sym 84101 picorv32.reg_op1[20]
.sym 84103 picorv32.reg_op2[21]
.sym 84104 picorv32.reg_op1[18]
.sym 84105 $abc$60912$n6841
.sym 84107 $abc$60912$n7017_1
.sym 84108 $abc$60912$n7016_1
.sym 84110 picorv32.reg_op1[17]
.sym 84111 picorv32.reg_op1[25]
.sym 84112 $abc$60912$n5251
.sym 84113 $abc$60912$n6652_1
.sym 84114 $abc$60912$n6653_1
.sym 84116 picorv32.reg_op2[17]
.sym 84120 $abc$60912$n7171_1
.sym 84122 picorv32.reg_op2[17]
.sym 84123 picorv32.reg_op1[17]
.sym 84124 $abc$60912$n6653_1
.sym 84125 $abc$60912$n6652_1
.sym 84128 picorv32.reg_op2[21]
.sym 84129 picorv32.reg_op1[21]
.sym 84130 $abc$60912$n6652_1
.sym 84131 $abc$60912$n6653_1
.sym 84134 $abc$60912$n7170
.sym 84135 $abc$60912$n4922_1
.sym 84136 $abc$60912$n7171_1
.sym 84137 $abc$60912$n5251
.sym 84141 $abc$60912$n4532
.sym 84146 $abc$60912$n7017_1
.sym 84147 $abc$60912$n7016_1
.sym 84148 picorv32.reg_op1[18]
.sym 84149 picorv32.reg_op1[20]
.sym 84152 picorv32.reg_op1[23]
.sym 84153 $abc$60912$n7017_1
.sym 84154 $abc$60912$n7016_1
.sym 84155 picorv32.reg_op1[25]
.sym 84158 $abc$60912$n6860_1
.sym 84159 $abc$60912$n4549
.sym 84160 picorv32.reg_op1[21]
.sym 84161 picorv32.reg_op2[21]
.sym 84164 $abc$60912$n4549
.sym 84165 picorv32.reg_op2[17]
.sym 84166 picorv32.reg_op1[17]
.sym 84167 $abc$60912$n6841
.sym 84168 $abc$60912$n4546
.sym 84169 sys_clk_$glb_clk
.sym 84170 sys_rst_$glb_sr
.sym 84171 spiflash_bus_adr[20]
.sym 84172 $abc$60912$n8756
.sym 84173 $abc$60912$n7226_1
.sym 84174 spiflash_bus_adr[15]
.sym 84175 spiflash_bus_adr[26]
.sym 84176 $abc$60912$n7228_1
.sym 84177 spiflash_bus_adr[28]
.sym 84178 $abc$60912$n7227
.sym 84179 $abc$60912$n4931
.sym 84180 $abc$60912$n6162
.sym 84181 slave_sel[1]
.sym 84182 $abc$60912$n7016_1
.sym 84184 picorv32.reg_op1[24]
.sym 84185 $abc$60912$n6172_1
.sym 84186 $abc$60912$n6180_1
.sym 84187 $abc$60912$n4546
.sym 84188 picorv32.reg_op1[21]
.sym 84189 picorv32.reg_op1[24]
.sym 84190 spiflash_bus_adr[9]
.sym 84191 $abc$60912$n5775
.sym 84192 $abc$60912$n4478
.sym 84193 $abc$60912$n8142
.sym 84194 $abc$60912$n4922_1
.sym 84195 picorv32.reg_op1[14]
.sym 84196 $abc$60912$n5860
.sym 84197 spiflash_bus_adr[14]
.sym 84199 $abc$60912$n7177_1
.sym 84200 $abc$60912$n5111
.sym 84201 picorv32.reg_op2[28]
.sym 84202 $abc$60912$n8029
.sym 84203 picorv32.reg_op1[26]
.sym 84204 spiflash_sr[26]
.sym 84205 $abc$60912$n4667
.sym 84206 $abc$60912$n4697
.sym 84212 $abc$60912$n7212
.sym 84215 $abc$60912$n7740
.sym 84217 $abc$60912$n7211_1
.sym 84219 picorv32.reg_op2[28]
.sym 84220 picorv32.reg_op1[20]
.sym 84221 $abc$60912$n7017_1
.sym 84222 $abc$60912$n4935
.sym 84225 $abc$60912$n6652_1
.sym 84228 $abc$60912$n4922_1
.sym 84230 $abc$60912$n7129_1
.sym 84231 $abc$60912$n5251
.sym 84232 $abc$60912$n920
.sym 84233 basesoc_sram_we[2]
.sym 84234 picorv32.reg_op1[28]
.sym 84236 picorv32.reg_op1[28]
.sym 84237 spiflash_bus_adr[27]
.sym 84238 $abc$60912$n6653_1
.sym 84240 spiflash_bus_adr[26]
.sym 84241 $abc$60912$n8029
.sym 84242 spiflash_bus_adr[28]
.sym 84243 $abc$60912$n7016_1
.sym 84245 $abc$60912$n7017_1
.sym 84246 picorv32.reg_op1[20]
.sym 84247 $abc$60912$n7016_1
.sym 84248 picorv32.reg_op1[28]
.sym 84251 $abc$60912$n4935
.sym 84252 $abc$60912$n8029
.sym 84253 $abc$60912$n7740
.sym 84254 $abc$60912$n7129_1
.sym 84258 spiflash_bus_adr[28]
.sym 84259 spiflash_bus_adr[27]
.sym 84260 spiflash_bus_adr[26]
.sym 84263 spiflash_bus_adr[26]
.sym 84265 spiflash_bus_adr[28]
.sym 84266 spiflash_bus_adr[27]
.sym 84269 spiflash_bus_adr[27]
.sym 84270 spiflash_bus_adr[26]
.sym 84272 spiflash_bus_adr[28]
.sym 84275 $abc$60912$n5251
.sym 84276 $abc$60912$n7212
.sym 84277 $abc$60912$n7211_1
.sym 84278 $abc$60912$n4922_1
.sym 84281 $abc$60912$n6652_1
.sym 84282 $abc$60912$n6653_1
.sym 84283 picorv32.reg_op1[28]
.sym 84284 picorv32.reg_op2[28]
.sym 84287 basesoc_sram_we[2]
.sym 84292 sys_clk_$glb_clk
.sym 84293 $abc$60912$n920
.sym 84294 $abc$60912$n4860
.sym 84295 $abc$60912$n8719_1
.sym 84296 picorv32.reg_op1[26]
.sym 84297 $abc$60912$n8755_1
.sym 84298 picorv32.reg_op1[29]
.sym 84299 $abc$60912$n5534
.sym 84300 picorv32.reg_op1[14]
.sym 84301 $abc$60912$n4812
.sym 84302 picorv32.latched_stalu
.sym 84303 $abc$60912$n2702
.sym 84304 $abc$60912$n2702
.sym 84306 $abc$60912$n7510
.sym 84307 $abc$60912$n4478
.sym 84308 $abc$60912$n7210_1
.sym 84309 $abc$60912$n6880_1
.sym 84310 picorv32.alu_out_q[29]
.sym 84311 $abc$60912$n2699
.sym 84312 $abc$60912$n6129
.sym 84313 $abc$60912$n5873_1
.sym 84314 $abc$60912$n4922_1
.sym 84315 spiflash_bus_dat_w[20]
.sym 84316 $abc$60912$n7509_1
.sym 84317 picorv32.reg_op1[23]
.sym 84318 $abc$60912$n920
.sym 84319 $abc$60912$n7253
.sym 84320 picorv32.reg_op1[28]
.sym 84321 $abc$60912$n6800_1
.sym 84322 spiflash_bus_adr[12]
.sym 84323 picorv32.reg_op1[14]
.sym 84324 $abc$60912$n5990
.sym 84325 spiflash_bus_adr[9]
.sym 84326 $abc$60912$n8027
.sym 84327 $abc$60912$n8764_1
.sym 84328 spiflash_bus_dat_w[22]
.sym 84329 $abc$60912$n9031
.sym 84335 spiflash_sr[24]
.sym 84338 spiflash_bus_adr[15]
.sym 84341 spiflash_bus_adr[9]
.sym 84343 spiflash_sr[18]
.sym 84346 $abc$60912$n4697
.sym 84348 spiflash_bus_adr[12]
.sym 84349 spiflash_sr[25]
.sym 84350 $abc$60912$n5212
.sym 84351 spiflash_bus_adr[16]
.sym 84354 spiflash_bus_adr[10]
.sym 84356 spiflash_sr[22]
.sym 84357 spiflash_bus_adr[14]
.sym 84358 spiflash_sr[23]
.sym 84359 $abc$60912$n5205_1
.sym 84360 spiflash_sr[19]
.sym 84361 spiflash_bus_adr[11]
.sym 84362 spiflash_sr[20]
.sym 84363 spiflash_sr[21]
.sym 84366 spiflash_bus_adr[13]
.sym 84368 $abc$60912$n5212
.sym 84369 spiflash_sr[23]
.sym 84370 spiflash_bus_adr[14]
.sym 84371 $abc$60912$n5205_1
.sym 84374 spiflash_sr[18]
.sym 84375 $abc$60912$n5212
.sym 84377 spiflash_bus_adr[9]
.sym 84380 spiflash_bus_adr[16]
.sym 84381 spiflash_sr[25]
.sym 84382 $abc$60912$n5212
.sym 84383 $abc$60912$n5205_1
.sym 84386 spiflash_bus_adr[10]
.sym 84387 $abc$60912$n5212
.sym 84389 spiflash_sr[19]
.sym 84392 spiflash_sr[20]
.sym 84393 spiflash_bus_adr[11]
.sym 84394 $abc$60912$n5212
.sym 84399 $abc$60912$n5212
.sym 84400 spiflash_sr[21]
.sym 84401 spiflash_bus_adr[12]
.sym 84404 spiflash_sr[24]
.sym 84405 $abc$60912$n5205_1
.sym 84406 $abc$60912$n5212
.sym 84407 spiflash_bus_adr[15]
.sym 84411 $abc$60912$n5212
.sym 84412 spiflash_sr[22]
.sym 84413 spiflash_bus_adr[13]
.sym 84414 $abc$60912$n4697
.sym 84415 sys_clk_$glb_clk
.sym 84416 sys_rst_$glb_sr
.sym 84417 $abc$60912$n7987
.sym 84418 spiflash_sr[17]
.sym 84419 spiflash_bus_adr[11]
.sym 84420 spiflash_sr[18]
.sym 84421 $abc$60912$n7225_1
.sym 84422 $abc$60912$n4829_1
.sym 84423 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 84424 $abc$60912$n4697
.sym 84425 $abc$60912$n4848
.sym 84426 $abc$60912$n5534
.sym 84428 spiflash_bus_adr[3]
.sym 84429 $abc$60912$n4893_1
.sym 84430 $abc$60912$n4859_1
.sym 84431 $abc$60912$n11072
.sym 84432 picorv32.reg_op1[24]
.sym 84433 picorv32.instr_lui
.sym 84434 $abc$60912$n4812
.sym 84436 $abc$60912$n4860
.sym 84437 spiflash_sr[20]
.sym 84438 $abc$60912$n5212
.sym 84439 spiflash_sr[21]
.sym 84440 $abc$60912$n4563
.sym 84441 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 84442 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 84443 $abc$60912$n4931
.sym 84444 spiflash_bus_adr[6]
.sym 84445 picorv32.reg_op1[29]
.sym 84446 $abc$60912$n9047
.sym 84447 $abc$60912$n7017_1
.sym 84449 picorv32.reg_next_pc[4]
.sym 84450 spiflash_bus_dat_w[19]
.sym 84451 $abc$60912$n7097
.sym 84452 spiflash_bus_adr[13]
.sym 84461 basesoc_uart_phy_tx_busy
.sym 84462 $abc$60912$n9047
.sym 84466 $abc$60912$n5860
.sym 84467 $abc$60912$n5108
.sym 84469 $abc$60912$n4532
.sym 84470 $abc$60912$n5111
.sym 84471 $abc$60912$n924
.sym 84473 basesoc_sram_we[2]
.sym 84474 basesoc_uart_phy_uart_clk_txen
.sym 84477 spiflash_sr[18]
.sym 84482 spiflash_sr[16]
.sym 84483 spiflash_bus_adr[3]
.sym 84486 sys_rst
.sym 84492 spiflash_sr[18]
.sym 84497 sys_rst
.sym 84498 $abc$60912$n4532
.sym 84504 $abc$60912$n5860
.sym 84505 $abc$60912$n5108
.sym 84510 $abc$60912$n9047
.sym 84515 $abc$60912$n5108
.sym 84516 basesoc_uart_phy_tx_busy
.sym 84517 basesoc_uart_phy_uart_clk_txen
.sym 84518 $abc$60912$n5111
.sym 84524 basesoc_sram_we[2]
.sym 84528 spiflash_sr[16]
.sym 84534 spiflash_bus_adr[3]
.sym 84538 sys_clk_$glb_clk
.sym 84539 $abc$60912$n924
.sym 84540 basesoc_uart_phy_rx_reg[3]
.sym 84541 $abc$60912$n7017_1
.sym 84542 basesoc_uart_phy_rx_reg[2]
.sym 84544 spiflash_bus_adr[3]
.sym 84545 $abc$60912$n2698
.sym 84546 picorv32.reg_op1[29]
.sym 84547 basesoc_uart_phy_rx_reg[0]
.sym 84548 $abc$60912$n4536
.sym 84549 $abc$60912$n5537
.sym 84552 storage_1[15][4]
.sym 84553 spiflash_bus_dat_w[20]
.sym 84554 $abc$60912$n9065
.sym 84555 $abc$60912$n4863
.sym 84556 $abc$60912$n9041
.sym 84557 $abc$60912$n6861
.sym 84558 $abc$60912$n9033
.sym 84559 $abc$60912$n9043
.sym 84560 $abc$60912$n5212
.sym 84561 $abc$60912$n8725_1
.sym 84562 $abc$60912$n7225_1
.sym 84563 $abc$60912$n6129
.sym 84564 $abc$60912$n8101
.sym 84566 $abc$60912$n4573
.sym 84567 $abc$60912$n9047
.sym 84568 picorv32.reg_op1[2]
.sym 84569 storage_1[14][4]
.sym 84570 $abc$60912$n8026
.sym 84571 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84572 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84573 $abc$60912$n4931
.sym 84574 $abc$60912$n8877_1
.sym 84575 $abc$60912$n4738
.sym 84581 storage_1[8][7]
.sym 84584 $abc$60912$n8892_1
.sym 84586 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84589 $abc$60912$n7987
.sym 84593 $abc$60912$n8893_1
.sym 84595 spiflash_bus_adr[9]
.sym 84596 $abc$60912$n8026
.sym 84598 $abc$60912$n8027
.sym 84599 $abc$60912$n11073
.sym 84601 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 84602 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 84606 storage_1[12][7]
.sym 84610 spiflash_bus_adr[3]
.sym 84611 $abc$60912$n11073
.sym 84622 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 84628 spiflash_bus_adr[3]
.sym 84632 $abc$60912$n8027
.sym 84633 $abc$60912$n8026
.sym 84634 $abc$60912$n8893_1
.sym 84635 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 84638 storage_1[12][7]
.sym 84639 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84640 storage_1[8][7]
.sym 84641 $abc$60912$n8892_1
.sym 84646 $abc$60912$n7987
.sym 84653 spiflash_bus_adr[9]
.sym 84658 $abc$60912$n11073
.sym 84660 $abc$60912$n11073
.sym 84661 sys_clk_$glb_clk
.sym 84663 storage_1[15][7]
.sym 84664 $abc$60912$n8026
.sym 84665 storage_1[15][3]
.sym 84666 $abc$60912$n8877_1
.sym 84667 spiflash_bus_dat_w[19]
.sym 84668 $abc$60912$n8876_1
.sym 84669 picorv32.decoded_imm[29]
.sym 84670 spiflash_bus_adr[3]
.sym 84677 picorv32.reg_op1[5]
.sym 84678 picorv32.reg_op1[13]
.sym 84679 spiflash_bus_dat_w[23]
.sym 84680 basesoc_uart_phy_rx_reg[0]
.sym 84681 $abc$60912$n6839_1
.sym 84683 basesoc_uart_phy_rx_reg[1]
.sym 84687 $abc$60912$n7177_1
.sym 84688 picorv32.reg_op2[13]
.sym 84689 $abc$60912$n8029
.sym 84690 slave_sel[1]
.sym 84691 picorv32.reg_op2[21]
.sym 84694 $abc$60912$n11076
.sym 84696 spiflash_bus_adr[3]
.sym 84697 picorv32.reg_op2[28]
.sym 84698 $abc$60912$n11073
.sym 84711 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84712 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 84716 storage_1[11][4]
.sym 84717 picorv32.reg_op1[8]
.sym 84718 storage_1[11][5]
.sym 84719 storage_1[10][5]
.sym 84722 $abc$60912$n11068
.sym 84724 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84725 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 84729 $abc$60912$n8764_1
.sym 84731 storage_1[10][4]
.sym 84732 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84735 $PACKER_VCC_NET
.sym 84740 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 84743 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84744 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84745 storage_1[11][5]
.sym 84746 storage_1[10][5]
.sym 84751 $PACKER_VCC_NET
.sym 84757 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84761 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 84762 storage_1[11][4]
.sym 84763 storage_1[10][4]
.sym 84764 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 84770 picorv32.reg_op1[8]
.sym 84773 $abc$60912$n8764_1
.sym 84781 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 84783 $abc$60912$n11068
.sym 84784 sys_clk_$glb_clk
.sym 84786 $abc$60912$n7245
.sym 84787 storage_1[14][7]
.sym 84788 storage_1[14][4]
.sym 84789 $abc$60912$n7177_1
.sym 84790 $abc$60912$n4931
.sym 84792 storage_1[14][3]
.sym 84793 $abc$60912$n11077
.sym 84795 $abc$60912$n4708
.sym 84798 spiflash_bus_adr[7]
.sym 84799 $abc$60912$n5980_1
.sym 84800 $abc$60912$n2699
.sym 84801 picorv32.decoded_imm[29]
.sym 84803 $abc$60912$n6908_1
.sym 84804 $abc$60912$n7156
.sym 84805 picorv32.reg_op1[23]
.sym 84806 $abc$60912$n5639
.sym 84807 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84808 $abc$60912$n5538
.sym 84809 $abc$60912$n6129
.sym 84811 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 84817 $abc$60912$n11077
.sym 84818 $abc$60912$n7253
.sym 84819 $abc$60912$n8764_1
.sym 84821 $abc$60912$n11067
.sym 84836 picorv32.decoded_imm[25]
.sym 84840 $abc$60912$n7253
.sym 84845 $abc$60912$n11067
.sym 84846 picorv32.reg_op2[13]
.sym 84851 picorv32.reg_op1[29]
.sym 84855 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84856 slave_sel[1]
.sym 84857 $abc$60912$n2702
.sym 84862 $abc$60912$n7253
.sym 84868 picorv32.reg_op1[29]
.sym 84880 $abc$60912$n2702
.sym 84887 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 84893 picorv32.decoded_imm[25]
.sym 84899 picorv32.reg_op2[13]
.sym 84905 slave_sel[1]
.sym 84906 $abc$60912$n11067
.sym 84907 sys_clk_$glb_clk
.sym 84913 $abc$60912$n7648
.sym 84914 picorv32.decoded_imm[25]
.sym 84917 spiflash_bus_adr[1]
.sym 84918 por_rst
.sym 84920 spiflash_bus_adr[13]
.sym 84922 $abc$60912$n7498
.sym 84925 picorv32.reg_op1[0]
.sym 84926 $abc$60912$n5962_1
.sym 84927 $abc$60912$n5974_1
.sym 84928 picorv32.alu_out_q[20]
.sym 84931 $abc$60912$n4931
.sym 84933 picorv32.reg_op1[29]
.sym 84939 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 84948 picorv32.reg_op1[13]
.sym 84980 $abc$60912$n8725_1
.sym 85009 $abc$60912$n4475
.sym 85011 $abc$60912$n4938
.sym 85012 $abc$60912$n5034
.sym 85021 $abc$60912$n7217_1
.sym 85022 picorv32.decoded_rs2[3]
.sym 85023 spiflash_bus_dat_w[7]
.sym 85027 picorv32.irq_pending[0]
.sym 85032 $abc$60912$n7751
.sym 85038 $abc$60912$n7498
.sym 85040 $abc$60912$n4541
.sym 85060 $abc$60912$n9086
.sym 85064 $abc$60912$n7217_1
.sym 85065 picorv32.irq_mask[24]
.sym 85099 picorv32.irq_mask[24]
.sym 85110 $abc$60912$n9086
.sym 85122 $abc$60912$n7217_1
.sym 85139 $abc$60912$n7319_1
.sym 85141 $abc$60912$n7659
.sym 85142 $abc$60912$n7449
.sym 85144 picorv32.irq_mask[10]
.sym 85153 $abc$60912$n5034
.sym 85154 picorv32.latched_rd[0]
.sym 85156 $abc$60912$n4475
.sym 85157 $abc$60912$n4520_1
.sym 85158 spiflash_bus_dat_w[6]
.sym 85175 $abc$60912$n7659
.sym 85188 $abc$60912$n7751
.sym 85192 $abc$60912$n6184
.sym 85193 picorv32.timer[4]
.sym 85198 $abc$60912$n6002
.sym 85200 $abc$60912$n7655
.sym 85201 $abc$60912$n6005
.sym 85203 picorv32.cpu_state[2]
.sym 85216 $abc$60912$n7498
.sym 85222 $abc$60912$n6184
.sym 85228 picorv32.decoded_rs2[3]
.sym 85242 $abc$60912$n4541
.sym 85261 $abc$60912$n7498
.sym 85265 $abc$60912$n4541
.sym 85277 picorv32.decoded_rs2[3]
.sym 85291 $abc$60912$n6184
.sym 85296 $abc$60912$n5141
.sym 85297 $abc$60912$n6002
.sym 85298 picorv32.timer[1]
.sym 85299 $PACKER_VCC_NET_$glb_clk
.sym 85300 $abc$60912$n6015_1
.sym 85301 $PACKER_VCC_NET_$glb_clk
.sym 85302 picorv32.timer[0]
.sym 85304 spiflash_mosi
.sym 85307 spiflash_mosi
.sym 85320 $abc$60912$n7284
.sym 85321 $abc$60912$n6007_1
.sym 85322 $abc$60912$n7082
.sym 85324 picorv32.cpuregs_rs1[10]
.sym 85325 picorv32.irq_pending[0]
.sym 85326 picorv32.cpuregs_rs1[15]
.sym 85341 picorv32.irq_pending[0]
.sym 85345 storage_1[12][0]
.sym 85347 picorv32.cpuregs_rs1[10]
.sym 85348 $abc$60912$n7082
.sym 85354 $abc$60912$n7751
.sym 85371 storage_1[12][0]
.sym 85378 $abc$60912$n7751
.sym 85396 $abc$60912$n7082
.sym 85409 picorv32.cpuregs_rs1[10]
.sym 85415 picorv32.irq_pending[0]
.sym 85419 $abc$60912$n6004_1
.sym 85420 picorv32.timer[7]
.sym 85421 picorv32.timer[5]
.sym 85422 picorv32.timer[6]
.sym 85423 $abc$60912$n6005
.sym 85424 $abc$60912$n7299
.sym 85425 picorv32.timer[2]
.sym 85426 $abc$60912$n6003_1
.sym 85429 picorv32.reg_op1[3]
.sym 85430 $abc$60912$n2698
.sym 85431 $abc$60912$n9086
.sym 85432 spiflash_bus_dat_w[7]
.sym 85434 $PACKER_VCC_NET_$glb_clk
.sym 85437 $abc$60912$n6726
.sym 85442 $abc$60912$n8073
.sym 85443 $abc$60912$n5156
.sym 85444 $abc$60912$n4634_1
.sym 85445 $PACKER_VCC_NET_$glb_clk
.sym 85446 $abc$60912$n4525
.sym 85447 $abc$60912$n6015_1
.sym 85448 $abc$60912$n7659
.sym 85449 $abc$60912$n765
.sym 85450 picorv32.timer[13]
.sym 85451 $abc$60912$n5171
.sym 85452 $abc$60912$n5156
.sym 85459 $PACKER_VCC_NET_$glb_clk
.sym 85460 picorv32.timer[3]
.sym 85462 picorv32.timer[1]
.sym 85466 picorv32.timer[0]
.sym 85467 $PACKER_VCC_NET_$glb_clk
.sym 85471 picorv32.timer[4]
.sym 85478 picorv32.timer[5]
.sym 85482 picorv32.timer[2]
.sym 85485 picorv32.timer[7]
.sym 85487 picorv32.timer[6]
.sym 85495 picorv32.timer[0]
.sym 85498 $auto$alumacc.cc:474:replace_alu$6787.C[2]
.sym 85500 picorv32.timer[1]
.sym 85501 $PACKER_VCC_NET_$glb_clk
.sym 85504 $auto$alumacc.cc:474:replace_alu$6787.C[3]
.sym 85506 $PACKER_VCC_NET_$glb_clk
.sym 85507 picorv32.timer[2]
.sym 85508 $auto$alumacc.cc:474:replace_alu$6787.C[2]
.sym 85510 $auto$alumacc.cc:474:replace_alu$6787.C[4]
.sym 85512 picorv32.timer[3]
.sym 85513 $PACKER_VCC_NET_$glb_clk
.sym 85514 $auto$alumacc.cc:474:replace_alu$6787.C[3]
.sym 85516 $auto$alumacc.cc:474:replace_alu$6787.C[5]
.sym 85518 $PACKER_VCC_NET_$glb_clk
.sym 85519 picorv32.timer[4]
.sym 85520 $auto$alumacc.cc:474:replace_alu$6787.C[4]
.sym 85522 $auto$alumacc.cc:474:replace_alu$6787.C[6]
.sym 85524 picorv32.timer[5]
.sym 85525 $PACKER_VCC_NET_$glb_clk
.sym 85526 $auto$alumacc.cc:474:replace_alu$6787.C[5]
.sym 85528 $auto$alumacc.cc:474:replace_alu$6787.C[7]
.sym 85530 $PACKER_VCC_NET_$glb_clk
.sym 85531 picorv32.timer[6]
.sym 85532 $auto$alumacc.cc:474:replace_alu$6787.C[6]
.sym 85534 $auto$alumacc.cc:474:replace_alu$6787.C[8]
.sym 85536 picorv32.timer[7]
.sym 85537 $PACKER_VCC_NET_$glb_clk
.sym 85538 $auto$alumacc.cc:474:replace_alu$6787.C[7]
.sym 85542 $abc$60912$n6007_1
.sym 85543 picorv32.timer[15]
.sym 85544 picorv32.timer[14]
.sym 85545 picorv32.timer[8]
.sym 85546 $abc$60912$n6006_1
.sym 85547 picorv32.timer[10]
.sym 85548 $abc$60912$n6081_1
.sym 85549 $abc$60912$n6077_1
.sym 85552 $abc$60912$n4623
.sym 85553 $abc$60912$n7498
.sym 85555 $abc$60912$n7362
.sym 85557 spiflash_bus_dat_w[4]
.sym 85558 $abc$60912$n7346
.sym 85560 $abc$60912$n7017_1
.sym 85563 picorv32.cpuregs_rs1[4]
.sym 85564 $abc$60912$n5147
.sym 85566 picorv32.cpuregs_rs1[1]
.sym 85568 picorv32.cpuregs_rs1[5]
.sym 85569 picorv32.timer[16]
.sym 85571 picorv32.timer[28]
.sym 85572 $abc$60912$n5163
.sym 85573 $abc$60912$n7673
.sym 85574 spiflash_bus_adr[8]
.sym 85575 $abc$60912$n6002
.sym 85576 $abc$60912$n6008
.sym 85577 picorv32.cpuregs_rs1[22]
.sym 85578 $auto$alumacc.cc:474:replace_alu$6787.C[8]
.sym 85580 $PACKER_VCC_NET_$glb_clk
.sym 85587 picorv32.timer[12]
.sym 85588 $PACKER_VCC_NET_$glb_clk
.sym 85589 picorv32.timer[9]
.sym 85601 picorv32.timer[14]
.sym 85603 picorv32.timer[13]
.sym 85608 picorv32.timer[15]
.sym 85610 picorv32.timer[8]
.sym 85612 picorv32.timer[10]
.sym 85614 picorv32.timer[11]
.sym 85615 $auto$alumacc.cc:474:replace_alu$6787.C[9]
.sym 85617 $PACKER_VCC_NET_$glb_clk
.sym 85618 picorv32.timer[8]
.sym 85619 $auto$alumacc.cc:474:replace_alu$6787.C[8]
.sym 85621 $auto$alumacc.cc:474:replace_alu$6787.C[10]
.sym 85623 picorv32.timer[9]
.sym 85624 $PACKER_VCC_NET_$glb_clk
.sym 85625 $auto$alumacc.cc:474:replace_alu$6787.C[9]
.sym 85627 $auto$alumacc.cc:474:replace_alu$6787.C[11]
.sym 85629 $PACKER_VCC_NET_$glb_clk
.sym 85630 picorv32.timer[10]
.sym 85631 $auto$alumacc.cc:474:replace_alu$6787.C[10]
.sym 85633 $auto$alumacc.cc:474:replace_alu$6787.C[12]
.sym 85635 picorv32.timer[11]
.sym 85636 $PACKER_VCC_NET_$glb_clk
.sym 85637 $auto$alumacc.cc:474:replace_alu$6787.C[11]
.sym 85639 $auto$alumacc.cc:474:replace_alu$6787.C[13]
.sym 85641 $PACKER_VCC_NET_$glb_clk
.sym 85642 picorv32.timer[12]
.sym 85643 $auto$alumacc.cc:474:replace_alu$6787.C[12]
.sym 85645 $auto$alumacc.cc:474:replace_alu$6787.C[14]
.sym 85647 picorv32.timer[13]
.sym 85648 $PACKER_VCC_NET_$glb_clk
.sym 85649 $auto$alumacc.cc:474:replace_alu$6787.C[13]
.sym 85651 $auto$alumacc.cc:474:replace_alu$6787.C[15]
.sym 85653 $PACKER_VCC_NET_$glb_clk
.sym 85654 picorv32.timer[14]
.sym 85655 $auto$alumacc.cc:474:replace_alu$6787.C[14]
.sym 85657 $auto$alumacc.cc:474:replace_alu$6787.C[16]
.sym 85659 picorv32.timer[15]
.sym 85660 $PACKER_VCC_NET_$glb_clk
.sym 85661 $auto$alumacc.cc:474:replace_alu$6787.C[15]
.sym 85665 picorv32.timer[23]
.sym 85666 picorv32.timer[22]
.sym 85667 picorv32.timer[21]
.sym 85668 $abc$60912$n6008
.sym 85669 $abc$60912$n6083_1
.sym 85670 $abc$60912$n6011
.sym 85671 $abc$60912$n6012_1
.sym 85672 picorv32.timer[11]
.sym 85675 $abc$60912$n4541
.sym 85676 $abc$60912$n7259
.sym 85678 $abc$60912$n4710
.sym 85679 $abc$60912$n7475_1
.sym 85681 $abc$60912$n8059
.sym 85682 picorv32.count_cycle[35]
.sym 85684 $abc$60912$n4710
.sym 85685 $abc$60912$n7428
.sym 85687 $abc$60912$n5159
.sym 85688 $abc$60912$n4704
.sym 85689 $abc$60912$n6086_1
.sym 85690 $abc$60912$n6184
.sym 85691 $abc$60912$n4826
.sym 85692 $abc$60912$n6091_1
.sym 85693 $abc$60912$n2702
.sym 85694 picorv32.timer[22]
.sym 85695 $abc$60912$n6002
.sym 85696 $abc$60912$n7655
.sym 85697 $abc$60912$n7655
.sym 85698 $abc$60912$n4565
.sym 85699 $abc$60912$n6013_1
.sym 85700 picorv32.timer[22]
.sym 85701 $auto$alumacc.cc:474:replace_alu$6787.C[16]
.sym 85704 $PACKER_VCC_NET_$glb_clk
.sym 85711 picorv32.timer[17]
.sym 85712 $PACKER_VCC_NET_$glb_clk
.sym 85714 picorv32.timer[18]
.sym 85720 picorv32.timer[19]
.sym 85723 picorv32.timer[22]
.sym 85727 picorv32.timer[16]
.sym 85730 picorv32.timer[23]
.sym 85732 picorv32.timer[21]
.sym 85736 picorv32.timer[20]
.sym 85738 $auto$alumacc.cc:474:replace_alu$6787.C[17]
.sym 85740 picorv32.timer[16]
.sym 85741 $PACKER_VCC_NET_$glb_clk
.sym 85742 $auto$alumacc.cc:474:replace_alu$6787.C[16]
.sym 85744 $auto$alumacc.cc:474:replace_alu$6787.C[18]
.sym 85746 $PACKER_VCC_NET_$glb_clk
.sym 85747 picorv32.timer[17]
.sym 85748 $auto$alumacc.cc:474:replace_alu$6787.C[17]
.sym 85750 $auto$alumacc.cc:474:replace_alu$6787.C[19]
.sym 85752 picorv32.timer[18]
.sym 85753 $PACKER_VCC_NET_$glb_clk
.sym 85754 $auto$alumacc.cc:474:replace_alu$6787.C[18]
.sym 85756 $auto$alumacc.cc:474:replace_alu$6787.C[20]
.sym 85758 $PACKER_VCC_NET_$glb_clk
.sym 85759 picorv32.timer[19]
.sym 85760 $auto$alumacc.cc:474:replace_alu$6787.C[19]
.sym 85762 $auto$alumacc.cc:474:replace_alu$6787.C[21]
.sym 85764 picorv32.timer[20]
.sym 85765 $PACKER_VCC_NET_$glb_clk
.sym 85766 $auto$alumacc.cc:474:replace_alu$6787.C[20]
.sym 85768 $auto$alumacc.cc:474:replace_alu$6787.C[22]
.sym 85770 $PACKER_VCC_NET_$glb_clk
.sym 85771 picorv32.timer[21]
.sym 85772 $auto$alumacc.cc:474:replace_alu$6787.C[21]
.sym 85774 $auto$alumacc.cc:474:replace_alu$6787.C[23]
.sym 85776 picorv32.timer[22]
.sym 85777 $PACKER_VCC_NET_$glb_clk
.sym 85778 $auto$alumacc.cc:474:replace_alu$6787.C[22]
.sym 85780 $auto$alumacc.cc:474:replace_alu$6787.C[24]
.sym 85782 $PACKER_VCC_NET_$glb_clk
.sym 85783 picorv32.timer[23]
.sym 85784 $auto$alumacc.cc:474:replace_alu$6787.C[23]
.sym 85788 picorv32.timer[24]
.sym 85789 $abc$60912$n6009_1
.sym 85790 $abc$60912$n6010_1
.sym 85791 $abc$60912$n6087_1
.sym 85792 $abc$60912$n5187
.sym 85793 picorv32.timer[27]
.sym 85794 $abc$60912$n6086_1
.sym 85795 picorv32.timer[30]
.sym 85796 $abc$60912$n7572_1
.sym 85797 $abc$60912$n7571
.sym 85798 $abc$60912$n6066_1
.sym 85799 picorv32.reg_op1[26]
.sym 85800 picorv32.timer[17]
.sym 85801 picorv32.count_cycle[42]
.sym 85803 spiflash_bus_adr[1]
.sym 85804 $abc$60912$n5166
.sym 85806 $abc$60912$n5168
.sym 85808 $abc$60912$n5169
.sym 85810 picorv32.timer[18]
.sym 85811 $abc$60912$n7669
.sym 85813 $abc$60912$n7082
.sym 85814 $abc$60912$n4611
.sym 85815 $abc$60912$n7281
.sym 85816 picorv32.cpu_state[4]
.sym 85819 picorv32.reg_sh[1]
.sym 85820 $abc$60912$n7284
.sym 85821 picorv32.irq_pending[0]
.sym 85822 $abc$60912$n6058_1
.sym 85823 $abc$60912$n4554
.sym 85824 $auto$alumacc.cc:474:replace_alu$6787.C[24]
.sym 85830 picorv32.timer[28]
.sym 85832 picorv32.timer[29]
.sym 85837 picorv32.timer[26]
.sym 85841 picorv32.timer[25]
.sym 85849 $PACKER_VCC_NET_$glb_clk
.sym 85850 picorv32.timer[27]
.sym 85852 picorv32.timer[30]
.sym 85853 picorv32.timer[24]
.sym 85861 $auto$alumacc.cc:474:replace_alu$6787.C[25]
.sym 85863 picorv32.timer[24]
.sym 85864 $PACKER_VCC_NET_$glb_clk
.sym 85865 $auto$alumacc.cc:474:replace_alu$6787.C[24]
.sym 85867 $auto$alumacc.cc:474:replace_alu$6787.C[26]
.sym 85869 $PACKER_VCC_NET_$glb_clk
.sym 85870 picorv32.timer[25]
.sym 85871 $auto$alumacc.cc:474:replace_alu$6787.C[25]
.sym 85873 $auto$alumacc.cc:474:replace_alu$6787.C[27]
.sym 85875 picorv32.timer[26]
.sym 85876 $PACKER_VCC_NET_$glb_clk
.sym 85877 $auto$alumacc.cc:474:replace_alu$6787.C[26]
.sym 85879 $auto$alumacc.cc:474:replace_alu$6787.C[28]
.sym 85881 $PACKER_VCC_NET_$glb_clk
.sym 85882 picorv32.timer[27]
.sym 85883 $auto$alumacc.cc:474:replace_alu$6787.C[27]
.sym 85885 $auto$alumacc.cc:474:replace_alu$6787.C[29]
.sym 85887 picorv32.timer[28]
.sym 85888 $PACKER_VCC_NET_$glb_clk
.sym 85889 $auto$alumacc.cc:474:replace_alu$6787.C[28]
.sym 85891 $auto$alumacc.cc:474:replace_alu$6787.C[30]
.sym 85893 $PACKER_VCC_NET_$glb_clk
.sym 85894 picorv32.timer[29]
.sym 85895 $auto$alumacc.cc:474:replace_alu$6787.C[29]
.sym 85897 $nextpnr_ICESTORM_LC_52$I3
.sym 85899 picorv32.timer[30]
.sym 85900 $PACKER_VCC_NET_$glb_clk
.sym 85901 $auto$alumacc.cc:474:replace_alu$6787.C[30]
.sym 85907 $nextpnr_ICESTORM_LC_52$I3
.sym 85911 $abc$60912$n7449
.sym 85912 picorv32.pcpi_valid
.sym 85913 $abc$60912$n7653
.sym 85914 $abc$60912$n7655
.sym 85915 $abc$60912$n7438
.sym 85916 $abc$60912$n7318_1
.sym 85917 $abc$60912$n7281
.sym 85918 $abc$60912$n7312
.sym 85920 $abc$60912$n4553
.sym 85921 picorv32.decoded_rs2[3]
.sym 85922 $abc$60912$n7217_1
.sym 85923 picorv32.pcpi_mul.pcpi_insn[14]
.sym 85924 $abc$60912$n7615
.sym 85926 spiflash_bus_adr[6]
.sym 85927 $abc$60912$n5178
.sym 85928 picorv32.count_cycle[51]
.sym 85931 $abc$60912$n7560_1
.sym 85933 picorv32.timer[26]
.sym 85934 picorv32.cpuregs_rs1[28]
.sym 85935 storage_1[5][6]
.sym 85936 picorv32.cpuregs_rs1[30]
.sym 85937 $abc$60912$n5639
.sym 85938 $abc$60912$n4525
.sym 85940 $abc$60912$n7659
.sym 85941 $abc$60912$n11043
.sym 85943 $abc$60912$n4634_1
.sym 85944 $abc$60912$n4634_1
.sym 85945 picorv32.cpuregs_rs1[30]
.sym 85946 picorv32.pcpi_valid
.sym 85952 picorv32.reg_sh[0]
.sym 85954 picorv32.reg_sh[1]
.sym 85956 $abc$60912$n5251
.sym 85959 $abc$60912$n6202
.sym 85961 $abc$60912$n4667
.sym 85963 $abc$60912$n4826
.sym 85964 $abc$60912$n6061_1
.sym 85966 $abc$60912$n8045
.sym 85967 $abc$60912$n8059
.sym 85969 picorv32.cpu_state[4]
.sym 85973 $abc$60912$n4634_1
.sym 85974 $abc$60912$n7579
.sym 85975 $abc$60912$n7154
.sym 85977 $abc$60912$n4857
.sym 85978 picorv32.cpuregs_rs1[23]
.sym 85982 $abc$60912$n7281
.sym 85983 $abc$60912$n4554
.sym 85988 $abc$60912$n4634_1
.sym 85991 $abc$60912$n6061_1
.sym 85993 picorv32.cpu_state[4]
.sym 85994 picorv32.reg_sh[1]
.sym 85998 $abc$60912$n7154
.sym 86004 $abc$60912$n4857
.sym 86009 $abc$60912$n4667
.sym 86010 $abc$60912$n8045
.sym 86011 $abc$60912$n8059
.sym 86012 $abc$60912$n6202
.sym 86015 picorv32.cpuregs_rs1[23]
.sym 86016 $abc$60912$n7579
.sym 86018 $abc$60912$n4554
.sym 86021 $abc$60912$n5251
.sym 86023 picorv32.reg_sh[0]
.sym 86024 picorv32.cpu_state[4]
.sym 86029 $abc$60912$n7281
.sym 86031 $abc$60912$n4826
.sym 86032 sys_clk_$glb_clk
.sym 86034 $abc$60912$n7961
.sym 86035 $abc$60912$n4857
.sym 86036 $abc$60912$n7386_1
.sym 86037 storage_1[13][2]
.sym 86038 $abc$60912$n7298
.sym 86039 $abc$60912$n8007_1
.sym 86040 $abc$60912$n7652
.sym 86041 $abc$60912$n6104_1
.sym 86042 $abc$60912$n7439_1
.sym 86043 $abc$60912$n4931
.sym 86044 $abc$60912$n4931
.sym 86045 picorv32.reg_op1[4]
.sym 86046 $abc$60912$n7288
.sym 86047 $abc$60912$n4667
.sym 86048 $abc$60912$n7578_1
.sym 86049 $abc$60912$n7282
.sym 86050 picorv32.reg_sh[1]
.sym 86051 $abc$60912$n7455
.sym 86052 picorv32.irq_mask[24]
.sym 86053 $abc$60912$n6193
.sym 86054 $abc$60912$n7594
.sym 86055 $abc$60912$n6196
.sym 86056 spiflash_bus_dat_w[7]
.sym 86057 $abc$60912$n7593_1
.sym 86058 spiflash_bus_dat_w[5]
.sym 86059 $abc$60912$n7137
.sym 86060 $abc$60912$n4635
.sym 86061 picorv32.cpuregs_rs1[22]
.sym 86062 $abc$60912$n4530_1
.sym 86063 $abc$60912$n4620
.sym 86064 picorv32.cpuregs_rs1[5]
.sym 86065 $abc$60912$n7673
.sym 86066 $abc$60912$n4565
.sym 86067 $abc$60912$n7961
.sym 86069 picorv32.cpu_state[1]
.sym 86075 $abc$60912$n6102_1
.sym 86076 spiflash_bus_dat_w[5]
.sym 86079 $abc$60912$n6101_1
.sym 86080 $abc$60912$n4634_1
.sym 86084 $abc$60912$n6059_1
.sym 86088 picorv32.cpu_state[4]
.sym 86094 $abc$60912$n6058_1
.sym 86096 $abc$60912$n6103_1
.sym 86097 $abc$60912$n5639
.sym 86098 $abc$60912$n6104_1
.sym 86099 picorv32.cpuregs_wrdata[13]
.sym 86102 $abc$60912$n4618_1
.sym 86106 spiflash_bus_dat_w[7]
.sym 86108 picorv32.cpu_state[4]
.sym 86110 $abc$60912$n6059_1
.sym 86111 $abc$60912$n6058_1
.sym 86114 $abc$60912$n4634_1
.sym 86121 spiflash_bus_dat_w[5]
.sym 86127 $abc$60912$n4618_1
.sym 86132 $abc$60912$n6102_1
.sym 86133 $abc$60912$n6104_1
.sym 86134 $abc$60912$n6101_1
.sym 86135 $abc$60912$n6103_1
.sym 86138 picorv32.cpuregs_wrdata[13]
.sym 86146 $abc$60912$n5639
.sym 86153 spiflash_bus_dat_w[7]
.sym 86155 sys_clk_$glb_clk
.sym 86157 $abc$60912$n6181
.sym 86158 $abc$60912$n4925_1
.sym 86159 $abc$60912$n4617_1
.sym 86160 $abc$60912$n4644_1
.sym 86161 $abc$60912$n8558
.sym 86162 $abc$60912$n7385_1
.sym 86163 $abc$60912$n4616_1
.sym 86164 $abc$60912$n4632
.sym 86165 $abc$60912$n4932
.sym 86166 $abc$60912$n5534
.sym 86167 $abc$60912$n5534
.sym 86168 $abc$60912$n4932
.sym 86169 spiflash_bus_dat_w[4]
.sym 86170 picorv32.irq_pending[5]
.sym 86171 $abc$60912$n11073
.sym 86172 $abc$60912$n4475
.sym 86175 $abc$60912$n6196
.sym 86176 $abc$60912$n4553
.sym 86178 $abc$60912$n6193
.sym 86179 $abc$60912$n8075
.sym 86180 $abc$60912$n7626
.sym 86181 $abc$60912$n765
.sym 86182 $abc$60912$n5251
.sym 86183 picorv32.irq_mask[1]
.sym 86184 $abc$60912$n6091_1
.sym 86185 $abc$60912$n2702
.sym 86186 $abc$60912$n11043
.sym 86187 $abc$60912$n11433
.sym 86189 $abc$60912$n6184
.sym 86190 $abc$60912$n4565
.sym 86191 $abc$60912$n4609
.sym 86192 $abc$60912$n7300
.sym 86198 $abc$60912$n4638
.sym 86199 $abc$60912$n8555
.sym 86200 $abc$60912$n4650_1
.sym 86201 $abc$60912$n4637
.sym 86202 $abc$60912$n4636
.sym 86203 $abc$60912$n4625
.sym 86204 $abc$60912$n4527
.sym 86205 $abc$60912$n4640_1
.sym 86206 $abc$60912$n4641
.sym 86207 $abc$60912$n4618_1
.sym 86208 $abc$60912$n4630
.sym 86209 $abc$60912$n4613_1
.sym 86210 $abc$60912$n4615
.sym 86211 $abc$60912$n4630
.sym 86212 $abc$60912$n4626
.sym 86213 $abc$60912$n4521
.sym 86214 $abc$60912$n4523
.sym 86217 $abc$60912$n4644_1
.sym 86218 $abc$60912$n4536_1
.sym 86219 $abc$60912$n8558
.sym 86220 $abc$60912$n4651
.sym 86221 $abc$60912$n4632
.sym 86222 $abc$60912$n4530_1
.sym 86223 $abc$60912$n4629
.sym 86224 $abc$60912$n4617_1
.sym 86225 $abc$60912$n4632
.sym 86226 $abc$60912$n4639
.sym 86227 $abc$60912$n4531
.sym 86229 $abc$60912$n8559_1
.sym 86231 $abc$60912$n4527
.sym 86232 $abc$60912$n4639
.sym 86233 $abc$60912$n4536_1
.sym 86234 $abc$60912$n4617_1
.sym 86237 $abc$60912$n4632
.sym 86238 $abc$60912$n4531
.sym 86239 $abc$60912$n4630
.sym 86240 $abc$60912$n4618_1
.sym 86243 $abc$60912$n4523
.sym 86244 $abc$60912$n4644_1
.sym 86245 $abc$60912$n4536_1
.sym 86249 $abc$60912$n4625
.sym 86250 $abc$60912$n8559_1
.sym 86251 $abc$60912$n8555
.sym 86252 $abc$60912$n4613_1
.sym 86255 $abc$60912$n4638
.sym 86256 $abc$60912$n4637
.sym 86257 $abc$60912$n4521
.sym 86258 $abc$60912$n4640_1
.sym 86261 $abc$60912$n4641
.sym 86262 $abc$60912$n4629
.sym 86263 $abc$60912$n4626
.sym 86264 $abc$60912$n4636
.sym 86267 $abc$60912$n4630
.sym 86268 $abc$60912$n4615
.sym 86269 $abc$60912$n4632
.sym 86273 $abc$60912$n4530_1
.sym 86274 $abc$60912$n4651
.sym 86275 $abc$60912$n8558
.sym 86276 $abc$60912$n4650_1
.sym 86278 sys_clk_$glb_clk
.sym 86280 $abc$60912$n4924
.sym 86281 picorv32.trap
.sym 86282 $abc$60912$n6090_1
.sym 86283 $abc$60912$n4624_1
.sym 86284 picorv32.irq_pending[0]
.sym 86285 picorv32.irq_pending[1]
.sym 86286 $abc$60912$n8557_1
.sym 86287 $abc$60912$n7672
.sym 86289 picorv32.irq_pending[0]
.sym 86290 $abc$60912$n8029
.sym 86291 picorv32.reg_op1[14]
.sym 86292 $abc$60912$n7500
.sym 86293 $abc$60912$n4618_1
.sym 86294 $abc$60912$n8020
.sym 86295 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 86296 picorv32.reg_op1[13]
.sym 86297 $abc$60912$n4637
.sym 86298 $abc$60912$n7461
.sym 86299 $abc$60912$n6181
.sym 86300 picorv32.cpu_state[1]
.sym 86301 $abc$60912$n2698
.sym 86302 $abc$60912$n7393_1
.sym 86303 $abc$60912$n4667
.sym 86304 $abc$60912$n7020_1
.sym 86305 picorv32.irq_pending[0]
.sym 86306 $abc$60912$n4611
.sym 86307 picorv32.cpu_state[1]
.sym 86308 picorv32.cpu_state[4]
.sym 86309 $abc$60912$n4544
.sym 86311 $abc$60912$n6050_1
.sym 86312 $abc$60912$n7082
.sym 86313 $abc$60912$n4618_1
.sym 86314 picorv32.cpu_state[3]
.sym 86315 $abc$60912$n7281
.sym 86321 $abc$60912$n4618_1
.sym 86322 $abc$60912$n4527
.sym 86323 $abc$60912$n4614
.sym 86324 $abc$60912$n4531
.sym 86325 $abc$60912$n4615
.sym 86326 $abc$60912$n4536_1
.sym 86327 $abc$60912$n4616_1
.sym 86328 $abc$60912$n4621_1
.sym 86329 $abc$60912$n4523
.sym 86333 $abc$60912$n4628
.sym 86334 $abc$60912$n4531
.sym 86336 $abc$60912$n765
.sym 86338 $abc$60912$n4565
.sym 86339 picorv32.cpu_state[2]
.sym 86340 $abc$60912$n4553
.sym 86341 picorv32.mem_do_prefetch
.sym 86344 $abc$60912$n4521
.sym 86347 $abc$60912$n4623
.sym 86348 $abc$60912$n4624_1
.sym 86349 $abc$60912$n4622
.sym 86352 $abc$60912$n4537_1
.sym 86355 $abc$60912$n4628
.sym 86356 picorv32.cpu_state[2]
.sym 86357 $abc$60912$n4553
.sym 86360 $abc$60912$n4523
.sym 86361 $abc$60912$n4618_1
.sym 86363 $abc$60912$n765
.sym 86366 $abc$60912$n4616_1
.sym 86367 $abc$60912$n4527
.sym 86368 $abc$60912$n4615
.sym 86369 $abc$60912$n4621_1
.sym 86372 $abc$60912$n4523
.sym 86373 $abc$60912$n4614
.sym 86374 $abc$60912$n4531
.sym 86375 $abc$60912$n4624_1
.sym 86379 $abc$60912$n4565
.sym 86380 $abc$60912$n4537_1
.sym 86384 $abc$60912$n4536_1
.sym 86385 $abc$60912$n4531
.sym 86386 $abc$60912$n4521
.sym 86390 picorv32.mem_do_prefetch
.sym 86391 $abc$60912$n4623
.sym 86392 $abc$60912$n4537_1
.sym 86396 $abc$60912$n4623
.sym 86397 picorv32.mem_do_prefetch
.sym 86398 $abc$60912$n4622
.sym 86399 $abc$60912$n4537_1
.sym 86403 picorv32.cpu_state[4]
.sym 86404 picorv32.cpu_state[0]
.sym 86405 picorv32.cpu_state[2]
.sym 86406 picorv32.cpu_state[3]
.sym 86407 picorv32.irq_pending[2]
.sym 86408 $abc$60912$n7280
.sym 86409 $abc$60912$n7020_1
.sym 86410 $abc$60912$n7319_1
.sym 86411 $abc$60912$n4635
.sym 86412 $abc$60912$n10362
.sym 86413 picorv32.reg_op1[11]
.sym 86414 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 86415 $abc$60912$n8083
.sym 86416 $abc$60912$n2701
.sym 86417 $abc$60912$n2702
.sym 86418 $abc$60912$n4700_1
.sym 86419 picorv32.irq_pending[23]
.sym 86420 $abc$60912$n4665
.sym 86421 $abc$60912$n4630
.sym 86422 $abc$60912$n4732_1
.sym 86423 $abc$60912$n9086
.sym 86424 picorv32.trap
.sym 86425 picorv32.instr_ecall_ebreak
.sym 86426 spiflash_bus_adr[6]
.sym 86427 picorv32.mem_do_prefetch
.sym 86428 picorv32.reg_op1[0]
.sym 86429 $abc$60912$n4775
.sym 86430 $abc$60912$n7280
.sym 86431 $abc$60912$n5377
.sym 86433 picorv32.mem_do_prefetch
.sym 86434 $abc$60912$n4520_1
.sym 86437 $abc$60912$n4537_1
.sym 86438 $abc$60912$n4525
.sym 86448 picorv32.reg_op1[1]
.sym 86449 picorv32.is_slli_srli_srai
.sym 86450 $abc$60912$n4553
.sym 86451 $abc$60912$n6052_1
.sym 86452 $abc$60912$n6051_1
.sym 86453 picorv32.mem_do_prefetch
.sym 86454 $abc$60912$n4639
.sym 86455 $abc$60912$n4922_1
.sym 86457 $abc$60912$n4609
.sym 86462 picorv32.mem_wordsize[2]
.sym 86464 $abc$60912$n4628
.sym 86466 $abc$60912$n4611
.sym 86467 picorv32.mem_wordsize[0]
.sym 86468 picorv32.reg_op1[0]
.sym 86469 $abc$60912$n4544
.sym 86470 picorv32.cpu_state[2]
.sym 86471 $abc$60912$n11043
.sym 86473 $abc$60912$n4618_1
.sym 86474 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 86475 picorv32.mem_do_rinst
.sym 86477 picorv32.mem_do_rinst
.sym 86478 $abc$60912$n6052_1
.sym 86479 $abc$60912$n4609
.sym 86483 $abc$60912$n4639
.sym 86484 picorv32.mem_do_prefetch
.sym 86485 $abc$60912$n6051_1
.sym 86486 $abc$60912$n4618_1
.sym 86491 $abc$60912$n4628
.sym 86492 picorv32.cpu_state[2]
.sym 86495 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 86501 $abc$60912$n4544
.sym 86503 $abc$60912$n4611
.sym 86508 $abc$60912$n4544
.sym 86509 picorv32.cpu_state[2]
.sym 86513 picorv32.mem_wordsize[2]
.sym 86514 picorv32.reg_op1[0]
.sym 86515 picorv32.reg_op1[1]
.sym 86516 picorv32.mem_wordsize[0]
.sym 86519 picorv32.is_slli_srli_srai
.sym 86520 $abc$60912$n4922_1
.sym 86521 picorv32.cpu_state[2]
.sym 86522 $abc$60912$n4553
.sym 86523 $abc$60912$n11043
.sym 86524 sys_clk_$glb_clk
.sym 86526 $abc$60912$n4918
.sym 86527 picorv32.cpu_state[5]
.sym 86528 picorv32.mem_wordsize[2]
.sym 86529 $abc$60912$n4919_1
.sym 86530 $abc$60912$n8561
.sym 86531 picorv32.cpu_state[6]
.sym 86532 $abc$60912$n4921
.sym 86533 picorv32.mem_wordsize[0]
.sym 86534 picorv32.is_sll_srl_sra
.sym 86536 $abc$60912$n7751
.sym 86537 picorv32.reg_op1[27]
.sym 86538 spiflash_bus_dat_w[3]
.sym 86539 $abc$60912$n7551_1
.sym 86541 picorv32.cpu_state[3]
.sym 86542 picorv32.reg_op1[28]
.sym 86543 $abc$60912$n7610
.sym 86544 picorv32.reg_op1[1]
.sym 86545 picorv32.is_slli_srli_srai
.sym 86547 $abc$60912$n7017_1
.sym 86548 picorv32.cpuregs_wrdata[13]
.sym 86549 picorv32.cpu_state[2]
.sym 86550 picorv32.cpu_state[2]
.sym 86551 $abc$60912$n7137
.sym 86552 picorv32.cpu_state[3]
.sym 86553 $abc$60912$n765
.sym 86554 $abc$60912$n5778
.sym 86555 picorv32.cpu_state[1]
.sym 86556 $abc$60912$n4931
.sym 86558 $abc$60912$n7737
.sym 86559 $abc$60912$n5740
.sym 86560 $abc$60912$n8029
.sym 86561 picorv32.reg_op1[29]
.sym 86567 $abc$60912$n8028
.sym 86569 $abc$60912$n765
.sym 86570 picorv32.mem_do_prefetch
.sym 86576 $abc$60912$n8029
.sym 86577 $abc$60912$n4779
.sym 86580 $abc$60912$n4537_1
.sym 86581 picorv32.mem_do_wdata
.sym 86584 picorv32.cpu_state[5]
.sym 86585 $abc$60912$n4781
.sym 86588 $abc$60912$n4538
.sym 86591 $abc$60912$n4932
.sym 86596 picorv32.cpu_state[6]
.sym 86600 $abc$60912$n4537_1
.sym 86601 picorv32.mem_do_prefetch
.sym 86603 picorv32.mem_do_wdata
.sym 86606 picorv32.cpu_state[5]
.sym 86608 $abc$60912$n4932
.sym 86612 $abc$60912$n765
.sym 86615 $abc$60912$n4538
.sym 86620 picorv32.cpu_state[5]
.sym 86621 picorv32.cpu_state[6]
.sym 86624 $abc$60912$n8029
.sym 86625 $abc$60912$n4779
.sym 86630 $abc$60912$n4779
.sym 86631 $abc$60912$n8028
.sym 86636 $abc$60912$n8029
.sym 86642 picorv32.cpu_state[5]
.sym 86644 $abc$60912$n4932
.sym 86646 $abc$60912$n4781
.sym 86647 sys_clk_$glb_clk
.sym 86648 $abc$60912$n1169_$glb_sr
.sym 86649 $abc$60912$n5778
.sym 86650 $abc$60912$n6912
.sym 86651 picorv32.reg_out[0]
.sym 86652 $abc$60912$n7276
.sym 86653 $abc$60912$n7311
.sym 86654 picorv32.alu_out_q[0]
.sym 86655 $abc$60912$n4771
.sym 86656 $abc$60912$n4946
.sym 86657 $PACKER_GND_NET
.sym 86658 $abc$60912$n7584_1
.sym 86659 $abc$60912$n8687
.sym 86660 picorv32.reg_op1[17]
.sym 86661 $abc$60912$n4922_1
.sym 86663 picorv32.mem_wordsize[0]
.sym 86664 $abc$60912$n4919_1
.sym 86666 $abc$60912$n4944
.sym 86667 picorv32.instr_sb
.sym 86668 $abc$60912$n5034
.sym 86669 $abc$60912$n4922_1
.sym 86670 $abc$60912$n6652_1
.sym 86671 picorv32.reg_op1[14]
.sym 86672 picorv32.mem_wordsize[2]
.sym 86673 $abc$60912$n4934
.sym 86674 $abc$60912$n11433
.sym 86675 $abc$60912$n6135_1
.sym 86676 $abc$60912$n4934
.sym 86677 picorv32.reg_op1[1]
.sym 86678 $abc$60912$n6652_1
.sym 86679 $abc$60912$n7399_1
.sym 86680 $abc$60912$n8029
.sym 86681 $abc$60912$n7727
.sym 86682 $abc$60912$n5251
.sym 86683 $abc$60912$n7243_1
.sym 86684 picorv32.cpu_state[2]
.sym 86691 picorv32.instr_srl
.sym 86692 picorv32.instr_srli
.sym 86695 $abc$60912$n4537_1
.sym 86697 picorv32.mem_wordsize[0]
.sym 86699 picorv32.mem_do_prefetch
.sym 86700 picorv32.mem_wordsize[2]
.sym 86703 $abc$60912$n4538
.sym 86706 picorv32.reg_op1[31]
.sym 86707 $abc$60912$n7017_1
.sym 86710 picorv32.reg_op1[1]
.sym 86711 picorv32.mem_do_rinst
.sym 86712 picorv32.mem_do_rdata
.sym 86713 $abc$60912$n765
.sym 86714 $abc$60912$n8028
.sym 86717 $abc$60912$n4783
.sym 86718 $abc$60912$n4934
.sym 86720 $abc$60912$n4541
.sym 86721 $abc$60912$n4935
.sym 86723 $abc$60912$n4935
.sym 86726 $abc$60912$n4934
.sym 86729 picorv32.instr_srl
.sym 86730 picorv32.instr_srli
.sym 86731 $abc$60912$n7017_1
.sym 86732 picorv32.reg_op1[31]
.sym 86736 picorv32.mem_wordsize[0]
.sym 86737 picorv32.reg_op1[1]
.sym 86738 picorv32.mem_wordsize[2]
.sym 86741 picorv32.mem_do_rinst
.sym 86742 picorv32.mem_do_rdata
.sym 86743 $abc$60912$n4541
.sym 86744 picorv32.mem_do_prefetch
.sym 86747 picorv32.mem_do_rdata
.sym 86748 $abc$60912$n4537_1
.sym 86749 picorv32.mem_do_prefetch
.sym 86753 $abc$60912$n765
.sym 86754 $abc$60912$n4538
.sym 86760 $abc$60912$n8028
.sym 86765 picorv32.instr_srl
.sym 86766 picorv32.reg_op1[31]
.sym 86768 picorv32.instr_srli
.sym 86769 $abc$60912$n4783
.sym 86770 sys_clk_$glb_clk
.sym 86771 $abc$60912$n1169_$glb_sr
.sym 86772 $abc$60912$n7277
.sym 86773 $abc$60912$n7399_1
.sym 86774 $abc$60912$n8701_1
.sym 86775 $abc$60912$n8702
.sym 86776 $abc$60912$n4834
.sym 86777 $abc$60912$n7293
.sym 86778 picorv32.latched_stalu
.sym 86779 $abc$60912$n6651_1
.sym 86780 picorv32.mem_rdata_q[4]
.sym 86781 picorv32.decoder_pseudo_trigger
.sym 86782 picorv32.reg_op1[12]
.sym 86783 spiflash_mosi
.sym 86784 picorv32.reg_op1[0]
.sym 86785 $abc$60912$n8769
.sym 86786 $abc$60912$n4935
.sym 86787 picorv32.mem_do_rinst
.sym 86788 picorv32.instr_srli
.sym 86789 $abc$60912$n5750_1
.sym 86790 spiflash_bus_dat_w[0]
.sym 86791 $abc$60912$n7016_1
.sym 86792 $abc$60912$n6654_1
.sym 86793 $abc$60912$n6912
.sym 86794 $abc$60912$n7279
.sym 86795 $abc$60912$n7278
.sym 86796 $abc$60912$n7020_1
.sym 86797 $abc$60912$n4834
.sym 86798 picorv32.reg_op1[12]
.sym 86799 picorv32.reg_op1[11]
.sym 86800 picorv32.mem_wordsize[0]
.sym 86801 $abc$60912$n7020_1
.sym 86802 $abc$60912$n4747_1
.sym 86803 $abc$60912$n8689_1
.sym 86804 picorv32.is_slli_srli_srai
.sym 86805 picorv32.reg_op1[1]
.sym 86806 $abc$60912$n4792
.sym 86807 picorv32.reg_op1[25]
.sym 86813 picorv32.reg_op1[7]
.sym 86815 $abc$60912$n11073
.sym 86816 $abc$60912$n7262
.sym 86818 picorv32.reg_op1[12]
.sym 86819 picorv32.reg_op1[10]
.sym 86820 $abc$60912$n7107
.sym 86822 $abc$60912$n7243_1
.sym 86824 picorv32.reg_op1[15]
.sym 86825 $abc$60912$n7017_1
.sym 86826 $abc$60912$n4922_1
.sym 86827 $abc$60912$n7108_1
.sym 86828 $abc$60912$n5251
.sym 86830 $abc$60912$n7261
.sym 86831 picorv32.reg_op1[29]
.sym 86832 $abc$60912$n7260
.sym 86835 $abc$60912$n7016_1
.sym 86836 $abc$60912$n4935
.sym 86837 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 86838 $abc$60912$n8029
.sym 86841 $abc$60912$n7737
.sym 86842 $abc$60912$n7106
.sym 86843 $abc$60912$n7016_1
.sym 86844 picorv32.reg_op1[26]
.sym 86849 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 86852 $abc$60912$n7262
.sym 86853 picorv32.reg_op1[29]
.sym 86854 $abc$60912$n7017_1
.sym 86855 $abc$60912$n5251
.sym 86858 $abc$60912$n7243_1
.sym 86859 $abc$60912$n7260
.sym 86860 $abc$60912$n4922_1
.sym 86861 $abc$60912$n7261
.sym 86864 $abc$60912$n7017_1
.sym 86865 picorv32.reg_op1[26]
.sym 86867 $abc$60912$n5251
.sym 86870 $abc$60912$n8029
.sym 86871 $abc$60912$n7737
.sym 86872 $abc$60912$n7106
.sym 86873 $abc$60912$n4935
.sym 86876 $abc$60912$n7108_1
.sym 86877 $abc$60912$n5251
.sym 86878 $abc$60912$n7107
.sym 86879 $abc$60912$n4922_1
.sym 86882 picorv32.reg_op1[15]
.sym 86883 $abc$60912$n7016_1
.sym 86884 picorv32.reg_op1[7]
.sym 86885 $abc$60912$n7017_1
.sym 86888 picorv32.reg_op1[12]
.sym 86889 picorv32.reg_op1[10]
.sym 86890 $abc$60912$n7017_1
.sym 86891 $abc$60912$n7016_1
.sym 86892 $abc$60912$n11073
.sym 86893 sys_clk_$glb_clk
.sym 86895 $abc$60912$n7308
.sym 86896 $abc$60912$n7307
.sym 86897 $abc$60912$n7294
.sym 86898 $abc$60912$n7321_1
.sym 86899 picorv32.reg_op1[8]
.sym 86900 $abc$60912$n7306
.sym 86901 $abc$60912$n7322_1
.sym 86902 $abc$60912$n7424_1
.sym 86904 picorv32.reg_op1[3]
.sym 86905 picorv32.reg_op1[3]
.sym 86906 $abc$60912$n2698
.sym 86907 picorv32.reg_op1[9]
.sym 86908 picorv32.mem_rdata_latched_noshuffle[5]
.sym 86909 $abc$60912$n4665
.sym 86910 picorv32.reg_pc[0]
.sym 86911 picorv32.cpuregs_rs1[13]
.sym 86913 $abc$60912$n4540
.sym 86914 picorv32.cpuregs_wrdata[15]
.sym 86915 $abc$60912$n6726
.sym 86916 picorv32.trap
.sym 86917 picorv32.reg_op1[7]
.sym 86919 $abc$60912$n4935
.sym 86920 $abc$60912$n7017_1
.sym 86921 picorv32.reg_op1[9]
.sym 86922 picorv32.is_compare
.sym 86923 $abc$60912$n4834
.sym 86924 picorv32.decoded_rs2[0]
.sym 86925 $abc$60912$n4935
.sym 86926 picorv32.reg_op1[0]
.sym 86927 $abc$60912$n7498
.sym 86928 $abc$60912$n7730
.sym 86929 $abc$60912$n4775
.sym 86930 $abc$60912$n4834
.sym 86936 $abc$60912$n8710_1
.sym 86937 $abc$60912$n7048
.sym 86938 $abc$60912$n7026_1
.sym 86939 picorv32.cpu_state[2]
.sym 86940 $abc$60912$n8711
.sym 86942 $abc$60912$n7025_1
.sym 86943 picorv32.reg_op1[11]
.sym 86945 $abc$60912$n4935
.sym 86946 picorv32.reg_op1[1]
.sym 86947 $abc$60912$n7052
.sym 86949 $abc$60912$n8680_1
.sym 86952 $abc$60912$n7730
.sym 86953 $abc$60912$n7727
.sym 86954 $abc$60912$n4834
.sym 86955 $abc$60912$n8690
.sym 86956 $abc$60912$n7020_1
.sym 86957 $abc$60912$n8029
.sym 86959 $abc$60912$n7105_1
.sym 86961 $abc$60912$n4931
.sym 86963 $abc$60912$n8689_1
.sym 86964 picorv32.reg_op1[4]
.sym 86966 $abc$60912$n8681
.sym 86969 $abc$60912$n4931
.sym 86971 $abc$60912$n7020_1
.sym 86972 picorv32.reg_op1[11]
.sym 86976 $abc$60912$n7020_1
.sym 86977 picorv32.reg_op1[4]
.sym 86978 $abc$60912$n4931
.sym 86981 $abc$60912$n8680_1
.sym 86982 $abc$60912$n8681
.sym 86983 $abc$60912$n7025_1
.sym 86984 picorv32.cpu_state[2]
.sym 86987 $abc$60912$n8029
.sym 86988 $abc$60912$n7730
.sym 86989 $abc$60912$n7048
.sym 86990 $abc$60912$n4935
.sym 86993 $abc$60912$n8689_1
.sym 86994 $abc$60912$n8690
.sym 86995 $abc$60912$n7052
.sym 86996 picorv32.cpu_state[2]
.sym 87000 $abc$60912$n4931
.sym 87001 picorv32.reg_op1[1]
.sym 87002 $abc$60912$n7020_1
.sym 87005 $abc$60912$n7026_1
.sym 87006 $abc$60912$n8029
.sym 87007 $abc$60912$n4935
.sym 87008 $abc$60912$n7727
.sym 87011 $abc$60912$n7105_1
.sym 87012 $abc$60912$n8710_1
.sym 87013 picorv32.cpu_state[2]
.sym 87014 $abc$60912$n8711
.sym 87015 $abc$60912$n4834
.sym 87016 sys_clk_$glb_clk
.sym 87018 picorv32.mem_rdata_latched_noshuffle[30]
.sym 87019 $abc$60912$n6058_1
.sym 87020 $abc$60912$n4774_1
.sym 87021 $abc$60912$n4799
.sym 87022 picorv32.mem_rdata_latched_noshuffle[29]
.sym 87023 $abc$60912$n7352
.sym 87024 $abc$60912$n7368
.sym 87025 $abc$60912$n6063_1
.sym 87026 $abc$60912$n7498
.sym 87027 picorv32.reg_out[3]
.sym 87028 picorv32.reg_op1[30]
.sym 87029 picorv32.reg_op2[9]
.sym 87030 $abc$60912$n7081
.sym 87031 picorv32.cpuregs_wrdata[13]
.sym 87032 picorv32.reg_out[3]
.sym 87033 picorv32.reg_out[3]
.sym 87034 $abc$60912$n11073
.sym 87037 $abc$60912$n7308
.sym 87038 $abc$60912$n7025_1
.sym 87040 picorv32.reg_op1[4]
.sym 87041 $abc$60912$n7048
.sym 87043 picorv32.reg_op1[1]
.sym 87044 $abc$60912$n7396_1
.sym 87045 $abc$60912$n4834
.sym 87046 picorv32.reg_op1[8]
.sym 87047 $abc$60912$n5740
.sym 87048 $abc$60912$n8029
.sym 87049 $abc$60912$n7737
.sym 87050 $abc$60912$n8029
.sym 87051 $abc$60912$n5740
.sym 87052 $abc$60912$n7242
.sym 87053 picorv32.reg_op1[29]
.sym 87060 picorv32.mem_wordsize[2]
.sym 87061 $abc$60912$n4834
.sym 87062 $abc$60912$n5940_1
.sym 87066 $abc$60912$n4935
.sym 87067 $abc$60912$n7256
.sym 87068 $abc$60912$n7020_1
.sym 87069 $abc$60912$n4475
.sym 87070 $abc$60912$n5946_1
.sym 87071 picorv32.decoded_rs2[4]
.sym 87072 picorv32.mem_wordsize[0]
.sym 87073 $abc$60912$n5944_1
.sym 87074 $abc$60912$n7756
.sym 87075 picorv32.decoded_rs2[1]
.sym 87076 picorv32.is_slli_srli_srai
.sym 87077 $abc$60912$n7257
.sym 87078 picorv32.reg_op1[30]
.sym 87080 $abc$60912$n4734_1
.sym 87081 $abc$60912$n4931
.sym 87083 $abc$60912$n7259
.sym 87085 $abc$60912$n8029
.sym 87087 $abc$60912$n7336_1
.sym 87088 picorv32.decoded_rs2[3]
.sym 87090 $abc$60912$n7255
.sym 87092 $abc$60912$n4931
.sym 87093 picorv32.reg_op1[30]
.sym 87094 $abc$60912$n7020_1
.sym 87098 $abc$60912$n5944_1
.sym 87099 picorv32.decoded_rs2[3]
.sym 87100 picorv32.is_slli_srli_srai
.sym 87105 picorv32.mem_wordsize[2]
.sym 87106 picorv32.mem_wordsize[0]
.sym 87107 $abc$60912$n7336_1
.sym 87110 $abc$60912$n7256
.sym 87111 $abc$60912$n7257
.sym 87112 $abc$60912$n7259
.sym 87113 $abc$60912$n7255
.sym 87117 $abc$60912$n4734_1
.sym 87119 $abc$60912$n4475
.sym 87122 $abc$60912$n5940_1
.sym 87124 picorv32.is_slli_srli_srai
.sym 87125 picorv32.decoded_rs2[1]
.sym 87129 picorv32.is_slli_srli_srai
.sym 87130 $abc$60912$n5946_1
.sym 87131 picorv32.decoded_rs2[4]
.sym 87134 $abc$60912$n4935
.sym 87136 $abc$60912$n8029
.sym 87137 $abc$60912$n7756
.sym 87138 $abc$60912$n4834
.sym 87139 sys_clk_$glb_clk
.sym 87141 $abc$60912$n7651
.sym 87142 $abc$60912$n7472_1
.sym 87143 $abc$60912$n7337_1
.sym 87144 $abc$60912$n7350
.sym 87145 $abc$60912$n7351
.sym 87146 $abc$60912$n7366
.sym 87147 $abc$60912$n7367
.sym 87148 spiflash_bus_adr[2]
.sym 87149 $abc$60912$n4733
.sym 87150 $abc$60912$n4738_1
.sym 87151 picorv32.reg_op1[25]
.sym 87152 $abc$60912$n11077
.sym 87153 $abc$60912$n4564
.sym 87154 picorv32.mem_rdata_q[30]
.sym 87155 $abc$60912$n4475
.sym 87156 $abc$60912$n4881
.sym 87157 picorv32.reg_op1[5]
.sym 87158 $abc$60912$n5946_1
.sym 87159 picorv32.decoded_rs2[4]
.sym 87160 $abc$60912$n4738
.sym 87161 picorv32.cpuregs_wrdata[9]
.sym 87163 $abc$60912$n4733
.sym 87164 $abc$60912$n4774_1
.sym 87165 picorv32.cpu_state[2]
.sym 87166 picorv32.reg_op1[18]
.sym 87167 $abc$60912$n7735
.sym 87168 picorv32.reg_op1[30]
.sym 87169 $abc$60912$n4476
.sym 87170 $abc$60912$n4540
.sym 87171 $abc$60912$n6652_1
.sym 87172 $abc$60912$n4745
.sym 87173 $abc$60912$n8029
.sym 87174 $abc$60912$n5251
.sym 87175 $abc$60912$n7243_1
.sym 87182 $abc$60912$n4694_1
.sym 87184 $abc$60912$n7220_1
.sym 87185 $abc$60912$n7735
.sym 87187 $abc$60912$n4476
.sym 87189 $abc$60912$n8753
.sym 87191 picorv32.reg_op1[9]
.sym 87192 $abc$60912$n7089
.sym 87193 $abc$60912$n7092
.sym 87194 $abc$60912$n4478
.sym 87195 $abc$60912$n8752_1
.sym 87197 $abc$60912$n4935
.sym 87198 $abc$60912$n7020_1
.sym 87200 $abc$60912$n4834
.sym 87201 $abc$60912$n7217_1
.sym 87202 $abc$60912$n8705
.sym 87203 picorv32.cpu_state[2]
.sym 87204 $abc$60912$n4714
.sym 87206 $abc$60912$n8704_1
.sym 87207 $abc$60912$n8029
.sym 87208 $abc$60912$n8029
.sym 87209 picorv32.reg_op1[25]
.sym 87210 $abc$60912$n4931
.sym 87211 $abc$60912$n7751
.sym 87215 $abc$60912$n7020_1
.sym 87216 $abc$60912$n4931
.sym 87217 picorv32.reg_op1[9]
.sym 87221 $abc$60912$n8704_1
.sym 87222 $abc$60912$n7092
.sym 87223 picorv32.cpu_state[2]
.sym 87224 $abc$60912$n8705
.sym 87228 $abc$60912$n4478
.sym 87229 $abc$60912$n4694_1
.sym 87230 $abc$60912$n4476
.sym 87233 picorv32.cpu_state[2]
.sym 87234 $abc$60912$n8752_1
.sym 87235 $abc$60912$n8753
.sym 87236 $abc$60912$n7220_1
.sym 87239 $abc$60912$n4935
.sym 87240 $abc$60912$n7089
.sym 87241 $abc$60912$n8029
.sym 87242 $abc$60912$n7735
.sym 87245 $abc$60912$n4931
.sym 87246 picorv32.reg_op1[25]
.sym 87248 $abc$60912$n7020_1
.sym 87251 $abc$60912$n4714
.sym 87252 $abc$60912$n4478
.sym 87254 $abc$60912$n4476
.sym 87257 $abc$60912$n7217_1
.sym 87258 $abc$60912$n4935
.sym 87259 $abc$60912$n8029
.sym 87260 $abc$60912$n7751
.sym 87261 $abc$60912$n4834
.sym 87262 sys_clk_$glb_clk
.sym 87264 $abc$60912$n5801
.sym 87265 $abc$60912$n7448_1
.sym 87266 $abc$60912$n7447
.sym 87267 picorv32.reg_out[12]
.sym 87268 $abc$60912$n4772
.sym 87269 picorv32.reg_out[7]
.sym 87270 $abc$60912$n7471
.sym 87271 picorv32.reg_out[30]
.sym 87272 $abc$60912$n7383_1
.sym 87274 picorv32.reg_op1[5]
.sym 87275 picorv32.reg_op1[26]
.sym 87277 $abc$60912$n5937_1
.sym 87278 $abc$60912$n7220_1
.sym 87279 $abc$60912$n5937_1
.sym 87280 $abc$60912$n4903
.sym 87281 $abc$60912$n7092
.sym 87282 $abc$60912$n4765_1
.sym 87283 $abc$60912$n7016_1
.sym 87284 picorv32.reg_op1[4]
.sym 87285 spiflash_bus_adr[1]
.sym 87286 picorv32.mem_rdata_latched_noshuffle[31]
.sym 87287 $abc$60912$n5750_1
.sym 87288 $abc$60912$n6164_1
.sym 87289 picorv32.latched_stalu
.sym 87290 $abc$60912$n4834
.sym 87291 picorv32.reg_op1[25]
.sym 87292 $abc$60912$n6653_1
.sym 87293 picorv32.reg_op1[13]
.sym 87294 $abc$60912$n7020_1
.sym 87295 $abc$60912$n8725_1
.sym 87297 picorv32.reg_op1[30]
.sym 87298 $abc$60912$n7754
.sym 87299 picorv32.reg_op1[28]
.sym 87305 $abc$60912$n5251
.sym 87307 $abc$60912$n5315_1
.sym 87308 $abc$60912$n7258
.sym 87309 $abc$60912$n6690_1
.sym 87310 $abc$60912$n6653_1
.sym 87311 picorv32.cpu_state[2]
.sym 87312 $abc$60912$n4922_1
.sym 87314 picorv32.reg_op1[1]
.sym 87315 $abc$60912$n7337_1
.sym 87316 picorv32.reg_op2[1]
.sym 87317 $abc$60912$n7017_1
.sym 87318 picorv32.reg_op1[24]
.sym 87321 $abc$60912$n7016_1
.sym 87322 $abc$60912$n4549
.sym 87324 $abc$60912$n7242
.sym 87326 picorv32.reg_op1[29]
.sym 87327 $abc$60912$n6692_1
.sym 87328 $abc$60912$n6659_1
.sym 87329 $abc$60912$n6691_1
.sym 87330 picorv32.reg_op1[27]
.sym 87331 $abc$60912$n6652_1
.sym 87333 picorv32.reg_op1[0]
.sym 87335 $abc$60912$n7243_1
.sym 87336 $abc$60912$n7244_1
.sym 87338 picorv32.reg_op2[1]
.sym 87339 $abc$60912$n6653_1
.sym 87340 picorv32.reg_op1[1]
.sym 87341 $abc$60912$n6652_1
.sym 87344 $abc$60912$n7242
.sym 87345 $abc$60912$n5251
.sym 87346 $abc$60912$n4922_1
.sym 87347 $abc$60912$n7244_1
.sym 87350 $abc$60912$n5315_1
.sym 87351 picorv32.reg_op1[0]
.sym 87352 picorv32.reg_op1[1]
.sym 87353 $abc$60912$n7337_1
.sym 87356 $abc$60912$n6659_1
.sym 87357 $abc$60912$n6690_1
.sym 87358 $abc$60912$n6691_1
.sym 87359 $abc$60912$n6692_1
.sym 87362 picorv32.reg_op2[1]
.sym 87364 picorv32.reg_op1[1]
.sym 87365 $abc$60912$n4549
.sym 87368 $abc$60912$n7243_1
.sym 87370 $abc$60912$n7017_1
.sym 87371 picorv32.reg_op1[24]
.sym 87374 picorv32.cpu_state[2]
.sym 87377 $abc$60912$n7258
.sym 87380 $abc$60912$n7017_1
.sym 87381 picorv32.reg_op1[27]
.sym 87382 picorv32.reg_op1[29]
.sym 87383 $abc$60912$n7016_1
.sym 87385 sys_clk_$glb_clk
.sym 87387 picorv32.reg_op1[18]
.sym 87388 $abc$60912$n7264
.sym 87389 $abc$60912$n5821_1
.sym 87390 $abc$60912$n4745
.sym 87391 $abc$60912$n5894_1
.sym 87392 picorv32.reg_op1[31]
.sym 87393 $abc$60912$n6164_1
.sym 87394 $abc$60912$n4754_1
.sym 87395 $abc$60912$n5315_1
.sym 87396 $abc$60912$n7145
.sym 87397 picorv32.reg_op1[28]
.sym 87398 $abc$60912$n5315_1
.sym 87399 picorv32.reg_op2[1]
.sym 87401 $abc$60912$n5958_1
.sym 87402 picorv32.reg_op2[1]
.sym 87404 $abc$60912$n17
.sym 87405 $abc$60912$n5315_1
.sym 87406 picorv32.reg_op1[17]
.sym 87407 picorv32.alu_out_q[1]
.sym 87408 picorv32.reg_op1[1]
.sym 87409 $abc$60912$n4540
.sym 87410 $abc$60912$n5972
.sym 87411 $abc$60912$n4834
.sym 87412 $abc$60912$n7017_1
.sym 87413 $abc$60912$n4935
.sym 87414 $abc$60912$n5940_1
.sym 87415 $abc$60912$n7017_1
.sym 87416 picorv32.reg_op1[27]
.sym 87417 $abc$60912$n5956_1
.sym 87418 picorv32.reg_next_pc[7]
.sym 87419 picorv32.reg_op1[13]
.sym 87420 $abc$60912$n7730
.sym 87421 picorv32.reg_op1[9]
.sym 87422 $abc$60912$n4834
.sym 87428 picorv32.reg_op1[13]
.sym 87429 $abc$60912$n8761_1
.sym 87430 $abc$60912$n7266
.sym 87432 $abc$60912$n7017_1
.sym 87433 picorv32.reg_op1[7]
.sym 87434 $abc$60912$n7268
.sym 87435 $abc$60912$n4922_1
.sym 87436 $abc$60912$n7245
.sym 87437 $abc$60912$n7241_1
.sym 87438 picorv32.reg_op1[30]
.sym 87439 picorv32.reg_op1[28]
.sym 87440 $abc$60912$n7017_1
.sym 87441 picorv32.cpu_state[2]
.sym 87444 $abc$60912$n4935
.sym 87446 $abc$60912$n4834
.sym 87447 $abc$60912$n7243_1
.sym 87448 picorv32.reg_op1[27]
.sym 87449 $abc$60912$n8029
.sym 87450 $abc$60912$n5251
.sym 87451 picorv32.reg_op1[25]
.sym 87452 $abc$60912$n8717
.sym 87453 $abc$60912$n4931
.sym 87454 $abc$60912$n7020_1
.sym 87457 $abc$60912$n8762
.sym 87458 $abc$60912$n7754
.sym 87459 $abc$60912$n7016_1
.sym 87461 $abc$60912$n4931
.sym 87462 $abc$60912$n8717
.sym 87463 picorv32.reg_op1[13]
.sym 87464 $abc$60912$n7020_1
.sym 87468 $abc$60912$n4931
.sym 87469 $abc$60912$n7020_1
.sym 87470 picorv32.reg_op1[28]
.sym 87473 $abc$60912$n7266
.sym 87474 $abc$60912$n4922_1
.sym 87475 $abc$60912$n7268
.sym 87476 $abc$60912$n7243_1
.sym 87479 $abc$60912$n8761_1
.sym 87480 picorv32.cpu_state[2]
.sym 87481 $abc$60912$n7245
.sym 87482 $abc$60912$n8762
.sym 87485 $abc$60912$n7017_1
.sym 87486 $abc$60912$n7243_1
.sym 87488 picorv32.reg_op1[25]
.sym 87491 $abc$60912$n7754
.sym 87492 $abc$60912$n4935
.sym 87493 $abc$60912$n8029
.sym 87494 $abc$60912$n7241_1
.sym 87497 picorv32.reg_op1[27]
.sym 87498 $abc$60912$n7017_1
.sym 87499 $abc$60912$n5251
.sym 87500 picorv32.reg_op1[30]
.sym 87503 $abc$60912$n4922_1
.sym 87504 $abc$60912$n7016_1
.sym 87505 picorv32.reg_op1[7]
.sym 87506 $abc$60912$n5251
.sym 87507 $abc$60912$n4834
.sym 87508 sys_clk_$glb_clk
.sym 87510 $abc$60912$n6154_1
.sym 87511 $abc$60912$n7163_1
.sym 87512 $abc$60912$n7162_1
.sym 87513 $abc$60912$n8732
.sym 87514 $abc$60912$n4763_1
.sym 87515 $abc$60912$n7161
.sym 87516 spiflash_sr[27]
.sym 87517 $abc$60912$n8729
.sym 87518 $abc$60912$n7245
.sym 87519 $abc$60912$n4931
.sym 87520 $abc$60912$n4931
.sym 87521 $abc$60912$n7245
.sym 87522 picorv32.reg_op1[13]
.sym 87523 picorv32.instr_lui
.sym 87524 $abc$60912$n7266
.sym 87525 $abc$60912$n4931
.sym 87526 $abc$60912$n765
.sym 87527 $abc$60912$n6735
.sym 87528 $abc$60912$n5954
.sym 87529 picorv32.reg_op1[18]
.sym 87530 picorv32.alu_out_q[11]
.sym 87531 picorv32.is_lui_auipc_jal
.sym 87533 $abc$60912$n5821_1
.sym 87534 spiflash_sr[29]
.sym 87535 picorv32.reg_op2[9]
.sym 87536 picorv32.reg_op1[1]
.sym 87537 picorv32.reg_op1[29]
.sym 87538 picorv32.decoded_imm[8]
.sym 87539 $abc$60912$n7251
.sym 87540 picorv32.latched_stalu
.sym 87541 $abc$60912$n7737
.sym 87542 $abc$60912$n8029
.sym 87543 picorv32.reg_op1[8]
.sym 87544 $abc$60912$n7016_1
.sym 87545 $abc$60912$n8029
.sym 87552 $abc$60912$n4931
.sym 87553 $abc$60912$n7057
.sym 87555 $abc$60912$n7044_1
.sym 87556 picorv32.cpu_state[2]
.sym 87557 $abc$60912$n7153
.sym 87558 $abc$60912$n7042
.sym 87560 $abc$60912$n7060
.sym 87561 $abc$60912$n8693
.sym 87562 $abc$60912$n4834
.sym 87564 $abc$60912$n7113
.sym 87565 $abc$60912$n7040_1
.sym 87566 $abc$60912$n7020_1
.sym 87567 picorv32.cpu_state[2]
.sym 87569 $abc$60912$n8714
.sym 87571 picorv32.reg_op1[17]
.sym 87572 $abc$60912$n7731
.sym 87573 $abc$60912$n4935
.sym 87574 $abc$60912$n8729
.sym 87575 $abc$60912$n8713_1
.sym 87576 picorv32.reg_op1[5]
.sym 87577 $abc$60912$n8029
.sym 87578 $abc$60912$n8728_1
.sym 87580 picorv32.reg_op1[12]
.sym 87582 $abc$60912$n8692_1
.sym 87584 $abc$60912$n7020_1
.sym 87585 $abc$60912$n4931
.sym 87586 picorv32.reg_op1[12]
.sym 87590 $abc$60912$n8693
.sym 87591 $abc$60912$n8692_1
.sym 87592 picorv32.cpu_state[2]
.sym 87593 $abc$60912$n7060
.sym 87596 $abc$60912$n4935
.sym 87597 $abc$60912$n7731
.sym 87598 $abc$60912$n7057
.sym 87599 $abc$60912$n8029
.sym 87602 $abc$60912$n4931
.sym 87603 $abc$60912$n7020_1
.sym 87605 picorv32.reg_op1[17]
.sym 87608 $abc$60912$n7153
.sym 87609 $abc$60912$n8729
.sym 87610 $abc$60912$n8728_1
.sym 87611 picorv32.cpu_state[2]
.sym 87614 $abc$60912$n8713_1
.sym 87615 $abc$60912$n8714
.sym 87616 picorv32.cpu_state[2]
.sym 87617 $abc$60912$n7113
.sym 87620 picorv32.cpu_state[2]
.sym 87621 $abc$60912$n7040_1
.sym 87622 $abc$60912$n7044_1
.sym 87623 $abc$60912$n7042
.sym 87626 $abc$60912$n4931
.sym 87627 picorv32.reg_op1[5]
.sym 87629 $abc$60912$n7020_1
.sym 87630 $abc$60912$n4834
.sym 87631 sys_clk_$glb_clk
.sym 87634 $abc$60912$n7727
.sym 87635 $abc$60912$n7728
.sym 87636 $abc$60912$n7729
.sym 87637 $abc$60912$n7730
.sym 87638 $abc$60912$n7731
.sym 87639 $abc$60912$n7732
.sym 87640 $abc$60912$n7733
.sym 87641 $abc$60912$n6178_1
.sym 87642 $abc$60912$n5208_1
.sym 87643 $abc$60912$n5534
.sym 87644 spiflash_bus_adr[6]
.sym 87645 $abc$60912$n5208_1
.sym 87646 $abc$60912$n5976_1
.sym 87647 $abc$60912$n5205_1
.sym 87648 $abc$60912$n4922_1
.sym 87649 picorv32.reg_op1[5]
.sym 87650 $abc$60912$n395
.sym 87652 picorv32.reg_op1[14]
.sym 87653 $abc$60912$n7153
.sym 87654 $abc$60912$n5775
.sym 87655 spiflash_bus_adr[7]
.sym 87656 spiflash_sr[26]
.sym 87657 picorv32.reg_op1[19]
.sym 87658 spiflash_sr[28]
.sym 87659 picorv32.reg_op1[3]
.sym 87660 $abc$60912$n7743
.sym 87661 picorv32.reg_op1[27]
.sym 87662 picorv32.cpu_state[2]
.sym 87663 $abc$60912$n7735
.sym 87664 picorv32.reg_op1[12]
.sym 87665 $abc$60912$n7736
.sym 87666 spiflash_bitbang_storage_full[0]
.sym 87667 $abc$60912$n5251
.sym 87668 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 87675 spiflash_bitbang_en_storage_full
.sym 87676 $abc$60912$n4829
.sym 87677 picorv32.decoded_imm[1]
.sym 87680 $abc$60912$n8686_1
.sym 87681 $abc$60912$n4564
.sym 87682 $abc$60912$n7017_1
.sym 87683 $abc$60912$n8716_1
.sym 87684 $abc$60912$n5940_1
.sym 87685 $abc$60912$n4935
.sym 87687 picorv32.decoded_imm[9]
.sym 87688 $abc$60912$n5251
.sym 87689 $abc$60912$n5956_1
.sym 87690 spiflash_bitbang_storage_full[0]
.sym 87691 $abc$60912$n8029
.sym 87692 picorv32.reg_op1[28]
.sym 87693 $abc$60912$n7729
.sym 87695 $abc$60912$n7739
.sym 87696 spiflash_sr[31]
.sym 87698 picorv32.decoded_imm[8]
.sym 87699 $abc$60912$n7251
.sym 87700 $abc$60912$n7250_1
.sym 87702 $abc$60912$n5954
.sym 87703 picorv32.reg_op1[30]
.sym 87704 $abc$60912$n7016_1
.sym 87705 $abc$60912$n4564
.sym 87707 $abc$60912$n8716_1
.sym 87708 $abc$60912$n8029
.sym 87709 $abc$60912$n4935
.sym 87710 $abc$60912$n7739
.sym 87713 $abc$60912$n5940_1
.sym 87714 $abc$60912$n4564
.sym 87715 picorv32.decoded_imm[1]
.sym 87719 picorv32.reg_op1[30]
.sym 87720 $abc$60912$n7016_1
.sym 87721 picorv32.reg_op1[28]
.sym 87722 $abc$60912$n7017_1
.sym 87725 $abc$60912$n7729
.sym 87726 $abc$60912$n8686_1
.sym 87727 $abc$60912$n8029
.sym 87728 $abc$60912$n4935
.sym 87731 spiflash_bitbang_storage_full[0]
.sym 87732 spiflash_bitbang_en_storage_full
.sym 87733 spiflash_sr[31]
.sym 87737 picorv32.decoded_imm[8]
.sym 87739 $abc$60912$n5954
.sym 87740 $abc$60912$n4564
.sym 87743 picorv32.decoded_imm[9]
.sym 87744 $abc$60912$n4564
.sym 87745 $abc$60912$n5956_1
.sym 87749 $abc$60912$n5251
.sym 87751 $abc$60912$n7250_1
.sym 87752 $abc$60912$n7251
.sym 87753 $abc$60912$n4829
.sym 87754 sys_clk_$glb_clk
.sym 87756 $abc$60912$n7734
.sym 87757 $abc$60912$n7735
.sym 87758 $abc$60912$n7736
.sym 87759 $abc$60912$n7737
.sym 87760 $abc$60912$n7738
.sym 87761 $abc$60912$n7739
.sym 87762 $abc$60912$n7740
.sym 87763 $abc$60912$n7741
.sym 87764 picorv32.decoded_imm[3]
.sym 87765 picorv32.decoded_imm[2]
.sym 87766 $abc$60912$n8029
.sym 87767 picorv32.reg_op1[14]
.sym 87768 picorv32.alu_out_q[23]
.sym 87769 $abc$60912$n4903
.sym 87770 picorv32.reg_op1[6]
.sym 87771 $abc$60912$n5937_1
.sym 87772 $abc$60912$n4829
.sym 87774 picorv32.alu_out_q[28]
.sym 87775 picorv32.decoded_imm[9]
.sym 87776 $abc$60912$n6893_1
.sym 87777 picorv32.alu_out_q[6]
.sym 87778 $abc$60912$n7113
.sym 87779 picorv32.reg_op1[4]
.sym 87780 $abc$60912$n4667
.sym 87781 $abc$60912$n6154_1
.sym 87782 spiflash_sr[31]
.sym 87783 $abc$60912$n8725_1
.sym 87784 picorv32.reg_op1[25]
.sym 87785 picorv32.decoded_imm[30]
.sym 87787 picorv32.reg_op1[28]
.sym 87788 $abc$60912$n6164_1
.sym 87789 $abc$60912$n7754
.sym 87790 picorv32.reg_op1[30]
.sym 87791 $abc$60912$n7249_1
.sym 87797 $abc$60912$n7145_1
.sym 87799 picorv32.reg_op1[12]
.sym 87800 $abc$60912$n5251
.sym 87801 $abc$60912$n7114
.sym 87802 picorv32.reg_op1[20]
.sym 87803 $abc$60912$n7017_1
.sym 87804 $abc$60912$n7124_1
.sym 87805 picorv32.reg_op1[15]
.sym 87807 $abc$60912$n8725_1
.sym 87809 $abc$60912$n7017_1
.sym 87810 picorv32.reg_op1[13]
.sym 87811 $abc$60912$n7146_1
.sym 87812 $abc$60912$n7120
.sym 87813 $abc$60912$n7742
.sym 87814 picorv32.reg_op1[11]
.sym 87815 $abc$60912$n7016_1
.sym 87816 $abc$60912$n7016_1
.sym 87817 picorv32.reg_op1[17]
.sym 87818 basesoc_uart_phy_rx_reg[4]
.sym 87819 $abc$60912$n4935
.sym 87822 picorv32.cpu_state[2]
.sym 87823 $abc$60912$n4922_1
.sym 87824 $abc$60912$n4563
.sym 87825 $abc$60912$n7738
.sym 87827 $abc$60912$n8029
.sym 87830 picorv32.reg_op1[17]
.sym 87831 $abc$60912$n7016_1
.sym 87832 $abc$60912$n7017_1
.sym 87833 picorv32.reg_op1[15]
.sym 87836 $abc$60912$n4922_1
.sym 87837 $abc$60912$n7120
.sym 87838 $abc$60912$n7124_1
.sym 87839 picorv32.cpu_state[2]
.sym 87843 $abc$60912$n7146_1
.sym 87844 $abc$60912$n7145_1
.sym 87845 $abc$60912$n5251
.sym 87850 basesoc_uart_phy_rx_reg[4]
.sym 87854 $abc$60912$n7016_1
.sym 87855 picorv32.reg_op1[11]
.sym 87856 picorv32.reg_op1[13]
.sym 87857 $abc$60912$n7017_1
.sym 87860 $abc$60912$n7738
.sym 87861 $abc$60912$n7114
.sym 87862 $abc$60912$n8029
.sym 87863 $abc$60912$n4935
.sym 87866 picorv32.reg_op1[12]
.sym 87867 picorv32.reg_op1[20]
.sym 87868 $abc$60912$n7017_1
.sym 87869 $abc$60912$n7016_1
.sym 87872 $abc$60912$n8725_1
.sym 87873 $abc$60912$n7742
.sym 87874 $abc$60912$n8029
.sym 87875 $abc$60912$n4935
.sym 87876 $abc$60912$n4563
.sym 87877 sys_clk_$glb_clk
.sym 87878 sys_rst_$glb_sr
.sym 87879 $abc$60912$n7742
.sym 87880 $abc$60912$n7743
.sym 87881 $abc$60912$n7744
.sym 87882 $abc$60912$n7745
.sym 87883 $abc$60912$n7746
.sym 87884 $abc$60912$n7747
.sym 87885 $abc$60912$n7748
.sym 87886 $abc$60912$n7749
.sym 87887 $abc$60912$n7115
.sym 87888 $abc$60912$n5011
.sym 87889 $abc$60912$n7177_1
.sym 87890 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 87891 picorv32.decoded_imm[15]
.sym 87892 picorv32.cpuregs_rs1[28]
.sym 87893 spiflash_bus_adr[5]
.sym 87894 picorv32.decoded_imm[9]
.sym 87895 picorv32.decoded_imm[12]
.sym 87897 $abc$60912$n7144
.sym 87898 $abc$60912$n7138
.sym 87899 picorv32.reg_op1[16]
.sym 87900 $abc$60912$n5251
.sym 87901 picorv32.reg_op1[15]
.sym 87903 picorv32.reg_op1[27]
.sym 87904 picorv32.cpu_state[2]
.sym 87905 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 87906 $abc$60912$n7017_1
.sym 87907 picorv32.cpu_state[3]
.sym 87908 $abc$60912$n7020_1
.sym 87909 picorv32.reg_op1[9]
.sym 87910 spiflash_bus_adr[5]
.sym 87911 $abc$60912$n4834
.sym 87912 $abc$60912$n7016_1
.sym 87913 $abc$60912$n4935
.sym 87914 $abc$60912$n7016_1
.sym 87920 $abc$60912$n4935
.sym 87922 $abc$60912$n4834
.sym 87923 $abc$60912$n7100
.sym 87924 $abc$60912$n7020_1
.sym 87926 $abc$60912$n7121
.sym 87927 picorv32.cpu_state[2]
.sym 87928 $abc$60912$n4922_1
.sym 87930 $abc$60912$n8759
.sym 87931 $abc$60912$n7122
.sym 87933 picorv32.reg_op1[10]
.sym 87935 picorv32.cpu_state[2]
.sym 87936 $abc$60912$n7253
.sym 87937 $abc$60912$n4931
.sym 87939 $abc$60912$n7745
.sym 87940 picorv32.reg_op1[27]
.sym 87941 $abc$60912$n8029
.sym 87942 $abc$60912$n7177_1
.sym 87943 $abc$60912$n5251
.sym 87944 $abc$60912$n8707_1
.sym 87945 $abc$60912$n8708
.sym 87946 $abc$60912$n8687
.sym 87947 picorv32.reg_op1[3]
.sym 87948 $abc$60912$n7746
.sym 87949 $abc$60912$n7169_1
.sym 87951 $abc$60912$n7249_1
.sym 87953 $abc$60912$n7020_1
.sym 87954 $abc$60912$n4931
.sym 87955 picorv32.reg_op1[10]
.sym 87959 $abc$60912$n8029
.sym 87960 $abc$60912$n4935
.sym 87961 $abc$60912$n7746
.sym 87962 $abc$60912$n7177_1
.sym 87965 $abc$60912$n7249_1
.sym 87966 picorv32.cpu_state[2]
.sym 87967 $abc$60912$n7253
.sym 87968 $abc$60912$n4922_1
.sym 87971 $abc$60912$n4931
.sym 87972 $abc$60912$n7020_1
.sym 87973 $abc$60912$n8687
.sym 87974 picorv32.reg_op1[3]
.sym 87977 $abc$60912$n7020_1
.sym 87978 $abc$60912$n8759
.sym 87979 picorv32.reg_op1[27]
.sym 87980 $abc$60912$n4931
.sym 87983 $abc$60912$n7100
.sym 87984 $abc$60912$n8708
.sym 87985 $abc$60912$n8707_1
.sym 87986 picorv32.cpu_state[2]
.sym 87989 $abc$60912$n4935
.sym 87990 $abc$60912$n7745
.sym 87991 $abc$60912$n7169_1
.sym 87992 $abc$60912$n8029
.sym 87995 $abc$60912$n5251
.sym 87996 $abc$60912$n7121
.sym 87998 $abc$60912$n7122
.sym 87999 $abc$60912$n4834
.sym 88000 sys_clk_$glb_clk
.sym 88002 $abc$60912$n7750
.sym 88003 $abc$60912$n7751
.sym 88004 $abc$60912$n7752
.sym 88005 $abc$60912$n7753
.sym 88006 $abc$60912$n7754
.sym 88007 $abc$60912$n7755
.sym 88008 $abc$60912$n7756
.sym 88009 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 88010 picorv32.reg_op1[27]
.sym 88011 picorv32.decoded_imm[17]
.sym 88012 picorv32.reg_op2[21]
.sym 88014 picorv32.decoded_imm[17]
.sym 88015 $abc$60912$n5986_1
.sym 88016 picorv32.decoded_imm[22]
.sym 88017 $abc$60912$n6986_1
.sym 88018 $abc$60912$n8738
.sym 88019 $abc$60912$n7017_1
.sym 88020 picorv32.reg_op1[26]
.sym 88021 picorv32.decoded_imm[19]
.sym 88023 picorv32.decoded_imm[16]
.sym 88024 picorv32.reg_op1[22]
.sym 88025 $abc$60912$n5968_1
.sym 88026 spiflash_sr[29]
.sym 88027 $abc$60912$n8764_1
.sym 88028 $abc$60912$n11067
.sym 88029 picorv32.reg_op1[8]
.sym 88030 $abc$60912$n7245
.sym 88031 picorv32.reg_op1[27]
.sym 88032 $abc$60912$n7747
.sym 88033 picorv32.reg_op1[29]
.sym 88034 $abc$60912$n8029
.sym 88035 $abc$60912$n7750
.sym 88036 $abc$60912$n7753
.sym 88037 $abc$60912$n6168
.sym 88043 $abc$60912$n7753
.sym 88044 picorv32.reg_op1[14]
.sym 88045 picorv32.reg_op1[8]
.sym 88047 $abc$60912$n8758_1
.sym 88048 $abc$60912$n6144_1
.sym 88050 picorv32.reg_op1[5]
.sym 88051 $abc$60912$n6154_1
.sym 88053 $abc$60912$n7016_1
.sym 88054 $abc$60912$n4738
.sym 88055 $abc$60912$n6150_1
.sym 88059 picorv32.reg_op1[17]
.sym 88060 $abc$60912$n6164_1
.sym 88061 picorv32.reg_op1[12]
.sym 88064 $abc$60912$n6156
.sym 88065 $abc$60912$n7017_1
.sym 88066 $abc$60912$n7017_1
.sym 88068 picorv32.reg_op1[7]
.sym 88069 $abc$60912$n8029
.sym 88070 $abc$60912$n5778
.sym 88071 picorv32.reg_op1[9]
.sym 88072 picorv32.reg_op1[2]
.sym 88073 $abc$60912$n4935
.sym 88074 $abc$60912$n7016_1
.sym 88076 $abc$60912$n5778
.sym 88078 picorv32.reg_op1[8]
.sym 88079 $abc$60912$n6156
.sym 88082 $abc$60912$n6154_1
.sym 88083 picorv32.reg_op1[7]
.sym 88085 $abc$60912$n5778
.sym 88088 $abc$60912$n8758_1
.sym 88089 $abc$60912$n4935
.sym 88090 $abc$60912$n7753
.sym 88091 $abc$60912$n8029
.sym 88094 picorv32.reg_op1[9]
.sym 88095 $abc$60912$n7016_1
.sym 88096 $abc$60912$n7017_1
.sym 88097 picorv32.reg_op1[17]
.sym 88100 $abc$60912$n5778
.sym 88101 $abc$60912$n6150_1
.sym 88103 picorv32.reg_op1[5]
.sym 88106 $abc$60912$n6144_1
.sym 88107 picorv32.reg_op1[2]
.sym 88109 $abc$60912$n5778
.sym 88112 $abc$60912$n7017_1
.sym 88113 picorv32.reg_op1[14]
.sym 88114 picorv32.reg_op1[12]
.sym 88115 $abc$60912$n7016_1
.sym 88119 picorv32.reg_op1[12]
.sym 88120 $abc$60912$n6164_1
.sym 88121 $abc$60912$n5778
.sym 88122 $abc$60912$n4738
.sym 88123 sys_clk_$glb_clk
.sym 88125 $abc$60912$n8740_1
.sym 88126 $abc$60912$n8741
.sym 88127 $abc$60912$n7234_1
.sym 88128 spiflash_sr[31]
.sym 88129 $abc$60912$n6192_1
.sym 88130 spiflash_sr[30]
.sym 88131 spiflash_sr[29]
.sym 88132 spiflash_sr[28]
.sym 88133 spiflash_bus_adr[3]
.sym 88134 picorv32.decoded_imm[29]
.sym 88135 picorv32.decoded_imm[29]
.sym 88136 spiflash_bus_adr[3]
.sym 88137 spiflash_bus_adr[6]
.sym 88138 picorv32.reg_op1[14]
.sym 88139 picorv32.decoded_imm[28]
.sym 88140 $abc$60912$n4738
.sym 88141 picorv32.reg_op1[26]
.sym 88142 spiflash_sr[26]
.sym 88143 picorv32.reg_op1[23]
.sym 88144 $abc$60912$n4931
.sym 88147 spiflash_bus_adr[3]
.sym 88149 picorv32.cpu_state[3]
.sym 88150 $abc$60912$n6652_1
.sym 88151 $abc$60912$n7186_1
.sym 88152 $abc$60912$n7020_1
.sym 88153 $abc$60912$n4476
.sym 88154 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88155 $abc$60912$n5778
.sym 88156 $abc$60912$n5778
.sym 88157 spiflash_sr[28]
.sym 88158 picorv32.reg_op1[29]
.sym 88159 picorv32.reg_op1[19]
.sym 88160 spiflash_sr[22]
.sym 88166 picorv32.reg_op1[19]
.sym 88167 picorv32.reg_op1[24]
.sym 88170 picorv32.reg_op1[11]
.sym 88171 $abc$60912$n7755
.sym 88172 picorv32.reg_op1[21]
.sym 88173 $abc$60912$n6172_1
.sym 88175 $abc$60912$n8764_1
.sym 88176 $abc$60912$n6162
.sym 88178 $abc$60912$n4922_1
.sym 88180 $abc$60912$n6180_1
.sym 88181 $abc$60912$n5778
.sym 88183 picorv32.reg_op1[20]
.sym 88184 $abc$60912$n4738
.sym 88185 $abc$60912$n4935
.sym 88186 picorv32.reg_op1[16]
.sym 88187 $abc$60912$n5251
.sym 88188 $abc$60912$n7179
.sym 88189 $abc$60912$n7017_1
.sym 88190 $abc$60912$n5778
.sym 88191 $abc$60912$n8029
.sym 88193 $abc$60912$n7017_1
.sym 88194 picorv32.reg_op1[14]
.sym 88195 $abc$60912$n7178_1
.sym 88196 $abc$60912$n7016_1
.sym 88197 $abc$60912$n6168
.sym 88199 picorv32.reg_op1[11]
.sym 88201 $abc$60912$n5778
.sym 88202 $abc$60912$n6162
.sym 88205 $abc$60912$n7755
.sym 88206 $abc$60912$n8764_1
.sym 88207 $abc$60912$n4935
.sym 88208 $abc$60912$n8029
.sym 88212 $abc$60912$n5778
.sym 88213 $abc$60912$n6168
.sym 88214 picorv32.reg_op1[14]
.sym 88217 $abc$60912$n6172_1
.sym 88218 $abc$60912$n5778
.sym 88220 picorv32.reg_op1[16]
.sym 88223 $abc$60912$n7178_1
.sym 88224 $abc$60912$n5251
.sym 88225 $abc$60912$n7179
.sym 88226 $abc$60912$n4922_1
.sym 88229 $abc$60912$n7017_1
.sym 88230 picorv32.reg_op1[19]
.sym 88231 $abc$60912$n7016_1
.sym 88232 picorv32.reg_op1[21]
.sym 88235 picorv32.reg_op1[16]
.sym 88236 picorv32.reg_op1[24]
.sym 88237 $abc$60912$n7017_1
.sym 88238 $abc$60912$n7016_1
.sym 88241 picorv32.reg_op1[20]
.sym 88243 $abc$60912$n6180_1
.sym 88244 $abc$60912$n5778
.sym 88245 $abc$60912$n4738
.sym 88246 sys_clk_$glb_clk
.sym 88248 picorv32.alu_out_q[27]
.sym 88249 picorv32.reg_out[17]
.sym 88250 $abc$60912$n5841
.sym 88251 $abc$60912$n8750
.sym 88252 $abc$60912$n4475
.sym 88253 $abc$60912$n4903
.sym 88254 $abc$60912$n6129
.sym 88255 $abc$60912$n6174
.sym 88256 picorv32.reg_op1[26]
.sym 88257 picorv32.reg_next_pc[4]
.sym 88258 picorv32.reg_next_pc[4]
.sym 88259 picorv32.reg_op1[26]
.sym 88260 spiflash_bus_adr[9]
.sym 88261 $abc$60912$n8764_1
.sym 88262 picorv32.reg_op1[11]
.sym 88263 $abc$60912$n5205_1
.sym 88264 spiflash_bus_dat_w[22]
.sym 88265 $abc$60912$n7290
.sym 88266 spiflash_bus_adr[12]
.sym 88267 $abc$60912$n5205_1
.sym 88269 spiflash_bus_dat_w[22]
.sym 88270 picorv32.reg_op1[28]
.sym 88271 $abc$60912$n5937_1
.sym 88272 $abc$60912$n4667
.sym 88273 $abc$60912$n4475
.sym 88274 spiflash_sr[31]
.sym 88275 $abc$60912$n5212
.sym 88276 $abc$60912$n5778
.sym 88277 basesoc_uart_phy_rx_reg[4]
.sym 88278 spiflash_bus_adr[0]
.sym 88279 $abc$60912$n6887_1
.sym 88280 $abc$60912$n6653_1
.sym 88281 picorv32.decoded_imm[30]
.sym 88282 $abc$60912$n4697
.sym 88283 storage_1[12][3]
.sym 88291 $abc$60912$n5251
.sym 88292 picorv32.reg_op1[17]
.sym 88293 $abc$60912$n6192_1
.sym 88294 $abc$60912$n4935
.sym 88295 $abc$60912$n7017_1
.sym 88296 $abc$60912$n7227
.sym 88299 $abc$60912$n7226_1
.sym 88300 $abc$60912$n4922_1
.sym 88301 picorv32.reg_op1[27]
.sym 88304 picorv32.reg_op1[22]
.sym 88305 $abc$60912$n7752
.sym 88306 picorv32.reg_op1[28]
.sym 88307 $abc$60912$n4738
.sym 88310 $abc$60912$n7228_1
.sym 88311 $abc$60912$n8029
.sym 88314 $abc$60912$n6188
.sym 88315 picorv32.reg_op1[30]
.sym 88316 $abc$60912$n5778
.sym 88317 $abc$60912$n6184_1
.sym 88318 picorv32.reg_op1[25]
.sym 88319 $abc$60912$n7016_1
.sym 88320 $abc$60912$n6174
.sym 88322 $abc$60912$n5778
.sym 88324 picorv32.reg_op1[22]
.sym 88325 $abc$60912$n6184_1
.sym 88328 $abc$60912$n7226_1
.sym 88329 $abc$60912$n8029
.sym 88330 $abc$60912$n4935
.sym 88331 $abc$60912$n7752
.sym 88334 $abc$60912$n5251
.sym 88335 $abc$60912$n7228_1
.sym 88336 $abc$60912$n4922_1
.sym 88337 $abc$60912$n7227
.sym 88341 $abc$60912$n6174
.sym 88342 picorv32.reg_op1[17]
.sym 88343 $abc$60912$n5778
.sym 88346 $abc$60912$n6188
.sym 88348 $abc$60912$n5778
.sym 88349 picorv32.reg_op1[28]
.sym 88352 picorv32.reg_op1[30]
.sym 88353 picorv32.reg_op1[22]
.sym 88354 $abc$60912$n7016_1
.sym 88355 $abc$60912$n7017_1
.sym 88358 $abc$60912$n5778
.sym 88360 $abc$60912$n6192_1
.sym 88361 picorv32.reg_op1[30]
.sym 88364 $abc$60912$n7016_1
.sym 88365 picorv32.reg_op1[25]
.sym 88366 picorv32.reg_op1[27]
.sym 88367 $abc$60912$n7017_1
.sym 88368 $abc$60912$n4738
.sym 88369 sys_clk_$glb_clk
.sym 88371 storage_1[13][3]
.sym 88372 $abc$60912$n4802
.sym 88373 $abc$60912$n4871
.sym 88374 $abc$60912$n4827
.sym 88375 $abc$60912$n4893_1
.sym 88376 $abc$60912$n7020_1
.sym 88377 $abc$60912$n4848
.sym 88378 $abc$60912$n7974
.sym 88379 $abc$60912$n2698
.sym 88380 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 88382 $abc$60912$n2698
.sym 88383 $abc$60912$n5775
.sym 88385 spiflash_bus_dat_w[19]
.sym 88386 picorv32.reg_next_pc[17]
.sym 88387 $abc$60912$n9047
.sym 88388 picorv32.reg_op1[17]
.sym 88389 spiflash_bus_adr[5]
.sym 88390 $abc$60912$n5371
.sym 88393 $abc$60912$n6890_1
.sym 88394 $abc$60912$n5535
.sym 88395 $abc$60912$n6653_1
.sym 88396 $abc$60912$n7020_1
.sym 88397 $abc$60912$n6652_1
.sym 88398 $abc$60912$n4834
.sym 88399 picorv32.reg_op1[14]
.sym 88401 picorv32.cpu_state[3]
.sym 88402 $abc$60912$n9028
.sym 88403 $abc$60912$n4834
.sym 88404 picorv32.cpu_state[2]
.sym 88405 $abc$60912$n7016_1
.sym 88412 $abc$60912$n7020_1
.sym 88413 $abc$60912$n8719_1
.sym 88414 $abc$60912$n4834
.sym 88415 picorv32.cpu_state[2]
.sym 88416 $abc$60912$n4475
.sym 88418 picorv32.reg_op1[14]
.sym 88421 $abc$60912$n8756
.sym 88422 $abc$60912$n7020_1
.sym 88423 spiflash_bus_adr[10]
.sym 88424 $abc$60912$n7225_1
.sym 88425 spiflash_sr[21]
.sym 88428 picorv32.cpu_state[2]
.sym 88429 $abc$60912$n4931
.sym 88430 picorv32.reg_op1[26]
.sym 88431 $abc$60912$n8755_1
.sym 88432 picorv32.reg_op1[29]
.sym 88434 spiflash_bus_adr[9]
.sym 88435 slave_sel_r[2]
.sym 88437 $abc$60912$n8720
.sym 88438 $abc$60912$n8765
.sym 88440 spiflash_bus_adr[11]
.sym 88441 $abc$60912$n7132_1
.sym 88442 spiflash_sr[16]
.sym 88445 spiflash_sr[21]
.sym 88447 $abc$60912$n4475
.sym 88448 slave_sel_r[2]
.sym 88451 $abc$60912$n4931
.sym 88452 picorv32.reg_op1[14]
.sym 88453 $abc$60912$n7020_1
.sym 88457 $abc$60912$n8756
.sym 88458 $abc$60912$n7225_1
.sym 88459 picorv32.cpu_state[2]
.sym 88460 $abc$60912$n8755_1
.sym 88463 $abc$60912$n7020_1
.sym 88464 picorv32.reg_op1[26]
.sym 88465 $abc$60912$n4931
.sym 88469 $abc$60912$n7020_1
.sym 88470 $abc$60912$n4931
.sym 88471 picorv32.reg_op1[29]
.sym 88472 $abc$60912$n8765
.sym 88475 spiflash_bus_adr[11]
.sym 88476 spiflash_bus_adr[10]
.sym 88478 spiflash_bus_adr[9]
.sym 88481 $abc$60912$n7132_1
.sym 88482 $abc$60912$n8719_1
.sym 88483 $abc$60912$n8720
.sym 88484 picorv32.cpu_state[2]
.sym 88487 spiflash_sr[16]
.sym 88488 $abc$60912$n4475
.sym 88489 slave_sel_r[2]
.sym 88491 $abc$60912$n4834
.sym 88492 sys_clk_$glb_clk
.sym 88494 $abc$60912$n4850
.sym 88495 $abc$60912$n4896_1
.sym 88496 $abc$60912$n4814
.sym 88497 $abc$60912$n4862_1
.sym 88498 storage_1[15][4]
.sym 88499 $abc$60912$n4804
.sym 88500 $abc$60912$n4873
.sym 88501 $abc$60912$n4906
.sym 88502 picorv32.reg_op1[29]
.sym 88503 $abc$60912$n4854
.sym 88506 $abc$60912$n4563
.sym 88507 $abc$60912$n4931
.sym 88508 $abc$60912$n5534
.sym 88510 $abc$60912$n9047
.sym 88511 $abc$60912$n7974
.sym 88512 $abc$60912$n5968_1
.sym 88513 $abc$60912$n2702
.sym 88514 $abc$60912$n8101
.sym 88515 picorv32.reg_op1[9]
.sym 88517 $abc$60912$n4871
.sym 88518 $abc$60912$n7245
.sym 88519 picorv32.reg_op1[27]
.sym 88520 $abc$60912$n11067
.sym 88521 picorv32.reg_op1[8]
.sym 88522 $abc$60912$n5778
.sym 88523 picorv32.reg_op1[29]
.sym 88524 picorv32.reg_op1[27]
.sym 88525 spiflash_bus_adr[11]
.sym 88526 spiflash_bus_adr[11]
.sym 88527 $abc$60912$n8764_1
.sym 88528 $abc$60912$n6138
.sym 88529 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88536 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88537 $abc$60912$n4697
.sym 88538 $abc$60912$n4667
.sym 88539 spiflash_bus_adr[7]
.sym 88540 $abc$60912$n7225_1
.sym 88541 spiflash_bus_adr[11]
.sym 88545 $abc$60912$n5212
.sym 88547 $abc$60912$n6129
.sym 88548 storage_1[15][4]
.sym 88549 spiflash_sr[16]
.sym 88550 $abc$60912$n9031
.sym 88552 storage_1[14][4]
.sym 88554 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 88555 $abc$60912$n9029
.sym 88560 spiflash_sr[17]
.sym 88561 spiflash_bus_adr[8]
.sym 88562 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88568 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88569 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88570 storage_1[15][4]
.sym 88571 storage_1[14][4]
.sym 88574 $abc$60912$n5212
.sym 88575 spiflash_bus_adr[7]
.sym 88576 spiflash_sr[16]
.sym 88580 spiflash_bus_adr[11]
.sym 88586 spiflash_bus_adr[8]
.sym 88587 spiflash_sr[17]
.sym 88588 $abc$60912$n5212
.sym 88593 $abc$60912$n7225_1
.sym 88598 $abc$60912$n4667
.sym 88599 $abc$60912$n9031
.sym 88600 $abc$60912$n6129
.sym 88601 $abc$60912$n9029
.sym 88607 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 88613 $abc$60912$n4697
.sym 88614 $abc$60912$n4697
.sym 88615 sys_clk_$glb_clk
.sym 88616 sys_rst_$glb_sr
.sym 88617 $abc$60912$n6141
.sym 88618 $abc$60912$n6132
.sym 88619 $abc$60912$n8027
.sym 88620 $abc$60912$n6138
.sym 88621 $abc$60912$n6135
.sym 88622 picorv32.alu_out_q[31]
.sym 88623 $abc$60912$n5778
.sym 88624 $abc$60912$n6144
.sym 88625 $abc$60912$n11077
.sym 88628 $abc$60912$n11077
.sym 88629 $abc$60912$n5860
.sym 88630 $abc$60912$n4873
.sym 88631 $abc$60912$n4829_1
.sym 88632 picorv32.reg_op2[28]
.sym 88633 $abc$60912$n4864
.sym 88634 $abc$60912$n11073
.sym 88635 $abc$60912$n5111
.sym 88636 $abc$60912$n7207
.sym 88637 $abc$60912$n4573
.sym 88638 picorv32.reg_op1[14]
.sym 88639 spiflash_bus_adr[3]
.sym 88640 spiflash_sr[26]
.sym 88641 spiflash_sr[28]
.sym 88642 $abc$60912$n6652_1
.sym 88644 $abc$60912$n4476
.sym 88646 $abc$60912$n6147
.sym 88647 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88648 $abc$60912$n9029
.sym 88649 picorv32.alu_out_q[24]
.sym 88650 $abc$60912$n6141
.sym 88651 $abc$60912$n5778
.sym 88652 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88658 basesoc_uart_phy_rx_reg[3]
.sym 88669 basesoc_uart_phy_rx_reg[1]
.sym 88673 $abc$60912$n7017_1
.sym 88677 $abc$60912$n2698
.sym 88683 picorv32.reg_op1[29]
.sym 88684 basesoc_uart_phy_rx_reg[4]
.sym 88685 $abc$60912$n4573
.sym 88687 spiflash_bus_adr[3]
.sym 88694 basesoc_uart_phy_rx_reg[4]
.sym 88700 $abc$60912$n7017_1
.sym 88703 basesoc_uart_phy_rx_reg[3]
.sym 88715 spiflash_bus_adr[3]
.sym 88723 $abc$60912$n2698
.sym 88727 picorv32.reg_op1[29]
.sym 88736 basesoc_uart_phy_rx_reg[1]
.sym 88737 $abc$60912$n4573
.sym 88738 sys_clk_$glb_clk
.sym 88739 sys_rst_$glb_sr
.sym 88740 storage_1[11][7]
.sym 88741 basesoc_uart_phy_rx_reg[3]
.sym 88742 spiflash_sr[27]
.sym 88743 storage_1[11][5]
.sym 88744 storage_1[11][3]
.sym 88745 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88746 spiflash_sr[28]
.sym 88747 $abc$60912$n6129
.sym 88749 picorv32.reg_op1[5]
.sym 88752 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88754 $abc$60912$n2698
.sym 88755 spiflash_bus_dat_w[22]
.sym 88756 spiflash_bus_dat_w[21]
.sym 88757 $abc$60912$n6144
.sym 88758 basesoc_uart_phy_rx_reg[2]
.sym 88759 spiflash_bus_adr[12]
.sym 88761 $abc$60912$n5990
.sym 88763 $abc$60912$n8027
.sym 88770 basesoc_uart_phy_rx_reg[4]
.sym 88772 $abc$60912$n5778
.sym 88773 $abc$60912$n4697
.sym 88775 spiflash_bus_adr[0]
.sym 88782 storage_1[14][7]
.sym 88788 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88789 storage_1[10][3]
.sym 88792 spiflash_bus_dat_w[19]
.sym 88794 $abc$60912$n8876_1
.sym 88795 storage_1[14][3]
.sym 88797 storage_1[15][7]
.sym 88799 storage_1[15][3]
.sym 88801 spiflash_bus_adr[3]
.sym 88802 picorv32.decoded_imm[29]
.sym 88806 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88807 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88808 $abc$60912$n11077
.sym 88809 storage_1[11][3]
.sym 88810 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88817 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88820 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88821 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88822 storage_1[14][7]
.sym 88823 storage_1[15][7]
.sym 88828 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88832 storage_1[10][3]
.sym 88833 $abc$60912$n8876_1
.sym 88834 storage_1[14][3]
.sym 88835 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88840 spiflash_bus_dat_w[19]
.sym 88844 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 88845 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 88846 storage_1[11][3]
.sym 88847 storage_1[15][3]
.sym 88851 picorv32.decoded_imm[29]
.sym 88857 spiflash_bus_adr[3]
.sym 88860 $abc$60912$n11077
.sym 88861 sys_clk_$glb_clk
.sym 88863 picorv32.reg_op1[0]
.sym 88865 $abc$60912$n7752
.sym 88866 $abc$60912$n4811
.sym 88867 $abc$60912$n5778
.sym 88869 picorv32.cpu_state[3]
.sym 88870 $abc$60912$n9046
.sym 88875 picorv32.cpuregs_rs1[21]
.sym 88876 $abc$60912$n6176
.sym 88879 spiflash_bus_adr[6]
.sym 88880 spiflash_bus_dat_w[19]
.sym 88882 spiflash_bus_adr[13]
.sym 88883 $abc$60912$n7097
.sym 88884 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88885 $abc$60912$n4931
.sym 88886 picorv32.reg_next_pc[4]
.sym 88888 $abc$60912$n6652_1
.sym 88892 picorv32.cpu_state[3]
.sym 88915 $abc$60912$n11076
.sym 88916 $abc$60912$n7177_1
.sym 88920 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88921 $abc$60912$n4931
.sym 88922 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88929 $abc$60912$n7245
.sym 88931 $abc$60912$n11077
.sym 88934 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88937 $abc$60912$n7245
.sym 88945 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88951 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88955 $abc$60912$n7177_1
.sym 88962 $abc$60912$n4931
.sym 88975 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88982 $abc$60912$n11077
.sym 88983 $abc$60912$n11076
.sym 88984 sys_clk_$glb_clk
.sym 88990 $abc$60912$n4931
.sym 88991 por_rst
.sym 88996 picorv32.reg_next_pc[12]
.sym 88997 $abc$60912$n2702
.sym 88999 $abc$60912$n6986_1
.sym 89000 $abc$60912$n5968_1
.sym 89001 $abc$60912$n4738
.sym 89010 $abc$60912$n5778
.sym 89011 $abc$60912$n7245
.sym 89059 spiflash_bus_adr[12]
.sym 89086 $abc$60912$n5902
.sym 89089 $abc$60912$n4520_1
.sym 89098 $abc$60912$n4475
.sym 89099 $abc$60912$n7449
.sym 89100 $PACKER_VCC_NET_$glb_clk
.sym 89101 $abc$60912$n7449
.sym 89103 $abc$60912$n7299
.sym 89104 $abc$60912$n7751
.sym 89105 picorv32.timer[2]
.sym 89108 $abc$60912$n765
.sym 89109 $abc$60912$n6077_1
.sym 89110 picorv32.cpu_state[4]
.sym 89114 $abc$60912$n5034
.sym 89115 $abc$60912$n7319_1
.sym 89135 $abc$60912$n5034
.sym 89148 $abc$60912$n4475
.sym 89154 $abc$60912$n4938
.sym 89161 $abc$60912$n4475
.sym 89174 $abc$60912$n4938
.sym 89181 $abc$60912$n5034
.sym 89214 $abc$60912$n6187
.sym 89215 picorv32.reg_out[10]
.sym 89216 $abc$60912$n7355
.sym 89217 spiflash_bus_adr[4]
.sym 89218 picorv32.reg_op1[16]
.sym 89221 $abc$60912$n2702
.sym 89224 picorv32.timer[11]
.sym 89225 spiflash_bus_adr[3]
.sym 89232 $abc$60912$n4938
.sym 89234 spiflash_bus_adr[5]
.sym 89236 $abc$60912$n6117_1
.sym 89246 $abc$60912$n5902
.sym 89247 $abc$60912$n6013_1
.sym 89256 picorv32.instr_maskirq
.sym 89258 $abc$60912$n6002
.sym 89268 $abc$60912$n7319_1
.sym 89269 picorv32.instr_timer
.sym 89270 $abc$60912$n7659
.sym 89274 $abc$60912$n5141
.sym 89275 $abc$60912$n4938
.sym 89276 $abc$60912$n6002
.sym 89279 picorv32.instr_rdcycleh
.sym 89292 $abc$60912$n7319_1
.sym 89293 picorv32.irq_mask[10]
.sym 89302 $abc$60912$n7659
.sym 89311 $abc$60912$n7449
.sym 89337 $abc$60912$n7319_1
.sym 89350 $abc$60912$n7659
.sym 89357 $abc$60912$n7449
.sym 89369 picorv32.irq_mask[10]
.sym 89373 picorv32.irq_mask[3]
.sym 89374 $abc$60912$n7326_1
.sym 89376 $abc$60912$n6013_1
.sym 89377 picorv32.cpuregs_rs1[2]
.sym 89378 $abc$60912$n7360
.sym 89379 $abc$60912$n8073
.sym 89380 $abc$60912$n7451_1
.sym 89382 $abc$60912$n4547_1
.sym 89383 $abc$60912$n4547_1
.sym 89384 picorv32.cpu_state[2]
.sym 89385 $abc$60912$n765
.sym 89386 $abc$60912$n5156
.sym 89387 picorv32.irq_mask[10]
.sym 89388 spiflash_bus_adr[4]
.sym 89389 $abc$60912$n5171
.sym 89392 $abc$60912$n6187
.sym 89394 $abc$60912$n6178
.sym 89397 $abc$60912$n7355
.sym 89399 picorv32.reg_op1[16]
.sym 89400 $abc$60912$n7401_1
.sym 89401 picorv32.timer[0]
.sym 89402 picorv32.cpu_state[2]
.sym 89403 picorv32.irq_mask[27]
.sym 89405 $abc$60912$n7361
.sym 89406 $abc$60912$n7486
.sym 89407 $abc$60912$n7356
.sym 89408 picorv32.cpuregs_rs1[6]
.sym 89412 $PACKER_VCC_NET_$glb_clk
.sym 89414 $abc$60912$n5141
.sym 89418 $abc$60912$n6015_1
.sym 89420 $PACKER_VCC_NET_$glb_clk
.sym 89422 picorv32.cpuregs_rs1[1]
.sym 89424 picorv32.timer[1]
.sym 89425 $abc$60912$n6008
.sym 89429 $abc$60912$n6003_1
.sym 89430 $abc$60912$n6013_1
.sym 89431 $abc$60912$n6002
.sym 89436 picorv32.timer[0]
.sym 89438 picorv32.cpuregs_rs1[0]
.sym 89447 $PACKER_VCC_NET_$glb_clk
.sym 89449 picorv32.timer[0]
.sym 89454 $abc$60912$n6008
.sym 89456 $abc$60912$n6003_1
.sym 89459 $abc$60912$n6013_1
.sym 89460 $abc$60912$n6002
.sym 89461 $abc$60912$n6015_1
.sym 89462 picorv32.cpuregs_rs1[1]
.sym 89466 $PACKER_VCC_NET_$glb_clk
.sym 89473 picorv32.timer[0]
.sym 89474 picorv32.timer[1]
.sym 89478 $PACKER_VCC_NET_$glb_clk
.sym 89483 $abc$60912$n6013_1
.sym 89484 picorv32.cpuregs_rs1[0]
.sym 89485 $abc$60912$n5141
.sym 89486 $abc$60912$n6002
.sym 89494 sys_clk_$glb_clk
.sym 89495 $abc$60912$n1169_$glb_sr
.sym 89496 $abc$60912$n6013_1
.sym 89497 $abc$60912$n7387_1
.sym 89498 $abc$60912$n7359
.sym 89499 $abc$60912$n7356
.sym 89500 $abc$60912$n7392_1
.sym 89501 $abc$60912$n7358
.sym 89502 $abc$60912$n7332_1
.sym 89503 picorv32.timer[4]
.sym 89506 picorv32.cpu_state[3]
.sym 89507 picorv32.mem_wordsize[2]
.sym 89508 spiflash_bus_adr[8]
.sym 89510 picorv32.cpuregs_rs1[27]
.sym 89511 $abc$60912$n6008
.sym 89512 $abc$60912$n6002
.sym 89514 $abc$60912$n927
.sym 89516 $PACKER_VCC_NET_$glb_clk
.sym 89518 picorv32.cpuregs_rs1[1]
.sym 89519 spiflash_miso
.sym 89521 $abc$60912$n4937
.sym 89522 picorv32.timer[20]
.sym 89524 $abc$60912$n5902
.sym 89525 $abc$60912$n6013_1
.sym 89526 picorv32.instr_maskirq
.sym 89527 $abc$60912$n4590
.sym 89529 $abc$60912$n6013_1
.sym 89530 picorv32.irq_mask[10]
.sym 89531 $abc$60912$n7387_1
.sym 89537 $abc$60912$n6005
.sym 89539 $abc$60912$n5144
.sym 89541 $abc$60912$n6006_1
.sym 89542 $abc$60912$n6007_1
.sym 89543 picorv32.timer[0]
.sym 89544 $abc$60912$n6002
.sym 89545 picorv32.instr_timer
.sym 89546 $abc$60912$n4554
.sym 89547 picorv32.timer[1]
.sym 89548 $abc$60912$n6013_1
.sym 89549 picorv32.cpuregs_rs1[2]
.sym 89550 $abc$60912$n5148
.sym 89551 picorv32.timer[2]
.sym 89552 $abc$60912$n5151
.sym 89553 picorv32.timer[3]
.sym 89554 $abc$60912$n5150
.sym 89555 picorv32.timer[5]
.sym 89556 picorv32.timer[6]
.sym 89557 picorv32.cpuregs_rs1[1]
.sym 89558 picorv32.cpuregs_rs1[7]
.sym 89560 picorv32.timer[4]
.sym 89561 $abc$60912$n6004_1
.sym 89562 picorv32.timer[7]
.sym 89567 picorv32.cpuregs_rs1[5]
.sym 89568 picorv32.cpuregs_rs1[6]
.sym 89570 picorv32.timer[5]
.sym 89571 picorv32.timer[6]
.sym 89572 picorv32.timer[7]
.sym 89573 picorv32.timer[4]
.sym 89576 picorv32.cpuregs_rs1[7]
.sym 89577 $abc$60912$n5151
.sym 89578 $abc$60912$n6002
.sym 89579 $abc$60912$n6013_1
.sym 89582 $abc$60912$n5148
.sym 89583 $abc$60912$n6002
.sym 89584 $abc$60912$n6013_1
.sym 89585 picorv32.cpuregs_rs1[5]
.sym 89588 $abc$60912$n6002
.sym 89589 picorv32.cpuregs_rs1[6]
.sym 89590 $abc$60912$n5150
.sym 89591 $abc$60912$n6013_1
.sym 89594 picorv32.timer[0]
.sym 89595 picorv32.timer[2]
.sym 89596 picorv32.timer[3]
.sym 89597 picorv32.timer[1]
.sym 89600 picorv32.timer[1]
.sym 89601 $abc$60912$n4554
.sym 89602 picorv32.instr_timer
.sym 89603 picorv32.cpuregs_rs1[1]
.sym 89606 $abc$60912$n5144
.sym 89607 picorv32.cpuregs_rs1[2]
.sym 89608 $abc$60912$n6013_1
.sym 89609 $abc$60912$n6002
.sym 89612 $abc$60912$n6007_1
.sym 89613 $abc$60912$n6005
.sym 89614 $abc$60912$n6004_1
.sym 89615 $abc$60912$n6006_1
.sym 89617 sys_clk_$glb_clk
.sym 89618 $abc$60912$n1169_$glb_sr
.sym 89619 $abc$60912$n7545_1
.sym 89620 $abc$60912$n7475_1
.sym 89621 picorv32.timer[12]
.sym 89622 picorv32.timer[9]
.sym 89623 $abc$60912$n7486
.sym 89624 $abc$60912$n7326_1
.sym 89625 $abc$60912$n7426
.sym 89626 $abc$60912$n7419
.sym 89627 picorv32.irq_mask[5]
.sym 89629 $abc$60912$n5034
.sym 89630 $abc$60912$n7319_1
.sym 89633 picorv32.cpu_state[2]
.sym 89634 $abc$60912$n4553
.sym 89635 picorv32.timer[7]
.sym 89636 picorv32.timer[4]
.sym 89637 $abc$60912$n7357
.sym 89638 $abc$60912$n6013_1
.sym 89639 $abc$60912$n7388_1
.sym 89640 spiflash_bus_dat_w[1]
.sym 89642 picorv32.irq_mask[3]
.sym 89643 picorv32.instr_maskirq
.sym 89644 picorv32.cpuregs_rs1[7]
.sym 89645 $abc$60912$n7559
.sym 89646 picorv32.timer[6]
.sym 89648 picorv32.instr_rdcycleh
.sym 89649 picorv32.cpuregs_rs1[19]
.sym 89650 $abc$60912$n6002
.sym 89651 $abc$60912$n7332_1
.sym 89652 picorv32.timer[21]
.sym 89653 picorv32.timer[27]
.sym 89654 picorv32.cpuregs_rs1[21]
.sym 89660 $abc$60912$n5153
.sym 89662 picorv32.timer[14]
.sym 89663 picorv32.timer[13]
.sym 89664 $abc$60912$n5156
.sym 89665 picorv32.cpuregs_rs1[10]
.sym 89667 picorv32.cpuregs_rs1[15]
.sym 89668 $abc$60912$n6015_1
.sym 89669 $abc$60912$n5154
.sym 89670 $abc$60912$n5156
.sym 89671 $abc$60912$n5157
.sym 89672 $abc$60912$n5159
.sym 89673 picorv32.cpuregs_rs1[14]
.sym 89674 $abc$60912$n5162
.sym 89675 picorv32.timer[11]
.sym 89678 $abc$60912$n6078_1
.sym 89679 picorv32.timer[8]
.sym 89680 $abc$60912$n6086_1
.sym 89681 picorv32.timer[10]
.sym 89682 $abc$60912$n6013_1
.sym 89684 $abc$60912$n6002
.sym 89685 picorv32.timer[15]
.sym 89686 picorv32.timer[12]
.sym 89687 picorv32.timer[9]
.sym 89688 $abc$60912$n6013_1
.sym 89689 picorv32.cpuregs_rs1[8]
.sym 89691 $abc$60912$n5163
.sym 89693 picorv32.timer[9]
.sym 89694 picorv32.timer[8]
.sym 89695 picorv32.timer[11]
.sym 89696 picorv32.timer[10]
.sym 89699 $abc$60912$n6002
.sym 89700 $abc$60912$n5163
.sym 89701 picorv32.cpuregs_rs1[15]
.sym 89702 $abc$60912$n6013_1
.sym 89705 picorv32.cpuregs_rs1[14]
.sym 89706 $abc$60912$n6002
.sym 89707 $abc$60912$n6013_1
.sym 89708 $abc$60912$n5162
.sym 89711 $abc$60912$n6013_1
.sym 89712 $abc$60912$n5153
.sym 89713 $abc$60912$n6002
.sym 89714 picorv32.cpuregs_rs1[8]
.sym 89717 picorv32.timer[15]
.sym 89718 picorv32.timer[13]
.sym 89719 picorv32.timer[14]
.sym 89720 picorv32.timer[12]
.sym 89723 $abc$60912$n6002
.sym 89724 $abc$60912$n5156
.sym 89725 picorv32.cpuregs_rs1[10]
.sym 89726 $abc$60912$n6013_1
.sym 89729 $abc$60912$n5157
.sym 89730 $abc$60912$n5156
.sym 89731 $abc$60912$n5154
.sym 89732 $abc$60912$n5159
.sym 89736 $abc$60912$n6086_1
.sym 89737 $abc$60912$n6015_1
.sym 89738 $abc$60912$n6078_1
.sym 89740 sys_clk_$glb_clk
.sym 89741 $abc$60912$n1169_$glb_sr
.sym 89742 picorv32.timer[18]
.sym 89743 picorv32.timer[19]
.sym 89744 $abc$60912$n7544
.sym 89745 $abc$60912$n7463_1
.sym 89746 picorv32.timer[17]
.sym 89747 $abc$60912$n7558
.sym 89748 $abc$60912$n7572_1
.sym 89749 $abc$60912$n7450
.sym 89750 $abc$60912$n7546
.sym 89751 $abc$60912$n7329_1
.sym 89752 $abc$60912$n5377
.sym 89753 slave_sel_r[2]
.sym 89754 $abc$60912$n7329_1
.sym 89755 picorv32.cpuregs_rs1[20]
.sym 89756 $abc$60912$n4553
.sym 89757 picorv32.cpuregs_rs1[15]
.sym 89758 picorv32.cpuregs_rs1[15]
.sym 89759 picorv32.cpuregs_rs1[9]
.sym 89760 picorv32.timer[14]
.sym 89761 picorv32.cpuregs_rs1[14]
.sym 89762 picorv32.timer[8]
.sym 89763 picorv32.irq_mask[9]
.sym 89764 $abc$60912$n7284
.sym 89765 $abc$60912$n7476
.sym 89766 picorv32.instr_maskirq
.sym 89767 picorv32.instr_timer
.sym 89768 basesoc_sram_we[0]
.sym 89769 picorv32.irq_mask[30]
.sym 89770 picorv32.reg_next_pc[10]
.sym 89771 $abc$60912$n4938
.sym 89772 $abc$60912$n7659
.sym 89773 $abc$60912$n6002
.sym 89774 $abc$60912$n7426
.sym 89775 picorv32.cpuregs_rs1[8]
.sym 89776 $abc$60912$n7539_1
.sym 89777 $abc$60912$n7313
.sym 89784 $abc$60912$n6009_1
.sym 89785 $abc$60912$n6010_1
.sym 89786 $abc$60912$n5169
.sym 89787 $abc$60912$n5171
.sym 89788 $abc$60912$n5172
.sym 89789 picorv32.cpuregs_rs1[11]
.sym 89790 picorv32.cpuregs_rs1[22]
.sym 89791 picorv32.timer[23]
.sym 89792 $abc$60912$n5166
.sym 89793 $abc$60912$n5168
.sym 89794 picorv32.timer[20]
.sym 89795 $abc$60912$n6013_1
.sym 89796 $abc$60912$n6002
.sym 89797 $abc$60912$n5174
.sym 89798 picorv32.timer[16]
.sym 89799 $abc$60912$n6013_1
.sym 89800 picorv32.timer[19]
.sym 89801 picorv32.timer[21]
.sym 89802 $abc$60912$n5157
.sym 89803 picorv32.timer[17]
.sym 89804 $abc$60912$n6011
.sym 89805 $abc$60912$n6012_1
.sym 89807 picorv32.timer[18]
.sym 89809 picorv32.cpuregs_rs1[23]
.sym 89810 $abc$60912$n5175
.sym 89811 picorv32.timer[22]
.sym 89814 picorv32.cpuregs_rs1[21]
.sym 89816 $abc$60912$n5175
.sym 89817 picorv32.cpuregs_rs1[23]
.sym 89818 $abc$60912$n6002
.sym 89819 $abc$60912$n6013_1
.sym 89822 picorv32.cpuregs_rs1[22]
.sym 89823 $abc$60912$n6002
.sym 89824 $abc$60912$n5174
.sym 89825 $abc$60912$n6013_1
.sym 89828 $abc$60912$n6002
.sym 89829 $abc$60912$n6013_1
.sym 89830 picorv32.cpuregs_rs1[21]
.sym 89831 $abc$60912$n5172
.sym 89834 $abc$60912$n6011
.sym 89835 $abc$60912$n6012_1
.sym 89836 $abc$60912$n6009_1
.sym 89837 $abc$60912$n6010_1
.sym 89840 $abc$60912$n5171
.sym 89841 $abc$60912$n5169
.sym 89842 $abc$60912$n5166
.sym 89843 $abc$60912$n5168
.sym 89846 picorv32.timer[23]
.sym 89847 picorv32.timer[20]
.sym 89848 picorv32.timer[22]
.sym 89849 picorv32.timer[21]
.sym 89852 picorv32.timer[16]
.sym 89853 picorv32.timer[18]
.sym 89854 picorv32.timer[17]
.sym 89855 picorv32.timer[19]
.sym 89858 $abc$60912$n6013_1
.sym 89859 $abc$60912$n6002
.sym 89860 $abc$60912$n5157
.sym 89861 picorv32.cpuregs_rs1[11]
.sym 89863 sys_clk_$glb_clk
.sym 89864 $abc$60912$n1169_$glb_sr
.sym 89865 picorv32.timer[26]
.sym 89866 $abc$60912$n7972
.sym 89867 $abc$60912$n7637
.sym 89868 $abc$60912$n7611
.sym 89869 picorv32.timer[25]
.sym 89870 $abc$60912$n7610
.sym 89871 $abc$60912$n7631
.sym 89872 picorv32.timer[31]
.sym 89875 $abc$60912$n6058_1
.sym 89876 $abc$60912$n7020_1
.sym 89877 picorv32.timer[23]
.sym 89878 storage_1[5][6]
.sym 89879 $abc$60912$n7550
.sym 89880 $abc$60912$n7467
.sym 89881 picorv32.count_cycle[45]
.sym 89882 $PACKER_VCC_NET_$glb_clk
.sym 89884 $abc$60912$n4553
.sym 89885 picorv32.cpuregs_rs1[11]
.sym 89886 $abc$60912$n11043
.sym 89887 picorv32.irq_mask[22]
.sym 89888 $abc$60912$n7516
.sym 89889 $abc$60912$n7355
.sym 89890 picorv32.cpuregs_rs1[31]
.sym 89891 picorv32.irq_mask[27]
.sym 89892 $abc$60912$n7356
.sym 89893 $abc$60912$n7401_1
.sym 89894 $abc$60912$n2699
.sym 89895 $abc$60912$n7452
.sym 89896 $abc$60912$n6202
.sym 89897 $abc$60912$n4707
.sym 89898 picorv32.cpu_state[2]
.sym 89899 $abc$60912$n7450
.sym 89900 $abc$60912$n7549
.sym 89906 $abc$60912$n5177
.sym 89908 $abc$60912$n6002
.sym 89909 $abc$60912$n5181
.sym 89910 $abc$60912$n5183
.sym 89911 picorv32.timer[27]
.sym 89912 $abc$60912$n6013_1
.sym 89913 picorv32.timer[30]
.sym 89914 $abc$60912$n6002
.sym 89915 $abc$60912$n5178
.sym 89916 $abc$60912$n5180
.sym 89918 picorv32.timer[28]
.sym 89919 $abc$60912$n5184
.sym 89920 $abc$60912$n5186
.sym 89921 $auto$alumacc.cc:474:replace_alu$6787.C[31]
.sym 89922 picorv32.timer[26]
.sym 89923 picorv32.cpuregs_rs1[27]
.sym 89926 picorv32.timer[25]
.sym 89927 $abc$60912$n5187
.sym 89928 picorv32.timer[29]
.sym 89930 picorv32.timer[24]
.sym 89932 $PACKER_VCC_NET_$glb_clk
.sym 89933 $abc$60912$n6087_1
.sym 89934 picorv32.cpuregs_rs1[24]
.sym 89935 picorv32.cpuregs_rs1[30]
.sym 89937 picorv32.timer[31]
.sym 89939 $abc$60912$n5177
.sym 89940 picorv32.cpuregs_rs1[24]
.sym 89941 $abc$60912$n6013_1
.sym 89942 $abc$60912$n6002
.sym 89945 picorv32.timer[28]
.sym 89946 picorv32.timer[31]
.sym 89947 picorv32.timer[30]
.sym 89948 picorv32.timer[29]
.sym 89951 picorv32.timer[25]
.sym 89952 picorv32.timer[24]
.sym 89953 picorv32.timer[26]
.sym 89954 picorv32.timer[27]
.sym 89957 $abc$60912$n5181
.sym 89958 $abc$60912$n5183
.sym 89959 $abc$60912$n5180
.sym 89960 $abc$60912$n5178
.sym 89963 $auto$alumacc.cc:474:replace_alu$6787.C[31]
.sym 89965 picorv32.timer[31]
.sym 89966 $PACKER_VCC_NET_$glb_clk
.sym 89969 picorv32.cpuregs_rs1[27]
.sym 89970 $abc$60912$n6013_1
.sym 89971 $abc$60912$n5181
.sym 89972 $abc$60912$n6002
.sym 89975 $abc$60912$n6087_1
.sym 89976 $abc$60912$n5186
.sym 89977 $abc$60912$n5184
.sym 89978 $abc$60912$n5187
.sym 89981 $abc$60912$n5186
.sym 89982 picorv32.cpuregs_rs1[30]
.sym 89983 $abc$60912$n6002
.sym 89984 $abc$60912$n6013_1
.sym 89986 sys_clk_$glb_clk
.sym 89987 $abc$60912$n1169_$glb_sr
.sym 89988 $abc$60912$n7427_1
.sym 89989 picorv32.pcpi_mul.pcpi_insn[13]
.sym 89990 $abc$60912$n7577
.sym 89991 $abc$60912$n4678
.sym 89992 $abc$60912$n8768
.sym 89993 $abc$60912$n4679
.sym 89994 $abc$60912$n6102_1
.sym 89995 $abc$60912$n7594
.sym 89996 spiflash_bus_adr[0]
.sym 89997 $abc$60912$n7610
.sym 89998 $abc$60912$n7449
.sym 89999 $abc$60912$n4475
.sym 90000 spiflash_bus_adr[8]
.sym 90001 $abc$60912$n7631
.sym 90002 $abc$60912$n4620
.sym 90003 $abc$60912$n7632
.sym 90004 picorv32.cpuregs_rs1[22]
.sym 90005 picorv32.timer[31]
.sym 90006 spiflash_bus_adr[8]
.sym 90007 spiflash_bus_dat_w[5]
.sym 90008 picorv32.timer[28]
.sym 90009 $abc$60912$n4554
.sym 90010 picorv32.cpuregs_rs1[1]
.sym 90011 $abc$60912$n7137
.sym 90012 $abc$60912$n7387_1
.sym 90013 $abc$60912$n8768
.sym 90014 $abc$60912$n7625
.sym 90015 $abc$60912$n4679
.sym 90016 $abc$60912$n5902
.sym 90017 picorv32.instr_maskirq
.sym 90018 $abc$60912$n4937
.sym 90019 $abc$60912$n4590
.sym 90020 storage_1[1][6]
.sym 90021 $abc$60912$n4937
.sym 90022 picorv32.irq_mask[10]
.sym 90029 $abc$60912$n7440
.sym 90030 $abc$60912$n7655
.sym 90031 $abc$60912$n7154
.sym 90032 $abc$60912$n7439_1
.sym 90033 picorv32.instr_maskirq
.sym 90034 $abc$60912$n7288
.sym 90035 $abc$60912$n7282
.sym 90036 picorv32.timer[30]
.sym 90039 picorv32.irq_mask[30]
.sym 90040 $abc$60912$n4857
.sym 90041 $abc$60912$n7284
.sym 90042 $abc$60912$n7654
.sym 90043 $abc$60912$n7455
.sym 90044 $abc$60912$n4554
.sym 90046 $abc$60912$n7317_1
.sym 90047 $abc$60912$n7313
.sym 90048 picorv32.cpuregs_rs1[30]
.sym 90049 picorv32.cpu_state[2]
.sym 90050 $abc$60912$n7318_1
.sym 90053 picorv32.irq_mask[2]
.sym 90054 $abc$60912$n7456
.sym 90055 picorv32.timer[11]
.sym 90057 picorv32.timer[2]
.sym 90058 picorv32.instr_timer
.sym 90059 $abc$60912$n7450
.sym 90062 picorv32.cpu_state[2]
.sym 90063 $abc$60912$n7455
.sym 90064 $abc$60912$n7456
.sym 90065 $abc$60912$n7450
.sym 90069 $abc$60912$n7154
.sym 90074 $abc$60912$n4554
.sym 90075 $abc$60912$n7655
.sym 90076 $abc$60912$n7654
.sym 90077 picorv32.cpuregs_rs1[30]
.sym 90080 picorv32.timer[30]
.sym 90081 picorv32.instr_maskirq
.sym 90082 picorv32.irq_mask[30]
.sym 90083 picorv32.instr_timer
.sym 90086 $abc$60912$n7440
.sym 90087 picorv32.timer[11]
.sym 90088 picorv32.instr_timer
.sym 90089 $abc$60912$n7439_1
.sym 90092 picorv32.irq_mask[2]
.sym 90093 picorv32.instr_maskirq
.sym 90094 picorv32.timer[2]
.sym 90095 picorv32.instr_timer
.sym 90098 picorv32.cpu_state[2]
.sym 90099 $abc$60912$n7284
.sym 90100 $abc$60912$n7282
.sym 90101 $abc$60912$n7288
.sym 90104 $abc$60912$n7317_1
.sym 90105 picorv32.cpu_state[2]
.sym 90106 $abc$60912$n7318_1
.sym 90107 $abc$60912$n7313
.sym 90108 $abc$60912$n4857
.sym 90109 sys_clk_$glb_clk
.sym 90110 $abc$60912$n1169_$glb_sr
.sym 90111 $abc$60912$n7355
.sym 90112 $abc$60912$n7462
.sym 90113 $abc$60912$n7621
.sym 90114 $abc$60912$n4669
.sym 90115 $abc$60912$n4677
.sym 90116 $abc$60912$n4668_1
.sym 90117 $abc$60912$n4666_1
.sym 90118 $abc$60912$n7625
.sym 90119 $abc$60912$n7438
.sym 90120 spiflash_bus_adr[2]
.sym 90121 picorv32.mem_wordsize[0]
.sym 90122 picorv32.cpu_state[4]
.sym 90124 $abc$60912$n11433
.sym 90125 $abc$60912$n6184
.sym 90126 $abc$60912$n8077
.sym 90127 $abc$60912$n8767_1
.sym 90129 picorv32.timer[22]
.sym 90130 $abc$60912$n7403_1
.sym 90131 $abc$60912$n7580
.sym 90132 $abc$60912$n2699
.sym 90133 $abc$60912$n7440
.sym 90134 $abc$60912$n2699
.sym 90135 $abc$60912$n7474
.sym 90136 picorv32.cpuregs_rs1[7]
.sym 90137 picorv32.trap
.sym 90138 picorv32.cpu_state[3]
.sym 90139 $abc$60912$n7652
.sym 90140 picorv32.instr_maskirq
.sym 90141 picorv32.timer[27]
.sym 90142 picorv32.cpuregs_rs1[13]
.sym 90143 picorv32.irq_mask[10]
.sym 90144 spiflash_bus_adr[8]
.sym 90145 spiflash_bus_adr[4]
.sym 90146 spiflash_bus_adr[7]
.sym 90152 picorv32.cpuregs_rs1[7]
.sym 90153 $abc$60912$n7659
.sym 90154 $abc$60912$n7653
.sym 90155 storage_1[13][2]
.sym 90157 $abc$60912$n4554
.sym 90158 $abc$60912$n2698
.sym 90159 $abc$60912$n6202
.sym 90160 $abc$60912$n6181
.sym 90162 picorv32.irq_mask[1]
.sym 90164 storage_1[5][6]
.sym 90165 $abc$60912$n6201
.sym 90166 storage_1[12][2]
.sym 90167 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90169 $abc$60912$n7299
.sym 90170 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90171 picorv32.cpu_state[2]
.sym 90172 $abc$60912$n7387_1
.sym 90173 $abc$60912$n765
.sym 90174 $abc$60912$n7656
.sym 90176 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 90177 picorv32.instr_maskirq
.sym 90179 $abc$60912$n11072
.sym 90180 storage_1[1][6]
.sym 90182 $abc$60912$n4609
.sym 90183 $abc$60912$n7300
.sym 90185 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90186 storage_1[12][2]
.sym 90187 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90188 storage_1[13][2]
.sym 90191 $abc$60912$n765
.sym 90193 $abc$60912$n4609
.sym 90197 $abc$60912$n7387_1
.sym 90198 picorv32.cpu_state[2]
.sym 90199 picorv32.cpuregs_rs1[7]
.sym 90200 $abc$60912$n4554
.sym 90203 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 90209 picorv32.instr_maskirq
.sym 90210 picorv32.irq_mask[1]
.sym 90211 $abc$60912$n7300
.sym 90212 $abc$60912$n7299
.sym 90215 storage_1[5][6]
.sym 90216 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 90217 storage_1[1][6]
.sym 90218 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 90221 $abc$60912$n7656
.sym 90222 $abc$60912$n7659
.sym 90223 $abc$60912$n7653
.sym 90224 picorv32.cpu_state[2]
.sym 90227 $abc$60912$n6202
.sym 90228 $abc$60912$n2698
.sym 90229 $abc$60912$n6181
.sym 90230 $abc$60912$n6201
.sym 90231 $abc$60912$n11072
.sym 90232 sys_clk_$glb_clk
.sym 90234 picorv32.irq_pending[3]
.sym 90235 $abc$60912$n7457_1
.sym 90236 $abc$60912$n7499_1
.sym 90237 $abc$60912$n4590
.sym 90238 $abc$60912$n7507
.sym 90239 $abc$60912$n7456
.sym 90240 $abc$60912$n7461
.sym 90241 $abc$60912$n7473
.sym 90242 picorv32.irq_pending[4]
.sym 90243 $abc$60912$n4595
.sym 90244 $abc$60912$n4595
.sym 90245 $abc$60912$n6108_1
.sym 90246 $abc$60912$n7622
.sym 90247 $abc$60912$n7622
.sym 90248 $abc$60912$n4553
.sym 90249 $abc$60912$n6050_1
.sym 90250 picorv32.cpu_state[1]
.sym 90251 $abc$60912$n4932
.sym 90252 $abc$60912$n4721
.sym 90253 $abc$60912$n4554
.sym 90255 $abc$60912$n4667
.sym 90256 $abc$60912$n7298
.sym 90257 picorv32.cpuregs_wrdata[13]
.sym 90258 picorv32.cpu_state[4]
.sym 90260 $abc$60912$n7385_1
.sym 90261 $abc$60912$n7279
.sym 90262 $abc$60912$n5763_1
.sym 90263 $abc$60912$n4938
.sym 90264 picorv32.reg_op1[8]
.sym 90265 $abc$60912$n8045
.sym 90266 $abc$60912$n6103_1
.sym 90267 picorv32.reg_next_pc[10]
.sym 90268 $abc$60912$n7333_1
.sym 90269 $abc$60912$n7363
.sym 90275 $abc$60912$n4634_1
.sym 90276 $abc$60912$n4620
.sym 90277 $abc$60912$n7386_1
.sym 90278 picorv32.cpu_state[1]
.sym 90280 $abc$60912$n7393_1
.sym 90281 $abc$60912$n8557_1
.sym 90284 picorv32.cpu_state[4]
.sym 90287 $abc$60912$n4618_1
.sym 90288 $abc$60912$n5377
.sym 90289 $abc$60912$n4635
.sym 90292 $abc$60912$n4634_1
.sym 90294 $abc$60912$n4609
.sym 90295 $abc$60912$n4570
.sym 90296 basesoc_sram_we[0]
.sym 90298 $abc$60912$n4632
.sym 90300 $abc$60912$n4608
.sym 90301 $abc$60912$n4617_1
.sym 90302 $abc$60912$n4644_1
.sym 90303 picorv32.reg_op1[7]
.sym 90304 $abc$60912$n4633_1
.sym 90309 basesoc_sram_we[0]
.sym 90314 $abc$60912$n4609
.sym 90316 $abc$60912$n4634_1
.sym 90321 $abc$60912$n4620
.sym 90323 $abc$60912$n4618_1
.sym 90327 $abc$60912$n4608
.sym 90328 picorv32.cpu_state[1]
.sym 90329 $abc$60912$n4570
.sym 90332 $abc$60912$n4644_1
.sym 90333 $abc$60912$n4632
.sym 90334 $abc$60912$n8557_1
.sym 90335 $abc$60912$n4618_1
.sym 90338 picorv32.reg_op1[7]
.sym 90339 $abc$60912$n7386_1
.sym 90340 $abc$60912$n7393_1
.sym 90341 picorv32.cpu_state[4]
.sym 90344 $abc$60912$n4608
.sym 90345 picorv32.cpu_state[1]
.sym 90346 $abc$60912$n4570
.sym 90347 $abc$60912$n4617_1
.sym 90350 $abc$60912$n4635
.sym 90351 $abc$60912$n4634_1
.sym 90352 $abc$60912$n4609
.sym 90353 $abc$60912$n4633_1
.sym 90355 sys_clk_$glb_clk
.sym 90356 $abc$60912$n5377
.sym 90357 $abc$60912$n5763_1
.sym 90358 $abc$60912$n7325_1
.sym 90359 $abc$60912$n6103_1
.sym 90360 picorv32.irq_pending[10]
.sym 90361 $abc$60912$n8083
.sym 90362 $abc$60912$n7400_1
.sym 90363 $abc$60912$n7562
.sym 90364 $abc$60912$n6105_1
.sym 90365 $abc$60912$n6190
.sym 90366 picorv32.irq_pending[22]
.sym 90367 $abc$60912$n7751
.sym 90368 $abc$60912$n5778
.sym 90369 $abc$60912$n6181
.sym 90370 picorv32.cpuregs_rs1[30]
.sym 90372 $abc$60912$n4590
.sym 90373 $abc$60912$n6199
.sym 90374 $abc$60912$n4728_1
.sym 90375 $abc$60912$n6190
.sym 90376 $abc$60912$n5377
.sym 90377 picorv32.cpuregs_rs1[30]
.sym 90378 picorv32.irq_pending[12]
.sym 90379 $abc$60912$n4529
.sym 90380 $abc$60912$n5639
.sym 90381 $abc$60912$n6653_1
.sym 90382 $abc$60912$n7020_1
.sym 90383 $abc$60912$n9096
.sym 90384 $abc$60912$n6202
.sym 90385 $abc$60912$n7401_1
.sym 90386 $abc$60912$n7355
.sym 90387 $abc$60912$n7486
.sym 90389 $abc$60912$n2702
.sym 90390 picorv32.cpu_state[2]
.sym 90391 picorv32.reg_op1[12]
.sym 90392 picorv32.cpu_state[2]
.sym 90399 $abc$60912$n4925_1
.sym 90400 picorv32.irq_mask[0]
.sym 90401 picorv32.cpu_state[3]
.sym 90402 picorv32.irq_pending[0]
.sym 90404 $abc$60912$n7673
.sym 90405 $abc$60912$n7672
.sym 90406 $abc$60912$n4641
.sym 90407 picorv32.cpu_state[0]
.sym 90408 picorv32.cpu_state[2]
.sym 90409 $abc$60912$n4635
.sym 90410 picorv32.irq_pending[2]
.sym 90412 picorv32.irq_mask[1]
.sym 90413 $abc$60912$n6091_1
.sym 90416 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 90417 $abc$60912$n5247_1
.sym 90420 $abc$60912$n4537_1
.sym 90422 picorv32.irq_mask[2]
.sym 90424 $abc$60912$n6077_1
.sym 90425 $abc$60912$n5247_1
.sym 90431 picorv32.cpu_state[0]
.sym 90432 $abc$60912$n4925_1
.sym 90433 $abc$60912$n4635
.sym 90440 picorv32.cpu_state[0]
.sym 90443 $abc$60912$n6091_1
.sym 90444 picorv32.irq_pending[2]
.sym 90445 $abc$60912$n5247_1
.sym 90446 picorv32.irq_mask[2]
.sym 90450 $abc$60912$n4537_1
.sym 90451 picorv32.cpu_state[3]
.sym 90452 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 90455 picorv32.irq_pending[0]
.sym 90456 $abc$60912$n6077_1
.sym 90457 picorv32.irq_mask[0]
.sym 90458 $abc$60912$n5247_1
.sym 90461 $abc$60912$n7672
.sym 90462 $abc$60912$n4635
.sym 90463 $abc$60912$n4925_1
.sym 90464 $abc$60912$n7673
.sym 90467 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 90468 picorv32.cpu_state[3]
.sym 90469 $abc$60912$n4537_1
.sym 90470 $abc$60912$n4641
.sym 90473 picorv32.cpu_state[2]
.sym 90475 picorv32.irq_mask[1]
.sym 90476 $abc$60912$n5247_1
.sym 90478 sys_clk_$glb_clk
.sym 90479 $abc$60912$n1169_$glb_sr
.sym 90480 $abc$60912$n4928_1
.sym 90481 $abc$60912$n7289
.sym 90482 $abc$60912$n4917_1
.sym 90483 $abc$60912$n4562
.sym 90484 $abc$60912$n4916_1
.sym 90485 $abc$60912$n4543
.sym 90486 $abc$60912$n9082
.sym 90487 $abc$60912$n7543
.sym 90488 $abc$60912$n9088
.sym 90489 $abc$60912$n765
.sym 90490 $abc$60912$n7727
.sym 90491 $abc$60912$n7734
.sym 90492 picorv32.reg_op1[15]
.sym 90493 picorv32.cpu_state[2]
.sym 90494 picorv32.cpu_state[1]
.sym 90495 $abc$60912$n765
.sym 90496 picorv32.cpuregs_rs1[5]
.sym 90497 $abc$60912$n4635
.sym 90498 $abc$60912$n4565
.sym 90499 spiflash_bus_dat_w[5]
.sym 90500 $abc$60912$n4813
.sym 90501 spiflash_bus_dat_w[5]
.sym 90502 $abc$60912$n765
.sym 90503 $abc$60912$n5535
.sym 90504 $abc$60912$n5902
.sym 90505 $abc$60912$n8768
.sym 90507 $abc$60912$n9084
.sym 90508 $abc$60912$n7020_1
.sym 90509 $abc$60912$n4568
.sym 90510 $abc$60912$n4937
.sym 90511 $abc$60912$n4618_1
.sym 90512 picorv32.cpu_state[4]
.sym 90513 picorv32.mem_wordsize[2]
.sym 90514 $abc$60912$n4937
.sym 90515 basesoc_sram_we[0]
.sym 90521 $abc$60912$n4924
.sym 90522 picorv32.cpu_state[0]
.sym 90523 picorv32.cpu_state[2]
.sym 90524 picorv32.is_sll_srl_sra
.sym 90525 $abc$60912$n4568
.sym 90527 $abc$60912$n4618_1
.sym 90528 $abc$60912$n7281
.sym 90529 $abc$60912$n4565
.sym 90530 $abc$60912$n765
.sym 90531 $abc$60912$n6090_1
.sym 90533 picorv32.irq_pending[2]
.sym 90534 $abc$60912$n4609
.sym 90535 $abc$60912$n4921
.sym 90536 picorv32.cpu_state[1]
.sym 90537 picorv32.cpu_state[4]
.sym 90539 $abc$60912$n4525
.sym 90540 picorv32.cpu_state[3]
.sym 90541 $abc$60912$n4916_1
.sym 90542 $abc$60912$n4520_1
.sym 90544 $abc$60912$n7154
.sym 90545 picorv32.reg_op1[0]
.sym 90546 $abc$60912$n7289
.sym 90547 picorv32.reg_op1[2]
.sym 90548 $abc$60912$n4537_1
.sym 90549 $abc$60912$n4926_1
.sym 90550 $abc$60912$n4543
.sym 90554 picorv32.cpu_state[2]
.sym 90555 $abc$60912$n4921
.sym 90556 $abc$60912$n4916_1
.sym 90557 picorv32.is_sll_srl_sra
.sym 90560 $abc$60912$n4520_1
.sym 90561 $abc$60912$n4924
.sym 90562 $abc$60912$n4926_1
.sym 90566 $abc$60912$n4568
.sym 90567 $abc$60912$n7154
.sym 90568 $abc$60912$n4609
.sym 90569 $abc$60912$n4520_1
.sym 90572 $abc$60912$n4565
.sym 90573 $abc$60912$n4543
.sym 90574 $abc$60912$n4520_1
.sym 90575 $abc$60912$n4537_1
.sym 90578 $abc$60912$n765
.sym 90579 $abc$60912$n4926_1
.sym 90580 $abc$60912$n4525
.sym 90581 $abc$60912$n6090_1
.sym 90584 picorv32.reg_op1[0]
.sym 90585 $abc$60912$n7289
.sym 90586 $abc$60912$n7281
.sym 90587 picorv32.cpu_state[4]
.sym 90590 $abc$60912$n4618_1
.sym 90591 picorv32.cpu_state[0]
.sym 90592 picorv32.cpu_state[1]
.sym 90593 picorv32.cpu_state[3]
.sym 90596 picorv32.irq_pending[2]
.sym 90597 picorv32.cpu_state[1]
.sym 90598 picorv32.reg_op1[2]
.sym 90599 picorv32.cpu_state[4]
.sym 90601 sys_clk_$glb_clk
.sym 90603 $abc$60912$n6073_1
.sym 90604 $abc$60912$n4939
.sym 90605 $abc$60912$n4938
.sym 90606 $abc$60912$n7576
.sym 90607 $abc$60912$n8560_1
.sym 90608 $abc$60912$n4930
.sym 90609 storage_1[11][0]
.sym 90610 $abc$60912$n4947
.sym 90611 $abc$60912$n7551_1
.sym 90612 picorv32.is_slli_srli_srai
.sym 90613 picorv32.is_slli_srli_srai
.sym 90614 picorv32.cpu_state[4]
.sym 90615 picorv32.cpu_state[4]
.sym 90616 $abc$60912$n9082
.sym 90617 $abc$60912$n11043
.sym 90618 $abc$60912$n2702
.sym 90619 $abc$60912$n4544
.sym 90620 picorv32.irq_state[1]
.sym 90621 $abc$60912$n6184
.sym 90622 picorv32.is_sll_srl_sra
.sym 90623 picorv32.cpu_state[3]
.sym 90624 spiflash_bus_dat_w[3]
.sym 90625 $abc$60912$n4544
.sym 90627 spiflash_bus_adr[7]
.sym 90628 picorv32.cpu_state[2]
.sym 90629 $abc$60912$n11431
.sym 90630 picorv32.cpu_state[3]
.sym 90632 picorv32.cpuregs_rs1[7]
.sym 90633 $abc$60912$n4935
.sym 90634 picorv32.cpuregs_rs1[3]
.sym 90635 $abc$60912$n4834
.sym 90636 $abc$60912$n7652
.sym 90637 $abc$60912$n7082
.sym 90638 picorv32.cpuregs_rs1[13]
.sym 90644 $abc$60912$n4918
.sym 90646 picorv32.cpu_state[2]
.sym 90647 $abc$60912$n4520_1
.sym 90648 $abc$60912$n8561
.sym 90649 $abc$60912$n4922_1
.sym 90650 $abc$60912$n4944
.sym 90651 $abc$60912$n4946
.sym 90652 $abc$60912$n4928_1
.sym 90653 picorv32.cpu_state[5]
.sym 90654 picorv32.mem_do_prefetch
.sym 90655 $abc$60912$n4520_1
.sym 90656 $abc$60912$n4916_1
.sym 90657 picorv32.cpu_state[6]
.sym 90659 picorv32.mem_wordsize[0]
.sym 90661 picorv32.is_sb_sh_sw
.sym 90662 picorv32.mem_wordsize[2]
.sym 90663 $abc$60912$n4919_1
.sym 90664 $abc$60912$n8560_1
.sym 90665 $abc$60912$n4930
.sym 90668 $abc$60912$n8028
.sym 90670 $abc$60912$n765
.sym 90672 picorv32.cpu_state[1]
.sym 90673 $abc$60912$n4537_1
.sym 90674 picorv32.is_slli_srli_srai
.sym 90675 $abc$60912$n4947
.sym 90678 $abc$60912$n4919_1
.sym 90679 picorv32.cpu_state[5]
.sym 90680 $abc$60912$n4520_1
.sym 90683 picorv32.is_sb_sh_sw
.sym 90684 $abc$60912$n4918
.sym 90685 $abc$60912$n4916_1
.sym 90686 picorv32.cpu_state[2]
.sym 90689 $abc$60912$n4947
.sym 90690 $abc$60912$n4930
.sym 90691 picorv32.mem_wordsize[2]
.sym 90692 $abc$60912$n4946
.sym 90697 picorv32.mem_do_prefetch
.sym 90698 $abc$60912$n4537_1
.sym 90701 $abc$60912$n4944
.sym 90702 $abc$60912$n8028
.sym 90703 $abc$60912$n8560_1
.sym 90704 picorv32.cpu_state[1]
.sym 90707 $abc$60912$n4928_1
.sym 90708 $abc$60912$n4520_1
.sym 90709 $abc$60912$n4919_1
.sym 90710 picorv32.cpu_state[6]
.sym 90713 picorv32.cpu_state[2]
.sym 90714 picorv32.is_slli_srli_srai
.sym 90715 $abc$60912$n4520_1
.sym 90716 $abc$60912$n4922_1
.sym 90719 $abc$60912$n765
.sym 90720 picorv32.mem_wordsize[0]
.sym 90721 $abc$60912$n4930
.sym 90722 $abc$60912$n8561
.sym 90724 sys_clk_$glb_clk
.sym 90726 $abc$60912$n7279
.sym 90727 $abc$60912$n4935
.sym 90728 $abc$60912$n4764
.sym 90729 $abc$60912$n4774
.sym 90730 $abc$60912$n4936
.sym 90731 picorv32.reg_out[10]
.sym 90732 $abc$60912$n6852
.sym 90733 $abc$60912$n7498
.sym 90734 $abc$60912$n4696
.sym 90735 picorv32.reg_op1[31]
.sym 90736 picorv32.reg_op1[31]
.sym 90737 spiflash_bus_adr[3]
.sym 90738 $abc$60912$n7017_1
.sym 90739 $abc$60912$n4544
.sym 90740 picorv32.reg_op1[25]
.sym 90741 picorv32.cpu_state[3]
.sym 90742 picorv32.cpu_state[1]
.sym 90743 $abc$60912$n4932
.sym 90744 $abc$60912$n6664_1
.sym 90745 picorv32.cpu_state[3]
.sym 90746 $abc$60912$n11067
.sym 90747 picorv32.reg_op1[11]
.sym 90748 picorv32.cpu_state[1]
.sym 90749 $abc$60912$n7082
.sym 90750 $abc$60912$n4938
.sym 90751 picorv32.mem_wordsize[2]
.sym 90752 $abc$60912$n7333_1
.sym 90753 $abc$60912$n4932
.sym 90754 $abc$60912$n6842
.sym 90755 picorv32.cpu_state[4]
.sym 90756 spiflash_bus_adr[2]
.sym 90757 $abc$60912$n7385_1
.sym 90758 $abc$60912$n2701
.sym 90759 picorv32.cpu_state[4]
.sym 90760 picorv32.reg_op1[8]
.sym 90761 $abc$60912$n4935
.sym 90767 $abc$60912$n8028
.sym 90768 $abc$60912$n5371
.sym 90769 picorv32.is_compare
.sym 90770 $abc$60912$n6654_1
.sym 90771 $abc$60912$n4934
.sym 90772 picorv32.alu_out_q[0]
.sym 90773 picorv32.latched_stalu
.sym 90774 $abc$60912$n765
.sym 90775 $abc$60912$n7277
.sym 90776 picorv32.mem_do_prefetch
.sym 90777 picorv32.mem_wordsize[2]
.sym 90778 $abc$60912$n7280
.sym 90779 $abc$60912$n7278
.sym 90780 $abc$60912$n7290
.sym 90781 picorv32.cpu_state[3]
.sym 90782 picorv32.mem_wordsize[0]
.sym 90783 picorv32.mem_do_rinst
.sym 90784 $abc$60912$n4935
.sym 90785 picorv32.reg_out[0]
.sym 90786 $abc$60912$n7276
.sym 90787 $abc$60912$n7319_1
.sym 90791 $abc$60912$n11433
.sym 90792 $abc$60912$n4547_1
.sym 90794 $abc$60912$n7312
.sym 90795 $abc$60912$n6619_1
.sym 90796 $abc$60912$n5034
.sym 90800 picorv32.mem_do_rinst
.sym 90802 picorv32.mem_do_prefetch
.sym 90806 $abc$60912$n5371
.sym 90807 picorv32.reg_out[0]
.sym 90808 picorv32.alu_out_q[0]
.sym 90809 picorv32.latched_stalu
.sym 90812 $abc$60912$n7290
.sym 90813 $abc$60912$n7278
.sym 90814 $abc$60912$n7280
.sym 90815 $abc$60912$n7276
.sym 90818 $abc$60912$n7277
.sym 90819 picorv32.mem_wordsize[0]
.sym 90820 picorv32.mem_wordsize[2]
.sym 90824 $abc$60912$n7319_1
.sym 90825 picorv32.cpu_state[3]
.sym 90826 $abc$60912$n7312
.sym 90827 $abc$60912$n11433
.sym 90830 $abc$60912$n6619_1
.sym 90831 picorv32.is_compare
.sym 90832 $abc$60912$n6654_1
.sym 90833 $abc$60912$n5034
.sym 90837 $abc$60912$n765
.sym 90838 $abc$60912$n4934
.sym 90839 $abc$60912$n4935
.sym 90843 $abc$60912$n8028
.sym 90844 $abc$60912$n765
.sym 90845 $abc$60912$n4547_1
.sym 90847 sys_clk_$glb_clk
.sym 90849 picorv32.cpuregs_rs1[6]
.sym 90850 $abc$60912$n11431
.sym 90851 picorv32.cpuregs_rs1[7]
.sym 90852 picorv32.cpuregs_rs1[3]
.sym 90853 spiflash_bus_adr[8]
.sym 90854 picorv32.cpuregs_rs1[13]
.sym 90855 picorv32.cpuregs_rs1[0]
.sym 90856 $abc$60912$n7333_1
.sym 90857 picorv32.cpu_state[2]
.sym 90858 picorv32.latched_store
.sym 90859 picorv32.reg_out[30]
.sym 90860 picorv32.cpu_state[2]
.sym 90861 $abc$60912$n7017_1
.sym 90862 picorv32.mem_do_prefetch
.sym 90863 $abc$60912$n4538
.sym 90864 $abc$60912$n7280
.sym 90865 picorv32.is_compare
.sym 90866 $abc$60912$n7498
.sym 90867 $abc$60912$n4937
.sym 90868 $abc$60912$n7290
.sym 90869 $abc$60912$n4756
.sym 90870 $abc$60912$n4935
.sym 90871 $abc$60912$n5370
.sym 90872 spiflash_bus_dat_w[0]
.sym 90873 $abc$60912$n4834
.sym 90874 spiflash_bus_adr[7]
.sym 90875 $abc$60912$n7020_1
.sym 90876 picorv32.reg_op1[24]
.sym 90877 spiflash_bus_adr[4]
.sym 90878 $abc$60912$n7311
.sym 90879 $abc$60912$n7355
.sym 90880 $abc$60912$n6117_1
.sym 90881 $abc$60912$n6852
.sym 90882 picorv32.cpu_state[2]
.sym 90883 picorv32.reg_op1[12]
.sym 90884 $abc$60912$n8029
.sym 90891 $abc$60912$n4935
.sym 90892 $abc$60912$n7294
.sym 90893 picorv32.cpu_state[3]
.sym 90894 picorv32.reg_op1[8]
.sym 90896 picorv32.latched_stalu
.sym 90897 $abc$60912$n4931
.sym 90898 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 90899 $abc$60912$n6652_1
.sym 90900 $abc$60912$n765
.sym 90901 $abc$60912$n4774
.sym 90903 $abc$60912$n8029
.sym 90905 $abc$60912$n4934
.sym 90906 $abc$60912$n7734
.sym 90907 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 90908 picorv32.mem_wordsize[0]
.sym 90909 $abc$60912$n7082
.sym 90910 $abc$60912$n4881
.sym 90911 picorv32.mem_wordsize[2]
.sym 90913 picorv32.is_compare
.sym 90915 $abc$60912$n7020_1
.sym 90916 picorv32.reg_op1[1]
.sym 90917 picorv32.reg_op1[0]
.sym 90918 $abc$60912$n6108_1
.sym 90921 $abc$60912$n4549
.sym 90923 picorv32.reg_op1[0]
.sym 90924 $abc$60912$n6108_1
.sym 90925 $abc$60912$n4881
.sym 90926 picorv32.reg_op1[1]
.sym 90929 picorv32.reg_op1[1]
.sym 90931 picorv32.mem_wordsize[2]
.sym 90935 $abc$60912$n7020_1
.sym 90937 picorv32.reg_op1[8]
.sym 90938 $abc$60912$n4931
.sym 90941 $abc$60912$n7082
.sym 90942 $abc$60912$n8029
.sym 90943 $abc$60912$n4935
.sym 90944 $abc$60912$n7734
.sym 90948 $abc$60912$n4935
.sym 90949 $abc$60912$n4934
.sym 90950 $abc$60912$n765
.sym 90954 $abc$60912$n7294
.sym 90955 picorv32.mem_wordsize[2]
.sym 90956 picorv32.mem_wordsize[0]
.sym 90960 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 90961 picorv32.latched_stalu
.sym 90962 picorv32.cpu_state[3]
.sym 90965 picorv32.is_compare
.sym 90966 $abc$60912$n6652_1
.sym 90967 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 90968 $abc$60912$n4549
.sym 90969 $abc$60912$n4774
.sym 90970 sys_clk_$glb_clk
.sym 90971 $abc$60912$n1169_$glb_sr
.sym 90972 $abc$60912$n7019_1
.sym 90973 picorv32.reg_out[2]
.sym 90974 $abc$60912$n6813
.sym 90975 $abc$60912$n8769
.sym 90976 $abc$60912$n6831
.sym 90977 $abc$60912$n7597
.sym 90978 $abc$60912$n6843
.sym 90979 $abc$60912$n6834
.sym 90982 picorv32.cpu_state[3]
.sym 90983 spiflash_sr[27]
.sym 90984 $abc$60912$n7137
.sym 90985 picorv32.cpuregs_rs1[0]
.sym 90986 $abc$60912$n7293
.sym 90987 picorv32.cpuregs_rs1[3]
.sym 90988 $abc$60912$n7399_1
.sym 90990 $abc$60912$n6851
.sym 90991 $abc$60912$n8029
.sym 90993 picorv32.cpuregs_wrdata[12]
.sym 90994 $abc$60912$n4834
.sym 90995 picorv32.cpu_state[3]
.sym 90996 $abc$60912$n5902
.sym 90997 $abc$60912$n6878
.sym 90998 $abc$60912$n5739_1
.sym 90999 $abc$60912$n6880
.sym 91000 picorv32.cpu_state[4]
.sym 91001 $abc$60912$n4834
.sym 91003 $abc$60912$n7496_1
.sym 91004 $abc$60912$n4837
.sym 91005 $abc$60912$n7020_1
.sym 91006 picorv32.mem_wordsize[2]
.sym 91007 $abc$60912$n4937
.sym 91014 $abc$60912$n7399_1
.sym 91015 picorv32.reg_op1[1]
.sym 91016 $abc$60912$n8702
.sym 91018 picorv32.reg_op1[1]
.sym 91019 $abc$60912$n7322_1
.sym 91020 $abc$60912$n6135_1
.sym 91021 picorv32.mem_wordsize[2]
.sym 91022 $abc$60912$n6126_1
.sym 91023 $abc$60912$n8701_1
.sym 91024 $abc$60912$n4799
.sym 91026 $abc$60912$n7081
.sym 91027 $abc$60912$n4792
.sym 91029 $abc$60912$n7308
.sym 91030 picorv32.mem_wordsize[0]
.sym 91031 $abc$60912$n4834
.sym 91034 $abc$60912$n5740
.sym 91035 picorv32.reg_op1[0]
.sym 91038 $abc$60912$n7307
.sym 91039 $abc$60912$n4783_1
.sym 91040 $abc$60912$n6117_1
.sym 91041 $abc$60912$n4774_1
.sym 91042 picorv32.cpu_state[2]
.sym 91043 picorv32.reg_op1[0]
.sym 91048 $abc$60912$n4799
.sym 91049 $abc$60912$n4792
.sym 91052 picorv32.reg_op1[1]
.sym 91053 $abc$60912$n6126_1
.sym 91054 picorv32.reg_op1[0]
.sym 91055 $abc$60912$n7308
.sym 91058 $abc$60912$n6117_1
.sym 91059 $abc$60912$n4783_1
.sym 91060 picorv32.reg_op1[1]
.sym 91061 picorv32.reg_op1[0]
.sym 91064 picorv32.mem_wordsize[0]
.sym 91066 picorv32.mem_wordsize[2]
.sym 91067 $abc$60912$n7322_1
.sym 91070 $abc$60912$n7081
.sym 91071 $abc$60912$n8702
.sym 91072 picorv32.cpu_state[2]
.sym 91073 $abc$60912$n8701_1
.sym 91076 picorv32.mem_wordsize[0]
.sym 91078 picorv32.mem_wordsize[2]
.sym 91079 $abc$60912$n7307
.sym 91082 picorv32.reg_op1[1]
.sym 91083 $abc$60912$n6135_1
.sym 91084 picorv32.reg_op1[0]
.sym 91085 $abc$60912$n4774_1
.sym 91088 $abc$60912$n7399_1
.sym 91089 $abc$60912$n7308
.sym 91090 $abc$60912$n5740
.sym 91091 $abc$60912$n6126_1
.sym 91092 $abc$60912$n4834
.sym 91093 sys_clk_$glb_clk
.sym 91095 $abc$60912$n5952_1
.sym 91096 $abc$60912$n5964_1
.sym 91097 $abc$60912$n5950_1
.sym 91098 $abc$60912$n5944_1
.sym 91099 $abc$60912$n5936
.sym 91100 picorv32.reg_out[25]
.sym 91101 picorv32.reg_out[4]
.sym 91102 $abc$60912$n5942
.sym 91104 picorv32.instr_lui
.sym 91105 picorv32.reg_op1[11]
.sym 91106 picorv32.reg_op1[0]
.sym 91107 $abc$60912$n7380_1
.sym 91108 $abc$60912$n7399_1
.sym 91109 $abc$60912$n7105_1
.sym 91110 $abc$60912$n6652_1
.sym 91111 $abc$60912$n4934
.sym 91112 $abc$60912$n6135_1
.sym 91113 $abc$60912$n7324_1
.sym 91114 $abc$60912$n7321_1
.sym 91115 $abc$60912$n7321_1
.sym 91117 $abc$60912$n7016_1
.sym 91118 picorv32.cpuregs_wrdata[6]
.sym 91119 $abc$60912$n4540
.sym 91120 picorv32.cpu_state[2]
.sym 91121 $abc$60912$n4935
.sym 91122 $abc$60912$n7399_1
.sym 91123 picorv32.latched_stalu
.sym 91124 picorv32.reg_op1[8]
.sym 91125 $abc$60912$n4738
.sym 91126 $abc$60912$n4738
.sym 91127 $abc$60912$n4774_1
.sym 91128 $abc$60912$n4549
.sym 91129 $abc$60912$n7652
.sym 91130 picorv32.cpu_state[3]
.sym 91137 picorv32.decoded_rs2[0]
.sym 91139 picorv32.decoded_rs2[2]
.sym 91142 $abc$60912$n4775
.sym 91143 $abc$60912$n4747_1
.sym 91145 $abc$60912$n4540
.sym 91146 $abc$60912$n4738_1
.sym 91147 $abc$60912$n5942
.sym 91148 picorv32.mem_rdata_q[30]
.sym 91149 picorv32.mem_rdata_q[29]
.sym 91151 spiflash_sr[26]
.sym 91153 $abc$60912$n4540
.sym 91156 $abc$60912$n4475
.sym 91157 $abc$60912$n5936
.sym 91158 picorv32.is_slli_srli_srai
.sym 91160 slave_sel_r[2]
.sym 91163 $abc$60912$n4745
.sym 91164 spiflash_sr[27]
.sym 91165 $abc$60912$n4754_1
.sym 91169 $abc$60912$n4754_1
.sym 91170 picorv32.mem_rdata_q[30]
.sym 91171 $abc$60912$n4540
.sym 91172 $abc$60912$n4747_1
.sym 91175 picorv32.decoded_rs2[0]
.sym 91176 picorv32.is_slli_srli_srai
.sym 91177 $abc$60912$n5936
.sym 91181 $abc$60912$n4775
.sym 91182 slave_sel_r[2]
.sym 91183 $abc$60912$n4475
.sym 91184 spiflash_sr[27]
.sym 91188 spiflash_sr[26]
.sym 91189 slave_sel_r[2]
.sym 91190 $abc$60912$n4475
.sym 91193 $abc$60912$n4745
.sym 91194 $abc$60912$n4540
.sym 91195 picorv32.mem_rdata_q[29]
.sym 91196 $abc$60912$n4738_1
.sym 91199 $abc$60912$n4738_1
.sym 91202 $abc$60912$n4745
.sym 91205 $abc$60912$n4754_1
.sym 91208 $abc$60912$n4747_1
.sym 91212 picorv32.is_slli_srli_srai
.sym 91213 picorv32.decoded_rs2[2]
.sym 91214 $abc$60912$n5942
.sym 91218 picorv32.mem_rdata_latched_noshuffle[31]
.sym 91219 $abc$60912$n7382_1
.sym 91220 picorv32.reg_out[8]
.sym 91221 picorv32.reg_out[5]
.sym 91222 $abc$60912$n6148
.sym 91223 $abc$60912$n5789
.sym 91224 $abc$60912$n7383_1
.sym 91225 $abc$60912$n7381_1
.sym 91226 picorv32.mem_rdata_latched_noshuffle[29]
.sym 91228 spiflash_sr[31]
.sym 91229 slave_sel_r[2]
.sym 91230 picorv32.mem_rdata_latched_noshuffle[30]
.sym 91231 $abc$60912$n6858
.sym 91232 picorv32.cpuregs_wrdata[13]
.sym 91233 $abc$60912$n6653_1
.sym 91234 picorv32.cpuregs_wrdata[14]
.sym 91235 $abc$60912$n5942
.sym 91236 $abc$60912$n6858
.sym 91237 picorv32.mem_rdata_q[29]
.sym 91239 spiflash_sr[26]
.sym 91240 picorv32.mem_rdata_latched_noshuffle[29]
.sym 91241 picorv32.reg_op1[12]
.sym 91242 picorv32.reg_op1[18]
.sym 91243 $abc$60912$n2701
.sym 91244 $abc$60912$n7498
.sym 91246 picorv32.reg_out[13]
.sym 91247 $abc$60912$n4483
.sym 91248 spiflash_bus_adr[2]
.sym 91249 $abc$60912$n7352
.sym 91250 $abc$60912$n7385_1
.sym 91251 picorv32.mem_wordsize[2]
.sym 91252 $abc$60912$n5805
.sym 91253 $abc$60912$n4935
.sym 91259 $abc$60912$n7496_1
.sym 91260 $abc$60912$n7498
.sym 91263 picorv32.reg_op1[0]
.sym 91264 picorv32.reg_op1[1]
.sym 91265 $abc$60912$n7368
.sym 91267 $abc$60912$n5324
.sym 91268 $abc$60912$n5740
.sym 91270 picorv32.reg_op1[4]
.sym 91271 $abc$60912$n7351
.sym 91272 $abc$60912$n7352
.sym 91273 $abc$60912$n7368
.sym 91274 $abc$60912$n4756
.sym 91278 picorv32.mem_wordsize[2]
.sym 91279 $abc$60912$n6148
.sym 91282 $abc$60912$n7399_1
.sym 91283 $abc$60912$n5778
.sym 91284 $abc$60912$n5333
.sym 91285 $abc$60912$n7290
.sym 91286 $abc$60912$n4738
.sym 91287 $abc$60912$n4763_1
.sym 91288 picorv32.mem_wordsize[0]
.sym 91289 $abc$60912$n7367
.sym 91292 $abc$60912$n7496_1
.sym 91293 $abc$60912$n7498
.sym 91294 $abc$60912$n7368
.sym 91295 $abc$60912$n7290
.sym 91298 $abc$60912$n7399_1
.sym 91299 $abc$60912$n5740
.sym 91300 $abc$60912$n7368
.sym 91301 $abc$60912$n5333
.sym 91305 $abc$60912$n4763_1
.sym 91306 $abc$60912$n4756
.sym 91310 picorv32.mem_wordsize[2]
.sym 91312 $abc$60912$n7351
.sym 91313 picorv32.mem_wordsize[0]
.sym 91316 $abc$60912$n7352
.sym 91317 $abc$60912$n5324
.sym 91318 picorv32.reg_op1[0]
.sym 91319 picorv32.reg_op1[1]
.sym 91322 $abc$60912$n7367
.sym 91324 picorv32.mem_wordsize[2]
.sym 91325 picorv32.mem_wordsize[0]
.sym 91328 $abc$60912$n5333
.sym 91329 picorv32.reg_op1[1]
.sym 91330 picorv32.reg_op1[0]
.sym 91331 $abc$60912$n7368
.sym 91334 $abc$60912$n5778
.sym 91335 picorv32.reg_op1[4]
.sym 91337 $abc$60912$n6148
.sym 91338 $abc$60912$n4738
.sym 91339 sys_clk_$glb_clk
.sym 91341 picorv32.reg_out[13]
.sym 91342 picorv32.reg_out[14]
.sym 91343 $abc$60912$n7395_1
.sym 91344 $abc$60912$n5805
.sym 91345 $abc$60912$n5813_1
.sym 91346 $abc$60912$n7460_1
.sym 91347 $abc$60912$n6156
.sym 91348 $abc$60912$n7459
.sym 91349 $abc$60912$n7496_1
.sym 91350 $abc$60912$n5789
.sym 91351 picorv32.decoded_imm[20]
.sym 91352 $abc$60912$n7020_1
.sym 91354 $abc$60912$n5956_1
.sym 91355 $abc$60912$n7366
.sym 91356 slave_sel_r[0]
.sym 91357 $abc$60912$n5940_1
.sym 91358 $abc$60912$n7381_1
.sym 91359 picorv32.decoded_rs2[0]
.sym 91360 $abc$60912$n7017_1
.sym 91361 picorv32.alu_out_q[4]
.sym 91362 $abc$60912$n4756
.sym 91364 $abc$60912$n10491
.sym 91365 $abc$60912$n8029
.sym 91366 $abc$60912$n7337_1
.sym 91367 picorv32.reg_out[5]
.sym 91368 $abc$60912$n4754_1
.sym 91369 $abc$60912$n7629
.sym 91370 $abc$60912$n4834
.sym 91371 $abc$60912$n7355
.sym 91372 $abc$60912$n7020_1
.sym 91373 $abc$60912$n4763_1
.sym 91374 picorv32.reg_op1[12]
.sym 91375 $abc$60912$n7016_1
.sym 91376 picorv32.reg_op1[5]
.sym 91382 $abc$60912$n7651
.sym 91383 $abc$60912$n7472_1
.sym 91384 $abc$60912$n7337_1
.sym 91386 slave_sel_r[2]
.sym 91388 picorv32.alu_out_q[7]
.sym 91389 picorv32.reg_op1[30]
.sym 91390 $abc$60912$n4476
.sym 91391 $abc$60912$n5315_1
.sym 91392 $abc$60912$n7399_1
.sym 91393 $abc$60912$n7396_1
.sym 91394 $abc$60912$n5740
.sym 91395 picorv32.reg_out[7]
.sym 91398 $abc$60912$n7380_1
.sym 91399 $abc$60912$n7448_1
.sym 91400 $abc$60912$n7447
.sym 91401 $abc$60912$n7652
.sym 91406 picorv32.latched_stalu
.sym 91407 $abc$60912$n7449
.sym 91408 $abc$60912$n4478
.sym 91409 picorv32.cpu_state[4]
.sym 91410 $abc$60912$n7385_1
.sym 91411 spiflash_sr[31]
.sym 91412 $abc$60912$n7290
.sym 91415 picorv32.reg_out[7]
.sym 91416 picorv32.latched_stalu
.sym 91417 picorv32.alu_out_q[7]
.sym 91421 $abc$60912$n5740
.sym 91422 $abc$60912$n7337_1
.sym 91423 $abc$60912$n7399_1
.sym 91424 $abc$60912$n5315_1
.sym 91427 $abc$60912$n7396_1
.sym 91428 $abc$60912$n7448_1
.sym 91429 $abc$60912$n7380_1
.sym 91433 $abc$60912$n7290
.sym 91434 $abc$60912$n7447
.sym 91436 $abc$60912$n7449
.sym 91439 spiflash_sr[31]
.sym 91440 $abc$60912$n4476
.sym 91441 slave_sel_r[2]
.sym 91442 $abc$60912$n4478
.sym 91445 $abc$60912$n7385_1
.sym 91446 $abc$60912$n7380_1
.sym 91447 $abc$60912$n7290
.sym 91451 $abc$60912$n7396_1
.sym 91452 $abc$60912$n7472_1
.sym 91457 $abc$60912$n7652
.sym 91458 $abc$60912$n7651
.sym 91459 picorv32.reg_op1[30]
.sym 91460 picorv32.cpu_state[4]
.sym 91462 sys_clk_$glb_clk
.sym 91464 $abc$60912$n7629
.sym 91465 $abc$60912$n7266
.sym 91466 $abc$60912$n7363
.sym 91467 $abc$60912$n8731_1
.sym 91468 basesoc_uart_phy_rx_reg[6]
.sym 91469 basesoc_uart_phy_rx_reg[5]
.sym 91470 $abc$60912$n7036
.sym 91471 $abc$60912$n7267
.sym 91472 picorv32.cpuregs_rs1[16]
.sym 91473 picorv32.mem_rdata_q[20]
.sym 91474 spiflash_sr[30]
.sym 91475 $abc$60912$n4475
.sym 91476 $abc$60912$n7399_1
.sym 91477 $abc$60912$n7129
.sym 91478 $abc$60912$n7396_1
.sym 91479 $abc$60912$n5902
.sym 91480 $abc$60912$n5740
.sym 91481 $abc$60912$n7152
.sym 91482 $abc$60912$n6653_1
.sym 91483 $abc$60912$n7016_1
.sym 91484 picorv32.alu_out_q[7]
.sym 91485 picorv32.reg_out[14]
.sym 91486 $abc$60912$n6652_1
.sym 91488 spiflash_bus_adr[19]
.sym 91490 picorv32.reg_op1[31]
.sym 91491 $abc$60912$n7757
.sym 91492 $abc$60912$n7380_1
.sym 91493 $abc$60912$n4834
.sym 91494 $abc$60912$n4478
.sym 91495 picorv32.reg_out[7]
.sym 91496 picorv32.reg_op1[18]
.sym 91497 picorv32.cpu_state[4]
.sym 91498 $abc$60912$n7290
.sym 91499 picorv32.reg_op1[9]
.sym 91505 picorv32.alu_out_q[12]
.sym 91506 $abc$60912$n8029
.sym 91507 $abc$60912$n7265
.sym 91508 $abc$60912$n8732
.sym 91509 $abc$60912$n7164
.sym 91511 $abc$60912$n4931
.sym 91512 picorv32.reg_out[30]
.sym 91513 $abc$60912$n4476
.sym 91515 $abc$60912$n7757
.sym 91516 picorv32.reg_out[12]
.sym 91518 picorv32.latched_stalu
.sym 91519 picorv32.alu_out_q[30]
.sym 91520 picorv32.reg_next_pc[12]
.sym 91523 $abc$60912$n4834
.sym 91524 slave_sel_r[2]
.sym 91525 spiflash_sr[29]
.sym 91526 picorv32.reg_op1[31]
.sym 91527 spiflash_sr[30]
.sym 91528 $abc$60912$n5775
.sym 91530 $abc$60912$n7264
.sym 91531 picorv32.latched_stalu
.sym 91532 $abc$60912$n8731_1
.sym 91533 $abc$60912$n7020_1
.sym 91535 picorv32.cpu_state[2]
.sym 91536 $abc$60912$n4478
.sym 91538 $abc$60912$n8731_1
.sym 91539 $abc$60912$n8732
.sym 91540 $abc$60912$n7164
.sym 91541 picorv32.cpu_state[2]
.sym 91544 $abc$60912$n8029
.sym 91545 $abc$60912$n7265
.sym 91546 $abc$60912$n7757
.sym 91550 picorv32.reg_out[12]
.sym 91552 picorv32.alu_out_q[12]
.sym 91553 picorv32.latched_stalu
.sym 91556 $abc$60912$n4476
.sym 91557 $abc$60912$n4478
.sym 91558 slave_sel_r[2]
.sym 91559 spiflash_sr[29]
.sym 91563 picorv32.reg_out[30]
.sym 91564 picorv32.latched_stalu
.sym 91565 picorv32.alu_out_q[30]
.sym 91568 picorv32.reg_op1[31]
.sym 91569 $abc$60912$n7264
.sym 91570 $abc$60912$n7020_1
.sym 91571 $abc$60912$n4931
.sym 91574 picorv32.reg_next_pc[12]
.sym 91575 $abc$60912$n5775
.sym 91576 picorv32.reg_out[12]
.sym 91580 slave_sel_r[2]
.sym 91581 spiflash_sr[30]
.sym 91582 $abc$60912$n4476
.sym 91583 $abc$60912$n4478
.sym 91584 $abc$60912$n4834
.sym 91585 sys_clk_$glb_clk
.sym 91587 spiflash_bus_adr[7]
.sym 91588 $abc$60912$n5809_1
.sym 91589 $abc$60912$n6158_1
.sym 91590 spiflash_bus_adr[4]
.sym 91591 $abc$60912$n7156_1
.sym 91592 spiflash_bus_adr[17]
.sym 91593 $abc$60912$n7155
.sym 91594 $abc$60912$n7154_1
.sym 91595 $abc$60912$n5894_1
.sym 91597 $abc$60912$n4903
.sym 91598 $abc$60912$n7728
.sym 91599 $abc$60912$n4476
.sym 91601 picorv32.reg_op1[27]
.sym 91602 picorv32.cpuregs_rs1[2]
.sym 91603 picorv32.cpuregs_rs1[29]
.sym 91604 $abc$60912$n6768
.sym 91605 picorv32.latched_rd[4]
.sym 91607 $abc$60912$n7016_1
.sym 91609 picorv32.reg_pc[2]
.sym 91610 picorv32.reg_pc[31]
.sym 91611 $abc$60912$n4935
.sym 91612 picorv32.cpu_state[2]
.sym 91613 picorv32.latched_stalu
.sym 91614 $abc$60912$n7733
.sym 91615 $abc$60912$n5964_1
.sym 91616 $abc$60912$n5894_1
.sym 91617 picorv32.reg_op1[8]
.sym 91618 picorv32.cpu_state[3]
.sym 91619 $abc$60912$n5837
.sym 91620 picorv32.cpu_state[2]
.sym 91621 picorv32.cpu_state[2]
.sym 91622 $abc$60912$n4738
.sym 91628 $abc$60912$n7017_1
.sym 91629 $abc$60912$n4476
.sym 91630 $abc$60912$n4697
.sym 91631 picorv32.reg_next_pc[7]
.sym 91632 picorv32.reg_op1[17]
.sym 91634 $abc$60912$n5212
.sym 91636 picorv32.reg_op1[14]
.sym 91637 $abc$60912$n8029
.sym 91638 $abc$60912$n5775
.sym 91640 spiflash_sr[26]
.sym 91641 $abc$60912$n7161
.sym 91642 $abc$60912$n4935
.sym 91643 $abc$60912$n5205_1
.sym 91644 slave_sel_r[2]
.sym 91645 $abc$60912$n4478
.sym 91646 picorv32.reg_op1[22]
.sym 91647 $abc$60912$n7016_1
.sym 91649 spiflash_bus_adr[17]
.sym 91650 $abc$60912$n5251
.sym 91651 $abc$60912$n7743
.sym 91652 $abc$60912$n7744
.sym 91653 $abc$60912$n7163_1
.sym 91654 $abc$60912$n7162_1
.sym 91655 picorv32.reg_out[7]
.sym 91656 picorv32.reg_op1[19]
.sym 91657 spiflash_sr[28]
.sym 91658 $abc$60912$n4922_1
.sym 91659 $abc$60912$n7154_1
.sym 91662 picorv32.reg_next_pc[7]
.sym 91663 picorv32.reg_out[7]
.sym 91664 $abc$60912$n5775
.sym 91667 $abc$60912$n7016_1
.sym 91668 $abc$60912$n7017_1
.sym 91669 picorv32.reg_op1[14]
.sym 91670 picorv32.reg_op1[22]
.sym 91673 picorv32.reg_op1[17]
.sym 91674 picorv32.reg_op1[19]
.sym 91675 $abc$60912$n7017_1
.sym 91676 $abc$60912$n7016_1
.sym 91679 $abc$60912$n7744
.sym 91680 $abc$60912$n8029
.sym 91681 $abc$60912$n4935
.sym 91682 $abc$60912$n7161
.sym 91685 slave_sel_r[2]
.sym 91686 $abc$60912$n4476
.sym 91687 spiflash_sr[28]
.sym 91688 $abc$60912$n4478
.sym 91691 $abc$60912$n7162_1
.sym 91692 $abc$60912$n7163_1
.sym 91693 $abc$60912$n4922_1
.sym 91694 $abc$60912$n5251
.sym 91697 $abc$60912$n5205_1
.sym 91698 spiflash_sr[26]
.sym 91699 $abc$60912$n5212
.sym 91700 spiflash_bus_adr[17]
.sym 91703 $abc$60912$n4935
.sym 91704 $abc$60912$n8029
.sym 91705 $abc$60912$n7743
.sym 91706 $abc$60912$n7154_1
.sym 91707 $abc$60912$n4697
.sym 91708 sys_clk_$glb_clk
.sym 91709 sys_rst_$glb_sr
.sym 91710 $abc$60912$n7495
.sym 91711 $abc$60912$n7757
.sym 91712 $abc$60912$n5837
.sym 91713 picorv32.reg_out[16]
.sym 91714 picorv32.reg_out[23]
.sym 91715 $abc$60912$n5865
.sym 91716 picorv32.alu_out_q[28]
.sym 91717 $abc$60912$n7575_1
.sym 91718 $abc$60912$n6108_1
.sym 91719 $abc$60912$n4595
.sym 91720 spiflash_sr[28]
.sym 91721 spiflash_sr[27]
.sym 91722 $abc$60912$n6154_1
.sym 91723 $abc$60912$n8725_1
.sym 91724 $abc$60912$n4697
.sym 91725 picorv32.reg_out[9]
.sym 91726 picorv32.cpuregs_wrdata[28]
.sym 91727 picorv32.reg_op1[12]
.sym 91728 picorv32.reg_op1[13]
.sym 91729 $abc$60912$n6152_1
.sym 91730 $abc$60912$n5212
.sym 91731 $abc$60912$n6652_1
.sym 91733 picorv32.latched_stalu
.sym 91734 $abc$60912$n7017_1
.sym 91735 $abc$60912$n4893_1
.sym 91736 $abc$60912$n2701
.sym 91737 picorv32.reg_op1[2]
.sym 91738 $abc$60912$n7744
.sym 91739 $abc$60912$n4811
.sym 91740 $abc$60912$n4483
.sym 91741 picorv32.reg_op1[19]
.sym 91742 picorv32.reg_op1[18]
.sym 91743 picorv32.reg_op1[13]
.sym 91744 picorv32.reg_op2[26]
.sym 91753 picorv32.decoded_imm[2]
.sym 91754 picorv32.reg_op1[7]
.sym 91755 picorv32.reg_op1[4]
.sym 91757 picorv32.reg_op1[1]
.sym 91759 picorv32.decoded_imm[6]
.sym 91761 picorv32.reg_op1[2]
.sym 91762 picorv32.decoded_imm[3]
.sym 91763 picorv32.decoded_imm[1]
.sym 91765 picorv32.decoded_imm[4]
.sym 91766 picorv32.reg_op1[6]
.sym 91768 picorv32.reg_op1[5]
.sym 91770 picorv32.reg_op1[3]
.sym 91771 picorv32.reg_op1[0]
.sym 91775 picorv32.decoded_imm[0]
.sym 91776 picorv32.decoded_imm[5]
.sym 91778 picorv32.decoded_imm[7]
.sym 91783 $auto$alumacc.cc:474:replace_alu$6758.C[1]
.sym 91785 picorv32.decoded_imm[0]
.sym 91786 picorv32.reg_op1[0]
.sym 91789 $auto$alumacc.cc:474:replace_alu$6758.C[2]
.sym 91791 picorv32.reg_op1[1]
.sym 91792 picorv32.decoded_imm[1]
.sym 91793 $auto$alumacc.cc:474:replace_alu$6758.C[1]
.sym 91795 $auto$alumacc.cc:474:replace_alu$6758.C[3]
.sym 91797 picorv32.reg_op1[2]
.sym 91798 picorv32.decoded_imm[2]
.sym 91799 $auto$alumacc.cc:474:replace_alu$6758.C[2]
.sym 91801 $auto$alumacc.cc:474:replace_alu$6758.C[4]
.sym 91803 picorv32.decoded_imm[3]
.sym 91804 picorv32.reg_op1[3]
.sym 91805 $auto$alumacc.cc:474:replace_alu$6758.C[3]
.sym 91807 $auto$alumacc.cc:474:replace_alu$6758.C[5]
.sym 91809 picorv32.decoded_imm[4]
.sym 91810 picorv32.reg_op1[4]
.sym 91811 $auto$alumacc.cc:474:replace_alu$6758.C[4]
.sym 91813 $auto$alumacc.cc:474:replace_alu$6758.C[6]
.sym 91815 picorv32.decoded_imm[5]
.sym 91816 picorv32.reg_op1[5]
.sym 91817 $auto$alumacc.cc:474:replace_alu$6758.C[5]
.sym 91819 $auto$alumacc.cc:474:replace_alu$6758.C[7]
.sym 91821 picorv32.decoded_imm[6]
.sym 91822 picorv32.reg_op1[6]
.sym 91823 $auto$alumacc.cc:474:replace_alu$6758.C[6]
.sym 91825 $auto$alumacc.cc:474:replace_alu$6758.C[8]
.sym 91827 picorv32.decoded_imm[7]
.sym 91828 picorv32.reg_op1[7]
.sym 91829 $auto$alumacc.cc:474:replace_alu$6758.C[7]
.sym 91833 picorv32.reg_op1[15]
.sym 91834 $abc$60912$n8725_1
.sym 91835 $abc$60912$n7114
.sym 91836 $abc$60912$n7116
.sym 91837 $abc$60912$n6172_1
.sym 91838 $abc$60912$n8722_1
.sym 91839 $abc$60912$n8723
.sym 91840 picorv32.reg_op1[16]
.sym 91841 picorv32.decoded_imm[6]
.sym 91842 $abc$60912$n11432
.sym 91843 $abc$60912$n7751
.sym 91844 $abc$60912$n5778
.sym 91845 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 91846 $abc$60912$n4837
.sym 91848 picorv32.reg_op1[7]
.sym 91850 picorv32.decoded_imm[31]
.sym 91851 picorv32.reg_op1[21]
.sym 91852 picorv32.cpu_state[3]
.sym 91853 picorv32.reg_next_pc[7]
.sym 91854 picorv32.cpuregs_wrdata[18]
.sym 91855 $abc$60912$n5797
.sym 91856 $abc$60912$n7498
.sym 91857 $abc$60912$n5968_1
.sym 91858 slave_sel_r[0]
.sym 91859 picorv32.reg_out[5]
.sym 91860 $abc$60912$n7020_1
.sym 91861 picorv32.decoded_imm[0]
.sym 91862 $abc$60912$n8029
.sym 91863 $abc$60912$n4834
.sym 91864 picorv32.reg_op1[16]
.sym 91865 picorv32.decoded_imm[11]
.sym 91866 picorv32.reg_op1[15]
.sym 91867 $abc$60912$n4922_1
.sym 91869 $auto$alumacc.cc:474:replace_alu$6758.C[8]
.sym 91874 picorv32.decoded_imm[10]
.sym 91877 picorv32.reg_op1[12]
.sym 91879 picorv32.decoded_imm[11]
.sym 91880 picorv32.decoded_imm[9]
.sym 91882 picorv32.reg_op1[8]
.sym 91885 picorv32.decoded_imm[8]
.sym 91886 picorv32.decoded_imm[13]
.sym 91887 picorv32.decoded_imm[15]
.sym 91889 picorv32.decoded_imm[12]
.sym 91892 picorv32.reg_op1[11]
.sym 91895 picorv32.reg_op1[10]
.sym 91896 picorv32.decoded_imm[14]
.sym 91897 picorv32.reg_op1[14]
.sym 91898 picorv32.reg_op1[15]
.sym 91900 picorv32.reg_op1[9]
.sym 91903 picorv32.reg_op1[13]
.sym 91906 $auto$alumacc.cc:474:replace_alu$6758.C[9]
.sym 91908 picorv32.reg_op1[8]
.sym 91909 picorv32.decoded_imm[8]
.sym 91910 $auto$alumacc.cc:474:replace_alu$6758.C[8]
.sym 91912 $auto$alumacc.cc:474:replace_alu$6758.C[10]
.sym 91914 picorv32.decoded_imm[9]
.sym 91915 picorv32.reg_op1[9]
.sym 91916 $auto$alumacc.cc:474:replace_alu$6758.C[9]
.sym 91918 $auto$alumacc.cc:474:replace_alu$6758.C[11]
.sym 91920 picorv32.reg_op1[10]
.sym 91921 picorv32.decoded_imm[10]
.sym 91922 $auto$alumacc.cc:474:replace_alu$6758.C[10]
.sym 91924 $auto$alumacc.cc:474:replace_alu$6758.C[12]
.sym 91926 picorv32.reg_op1[11]
.sym 91927 picorv32.decoded_imm[11]
.sym 91928 $auto$alumacc.cc:474:replace_alu$6758.C[11]
.sym 91930 $auto$alumacc.cc:474:replace_alu$6758.C[13]
.sym 91932 picorv32.reg_op1[12]
.sym 91933 picorv32.decoded_imm[12]
.sym 91934 $auto$alumacc.cc:474:replace_alu$6758.C[12]
.sym 91936 $auto$alumacc.cc:474:replace_alu$6758.C[14]
.sym 91938 picorv32.reg_op1[13]
.sym 91939 picorv32.decoded_imm[13]
.sym 91940 $auto$alumacc.cc:474:replace_alu$6758.C[13]
.sym 91942 $auto$alumacc.cc:474:replace_alu$6758.C[15]
.sym 91944 picorv32.reg_op1[14]
.sym 91945 picorv32.decoded_imm[14]
.sym 91946 $auto$alumacc.cc:474:replace_alu$6758.C[14]
.sym 91948 $auto$alumacc.cc:474:replace_alu$6758.C[16]
.sym 91950 picorv32.decoded_imm[15]
.sym 91951 picorv32.reg_op1[15]
.sym 91952 $auto$alumacc.cc:474:replace_alu$6758.C[15]
.sym 91956 picorv32.reg_op1[22]
.sym 91957 $abc$60912$n8734_1
.sym 91958 $abc$60912$n6144_1
.sym 91959 picorv32.reg_op1[19]
.sym 91960 $abc$60912$n8744
.sym 91961 $abc$60912$n5778_1
.sym 91962 picorv32.reg_op1[20]
.sym 91963 $abc$60912$n8743_1
.sym 91964 picorv32.decoded_imm[15]
.sym 91965 $abc$60912$n4811
.sym 91966 $abc$60912$n4811
.sym 91967 $abc$60912$n7752
.sym 91968 picorv32.decoded_imm[8]
.sym 91970 $abc$60912$n6168
.sym 91972 $abc$60912$n7245
.sym 91973 picorv32.decoded_imm[8]
.sym 91974 $abc$60912$n8029
.sym 91975 picorv32.decoded_imm[11]
.sym 91976 picorv32.decoded_rd[0]
.sym 91977 picorv32.latched_stalu
.sym 91978 $abc$60912$n7016_1
.sym 91979 picorv32.decoded_imm[20]
.sym 91980 spiflash_bus_adr[19]
.sym 91981 picorv32.mem_rdata_latched_noshuffle[31]
.sym 91983 picorv32.reg_op1[14]
.sym 91984 picorv32.reg_op1[18]
.sym 91985 picorv32.reg_op1[20]
.sym 91986 $abc$60912$n4834
.sym 91987 picorv32.reg_op1[21]
.sym 91988 picorv32.reg_op1[24]
.sym 91989 picorv32.reg_op1[22]
.sym 91990 picorv32.reg_op1[16]
.sym 91991 spiflash_bus_adr[19]
.sym 91992 $auto$alumacc.cc:474:replace_alu$6758.C[16]
.sym 91997 picorv32.decoded_imm[21]
.sym 91999 picorv32.decoded_imm[16]
.sym 92001 picorv32.decoded_imm[18]
.sym 92002 picorv32.decoded_imm[17]
.sym 92004 picorv32.reg_op1[16]
.sym 92005 picorv32.decoded_imm[19]
.sym 92007 picorv32.decoded_imm[23]
.sym 92008 picorv32.reg_op1[20]
.sym 92011 picorv32.reg_op1[21]
.sym 92012 picorv32.decoded_imm[22]
.sym 92014 picorv32.reg_op1[18]
.sym 92018 picorv32.decoded_imm[20]
.sym 92019 picorv32.reg_op1[23]
.sym 92021 picorv32.reg_op1[22]
.sym 92024 picorv32.reg_op1[19]
.sym 92026 picorv32.reg_op1[17]
.sym 92029 $auto$alumacc.cc:474:replace_alu$6758.C[17]
.sym 92031 picorv32.reg_op1[16]
.sym 92032 picorv32.decoded_imm[16]
.sym 92033 $auto$alumacc.cc:474:replace_alu$6758.C[16]
.sym 92035 $auto$alumacc.cc:474:replace_alu$6758.C[18]
.sym 92037 picorv32.reg_op1[17]
.sym 92038 picorv32.decoded_imm[17]
.sym 92039 $auto$alumacc.cc:474:replace_alu$6758.C[17]
.sym 92041 $auto$alumacc.cc:474:replace_alu$6758.C[19]
.sym 92043 picorv32.reg_op1[18]
.sym 92044 picorv32.decoded_imm[18]
.sym 92045 $auto$alumacc.cc:474:replace_alu$6758.C[18]
.sym 92047 $auto$alumacc.cc:474:replace_alu$6758.C[20]
.sym 92049 picorv32.reg_op1[19]
.sym 92050 picorv32.decoded_imm[19]
.sym 92051 $auto$alumacc.cc:474:replace_alu$6758.C[19]
.sym 92053 $auto$alumacc.cc:474:replace_alu$6758.C[21]
.sym 92055 picorv32.decoded_imm[20]
.sym 92056 picorv32.reg_op1[20]
.sym 92057 $auto$alumacc.cc:474:replace_alu$6758.C[20]
.sym 92059 $auto$alumacc.cc:474:replace_alu$6758.C[22]
.sym 92061 picorv32.decoded_imm[21]
.sym 92062 picorv32.reg_op1[21]
.sym 92063 $auto$alumacc.cc:474:replace_alu$6758.C[21]
.sym 92065 $auto$alumacc.cc:474:replace_alu$6758.C[23]
.sym 92067 picorv32.reg_op1[22]
.sym 92068 picorv32.decoded_imm[22]
.sym 92069 $auto$alumacc.cc:474:replace_alu$6758.C[22]
.sym 92071 $auto$alumacc.cc:474:replace_alu$6758.C[24]
.sym 92073 picorv32.reg_op1[23]
.sym 92074 picorv32.decoded_imm[23]
.sym 92075 $auto$alumacc.cc:474:replace_alu$6758.C[23]
.sym 92079 $abc$60912$n8737_1
.sym 92080 $abc$60912$n8747
.sym 92081 $abc$60912$n8758_1
.sym 92082 $abc$60912$n7194
.sym 92083 $abc$60912$n7192_1
.sym 92084 $abc$60912$n7193_1
.sym 92085 picorv32.reg_op1[23]
.sym 92086 $abc$60912$n5793
.sym 92087 picorv32.decoded_imm[21]
.sym 92088 $abc$60912$n5778_1
.sym 92089 $abc$60912$n7753
.sym 92090 picorv32.cpu_state[4]
.sym 92091 $abc$60912$n7196_1
.sym 92092 picorv32.cpu_state[3]
.sym 92093 picorv32.decoded_imm[23]
.sym 92094 picorv32.reg_op1[19]
.sym 92095 $abc$60912$n7132_1
.sym 92096 picorv32.cpuregs_rs1[20]
.sym 92097 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92099 picorv32.reg_next_pc[2]
.sym 92100 $abc$60912$n4931
.sym 92101 picorv32.reg_op1[29]
.sym 92102 picorv32.alu_out_q[24]
.sym 92103 picorv32.reg_next_pc[30]
.sym 92104 picorv32.cpu_state[2]
.sym 92105 picorv32.reg_op1[19]
.sym 92106 picorv32.decoded_imm[27]
.sym 92107 $abc$60912$n5837
.sym 92108 picorv32.reg_op1[23]
.sym 92109 $abc$60912$n7752
.sym 92110 picorv32.latched_stalu
.sym 92112 $abc$60912$n7752
.sym 92113 picorv32.cpu_state[2]
.sym 92114 $abc$60912$n4738
.sym 92115 $auto$alumacc.cc:474:replace_alu$6758.C[24]
.sym 92120 picorv32.decoded_imm[26]
.sym 92122 picorv32.decoded_imm[29]
.sym 92124 picorv32.decoded_imm[24]
.sym 92125 picorv32.decoded_imm[25]
.sym 92127 picorv32.reg_op1[26]
.sym 92130 picorv32.decoded_imm[27]
.sym 92131 picorv32.reg_op1[30]
.sym 92132 picorv32.decoded_imm[30]
.sym 92133 picorv32.reg_op1[25]
.sym 92134 picorv32.reg_op1[28]
.sym 92135 picorv32.decoded_imm[28]
.sym 92140 picorv32.reg_op1[27]
.sym 92141 picorv32.reg_op1[29]
.sym 92148 picorv32.reg_op1[24]
.sym 92152 $auto$alumacc.cc:474:replace_alu$6758.C[25]
.sym 92154 picorv32.reg_op1[24]
.sym 92155 picorv32.decoded_imm[24]
.sym 92156 $auto$alumacc.cc:474:replace_alu$6758.C[24]
.sym 92158 $auto$alumacc.cc:474:replace_alu$6758.C[26]
.sym 92160 picorv32.reg_op1[25]
.sym 92161 picorv32.decoded_imm[25]
.sym 92162 $auto$alumacc.cc:474:replace_alu$6758.C[25]
.sym 92164 $auto$alumacc.cc:474:replace_alu$6758.C[27]
.sym 92166 picorv32.reg_op1[26]
.sym 92167 picorv32.decoded_imm[26]
.sym 92168 $auto$alumacc.cc:474:replace_alu$6758.C[26]
.sym 92170 $auto$alumacc.cc:474:replace_alu$6758.C[28]
.sym 92172 picorv32.reg_op1[27]
.sym 92173 picorv32.decoded_imm[27]
.sym 92174 $auto$alumacc.cc:474:replace_alu$6758.C[27]
.sym 92176 $auto$alumacc.cc:474:replace_alu$6758.C[29]
.sym 92178 picorv32.reg_op1[28]
.sym 92179 picorv32.decoded_imm[28]
.sym 92180 $auto$alumacc.cc:474:replace_alu$6758.C[28]
.sym 92182 $auto$alumacc.cc:474:replace_alu$6758.C[30]
.sym 92184 picorv32.decoded_imm[29]
.sym 92185 picorv32.reg_op1[29]
.sym 92186 $auto$alumacc.cc:474:replace_alu$6758.C[29]
.sym 92188 $nextpnr_ICESTORM_LC_39$I3
.sym 92190 picorv32.decoded_imm[30]
.sym 92191 picorv32.reg_op1[30]
.sym 92192 $auto$alumacc.cc:474:replace_alu$6758.C[30]
.sym 92198 $nextpnr_ICESTORM_LC_39$I3
.sym 92202 $abc$60912$n7232_1
.sym 92203 $abc$60912$n8746_1
.sym 92204 $abc$60912$n7509_1
.sym 92205 picorv32.reg_op1[21]
.sym 92206 $abc$60912$n7138
.sym 92207 $abc$60912$n7139_1
.sym 92208 $abc$60912$n7233
.sym 92209 $abc$60912$n7140
.sym 92210 spiflash_bus_adr[3]
.sym 92211 spiflash_bus_dat_w[18]
.sym 92212 spiflash_bus_dat_w[18]
.sym 92214 $abc$60912$n7236
.sym 92215 picorv32.cpu_state[3]
.sym 92216 spiflash_bus_dat_w[20]
.sym 92217 spiflash_bus_dat_w[17]
.sym 92218 $abc$60912$n5212
.sym 92219 $abc$60912$n5793
.sym 92220 $abc$60912$n4697
.sym 92221 picorv32.decoded_imm[25]
.sym 92222 $abc$60912$n7236
.sym 92223 spiflash_bus_adr[0]
.sym 92224 picorv32.decoded_imm[26]
.sym 92225 $abc$60912$n7016_1
.sym 92226 $abc$60912$n4935
.sym 92227 picorv32.reg_op1[18]
.sym 92228 $abc$60912$n7253
.sym 92229 $abc$60912$n7017_1
.sym 92230 spiflash_bus_adr[21]
.sym 92231 $abc$60912$n7209
.sym 92232 $abc$60912$n4483
.sym 92233 picorv32.reg_op1[29]
.sym 92234 $abc$60912$n4893_1
.sym 92235 $abc$60912$n4811
.sym 92236 $abc$60912$n2701
.sym 92237 $abc$60912$n4697
.sym 92243 $abc$60912$n5205_1
.sym 92245 $abc$60912$n7016_1
.sym 92246 $abc$60912$n4935
.sym 92247 $abc$60912$n8029
.sym 92248 spiflash_sr[30]
.sym 92249 picorv32.reg_op1[23]
.sym 92250 spiflash_sr[28]
.sym 92251 $abc$60912$n7017_1
.sym 92252 spiflash_bus_adr[19]
.sym 92253 $abc$60912$n7747
.sym 92254 picorv32.reg_op1[21]
.sym 92255 $abc$60912$n4931
.sym 92256 spiflash_bus_adr[21]
.sym 92257 $abc$60912$n5205_1
.sym 92258 spiflash_bus_adr[18]
.sym 92259 spiflash_bus_adr[20]
.sym 92260 picorv32.reg_out[30]
.sym 92261 $abc$60912$n4697
.sym 92263 picorv32.reg_next_pc[30]
.sym 92265 spiflash_sr[29]
.sym 92266 $abc$60912$n5212
.sym 92267 $abc$60912$n7020_1
.sym 92270 $abc$60912$n7186_1
.sym 92271 picorv32.reg_op1[31]
.sym 92273 $abc$60912$n5775
.sym 92274 spiflash_sr[27]
.sym 92277 $abc$60912$n7020_1
.sym 92278 picorv32.reg_op1[21]
.sym 92279 $abc$60912$n4931
.sym 92282 $abc$60912$n4935
.sym 92283 $abc$60912$n7186_1
.sym 92284 $abc$60912$n7747
.sym 92285 $abc$60912$n8029
.sym 92288 picorv32.reg_op1[23]
.sym 92289 picorv32.reg_op1[31]
.sym 92290 $abc$60912$n7016_1
.sym 92291 $abc$60912$n7017_1
.sym 92294 $abc$60912$n5212
.sym 92295 $abc$60912$n5205_1
.sym 92296 spiflash_sr[30]
.sym 92297 spiflash_bus_adr[21]
.sym 92301 picorv32.reg_out[30]
.sym 92302 picorv32.reg_next_pc[30]
.sym 92303 $abc$60912$n5775
.sym 92306 $abc$60912$n5205_1
.sym 92307 spiflash_bus_adr[20]
.sym 92308 $abc$60912$n5212
.sym 92309 spiflash_sr[29]
.sym 92312 spiflash_bus_adr[19]
.sym 92313 $abc$60912$n5212
.sym 92314 $abc$60912$n5205_1
.sym 92315 spiflash_sr[28]
.sym 92318 $abc$60912$n5205_1
.sym 92319 spiflash_bus_adr[18]
.sym 92320 $abc$60912$n5212
.sym 92321 spiflash_sr[27]
.sym 92322 $abc$60912$n4697
.sym 92323 sys_clk_$glb_clk
.sym 92324 sys_rst_$glb_sr
.sym 92325 $abc$60912$n4833
.sym 92326 $abc$60912$n6990_1
.sym 92327 $abc$60912$n4910_1
.sym 92328 spiflash_bus_adr[16]
.sym 92329 $abc$60912$n5873_1
.sym 92330 $abc$60912$n4904_1
.sym 92331 spiflash_bus_adr[27]
.sym 92332 spiflash_bus_adr[11]
.sym 92333 $abc$60912$n7381
.sym 92334 $abc$60912$n9046
.sym 92335 $abc$60912$n9046
.sym 92337 picorv32.cpu_state[3]
.sym 92338 spiflash_bus_adr[4]
.sym 92339 $abc$60912$n7016_1
.sym 92340 picorv32.reg_op1[21]
.sym 92341 $abc$60912$n7017_1
.sym 92342 $abc$60912$n7016_1
.sym 92343 $abc$60912$n9828
.sym 92344 picorv32.reg_op1[14]
.sym 92345 spiflash_bus_adr[5]
.sym 92346 $abc$60912$n4834
.sym 92347 $abc$60912$n7017_1
.sym 92348 $abc$60912$n7017_1
.sym 92349 spiflash_bus_adr[4]
.sym 92350 $abc$60912$n6156
.sym 92351 picorv32.reg_op1[24]
.sym 92352 spiflash_bus_adr[8]
.sym 92353 $abc$60912$n6156
.sym 92354 picorv32.reg_out[13]
.sym 92355 $abc$60912$n4834
.sym 92356 $abc$60912$n6176_1
.sym 92357 $abc$60912$n5968_1
.sym 92358 slave_sel_r[0]
.sym 92359 $abc$60912$n6166_1
.sym 92360 $abc$60912$n4861
.sym 92366 $abc$60912$n7750
.sym 92367 $abc$60912$n8029
.sym 92370 $abc$60912$n4475
.sym 92371 $abc$60912$n6890_1
.sym 92372 picorv32.reg_op1[17]
.sym 92373 spiflash_sr[22]
.sym 92374 $abc$60912$n4476
.sym 92375 $abc$60912$n4904_1
.sym 92377 $abc$60912$n6888_1
.sym 92378 picorv32.latched_stalu
.sym 92379 $abc$60912$n5775
.sym 92380 picorv32.reg_next_pc[17]
.sym 92382 $abc$60912$n7510
.sym 92383 $abc$60912$n4478
.sym 92385 picorv32.cpu_state[4]
.sym 92386 $abc$60912$n4935
.sym 92388 $abc$60912$n6887_1
.sym 92390 $abc$60912$n7509_1
.sym 92391 picorv32.reg_out[17]
.sym 92392 $abc$60912$n7210_1
.sym 92394 slave_sel_r[2]
.sym 92395 picorv32.alu_out_q[17]
.sym 92396 spiflash_bus_dat_w[17]
.sym 92399 $abc$60912$n6888_1
.sym 92400 $abc$60912$n6890_1
.sym 92401 $abc$60912$n6887_1
.sym 92405 $abc$60912$n7509_1
.sym 92406 $abc$60912$n7510
.sym 92407 picorv32.cpu_state[4]
.sym 92408 picorv32.reg_op1[17]
.sym 92411 picorv32.alu_out_q[17]
.sym 92413 picorv32.reg_out[17]
.sym 92414 picorv32.latched_stalu
.sym 92417 $abc$60912$n7210_1
.sym 92418 $abc$60912$n7750
.sym 92419 $abc$60912$n8029
.sym 92420 $abc$60912$n4935
.sym 92424 $abc$60912$n4476
.sym 92426 $abc$60912$n4478
.sym 92429 spiflash_sr[22]
.sym 92430 $abc$60912$n4475
.sym 92431 slave_sel_r[2]
.sym 92432 $abc$60912$n4904_1
.sym 92436 spiflash_bus_dat_w[17]
.sym 92441 picorv32.reg_next_pc[17]
.sym 92442 $abc$60912$n5775
.sym 92444 picorv32.reg_out[17]
.sym 92446 sys_clk_$glb_clk
.sym 92448 $abc$60912$n4826_1
.sym 92449 $abc$60912$n4818
.sym 92450 $abc$60912$n4859_1
.sym 92451 $abc$60912$n8749_1
.sym 92452 $abc$60912$n4811
.sym 92453 $abc$60912$n4894
.sym 92454 $abc$60912$n4900
.sym 92455 picorv32.reg_op1[24]
.sym 92456 $abc$60912$n4475
.sym 92457 $abc$60912$n4904_1
.sym 92458 picorv32.cpu_state[3]
.sym 92459 spiflash_sr[27]
.sym 92460 picorv32.alu_out_q[27]
.sym 92461 spiflash_bus_adr[27]
.sym 92462 $abc$60912$n4903
.sym 92463 $abc$60912$n6888_1
.sym 92464 $abc$60912$n6138
.sym 92465 spiflash_bus_adr[11]
.sym 92466 $abc$60912$n5841
.sym 92467 $abc$60912$n5778
.sym 92468 picorv32.reg_op1[29]
.sym 92469 picorv32.reg_op1[27]
.sym 92470 picorv32.alu_out_q[25]
.sym 92471 $PACKER_VCC_NET_$glb_clk
.sym 92472 $abc$60912$n9035
.sym 92473 $abc$60912$n6907_1
.sym 92474 $abc$60912$n6125
.sym 92475 spiflash_bus_adr[19]
.sym 92476 $abc$60912$n7498
.sym 92477 basesoc_uart_phy_tx_busy
.sym 92478 $abc$60912$n6966_1
.sym 92479 picorv32.reg_op1[24]
.sym 92480 $abc$60912$n7200
.sym 92481 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92482 spiflash_bus_dat_w[17]
.sym 92483 $abc$60912$n9049
.sym 92492 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92493 $abc$60912$n4475
.sym 92496 storage_1[12][3]
.sym 92499 spiflash_sr[23]
.sym 92503 spiflash_sr[19]
.sym 92505 storage_1[13][3]
.sym 92506 spiflash_sr[17]
.sym 92507 $abc$60912$n11072
.sym 92508 spiflash_sr[18]
.sym 92510 $abc$60912$n4894
.sym 92512 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92516 slave_sel_r[2]
.sym 92517 $abc$60912$n7020_1
.sym 92518 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92519 spiflash_sr[20]
.sym 92523 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92528 spiflash_sr[18]
.sym 92529 $abc$60912$n4475
.sym 92531 slave_sel_r[2]
.sym 92534 slave_sel_r[2]
.sym 92535 spiflash_sr[20]
.sym 92536 $abc$60912$n4475
.sym 92541 slave_sel_r[2]
.sym 92542 spiflash_sr[17]
.sym 92543 $abc$60912$n4475
.sym 92546 $abc$60912$n4475
.sym 92547 spiflash_sr[23]
.sym 92548 slave_sel_r[2]
.sym 92549 $abc$60912$n4894
.sym 92554 $abc$60912$n7020_1
.sym 92558 $abc$60912$n4475
.sym 92559 spiflash_sr[19]
.sym 92560 slave_sel_r[2]
.sym 92564 storage_1[12][3]
.sym 92565 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92566 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92567 storage_1[13][3]
.sym 92568 $abc$60912$n11072
.sym 92569 sys_clk_$glb_clk
.sym 92571 $abc$60912$n4828_1
.sym 92572 $abc$60912$n4861
.sym 92573 $abc$60912$n4831
.sym 92574 storage_1[12][3]
.sym 92575 $abc$60912$n5860
.sym 92576 $abc$60912$n4864
.sym 92577 $abc$60912$n4905_1
.sym 92578 $abc$60912$n4813_1
.sym 92582 picorv32.reg_op1[0]
.sym 92583 $abc$60912$n7132_1
.sym 92584 basesoc_uart_phy_tx_reg[0]
.sym 92585 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92587 $abc$60912$n4802
.sym 92588 picorv32.reg_op1[29]
.sym 92589 $abc$60912$n6147
.sym 92590 spiflash_sr[22]
.sym 92592 $abc$60912$n4895_1
.sym 92594 picorv32.alu_out_q[24]
.sym 92595 picorv32.reg_next_pc[30]
.sym 92596 $abc$60912$n9047
.sym 92597 spiflash_bus_adr[4]
.sym 92598 $abc$60912$n6144
.sym 92599 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92600 basesoc_uart_phy_tx_bitcount[0]
.sym 92601 picorv32.cpu_state[2]
.sym 92602 $abc$60912$n9046
.sym 92603 $abc$60912$n4900
.sym 92604 $abc$60912$n7752
.sym 92605 picorv32.decoded_imm[27]
.sym 92614 $abc$60912$n6144
.sym 92615 $abc$60912$n9028
.sym 92621 $abc$60912$n6132
.sym 92622 $abc$60912$n9037
.sym 92623 $abc$60912$n11077
.sym 92624 $abc$60912$n6135
.sym 92626 $abc$60912$n9039
.sym 92627 $abc$60912$n4667
.sym 92631 $abc$60912$n9029
.sym 92632 $abc$60912$n9035
.sym 92633 $abc$60912$n9043
.sym 92634 $abc$60912$n6125
.sym 92635 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92637 $abc$60912$n6147
.sym 92638 $abc$60912$n9041
.sym 92639 $abc$60912$n6138
.sym 92640 $abc$60912$n9033
.sym 92641 $abc$60912$n6141
.sym 92645 $abc$60912$n9035
.sym 92646 $abc$60912$n9029
.sym 92647 $abc$60912$n4667
.sym 92648 $abc$60912$n6135
.sym 92651 $abc$60912$n9043
.sym 92652 $abc$60912$n6147
.sym 92653 $abc$60912$n9029
.sym 92654 $abc$60912$n4667
.sym 92657 $abc$60912$n4667
.sym 92658 $abc$60912$n9028
.sym 92659 $abc$60912$n6125
.sym 92660 $abc$60912$n9029
.sym 92663 $abc$60912$n9029
.sym 92664 $abc$60912$n4667
.sym 92665 $abc$60912$n9039
.sym 92666 $abc$60912$n6141
.sym 92670 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 92675 $abc$60912$n9033
.sym 92676 $abc$60912$n4667
.sym 92677 $abc$60912$n9029
.sym 92678 $abc$60912$n6132
.sym 92681 $abc$60912$n4667
.sym 92682 $abc$60912$n9029
.sym 92683 $abc$60912$n6138
.sym 92684 $abc$60912$n9037
.sym 92687 $abc$60912$n9029
.sym 92688 $abc$60912$n4667
.sym 92689 $abc$60912$n9041
.sym 92690 $abc$60912$n6144
.sym 92691 $abc$60912$n11077
.sym 92692 sys_clk_$glb_clk
.sym 92694 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92695 spiflash_bus_adr[4]
.sym 92696 $abc$60912$n7177
.sym 92697 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92698 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92699 $abc$60912$n2701
.sym 92700 $abc$60912$n4832
.sym 92701 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92706 $abc$60912$n4850
.sym 92707 $abc$60912$n6887_1
.sym 92708 $abc$60912$n4804
.sym 92709 storage_1[12][3]
.sym 92710 $abc$60912$n4896_1
.sym 92711 picorv32.decoded_imm[30]
.sym 92712 spiflash_bus_adr[0]
.sym 92713 storage_1[12][3]
.sym 92714 $abc$60912$n9067
.sym 92715 $abc$60912$n4667
.sym 92716 $abc$60912$n4815
.sym 92717 $abc$60912$n6818_1
.sym 92719 $abc$60912$n6129
.sym 92720 picorv32.alu_out_q[31]
.sym 92721 basesoc_uart_phy_rx_reg[5]
.sym 92722 $abc$60912$n5860
.sym 92723 $abc$60912$n4811
.sym 92724 $abc$60912$n2701
.sym 92725 $abc$60912$n7253
.sym 92726 $abc$60912$n6141
.sym 92727 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92728 $abc$60912$n6132
.sym 92729 $abc$60912$n4859_1
.sym 92735 storage_1[11][7]
.sym 92737 storage_1[10][7]
.sym 92742 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92743 $abc$60912$n6907_1
.sym 92749 spiflash_bus_dat_w[22]
.sym 92750 spiflash_bus_dat_w[21]
.sym 92751 $abc$60912$n5778
.sym 92756 spiflash_bus_dat_w[20]
.sym 92757 spiflash_bus_dat_w[18]
.sym 92758 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92759 $abc$60912$n6908_1
.sym 92763 spiflash_bus_dat_w[19]
.sym 92768 spiflash_bus_dat_w[21]
.sym 92777 spiflash_bus_dat_w[18]
.sym 92780 storage_1[11][7]
.sym 92781 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 92782 storage_1[10][7]
.sym 92783 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 92786 spiflash_bus_dat_w[20]
.sym 92795 spiflash_bus_dat_w[19]
.sym 92798 $abc$60912$n6907_1
.sym 92800 $abc$60912$n6908_1
.sym 92806 $abc$60912$n5778
.sym 92812 spiflash_bus_dat_w[22]
.sym 92815 sys_clk_$glb_clk
.sym 92817 $abc$60912$n6908_1
.sym 92818 picorv32.reg_next_pc[4]
.sym 92819 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92820 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92822 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92823 $abc$60912$n6135
.sym 92824 spiflash_bus_adr[8]
.sym 92825 $abc$60912$n6135
.sym 92829 $abc$60912$n6141
.sym 92831 storage_1[10][7]
.sym 92832 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92833 $abc$60912$n6132
.sym 92836 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92838 spiflash_bus_adr[4]
.sym 92839 $abc$60912$n6653_1
.sym 92840 $abc$60912$n4834
.sym 92841 spiflash_bus_adr[4]
.sym 92843 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 92844 $abc$60912$n6138
.sym 92845 $abc$60912$n5968_1
.sym 92846 $abc$60912$n6156
.sym 92847 $abc$60912$n4861
.sym 92850 slave_sel_r[0]
.sym 92851 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 92858 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92868 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92869 $abc$60912$n11067
.sym 92870 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92874 spiflash_sr[27]
.sym 92875 $abc$60912$n6129
.sym 92882 basesoc_uart_phy_rx_reg[3]
.sym 92887 spiflash_sr[28]
.sym 92894 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 92897 basesoc_uart_phy_rx_reg[3]
.sym 92903 spiflash_sr[27]
.sym 92910 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 92916 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92921 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 92929 spiflash_sr[28]
.sym 92935 $abc$60912$n6129
.sym 92937 $abc$60912$n11067
.sym 92938 sys_clk_$glb_clk
.sym 92940 slave_sel_r[0]
.sym 92942 $abc$60912$n4922_1
.sym 92943 $abc$60912$n7498
.sym 92944 $abc$60912$n9826
.sym 92945 $abc$60912$n4830
.sym 92946 $abc$60912$n5968_1
.sym 92947 $abc$60912$n7177
.sym 92955 $abc$60912$n6138
.sym 92958 $abc$60912$n7521_1
.sym 92960 picorv32.reg_op1[27]
.sym 92965 basesoc_uart_phy_tx_busy
.sym 92974 spiflash_bus_dat_w[17]
.sym 92975 $abc$60912$n6129
.sym 92993 $abc$60912$n4811
.sym 93001 $abc$60912$n5778
.sym 93003 picorv32.reg_op1[0]
.sym 93010 $abc$60912$n9046
.sym 93011 picorv32.cpu_state[3]
.sym 93012 $abc$60912$n7752
.sym 93016 picorv32.reg_op1[0]
.sym 93028 $abc$60912$n7752
.sym 93032 $abc$60912$n4811
.sym 93038 $abc$60912$n5778
.sym 93053 picorv32.cpu_state[3]
.sym 93057 $abc$60912$n9046
.sym 93068 $abc$60912$n4903
.sym 93076 $abc$60912$n7177
.sym 93079 spiflash_bus_dat_w[22]
.sym 93080 basesoc_uart_phy_uart_clk_txen
.sym 93081 $abc$60912$n4931
.sym 93084 $abc$60912$n7752
.sym 93089 $abc$60912$n6653_1
.sym 93094 $abc$60912$n9046
.sym 93096 $abc$60912$n6652_1
.sym 93165 picorv32.count_cycle[2]
.sym 93166 picorv32.count_cycle[3]
.sym 93167 picorv32.count_cycle[4]
.sym 93168 picorv32.count_cycle[5]
.sym 93169 picorv32.count_cycle[6]
.sym 93170 picorv32.count_cycle[7]
.sym 93173 picorv32.reg_op1[16]
.sym 93175 picorv32.timer[12]
.sym 93176 picorv32.reg_out[10]
.sym 93177 spiflash_bus_adr[4]
.sym 93178 $abc$60912$n7427_1
.sym 93179 $abc$60912$n7355
.sym 93180 $abc$60912$n7463_1
.sym 93181 $abc$60912$n7451_1
.sym 93184 picorv32.irq_mask[3]
.sym 93186 $abc$60912$n4520_1
.sym 93187 $abc$60912$n6013_1
.sym 93195 picorv32.instr_maskirq
.sym 93210 $abc$60912$n5902
.sym 93235 $abc$60912$n4520_1
.sym 93239 $abc$60912$n5902
.sym 93258 $abc$60912$n4520_1
.sym 93291 picorv32.count_cycle[8]
.sym 93292 picorv32.count_cycle[9]
.sym 93293 picorv32.count_cycle[10]
.sym 93294 picorv32.count_cycle[11]
.sym 93295 picorv32.count_cycle[12]
.sym 93296 picorv32.count_cycle[13]
.sym 93297 picorv32.count_cycle[14]
.sym 93298 picorv32.count_cycle[15]
.sym 93299 spiflash_miso
.sym 93300 picorv32.count_cycle[0]
.sym 93302 spiflash_miso
.sym 93303 $abc$60912$n6653_1
.sym 93308 $abc$60912$n7361
.sym 93312 picorv32.irq_mask[27]
.sym 93313 $abc$60912$n7401_1
.sym 93314 $abc$60912$n6073_1
.sym 93319 picorv32.count_cycle[6]
.sym 93326 spiflash_bus_dat_w[3]
.sym 93331 $abc$60912$n6187
.sym 93334 $abc$60912$n2702
.sym 93335 $abc$60912$n7326_1
.sym 93337 $abc$60912$n5902
.sym 93345 $abc$60912$n6013_1
.sym 93353 spiflash_bus_dat_w[3]
.sym 93355 $abc$60912$n4554
.sym 93356 picorv32.instr_rdinstrh
.sym 93385 $abc$60912$n2702
.sym 93386 $abc$60912$n6187
.sym 93393 picorv32.reg_op1[16]
.sym 93394 picorv32.reg_out[10]
.sym 93397 spiflash_bus_adr[4]
.sym 93399 $abc$60912$n7355
.sym 93403 $abc$60912$n6187
.sym 93407 picorv32.reg_out[10]
.sym 93415 $abc$60912$n7355
.sym 93422 spiflash_bus_adr[4]
.sym 93425 picorv32.reg_op1[16]
.sym 93443 $abc$60912$n2702
.sym 93450 picorv32.count_cycle[16]
.sym 93451 picorv32.count_cycle[17]
.sym 93452 picorv32.count_cycle[18]
.sym 93453 picorv32.count_cycle[19]
.sym 93454 picorv32.count_cycle[20]
.sym 93455 picorv32.count_cycle[21]
.sym 93456 picorv32.count_cycle[22]
.sym 93457 picorv32.count_cycle[23]
.sym 93460 $abc$60912$n4939
.sym 93461 $abc$60912$n7279
.sym 93462 picorv32.timer[20]
.sym 93463 picorv32.count_cycle[14]
.sym 93467 picorv32.count_cycle[15]
.sym 93468 $abc$60912$n4937
.sym 93470 $abc$60912$n4590
.sym 93473 spiflash_bus_dat_w[0]
.sym 93474 $abc$60912$n7287
.sym 93476 picorv32.count_instr[37]
.sym 93477 $abc$60912$n8055
.sym 93478 $abc$60912$n8073
.sym 93479 $abc$60912$n6013_1
.sym 93480 picorv32.cpuregs_rs1[12]
.sym 93481 picorv32.pcpi_mul.pcpi_insn[13]
.sym 93482 $abc$60912$n7451_1
.sym 93483 $abc$60912$n4671_1
.sym 93484 $abc$60912$n7326_1
.sym 93485 picorv32.count_cycle[37]
.sym 93493 $abc$60912$n7451_1
.sym 93497 picorv32.instr_rdcycleh
.sym 93499 $abc$60912$n6013_1
.sym 93501 picorv32.irq_mask[3]
.sym 93505 picorv32.cpuregs_rs1[2]
.sym 93508 $abc$60912$n7361
.sym 93509 picorv32.count_cycle[37]
.sym 93510 $abc$60912$n7326_1
.sym 93516 $abc$60912$n8073
.sym 93525 picorv32.irq_mask[3]
.sym 93532 $abc$60912$n7326_1
.sym 93542 $abc$60912$n6013_1
.sym 93551 picorv32.cpuregs_rs1[2]
.sym 93555 picorv32.instr_rdcycleh
.sym 93556 $abc$60912$n7361
.sym 93557 picorv32.count_cycle[37]
.sym 93562 $abc$60912$n8073
.sym 93567 $abc$60912$n7451_1
.sym 93573 picorv32.count_cycle[24]
.sym 93574 picorv32.count_cycle[25]
.sym 93575 picorv32.count_cycle[26]
.sym 93576 picorv32.count_cycle[27]
.sym 93577 picorv32.count_cycle[28]
.sym 93578 picorv32.count_cycle[29]
.sym 93579 picorv32.count_cycle[30]
.sym 93580 picorv32.count_cycle[31]
.sym 93583 $abc$60912$n4935
.sym 93584 picorv32.cpuregs_rs1[6]
.sym 93585 $abc$60912$n7377_1
.sym 93586 picorv32.count_cycle[22]
.sym 93588 $abc$60912$n7548_1
.sym 93589 picorv32.irq_mask[3]
.sym 93591 picorv32.timer[6]
.sym 93593 picorv32.cpuregs_rs1[2]
.sym 93594 picorv32.cpuregs_rs1[19]
.sym 93595 picorv32.timer[21]
.sym 93596 $abc$60912$n7559
.sym 93599 picorv32.cpuregs_rs1[17]
.sym 93600 picorv32.count_cycle[41]
.sym 93601 picorv32.cpuregs_rs1[18]
.sym 93604 spiflash_bus_dat_w[3]
.sym 93605 picorv32.instr_timer
.sym 93606 $abc$60912$n6184
.sym 93607 picorv32.timer[17]
.sym 93608 $abc$60912$n4540
.sym 93614 picorv32.instr_timer
.sym 93615 $abc$60912$n7357
.sym 93616 picorv32.instr_maskirq
.sym 93617 picorv32.irq_mask[5]
.sym 93619 $abc$60912$n7360
.sym 93620 $abc$60912$n6002
.sym 93621 picorv32.timer[7]
.sym 93622 picorv32.irq_mask[7]
.sym 93623 picorv32.cpu_state[2]
.sym 93624 picorv32.timer[5]
.sym 93625 $abc$60912$n7388_1
.sym 93626 picorv32.irq_mask[3]
.sym 93627 $abc$60912$n7389_1
.sym 93630 $abc$60912$n6013_1
.sym 93633 picorv32.instr_rdinstrh
.sym 93634 $abc$60912$n7287
.sym 93635 picorv32.timer[3]
.sym 93636 picorv32.count_instr[37]
.sym 93637 picorv32.cpuregs_rs1[4]
.sym 93638 $abc$60912$n5147
.sym 93639 $abc$60912$n7362
.sym 93640 $abc$60912$n7359
.sym 93642 $abc$60912$n7392_1
.sym 93647 picorv32.cpu_state[2]
.sym 93649 picorv32.instr_timer
.sym 93654 $abc$60912$n7389_1
.sym 93655 $abc$60912$n7392_1
.sym 93656 $abc$60912$n7388_1
.sym 93659 $abc$60912$n7287
.sym 93660 picorv32.instr_rdinstrh
.sym 93661 picorv32.count_instr[37]
.sym 93662 $abc$60912$n7360
.sym 93665 $abc$60912$n7359
.sym 93666 picorv32.cpu_state[2]
.sym 93667 $abc$60912$n7357
.sym 93668 $abc$60912$n7362
.sym 93671 picorv32.instr_maskirq
.sym 93672 picorv32.irq_mask[7]
.sym 93673 picorv32.instr_timer
.sym 93674 picorv32.timer[7]
.sym 93677 picorv32.timer[5]
.sym 93678 picorv32.instr_timer
.sym 93679 picorv32.irq_mask[5]
.sym 93680 picorv32.instr_maskirq
.sym 93683 picorv32.instr_timer
.sym 93684 picorv32.irq_mask[3]
.sym 93685 picorv32.instr_maskirq
.sym 93686 picorv32.timer[3]
.sym 93689 $abc$60912$n5147
.sym 93690 $abc$60912$n6002
.sym 93691 picorv32.cpuregs_rs1[4]
.sym 93692 $abc$60912$n6013_1
.sym 93694 sys_clk_$glb_clk
.sym 93695 $abc$60912$n1169_$glb_sr
.sym 93696 picorv32.count_cycle[32]
.sym 93697 picorv32.count_cycle[33]
.sym 93698 picorv32.count_cycle[34]
.sym 93699 picorv32.count_cycle[35]
.sym 93700 picorv32.count_cycle[36]
.sym 93701 picorv32.count_cycle[37]
.sym 93702 picorv32.count_cycle[38]
.sym 93703 picorv32.count_cycle[39]
.sym 93704 $abc$60912$n6726
.sym 93706 $abc$60912$n11431
.sym 93707 $abc$60912$n6726
.sym 93708 picorv32.instr_timer
.sym 93709 picorv32.count_cycle[30]
.sym 93710 $abc$60912$n7358
.sym 93712 picorv32.instr_maskirq
.sym 93713 picorv32.count_cycle[31]
.sym 93716 picorv32.instr_rdcycleh
.sym 93718 picorv32.irq_mask[7]
.sym 93720 picorv32.cpuregs_rs1[24]
.sym 93721 $abc$60912$n4554
.sym 93722 $abc$60912$n6002
.sym 93723 $abc$60912$n4606_1
.sym 93724 picorv32.count_cycle[40]
.sym 93725 picorv32.cpuregs_rs1[27]
.sym 93726 picorv32.cpuregs_rs1[10]
.sym 93727 picorv32.cpuregs_rs1[26]
.sym 93729 picorv32.count_cycle[32]
.sym 93730 $abc$60912$n7326_1
.sym 93731 $abc$60912$n2702
.sym 93737 picorv32.cpuregs_rs1[14]
.sym 93738 picorv32.timer[15]
.sym 93739 picorv32.irq_mask[9]
.sym 93740 $abc$60912$n7546
.sym 93741 picorv32.cpuregs_rs1[20]
.sym 93742 picorv32.timer[10]
.sym 93743 picorv32.cpuregs_rs1[15]
.sym 93745 $abc$60912$n4554
.sym 93746 picorv32.cpu_state[2]
.sym 93747 picorv32.instr_maskirq
.sym 93749 $abc$60912$n7476
.sym 93750 $abc$60912$n7329_1
.sym 93751 picorv32.cpuregs_rs1[9]
.sym 93752 picorv32.cpuregs_rs1[12]
.sym 93754 $abc$60912$n7332_1
.sym 93756 picorv32.timer[9]
.sym 93758 $abc$60912$n7327_1
.sym 93759 $abc$60912$n7428
.sym 93760 $abc$60912$n6013_1
.sym 93761 $abc$60912$n5159
.sym 93762 $abc$60912$n6013_1
.sym 93763 $abc$60912$n5154
.sym 93764 $abc$60912$n6002
.sym 93765 picorv32.instr_timer
.sym 93766 picorv32.instr_timer
.sym 93768 $abc$60912$n7427_1
.sym 93770 picorv32.cpuregs_rs1[20]
.sym 93771 $abc$60912$n4554
.sym 93773 $abc$60912$n7546
.sym 93776 $abc$60912$n4554
.sym 93777 picorv32.cpuregs_rs1[14]
.sym 93778 $abc$60912$n7476
.sym 93782 $abc$60912$n6002
.sym 93783 $abc$60912$n6013_1
.sym 93784 picorv32.cpuregs_rs1[12]
.sym 93785 $abc$60912$n5159
.sym 93788 picorv32.cpuregs_rs1[9]
.sym 93789 $abc$60912$n6013_1
.sym 93790 $abc$60912$n5154
.sym 93791 $abc$60912$n6002
.sym 93794 picorv32.instr_timer
.sym 93795 picorv32.timer[15]
.sym 93796 picorv32.cpuregs_rs1[15]
.sym 93797 $abc$60912$n4554
.sym 93800 $abc$60912$n7327_1
.sym 93801 picorv32.cpu_state[2]
.sym 93802 $abc$60912$n7332_1
.sym 93803 $abc$60912$n7329_1
.sym 93806 $abc$60912$n7428
.sym 93807 picorv32.instr_timer
.sym 93808 $abc$60912$n7427_1
.sym 93809 picorv32.timer[10]
.sym 93812 picorv32.timer[9]
.sym 93813 picorv32.instr_timer
.sym 93814 picorv32.instr_maskirq
.sym 93815 picorv32.irq_mask[9]
.sym 93817 sys_clk_$glb_clk
.sym 93818 $abc$60912$n1169_$glb_sr
.sym 93819 picorv32.count_cycle[40]
.sym 93820 picorv32.count_cycle[41]
.sym 93821 picorv32.count_cycle[42]
.sym 93822 picorv32.count_cycle[43]
.sym 93823 picorv32.count_cycle[44]
.sym 93824 picorv32.count_cycle[45]
.sym 93825 picorv32.count_cycle[46]
.sym 93826 picorv32.count_cycle[47]
.sym 93827 spiflash_bus_adr[7]
.sym 93829 picorv32.reg_op1[21]
.sym 93830 spiflash_bus_adr[7]
.sym 93831 $abc$60912$n5534
.sym 93832 picorv32.cpu_state[2]
.sym 93833 picorv32.cpuregs_rs1[6]
.sym 93834 picorv32.timer[0]
.sym 93835 basesoc_sram_we[0]
.sym 93836 $abc$60912$n5534
.sym 93837 $abc$60912$n7547
.sym 93840 $abc$60912$n7452
.sym 93842 $abc$60912$n4553
.sym 93843 spiflash_bus_adr[5]
.sym 93844 picorv32.cpuregs_rs1[26]
.sym 93845 picorv32.cpuregs_rs1[26]
.sym 93848 $abc$60912$n4554
.sym 93850 $abc$60912$n7972
.sym 93851 $abc$60912$n6013_1
.sym 93852 spiflash_bus_adr[5]
.sym 93853 picorv32.cpuregs_rs1[25]
.sym 93854 $abc$60912$n5538
.sym 93860 $abc$60912$n7464
.sym 93861 picorv32.instr_rdcycleh
.sym 93862 picorv32.cpuregs_rs1[19]
.sym 93863 $abc$60912$n6002
.sym 93865 picorv32.irq_mask[22]
.sym 93866 $abc$60912$n7559
.sym 93867 $abc$60912$n7468
.sym 93868 $abc$60912$n7545_1
.sym 93869 picorv32.timer[22]
.sym 93870 picorv32.instr_maskirq
.sym 93871 picorv32.cpuregs_rs1[17]
.sym 93873 picorv32.cpuregs_rs1[18]
.sym 93874 $abc$60912$n7467
.sym 93875 $abc$60912$n7550
.sym 93876 picorv32.instr_timer
.sym 93877 $abc$60912$n7451_1
.sym 93878 $abc$60912$n7452
.sym 93879 picorv32.timer[12]
.sym 93880 $abc$60912$n5168
.sym 93881 picorv32.cpu_state[2]
.sym 93882 $abc$60912$n6002
.sym 93886 $abc$60912$n5166
.sym 93888 $abc$60912$n6013_1
.sym 93889 picorv32.count_cycle[53]
.sym 93890 $abc$60912$n5169
.sym 93891 $abc$60912$n7549
.sym 93893 $abc$60912$n5168
.sym 93894 $abc$60912$n6002
.sym 93895 picorv32.cpuregs_rs1[18]
.sym 93896 $abc$60912$n6013_1
.sym 93899 $abc$60912$n6013_1
.sym 93900 $abc$60912$n6002
.sym 93901 $abc$60912$n5169
.sym 93902 picorv32.cpuregs_rs1[19]
.sym 93905 $abc$60912$n7549
.sym 93906 $abc$60912$n7545_1
.sym 93907 $abc$60912$n7550
.sym 93908 picorv32.cpu_state[2]
.sym 93911 $abc$60912$n7467
.sym 93912 $abc$60912$n7464
.sym 93913 $abc$60912$n7468
.sym 93917 picorv32.cpuregs_rs1[17]
.sym 93918 $abc$60912$n6013_1
.sym 93919 $abc$60912$n6002
.sym 93920 $abc$60912$n5166
.sym 93923 picorv32.instr_rdcycleh
.sym 93924 $abc$60912$n7559
.sym 93926 picorv32.count_cycle[53]
.sym 93929 picorv32.instr_timer
.sym 93930 picorv32.instr_maskirq
.sym 93931 picorv32.timer[22]
.sym 93932 picorv32.irq_mask[22]
.sym 93935 picorv32.timer[12]
.sym 93936 $abc$60912$n7452
.sym 93937 $abc$60912$n7451_1
.sym 93938 picorv32.instr_timer
.sym 93940 sys_clk_$glb_clk
.sym 93941 $abc$60912$n1169_$glb_sr
.sym 93942 picorv32.count_cycle[48]
.sym 93943 picorv32.count_cycle[49]
.sym 93944 picorv32.count_cycle[50]
.sym 93945 picorv32.count_cycle[51]
.sym 93946 picorv32.count_cycle[52]
.sym 93947 picorv32.count_cycle[53]
.sym 93948 picorv32.count_cycle[54]
.sym 93949 picorv32.count_cycle[55]
.sym 93950 $abc$60912$n7464
.sym 93952 picorv32.reg_op1[16]
.sym 93953 $abc$60912$n7577
.sym 93954 picorv32.timer[18]
.sym 93955 picorv32.count_cycle[46]
.sym 93956 $abc$60912$n7558
.sym 93958 picorv32.instr_maskirq
.sym 93959 picorv32.count_cycle[47]
.sym 93960 $abc$60912$n7524_1
.sym 93961 $abc$60912$n4817
.sym 93962 $abc$60912$n7491
.sym 93963 $abc$60912$n7468
.sym 93965 storage_1[1][6]
.sym 93966 $abc$60912$n8073
.sym 93967 $abc$60912$n6102_1
.sym 93968 $abc$60912$n6180
.sym 93969 $abc$60912$n8055
.sym 93970 $abc$60912$n8057
.sym 93971 $abc$60912$n4671_1
.sym 93972 $abc$60912$n4667
.sym 93973 picorv32.pcpi_mul.pcpi_insn[13]
.sym 93974 picorv32.cpuregs_rs1[0]
.sym 93975 picorv32.is_sb_sh_sw
.sym 93976 picorv32.irq_mask[28]
.sym 93977 $abc$60912$n4678
.sym 93983 picorv32.irq_mask[28]
.sym 93985 $abc$60912$n4554
.sym 93986 picorv32.timer[28]
.sym 93987 $abc$60912$n5187
.sym 93989 basesoc_sram_we[0]
.sym 93991 $abc$60912$n5180
.sym 93992 $abc$60912$n7612
.sym 93993 $abc$60912$n7636
.sym 93994 $abc$60912$n6002
.sym 93995 picorv32.instr_maskirq
.sym 93996 picorv32.instr_timer
.sym 93997 $abc$60912$n7632
.sym 93998 $abc$60912$n7616
.sym 93999 picorv32.cpu_state[2]
.sym 94000 $abc$60912$n7615
.sym 94001 $abc$60912$n7637
.sym 94002 $abc$60912$n7611
.sym 94004 picorv32.cpuregs_rs1[26]
.sym 94005 picorv32.cpuregs_rs1[26]
.sym 94007 picorv32.cpuregs_rs1[31]
.sym 94009 $abc$60912$n5178
.sym 94010 $abc$60912$n6013_1
.sym 94011 $abc$60912$n6013_1
.sym 94013 picorv32.cpuregs_rs1[25]
.sym 94014 $abc$60912$n5538
.sym 94016 $abc$60912$n6002
.sym 94017 $abc$60912$n6013_1
.sym 94018 picorv32.cpuregs_rs1[26]
.sym 94019 $abc$60912$n5180
.sym 94023 basesoc_sram_we[0]
.sym 94025 $abc$60912$n5538
.sym 94028 picorv32.instr_timer
.sym 94029 picorv32.timer[28]
.sym 94030 picorv32.irq_mask[28]
.sym 94031 picorv32.instr_maskirq
.sym 94035 $abc$60912$n4554
.sym 94036 picorv32.cpuregs_rs1[26]
.sym 94037 $abc$60912$n7612
.sym 94040 $abc$60912$n6013_1
.sym 94041 picorv32.cpuregs_rs1[25]
.sym 94042 $abc$60912$n6002
.sym 94043 $abc$60912$n5178
.sym 94046 $abc$60912$n7615
.sym 94047 picorv32.cpu_state[2]
.sym 94048 $abc$60912$n7611
.sym 94049 $abc$60912$n7616
.sym 94052 $abc$60912$n7637
.sym 94053 $abc$60912$n7632
.sym 94054 picorv32.cpu_state[2]
.sym 94055 $abc$60912$n7636
.sym 94058 picorv32.cpuregs_rs1[31]
.sym 94059 $abc$60912$n5187
.sym 94060 $abc$60912$n6013_1
.sym 94061 $abc$60912$n6002
.sym 94063 sys_clk_$glb_clk
.sym 94064 $abc$60912$n1169_$glb_sr
.sym 94065 picorv32.count_cycle[56]
.sym 94066 picorv32.count_cycle[57]
.sym 94067 picorv32.count_cycle[58]
.sym 94068 picorv32.count_cycle[59]
.sym 94069 picorv32.count_cycle[60]
.sym 94070 picorv32.count_cycle[61]
.sym 94071 picorv32.count_cycle[62]
.sym 94072 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 94073 picorv32.timer[25]
.sym 94074 $abc$60912$n7612
.sym 94075 picorv32.reg_out[10]
.sym 94076 spiflash_bus_adr[8]
.sym 94077 picorv32.timer[26]
.sym 94078 spiflash_bus_adr[8]
.sym 94079 $abc$60912$n7636
.sym 94080 picorv32.instr_rdcycleh
.sym 94082 spiflash_bus_adr[7]
.sym 94083 spiflash_bus_adr[4]
.sym 94084 $abc$60912$n5187
.sym 94086 $abc$60912$n7474
.sym 94088 picorv32.irq_mask[10]
.sym 94089 $abc$60912$n7429
.sym 94091 picorv32.cpuregs_rs1[17]
.sym 94092 spiflash_bus_dat_w[3]
.sym 94094 picorv32.cpuregs_rs1[23]
.sym 94095 $abc$60912$n4701
.sym 94097 picorv32.instr_timer
.sym 94098 spiflash_bus_dat_w[1]
.sym 94099 $abc$60912$n6184
.sym 94100 $abc$60912$n4540
.sym 94106 picorv32.instr_timer
.sym 94107 $abc$60912$n7426
.sym 94108 $abc$60912$n4754
.sym 94109 $abc$60912$n7580
.sym 94110 $abc$60912$n2699
.sym 94111 picorv32.cpu_state[2]
.sym 94112 picorv32.mem_rdata_q[13]
.sym 94114 picorv32.instr_maskirq
.sym 94115 $abc$60912$n7429
.sym 94116 $abc$60912$n2699
.sym 94117 $abc$60912$n6202
.sym 94118 $abc$60912$n4554
.sym 94119 picorv32.cpu_state[2]
.sym 94120 $abc$60912$n8077
.sym 94121 $abc$60912$n8767_1
.sym 94122 picorv32.timer[24]
.sym 94126 $abc$60912$n8073
.sym 94127 $abc$60912$n8063
.sym 94128 $abc$60912$n8045
.sym 94129 $abc$60912$n8055
.sym 94131 picorv32.instr_maskirq
.sym 94132 $abc$60912$n7578_1
.sym 94133 picorv32.irq_mask[10]
.sym 94134 picorv32.irq_mask[24]
.sym 94135 $abc$60912$n7583
.sym 94136 picorv32.cpuregs_rs1[10]
.sym 94137 $abc$60912$n6196
.sym 94139 picorv32.irq_mask[10]
.sym 94140 picorv32.cpuregs_rs1[10]
.sym 94141 picorv32.instr_maskirq
.sym 94142 $abc$60912$n4554
.sym 94146 picorv32.mem_rdata_q[13]
.sym 94151 picorv32.cpu_state[2]
.sym 94152 $abc$60912$n7578_1
.sym 94153 $abc$60912$n7583
.sym 94154 $abc$60912$n7580
.sym 94157 $abc$60912$n8055
.sym 94158 $abc$60912$n6196
.sym 94160 $abc$60912$n8045
.sym 94163 $abc$60912$n8767_1
.sym 94164 $abc$60912$n7426
.sym 94165 $abc$60912$n7429
.sym 94166 picorv32.cpu_state[2]
.sym 94169 $abc$60912$n8063
.sym 94170 $abc$60912$n6196
.sym 94171 $abc$60912$n2699
.sym 94172 $abc$60912$n8073
.sym 94175 $abc$60912$n2699
.sym 94176 $abc$60912$n8063
.sym 94177 $abc$60912$n6202
.sym 94178 $abc$60912$n8077
.sym 94181 picorv32.instr_maskirq
.sym 94182 picorv32.instr_timer
.sym 94183 picorv32.irq_mask[24]
.sym 94184 picorv32.timer[24]
.sym 94185 $abc$60912$n4754
.sym 94186 sys_clk_$glb_clk
.sym 94188 $abc$60912$n4670
.sym 94189 $abc$60912$n4701
.sym 94190 $abc$60912$n4707
.sym 94191 $abc$60912$n4680_1
.sym 94192 $abc$60912$n4730_1
.sym 94193 $abc$60912$n4710
.sym 94194 $abc$60912$n4721
.sym 94195 $abc$60912$n4687
.sym 94197 spiflash_bus_adr[4]
.sym 94198 spiflash_bus_adr[4]
.sym 94199 picorv32.reg_op1[23]
.sym 94200 picorv32.instr_timer
.sym 94201 picorv32.cpuregs_rs1[8]
.sym 94202 $abc$60912$n7313
.sym 94203 $abc$60912$n7539_1
.sym 94204 $abc$60912$n4754
.sym 94206 $abc$60912$n7659
.sym 94207 $abc$60912$n5763_1
.sym 94208 picorv32.mem_rdata_q[13]
.sym 94210 picorv32.instr_maskirq
.sym 94211 picorv32.irq_mask[30]
.sym 94212 $abc$60912$n2702
.sym 94213 $abc$60912$n8063
.sym 94214 $abc$60912$n2702
.sym 94215 $abc$60912$n4606_1
.sym 94216 $abc$60912$n4666_1
.sym 94217 picorv32.cpuregs_rs1[27]
.sym 94218 $abc$60912$n7326_1
.sym 94219 $abc$60912$n4813
.sym 94221 $abc$60912$n7583
.sym 94222 picorv32.cpuregs_rs1[10]
.sym 94223 picorv32.cpuregs_rs1[24]
.sym 94229 $abc$60912$n4554
.sym 94232 picorv32.irq_mask[27]
.sym 94233 $abc$60912$n2699
.sym 94234 $abc$60912$n7622
.sym 94235 $abc$60912$n7625
.sym 94236 $abc$60912$n4679
.sym 94237 picorv32.cpu_state[2]
.sym 94238 picorv32.instr_maskirq
.sym 94239 $abc$60912$n7356
.sym 94240 $abc$60912$n4669
.sym 94241 picorv32.cpuregs_rs1[27]
.sym 94242 $abc$60912$n8057
.sym 94243 $abc$60912$n8063
.sym 94244 picorv32.cpu_state[1]
.sym 94245 $abc$60912$n8075
.sym 94246 $abc$60912$n7463_1
.sym 94247 $abc$60912$n4678
.sym 94248 $abc$60912$n8045
.sym 94250 $abc$60912$n6199
.sym 94251 picorv32.cpuregs_rs1[13]
.sym 94252 $abc$60912$n7363
.sym 94253 $abc$60912$n4670
.sym 94254 picorv32.irq_pending[5]
.sym 94255 $abc$60912$n4667
.sym 94256 $abc$60912$n4680_1
.sym 94257 picorv32.instr_timer
.sym 94258 $abc$60912$n4668_1
.sym 94260 picorv32.timer[27]
.sym 94262 picorv32.cpu_state[1]
.sym 94263 $abc$60912$n7363
.sym 94264 picorv32.irq_pending[5]
.sym 94265 $abc$60912$n7356
.sym 94268 $abc$60912$n7463_1
.sym 94269 $abc$60912$n4554
.sym 94270 picorv32.cpu_state[2]
.sym 94271 picorv32.cpuregs_rs1[13]
.sym 94274 $abc$60912$n4554
.sym 94275 $abc$60912$n7622
.sym 94276 $abc$60912$n7625
.sym 94277 picorv32.cpuregs_rs1[27]
.sym 94280 $abc$60912$n6199
.sym 94281 $abc$60912$n2699
.sym 94282 $abc$60912$n8063
.sym 94283 $abc$60912$n8075
.sym 94286 $abc$60912$n4680_1
.sym 94287 $abc$60912$n4679
.sym 94288 $abc$60912$n4678
.sym 94289 $abc$60912$n4667
.sym 94292 $abc$60912$n8045
.sym 94294 $abc$60912$n6199
.sym 94295 $abc$60912$n8057
.sym 94298 $abc$60912$n4669
.sym 94299 $abc$60912$n4667
.sym 94300 $abc$60912$n4668_1
.sym 94301 $abc$60912$n4670
.sym 94304 picorv32.instr_timer
.sym 94305 picorv32.timer[27]
.sym 94306 picorv32.irq_mask[27]
.sym 94307 picorv32.instr_maskirq
.sym 94311 $abc$60912$n4605
.sym 94312 $abc$60912$n6193
.sym 94313 $abc$60912$n6187
.sym 94314 $abc$60912$n4704
.sym 94315 $abc$60912$n4731
.sym 94316 $abc$60912$n6199
.sym 94317 $abc$60912$n6190
.sym 94318 $abc$60912$n4727_1
.sym 94319 spiflash_bus_adr[7]
.sym 94320 spiflash_bus_adr[0]
.sym 94321 $abc$60912$n7498
.sym 94322 spiflash_bus_adr[7]
.sym 94323 $abc$60912$n4707
.sym 94324 picorv32.cpu_state[2]
.sym 94325 $abc$60912$n6653_1
.sym 94326 $abc$60912$n4719_1
.sym 94327 $abc$60912$n6195
.sym 94328 $abc$60912$n7656
.sym 94329 picorv32.cpu_state[2]
.sym 94330 $abc$60912$n2699
.sym 94331 $abc$60912$n8063
.sym 94332 picorv32.cpuregs_rs1[31]
.sym 94333 picorv32.cpu_state[2]
.sym 94334 $abc$60912$n4708_1
.sym 94335 $abc$60912$n6914_1
.sym 94336 picorv32.cpuregs_rs1[26]
.sym 94337 $abc$60912$n7456
.sym 94338 $abc$60912$n6180
.sym 94339 $abc$60912$n924
.sym 94340 $abc$60912$n4677
.sym 94341 $abc$60912$n4719_1
.sym 94342 $abc$60912$n7325_1
.sym 94343 $abc$60912$n8062
.sym 94344 spiflash_bus_adr[5]
.sym 94345 picorv32.cpuregs_rs1[25]
.sym 94346 picorv32.cpuregs_rs1[29]
.sym 94353 $abc$60912$n7462
.sym 94356 $abc$60912$n7507
.sym 94357 $abc$60912$n11443
.sym 94358 $abc$60912$n7481_1
.sym 94359 picorv32.cpu_state[3]
.sym 94360 picorv32.irq_pending[16]
.sym 94361 $abc$60912$n7457_1
.sym 94362 picorv32.irq_pending[12]
.sym 94364 $abc$60912$n7474
.sym 94366 $abc$60912$n7469_1
.sym 94368 picorv32.irq_pending[3]
.sym 94369 picorv32.reg_op1[16]
.sym 94370 picorv32.reg_op1[13]
.sym 94371 picorv32.irq_mask[3]
.sym 94373 picorv32.cpu_state[2]
.sym 94374 picorv32.cpu_state[1]
.sym 94376 $abc$60912$n7500
.sym 94377 picorv32.cpu_state[4]
.sym 94379 $abc$60912$n4813
.sym 94380 picorv32.reg_op1[14]
.sym 94382 picorv32.reg_op1[12]
.sym 94387 picorv32.irq_pending[3]
.sym 94388 picorv32.irq_mask[3]
.sym 94391 picorv32.reg_op1[12]
.sym 94392 picorv32.cpu_state[1]
.sym 94393 picorv32.irq_pending[12]
.sym 94394 picorv32.cpu_state[4]
.sym 94397 $abc$60912$n7507
.sym 94398 $abc$60912$n7500
.sym 94400 picorv32.cpu_state[2]
.sym 94403 picorv32.irq_mask[3]
.sym 94406 picorv32.irq_pending[3]
.sym 94409 picorv32.cpu_state[4]
.sym 94410 picorv32.reg_op1[16]
.sym 94411 picorv32.cpu_state[1]
.sym 94412 picorv32.irq_pending[16]
.sym 94415 picorv32.cpu_state[3]
.sym 94416 $abc$60912$n7457_1
.sym 94417 $abc$60912$n11443
.sym 94421 picorv32.reg_op1[13]
.sym 94422 $abc$60912$n7462
.sym 94423 picorv32.cpu_state[4]
.sym 94424 $abc$60912$n7469_1
.sym 94427 $abc$60912$n7474
.sym 94428 $abc$60912$n7481_1
.sym 94429 picorv32.reg_op1[14]
.sym 94430 picorv32.cpu_state[4]
.sym 94431 $abc$60912$n4813
.sym 94432 sys_clk_$glb_clk
.sym 94433 $abc$60912$n1169_$glb_sr
.sym 94434 $abc$60912$n4690_1
.sym 94435 $abc$60912$n4719_1
.sym 94436 $abc$60912$n4681
.sym 94437 $abc$60912$n4665
.sym 94438 $abc$60912$n4697_1
.sym 94439 $abc$60912$n4726_1
.sym 94440 $abc$60912$n4729
.sym 94441 $abc$60912$n4700_1
.sym 94442 picorv32.irq_pending[30]
.sym 94443 $abc$60912$n4686_1
.sym 94444 $abc$60912$n4922_1
.sym 94445 $abc$60912$n7363
.sym 94446 basesoc_sram_we[0]
.sym 94447 $abc$60912$n6193
.sym 94448 picorv32.irq_mask[30]
.sym 94449 $abc$60912$n6180
.sym 94451 picorv32.reg_op1[6]
.sym 94452 picorv32.instr_maskirq
.sym 94453 $abc$60912$n11443
.sym 94454 $abc$60912$n7469_1
.sym 94455 $abc$60912$n6193
.sym 94456 $abc$60912$n4608
.sym 94457 $abc$60912$n4570
.sym 94458 picorv32.cpuregs_rs1[0]
.sym 94459 $abc$60912$n4697_1
.sym 94460 $abc$60912$n7348
.sym 94461 picorv32.irq_mask[0]
.sym 94462 $abc$60912$n6054_1
.sym 94463 $abc$60912$n4729
.sym 94465 spiflash_bus_adr[5]
.sym 94466 $abc$60912$n4671_1
.sym 94467 $abc$60912$n7340_1
.sym 94468 $abc$60912$n4525
.sym 94476 $abc$60912$n7408_1
.sym 94477 picorv32.reg_op1[8]
.sym 94479 $abc$60912$n5535
.sym 94480 $abc$60912$n10362
.sym 94481 $abc$60912$n7333_1
.sym 94482 picorv32.cpu_state[1]
.sym 94483 picorv32.irq_pending[3]
.sym 94484 picorv32.irq_mask[10]
.sym 94485 $abc$60912$n10376
.sym 94486 $abc$60912$n4813
.sym 94487 picorv32.irq_pending[0]
.sym 94488 picorv32.irq_pending[1]
.sym 94489 $abc$60912$n9082
.sym 94490 $abc$60912$n7326_1
.sym 94492 $abc$60912$n2701
.sym 94493 $abc$60912$n6202
.sym 94494 picorv32.irq_pending[10]
.sym 94495 picorv32.irq_pending[2]
.sym 94496 picorv32.reg_op1[21]
.sym 94498 basesoc_sram_we[0]
.sym 94499 picorv32.cpu_state[4]
.sym 94500 $abc$60912$n2702
.sym 94502 $abc$60912$n9096
.sym 94504 $abc$60912$n7401_1
.sym 94508 picorv32.irq_pending[1]
.sym 94509 picorv32.irq_pending[0]
.sym 94510 picorv32.irq_pending[2]
.sym 94511 picorv32.irq_pending[3]
.sym 94514 picorv32.cpu_state[1]
.sym 94515 $abc$60912$n7333_1
.sym 94516 picorv32.irq_pending[3]
.sym 94517 $abc$60912$n7326_1
.sym 94520 $abc$60912$n6202
.sym 94521 $abc$60912$n9082
.sym 94522 $abc$60912$n9096
.sym 94523 $abc$60912$n2701
.sym 94526 picorv32.irq_pending[10]
.sym 94527 picorv32.irq_mask[10]
.sym 94533 basesoc_sram_we[0]
.sym 94534 $abc$60912$n5535
.sym 94538 picorv32.cpu_state[4]
.sym 94539 picorv32.reg_op1[8]
.sym 94540 $abc$60912$n7408_1
.sym 94541 $abc$60912$n7401_1
.sym 94545 picorv32.cpu_state[4]
.sym 94547 picorv32.reg_op1[21]
.sym 94550 $abc$60912$n10362
.sym 94551 $abc$60912$n2702
.sym 94552 $abc$60912$n10376
.sym 94553 $abc$60912$n6202
.sym 94554 $abc$60912$n4813
.sym 94555 sys_clk_$glb_clk
.sym 94556 $abc$60912$n1169_$glb_sr
.sym 94557 $abc$60912$n6054_1
.sym 94558 $abc$60912$n6913_1
.sym 94559 $abc$60912$n4682_1
.sym 94560 $abc$60912$n4676
.sym 94561 $abc$60912$n6055_1
.sym 94562 $abc$60912$n7609
.sym 94563 $abc$60912$n6184
.sym 94564 $abc$60912$n4563_1
.sym 94567 picorv32.reg_op1[24]
.sym 94568 picorv32.reg_op1[15]
.sym 94570 $abc$60912$n4641
.sym 94571 $abc$60912$n10376
.sym 94572 spiflash_bus_adr[4]
.sym 94573 picorv32.cpuregs_rs1[3]
.sym 94574 picorv32.cpuregs_rs1[13]
.sym 94575 picorv32.instr_lh
.sym 94576 $abc$60912$n4690_1
.sym 94577 spiflash_bus_adr[7]
.sym 94578 picorv32.cpu_state[3]
.sym 94579 spiflash_bus_adr[8]
.sym 94580 picorv32.irq_mask[2]
.sym 94581 $abc$60912$n7279
.sym 94582 $abc$60912$n5755_1
.sym 94583 $abc$60912$n4702_1
.sym 94584 picorv32.irq_pending[10]
.sym 94585 $abc$60912$n4701
.sym 94586 spiflash_bus_dat_w[1]
.sym 94587 $abc$60912$n4693_1
.sym 94588 $abc$60912$n5251
.sym 94589 $abc$60912$n4564
.sym 94590 $abc$60912$n7562
.sym 94591 picorv32.cpu_state[1]
.sym 94592 slave_sel_r[0]
.sym 94598 picorv32.cpu_state[4]
.sym 94600 $abc$60912$n4564
.sym 94601 $abc$60912$n4562
.sym 94602 picorv32.is_sll_srl_sra
.sym 94608 picorv32.cpu_state[2]
.sym 94609 picorv32.cpu_state[3]
.sym 94610 picorv32.reg_op1[20]
.sym 94611 $abc$60912$n924
.sym 94612 picorv32.is_sb_sh_sw
.sym 94613 $abc$60912$n4544
.sym 94615 $abc$60912$n7551_1
.sym 94616 $abc$60912$n4917_1
.sym 94617 picorv32.cpu_state[1]
.sym 94618 picorv32.irq_pending[0]
.sym 94620 picorv32.is_lb_lh_lw_lbu_lhu
.sym 94621 $abc$60912$n4563_1
.sym 94623 $abc$60912$n4520_1
.sym 94624 basesoc_sram_we[0]
.sym 94625 $abc$60912$n7544
.sym 94628 $abc$60912$n11431
.sym 94632 picorv32.cpu_state[2]
.sym 94633 $abc$60912$n4917_1
.sym 94637 $abc$60912$n11431
.sym 94638 picorv32.irq_pending[0]
.sym 94639 picorv32.cpu_state[1]
.sym 94640 picorv32.cpu_state[3]
.sym 94643 $abc$60912$n4544
.sym 94645 picorv32.is_lb_lh_lw_lbu_lhu
.sym 94649 $abc$60912$n4563_1
.sym 94650 picorv32.is_sll_srl_sra
.sym 94651 picorv32.is_sb_sh_sw
.sym 94652 picorv32.is_lb_lh_lw_lbu_lhu
.sym 94655 $abc$60912$n4917_1
.sym 94657 $abc$60912$n4520_1
.sym 94658 $abc$60912$n4563_1
.sym 94661 $abc$60912$n4562
.sym 94662 $abc$60912$n4564
.sym 94663 picorv32.cpu_state[2]
.sym 94664 $abc$60912$n4544
.sym 94668 basesoc_sram_we[0]
.sym 94673 $abc$60912$n7551_1
.sym 94674 picorv32.cpu_state[4]
.sym 94675 picorv32.reg_op1[20]
.sym 94676 $abc$60912$n7544
.sym 94678 sys_clk_$glb_clk
.sym 94679 $abc$60912$n924
.sym 94680 $abc$60912$n8020
.sym 94681 $abc$60912$n6047_1
.sym 94682 $abc$60912$n6053_1
.sym 94683 $abc$60912$n8771
.sym 94684 $abc$60912$n7340_1
.sym 94685 $abc$60912$n7606
.sym 94686 $abc$60912$n4696
.sym 94687 picorv32.latched_branch
.sym 94688 picorv32.reg_op1[22]
.sym 94690 $abc$60912$n7576
.sym 94691 picorv32.reg_op1[22]
.sym 94692 picorv32.cpuregs_rs1[8]
.sym 94693 picorv32.cpuregs_rs1[8]
.sym 94694 picorv32.mem_do_rinst
.sym 94696 picorv32.reg_next_pc[10]
.sym 94697 slave_sel_r[0]
.sym 94698 picorv32.mem_do_rinst
.sym 94700 picorv32.is_sb_sh_sw
.sym 94701 spiflash_bus_adr[2]
.sym 94702 $abc$60912$n7279
.sym 94703 $abc$60912$n2701
.sym 94704 $abc$60912$n4811
.sym 94706 $abc$60912$n765
.sym 94707 $abc$60912$n4606_1
.sym 94708 picorv32.irq_pending[0]
.sym 94709 $abc$60912$n11442
.sym 94710 $abc$60912$n7400_1
.sym 94711 $abc$60912$n7544
.sym 94712 $abc$60912$n4752
.sym 94713 picorv32.cpuregs_rs1[10]
.sym 94714 picorv32.reg_op1[10]
.sym 94715 $abc$60912$n7543
.sym 94724 $abc$60912$n765
.sym 94726 picorv32.instr_sh
.sym 94727 $abc$60912$n4937
.sym 94728 picorv32.cpu_state[1]
.sym 94730 picorv32.cpu_state[5]
.sym 94731 $abc$60912$n4938
.sym 94732 $abc$60912$n11067
.sym 94734 $abc$60912$n7584_1
.sym 94735 $abc$60912$n4932
.sym 94737 picorv32.cpu_state[4]
.sym 94738 $abc$60912$n4834
.sym 94740 $abc$60912$n7577
.sym 94741 picorv32.instr_sb
.sym 94743 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 94744 picorv32.reg_op1[23]
.sym 94746 picorv32.cpu_state[0]
.sym 94747 picorv32.cpu_state[2]
.sym 94751 $abc$60912$n4931
.sym 94752 $abc$60912$n4932
.sym 94754 picorv32.cpu_state[0]
.sym 94755 $abc$60912$n4938
.sym 94757 picorv32.cpu_state[1]
.sym 94761 picorv32.cpu_state[0]
.sym 94763 picorv32.cpu_state[5]
.sym 94766 picorv32.cpu_state[4]
.sym 94769 picorv32.cpu_state[2]
.sym 94772 $abc$60912$n7577
.sym 94773 $abc$60912$n7584_1
.sym 94774 picorv32.reg_op1[23]
.sym 94775 picorv32.cpu_state[4]
.sym 94778 picorv32.cpu_state[5]
.sym 94779 $abc$60912$n4932
.sym 94780 picorv32.instr_sb
.sym 94781 picorv32.instr_sh
.sym 94784 $abc$60912$n4834
.sym 94785 $abc$60912$n4937
.sym 94786 $abc$60912$n4931
.sym 94787 picorv32.cpu_state[0]
.sym 94790 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 94796 picorv32.instr_sh
.sym 94797 picorv32.cpu_state[5]
.sym 94798 $abc$60912$n765
.sym 94799 $abc$60912$n4932
.sym 94800 $abc$60912$n11067
.sym 94801 sys_clk_$glb_clk
.sym 94803 $abc$60912$n5370
.sym 94804 picorv32.cpuregs_wrdata[0]
.sym 94805 $abc$60912$n4752
.sym 94806 $abc$60912$n5775
.sym 94807 $abc$60912$n7339_1
.sym 94808 picorv32.is_compare
.sym 94809 $abc$60912$n7278
.sym 94810 picorv32.decoder_pseudo_trigger
.sym 94812 $abc$60912$n6049_1
.sym 94813 picorv32.reg_out[2]
.sym 94814 $abc$60912$n6156
.sym 94815 spiflash_bus_adr[7]
.sym 94816 $abc$60912$n7486
.sym 94817 $abc$60912$n9096
.sym 94818 $abc$60912$n5033_1
.sym 94819 picorv32.reg_op1[24]
.sym 94820 $abc$60912$n4696
.sym 94821 $abc$60912$n6653_1
.sym 94822 spiflash_bus_adr[4]
.sym 94823 picorv32.cpu_state[2]
.sym 94824 $abc$60912$n6047_1
.sym 94825 picorv32.cpu_state[2]
.sym 94826 $abc$60912$n4696
.sym 94827 picorv32.irq_pending[25]
.sym 94828 picorv32.instr_slt
.sym 94829 picorv32.cpuregs_rs1[25]
.sym 94830 $abc$60912$n5739_1
.sym 94831 $abc$60912$n6830
.sym 94832 picorv32.cpuregs_rs1[26]
.sym 94833 $abc$60912$n6833
.sym 94834 $abc$60912$n7325_1
.sym 94835 picorv32.reg_op1[1]
.sym 94836 picorv32.cpu_state[4]
.sym 94837 $abc$60912$n4696
.sym 94838 picorv32.cpuregs_rs1[29]
.sym 94844 $abc$60912$n8768
.sym 94845 $abc$60912$n4937
.sym 94846 picorv32.reg_op1[1]
.sym 94847 $abc$60912$n4774
.sym 94850 $abc$60912$n4777
.sym 94851 picorv32.cpu_state[3]
.sym 94853 $abc$60912$n4939
.sym 94854 picorv32.irq_pending[10]
.sym 94857 picorv32.cpu_state[2]
.sym 94859 picorv32.latched_is_lu
.sym 94861 picorv32.cpuregs_wrdata[0]
.sym 94863 picorv32.cpu_state[1]
.sym 94868 picorv32.reg_op1[0]
.sym 94869 $abc$60912$n8769
.sym 94870 picorv32.mem_wordsize[2]
.sym 94872 $abc$60912$n4936
.sym 94875 picorv32.mem_wordsize[0]
.sym 94877 picorv32.mem_wordsize[0]
.sym 94878 picorv32.reg_op1[0]
.sym 94879 picorv32.reg_op1[1]
.sym 94880 picorv32.mem_wordsize[2]
.sym 94883 $abc$60912$n4936
.sym 94885 picorv32.cpu_state[1]
.sym 94891 picorv32.cpu_state[2]
.sym 94892 $abc$60912$n4774
.sym 94895 picorv32.cpu_state[3]
.sym 94898 $abc$60912$n4777
.sym 94902 $abc$60912$n4937
.sym 94903 $abc$60912$n4939
.sym 94907 picorv32.cpu_state[1]
.sym 94908 $abc$60912$n8768
.sym 94909 picorv32.irq_pending[10]
.sym 94910 $abc$60912$n8769
.sym 94914 picorv32.cpuregs_wrdata[0]
.sym 94920 picorv32.mem_wordsize[0]
.sym 94922 picorv32.latched_is_lu
.sym 94924 sys_clk_$glb_clk
.sym 94926 $abc$60912$n7370
.sym 94927 picorv32.mem_rdata_latched_noshuffle[6]
.sym 94928 picorv32.mem_rdata_latched_noshuffle[5]
.sym 94929 $abc$60912$n7354
.sym 94930 picorv32.cpuregs_rs1[10]
.sym 94931 $abc$60912$n6822
.sym 94932 $abc$60912$n7598
.sym 94933 $abc$60912$n7292
.sym 94934 $abc$60912$n4754
.sym 94935 $abc$60912$n4939
.sym 94936 $abc$60912$n5964_1
.sym 94937 picorv32.mem_rdata_latched_noshuffle[31]
.sym 94938 $abc$60912$n7279
.sym 94939 $abc$60912$n5739_1
.sym 94940 basesoc_sram_we[0]
.sym 94942 $abc$60912$n9084
.sym 94943 $abc$60912$n9778
.sym 94944 $abc$60912$n4568
.sym 94945 $abc$60912$n5370
.sym 94946 $abc$60912$n8220
.sym 94947 picorv32.latched_is_lu
.sym 94948 $abc$60912$n4936
.sym 94949 $abc$60912$n4549
.sym 94950 $abc$60912$n4665
.sym 94951 picorv32.cpuregs_wrdata[3]
.sym 94952 $abc$60912$n5775
.sym 94953 $abc$60912$n5937_1
.sym 94954 picorv32.cpuregs_rs1[0]
.sym 94955 $abc$60912$n7598
.sym 94956 $abc$60912$n8029
.sym 94957 picorv32.reg_pc[0]
.sym 94958 $abc$60912$n5739_1
.sym 94959 picorv32.decoded_imm[0]
.sym 94960 $abc$60912$n7340_1
.sym 94961 $abc$60912$n7498
.sym 94967 $abc$60912$n6812
.sym 94968 $abc$60912$n6160_1
.sym 94969 $abc$60912$n4738
.sym 94970 picorv32.decoded_imm[0]
.sym 94971 picorv32.cpu_state[3]
.sym 94972 picorv32.cpu_state[4]
.sym 94973 $abc$60912$n6843
.sym 94974 $abc$60912$n6834
.sym 94975 $abc$60912$n6842
.sym 94976 $abc$60912$n6851
.sym 94977 $abc$60912$n6813
.sym 94979 $abc$60912$n6831
.sym 94980 picorv32.reg_op1[3]
.sym 94981 $abc$60912$n6852
.sym 94982 $abc$60912$n6726
.sym 94983 $abc$60912$n5778
.sym 94986 picorv32.reg_op1[10]
.sym 94990 $abc$60912$n11434
.sym 94991 $abc$60912$n6830
.sym 94993 $abc$60912$n6833
.sym 94994 picorv32.reg_pc[0]
.sym 94995 $abc$60912$n5902
.sym 94997 $abc$60912$n6726
.sym 94998 $abc$60912$n5902
.sym 95000 $abc$60912$n5902
.sym 95001 $abc$60912$n6833
.sym 95002 $abc$60912$n6726
.sym 95003 $abc$60912$n6834
.sym 95007 picorv32.reg_pc[0]
.sym 95008 picorv32.decoded_imm[0]
.sym 95012 $abc$60912$n5902
.sym 95013 $abc$60912$n6830
.sym 95014 $abc$60912$n6726
.sym 95015 $abc$60912$n6831
.sym 95018 $abc$60912$n6842
.sym 95019 $abc$60912$n6843
.sym 95020 $abc$60912$n5902
.sym 95021 $abc$60912$n6726
.sym 95025 $abc$60912$n6160_1
.sym 95026 $abc$60912$n5778
.sym 95027 picorv32.reg_op1[10]
.sym 95030 $abc$60912$n6813
.sym 95031 $abc$60912$n6812
.sym 95032 $abc$60912$n6726
.sym 95033 $abc$60912$n5902
.sym 95036 $abc$60912$n6726
.sym 95037 $abc$60912$n5902
.sym 95038 $abc$60912$n6851
.sym 95039 $abc$60912$n6852
.sym 95042 $abc$60912$n11434
.sym 95043 picorv32.reg_op1[3]
.sym 95044 picorv32.cpu_state[4]
.sym 95045 picorv32.cpu_state[3]
.sym 95046 $abc$60912$n4738
.sym 95047 sys_clk_$glb_clk
.sym 95049 $abc$60912$n7436_1
.sym 95050 picorv32.cpuregs_rs1[8]
.sym 95051 picorv32.cpuregs_rs1[11]
.sym 95052 picorv32.cpuregs_rs1[4]
.sym 95053 $abc$60912$n7052
.sym 95054 $abc$60912$n6819
.sym 95055 $abc$60912$n7324_1
.sym 95056 picorv32.reg_out[3]
.sym 95057 spiflash_bus_adr[8]
.sym 95058 picorv32.instr_sub
.sym 95059 $abc$60912$n4935
.sym 95060 spiflash_bus_adr[8]
.sym 95061 picorv32.cpuregs_rs1[6]
.sym 95062 $abc$60912$n6160_1
.sym 95063 $abc$60912$n4738
.sym 95064 $abc$60912$n7295
.sym 95065 $abc$60912$n4549
.sym 95066 $abc$60912$n5035_1
.sym 95067 picorv32.cpuregs_rs1[7]
.sym 95068 picorv32.latched_stalu
.sym 95069 $abc$60912$n10491
.sym 95070 $abc$60912$n6726
.sym 95071 picorv32.cpu_state[3]
.sym 95072 $abc$60912$n4673
.sym 95073 picorv32.reg_op1[9]
.sym 95074 $abc$60912$n4702_1
.sym 95075 $abc$60912$n6884
.sym 95076 $abc$60912$n5740
.sym 95077 $abc$60912$n6870
.sym 95078 $abc$60912$n7290
.sym 95079 $abc$60912$n6872
.sym 95080 $abc$60912$n5251
.sym 95081 $abc$60912$n7279
.sym 95082 $abc$60912$n5778
.sym 95083 $abc$60912$n4693_1
.sym 95084 $abc$60912$n5902
.sym 95091 $abc$60912$n7311
.sym 95092 picorv32.instr_lui
.sym 95094 $abc$60912$n7290
.sym 95095 $abc$60912$n7306
.sym 95099 $abc$60912$n7309
.sym 95100 $abc$60912$n7396_1
.sym 95102 picorv32.cpuregs_wrdata[6]
.sym 95103 $abc$60912$n7380_1
.sym 95104 picorv32.cpuregs_rs1[0]
.sym 95105 $abc$60912$n7424_1
.sym 95107 picorv32.cpuregs_wrdata[13]
.sym 95111 picorv32.cpuregs_wrdata[3]
.sym 95113 $abc$60912$n4783_1
.sym 95115 picorv32.cpuregs_wrdata[7]
.sym 95116 $abc$60912$n4937
.sym 95117 picorv32.reg_pc[0]
.sym 95118 picorv32.is_lui_auipc_jal
.sym 95121 $abc$60912$n7498
.sym 95123 picorv32.instr_lui
.sym 95124 picorv32.cpuregs_rs1[0]
.sym 95125 picorv32.reg_pc[0]
.sym 95126 picorv32.is_lui_auipc_jal
.sym 95129 $abc$60912$n7306
.sym 95130 $abc$60912$n7309
.sym 95131 $abc$60912$n7311
.sym 95132 $abc$60912$n7290
.sym 95138 picorv32.cpuregs_wrdata[13]
.sym 95141 $abc$60912$n7396_1
.sym 95142 $abc$60912$n7380_1
.sym 95143 $abc$60912$n4937
.sym 95144 $abc$60912$n7424_1
.sym 95149 picorv32.cpuregs_wrdata[7]
.sym 95153 $abc$60912$n4783_1
.sym 95156 $abc$60912$n7498
.sym 95160 picorv32.cpuregs_wrdata[3]
.sym 95167 picorv32.cpuregs_wrdata[6]
.sym 95170 sys_clk_$glb_clk
.sym 95172 $abc$60912$n5948
.sym 95173 $abc$60912$n5968_1
.sym 95174 $abc$60912$n5962_1
.sym 95175 $abc$60912$n5946_1
.sym 95176 $abc$60912$n5954
.sym 95177 $abc$60912$n7397_1
.sym 95178 $abc$60912$n5958_1
.sym 95179 $abc$60912$n7338_1
.sym 95180 $abc$60912$n6726
.sym 95181 picorv32.latched_rd[4]
.sym 95182 picorv32.reg_next_pc[4]
.sym 95183 $abc$60912$n4826_1
.sym 95184 $abc$60912$n6842
.sym 95185 $abc$60912$n7323_1
.sym 95186 picorv32.cpu_state[4]
.sym 95187 $abc$60912$n5739_1
.sym 95188 $abc$60912$n7396_1
.sym 95189 picorv32.reg_op1[4]
.sym 95191 $abc$60912$n7436_1
.sym 95192 picorv32.reg_op1[18]
.sym 95193 picorv32.cpuregs_rs1[8]
.sym 95194 picorv32.decoded_imm[0]
.sym 95195 $abc$60912$n7309
.sym 95196 picorv32.decoded_rs2[0]
.sym 95197 $abc$60912$n4834
.sym 95198 $abc$60912$n7400_1
.sym 95199 $abc$60912$n4870_1
.sym 95200 $abc$60912$n4752
.sym 95201 $abc$60912$n11442
.sym 95202 $abc$60912$n7543
.sym 95203 $abc$60912$n7543
.sym 95204 $abc$60912$n5952_1
.sym 95205 $abc$60912$n5948
.sym 95207 $abc$60912$n4811
.sym 95214 $abc$60912$n6852
.sym 95215 $abc$60912$n6846
.sym 95217 $abc$60912$n6831
.sym 95218 $abc$60912$n7597
.sym 95219 $abc$60912$n5937_1
.sym 95220 $abc$60912$n6880
.sym 95222 $abc$60912$n6858
.sym 95223 $abc$60912$n6813
.sym 95224 $abc$60912$n7496_1
.sym 95225 $abc$60912$n7598
.sym 95226 $abc$60912$n6878
.sym 95227 $abc$60912$n6843
.sym 95228 $abc$60912$n6834
.sym 95232 $abc$60912$n7340_1
.sym 95233 $abc$60912$n7335_1
.sym 95235 $abc$60912$n6884
.sym 95236 $abc$60912$n7338_1
.sym 95237 $abc$60912$n6870
.sym 95238 $abc$60912$n7290
.sym 95239 $abc$60912$n6872
.sym 95241 $abc$60912$n6774
.sym 95246 $abc$60912$n5937_1
.sym 95247 $abc$60912$n6870
.sym 95248 $abc$60912$n6831
.sym 95249 $abc$60912$n6774
.sym 95252 $abc$60912$n6774
.sym 95253 $abc$60912$n5937_1
.sym 95254 $abc$60912$n6813
.sym 95255 $abc$60912$n6858
.sym 95258 $abc$60912$n6834
.sym 95259 $abc$60912$n6774
.sym 95260 $abc$60912$n5937_1
.sym 95261 $abc$60912$n6872
.sym 95264 $abc$60912$n6774
.sym 95265 $abc$60912$n5937_1
.sym 95266 $abc$60912$n6843
.sym 95267 $abc$60912$n6878
.sym 95270 $abc$60912$n6884
.sym 95271 $abc$60912$n6852
.sym 95272 $abc$60912$n5937_1
.sym 95273 $abc$60912$n6774
.sym 95276 $abc$60912$n7598
.sym 95277 $abc$60912$n7290
.sym 95278 $abc$60912$n7597
.sym 95279 $abc$60912$n7496_1
.sym 95282 $abc$60912$n7335_1
.sym 95283 $abc$60912$n7338_1
.sym 95284 $abc$60912$n7290
.sym 95285 $abc$60912$n7340_1
.sym 95288 $abc$60912$n6880
.sym 95289 $abc$60912$n5937_1
.sym 95290 $abc$60912$n6774
.sym 95291 $abc$60912$n6846
.sym 95293 sys_clk_$glb_clk
.sym 95295 $abc$60912$n7365
.sym 95296 $abc$60912$n7384_1
.sym 95297 picorv32.decoded_rs2[3]
.sym 95298 $abc$60912$n7092
.sym 95299 $abc$60912$n5960
.sym 95300 $abc$60912$n7369
.sym 95301 picorv32.decoded_rs2[0]
.sym 95302 $abc$60912$n7353
.sym 95305 picorv32.reg_op1[21]
.sym 95306 spiflash_bus_adr[7]
.sym 95307 picorv32.decoded_rs2[1]
.sym 95309 $abc$60912$n6846
.sym 95310 $abc$60912$n5966
.sym 95311 $abc$60912$n6807
.sym 95312 $abc$60912$n4799
.sym 95313 picorv32.cpu_state[2]
.sym 95314 $abc$60912$n7016_1
.sym 95315 $abc$60912$n5937_1
.sym 95316 $abc$60912$n4723
.sym 95317 $abc$60912$n7127
.sym 95318 $abc$60912$n6837
.sym 95319 picorv32.cpuregs_rs1[26]
.sym 95320 $abc$60912$n6828
.sym 95321 picorv32.cpuregs_rs1[25]
.sym 95322 picorv32.reg_op1[1]
.sym 95323 $abc$60912$n6840
.sym 95325 $abc$60912$n5775
.sym 95326 picorv32.reg_out[11]
.sym 95327 $abc$60912$n6774
.sym 95328 picorv32.cpu_state[4]
.sym 95330 picorv32.cpuregs_rs1[29]
.sym 95336 picorv32.latched_stalu
.sym 95338 $abc$60912$n7395_1
.sym 95339 $abc$60912$n7350
.sym 95340 picorv32.mem_rdata_q[31]
.sym 95341 $abc$60912$n7397_1
.sym 95342 $abc$60912$n7383_1
.sym 95343 picorv32.reg_op1[0]
.sym 95345 $abc$60912$n4837
.sym 95346 picorv32.reg_op1[1]
.sym 95347 picorv32.alu_out_q[4]
.sym 95348 $abc$60912$n7290
.sym 95350 picorv32.reg_out[4]
.sym 95351 $abc$60912$n5775
.sym 95353 picorv32.mem_wordsize[0]
.sym 95354 $abc$60912$n7355
.sym 95356 $abc$60912$n4772
.sym 95358 $abc$60912$n7400_1
.sym 95359 $abc$60912$n4540
.sym 95360 picorv32.mem_wordsize[2]
.sym 95361 $abc$60912$n7382_1
.sym 95364 $abc$60912$n4765_1
.sym 95365 picorv32.reg_next_pc[4]
.sym 95367 $abc$60912$n7353
.sym 95369 $abc$60912$n4772
.sym 95370 $abc$60912$n4765_1
.sym 95371 picorv32.mem_rdata_q[31]
.sym 95372 $abc$60912$n4540
.sym 95375 picorv32.reg_op1[1]
.sym 95376 $abc$60912$n7383_1
.sym 95377 picorv32.reg_op1[0]
.sym 95378 $abc$60912$n4837
.sym 95381 $abc$60912$n7400_1
.sym 95382 $abc$60912$n7397_1
.sym 95383 $abc$60912$n7395_1
.sym 95384 $abc$60912$n7290
.sym 95387 $abc$60912$n7290
.sym 95388 $abc$60912$n7355
.sym 95389 $abc$60912$n7350
.sym 95390 $abc$60912$n7353
.sym 95393 picorv32.reg_next_pc[4]
.sym 95395 $abc$60912$n5775
.sym 95396 picorv32.reg_out[4]
.sym 95400 picorv32.latched_stalu
.sym 95401 picorv32.reg_out[4]
.sym 95402 picorv32.alu_out_q[4]
.sym 95405 $abc$60912$n4772
.sym 95408 $abc$60912$n4765_1
.sym 95411 picorv32.mem_wordsize[0]
.sym 95412 $abc$60912$n7382_1
.sym 95413 picorv32.mem_wordsize[2]
.sym 95416 sys_clk_$glb_clk
.sym 95418 $abc$60912$n7258
.sym 95419 $abc$60912$n6741
.sym 95420 picorv32.cpuregs_rs1[24]
.sym 95421 picorv32.cpuregs_rs1[30]
.sym 95422 picorv32.mem_rdata_latched_noshuffle[20]
.sym 95423 picorv32.cpuregs_rs1[21]
.sym 95424 picorv32.cpuregs_rs1[26]
.sym 95425 picorv32.cpuregs_rs1[25]
.sym 95426 $abc$60912$n4893_1
.sym 95428 picorv32.reg_op1[16]
.sym 95429 $abc$60912$n4893_1
.sym 95430 $abc$60912$n6878
.sym 95431 $abc$60912$n7496_1
.sym 95432 picorv32.is_lui_auipc_jal
.sym 95433 picorv32.reg_pc[9]
.sym 95434 $abc$60912$n6880
.sym 95435 $abc$60912$n5739_1
.sym 95436 picorv32.mem_rdata_q[31]
.sym 95437 $abc$60912$n7380_1
.sym 95438 $abc$60912$n5902
.sym 95439 $abc$60912$n7384_1
.sym 95440 picorv32.cpuregs_rs1[9]
.sym 95441 picorv32.decoded_rs2[3]
.sym 95443 $abc$60912$n5996
.sym 95444 $abc$60912$n4738
.sym 95445 $abc$60912$n7756
.sym 95446 $abc$60912$n5937_1
.sym 95447 picorv32.reg_op1[30]
.sym 95448 picorv32.reg_out[25]
.sym 95449 $abc$60912$n7498
.sym 95451 $abc$60912$n6729
.sym 95452 picorv32.reg_next_pc[8]
.sym 95453 $abc$60912$n8029
.sym 95459 picorv32.reg_next_pc[8]
.sym 95461 picorv32.reg_out[8]
.sym 95462 $abc$60912$n7352
.sym 95463 picorv32.alu_out_q[8]
.sym 95464 $abc$60912$n7460_1
.sym 95465 $abc$60912$n7471
.sym 95466 $abc$60912$n7396_1
.sym 95467 picorv32.latched_stalu
.sym 95469 picorv32.alu_out_q[10]
.sym 95470 picorv32.latched_stalu
.sym 95472 $abc$60912$n7399_1
.sym 95473 $abc$60912$n7473
.sym 95474 $abc$60912$n5740
.sym 95475 $abc$60912$n7380_1
.sym 95476 $abc$60912$n5324
.sym 95477 $abc$60912$n7395_1
.sym 95484 picorv32.reg_out[10]
.sym 95485 $abc$60912$n5775
.sym 95487 $abc$60912$n7461
.sym 95489 $abc$60912$n7290
.sym 95490 $abc$60912$n7459
.sym 95492 $abc$60912$n7459
.sym 95493 $abc$60912$n7290
.sym 95494 $abc$60912$n7395_1
.sym 95495 $abc$60912$n7461
.sym 95498 $abc$60912$n7290
.sym 95499 $abc$60912$n7471
.sym 95500 $abc$60912$n7473
.sym 95501 $abc$60912$n7395_1
.sym 95505 $abc$60912$n7396_1
.sym 95506 $abc$60912$n7380_1
.sym 95510 picorv32.latched_stalu
.sym 95511 picorv32.reg_out[8]
.sym 95513 picorv32.alu_out_q[8]
.sym 95516 picorv32.latched_stalu
.sym 95518 picorv32.reg_out[10]
.sym 95519 picorv32.alu_out_q[10]
.sym 95522 $abc$60912$n7352
.sym 95523 $abc$60912$n5740
.sym 95524 $abc$60912$n5324
.sym 95525 $abc$60912$n7399_1
.sym 95528 picorv32.reg_out[8]
.sym 95529 $abc$60912$n5775
.sym 95530 picorv32.reg_next_pc[8]
.sym 95534 $abc$60912$n7396_1
.sym 95536 $abc$60912$n7460_1
.sym 95539 sys_clk_$glb_clk
.sym 95541 picorv32.cpuregs_rs1[23]
.sym 95542 picorv32.cpuregs_rs1[18]
.sym 95543 $abc$60912$n6750
.sym 95544 picorv32.cpuregs_rs1[17]
.sym 95545 $abc$60912$n5817_1
.sym 95546 picorv32.cpuregs_rs1[29]
.sym 95547 picorv32.cpuregs_rs1[28]
.sym 95548 picorv32.cpuregs_rs1[27]
.sym 95549 $abc$60912$n7129
.sym 95550 $abc$60912$n901
.sym 95551 $abc$60912$n6125
.sym 95552 spiflash_bus_adr[8]
.sym 95553 picorv32.latched_stalu
.sym 95554 $abc$60912$n4540
.sym 95555 picorv32.cpu_state[3]
.sym 95556 $abc$60912$n10491
.sym 95557 $abc$60912$n6740
.sym 95558 picorv32.latched_stalu
.sym 95559 $abc$60912$n6743
.sym 95560 picorv32.cpuregs_wrdata[26]
.sym 95561 $abc$60912$n5805
.sym 95562 picorv32.latched_stalu
.sym 95563 $abc$60912$n6726
.sym 95565 picorv32.cpuregs_wrdata[27]
.sym 95566 $abc$60912$n5817_1
.sym 95567 $abc$60912$n4478
.sym 95568 $abc$60912$n7496_1
.sym 95569 picorv32.reg_op1[22]
.sym 95570 $abc$60912$n6744
.sym 95571 $abc$60912$n7290
.sym 95572 $abc$60912$n7365
.sym 95573 $abc$60912$n5251
.sym 95574 $abc$60912$n5778
.sym 95575 spiflash_bus_adr[2]
.sym 95576 basesoc_uart_phy_rx_reg[7]
.sym 95582 $abc$60912$n11436
.sym 95584 $abc$60912$n4573
.sym 95585 $abc$60912$n7498
.sym 95587 picorv32.reg_pc[2]
.sym 95588 picorv32.cpuregs_rs1[2]
.sym 95589 picorv32.reg_op1[5]
.sym 95590 picorv32.reg_op1[18]
.sym 95592 $abc$60912$n7496_1
.sym 95593 picorv32.cpuregs_rs1[31]
.sym 95594 picorv32.reg_pc[31]
.sym 95595 $abc$60912$n7337_1
.sym 95597 $abc$60912$n7290
.sym 95598 picorv32.cpu_state[4]
.sym 95600 basesoc_uart_phy_rx_reg[7]
.sym 95601 picorv32.cpu_state[3]
.sym 95602 basesoc_uart_phy_rx_reg[6]
.sym 95603 picorv32.cpu_state[2]
.sym 95604 $abc$60912$n4935
.sym 95605 picorv32.is_lui_auipc_jal
.sym 95607 picorv32.instr_lui
.sym 95608 $abc$60912$n7757
.sym 95609 $abc$60912$n4931
.sym 95610 $abc$60912$n7020_1
.sym 95613 $abc$60912$n7267
.sym 95615 $abc$60912$n7337_1
.sym 95616 $abc$60912$n7498
.sym 95617 $abc$60912$n7290
.sym 95618 $abc$60912$n7496_1
.sym 95621 picorv32.cpu_state[2]
.sym 95622 $abc$60912$n4935
.sym 95623 $abc$60912$n7757
.sym 95624 $abc$60912$n7267
.sym 95627 picorv32.cpu_state[4]
.sym 95628 picorv32.cpu_state[3]
.sym 95629 $abc$60912$n11436
.sym 95630 picorv32.reg_op1[5]
.sym 95633 $abc$60912$n7020_1
.sym 95635 picorv32.reg_op1[18]
.sym 95636 $abc$60912$n4931
.sym 95639 basesoc_uart_phy_rx_reg[7]
.sym 95646 basesoc_uart_phy_rx_reg[6]
.sym 95651 picorv32.instr_lui
.sym 95652 picorv32.is_lui_auipc_jal
.sym 95653 picorv32.cpuregs_rs1[2]
.sym 95654 picorv32.reg_pc[2]
.sym 95657 picorv32.is_lui_auipc_jal
.sym 95658 picorv32.instr_lui
.sym 95659 picorv32.reg_pc[31]
.sym 95660 picorv32.cpuregs_rs1[31]
.sym 95661 $abc$60912$n4573
.sym 95662 sys_clk_$glb_clk
.sym 95663 sys_rst_$glb_sr
.sym 95664 $abc$60912$n5996
.sym 95665 $abc$60912$n5998_1
.sym 95666 $abc$60912$n5976_1
.sym 95667 $abc$60912$n6738
.sym 95668 $abc$60912$n5982_1
.sym 95669 $abc$60912$n5972
.sym 95670 $abc$60912$n5978
.sym 95671 $abc$60912$n5994_1
.sym 95672 basesoc_uart_phy_rx_reg[6]
.sym 95673 $abc$60912$n6732
.sym 95674 spiflash_bus_adr[4]
.sym 95675 basesoc_uart_phy_rx_reg[6]
.sym 95676 picorv32.alu_out_q[3]
.sym 95677 $abc$60912$n7017_1
.sym 95678 basesoc_uart_phy_rx_reg[5]
.sym 95679 picorv32.cpuregs_rs1[17]
.sym 95681 picorv32.cpuregs_rs1[31]
.sym 95682 picorv32.reg_out[26]
.sym 95683 $abc$60912$n5805
.sym 95684 $abc$60912$n7352
.sym 95685 picorv32.reg_op1[31]
.sym 95686 $abc$60912$n11436
.sym 95687 picorv32.alu_out_q[19]
.sym 95688 picorv32.reg_op1[15]
.sym 95689 picorv32.reg_op1[6]
.sym 95690 $abc$60912$n4834
.sym 95692 picorv32.reg_op1[19]
.sym 95693 $abc$60912$n5978
.sym 95694 $abc$60912$n4811
.sym 95695 $abc$60912$n5994_1
.sym 95696 spiflash_bus_adr[7]
.sym 95697 $abc$60912$n11442
.sym 95698 $abc$60912$n7543
.sym 95699 $abc$60912$n7543
.sym 95705 picorv32.reg_op1[6]
.sym 95706 picorv32.reg_op1[13]
.sym 95708 $abc$60912$n7016_1
.sym 95709 $abc$60912$n6178_1
.sym 95711 $abc$60912$n7155
.sym 95712 picorv32.reg_op1[9]
.sym 95713 $abc$60912$n6152_1
.sym 95715 $abc$60912$n6158_1
.sym 95716 $abc$60912$n4738
.sym 95717 $abc$60912$n7156_1
.sym 95719 picorv32.reg_out[9]
.sym 95721 picorv32.reg_op1[18]
.sym 95723 $abc$60912$n4922_1
.sym 95724 picorv32.reg_op1[19]
.sym 95725 $abc$60912$n7017_1
.sym 95727 $abc$60912$n5775
.sym 95728 picorv32.reg_op1[16]
.sym 95730 picorv32.reg_op1[21]
.sym 95731 picorv32.reg_next_pc[9]
.sym 95732 picorv32.latched_stalu
.sym 95733 $abc$60912$n5251
.sym 95734 $abc$60912$n5778
.sym 95735 picorv32.alu_out_q[9]
.sym 95739 $abc$60912$n6158_1
.sym 95740 $abc$60912$n5778
.sym 95741 picorv32.reg_op1[9]
.sym 95744 picorv32.reg_out[9]
.sym 95746 picorv32.alu_out_q[9]
.sym 95747 picorv32.latched_stalu
.sym 95751 picorv32.reg_out[9]
.sym 95752 $abc$60912$n5775
.sym 95753 picorv32.reg_next_pc[9]
.sym 95756 $abc$60912$n6152_1
.sym 95757 picorv32.reg_op1[6]
.sym 95759 $abc$60912$n5778
.sym 95762 picorv32.reg_op1[21]
.sym 95763 picorv32.reg_op1[13]
.sym 95764 $abc$60912$n7017_1
.sym 95765 $abc$60912$n7016_1
.sym 95769 $abc$60912$n5778
.sym 95770 picorv32.reg_op1[19]
.sym 95771 $abc$60912$n6178_1
.sym 95774 $abc$60912$n7017_1
.sym 95775 $abc$60912$n7016_1
.sym 95776 picorv32.reg_op1[18]
.sym 95777 picorv32.reg_op1[16]
.sym 95780 $abc$60912$n5251
.sym 95781 $abc$60912$n7155
.sym 95782 $abc$60912$n7156_1
.sym 95783 $abc$60912$n4922_1
.sym 95784 $abc$60912$n4738
.sym 95785 sys_clk_$glb_clk
.sym 95787 $abc$60912$n5797
.sym 95788 picorv32.reg_out[6]
.sym 95789 $abc$60912$n6744
.sym 95790 $abc$60912$n5988_1
.sym 95791 $abc$60912$n5986_1
.sym 95792 $abc$60912$n6765
.sym 95793 $abc$60912$n7304
.sym 95794 $abc$60912$n6747
.sym 95795 $abc$60912$n7177
.sym 95797 $abc$60912$n7498
.sym 95798 $abc$60912$n7177
.sym 95799 $abc$60912$n7630
.sym 95800 $abc$60912$n6753
.sym 95801 $abc$60912$n6759
.sym 95802 $abc$60912$n7629
.sym 95803 $abc$60912$n5809_1
.sym 95804 $abc$60912$n6653_1
.sym 95805 $abc$60912$n5966
.sym 95806 picorv32.decoded_imm[0]
.sym 95807 $abc$60912$n6762
.sym 95808 $abc$60912$n5968_1
.sym 95809 picorv32.cpu_state[2]
.sym 95810 $abc$60912$n4763_1
.sym 95811 picorv32.reg_out[23]
.sym 95812 $abc$60912$n6774
.sym 95813 $abc$60912$n5775
.sym 95814 picorv32.reg_op1[16]
.sym 95815 $abc$60912$n5982_1
.sym 95816 picorv32.cpu_state[4]
.sym 95817 picorv32.reg_next_pc[9]
.sym 95818 picorv32.reg_out[11]
.sym 95819 $abc$60912$n6774
.sym 95820 picorv32.cpuregs_wrdata[24]
.sym 95821 $abc$60912$n6732
.sym 95822 $abc$60912$n5370
.sym 95828 $abc$60912$n7495
.sym 95830 $abc$60912$n6892_1
.sym 95831 picorv32.cpu_state[3]
.sym 95832 $abc$60912$n7499_1
.sym 95834 picorv32.alu_out_q[16]
.sym 95837 picorv32.latched_stalu
.sym 95838 $abc$60912$n11447
.sym 95839 picorv32.reg_op1[31]
.sym 95840 $abc$60912$n7498
.sym 95841 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 95842 picorv32.decoded_imm[31]
.sym 95843 $abc$60912$n7290
.sym 95844 $abc$60912$n4893_1
.sym 95847 picorv32.reg_out[16]
.sym 95848 picorv32.reg_out[23]
.sym 95849 $abc$60912$n7576
.sym 95850 $abc$60912$n7498
.sym 95851 $abc$60912$n7496_1
.sym 95852 picorv32.alu_out_q[23]
.sym 95856 $abc$60912$n4811
.sym 95857 $abc$60912$n6895_1
.sym 95858 $abc$60912$n6893_1
.sym 95859 $abc$60912$n7575_1
.sym 95861 $abc$60912$n7290
.sym 95862 $abc$60912$n7496_1
.sym 95863 $abc$60912$n7498
.sym 95864 $abc$60912$n4811
.sym 95867 picorv32.decoded_imm[31]
.sym 95868 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 95870 picorv32.reg_op1[31]
.sym 95873 picorv32.latched_stalu
.sym 95874 picorv32.reg_out[16]
.sym 95875 picorv32.alu_out_q[16]
.sym 95879 picorv32.cpu_state[3]
.sym 95880 $abc$60912$n7495
.sym 95881 $abc$60912$n11447
.sym 95882 $abc$60912$n7499_1
.sym 95885 $abc$60912$n7575_1
.sym 95886 $abc$60912$n7576
.sym 95892 picorv32.reg_out[23]
.sym 95893 picorv32.alu_out_q[23]
.sym 95894 picorv32.latched_stalu
.sym 95897 $abc$60912$n6895_1
.sym 95899 $abc$60912$n6892_1
.sym 95900 $abc$60912$n6893_1
.sym 95903 $abc$60912$n7498
.sym 95904 $abc$60912$n7290
.sym 95905 $abc$60912$n7496_1
.sym 95906 $abc$60912$n4893_1
.sym 95908 sys_clk_$glb_clk
.sym 95910 $abc$60912$n5990
.sym 95911 $abc$60912$n5974_1
.sym 95912 $abc$60912$n6162
.sym 95913 $abc$60912$n5980_1
.sym 95914 picorv32.decoded_imm_uj[8]
.sym 95915 $abc$60912$n7245
.sym 95916 $abc$60912$n7148_1
.sym 95917 picorv32.decoded_rd[0]
.sym 95919 picorv32.latched_stalu
.sym 95920 $abc$60912$n4922_1
.sym 95922 picorv32.decoded_imm[6]
.sym 95923 picorv32.reg_pc[0]
.sym 95924 $abc$60912$n5865
.sym 95925 $abc$60912$n7290
.sym 95926 $abc$60912$n11447
.sym 95927 picorv32.decoded_imm[2]
.sym 95928 picorv32.decoded_imm[6]
.sym 95929 picorv32.reg_pc[9]
.sym 95930 picorv32.alu_out_q[16]
.sym 95931 picorv32.reg_out[6]
.sym 95932 picorv32.cpu_state[4]
.sym 95933 $abc$60912$n6774
.sym 95934 $abc$60912$n8029
.sym 95935 picorv32.alu_out_q[2]
.sym 95936 $abc$60912$n5988_1
.sym 95937 $abc$60912$n7756
.sym 95938 spiflash_bus_adr[6]
.sym 95939 picorv32.reg_op1[22]
.sym 95940 spiflash_bus_adr[5]
.sym 95941 $abc$60912$n5865
.sym 95942 $abc$60912$n7498
.sym 95943 $abc$60912$n6144_1
.sym 95944 $abc$60912$n8725_1
.sym 95945 picorv32.reg_out[25]
.sym 95951 picorv32.cpu_state[2]
.sym 95952 $abc$60912$n8029
.sym 95954 picorv32.reg_out[16]
.sym 95955 $abc$60912$n7115
.sym 95956 $abc$60912$n7016_1
.sym 95958 $abc$60912$n7741
.sym 95959 $abc$60912$n4931
.sym 95960 $abc$60912$n7137_1
.sym 95962 $abc$60912$n4834
.sym 95963 $abc$60912$n7017_1
.sym 95965 $abc$60912$n8723
.sym 95966 picorv32.reg_op1[8]
.sym 95967 picorv32.reg_op1[15]
.sym 95969 $abc$60912$n7020_1
.sym 95970 $abc$60912$n4922_1
.sym 95971 $abc$60912$n5775
.sym 95972 $abc$60912$n8722_1
.sym 95973 $abc$60912$n7148_1
.sym 95974 $abc$60912$n5251
.sym 95975 picorv32.reg_next_pc[16]
.sym 95976 $abc$60912$n4935
.sym 95978 $abc$60912$n7116
.sym 95979 $abc$60912$n7144
.sym 95980 $abc$60912$n7138
.sym 95981 $abc$60912$n8726
.sym 95982 picorv32.reg_op1[16]
.sym 95984 $abc$60912$n7137_1
.sym 95985 $abc$60912$n8723
.sym 95986 picorv32.cpu_state[2]
.sym 95987 $abc$60912$n8722_1
.sym 95990 $abc$60912$n4922_1
.sym 95991 picorv32.cpu_state[2]
.sym 95992 $abc$60912$n7144
.sym 95993 $abc$60912$n7148_1
.sym 95996 $abc$60912$n7115
.sym 95997 $abc$60912$n5251
.sym 95998 $abc$60912$n7116
.sym 95999 $abc$60912$n4922_1
.sym 96002 $abc$60912$n7016_1
.sym 96003 picorv32.reg_op1[16]
.sym 96004 $abc$60912$n7017_1
.sym 96005 picorv32.reg_op1[8]
.sym 96009 picorv32.reg_next_pc[16]
.sym 96010 $abc$60912$n5775
.sym 96011 picorv32.reg_out[16]
.sym 96014 $abc$60912$n4931
.sym 96015 picorv32.reg_op1[15]
.sym 96017 $abc$60912$n7020_1
.sym 96020 $abc$60912$n7138
.sym 96021 $abc$60912$n8029
.sym 96022 $abc$60912$n4935
.sym 96023 $abc$60912$n7741
.sym 96026 $abc$60912$n8726
.sym 96027 $abc$60912$n7020_1
.sym 96028 $abc$60912$n4931
.sym 96029 picorv32.reg_op1[16]
.sym 96030 $abc$60912$n4834
.sym 96031 sys_clk_$glb_clk
.sym 96033 $abc$60912$n7185
.sym 96034 $abc$60912$n6186_1
.sym 96035 $abc$60912$n7204_1
.sym 96036 spiflash_bus_adr[21]
.sym 96037 picorv32.cpuregs_wrdata[24]
.sym 96038 spiflash_bus_adr[1]
.sym 96039 $abc$60912$n7180_1
.sym 96040 $abc$60912$n7617
.sym 96041 $abc$60912$n6172_1
.sym 96043 picorv32.reg_op1[24]
.sym 96044 $abc$60912$n4833
.sym 96045 picorv32.reg_op1[15]
.sym 96047 $abc$60912$n4540
.sym 96049 picorv32.mem_rdata_latched_noshuffle[28]
.sym 96050 picorv32.cpuregs_rs1[16]
.sym 96051 $abc$60912$n5894_1
.sym 96052 $abc$60912$n5837
.sym 96053 $abc$60912$n4754
.sym 96054 picorv32.instr_lui
.sym 96055 picorv32.decoded_imm[14]
.sym 96056 picorv32.reg_next_pc[18]
.sym 96057 $abc$60912$n5775
.sym 96058 picorv32.is_lui_auipc_jal
.sym 96059 $abc$60912$n5817_1
.sym 96060 picorv32.cpuregs_rs1[23]
.sym 96061 $abc$60912$n5251
.sym 96062 $abc$60912$n5778
.sym 96063 $abc$60912$n4478
.sym 96064 $abc$60912$n5251
.sym 96065 picorv32.reg_op1[22]
.sym 96066 $abc$60912$n7185
.sym 96067 spiflash_bus_adr[2]
.sym 96068 $abc$60912$n7496_1
.sym 96075 $abc$60912$n8734_1
.sym 96076 $abc$60912$n4834
.sym 96077 picorv32.reg_next_pc[2]
.sym 96078 $abc$60912$n7192_1
.sym 96079 $abc$60912$n7196_1
.sym 96080 $abc$60912$n7748
.sym 96082 $abc$60912$n8737_1
.sym 96083 $abc$60912$n7172_1
.sym 96084 $abc$60912$n4931
.sym 96085 $abc$60912$n5775
.sym 96086 $abc$60912$n8744
.sym 96088 $abc$60912$n4922_1
.sym 96089 $abc$60912$n7020_1
.sym 96090 picorv32.reg_op1[22]
.sym 96092 picorv32.reg_out[2]
.sym 96093 picorv32.reg_op1[19]
.sym 96094 $abc$60912$n8029
.sym 96095 picorv32.alu_out_q[2]
.sym 96096 $abc$60912$n7180_1
.sym 96097 $abc$60912$n8743_1
.sym 96100 $abc$60912$n8738
.sym 96101 picorv32.latched_stalu
.sym 96102 $abc$60912$n8735
.sym 96103 picorv32.cpu_state[2]
.sym 96104 $abc$60912$n4935
.sym 96107 picorv32.reg_op1[22]
.sym 96108 $abc$60912$n8744
.sym 96109 $abc$60912$n7020_1
.sym 96110 $abc$60912$n4931
.sym 96113 picorv32.reg_op1[19]
.sym 96114 $abc$60912$n7020_1
.sym 96115 $abc$60912$n4931
.sym 96119 $abc$60912$n5775
.sym 96121 picorv32.reg_out[2]
.sym 96122 picorv32.reg_next_pc[2]
.sym 96125 $abc$60912$n8734_1
.sym 96126 $abc$60912$n7172_1
.sym 96127 $abc$60912$n8735
.sym 96128 picorv32.cpu_state[2]
.sym 96131 $abc$60912$n7748
.sym 96132 $abc$60912$n8743_1
.sym 96133 $abc$60912$n8029
.sym 96134 $abc$60912$n4935
.sym 96137 picorv32.alu_out_q[2]
.sym 96138 picorv32.latched_stalu
.sym 96140 picorv32.reg_out[2]
.sym 96143 picorv32.cpu_state[2]
.sym 96144 $abc$60912$n8737_1
.sym 96145 $abc$60912$n7180_1
.sym 96146 $abc$60912$n8738
.sym 96149 $abc$60912$n7196_1
.sym 96150 $abc$60912$n7192_1
.sym 96151 $abc$60912$n4922_1
.sym 96152 picorv32.cpu_state[2]
.sym 96153 $abc$60912$n4834
.sym 96154 sys_clk_$glb_clk
.sym 96156 $abc$60912$n7542_1
.sym 96157 $abc$60912$n5833
.sym 96158 picorv32.reg_out[20]
.sym 96159 $abc$60912$n7648
.sym 96160 $abc$60912$n9045
.sym 96161 $abc$60912$n6170_1
.sym 96162 $abc$60912$n6756
.sym 96163 $abc$60912$n7236
.sym 96164 $abc$60912$n9826
.sym 96165 $abc$60912$n7172_1
.sym 96167 $abc$60912$n9826
.sym 96168 picorv32.reg_op1[22]
.sym 96169 picorv32.reg_next_pc[24]
.sym 96170 $abc$60912$n7209
.sym 96171 spiflash_bus_adr[21]
.sym 96172 $abc$60912$n7017_1
.sym 96173 $abc$60912$n7253
.sym 96174 picorv32.decoded_imm[19]
.sym 96175 $abc$60912$n5984
.sym 96176 picorv32.reg_op1[19]
.sym 96177 $abc$60912$n5992_1
.sym 96179 picorv32.reg_pc[18]
.sym 96180 $abc$60912$n7204_1
.sym 96181 $abc$60912$n4870_1
.sym 96182 $abc$60912$n6990_1
.sym 96183 picorv32.reg_op1[19]
.sym 96184 picorv32.reg_op1[23]
.sym 96185 picorv32.reg_op1[23]
.sym 96186 picorv32.reg_out[15]
.sym 96187 $abc$60912$n7543
.sym 96188 spiflash_bus_adr[7]
.sym 96189 $abc$60912$n7509_1
.sym 96190 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96191 picorv32.reg_op1[21]
.sym 96197 picorv32.reg_op1[18]
.sym 96198 picorv32.alu_out_q[5]
.sym 96199 $abc$60912$n4834
.sym 96200 picorv32.reg_op1[21]
.sym 96201 $abc$60912$n7016_1
.sym 96202 $abc$60912$n7193_1
.sym 96203 picorv32.reg_op1[20]
.sym 96205 $abc$60912$n7232_1
.sym 96206 $abc$60912$n8746_1
.sym 96207 $abc$60912$n7020_1
.sym 96208 picorv32.reg_out[5]
.sym 96209 $abc$60912$n8029
.sym 96210 $abc$60912$n7236
.sym 96214 $abc$60912$n8747
.sym 96215 $abc$60912$n4922_1
.sym 96216 picorv32.cpu_state[2]
.sym 96218 $abc$60912$n4935
.sym 96219 picorv32.reg_op1[23]
.sym 96220 $abc$60912$n7017_1
.sym 96221 $abc$60912$n5251
.sym 96223 picorv32.reg_op1[26]
.sym 96224 $abc$60912$n7194
.sym 96226 $abc$60912$n4931
.sym 96227 picorv32.latched_stalu
.sym 96228 $abc$60912$n7749
.sym 96230 $abc$60912$n4931
.sym 96232 picorv32.reg_op1[20]
.sym 96233 $abc$60912$n7020_1
.sym 96236 $abc$60912$n8029
.sym 96237 $abc$60912$n7749
.sym 96238 $abc$60912$n4935
.sym 96239 $abc$60912$n8746_1
.sym 96242 $abc$60912$n7236
.sym 96243 $abc$60912$n7232_1
.sym 96244 $abc$60912$n4922_1
.sym 96245 picorv32.cpu_state[2]
.sym 96248 $abc$60912$n7017_1
.sym 96249 picorv32.reg_op1[18]
.sym 96250 picorv32.reg_op1[26]
.sym 96251 $abc$60912$n7016_1
.sym 96255 $abc$60912$n7193_1
.sym 96256 $abc$60912$n7194
.sym 96257 $abc$60912$n5251
.sym 96260 $abc$60912$n7017_1
.sym 96261 $abc$60912$n7016_1
.sym 96262 picorv32.reg_op1[21]
.sym 96263 picorv32.reg_op1[23]
.sym 96266 $abc$60912$n4931
.sym 96267 $abc$60912$n8747
.sym 96268 picorv32.reg_op1[23]
.sym 96269 $abc$60912$n7020_1
.sym 96272 picorv32.latched_stalu
.sym 96274 picorv32.alu_out_q[5]
.sym 96275 picorv32.reg_out[5]
.sym 96276 $abc$60912$n4834
.sym 96277 sys_clk_$glb_clk
.sym 96279 $abc$60912$n5853_1
.sym 96280 $abc$60912$n6182
.sym 96281 picorv32.cpuregs_wrdata[21]
.sym 96282 picorv32.cpuregs_wrdata[25]
.sym 96283 $abc$60912$n6180_1
.sym 96284 spiflash_bus_adr[19]
.sym 96285 $abc$60912$n7520
.sym 96286 spiflash_bus_adr[13]
.sym 96287 $abc$60912$n11455
.sym 96288 picorv32.decoded_imm[28]
.sym 96289 $abc$60912$n4830
.sym 96290 $abc$60912$n6156
.sym 96292 picorv32.alu_out_q[15]
.sym 96293 $abc$60912$n6813_1
.sym 96294 $abc$60912$n6166_1
.sym 96295 spiflash_bus_adr[8]
.sym 96296 picorv32.reg_out[5]
.sym 96297 picorv32.reg_out[13]
.sym 96299 spiflash_bus_adr[4]
.sym 96300 $abc$60912$n6816_1
.sym 96301 $abc$60912$n9836
.sym 96302 picorv32.decoded_imm[11]
.sym 96303 picorv32.cpuregs_rs1[27]
.sym 96304 picorv32.cpu_state[4]
.sym 96305 $abc$60912$n5775
.sym 96307 picorv32.reg_next_pc[21]
.sym 96308 spiflash_bus_adr[1]
.sym 96309 $abc$60912$n9098
.sym 96310 spiflash_bus_adr[13]
.sym 96311 basesoc_uart_phy_rx_reg[1]
.sym 96312 picorv32.instr_lui
.sym 96313 picorv32.alu_out_q[20]
.sym 96314 picorv32.reg_op1[29]
.sym 96320 picorv32.reg_op1[14]
.sym 96321 $abc$60912$n7200
.sym 96322 $abc$60912$n4834
.sym 96323 picorv32.reg_op1[16]
.sym 96324 $abc$60912$n7017_1
.sym 96325 picorv32.cpu_state[2]
.sym 96326 picorv32.reg_op1[19]
.sym 96327 $abc$60912$n7017_1
.sym 96328 $abc$60912$n8740_1
.sym 96329 $abc$60912$n8741
.sym 96330 $abc$60912$n7234_1
.sym 96331 $abc$60912$n5251
.sym 96332 picorv32.reg_op1[26]
.sym 96333 $abc$60912$n7139_1
.sym 96334 $abc$60912$n5251
.sym 96335 $abc$60912$n7016_1
.sym 96336 $abc$60912$n7185
.sym 96337 $abc$60912$n4922_1
.sym 96338 $abc$60912$n7496_1
.sym 96340 $abc$60912$n7204_1
.sym 96342 $abc$60912$n7233
.sym 96343 $abc$60912$n7140
.sym 96344 picorv32.reg_op1[28]
.sym 96345 $abc$60912$n4922_1
.sym 96346 picorv32.reg_op1[11]
.sym 96347 $abc$60912$n7290
.sym 96348 $abc$60912$n4826_1
.sym 96350 $abc$60912$n7498
.sym 96353 $abc$60912$n7233
.sym 96354 $abc$60912$n7234_1
.sym 96356 $abc$60912$n5251
.sym 96359 $abc$60912$n7200
.sym 96360 $abc$60912$n4922_1
.sym 96361 picorv32.cpu_state[2]
.sym 96362 $abc$60912$n7204_1
.sym 96365 $abc$60912$n7496_1
.sym 96366 $abc$60912$n4826_1
.sym 96367 $abc$60912$n7290
.sym 96368 $abc$60912$n7498
.sym 96371 $abc$60912$n8740_1
.sym 96372 $abc$60912$n7185
.sym 96373 picorv32.cpu_state[2]
.sym 96374 $abc$60912$n8741
.sym 96377 $abc$60912$n5251
.sym 96378 $abc$60912$n4922_1
.sym 96379 $abc$60912$n7139_1
.sym 96380 $abc$60912$n7140
.sym 96383 picorv32.reg_op1[16]
.sym 96384 picorv32.reg_op1[14]
.sym 96385 $abc$60912$n7017_1
.sym 96386 $abc$60912$n7016_1
.sym 96389 $abc$60912$n7017_1
.sym 96390 picorv32.reg_op1[26]
.sym 96391 $abc$60912$n7016_1
.sym 96392 picorv32.reg_op1[28]
.sym 96395 picorv32.reg_op1[11]
.sym 96396 picorv32.reg_op1[19]
.sym 96397 $abc$60912$n7017_1
.sym 96398 $abc$60912$n7016_1
.sym 96399 $abc$60912$n4834
.sym 96400 sys_clk_$glb_clk
.sym 96402 $abc$60912$n4874
.sym 96403 $abc$60912$n9098
.sym 96404 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 96405 $abc$60912$n4907_1
.sym 96406 $abc$60912$n4877
.sym 96407 $abc$60912$n4830
.sym 96408 $abc$60912$n7207
.sym 96409 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96411 $abc$60912$n6991
.sym 96412 $abc$60912$n4861
.sym 96413 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96415 $abc$60912$n7520
.sym 96418 $abc$60912$n9049
.sym 96419 $abc$60912$n6977_1
.sym 96420 $abc$60912$n7290
.sym 96421 $abc$60912$n6978_1
.sym 96422 picorv32.mem_rdata_latched_noshuffle[31]
.sym 96423 $abc$60912$n6966_1
.sym 96424 picorv32.reg_out[21]
.sym 96425 $abc$60912$n7200
.sym 96426 spiflash_bus_adr[6]
.sym 96427 picorv32.reg_op1[15]
.sym 96428 $abc$60912$n6129
.sym 96429 $abc$60912$n9061
.sym 96430 $abc$60912$n7498
.sym 96431 $abc$60912$n7138
.sym 96432 $abc$60912$n8725_1
.sym 96433 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96434 slave_sel_r[0]
.sym 96435 $abc$60912$n7225_1
.sym 96436 $abc$60912$n9059
.sym 96437 picorv32.reg_out[25]
.sym 96443 $abc$60912$n9059
.sym 96445 $abc$60912$n4738
.sym 96447 $abc$60912$n6190_1
.sym 96448 picorv32.alu_out_q[25]
.sym 96449 $abc$60912$n6129
.sym 96450 picorv32.latched_stalu
.sym 96451 $abc$60912$n5778
.sym 96453 $abc$60912$n4910_1
.sym 96454 picorv32.reg_op1[29]
.sym 96456 picorv32.reg_op1[18]
.sym 96457 $abc$60912$n2702
.sym 96458 $abc$60912$n6144
.sym 96459 slave_sel_r[0]
.sym 96461 picorv32.reg_out[25]
.sym 96464 $abc$60912$n4905_1
.sym 96465 $abc$60912$n5775
.sym 96468 picorv32.reg_op1[13]
.sym 96469 $abc$60912$n9047
.sym 96470 $abc$60912$n6166_1
.sym 96472 $abc$60912$n5371
.sym 96473 $abc$60912$n6176_1
.sym 96474 $abc$60912$n9049
.sym 96476 $abc$60912$n9049
.sym 96477 $abc$60912$n2702
.sym 96478 $abc$60912$n6129
.sym 96479 $abc$60912$n9047
.sym 96482 picorv32.alu_out_q[25]
.sym 96483 picorv32.reg_out[25]
.sym 96484 picorv32.latched_stalu
.sym 96485 $abc$60912$n5371
.sym 96488 $abc$60912$n9059
.sym 96489 $abc$60912$n2702
.sym 96490 $abc$60912$n6144
.sym 96491 $abc$60912$n9047
.sym 96494 $abc$60912$n5778
.sym 96496 $abc$60912$n6176_1
.sym 96497 picorv32.reg_op1[18]
.sym 96500 $abc$60912$n5775
.sym 96501 picorv32.latched_stalu
.sym 96502 picorv32.reg_out[25]
.sym 96503 picorv32.alu_out_q[25]
.sym 96506 $abc$60912$n4905_1
.sym 96507 slave_sel_r[0]
.sym 96508 $abc$60912$n4910_1
.sym 96512 picorv32.reg_op1[29]
.sym 96513 $abc$60912$n5778
.sym 96514 $abc$60912$n6190_1
.sym 96518 $abc$60912$n5778
.sym 96519 picorv32.reg_op1[13]
.sym 96521 $abc$60912$n6166_1
.sym 96522 $abc$60912$n4738
.sym 96523 sys_clk_$glb_clk
.sym 96525 $abc$60912$n4866
.sym 96526 $abc$60912$n9100
.sym 96527 $abc$60912$n4808
.sym 96528 $abc$60912$n4863
.sym 96529 $abc$60912$n4801
.sym 96530 $abc$60912$n4851_1
.sym 96531 $abc$60912$n4870_1
.sym 96532 $abc$60912$n4854
.sym 96533 spiflash_bus_adr[8]
.sym 96534 $abc$60912$n4830
.sym 96535 $abc$60912$n4830
.sym 96537 picorv32.latched_stalu
.sym 96538 $abc$60912$n7207
.sym 96540 $abc$60912$n5837
.sym 96541 $abc$60912$n7752
.sym 96542 spiflash_bus_adr[4]
.sym 96543 basesoc_uart_phy_tx_bitcount[0]
.sym 96544 $abc$60912$n6188
.sym 96545 $abc$60912$n9047
.sym 96546 $abc$60912$n6144
.sym 96548 $abc$60912$n5861_1
.sym 96549 basesoc_uart_phy_rx_reg[1]
.sym 96550 $abc$60912$n4905_1
.sym 96551 $abc$60912$n4907_1
.sym 96552 picorv32.cpuregs_rs1[23]
.sym 96553 $abc$60912$n4877
.sym 96554 picorv32.reg_op1[13]
.sym 96555 picorv32.reg_op1[24]
.sym 96556 $abc$60912$n4752
.sym 96557 $abc$60912$n4826_1
.sym 96558 $abc$60912$n4853_1
.sym 96559 spiflash_bus_adr[2]
.sym 96560 spiflash_bus_adr[8]
.sym 96566 $abc$60912$n4828_1
.sym 96568 $abc$60912$n4834
.sym 96569 $abc$60912$n4827
.sym 96570 $abc$60912$n7209
.sym 96571 slave_sel_r[0]
.sym 96572 $abc$60912$n8749_1
.sym 96573 $abc$60912$n4813_1
.sym 96575 $abc$60912$n6147
.sym 96576 $abc$60912$n4895_1
.sym 96579 $abc$60912$n7020_1
.sym 96580 picorv32.reg_op1[24]
.sym 96581 $abc$60912$n4861
.sym 96582 $abc$60912$n4860
.sym 96583 $abc$60912$n4931
.sym 96585 $abc$60912$n8750
.sym 96586 $abc$60912$n4900
.sym 96587 $abc$60912$n2702
.sym 96588 $abc$60912$n4812
.sym 96589 $abc$60912$n9061
.sym 96590 $abc$60912$n4866
.sym 96591 $abc$60912$n4818
.sym 96592 picorv32.cpu_state[2]
.sym 96593 $abc$60912$n9046
.sym 96595 $abc$60912$n9047
.sym 96596 $abc$60912$n6125
.sym 96597 $abc$60912$n4833
.sym 96599 $abc$60912$n4828_1
.sym 96600 slave_sel_r[0]
.sym 96601 $abc$60912$n4833
.sym 96602 $abc$60912$n4827
.sym 96605 $abc$60912$n6125
.sym 96606 $abc$60912$n9046
.sym 96607 $abc$60912$n2702
.sym 96608 $abc$60912$n9047
.sym 96611 $abc$60912$n4860
.sym 96612 $abc$60912$n4866
.sym 96613 $abc$60912$n4861
.sym 96614 slave_sel_r[0]
.sym 96617 $abc$60912$n4931
.sym 96618 $abc$60912$n7020_1
.sym 96619 picorv32.reg_op1[24]
.sym 96623 $abc$60912$n4818
.sym 96624 $abc$60912$n4813_1
.sym 96625 $abc$60912$n4812
.sym 96626 slave_sel_r[0]
.sym 96629 $abc$60912$n4895_1
.sym 96631 slave_sel_r[0]
.sym 96632 $abc$60912$n4900
.sym 96635 $abc$60912$n9047
.sym 96636 $abc$60912$n9061
.sym 96637 $abc$60912$n6147
.sym 96638 $abc$60912$n2702
.sym 96641 $abc$60912$n8750
.sym 96642 $abc$60912$n7209
.sym 96643 picorv32.cpu_state[2]
.sym 96644 $abc$60912$n8749_1
.sym 96645 $abc$60912$n4834
.sym 96646 sys_clk_$glb_clk
.sym 96648 $abc$60912$n9063
.sym 96649 $abc$60912$n4803
.sym 96650 $abc$60912$n4872
.sym 96651 $abc$60912$n4849
.sym 96652 $abc$60912$n4875_1
.sym 96653 $abc$60912$n4908_1
.sym 96654 basesoc_uart_phy_rx_reg[1]
.sym 96655 $abc$60912$n4852_1
.sym 96657 $abc$60912$n5111
.sym 96658 picorv32.reg_next_pc[4]
.sym 96660 $abc$60912$n927
.sym 96661 $abc$60912$n4483
.sym 96662 picorv32.latched_rd[3]
.sym 96663 $abc$60912$n6132
.sym 96664 basesoc_uart_phy_rx_reg[5]
.sym 96665 $abc$60912$n4483
.sym 96666 $abc$60912$n4859_1
.sym 96667 $abc$60912$n2701
.sym 96668 $abc$60912$n8749_1
.sym 96669 picorv32.reg_op1[14]
.sym 96670 picorv32.alu_out_q[31]
.sym 96671 $abc$60912$n6141
.sym 96672 $abc$60912$n5538
.sym 96673 spiflash_bus_adr[7]
.sym 96674 $abc$60912$n2702
.sym 96675 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 96676 $abc$60912$n5980_1
.sym 96677 $abc$60912$n6129
.sym 96678 spiflash_bus_dat_w[20]
.sym 96679 $abc$60912$n4922_1
.sym 96680 $abc$60912$n4870_1
.sym 96681 picorv32.reg_op1[23]
.sym 96682 picorv32.reg_out[15]
.sym 96683 $abc$60912$n2702
.sym 96691 $abc$60912$n4814
.sym 96692 $abc$60912$n9067
.sym 96693 $abc$60912$n4831
.sym 96694 $abc$60912$n4815
.sym 96696 basesoc_uart_phy_uart_clk_txen
.sym 96697 $abc$60912$n4816
.sym 96698 basesoc_uart_phy_tx_busy
.sym 96699 $abc$60912$n9075
.sym 96700 $abc$60912$n4862_1
.sym 96701 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96702 $abc$60912$n2701
.sym 96703 $abc$60912$n4832
.sym 96704 $abc$60912$n4906
.sym 96705 $abc$60912$n6141
.sym 96706 $abc$60912$n4830
.sym 96707 $abc$60912$n4829_1
.sym 96709 $abc$60912$n5111
.sym 96710 $abc$60912$n4908_1
.sym 96711 $abc$60912$n4907_1
.sym 96712 $abc$60912$n9065
.sym 96713 $abc$60912$n4909
.sym 96714 $abc$60912$n4865_1
.sym 96715 $abc$60912$n4864
.sym 96716 $abc$60912$n11073
.sym 96717 basesoc_uart_phy_tx_bitcount[0]
.sym 96718 $abc$60912$n6129
.sym 96719 $abc$60912$n4863
.sym 96720 $abc$60912$n4817_1
.sym 96722 $abc$60912$n4831
.sym 96723 $abc$60912$n4830
.sym 96724 $abc$60912$n4829_1
.sym 96725 $abc$60912$n4832
.sym 96728 $abc$60912$n4864
.sym 96729 $abc$60912$n4862_1
.sym 96730 $abc$60912$n4863
.sym 96731 $abc$60912$n4865_1
.sym 96734 $abc$60912$n6129
.sym 96735 $abc$60912$n9067
.sym 96736 $abc$60912$n2701
.sym 96737 $abc$60912$n9065
.sym 96740 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96746 basesoc_uart_phy_tx_busy
.sym 96747 basesoc_uart_phy_uart_clk_txen
.sym 96748 $abc$60912$n5111
.sym 96749 basesoc_uart_phy_tx_bitcount[0]
.sym 96752 $abc$60912$n9075
.sym 96753 $abc$60912$n2701
.sym 96754 $abc$60912$n9065
.sym 96755 $abc$60912$n6141
.sym 96758 $abc$60912$n4907_1
.sym 96759 $abc$60912$n4908_1
.sym 96760 $abc$60912$n4906
.sym 96761 $abc$60912$n4909
.sym 96764 $abc$60912$n4816
.sym 96765 $abc$60912$n4817_1
.sym 96766 $abc$60912$n4815
.sym 96767 $abc$60912$n4814
.sym 96768 $abc$60912$n11073
.sym 96769 sys_clk_$glb_clk
.sym 96771 $abc$60912$n4909
.sym 96772 $abc$60912$n4817_1
.sym 96773 $abc$60912$n6126
.sym 96774 $abc$60912$n4876_1
.sym 96775 $abc$60912$n4853_1
.sym 96776 $abc$60912$n4832
.sym 96777 $abc$60912$n4865_1
.sym 96778 $abc$60912$n4807
.sym 96779 spiflash_bus_adr[7]
.sym 96781 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 96783 $abc$60912$n6156
.sym 96784 $abc$60912$n6176_1
.sym 96785 $abc$60912$n5108
.sym 96786 $abc$60912$n4849
.sym 96787 $abc$60912$n9075
.sym 96788 $abc$60912$n4898_1
.sym 96789 $abc$60912$n4831
.sym 96790 $abc$60912$n5537
.sym 96791 spiflash_bus_adr[4]
.sym 96792 $abc$60912$n6138
.sym 96793 $abc$60912$n4816
.sym 96794 $abc$60912$n4805
.sym 96795 picorv32.reg_out[29]
.sym 96796 $abc$60912$n6135
.sym 96797 picorv32.alu_out_q[20]
.sym 96798 $abc$60912$n4563
.sym 96799 picorv32.reg_next_pc[21]
.sym 96800 $abc$60912$n4865_1
.sym 96801 spiflash_bus_adr[1]
.sym 96802 spiflash_bus_adr[13]
.sym 96803 basesoc_uart_phy_rx_reg[1]
.sym 96804 picorv32.cpuregs_rs1[23]
.sym 96805 spiflash_bus_adr[4]
.sym 96806 $abc$60912$n4817_1
.sym 96814 $abc$60912$n4563
.sym 96830 basesoc_uart_phy_rx_reg[5]
.sym 96833 spiflash_bus_adr[4]
.sym 96835 $abc$60912$n7177
.sym 96837 basesoc_uart_phy_rx_reg[3]
.sym 96840 basesoc_uart_phy_rx_reg[6]
.sym 96841 $abc$60912$n4832
.sym 96842 basesoc_uart_phy_rx_reg[0]
.sym 96843 $abc$60912$n2701
.sym 96847 basesoc_uart_phy_rx_reg[5]
.sym 96851 spiflash_bus_adr[4]
.sym 96860 $abc$60912$n7177
.sym 96863 basesoc_uart_phy_rx_reg[6]
.sym 96869 basesoc_uart_phy_rx_reg[3]
.sym 96878 $abc$60912$n2701
.sym 96881 $abc$60912$n4832
.sym 96887 basesoc_uart_phy_rx_reg[0]
.sym 96891 $abc$60912$n4563
.sym 96892 sys_clk_$glb_clk
.sym 96893 sys_rst_$glb_sr
.sym 96894 picorv32.reg_pc[16]
.sym 96895 $abc$60912$n6138
.sym 96896 spiflash_bus_adr[7]
.sym 96897 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 96898 spiflash_bus_adr[13]
.sym 96899 $abc$60912$n4922_1
.sym 96900 $abc$60912$n7521_1
.sym 96901 spiflash_bus_adr[7]
.sym 96902 $abc$60912$n4893_1
.sym 96906 $abc$60912$n6125
.sym 96907 $abc$60912$n5377
.sym 96908 $abc$60912$n6129
.sym 96909 $abc$60912$n7498
.sym 96910 picorv32.reg_pc[9]
.sym 96911 $abc$60912$n6125
.sym 96912 $abc$60912$n7177
.sym 96913 por_rst
.sym 96915 $abc$60912$n6966_1
.sym 96917 spiflash_bus_adr[19]
.sym 96918 $abc$60912$n6126
.sym 96919 $abc$60912$n5212
.sym 96920 $abc$60912$n6129
.sym 96923 slave_sel_r[0]
.sym 96924 $abc$60912$n6129
.sym 96925 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 96926 picorv32.reg_op1[15]
.sym 96928 $abc$60912$n9061
.sym 96943 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 96946 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 96951 spiflash_bus_adr[8]
.sym 96952 picorv32.reg_next_pc[4]
.sym 96955 $abc$60912$n6135
.sym 96965 $abc$60912$n6908_1
.sym 96969 $abc$60912$n6908_1
.sym 96974 picorv32.reg_next_pc[4]
.sym 96980 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 96986 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 97001 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 97004 $abc$60912$n6135
.sym 97013 spiflash_bus_adr[8]
.sym 97017 $abc$60912$n7648
.sym 97018 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 97019 $abc$60912$n5962_1
.sym 97020 $abc$60912$n9061
.sym 97021 $abc$60912$n4738
.sym 97025 spiflash_bus_adr[8]
.sym 97026 $abc$60912$n6125
.sym 97030 spiflash_bus_adr[2]
.sym 97034 spiflash_bus_adr[4]
.sym 97036 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 97037 picorv32.decoded_imm[27]
.sym 97038 $abc$60912$n6653_1
.sym 97039 picorv32.reg_next_pc[30]
.sym 97046 picorv32.reg_op1[13]
.sym 97052 spiflash_bus_adr[8]
.sym 97063 slave_sel_r[0]
.sym 97065 $abc$60912$n9826
.sym 97066 $abc$60912$n5968_1
.sym 97077 $abc$60912$n7177
.sym 97079 $abc$60912$n4922_1
.sym 97080 $abc$60912$n4830
.sym 97084 $abc$60912$n7498
.sym 97092 slave_sel_r[0]
.sym 97106 $abc$60912$n4922_1
.sym 97109 $abc$60912$n7498
.sym 97118 $abc$60912$n9826
.sym 97122 $abc$60912$n4830
.sym 97130 $abc$60912$n5968_1
.sym 97135 $abc$60912$n7177
.sym 97145 spiflash_bus_adr[4]
.sym 97148 $abc$60912$n7253
.sym 97150 $abc$60912$n4811
.sym 97151 basesoc_uart_phy_rx_reg[5]
.sym 97153 basesoc_uart_phy_tx_busy
.sym 97157 $abc$60912$n9826
.sym 97158 $abc$60912$n5860
.sym 97159 $abc$60912$n6126_1
.sym 97166 $abc$60912$n6129
.sym 97171 $abc$60912$n4922_1
.sym 97173 basesoc_uart_phy_tx_busy
.sym 97250 $abc$60912$n5902
.sym 97257 picorv32.cpuregs_rs1[18]
.sym 97262 picorv32.cpuregs_rs1[17]
.sym 97264 $abc$60912$n6187
.sym 97284 picorv32.count_cycle[0]
.sym 97292 picorv32.count_cycle[1]
.sym 97297 picorv32.count_cycle[7]
.sym 97300 picorv32.count_cycle[2]
.sym 97303 picorv32.count_cycle[5]
.sym 97304 picorv32.count_cycle[6]
.sym 97309 picorv32.count_cycle[3]
.sym 97310 picorv32.count_cycle[4]
.sym 97317 picorv32.count_cycle[0]
.sym 97320 $auto$alumacc.cc:474:replace_alu$6743.C[2]
.sym 97323 picorv32.count_cycle[1]
.sym 97326 $auto$alumacc.cc:474:replace_alu$6743.C[3]
.sym 97329 picorv32.count_cycle[2]
.sym 97330 $auto$alumacc.cc:474:replace_alu$6743.C[2]
.sym 97332 $auto$alumacc.cc:474:replace_alu$6743.C[4]
.sym 97334 picorv32.count_cycle[3]
.sym 97336 $auto$alumacc.cc:474:replace_alu$6743.C[3]
.sym 97338 $auto$alumacc.cc:474:replace_alu$6743.C[5]
.sym 97340 picorv32.count_cycle[4]
.sym 97342 $auto$alumacc.cc:474:replace_alu$6743.C[4]
.sym 97344 $auto$alumacc.cc:474:replace_alu$6743.C[6]
.sym 97347 picorv32.count_cycle[5]
.sym 97348 $auto$alumacc.cc:474:replace_alu$6743.C[5]
.sym 97350 $auto$alumacc.cc:474:replace_alu$6743.C[7]
.sym 97353 picorv32.count_cycle[6]
.sym 97354 $auto$alumacc.cc:474:replace_alu$6743.C[6]
.sym 97356 $auto$alumacc.cc:474:replace_alu$6743.C[8]
.sym 97358 picorv32.count_cycle[7]
.sym 97360 $auto$alumacc.cc:474:replace_alu$6743.C[7]
.sym 97362 sys_clk_$glb_clk
.sym 97363 $abc$60912$n1169_$glb_sr
.sym 97376 $abc$60912$n7630
.sym 97379 picorv32.cpuregs_rs1[26]
.sym 97380 $abc$60912$n7587_1
.sym 97382 picorv32.count_cycle[1]
.sym 97384 $abc$60912$n4671_1
.sym 97386 picorv32.count_cycle[2]
.sym 97388 picorv32.count_cycle[3]
.sym 97389 picorv32.cpuregs_rs1[12]
.sym 97390 picorv32.count_cycle[4]
.sym 97395 picorv32.count_cycle[5]
.sym 97398 picorv32.count_cycle[9]
.sym 97399 picorv32.count_cycle[7]
.sym 97413 picorv32.count_cycle[8]
.sym 97419 picorv32.count_cycle[20]
.sym 97421 picorv32.count_cycle[21]
.sym 97424 $abc$60912$n10364
.sym 97430 picorv32.count_cycle[17]
.sym 97440 $auto$alumacc.cc:474:replace_alu$6743.C[8]
.sym 97447 picorv32.count_cycle[10]
.sym 97448 picorv32.count_cycle[11]
.sym 97461 picorv32.count_cycle[8]
.sym 97465 picorv32.count_cycle[12]
.sym 97470 picorv32.count_cycle[9]
.sym 97474 picorv32.count_cycle[13]
.sym 97475 picorv32.count_cycle[14]
.sym 97476 picorv32.count_cycle[15]
.sym 97477 $auto$alumacc.cc:474:replace_alu$6743.C[9]
.sym 97480 picorv32.count_cycle[8]
.sym 97481 $auto$alumacc.cc:474:replace_alu$6743.C[8]
.sym 97483 $auto$alumacc.cc:474:replace_alu$6743.C[10]
.sym 97485 picorv32.count_cycle[9]
.sym 97487 $auto$alumacc.cc:474:replace_alu$6743.C[9]
.sym 97489 $auto$alumacc.cc:474:replace_alu$6743.C[11]
.sym 97492 picorv32.count_cycle[10]
.sym 97493 $auto$alumacc.cc:474:replace_alu$6743.C[10]
.sym 97495 $auto$alumacc.cc:474:replace_alu$6743.C[12]
.sym 97498 picorv32.count_cycle[11]
.sym 97499 $auto$alumacc.cc:474:replace_alu$6743.C[11]
.sym 97501 $auto$alumacc.cc:474:replace_alu$6743.C[13]
.sym 97504 picorv32.count_cycle[12]
.sym 97505 $auto$alumacc.cc:474:replace_alu$6743.C[12]
.sym 97507 $auto$alumacc.cc:474:replace_alu$6743.C[14]
.sym 97509 picorv32.count_cycle[13]
.sym 97511 $auto$alumacc.cc:474:replace_alu$6743.C[13]
.sym 97513 $auto$alumacc.cc:474:replace_alu$6743.C[15]
.sym 97515 picorv32.count_cycle[14]
.sym 97517 $auto$alumacc.cc:474:replace_alu$6743.C[14]
.sym 97519 $auto$alumacc.cc:474:replace_alu$6743.C[16]
.sym 97521 picorv32.count_cycle[15]
.sym 97523 $auto$alumacc.cc:474:replace_alu$6743.C[15]
.sym 97525 sys_clk_$glb_clk
.sym 97526 $abc$60912$n1169_$glb_sr
.sym 97536 picorv32.count_cycle[55]
.sym 97537 picorv32.count_cycle[55]
.sym 97538 $abc$60912$n5370
.sym 97540 picorv32.count_cycle[6]
.sym 97541 picorv32.count_cycle[13]
.sym 97542 picorv32.decoded_rs2[3]
.sym 97543 picorv32.count_cycle[41]
.sym 97545 picorv32.count_cycle[10]
.sym 97546 picorv32.timer[17]
.sym 97547 picorv32.count_cycle[11]
.sym 97549 picorv32.count_cycle[12]
.sym 97552 spiflash_bus_dat_w[6]
.sym 97557 $abc$60912$n8075
.sym 97559 $abc$60912$n4709_1
.sym 97562 picorv32.count_cycle[27]
.sym 97563 $auto$alumacc.cc:474:replace_alu$6743.C[16]
.sym 97568 picorv32.count_cycle[16]
.sym 97569 picorv32.count_cycle[17]
.sym 97579 picorv32.count_cycle[19]
.sym 97581 picorv32.count_cycle[21]
.sym 97583 picorv32.count_cycle[23]
.sym 97588 picorv32.count_cycle[20]
.sym 97594 picorv32.count_cycle[18]
.sym 97598 picorv32.count_cycle[22]
.sym 97600 $auto$alumacc.cc:474:replace_alu$6743.C[17]
.sym 97603 picorv32.count_cycle[16]
.sym 97604 $auto$alumacc.cc:474:replace_alu$6743.C[16]
.sym 97606 $auto$alumacc.cc:474:replace_alu$6743.C[18]
.sym 97609 picorv32.count_cycle[17]
.sym 97610 $auto$alumacc.cc:474:replace_alu$6743.C[17]
.sym 97612 $auto$alumacc.cc:474:replace_alu$6743.C[19]
.sym 97614 picorv32.count_cycle[18]
.sym 97616 $auto$alumacc.cc:474:replace_alu$6743.C[18]
.sym 97618 $auto$alumacc.cc:474:replace_alu$6743.C[20]
.sym 97620 picorv32.count_cycle[19]
.sym 97622 $auto$alumacc.cc:474:replace_alu$6743.C[19]
.sym 97624 $auto$alumacc.cc:474:replace_alu$6743.C[21]
.sym 97627 picorv32.count_cycle[20]
.sym 97628 $auto$alumacc.cc:474:replace_alu$6743.C[20]
.sym 97630 $auto$alumacc.cc:474:replace_alu$6743.C[22]
.sym 97632 picorv32.count_cycle[21]
.sym 97634 $auto$alumacc.cc:474:replace_alu$6743.C[21]
.sym 97636 $auto$alumacc.cc:474:replace_alu$6743.C[23]
.sym 97638 picorv32.count_cycle[22]
.sym 97640 $auto$alumacc.cc:474:replace_alu$6743.C[22]
.sym 97642 $auto$alumacc.cc:474:replace_alu$6743.C[24]
.sym 97644 picorv32.count_cycle[23]
.sym 97646 $auto$alumacc.cc:474:replace_alu$6743.C[23]
.sym 97648 sys_clk_$glb_clk
.sym 97649 $abc$60912$n1169_$glb_sr
.sym 97658 $abc$60912$n4683
.sym 97659 picorv32.cpuregs_wrdata[0]
.sym 97660 picorv32.cpuregs_wrdata[0]
.sym 97661 $abc$60912$n4683
.sym 97662 picorv32.count_cycle[16]
.sym 97663 picorv32.cpuregs_rs1[24]
.sym 97665 picorv32.cpuregs_rs1[26]
.sym 97668 picorv32.count_cycle[18]
.sym 97669 picorv32.count_cycle[40]
.sym 97670 picorv32.count_cycle[19]
.sym 97672 picorv32.count_cycle[32]
.sym 97673 $abc$60912$n4554
.sym 97674 spiflash_bus_adr[2]
.sym 97675 picorv32.count_cycle[38]
.sym 97676 $abc$60912$n8053
.sym 97677 picorv32.count_cycle[39]
.sym 97681 picorv32.count_cycle[33]
.sym 97682 picorv32.count_cycle[44]
.sym 97683 picorv32.count_cycle[34]
.sym 97684 spiflash_bus_adr[1]
.sym 97685 picorv32.count_cycle[23]
.sym 97686 $auto$alumacc.cc:474:replace_alu$6743.C[24]
.sym 97700 picorv32.count_cycle[25]
.sym 97703 picorv32.count_cycle[28]
.sym 97707 picorv32.count_cycle[24]
.sym 97709 picorv32.count_cycle[26]
.sym 97712 picorv32.count_cycle[29]
.sym 97713 picorv32.count_cycle[30]
.sym 97714 picorv32.count_cycle[31]
.sym 97718 picorv32.count_cycle[27]
.sym 97723 $auto$alumacc.cc:474:replace_alu$6743.C[25]
.sym 97726 picorv32.count_cycle[24]
.sym 97727 $auto$alumacc.cc:474:replace_alu$6743.C[24]
.sym 97729 $auto$alumacc.cc:474:replace_alu$6743.C[26]
.sym 97731 picorv32.count_cycle[25]
.sym 97733 $auto$alumacc.cc:474:replace_alu$6743.C[25]
.sym 97735 $auto$alumacc.cc:474:replace_alu$6743.C[27]
.sym 97738 picorv32.count_cycle[26]
.sym 97739 $auto$alumacc.cc:474:replace_alu$6743.C[26]
.sym 97741 $auto$alumacc.cc:474:replace_alu$6743.C[28]
.sym 97743 picorv32.count_cycle[27]
.sym 97745 $auto$alumacc.cc:474:replace_alu$6743.C[27]
.sym 97747 $auto$alumacc.cc:474:replace_alu$6743.C[29]
.sym 97749 picorv32.count_cycle[28]
.sym 97751 $auto$alumacc.cc:474:replace_alu$6743.C[28]
.sym 97753 $auto$alumacc.cc:474:replace_alu$6743.C[30]
.sym 97756 picorv32.count_cycle[29]
.sym 97757 $auto$alumacc.cc:474:replace_alu$6743.C[29]
.sym 97759 $auto$alumacc.cc:474:replace_alu$6743.C[31]
.sym 97762 picorv32.count_cycle[30]
.sym 97763 $auto$alumacc.cc:474:replace_alu$6743.C[30]
.sym 97765 $auto$alumacc.cc:474:replace_alu$6743.C[32]
.sym 97768 picorv32.count_cycle[31]
.sym 97769 $auto$alumacc.cc:474:replace_alu$6743.C[31]
.sym 97771 sys_clk_$glb_clk
.sym 97772 $abc$60912$n1169_$glb_sr
.sym 97774 $abc$60912$n8059
.sym 97776 $abc$60912$n8057
.sym 97778 $abc$60912$n8055
.sym 97780 $abc$60912$n8053
.sym 97781 $abc$60912$n7341_1
.sym 97783 $abc$60912$n4726_1
.sym 97784 $abc$60912$n7341_1
.sym 97785 picorv32.count_cycle[24]
.sym 97786 spiflash_bus_dat_w[3]
.sym 97787 picorv32.count_cycle[29]
.sym 97788 picorv32.instr_rdinstrh
.sym 97789 picorv32.count_cycle[25]
.sym 97791 picorv32.count_cycle[26]
.sym 97792 picorv32.instr_rdcycle
.sym 97793 $abc$60912$n7347
.sym 97795 picorv32.count_cycle[28]
.sym 97797 picorv32.count_cycle[48]
.sym 97799 $abc$60912$n8073
.sym 97801 $abc$60912$n9086
.sym 97802 $PACKER_VCC_NET_$glb_clk
.sym 97803 $abc$60912$n7599
.sym 97804 spiflash_bus_dat_w[7]
.sym 97805 picorv32.count_cycle[52]
.sym 97807 spiflash_bus_adr[2]
.sym 97808 spiflash_bus_adr[6]
.sym 97809 $auto$alumacc.cc:474:replace_alu$6743.C[32]
.sym 97822 picorv32.count_cycle[32]
.sym 97823 picorv32.count_cycle[33]
.sym 97829 picorv32.count_cycle[39]
.sym 97834 picorv32.count_cycle[36]
.sym 97835 picorv32.count_cycle[37]
.sym 97836 picorv32.count_cycle[38]
.sym 97840 picorv32.count_cycle[34]
.sym 97841 picorv32.count_cycle[35]
.sym 97846 $auto$alumacc.cc:474:replace_alu$6743.C[33]
.sym 97848 picorv32.count_cycle[32]
.sym 97850 $auto$alumacc.cc:474:replace_alu$6743.C[32]
.sym 97852 $auto$alumacc.cc:474:replace_alu$6743.C[34]
.sym 97854 picorv32.count_cycle[33]
.sym 97856 $auto$alumacc.cc:474:replace_alu$6743.C[33]
.sym 97858 $auto$alumacc.cc:474:replace_alu$6743.C[35]
.sym 97860 picorv32.count_cycle[34]
.sym 97862 $auto$alumacc.cc:474:replace_alu$6743.C[34]
.sym 97864 $auto$alumacc.cc:474:replace_alu$6743.C[36]
.sym 97866 picorv32.count_cycle[35]
.sym 97868 $auto$alumacc.cc:474:replace_alu$6743.C[35]
.sym 97870 $auto$alumacc.cc:474:replace_alu$6743.C[37]
.sym 97873 picorv32.count_cycle[36]
.sym 97874 $auto$alumacc.cc:474:replace_alu$6743.C[36]
.sym 97876 $auto$alumacc.cc:474:replace_alu$6743.C[38]
.sym 97879 picorv32.count_cycle[37]
.sym 97880 $auto$alumacc.cc:474:replace_alu$6743.C[37]
.sym 97882 $auto$alumacc.cc:474:replace_alu$6743.C[39]
.sym 97885 picorv32.count_cycle[38]
.sym 97886 $auto$alumacc.cc:474:replace_alu$6743.C[38]
.sym 97888 $auto$alumacc.cc:474:replace_alu$6743.C[40]
.sym 97890 picorv32.count_cycle[39]
.sym 97892 $auto$alumacc.cc:474:replace_alu$6743.C[39]
.sym 97894 sys_clk_$glb_clk
.sym 97895 $abc$60912$n1169_$glb_sr
.sym 97897 $abc$60912$n8051
.sym 97899 $abc$60912$n8049
.sym 97901 $abc$60912$n8047
.sym 97903 $abc$60912$n8044
.sym 97905 $abc$60912$n8055
.sym 97906 $abc$60912$n7609
.sym 97907 $abc$60912$n4686_1
.sym 97908 $abc$60912$n8055
.sym 97909 $abc$60912$n7287
.sym 97910 picorv32.count_instr[37]
.sym 97911 $abc$60912$n8057
.sym 97912 picorv32.is_sb_sh_sw
.sym 97913 $abc$60912$n6180
.sym 97914 $abc$60912$n7451_1
.sym 97916 $abc$60912$n7418_1
.sym 97917 $abc$60912$n7480
.sym 97918 picorv32.count_cycle[36]
.sym 97919 picorv32.cpuregs_rs1[0]
.sym 97920 picorv32.count_cycle[56]
.sym 97922 picorv32.count_cycle[57]
.sym 97924 picorv32.count_cycle[58]
.sym 97925 spiflash_bus_dat_w[4]
.sym 97926 picorv32.cpuregs_rs1[4]
.sym 97927 picorv32.count_cycle[49]
.sym 97928 picorv32.count_cycle[60]
.sym 97929 spiflash_bus_dat_w[7]
.sym 97930 picorv32.count_cycle[61]
.sym 97931 spiflash_bus_adr[3]
.sym 97932 $auto$alumacc.cc:474:replace_alu$6743.C[40]
.sym 97937 picorv32.count_cycle[40]
.sym 97940 picorv32.count_cycle[43]
.sym 97941 picorv32.count_cycle[44]
.sym 97947 picorv32.count_cycle[42]
.sym 97951 picorv32.count_cycle[46]
.sym 97954 picorv32.count_cycle[41]
.sym 97958 picorv32.count_cycle[45]
.sym 97968 picorv32.count_cycle[47]
.sym 97969 $auto$alumacc.cc:474:replace_alu$6743.C[41]
.sym 97972 picorv32.count_cycle[40]
.sym 97973 $auto$alumacc.cc:474:replace_alu$6743.C[40]
.sym 97975 $auto$alumacc.cc:474:replace_alu$6743.C[42]
.sym 97978 picorv32.count_cycle[41]
.sym 97979 $auto$alumacc.cc:474:replace_alu$6743.C[41]
.sym 97981 $auto$alumacc.cc:474:replace_alu$6743.C[43]
.sym 97983 picorv32.count_cycle[42]
.sym 97985 $auto$alumacc.cc:474:replace_alu$6743.C[42]
.sym 97987 $auto$alumacc.cc:474:replace_alu$6743.C[44]
.sym 97990 picorv32.count_cycle[43]
.sym 97991 $auto$alumacc.cc:474:replace_alu$6743.C[43]
.sym 97993 $auto$alumacc.cc:474:replace_alu$6743.C[45]
.sym 97996 picorv32.count_cycle[44]
.sym 97997 $auto$alumacc.cc:474:replace_alu$6743.C[44]
.sym 97999 $auto$alumacc.cc:474:replace_alu$6743.C[46]
.sym 98002 picorv32.count_cycle[45]
.sym 98003 $auto$alumacc.cc:474:replace_alu$6743.C[45]
.sym 98005 $auto$alumacc.cc:474:replace_alu$6743.C[47]
.sym 98007 picorv32.count_cycle[46]
.sym 98009 $auto$alumacc.cc:474:replace_alu$6743.C[46]
.sym 98011 $auto$alumacc.cc:474:replace_alu$6743.C[48]
.sym 98013 picorv32.count_cycle[47]
.sym 98015 $auto$alumacc.cc:474:replace_alu$6743.C[47]
.sym 98017 sys_clk_$glb_clk
.sym 98018 $abc$60912$n1169_$glb_sr
.sym 98020 $abc$60912$n8077
.sym 98022 $abc$60912$n8075
.sym 98024 $abc$60912$n8073
.sym 98026 $abc$60912$n8071
.sym 98029 $abc$60912$n5902
.sym 98030 $abc$60912$n5960
.sym 98031 spiflash_bus_dat_w[3]
.sym 98032 $abc$60912$n7429
.sym 98033 spiflash_bus_dat_w[0]
.sym 98034 spiflash_bus_adr[0]
.sym 98035 $abc$60912$n7582
.sym 98036 spiflash_bus_adr[5]
.sym 98037 spiflash_bus_dat_w[2]
.sym 98038 picorv32.cpuregs_rs1[18]
.sym 98039 picorv32.count_cycle[43]
.sym 98041 picorv32.instr_maskirq
.sym 98042 $abc$60912$n11057
.sym 98043 $abc$60912$n4710
.sym 98044 spiflash_bus_dat_w[6]
.sym 98045 $abc$60912$n5639
.sym 98046 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 98047 $abc$60912$n4704
.sym 98048 spiflash_bus_adr[6]
.sym 98049 $abc$60912$n8075
.sym 98051 $abc$60912$n4709_1
.sym 98052 $abc$60912$n6186
.sym 98053 $abc$60912$n4710
.sym 98054 picorv32.count_cycle[59]
.sym 98055 $auto$alumacc.cc:474:replace_alu$6743.C[48]
.sym 98061 picorv32.count_cycle[49]
.sym 98062 picorv32.count_cycle[50]
.sym 98063 picorv32.count_cycle[51]
.sym 98065 picorv32.count_cycle[53]
.sym 98068 picorv32.count_cycle[48]
.sym 98072 picorv32.count_cycle[52]
.sym 98074 picorv32.count_cycle[54]
.sym 98083 picorv32.count_cycle[55]
.sym 98092 $auto$alumacc.cc:474:replace_alu$6743.C[49]
.sym 98094 picorv32.count_cycle[48]
.sym 98096 $auto$alumacc.cc:474:replace_alu$6743.C[48]
.sym 98098 $auto$alumacc.cc:474:replace_alu$6743.C[50]
.sym 98101 picorv32.count_cycle[49]
.sym 98102 $auto$alumacc.cc:474:replace_alu$6743.C[49]
.sym 98104 $auto$alumacc.cc:474:replace_alu$6743.C[51]
.sym 98107 picorv32.count_cycle[50]
.sym 98108 $auto$alumacc.cc:474:replace_alu$6743.C[50]
.sym 98110 $auto$alumacc.cc:474:replace_alu$6743.C[52]
.sym 98113 picorv32.count_cycle[51]
.sym 98114 $auto$alumacc.cc:474:replace_alu$6743.C[51]
.sym 98116 $auto$alumacc.cc:474:replace_alu$6743.C[53]
.sym 98118 picorv32.count_cycle[52]
.sym 98120 $auto$alumacc.cc:474:replace_alu$6743.C[52]
.sym 98122 $auto$alumacc.cc:474:replace_alu$6743.C[54]
.sym 98125 picorv32.count_cycle[53]
.sym 98126 $auto$alumacc.cc:474:replace_alu$6743.C[53]
.sym 98128 $auto$alumacc.cc:474:replace_alu$6743.C[55]
.sym 98130 picorv32.count_cycle[54]
.sym 98132 $auto$alumacc.cc:474:replace_alu$6743.C[54]
.sym 98134 $auto$alumacc.cc:474:replace_alu$6743.C[56]
.sym 98137 picorv32.count_cycle[55]
.sym 98138 $auto$alumacc.cc:474:replace_alu$6743.C[55]
.sym 98140 sys_clk_$glb_clk
.sym 98141 $abc$60912$n1169_$glb_sr
.sym 98143 $abc$60912$n8069
.sym 98145 $abc$60912$n8067
.sym 98147 $abc$60912$n8065
.sym 98149 $abc$60912$n8062
.sym 98150 $abc$60912$n7604
.sym 98153 $abc$60912$n7339_1
.sym 98154 $abc$60912$n8063
.sym 98155 picorv32.timer[25]
.sym 98156 picorv32.timer[16]
.sym 98157 spiflash_clk
.sym 98158 $abc$60912$n4525
.sym 98159 spiflash_bus_dat_w[6]
.sym 98160 picorv32.count_cycle[50]
.sym 98162 picorv32.timer[29]
.sym 98163 $abc$60912$n7646
.sym 98164 $abc$60912$n7583
.sym 98165 $abc$60912$n4606_1
.sym 98166 picorv32.count_cycle[42]
.sym 98167 spiflash_bus_adr[1]
.sym 98168 $abc$60912$n8053
.sym 98169 $abc$60912$n4687
.sym 98170 $abc$60912$n7371
.sym 98171 spiflash_bus_adr[1]
.sym 98172 spiflash_bus_adr[2]
.sym 98173 spiflash_bus_dat_w[0]
.sym 98174 $abc$60912$n4667
.sym 98175 picorv32.count_cycle[54]
.sym 98176 $abc$60912$n6181
.sym 98177 $abc$60912$n8069
.sym 98178 $auto$alumacc.cc:474:replace_alu$6743.C[56]
.sym 98183 picorv32.count_cycle[56]
.sym 98188 picorv32.count_cycle[61]
.sym 98189 picorv32.count_cycle[62]
.sym 98200 picorv32.count_cycle[57]
.sym 98202 picorv32.count_cycle[59]
.sym 98203 picorv32.count_cycle[60]
.sym 98209 picorv32.count_cycle[58]
.sym 98215 $auto$alumacc.cc:474:replace_alu$6743.C[57]
.sym 98218 picorv32.count_cycle[56]
.sym 98219 $auto$alumacc.cc:474:replace_alu$6743.C[56]
.sym 98221 $auto$alumacc.cc:474:replace_alu$6743.C[58]
.sym 98224 picorv32.count_cycle[57]
.sym 98225 $auto$alumacc.cc:474:replace_alu$6743.C[57]
.sym 98227 $auto$alumacc.cc:474:replace_alu$6743.C[59]
.sym 98229 picorv32.count_cycle[58]
.sym 98231 $auto$alumacc.cc:474:replace_alu$6743.C[58]
.sym 98233 $auto$alumacc.cc:474:replace_alu$6743.C[60]
.sym 98236 picorv32.count_cycle[59]
.sym 98237 $auto$alumacc.cc:474:replace_alu$6743.C[59]
.sym 98239 $auto$alumacc.cc:474:replace_alu$6743.C[61]
.sym 98242 picorv32.count_cycle[60]
.sym 98243 $auto$alumacc.cc:474:replace_alu$6743.C[60]
.sym 98245 $auto$alumacc.cc:474:replace_alu$6743.C[62]
.sym 98248 picorv32.count_cycle[61]
.sym 98249 $auto$alumacc.cc:474:replace_alu$6743.C[61]
.sym 98251 $nextpnr_ICESTORM_LC_34$I3
.sym 98254 picorv32.count_cycle[62]
.sym 98255 $auto$alumacc.cc:474:replace_alu$6743.C[62]
.sym 98261 $nextpnr_ICESTORM_LC_34$I3
.sym 98263 sys_clk_$glb_clk
.sym 98264 $abc$60912$n1169_$glb_sr
.sym 98266 $abc$60912$n6201
.sym 98268 $abc$60912$n6198
.sym 98270 $abc$60912$n6195
.sym 98272 $abc$60912$n6192
.sym 98273 spiflash_bus_adr[0]
.sym 98275 $abc$60912$n6822
.sym 98276 $abc$60912$n5251
.sym 98277 $abc$60912$n4719_1
.sym 98278 spiflash_bus_adr[5]
.sym 98279 spiflash_bus_dat_w[2]
.sym 98281 $abc$60912$n6180
.sym 98282 $abc$60912$n8062
.sym 98283 picorv32.count_instr[62]
.sym 98284 picorv32.irq_mask[26]
.sym 98285 $abc$60912$n7972
.sym 98286 $abc$60912$n6914_1
.sym 98287 spiflash_bus_dat_w[3]
.sym 98288 $abc$60912$n8045
.sym 98289 $abc$60912$n9086
.sym 98290 $PACKER_VCC_NET_$glb_clk
.sym 98291 picorv32.cpuregs_rs1[28]
.sym 98292 spiflash_bus_dat_w[7]
.sym 98293 $abc$60912$n4700_1
.sym 98294 $PACKER_VCC_NET_$glb_clk
.sym 98295 spiflash_bus_adr[2]
.sym 98296 $abc$60912$n6193
.sym 98297 spiflash_bus_adr[6]
.sym 98298 $abc$60912$n6187
.sym 98299 $abc$60912$n9081
.sym 98300 $abc$60912$n7599
.sym 98306 $abc$60912$n6190
.sym 98307 $abc$60912$n2698
.sym 98308 $abc$60912$n6187
.sym 98309 $abc$60912$n8063
.sym 98310 $abc$60912$n4708_1
.sym 98312 $abc$60912$n6184
.sym 98313 $abc$60912$n8045
.sym 98314 $abc$60912$n2699
.sym 98315 $abc$60912$n4710
.sym 98317 $abc$60912$n6180
.sym 98318 $abc$60912$n2698
.sym 98319 $abc$60912$n6199
.sym 98321 $abc$60912$n6195
.sym 98322 $abc$60912$n6186
.sym 98323 $abc$60912$n4709_1
.sym 98324 $abc$60912$n6193
.sym 98326 $abc$60912$n8062
.sym 98328 $abc$60912$n8053
.sym 98331 $abc$60912$n6196
.sym 98333 $abc$60912$n6198
.sym 98334 $abc$60912$n4667
.sym 98335 $abc$60912$n6183
.sym 98336 $abc$60912$n6181
.sym 98337 $abc$60912$n8069
.sym 98339 $abc$60912$n6199
.sym 98340 $abc$60912$n2698
.sym 98341 $abc$60912$n6198
.sym 98342 $abc$60912$n6181
.sym 98345 $abc$60912$n2699
.sym 98346 $abc$60912$n6180
.sym 98347 $abc$60912$n8063
.sym 98348 $abc$60912$n8062
.sym 98351 $abc$60912$n4710
.sym 98352 $abc$60912$n4667
.sym 98353 $abc$60912$n4708_1
.sym 98354 $abc$60912$n4709_1
.sym 98357 $abc$60912$n2698
.sym 98358 $abc$60912$n6195
.sym 98359 $abc$60912$n6181
.sym 98360 $abc$60912$n6196
.sym 98363 $abc$60912$n8069
.sym 98364 $abc$60912$n8063
.sym 98365 $abc$60912$n6190
.sym 98366 $abc$60912$n2699
.sym 98369 $abc$60912$n6181
.sym 98370 $abc$60912$n6183
.sym 98371 $abc$60912$n2698
.sym 98372 $abc$60912$n6184
.sym 98375 $abc$60912$n6187
.sym 98376 $abc$60912$n6181
.sym 98377 $abc$60912$n6186
.sym 98378 $abc$60912$n2698
.sym 98381 $abc$60912$n4667
.sym 98382 $abc$60912$n8053
.sym 98383 $abc$60912$n8045
.sym 98384 $abc$60912$n6193
.sym 98389 $abc$60912$n6189
.sym 98391 $abc$60912$n6186
.sym 98393 $abc$60912$n6183
.sym 98395 $abc$60912$n6179
.sym 98396 $abc$60912$n6190
.sym 98398 picorv32.cpuregs_rs1[18]
.sym 98399 picorv32.cpuregs_rs1[24]
.sym 98400 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 98401 $abc$60912$n2698
.sym 98402 $abc$60912$n7348
.sym 98403 spiflash_bus_adr[5]
.sym 98404 picorv32.irq_mask[0]
.sym 98405 $abc$60912$n4510
.sym 98406 $abc$60912$n2698
.sym 98407 $abc$60912$n4525
.sym 98408 picorv32.irq_mask[28]
.sym 98409 $abc$60912$n8045
.sym 98410 $abc$60912$n7627
.sym 98411 spiflash_bus_adr[2]
.sym 98412 spiflash_bus_dat_w[7]
.sym 98413 spiflash_bus_adr[4]
.sym 98414 picorv32.cpu_state[2]
.sym 98415 $abc$60912$n8771
.sym 98416 picorv32.cpu_state[3]
.sym 98417 spiflash_bus_dat_w[4]
.sym 98418 picorv32.cpuregs_rs1[4]
.sym 98419 spiflash_bus_dat_w[1]
.sym 98420 $abc$60912$n4698
.sym 98422 $abc$60912$n6193
.sym 98423 $abc$60912$n6196
.sym 98431 spiflash_bus_dat_w[4]
.sym 98432 spiflash_bus_dat_w[6]
.sym 98435 spiflash_bus_dat_w[2]
.sym 98439 spiflash_bus_dat_w[3]
.sym 98440 picorv32.irq_pending[30]
.sym 98441 $abc$60912$n4730_1
.sym 98443 $abc$60912$n6180
.sym 98444 picorv32.irq_mask[30]
.sym 98445 $abc$60912$n6181
.sym 98446 $abc$60912$n6189
.sym 98447 $abc$60912$n2698
.sym 98452 $abc$60912$n6179
.sym 98454 $abc$60912$n4729
.sym 98456 $abc$60912$n4728_1
.sym 98457 $abc$60912$n4731
.sym 98459 $abc$60912$n6190
.sym 98462 picorv32.irq_pending[30]
.sym 98464 picorv32.irq_mask[30]
.sym 98471 spiflash_bus_dat_w[4]
.sym 98474 spiflash_bus_dat_w[2]
.sym 98480 $abc$60912$n6180
.sym 98481 $abc$60912$n6181
.sym 98482 $abc$60912$n6179
.sym 98483 $abc$60912$n2698
.sym 98486 $abc$60912$n6181
.sym 98487 $abc$60912$n6189
.sym 98488 $abc$60912$n2698
.sym 98489 $abc$60912$n6190
.sym 98492 spiflash_bus_dat_w[6]
.sym 98501 spiflash_bus_dat_w[3]
.sym 98504 $abc$60912$n4731
.sym 98505 $abc$60912$n4728_1
.sym 98506 $abc$60912$n4730_1
.sym 98507 $abc$60912$n4729
.sym 98509 sys_clk_$glb_clk
.sym 98512 $abc$60912$n10376
.sym 98514 $abc$60912$n10374
.sym 98516 $abc$60912$n10372
.sym 98518 $abc$60912$n10370
.sym 98519 $abc$60912$n4716
.sym 98521 picorv32.cpuregs_rs1[30]
.sym 98522 $abc$60912$n5370
.sym 98523 $abc$60912$n4605
.sym 98524 spiflash_bus_dat_w[0]
.sym 98525 spiflash_bus_dat_w[4]
.sym 98526 picorv32.cpu_state[1]
.sym 98527 $abc$60912$n4633_1
.sym 98528 slave_sel_r[0]
.sym 98529 picorv32.cpuregs_rs1[23]
.sym 98530 spiflash_bus_adr[0]
.sym 98531 spiflash_bus_dat_w[2]
.sym 98532 picorv32.cpu_state[1]
.sym 98533 $abc$60912$n7562
.sym 98534 picorv32.instr_timer
.sym 98535 $abc$60912$n4704
.sym 98536 $abc$60912$n4564
.sym 98537 $abc$60912$n6186
.sym 98538 $abc$60912$n6652_1
.sym 98539 spiflash_bus_dat_w[4]
.sym 98540 picorv32.mem_do_prefetch
.sym 98541 $abc$60912$n8075
.sym 98543 $abc$60912$n6196
.sym 98544 spiflash_bus_adr[6]
.sym 98545 $abc$60912$n4475
.sym 98546 $abc$60912$n4553
.sym 98553 $abc$60912$n2702
.sym 98554 $abc$60912$n10362
.sym 98555 $abc$60912$n2702
.sym 98556 $abc$60912$n9088
.sym 98557 $abc$60912$n4666_1
.sym 98559 $abc$60912$n6180
.sym 98560 $abc$60912$n4672_1
.sym 98561 $abc$60912$n6193
.sym 98562 $abc$60912$n6187
.sym 98564 $abc$60912$n4699
.sym 98565 $abc$60912$n4700_1
.sym 98566 $abc$60912$n6190
.sym 98567 $abc$60912$n4727_1
.sym 98568 $abc$60912$n4701
.sym 98569 $abc$60912$n6196
.sym 98571 $abc$60912$n9081
.sym 98572 $abc$60912$n2701
.sym 98574 $abc$60912$n9082
.sym 98575 $abc$60912$n10370
.sym 98576 $abc$60912$n4732_1
.sym 98577 $abc$60912$n4671_1
.sym 98579 $abc$60912$n9086
.sym 98580 $abc$60912$n4698
.sym 98581 $abc$60912$n10372
.sym 98582 $abc$60912$n9082
.sym 98583 slave_sel_r[0]
.sym 98585 $abc$60912$n10362
.sym 98586 $abc$60912$n2702
.sym 98587 $abc$60912$n6193
.sym 98588 $abc$60912$n10370
.sym 98591 $abc$60912$n9082
.sym 98592 $abc$60912$n9086
.sym 98593 $abc$60912$n6187
.sym 98594 $abc$60912$n2701
.sym 98597 $abc$60912$n10372
.sym 98598 $abc$60912$n6196
.sym 98599 $abc$60912$n10362
.sym 98600 $abc$60912$n2702
.sym 98603 $abc$60912$n4666_1
.sym 98604 slave_sel_r[0]
.sym 98605 $abc$60912$n4672_1
.sym 98606 $abc$60912$n4671_1
.sym 98609 $abc$60912$n4700_1
.sym 98610 $abc$60912$n4699
.sym 98611 $abc$60912$n4701
.sym 98612 $abc$60912$n4698
.sym 98615 $abc$60912$n4732_1
.sym 98616 slave_sel_r[0]
.sym 98618 $abc$60912$n4727_1
.sym 98621 $abc$60912$n2701
.sym 98622 $abc$60912$n6190
.sym 98623 $abc$60912$n9088
.sym 98624 $abc$60912$n9082
.sym 98627 $abc$60912$n6180
.sym 98628 $abc$60912$n2701
.sym 98629 $abc$60912$n9081
.sym 98630 $abc$60912$n9082
.sym 98635 $abc$60912$n10368
.sym 98637 $abc$60912$n10366
.sym 98639 $abc$60912$n10364
.sym 98641 $abc$60912$n10361
.sym 98644 picorv32.cpuregs_rs1[17]
.sym 98645 $abc$60912$n7370
.sym 98646 $abc$60912$n4672_1
.sym 98647 $abc$60912$n4813
.sym 98648 $abc$60912$n10362
.sym 98649 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 98650 $abc$60912$n10364
.sym 98652 $abc$60912$n4699
.sym 98653 spiflash_bus_dat_w[6]
.sym 98654 $abc$60912$n765
.sym 98655 $abc$60912$n5247_1
.sym 98656 picorv32.cpuregs_rs1[10]
.sym 98657 $abc$60912$n4713
.sym 98658 $abc$60912$n7371
.sym 98659 picorv32.cpuregs_rs1[24]
.sym 98660 $abc$60912$n4637
.sym 98661 spiflash_bus_adr[1]
.sym 98662 spiflash_bus_adr[2]
.sym 98663 $abc$60912$n8020
.sym 98664 spiflash_bus_adr[1]
.sym 98665 picorv32.cpu_state[1]
.sym 98666 $abc$60912$n9092
.sym 98667 spiflash_bus_adr[0]
.sym 98668 $abc$60912$n6913_1
.sym 98669 spiflash_bus_dat_w[0]
.sym 98676 $abc$60912$n6914_1
.sym 98677 $abc$60912$n4681
.sym 98678 picorv32.is_sb_sh_sw
.sym 98679 $abc$60912$n4677
.sym 98681 $abc$60912$n9082
.sym 98682 picorv32.mem_do_rinst
.sym 98683 $abc$60912$n6055_1
.sym 98684 picorv32.irq_pending[26]
.sym 98685 $abc$60912$n4682_1
.sym 98686 picorv32.is_lb_lh_lw_lbu_lhu
.sym 98687 $abc$60912$n2701
.sym 98688 picorv32.is_slli_srli_srai
.sym 98689 $abc$60912$n7617
.sym 98690 picorv32.irq_mask[0]
.sym 98691 $abc$60912$n4544
.sym 98692 $abc$60912$n9092
.sym 98693 $abc$60912$n6196
.sym 98694 picorv32.cpu_state[1]
.sym 98696 $abc$60912$n4564
.sym 98697 $abc$60912$n7610
.sym 98698 $abc$60912$n4563_1
.sym 98699 picorv32.irq_pending[0]
.sym 98700 picorv32.mem_do_prefetch
.sym 98701 slave_sel_r[0]
.sym 98702 picorv32.irq_state[1]
.sym 98703 spiflash_bus_dat_w[1]
.sym 98704 picorv32.is_sll_srl_sra
.sym 98706 $abc$60912$n4553
.sym 98708 picorv32.is_lb_lh_lw_lbu_lhu
.sym 98709 $abc$60912$n6055_1
.sym 98710 $abc$60912$n4544
.sym 98711 $abc$60912$n4563_1
.sym 98714 $abc$60912$n6914_1
.sym 98715 picorv32.irq_mask[0]
.sym 98716 picorv32.irq_pending[0]
.sym 98717 picorv32.irq_state[1]
.sym 98720 $abc$60912$n6196
.sym 98721 $abc$60912$n9092
.sym 98722 $abc$60912$n9082
.sym 98723 $abc$60912$n2701
.sym 98726 $abc$60912$n4682_1
.sym 98727 $abc$60912$n4677
.sym 98728 slave_sel_r[0]
.sym 98729 $abc$60912$n4681
.sym 98732 picorv32.is_sll_srl_sra
.sym 98733 picorv32.mem_do_rinst
.sym 98734 picorv32.mem_do_prefetch
.sym 98735 picorv32.is_sb_sh_sw
.sym 98738 $abc$60912$n7617
.sym 98739 $abc$60912$n7610
.sym 98740 picorv32.cpu_state[1]
.sym 98741 picorv32.irq_pending[26]
.sym 98745 spiflash_bus_dat_w[1]
.sym 98750 $abc$60912$n4564
.sym 98751 $abc$60912$n4553
.sym 98753 picorv32.is_slli_srli_srai
.sym 98755 sys_clk_$glb_clk
.sym 98758 $abc$60912$n9096
.sym 98760 $abc$60912$n9094
.sym 98762 $abc$60912$n9092
.sym 98764 $abc$60912$n9090
.sym 98765 $abc$60912$n6055_1
.sym 98766 picorv32.reg_op1[10]
.sym 98767 picorv32.reg_op1[10]
.sym 98768 $abc$60912$n4752
.sym 98769 picorv32.irq_pending[2]
.sym 98770 picorv32.irq_pending[26]
.sym 98771 picorv32.irq_mask[26]
.sym 98772 picorv32.cpu_state[4]
.sym 98773 picorv32.irq_pending[26]
.sym 98774 picorv32.is_lb_lh_lw_lbu_lhu
.sym 98775 spiflash_bus_dat_w[2]
.sym 98776 $abc$60912$n4696
.sym 98777 picorv32.instr_slt
.sym 98778 picorv32.irq_pending[25]
.sym 98779 spiflash_bus_adr[5]
.sym 98780 $abc$60912$n2702
.sym 98781 $abc$60912$n7599
.sym 98782 picorv32.cpuregs_rs1[28]
.sym 98783 $abc$60912$n9081
.sym 98784 $abc$60912$n4676
.sym 98785 $abc$60912$n4665
.sym 98786 $abc$60912$n5370
.sym 98787 $abc$60912$n9088
.sym 98788 $abc$60912$n8083
.sym 98789 $abc$60912$n4630
.sym 98791 $abc$60912$n7141
.sym 98792 $abc$60912$n5775
.sym 98798 $abc$60912$n6073_1
.sym 98800 $abc$60912$n6049_1
.sym 98801 $abc$60912$n7348
.sym 98802 $abc$60912$n4564
.sym 98803 $abc$60912$n6054_1
.sym 98804 $abc$60912$n4702_1
.sym 98805 slave_sel_r[0]
.sym 98806 $abc$60912$n4697_1
.sym 98807 $abc$60912$n4704
.sym 98808 $abc$60912$n5063
.sym 98809 picorv32.cpu_state[2]
.sym 98810 picorv32.mem_do_prefetch
.sym 98811 $abc$60912$n5755_1
.sym 98812 $abc$60912$n5033_1
.sym 98815 $abc$60912$n4630
.sym 98816 $abc$60912$n4764
.sym 98818 picorv32.irq_pending[25]
.sym 98819 $abc$60912$n11435
.sym 98820 $abc$60912$n4637
.sym 98821 picorv32.reg_op1[11]
.sym 98822 picorv32.cpu_state[1]
.sym 98824 picorv32.reg_op1[25]
.sym 98825 picorv32.cpu_state[3]
.sym 98826 $abc$60912$n11442
.sym 98827 picorv32.cpu_state[4]
.sym 98828 $abc$60912$n4919_1
.sym 98829 $abc$60912$n7341_1
.sym 98831 picorv32.cpu_state[3]
.sym 98833 $abc$60912$n6073_1
.sym 98834 $abc$60912$n4919_1
.sym 98837 $abc$60912$n4630
.sym 98838 $abc$60912$n6049_1
.sym 98839 picorv32.cpu_state[1]
.sym 98840 $abc$60912$n5755_1
.sym 98843 picorv32.cpu_state[2]
.sym 98844 $abc$60912$n6054_1
.sym 98845 $abc$60912$n4564
.sym 98846 picorv32.mem_do_prefetch
.sym 98849 picorv32.reg_op1[11]
.sym 98850 picorv32.cpu_state[3]
.sym 98851 $abc$60912$n11442
.sym 98852 picorv32.cpu_state[4]
.sym 98855 picorv32.cpu_state[3]
.sym 98856 $abc$60912$n11435
.sym 98857 $abc$60912$n7341_1
.sym 98858 $abc$60912$n7348
.sym 98861 picorv32.cpu_state[1]
.sym 98862 picorv32.irq_pending[25]
.sym 98863 picorv32.reg_op1[25]
.sym 98864 picorv32.cpu_state[4]
.sym 98867 $abc$60912$n4704
.sym 98868 slave_sel_r[0]
.sym 98869 $abc$60912$n4702_1
.sym 98870 $abc$60912$n4697_1
.sym 98873 $abc$60912$n5033_1
.sym 98874 $abc$60912$n4637
.sym 98875 $abc$60912$n5063
.sym 98877 $abc$60912$n4764
.sym 98878 sys_clk_$glb_clk
.sym 98879 $abc$60912$n1169_$glb_sr
.sym 98881 $abc$60912$n9088
.sym 98883 $abc$60912$n9086
.sym 98885 $abc$60912$n9084
.sym 98887 $abc$60912$n9081
.sym 98888 picorv32.instr_lw
.sym 98890 $abc$60912$n5775
.sym 98891 picorv32.cpuregs_rs1[26]
.sym 98893 spiflash_bus_adr[6]
.sym 98895 $abc$60912$n5937_1
.sym 98896 $abc$60912$n7662
.sym 98898 $abc$60912$n6053_1
.sym 98900 $abc$60912$n11453
.sym 98901 $abc$60912$n4637
.sym 98902 picorv32.decoded_imm[0]
.sym 98903 $abc$60912$n4779
.sym 98904 $abc$60912$n7297
.sym 98905 $abc$60912$n11435
.sym 98906 picorv32.cpuregs_wrdata[10]
.sym 98907 $abc$60912$n8771
.sym 98908 spiflash_bus_dat_w[3]
.sym 98909 $abc$60912$n7017_1
.sym 98910 picorv32.cpuregs_rs1[4]
.sym 98911 $abc$60912$n7606
.sym 98912 $abc$60912$n5370
.sym 98913 picorv32.cpuregs_wrdata[13]
.sym 98914 picorv32.cpuregs_wrdata[0]
.sym 98915 picorv32.latched_branch
.sym 98921 $abc$60912$n8020
.sym 98923 $abc$60912$n4538
.sym 98924 $abc$60912$n4754
.sym 98925 $abc$60912$n4811
.sym 98926 $abc$60912$n5371
.sym 98927 $abc$60912$n9778
.sym 98928 $abc$60912$n4693_1
.sym 98929 $abc$60912$n7279
.sym 98932 $abc$60912$n8220
.sym 98933 $abc$60912$n5739_1
.sym 98934 picorv32.latched_store
.sym 98935 $abc$60912$n765
.sym 98936 picorv32.latched_branch
.sym 98937 picorv32.instr_slt
.sym 98939 $abc$60912$n6912
.sym 98940 $abc$60912$n6913_1
.sym 98943 picorv32.mem_do_rinst
.sym 98945 $abc$60912$n5370
.sym 98948 $abc$60912$n4696
.sym 98951 $abc$60912$n5750_1
.sym 98952 $abc$60912$n4686_1
.sym 98956 $abc$60912$n8220
.sym 98957 $abc$60912$n5371
.sym 98960 $abc$60912$n5370
.sym 98961 $abc$60912$n9778
.sym 98962 $abc$60912$n6913_1
.sym 98963 $abc$60912$n6912
.sym 98966 picorv32.mem_do_rinst
.sym 98967 $abc$60912$n765
.sym 98968 $abc$60912$n4538
.sym 98973 picorv32.latched_branch
.sym 98975 picorv32.latched_store
.sym 98979 $abc$60912$n4693_1
.sym 98980 $abc$60912$n4686_1
.sym 98984 $abc$60912$n4754
.sym 98985 picorv32.instr_slt
.sym 98986 $abc$60912$n5750_1
.sym 98990 $abc$60912$n4811
.sym 98991 $abc$60912$n7279
.sym 98992 $abc$60912$n4696
.sym 98993 $abc$60912$n5739_1
.sym 98997 $abc$60912$n8020
.sym 99001 sys_clk_$glb_clk
.sym 99002 $abc$60912$n1169_$glb_sr
.sym 99003 $abc$60912$n6806
.sym 99004 $abc$60912$n6809
.sym 99005 $abc$60912$n6812
.sym 99006 $abc$60912$n6815
.sym 99007 $abc$60912$n6818
.sym 99008 $abc$60912$n6821
.sym 99009 $abc$60912$n6824
.sym 99010 $abc$60912$n6827
.sym 99011 picorv32.is_lbu_lhu_lw
.sym 99012 $abc$60912$n4549
.sym 99013 $abc$60912$n4549
.sym 99014 $abc$60912$n5370
.sym 99015 spiflash_bus_dat_w[1]
.sym 99016 spiflash_bus_adr[2]
.sym 99017 $abc$60912$n7290
.sym 99018 $abc$60912$n4549
.sym 99019 spiflash_bus_adr[4]
.sym 99020 picorv32.decoder_trigger
.sym 99021 $abc$60912$n4752
.sym 99022 $abc$60912$n5778_1
.sym 99023 spiflash_bus_dat_w[2]
.sym 99024 $abc$60912$n5755_1
.sym 99025 $abc$60912$n4723
.sym 99026 $abc$60912$n4564
.sym 99028 $abc$60912$n4752
.sym 99029 $abc$60912$n4774_1
.sym 99030 $abc$60912$n5775
.sym 99031 picorv32.cpuregs_wrdata[5]
.sym 99032 picorv32.cpuregs_wrdata[11]
.sym 99033 $abc$60912$n4475
.sym 99034 picorv32.cpuregs_wrdata[9]
.sym 99035 $abc$60912$n4564
.sym 99036 $abc$60912$n4733
.sym 99037 $abc$60912$n4922_1
.sym 99038 picorv32.reg_pc[4]
.sym 99046 $abc$60912$n6726
.sym 99049 picorv32.cpu_state[3]
.sym 99051 $abc$60912$n11456
.sym 99053 $abc$60912$n7599
.sym 99054 $abc$60912$n4676
.sym 99055 picorv32.mem_rdata_q[6]
.sym 99056 $abc$60912$n4673
.sym 99057 picorv32.mem_rdata_q[5]
.sym 99058 $abc$60912$n7295
.sym 99059 $abc$60912$n5739_1
.sym 99060 $abc$60912$n4683
.sym 99061 $abc$60912$n4540
.sym 99062 $abc$60912$n7293
.sym 99064 $abc$60912$n7297
.sym 99065 $abc$60912$n6822
.sym 99066 picorv32.cpuregs_wrdata[10]
.sym 99067 $abc$60912$n4665
.sym 99069 $abc$60912$n4665
.sym 99070 $abc$60912$n7290
.sym 99071 $abc$60912$n7606
.sym 99073 $abc$60912$n6821
.sym 99074 $abc$60912$n5902
.sym 99078 $abc$60912$n4673
.sym 99080 $abc$60912$n4665
.sym 99083 $abc$60912$n4540
.sym 99084 $abc$60912$n4665
.sym 99085 $abc$60912$n4673
.sym 99086 picorv32.mem_rdata_q[6]
.sym 99089 picorv32.mem_rdata_q[5]
.sym 99090 $abc$60912$n4676
.sym 99091 $abc$60912$n4683
.sym 99092 $abc$60912$n4540
.sym 99096 $abc$60912$n4683
.sym 99097 $abc$60912$n4676
.sym 99098 $abc$60912$n5739_1
.sym 99101 $abc$60912$n6821
.sym 99102 $abc$60912$n6822
.sym 99103 $abc$60912$n6726
.sym 99104 $abc$60912$n5902
.sym 99110 picorv32.cpuregs_wrdata[10]
.sym 99113 $abc$60912$n7606
.sym 99114 picorv32.cpu_state[3]
.sym 99115 $abc$60912$n7599
.sym 99116 $abc$60912$n11456
.sym 99119 $abc$60912$n7295
.sym 99120 $abc$60912$n7293
.sym 99121 $abc$60912$n7290
.sym 99122 $abc$60912$n7297
.sym 99124 sys_clk_$glb_clk
.sym 99126 $abc$60912$n6830
.sym 99127 $abc$60912$n6833
.sym 99128 $abc$60912$n6836
.sym 99129 $abc$60912$n6839
.sym 99130 $abc$60912$n6842
.sym 99131 $abc$60912$n6845
.sym 99132 $abc$60912$n6848
.sym 99133 $abc$60912$n6851
.sym 99136 picorv32.cpuregs_rs1[27]
.sym 99137 $abc$60912$n5962_1
.sym 99138 picorv32.reg_op1[6]
.sym 99140 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 99141 picorv32.mem_rdata_q[6]
.sym 99142 picorv32.mem_rdata_latched_noshuffle[6]
.sym 99143 $abc$60912$n4752
.sym 99144 picorv32.mem_rdata_latched_noshuffle[5]
.sym 99145 picorv32.mem_rdata_q[5]
.sym 99147 picorv32.irq_pending[1]
.sym 99148 $abc$60912$n4606_1
.sym 99149 $abc$60912$n4752
.sym 99150 $abc$60912$n7290
.sym 99151 picorv32.cpuregs_rs1[24]
.sym 99152 $abc$60912$n5750_1
.sym 99153 $abc$60912$n7354
.sym 99154 $abc$60912$n7016_1
.sym 99155 $abc$60912$n7371
.sym 99156 $abc$60912$n7290
.sym 99157 picorv32.cpuregs_wrdata[4]
.sym 99158 $abc$60912$n4903
.sym 99159 $abc$60912$n7279
.sym 99160 $abc$60912$n7396_1
.sym 99161 picorv32.latched_rd[4]
.sym 99169 $abc$60912$n6840
.sym 99170 $abc$60912$n6726
.sym 99171 $abc$60912$n7323_1
.sym 99172 picorv32.instr_lui
.sym 99173 $abc$60912$n7325_1
.sym 99175 $abc$60912$n6828
.sym 99176 $abc$60912$n4726_1
.sym 99177 picorv32.is_lui_auipc_jal
.sym 99178 picorv32.cpuregs_rs1[4]
.sym 99179 $abc$60912$n6818
.sym 99180 $abc$60912$n6819
.sym 99181 $abc$60912$n5739_1
.sym 99182 $abc$60912$n6827
.sym 99184 $abc$60912$n7399_1
.sym 99185 $abc$60912$n5902
.sym 99186 $abc$60912$n6839
.sym 99188 $abc$60912$n7321_1
.sym 99189 $abc$60912$n4774_1
.sym 99192 picorv32.cpuregs_wrdata[11]
.sym 99193 $abc$60912$n5740
.sym 99194 $abc$60912$n6135_1
.sym 99195 $abc$60912$n7290
.sym 99196 $abc$60912$n4733
.sym 99198 picorv32.reg_pc[4]
.sym 99200 $abc$60912$n6135_1
.sym 99201 $abc$60912$n5740
.sym 99202 $abc$60912$n4774_1
.sym 99203 $abc$60912$n7399_1
.sym 99206 $abc$60912$n6828
.sym 99207 $abc$60912$n5902
.sym 99208 $abc$60912$n6726
.sym 99209 $abc$60912$n6827
.sym 99212 $abc$60912$n5902
.sym 99213 $abc$60912$n6818
.sym 99214 $abc$60912$n6819
.sym 99215 $abc$60912$n6726
.sym 99218 $abc$60912$n6839
.sym 99219 $abc$60912$n6840
.sym 99220 $abc$60912$n6726
.sym 99221 $abc$60912$n5902
.sym 99224 picorv32.reg_pc[4]
.sym 99225 picorv32.is_lui_auipc_jal
.sym 99226 picorv32.cpuregs_rs1[4]
.sym 99227 picorv32.instr_lui
.sym 99233 picorv32.cpuregs_wrdata[11]
.sym 99236 $abc$60912$n4733
.sym 99238 $abc$60912$n4726_1
.sym 99239 $abc$60912$n5739_1
.sym 99242 $abc$60912$n7321_1
.sym 99243 $abc$60912$n7325_1
.sym 99244 $abc$60912$n7290
.sym 99245 $abc$60912$n7323_1
.sym 99247 sys_clk_$glb_clk
.sym 99249 $abc$60912$n6854
.sym 99250 $abc$60912$n6856
.sym 99251 $abc$60912$n6858
.sym 99252 $abc$60912$n6860
.sym 99253 $abc$60912$n6862
.sym 99254 $abc$60912$n6864
.sym 99255 $abc$60912$n6866
.sym 99256 $abc$60912$n6868
.sym 99257 picorv32.latched_rd[0]
.sym 99258 $abc$60912$n4726_1
.sym 99259 $abc$60912$n6741
.sym 99260 picorv32.cpuregs_rs1[23]
.sym 99261 $abc$60912$n6828
.sym 99262 picorv32.cpuregs_wrdata[7]
.sym 99263 picorv32.is_lui_auipc_jal
.sym 99265 $abc$60912$n6840
.sym 99266 picorv32.cpuregs_rs1[29]
.sym 99267 picorv32.reg_pc[11]
.sym 99268 $abc$60912$n6830
.sym 99269 picorv32.reg_out[11]
.sym 99270 $abc$60912$n6833
.sym 99271 picorv32.latched_rd[5]
.sym 99273 $abc$60912$n5775
.sym 99274 $abc$60912$n5370
.sym 99275 $abc$60912$n7131
.sym 99276 picorv32.cpuregs_rs1[13]
.sym 99277 $abc$60912$n5958_1
.sym 99278 picorv32.cpuregs_rs1[28]
.sym 99279 $abc$60912$n5704
.sym 99280 $abc$60912$n6819
.sym 99281 $abc$60912$n7125
.sym 99282 $abc$60912$n7141
.sym 99284 picorv32.cpuregs_wrdata[15]
.sym 99290 $abc$60912$n7398_1
.sym 99292 $abc$60912$n6816
.sym 99293 $abc$60912$n5937_1
.sym 99294 $abc$60912$n7279
.sym 99298 $abc$60912$n6774
.sym 99299 $abc$60912$n5739_1
.sym 99301 $abc$60912$n5937_1
.sym 99302 $abc$60912$n6837
.sym 99305 $abc$60912$n6807
.sym 99306 $abc$60912$n6840
.sym 99308 $abc$60912$n6874
.sym 99309 $abc$60912$n6876
.sym 99310 $abc$60912$n6774
.sym 99311 $abc$60912$n6864
.sym 99312 $abc$60912$n6822
.sym 99313 $abc$60912$n6868
.sym 99314 $abc$60912$n6854
.sym 99316 $abc$60912$n4870_1
.sym 99317 $abc$60912$n6860
.sym 99318 $abc$60912$n7339_1
.sym 99319 $abc$60912$n6828
.sym 99320 $abc$60912$n7396_1
.sym 99323 $abc$60912$n5937_1
.sym 99324 $abc$60912$n6837
.sym 99325 $abc$60912$n6874
.sym 99326 $abc$60912$n6774
.sym 99329 $abc$60912$n6854
.sym 99330 $abc$60912$n6807
.sym 99331 $abc$60912$n5937_1
.sym 99332 $abc$60912$n6774
.sym 99335 $abc$60912$n6860
.sym 99336 $abc$60912$n6774
.sym 99337 $abc$60912$n6816
.sym 99338 $abc$60912$n5937_1
.sym 99341 $abc$60912$n6876
.sym 99342 $abc$60912$n5937_1
.sym 99343 $abc$60912$n6774
.sym 99344 $abc$60912$n6840
.sym 99347 $abc$60912$n6774
.sym 99348 $abc$60912$n5937_1
.sym 99349 $abc$60912$n6828
.sym 99350 $abc$60912$n6868
.sym 99354 $abc$60912$n7398_1
.sym 99355 $abc$60912$n7396_1
.sym 99359 $abc$60912$n6822
.sym 99360 $abc$60912$n6774
.sym 99361 $abc$60912$n5937_1
.sym 99362 $abc$60912$n6864
.sym 99365 $abc$60912$n7339_1
.sym 99366 $abc$60912$n5739_1
.sym 99367 $abc$60912$n4870_1
.sym 99368 $abc$60912$n7279
.sym 99372 $abc$60912$n6870
.sym 99373 $abc$60912$n6872
.sym 99374 $abc$60912$n6874
.sym 99375 $abc$60912$n6876
.sym 99376 $abc$60912$n6878
.sym 99377 $abc$60912$n6880
.sym 99378 $abc$60912$n6882
.sym 99379 $abc$60912$n6884
.sym 99380 $abc$60912$n4686_1
.sym 99381 $abc$60912$n7609
.sym 99382 picorv32.cpuregs_wrdata[25]
.sym 99383 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 99384 $abc$60912$n6774
.sym 99385 picorv32.reg_pc[0]
.sym 99386 $abc$60912$n7133
.sym 99387 picorv32.reg_next_pc[8]
.sym 99388 $abc$60912$n6816
.sym 99389 $abc$60912$n5775
.sym 99390 $abc$60912$n7498
.sym 99391 $abc$60912$n5754_1
.sym 99392 $abc$60912$n7134
.sym 99393 picorv32.cpuregs_wrdata[3]
.sym 99394 $abc$60912$n7398_1
.sym 99395 $abc$60912$n7290
.sym 99396 picorv32.latched_rd[1]
.sym 99397 $abc$60912$n7017_1
.sym 99398 $abc$60912$n4801
.sym 99399 picorv32.instr_lui
.sym 99400 picorv32.latched_rd[3]
.sym 99401 $abc$60912$n5954
.sym 99402 picorv32.latched_rd[2]
.sym 99403 picorv32.cpuregs_wrdata[27]
.sym 99405 picorv32.instr_lui
.sym 99406 picorv32.cpuregs_wrdata[10]
.sym 99407 picorv32.reg_out[3]
.sym 99416 picorv32.instr_lui
.sym 99417 $abc$60912$n6862
.sym 99418 picorv32.cpuregs_rs1[9]
.sym 99419 picorv32.reg_pc[9]
.sym 99421 $abc$60912$n6098_1
.sym 99422 $abc$60912$n7290
.sym 99423 $abc$60912$n7354
.sym 99424 $abc$60912$n4893_1
.sym 99425 $abc$60912$n7371
.sym 99426 $abc$60912$n4859_1
.sym 99427 $abc$60912$n5739_1
.sym 99428 picorv32.is_lui_auipc_jal
.sym 99429 $abc$60912$n7279
.sym 99430 $abc$60912$n6774
.sym 99431 $abc$60912$n7366
.sym 99432 $abc$60912$n7370
.sym 99434 $abc$60912$n7369
.sym 99435 $abc$60912$n7131
.sym 99440 $abc$60912$n6819
.sym 99441 $abc$60912$n7125
.sym 99443 $abc$60912$n5937_1
.sym 99444 $abc$60912$n4903
.sym 99446 $abc$60912$n7290
.sym 99447 $abc$60912$n7371
.sym 99448 $abc$60912$n7366
.sym 99449 $abc$60912$n7369
.sym 99452 $abc$60912$n6098_1
.sym 99453 $abc$60912$n4893_1
.sym 99454 $abc$60912$n5739_1
.sym 99455 $abc$60912$n7279
.sym 99460 $abc$60912$n7131
.sym 99464 picorv32.cpuregs_rs1[9]
.sym 99465 picorv32.reg_pc[9]
.sym 99466 picorv32.instr_lui
.sym 99467 picorv32.is_lui_auipc_jal
.sym 99470 $abc$60912$n6862
.sym 99471 $abc$60912$n5937_1
.sym 99472 $abc$60912$n6819
.sym 99473 $abc$60912$n6774
.sym 99476 $abc$60912$n7370
.sym 99477 $abc$60912$n7279
.sym 99478 $abc$60912$n5739_1
.sym 99479 $abc$60912$n4903
.sym 99483 $abc$60912$n7125
.sym 99488 $abc$60912$n7354
.sym 99489 $abc$60912$n7279
.sym 99491 $abc$60912$n4859_1
.sym 99493 sys_clk_$glb_clk
.sym 99495 $abc$60912$n6724
.sym 99496 $abc$60912$n6728
.sym 99497 $abc$60912$n6731
.sym 99498 $abc$60912$n6734
.sym 99499 $abc$60912$n6737
.sym 99500 $abc$60912$n6740
.sym 99501 $abc$60912$n6743
.sym 99502 $abc$60912$n6746
.sym 99503 $abc$60912$n5960
.sym 99504 $abc$60912$n5902
.sym 99505 $abc$60912$n5902
.sym 99506 $abc$60912$n5778
.sym 99507 $abc$60912$n7365
.sym 99508 picorv32.latched_rd[0]
.sym 99509 $abc$60912$n5902
.sym 99510 $abc$60912$n4693_1
.sym 99511 $abc$60912$n5789
.sym 99512 $abc$60912$n6884
.sym 99513 picorv32.decoded_rs2[3]
.sym 99514 $abc$60912$n6870
.sym 99515 picorv32.latched_rd[3]
.sym 99516 $abc$60912$n6872
.sym 99517 $abc$60912$n7496_1
.sym 99518 $abc$60912$n5704
.sym 99519 $abc$60912$n6767
.sym 99520 picorv32.cpuregs_wrdata[5]
.sym 99521 $abc$60912$n4752
.sym 99522 $abc$60912$n5775
.sym 99523 picorv32.cpuregs_wrdata[31]
.sym 99524 picorv32.reg_pc[30]
.sym 99525 picorv32.reg_pc[4]
.sym 99526 $abc$60912$n6747
.sym 99527 picorv32.cpuregs_wrdata[30]
.sym 99528 $abc$60912$n6750
.sym 99529 $abc$60912$n4922_1
.sym 99530 $abc$60912$n4738
.sym 99537 $abc$60912$n6741
.sym 99539 $abc$60912$n4870_1
.sym 99540 picorv32.reg_pc[30]
.sym 99541 $abc$60912$n6726
.sym 99542 $abc$60912$n6747
.sym 99543 picorv32.is_lui_auipc_jal
.sym 99544 picorv32.cpuregs_wrdata[26]
.sym 99545 $abc$60912$n6743
.sym 99547 picorv32.cpuregs_rs1[30]
.sym 99549 picorv32.mem_rdata_q[20]
.sym 99551 $abc$60912$n6740
.sym 99552 $abc$60912$n6729
.sym 99553 $abc$60912$n6728
.sym 99555 $abc$60912$n5902
.sym 99557 $abc$60912$n4540
.sym 99559 picorv32.instr_lui
.sym 99561 $abc$60912$n6744
.sym 99562 $abc$60912$n6755
.sym 99563 $abc$60912$n5902
.sym 99565 $abc$60912$n6756
.sym 99567 $abc$60912$n6746
.sym 99569 picorv32.cpuregs_rs1[30]
.sym 99570 picorv32.is_lui_auipc_jal
.sym 99571 picorv32.reg_pc[30]
.sym 99572 picorv32.instr_lui
.sym 99575 picorv32.cpuregs_wrdata[26]
.sym 99581 $abc$60912$n6747
.sym 99582 $abc$60912$n6726
.sym 99583 $abc$60912$n6746
.sym 99584 $abc$60912$n5902
.sym 99587 $abc$60912$n6728
.sym 99588 $abc$60912$n5902
.sym 99589 $abc$60912$n6726
.sym 99590 $abc$60912$n6729
.sym 99593 picorv32.mem_rdata_q[20]
.sym 99594 $abc$60912$n4540
.sym 99596 $abc$60912$n4870_1
.sym 99599 $abc$60912$n6726
.sym 99600 $abc$60912$n6756
.sym 99601 $abc$60912$n6755
.sym 99602 $abc$60912$n5902
.sym 99605 $abc$60912$n5902
.sym 99606 $abc$60912$n6741
.sym 99607 $abc$60912$n6740
.sym 99608 $abc$60912$n6726
.sym 99611 $abc$60912$n6726
.sym 99612 $abc$60912$n6743
.sym 99613 $abc$60912$n5902
.sym 99614 $abc$60912$n6744
.sym 99616 sys_clk_$glb_clk
.sym 99618 $abc$60912$n6749
.sym 99619 $abc$60912$n6752
.sym 99620 $abc$60912$n6755
.sym 99621 $abc$60912$n6758
.sym 99622 $abc$60912$n6761
.sym 99623 $abc$60912$n6764
.sym 99624 $abc$60912$n6767
.sym 99625 $abc$60912$n6770
.sym 99626 $abc$60912$n7143
.sym 99627 picorv32.reg_out[29]
.sym 99628 picorv32.reg_out[29]
.sym 99629 $abc$60912$n6726
.sym 99630 $abc$60912$n7380_1
.sym 99631 picorv32.decoded_rs2[0]
.sym 99632 picorv32.reg_op1[19]
.sym 99633 $abc$60912$n4752
.sym 99634 picorv32.mem_rdata_latched_noshuffle[23]
.sym 99635 $abc$60912$n4870_1
.sym 99636 $abc$60912$n5324
.sym 99637 $abc$60912$n5813_1
.sym 99638 picorv32.reg_op1[6]
.sym 99639 picorv32.is_lui_auipc_jal
.sym 99640 picorv32.mem_rdata_latched_noshuffle[20]
.sym 99641 $abc$60912$n4870_1
.sym 99642 $abc$60912$n4903
.sym 99643 picorv32.cpuregs_rs1[24]
.sym 99644 $abc$60912$n5937_1
.sym 99645 picorv32.cpuregs_wrdata[29]
.sym 99646 picorv32.cpuregs_wrdata[21]
.sym 99648 picorv32.cpuregs_wrdata[25]
.sym 99649 spiflash_bus_adr[1]
.sym 99650 $abc$60912$n7290
.sym 99651 $abc$60912$n6756
.sym 99652 $abc$60912$n6765
.sym 99653 $abc$60912$n6738
.sym 99659 $abc$60912$n6765
.sym 99660 $abc$60912$n6764
.sym 99661 $abc$60912$n6732
.sym 99662 $abc$60912$n6738
.sym 99663 $abc$60912$n6737
.sym 99665 picorv32.reg_out[11]
.sym 99668 picorv32.cpuregs_wrdata[23]
.sym 99669 $abc$60912$n6731
.sym 99670 $abc$60912$n6734
.sym 99671 picorv32.latched_stalu
.sym 99677 $abc$60912$n6750
.sym 99678 $abc$60912$n6768
.sym 99679 $abc$60912$n6767
.sym 99680 $abc$60912$n5902
.sym 99683 $abc$60912$n6749
.sym 99686 picorv32.alu_out_q[11]
.sym 99689 $abc$60912$n6735
.sym 99690 $abc$60912$n6726
.sym 99692 $abc$60912$n6726
.sym 99693 $abc$60912$n6749
.sym 99694 $abc$60912$n6750
.sym 99695 $abc$60912$n5902
.sym 99698 $abc$60912$n5902
.sym 99699 $abc$60912$n6765
.sym 99700 $abc$60912$n6764
.sym 99701 $abc$60912$n6726
.sym 99706 picorv32.cpuregs_wrdata[23]
.sym 99710 $abc$60912$n6768
.sym 99711 $abc$60912$n6767
.sym 99712 $abc$60912$n5902
.sym 99713 $abc$60912$n6726
.sym 99716 picorv32.reg_out[11]
.sym 99717 picorv32.latched_stalu
.sym 99718 picorv32.alu_out_q[11]
.sym 99722 $abc$60912$n6731
.sym 99723 $abc$60912$n6732
.sym 99724 $abc$60912$n5902
.sym 99725 $abc$60912$n6726
.sym 99728 $abc$60912$n6726
.sym 99729 $abc$60912$n6735
.sym 99730 $abc$60912$n6734
.sym 99731 $abc$60912$n5902
.sym 99734 $abc$60912$n6738
.sym 99735 $abc$60912$n6726
.sym 99736 $abc$60912$n5902
.sym 99737 $abc$60912$n6737
.sym 99739 sys_clk_$glb_clk
.sym 99741 $abc$60912$n6773
.sym 99742 $abc$60912$n6776
.sym 99743 $abc$60912$n6778
.sym 99744 $abc$60912$n6780
.sym 99745 $abc$60912$n6782
.sym 99746 $abc$60912$n6784
.sym 99747 $abc$60912$n6786
.sym 99748 $abc$60912$n6788
.sym 99749 picorv32.alu_out_q[14]
.sym 99750 $abc$60912$n6764
.sym 99751 $abc$60912$n5974_1
.sym 99752 $abc$60912$n5251
.sym 99753 $abc$60912$n5205_1
.sym 99754 picorv32.cpuregs_wrdata[23]
.sym 99756 picorv32.latched_rd[5]
.sym 99757 $abc$60912$n4564
.sym 99758 $abc$60912$n5775
.sym 99759 picorv32.latched_stalu
.sym 99760 picorv32.latched_rd[0]
.sym 99761 $abc$60912$n6732
.sym 99762 picorv32.reg_next_pc[9]
.sym 99763 $abc$60912$n912
.sym 99764 $abc$60912$n6774
.sym 99765 $abc$60912$n4600
.sym 99766 picorv32.reg_op1[1]
.sym 99767 $abc$60912$n5972
.sym 99768 $abc$60912$n6784
.sym 99769 picorv32.cpuregs_rs1[13]
.sym 99770 $abc$60912$n5775
.sym 99771 $abc$60912$n5704
.sym 99772 picorv32.cpuregs_wrdata[23]
.sym 99773 $abc$60912$n7125
.sym 99774 picorv32.cpuregs_rs1[28]
.sym 99775 picorv32.latched_rd[2]
.sym 99776 $abc$60912$n7131
.sym 99782 $abc$60912$n6729
.sym 99785 $abc$60912$n6762
.sym 99786 $abc$60912$n6753
.sym 99787 $abc$60912$n5937_1
.sym 99789 $abc$60912$n6759
.sym 99794 picorv32.cpuregs_wrdata[27]
.sym 99795 $abc$60912$n5937_1
.sym 99799 $abc$60912$n6776
.sym 99800 $abc$60912$n6778
.sym 99801 $abc$60912$n6796
.sym 99802 $abc$60912$n6798
.sym 99804 $abc$60912$n6802
.sym 99806 $abc$60912$n6768
.sym 99807 $abc$60912$n6792
.sym 99808 $abc$60912$n6735
.sym 99809 $abc$60912$n6780
.sym 99810 $abc$60912$n6774
.sym 99811 $abc$60912$n6774
.sym 99812 $abc$60912$n6732
.sym 99815 $abc$60912$n6778
.sym 99816 $abc$60912$n6732
.sym 99817 $abc$60912$n5937_1
.sym 99818 $abc$60912$n6774
.sym 99821 $abc$60912$n6776
.sym 99822 $abc$60912$n6729
.sym 99823 $abc$60912$n6774
.sym 99824 $abc$60912$n5937_1
.sym 99827 $abc$60912$n6798
.sym 99828 $abc$60912$n6774
.sym 99829 $abc$60912$n5937_1
.sym 99830 $abc$60912$n6762
.sym 99833 picorv32.cpuregs_wrdata[27]
.sym 99839 $abc$60912$n6753
.sym 99840 $abc$60912$n6774
.sym 99841 $abc$60912$n6792
.sym 99842 $abc$60912$n5937_1
.sym 99845 $abc$60912$n5937_1
.sym 99846 $abc$60912$n6774
.sym 99847 $abc$60912$n6768
.sym 99848 $abc$60912$n6802
.sym 99851 $abc$60912$n5937_1
.sym 99852 $abc$60912$n6759
.sym 99853 $abc$60912$n6774
.sym 99854 $abc$60912$n6796
.sym 99857 $abc$60912$n6735
.sym 99858 $abc$60912$n6774
.sym 99859 $abc$60912$n5937_1
.sym 99860 $abc$60912$n6780
.sym 99862 sys_clk_$glb_clk
.sym 99864 $abc$60912$n6790
.sym 99865 $abc$60912$n6792
.sym 99866 $abc$60912$n6794
.sym 99867 $abc$60912$n6796
.sym 99868 $abc$60912$n6798
.sym 99869 $abc$60912$n6800
.sym 99870 $abc$60912$n6802
.sym 99871 $abc$60912$n6804
.sym 99872 $abc$60912$n5212
.sym 99873 picorv32.mem_rdata_latched_noshuffle[21]
.sym 99874 spiflash_bus_adr[13]
.sym 99875 $abc$60912$n5212
.sym 99876 $abc$60912$n5970_1
.sym 99877 $abc$60912$n5801
.sym 99878 $abc$60912$n7044_1
.sym 99879 $abc$60912$n7134
.sym 99880 $abc$60912$n5998_1
.sym 99881 $abc$60912$n7127
.sym 99882 $abc$60912$n7060
.sym 99883 $abc$60912$n17
.sym 99885 $abc$60912$n7134
.sym 99886 $abc$60912$n6729
.sym 99887 $abc$60912$n7133
.sym 99888 $abc$60912$n5986_1
.sym 99889 $abc$60912$n4801
.sym 99890 $abc$60912$n7017_1
.sym 99891 picorv32.instr_lui
.sym 99892 $abc$60912$n6768
.sym 99893 picorv32.latched_rd[1]
.sym 99894 $abc$60912$n6735
.sym 99895 picorv32.instr_lui
.sym 99896 picorv32.cpuregs_wrdata[24]
.sym 99897 picorv32.reg_next_pc[23]
.sym 99898 picorv32.is_lui_auipc_jal
.sym 99899 picorv32.instr_lui
.sym 99906 $abc$60912$n11437
.sym 99907 $abc$60912$n6744
.sym 99910 picorv32.cpu_state[4]
.sym 99911 $abc$60912$n7365
.sym 99912 $abc$60912$n6747
.sym 99914 picorv32.reg_out[6]
.sym 99915 picorv32.latched_stalu
.sym 99916 $abc$60912$n5937_1
.sym 99917 $abc$60912$n6774
.sym 99918 $abc$60912$n11432
.sym 99919 $abc$60912$n6786
.sym 99920 $abc$60912$n6788
.sym 99921 picorv32.cpuregs_wrdata[24]
.sym 99923 picorv32.alu_out_q[6]
.sym 99926 picorv32.reg_op1[1]
.sym 99928 picorv32.cpuregs_wrdata[18]
.sym 99934 picorv32.cpu_state[3]
.sym 99935 picorv32.cpuregs_wrdata[25]
.sym 99938 picorv32.alu_out_q[6]
.sym 99940 picorv32.reg_out[6]
.sym 99941 picorv32.latched_stalu
.sym 99945 picorv32.cpu_state[3]
.sym 99946 $abc$60912$n11437
.sym 99947 $abc$60912$n7365
.sym 99953 picorv32.cpuregs_wrdata[25]
.sym 99956 $abc$60912$n6774
.sym 99957 $abc$60912$n6744
.sym 99958 $abc$60912$n6786
.sym 99959 $abc$60912$n5937_1
.sym 99962 $abc$60912$n5937_1
.sym 99963 $abc$60912$n6747
.sym 99964 $abc$60912$n6788
.sym 99965 $abc$60912$n6774
.sym 99970 picorv32.cpuregs_wrdata[18]
.sym 99974 $abc$60912$n11432
.sym 99975 picorv32.reg_op1[1]
.sym 99976 picorv32.cpu_state[3]
.sym 99977 picorv32.cpu_state[4]
.sym 99981 picorv32.cpuregs_wrdata[24]
.sym 99985 sys_clk_$glb_clk
.sym 99995 $abc$60912$n5370
.sym 99997 $abc$60912$n5980_1
.sym 99998 $abc$60912$n5370
.sym 99999 picorv32.decoded_imm[3]
.sym 100000 $abc$60912$n5775
.sym 100001 picorv32.reg_next_pc[2]
.sym 100002 picorv32.cpuregs_wrdata[22]
.sym 100003 $abc$60912$n4564
.sym 100005 picorv32.reg_pc[5]
.sym 100006 picorv32.decoded_imm[16]
.sym 100007 picorv32.decoded_imm[5]
.sym 100008 picorv32.cpuregs_wrdata[27]
.sym 100009 picorv32.decoded_imm[7]
.sym 100010 $abc$60912$n11437
.sym 100011 spiflash_bus_adr[7]
.sym 100012 picorv32.reg_pc[16]
.sym 100013 picorv32.reg_next_pc[15]
.sym 100014 $abc$60912$n5752_1
.sym 100016 $abc$60912$n6750
.sym 100017 $abc$60912$n6146_1
.sym 100018 $abc$60912$n4738
.sym 100019 spiflash_sr[26]
.sym 100020 picorv32.reg_next_pc[11]
.sym 100021 picorv32.reg_pc[28]
.sym 100022 $abc$60912$n6747
.sym 100030 $abc$60912$n6794
.sym 100031 picorv32.reg_out[11]
.sym 100032 $abc$60912$n6774
.sym 100033 $abc$60912$n6800
.sym 100034 picorv32.cpuregs_rs1[16]
.sym 100035 picorv32.mem_rdata_latched_noshuffle[28]
.sym 100036 picorv32.reg_pc[16]
.sym 100038 $abc$60912$n6784
.sym 100039 picorv32.mem_rdata_latched_noshuffle[7]
.sym 100040 $abc$60912$n6774
.sym 100041 $abc$60912$n6765
.sym 100042 $abc$60912$n5937_1
.sym 100044 picorv32.reg_next_pc[11]
.sym 100046 $abc$60912$n6741
.sym 100047 picorv32.reg_pc[28]
.sym 100048 picorv32.cpuregs_rs1[28]
.sym 100049 $abc$60912$n6756
.sym 100053 $abc$60912$n5937_1
.sym 100055 $abc$60912$n4752
.sym 100057 $abc$60912$n5775
.sym 100058 picorv32.is_lui_auipc_jal
.sym 100059 picorv32.instr_lui
.sym 100061 $abc$60912$n6741
.sym 100062 $abc$60912$n5937_1
.sym 100063 $abc$60912$n6774
.sym 100064 $abc$60912$n6784
.sym 100067 $abc$60912$n5937_1
.sym 100068 $abc$60912$n6774
.sym 100069 $abc$60912$n6800
.sym 100070 $abc$60912$n6765
.sym 100073 picorv32.reg_next_pc[11]
.sym 100075 $abc$60912$n5775
.sym 100076 picorv32.reg_out[11]
.sym 100079 $abc$60912$n6756
.sym 100080 $abc$60912$n6794
.sym 100081 $abc$60912$n6774
.sym 100082 $abc$60912$n5937_1
.sym 100086 picorv32.mem_rdata_latched_noshuffle[28]
.sym 100091 picorv32.reg_pc[28]
.sym 100092 picorv32.instr_lui
.sym 100093 picorv32.is_lui_auipc_jal
.sym 100094 picorv32.cpuregs_rs1[28]
.sym 100097 picorv32.instr_lui
.sym 100098 picorv32.is_lui_auipc_jal
.sym 100099 picorv32.cpuregs_rs1[16]
.sym 100100 picorv32.reg_pc[16]
.sym 100106 picorv32.mem_rdata_latched_noshuffle[7]
.sym 100107 $abc$60912$n4752
.sym 100108 sys_clk_$glb_clk
.sym 100118 sys_rst
.sym 100121 $abc$60912$n4874
.sym 100122 $abc$60912$n5990
.sym 100123 $abc$60912$n4977
.sym 100124 picorv32.reg_op1[23]
.sym 100125 picorv32.mem_rdata_latched_noshuffle[7]
.sym 100126 $abc$60912$n4811
.sym 100127 $abc$60912$n11442
.sym 100128 $abc$60912$n6162
.sym 100129 $abc$60912$n4870_1
.sym 100130 $abc$60912$n7124_1
.sym 100131 $abc$60912$n11443
.sym 100132 picorv32.decoded_imm_uj[8]
.sym 100133 picorv32.reg_next_pc[16]
.sym 100134 spiflash_bus_adr[2]
.sym 100135 $abc$60912$n6756
.sym 100136 spiflash_bus_adr[1]
.sym 100137 spiflash_bus_dat_w[22]
.sym 100138 picorv32.cpuregs_wrdata[21]
.sym 100139 $abc$60912$n5937_1
.sym 100140 picorv32.cpuregs_wrdata[25]
.sym 100141 picorv32.cpuregs_wrdata[29]
.sym 100142 $abc$60912$n7290
.sym 100143 spiflash_bus_dat_w[21]
.sym 100144 picorv32.reg_pc[20]
.sym 100145 spiflash_bus_adr[12]
.sym 100151 picorv32.reg_pc[20]
.sym 100152 picorv32.reg_out[23]
.sym 100153 $abc$60912$n5370
.sym 100154 $abc$60912$n9826
.sym 100157 picorv32.reg_pc[21]
.sym 100160 $abc$60912$n6186_1
.sym 100161 picorv32.instr_lui
.sym 100162 picorv32.reg_op1[3]
.sym 100163 picorv32.cpu_state[4]
.sym 100164 $abc$60912$n11457
.sym 100165 picorv32.instr_lui
.sym 100166 picorv32.is_lui_auipc_jal
.sym 100167 picorv32.reg_next_pc[23]
.sym 100168 picorv32.reg_op1[26]
.sym 100169 $abc$60912$n5775
.sym 100170 picorv32.cpuregs_rs1[20]
.sym 100171 $abc$60912$n5778
.sym 100173 $abc$60912$n6986_1
.sym 100175 picorv32.cpuregs_rs1[23]
.sym 100176 picorv32.cpu_state[3]
.sym 100177 $abc$60912$n6146_1
.sym 100178 $abc$60912$n4738
.sym 100179 picorv32.cpuregs_rs1[21]
.sym 100180 picorv32.reg_pc[23]
.sym 100181 picorv32.reg_op1[23]
.sym 100184 picorv32.is_lui_auipc_jal
.sym 100185 picorv32.instr_lui
.sym 100186 picorv32.reg_pc[21]
.sym 100187 picorv32.cpuregs_rs1[21]
.sym 100190 picorv32.reg_out[23]
.sym 100191 $abc$60912$n5775
.sym 100193 picorv32.reg_next_pc[23]
.sym 100196 picorv32.reg_pc[23]
.sym 100197 picorv32.instr_lui
.sym 100198 picorv32.is_lui_auipc_jal
.sym 100199 picorv32.cpuregs_rs1[23]
.sym 100202 picorv32.reg_op1[23]
.sym 100203 $abc$60912$n6186_1
.sym 100205 $abc$60912$n5778
.sym 100208 $abc$60912$n5370
.sym 100209 $abc$60912$n9826
.sym 100210 $abc$60912$n6986_1
.sym 100214 $abc$60912$n6146_1
.sym 100215 $abc$60912$n5778
.sym 100217 picorv32.reg_op1[3]
.sym 100220 picorv32.is_lui_auipc_jal
.sym 100221 picorv32.instr_lui
.sym 100222 picorv32.reg_pc[20]
.sym 100223 picorv32.cpuregs_rs1[20]
.sym 100226 picorv32.reg_op1[26]
.sym 100227 $abc$60912$n11457
.sym 100228 picorv32.cpu_state[4]
.sym 100229 picorv32.cpu_state[3]
.sym 100230 $abc$60912$n4738
.sym 100231 sys_clk_$glb_clk
.sym 100234 $abc$60912$n9061
.sym 100236 $abc$60912$n9059
.sym 100238 $abc$60912$n9057
.sym 100240 $abc$60912$n9055
.sym 100241 $abc$60912$n4752
.sym 100243 $abc$60912$n7648
.sym 100244 $abc$60912$n4752
.sym 100245 picorv32.decoded_imm[21]
.sym 100246 picorv32.decoded_imm[23]
.sym 100247 spiflash_bus_adr[1]
.sym 100248 picorv32.reg_op1[3]
.sym 100249 $abc$60912$n7162
.sym 100250 $abc$60912$n5775
.sym 100251 picorv32.reg_pc[18]
.sym 100252 $abc$60912$n11457
.sym 100253 picorv32.reg_pc[21]
.sym 100254 picorv32.is_lui_auipc_jal
.sym 100255 picorv32.cpuregs_wrdata[24]
.sym 100257 picorv32.latched_stalu
.sym 100258 $abc$60912$n4801
.sym 100259 $abc$60912$n5535
.sym 100260 basesoc_sram_we[2]
.sym 100261 spiflash_bus_adr[7]
.sym 100262 $abc$60912$n5853_1
.sym 100263 $abc$60912$n5775
.sym 100264 spiflash_bus_adr[6]
.sym 100265 picorv32.cpuregs_rs1[21]
.sym 100266 picorv32.reg_pc[23]
.sym 100267 $abc$60912$n7138
.sym 100268 spiflash_bus_dat_w[19]
.sym 100274 $abc$60912$n7542_1
.sym 100275 $abc$60912$n7498
.sym 100276 picorv32.cpuregs_wrdata[21]
.sym 100277 $abc$60912$n5535
.sym 100278 picorv32.reg_pc[27]
.sym 100279 $abc$60912$n7290
.sym 100281 $abc$60912$n11460
.sym 100283 picorv32.latched_stalu
.sym 100284 basesoc_sram_we[2]
.sym 100285 picorv32.reg_next_pc[15]
.sym 100286 picorv32.alu_out_q[15]
.sym 100287 picorv32.is_lui_auipc_jal
.sym 100289 $abc$60912$n7496_1
.sym 100290 $abc$60912$n4870_1
.sym 100291 $abc$60912$n5775
.sym 100295 picorv32.instr_lui
.sym 100297 picorv32.reg_op1[29]
.sym 100299 picorv32.cpu_state[3]
.sym 100302 picorv32.cpuregs_rs1[27]
.sym 100303 picorv32.cpu_state[4]
.sym 100304 $abc$60912$n7543
.sym 100305 picorv32.reg_out[15]
.sym 100308 $abc$60912$n7498
.sym 100309 $abc$60912$n4870_1
.sym 100314 picorv32.latched_stalu
.sym 100315 picorv32.alu_out_q[15]
.sym 100316 picorv32.reg_out[15]
.sym 100319 $abc$60912$n7542_1
.sym 100320 $abc$60912$n7290
.sym 100321 $abc$60912$n7496_1
.sym 100322 $abc$60912$n7543
.sym 100325 picorv32.reg_op1[29]
.sym 100326 picorv32.cpu_state[4]
.sym 100327 $abc$60912$n11460
.sym 100328 picorv32.cpu_state[3]
.sym 100332 basesoc_sram_we[2]
.sym 100334 $abc$60912$n5535
.sym 100338 picorv32.reg_out[15]
.sym 100339 $abc$60912$n5775
.sym 100340 picorv32.reg_next_pc[15]
.sym 100343 picorv32.cpuregs_wrdata[21]
.sym 100349 picorv32.cpuregs_rs1[27]
.sym 100350 picorv32.reg_pc[27]
.sym 100351 picorv32.instr_lui
.sym 100352 picorv32.is_lui_auipc_jal
.sym 100354 sys_clk_$glb_clk
.sym 100357 $abc$60912$n9053
.sym 100359 $abc$60912$n9051
.sym 100361 $abc$60912$n9049
.sym 100363 $abc$60912$n9046
.sym 100364 picorv32.cpuregs_rs1[26]
.sym 100365 $abc$60912$n5775
.sym 100366 $abc$60912$n5775
.sym 100367 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 100368 $abc$60912$n5865
.sym 100369 spiflash_bus_adr[5]
.sym 100371 $abc$60912$n9059
.sym 100372 $abc$60912$n5833
.sym 100374 picorv32.reg_pc[27]
.sym 100375 $abc$60912$n7290
.sym 100377 $abc$60912$n11460
.sym 100378 $abc$60912$n7225_1
.sym 100379 $abc$60912$n7756
.sym 100380 picorv32.cpuregs_rs1[14]
.sym 100381 $PACKER_VCC_NET_$glb_clk
.sym 100382 $abc$60912$n2699
.sym 100384 $abc$60912$n6986_1
.sym 100385 picorv32.reg_next_pc[17]
.sym 100386 $abc$60912$n9057
.sym 100387 $abc$60912$n4563
.sym 100388 $abc$60912$n4801
.sym 100390 $abc$60912$n9055
.sym 100391 $abc$60912$n9053
.sym 100399 $abc$60912$n6991
.sym 100401 picorv32.latched_stalu
.sym 100402 picorv32.reg_out[21]
.sym 100403 $abc$60912$n6990_1
.sym 100405 $abc$60912$n6978_1
.sym 100406 $abc$60912$n5775
.sym 100407 picorv32.reg_out[20]
.sym 100408 picorv32.reg_op1[21]
.sym 100409 $abc$60912$n5778
.sym 100410 $abc$60912$n6170_1
.sym 100411 $abc$60912$n6977_1
.sym 100413 $abc$60912$n7498
.sym 100414 $abc$60912$n4801
.sym 100416 picorv32.alu_out_q[20]
.sym 100417 picorv32.reg_next_pc[20]
.sym 100418 picorv32.reg_op1[15]
.sym 100421 $abc$60912$n5370
.sym 100422 $abc$60912$n6182
.sym 100424 $abc$60912$n4738
.sym 100425 $abc$60912$n9828
.sym 100426 picorv32.reg_next_pc[21]
.sym 100431 picorv32.reg_out[20]
.sym 100432 picorv32.latched_stalu
.sym 100433 picorv32.alu_out_q[20]
.sym 100436 picorv32.reg_out[21]
.sym 100437 $abc$60912$n5775
.sym 100439 picorv32.reg_next_pc[21]
.sym 100443 $abc$60912$n6978_1
.sym 100445 $abc$60912$n6977_1
.sym 100448 $abc$60912$n9828
.sym 100449 $abc$60912$n6991
.sym 100450 $abc$60912$n5370
.sym 100451 $abc$60912$n6990_1
.sym 100454 $abc$60912$n5775
.sym 100455 picorv32.reg_out[20]
.sym 100456 picorv32.reg_next_pc[20]
.sym 100461 $abc$60912$n6182
.sym 100462 $abc$60912$n5778
.sym 100463 picorv32.reg_op1[21]
.sym 100466 $abc$60912$n7498
.sym 100469 $abc$60912$n4801
.sym 100472 picorv32.reg_op1[15]
.sym 100473 $abc$60912$n6170_1
.sym 100474 $abc$60912$n5778
.sym 100476 $abc$60912$n4738
.sym 100477 sys_clk_$glb_clk
.sym 100480 $abc$60912$n9114
.sym 100482 $abc$60912$n9112
.sym 100484 $abc$60912$n9110
.sym 100486 $abc$60912$n9108
.sym 100487 picorv32.reg_next_pc[4]
.sym 100491 picorv32.is_lui_auipc_jal
.sym 100492 $abc$60912$n5775
.sym 100493 picorv32.alu_out_q[21]
.sym 100494 $abc$60912$n7246
.sym 100495 $abc$60912$n6172_1
.sym 100496 spiflash_bus_adr[8]
.sym 100497 picorv32.latched_stalu
.sym 100498 spiflash_bus_adr[2]
.sym 100499 $abc$60912$n7554_1
.sym 100500 $abc$60912$n6981_1
.sym 100501 $abc$60912$n6180_1
.sym 100502 $abc$60912$n5817_1
.sym 100503 picorv32.reg_next_pc[20]
.sym 100504 basesoc_sram_we[2]
.sym 100505 $abc$60912$n9051
.sym 100506 $abc$60912$n5752_1
.sym 100507 $abc$60912$n7207
.sym 100508 $abc$60912$n6750
.sym 100509 picorv32.reg_next_pc[15]
.sym 100510 $abc$60912$n4738
.sym 100511 picorv32.reg_pc[16]
.sym 100512 spiflash_bus_adr[3]
.sym 100513 $abc$60912$n4931
.sym 100514 spiflash_sr[26]
.sym 100520 basesoc_sram_we[2]
.sym 100521 $abc$60912$n2702
.sym 100522 $abc$60912$n5752_1
.sym 100523 $abc$60912$n2699
.sym 100526 $abc$60912$n5538
.sym 100527 $abc$60912$n6129
.sym 100529 $abc$60912$n9100
.sym 100530 $abc$60912$n6144
.sym 100531 $abc$60912$n9047
.sym 100532 basesoc_uart_phy_rx_reg[1]
.sym 100538 $abc$60912$n6138
.sym 100539 $abc$60912$n9112
.sym 100541 $abc$60912$n5775
.sym 100542 $abc$60912$n2699
.sym 100543 $abc$60912$n9108
.sym 100544 basesoc_uart_phy_rx_reg[2]
.sym 100545 picorv32.reg_next_pc[17]
.sym 100546 $abc$60912$n6138
.sym 100547 $abc$60912$n4563
.sym 100548 $abc$60912$n5841
.sym 100549 $abc$60912$n9102
.sym 100550 $abc$60912$n9055
.sym 100553 $abc$60912$n2699
.sym 100554 $abc$60912$n6138
.sym 100555 $abc$60912$n9100
.sym 100556 $abc$60912$n9108
.sym 100560 basesoc_sram_we[2]
.sym 100562 $abc$60912$n5538
.sym 100568 basesoc_uart_phy_rx_reg[2]
.sym 100571 $abc$60912$n6144
.sym 100572 $abc$60912$n2699
.sym 100573 $abc$60912$n9112
.sym 100574 $abc$60912$n9100
.sym 100577 $abc$60912$n6138
.sym 100578 $abc$60912$n2702
.sym 100579 $abc$60912$n9047
.sym 100580 $abc$60912$n9055
.sym 100583 $abc$60912$n6129
.sym 100584 $abc$60912$n9102
.sym 100585 $abc$60912$n2699
.sym 100586 $abc$60912$n9100
.sym 100589 $abc$60912$n5752_1
.sym 100590 $abc$60912$n5841
.sym 100591 picorv32.reg_next_pc[17]
.sym 100592 $abc$60912$n5775
.sym 100595 basesoc_uart_phy_rx_reg[1]
.sym 100599 $abc$60912$n4563
.sym 100600 sys_clk_$glb_clk
.sym 100601 sys_rst_$glb_sr
.sym 100603 $abc$60912$n9106
.sym 100605 $abc$60912$n9104
.sym 100607 $abc$60912$n9102
.sym 100609 $abc$60912$n9099
.sym 100613 $abc$60912$n5962_1
.sym 100614 $abc$60912$n7510
.sym 100615 $abc$60912$n5873_1
.sym 100616 spiflash_bus_dat_w[20]
.sym 100617 $abc$60912$n2699
.sym 100618 $abc$60912$n5007
.sym 100619 spiflash_bus_adr[7]
.sym 100620 $abc$60912$n2702
.sym 100621 picorv32.alu_out_q[29]
.sym 100622 $abc$60912$n5538
.sym 100623 $abc$60912$n6129
.sym 100624 $abc$60912$n6880_1
.sym 100625 picorv32.reg_next_pc[16]
.sym 100626 spiflash_bus_adr[2]
.sym 100627 spiflash_bus_dat_w[22]
.sym 100628 $abc$60912$n6144
.sym 100629 spiflash_bus_dat_w[21]
.sym 100630 basesoc_uart_phy_rx_reg[2]
.sym 100631 $abc$60912$n9063
.sym 100633 picorv32.cpuregs_wrdata[29]
.sym 100634 spiflash_bus_adr[12]
.sym 100636 spiflash_bus_adr[1]
.sym 100637 spiflash_bus_adr[12]
.sym 100645 $abc$60912$n4808
.sym 100647 $abc$60912$n6141
.sym 100648 $abc$60912$n9110
.sym 100649 $abc$60912$n6132
.sym 100651 $abc$60912$n6135
.sym 100652 $abc$60912$n4803
.sym 100653 $abc$60912$n4872
.sym 100654 $abc$60912$n2699
.sym 100655 slave_sel_r[0]
.sym 100656 $abc$60912$n927
.sym 100658 $abc$60912$n9057
.sym 100660 $abc$60912$n9100
.sym 100661 $abc$60912$n9053
.sym 100663 $abc$60912$n4871
.sym 100664 basesoc_sram_we[2]
.sym 100665 $abc$60912$n9051
.sym 100666 $abc$60912$n9047
.sym 100668 $abc$60912$n9106
.sym 100669 $abc$60912$n4802
.sym 100672 $abc$60912$n4877
.sym 100673 $abc$60912$n2702
.sym 100674 $abc$60912$n2702
.sym 100676 $abc$60912$n6141
.sym 100677 $abc$60912$n2702
.sym 100678 $abc$60912$n9057
.sym 100679 $abc$60912$n9047
.sym 100684 basesoc_sram_we[2]
.sym 100688 $abc$60912$n9051
.sym 100689 $abc$60912$n2702
.sym 100690 $abc$60912$n6132
.sym 100691 $abc$60912$n9047
.sym 100694 $abc$60912$n9110
.sym 100695 $abc$60912$n2699
.sym 100696 $abc$60912$n9100
.sym 100697 $abc$60912$n6141
.sym 100700 $abc$60912$n4803
.sym 100701 $abc$60912$n4802
.sym 100702 $abc$60912$n4808
.sym 100703 slave_sel_r[0]
.sym 100706 $abc$60912$n6135
.sym 100707 $abc$60912$n2699
.sym 100708 $abc$60912$n9100
.sym 100709 $abc$60912$n9106
.sym 100712 $abc$60912$n4871
.sym 100713 slave_sel_r[0]
.sym 100714 $abc$60912$n4877
.sym 100715 $abc$60912$n4872
.sym 100718 $abc$60912$n6135
.sym 100719 $abc$60912$n9053
.sym 100720 $abc$60912$n9047
.sym 100721 $abc$60912$n2702
.sym 100723 sys_clk_$glb_clk
.sym 100724 $abc$60912$n927
.sym 100726 $abc$60912$n9079
.sym 100728 $abc$60912$n9077
.sym 100730 $abc$60912$n9075
.sym 100732 $abc$60912$n9073
.sym 100736 picorv32.cpuregs_rs1[23]
.sym 100737 $abc$60912$n6135
.sym 100738 $abc$60912$n4859_1
.sym 100739 $abc$60912$n11072
.sym 100740 spiflash_bus_adr[4]
.sym 100741 $abc$60912$n9100
.sym 100742 $abc$60912$n5775
.sym 100743 $abc$60912$n5212
.sym 100744 picorv32.reg_op1[29]
.sym 100745 $abc$60912$n4863
.sym 100746 $abc$60912$n9098
.sym 100747 $abc$60912$n4893_1
.sym 100748 $PACKER_VCC_NET_$glb_clk
.sym 100749 picorv32.latched_stalu
.sym 100751 spiflash_bus_dat_w[19]
.sym 100752 $abc$60912$n4807
.sym 100753 spiflash_bus_adr[7]
.sym 100754 $abc$60912$n4801
.sym 100755 $abc$60912$n6124
.sym 100756 picorv32.cpuregs_rs1[21]
.sym 100757 spiflash_bus_adr[5]
.sym 100758 picorv32.reg_pc[16]
.sym 100759 $abc$60912$n7138
.sym 100760 spiflash_bus_adr[6]
.sym 100766 $abc$60912$n5537
.sym 100768 $abc$60912$n6138
.sym 100769 $abc$60912$n4876_1
.sym 100770 $abc$60912$n4875_1
.sym 100771 $abc$60912$n4851_1
.sym 100772 $abc$60912$n4806
.sym 100773 $abc$60912$n4852_1
.sym 100774 basesoc_sram_we[2]
.sym 100775 $abc$60912$n9065
.sym 100776 $abc$60912$n4807
.sym 100778 $abc$60912$n4805
.sym 100779 $abc$60912$n4853_1
.sym 100782 $abc$60912$n4850
.sym 100783 $abc$60912$n9071
.sym 100784 $abc$60912$n4804
.sym 100785 $abc$60912$n9077
.sym 100786 $abc$60912$n4873
.sym 100787 $abc$60912$n2701
.sym 100788 $abc$60912$n6144
.sym 100789 $abc$60912$n9073
.sym 100790 basesoc_uart_phy_rx_reg[2]
.sym 100793 $abc$60912$n4573
.sym 100794 $abc$60912$n4874
.sym 100795 $abc$60912$n6135
.sym 100799 $abc$60912$n5537
.sym 100800 basesoc_sram_we[2]
.sym 100805 $abc$60912$n4807
.sym 100806 $abc$60912$n4806
.sym 100807 $abc$60912$n4805
.sym 100808 $abc$60912$n4804
.sym 100811 $abc$60912$n4873
.sym 100812 $abc$60912$n4874
.sym 100813 $abc$60912$n4875_1
.sym 100814 $abc$60912$n4876_1
.sym 100817 $abc$60912$n4852_1
.sym 100818 $abc$60912$n4853_1
.sym 100819 $abc$60912$n4851_1
.sym 100820 $abc$60912$n4850
.sym 100823 $abc$60912$n9065
.sym 100824 $abc$60912$n2701
.sym 100825 $abc$60912$n6138
.sym 100826 $abc$60912$n9073
.sym 100829 $abc$60912$n9077
.sym 100830 $abc$60912$n6144
.sym 100831 $abc$60912$n2701
.sym 100832 $abc$60912$n9065
.sym 100838 basesoc_uart_phy_rx_reg[2]
.sym 100841 $abc$60912$n2701
.sym 100842 $abc$60912$n9065
.sym 100843 $abc$60912$n9071
.sym 100844 $abc$60912$n6135
.sym 100845 $abc$60912$n4573
.sym 100846 sys_clk_$glb_clk
.sym 100847 sys_rst_$glb_sr
.sym 100849 $abc$60912$n9071
.sym 100851 $abc$60912$n9069
.sym 100853 $abc$60912$n9067
.sym 100855 $abc$60912$n9064
.sym 100860 $PACKER_VCC_NET_$glb_clk
.sym 100861 $abc$60912$n9065
.sym 100862 $abc$60912$n7138
.sym 100863 $abc$60912$n4863
.sym 100864 $abc$60912$n11068
.sym 100865 picorv32.reg_op1[15]
.sym 100866 spiflash_bus_dat_w[20]
.sym 100867 picorv32.reg_pc[31]
.sym 100868 $abc$60912$n4806
.sym 100869 spiflash_bus_adr[6]
.sym 100870 $abc$60912$n11068
.sym 100871 slave_sel_r[0]
.sym 100874 $abc$60912$n2699
.sym 100875 $abc$60912$n6134
.sym 100877 $abc$60912$n5968_1
.sym 100879 $abc$60912$n6131
.sym 100880 $abc$60912$n6986_1
.sym 100882 $abc$60912$n2702
.sym 100883 $abc$60912$n6128
.sym 100890 $abc$60912$n6128
.sym 100891 $abc$60912$n6134
.sym 100893 $abc$60912$n5377
.sym 100895 $abc$60912$n6131
.sym 100898 $abc$60912$n6138
.sym 100899 $abc$60912$n6126
.sym 100901 $abc$60912$n6135
.sym 100902 $abc$60912$n6125
.sym 100904 $abc$60912$n6129
.sym 100905 $abc$60912$n6141
.sym 100907 $abc$60912$n6132
.sym 100909 $abc$60912$n6126
.sym 100910 $abc$60912$n6140
.sym 100911 $abc$60912$n6144
.sym 100912 $abc$60912$n2698
.sym 100915 $abc$60912$n6124
.sym 100916 $abc$60912$n6143
.sym 100918 basesoc_sram_we[2]
.sym 100920 $abc$60912$n6137
.sym 100922 $abc$60912$n6144
.sym 100923 $abc$60912$n6126
.sym 100924 $abc$60912$n6143
.sym 100925 $abc$60912$n2698
.sym 100928 $abc$60912$n2698
.sym 100929 $abc$60912$n6125
.sym 100930 $abc$60912$n6124
.sym 100931 $abc$60912$n6126
.sym 100934 basesoc_sram_we[2]
.sym 100940 $abc$60912$n2698
.sym 100941 $abc$60912$n6137
.sym 100942 $abc$60912$n6126
.sym 100943 $abc$60912$n6138
.sym 100946 $abc$60912$n6126
.sym 100947 $abc$60912$n6135
.sym 100948 $abc$60912$n6134
.sym 100949 $abc$60912$n2698
.sym 100952 $abc$60912$n6128
.sym 100953 $abc$60912$n6126
.sym 100954 $abc$60912$n2698
.sym 100955 $abc$60912$n6129
.sym 100958 $abc$60912$n6126
.sym 100959 $abc$60912$n2698
.sym 100960 $abc$60912$n6141
.sym 100961 $abc$60912$n6140
.sym 100964 $abc$60912$n2698
.sym 100965 $abc$60912$n6132
.sym 100966 $abc$60912$n6126
.sym 100967 $abc$60912$n6131
.sym 100969 sys_clk_$glb_clk
.sym 100970 $abc$60912$n5377
.sym 100972 $abc$60912$n6146
.sym 100974 $abc$60912$n6143
.sym 100976 $abc$60912$n6140
.sym 100978 $abc$60912$n6137
.sym 100983 $PACKER_VCC_NET_$glb_clk
.sym 100984 $abc$60912$n6839_1
.sym 100985 spiflash_bus_dat_w[23]
.sym 100986 spiflash_bus_adr[2]
.sym 100987 picorv32.cpuregs_rs1[23]
.sym 100988 $abc$60912$n4826_1
.sym 100989 $abc$60912$n6126
.sym 100990 $abc$60912$n11450
.sym 100991 $abc$60912$n4752
.sym 100992 picorv32.reg_op1[5]
.sym 100994 picorv32.irq_state[0]
.sym 100995 picorv32.cpuregs_wrdata[26]
.sym 100996 $abc$60912$n6750
.sym 100997 $abc$60912$n9061
.sym 100998 spiflash_bus_adr[6]
.sym 100999 $abc$60912$n7521_1
.sym 101001 picorv32.reg_op1[14]
.sym 101002 $abc$60912$n4738
.sym 101003 picorv32.reg_pc[16]
.sym 101004 basesoc_sram_we[2]
.sym 101005 spiflash_bus_adr[3]
.sym 101012 spiflash_bus_adr[7]
.sym 101025 $abc$60912$n7521_1
.sym 101028 picorv32.reg_pc[16]
.sym 101038 $abc$60912$n4922_1
.sym 101039 $abc$60912$n6138
.sym 101040 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 101041 spiflash_bus_adr[13]
.sym 101047 picorv32.reg_pc[16]
.sym 101052 $abc$60912$n6138
.sym 101057 spiflash_bus_adr[7]
.sym 101065 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 101071 spiflash_bus_adr[13]
.sym 101075 $abc$60912$n4922_1
.sym 101083 $abc$60912$n7521_1
.sym 101088 spiflash_bus_adr[7]
.sym 101095 $abc$60912$n6134
.sym 101097 $abc$60912$n6131
.sym 101099 $abc$60912$n6128
.sym 101101 $abc$60912$n6124
.sym 101102 $abc$60912$n6726
.sym 101106 spiflash_bus_adr[7]
.sym 101107 $abc$60912$n7156
.sym 101108 $abc$60912$n4922_1
.sym 101109 picorv32.reg_out[15]
.sym 101110 picorv32.reg_op1[23]
.sym 101111 $abc$60912$n2702
.sym 101113 $abc$60912$n5980_1
.sym 101114 $abc$60912$n5639
.sym 101115 spiflash_bus_dat_w[20]
.sym 101116 $abc$60912$n5538
.sym 101117 $PACKER_VCC_NET_$glb_clk
.sym 101119 spiflash_bus_adr[2]
.sym 101121 spiflash_bus_adr[1]
.sym 101122 spiflash_bus_adr[12]
.sym 101124 spiflash_bus_dat_w[21]
.sym 101125 spiflash_bus_adr[12]
.sym 101127 spiflash_bus_dat_w[22]
.sym 101146 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 101157 $abc$60912$n9061
.sym 101158 $abc$60912$n5962_1
.sym 101160 $abc$60912$n7648
.sym 101162 $abc$60912$n4738
.sym 101170 $abc$60912$n7648
.sym 101175 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 101181 $abc$60912$n5962_1
.sym 101189 $abc$60912$n9061
.sym 101192 $abc$60912$n4738
.sym 101225 $PACKER_VCC_NET_$glb_clk
.sym 101226 picorv32.reg_out[29]
.sym 101227 por_rst
.sym 101229 $abc$60912$n4903
.sym 101231 $abc$60912$n5962_1
.sym 101232 picorv32.reg_next_pc[21]
.sym 101233 $abc$60912$n7498
.sym 101234 picorv32.reg_out[29]
.sym 101235 picorv32.cpuregs_rs1[23]
.sym 101237 picorv32.cpuregs_wrdata[26]
.sym 101244 $abc$60912$n6176
.sym 101245 spiflash_bus_adr[5]
.sym 101246 spiflash_bus_dat_w[19]
.sym 101247 $abc$60912$n6124
.sym 101288 $abc$60912$n8725_1
.sym 101317 $abc$60912$n6178
.sym 101318 picorv32.count_cycle[1]
.sym 101319 $abc$60912$n7302
.sym 101320 $abc$60912$n7361
.sym 101321 $abc$60912$n4853
.sym 101322 picorv32.irq_mask[27]
.sym 101323 $abc$60912$n7630
.sym 101335 $abc$60912$n8075
.sym 101348 $abc$60912$n10364
.sym 101393 $abc$60912$n7453
.sym 101394 $abc$60912$n7303
.sym 101395 $abc$60912$n7490_1
.sym 101396 $abc$60912$n7416
.sym 101397 $abc$60912$n7417
.sym 101398 $abc$60912$n7454_1
.sym 101399 picorv32.count_cycle[13]
.sym 101400 $abc$60912$n7479
.sym 101433 $abc$60912$n9086
.sym 101434 $abc$60912$n8020
.sym 101438 picorv32.count_cycle[5]
.sym 101440 $abc$60912$n4709_1
.sym 101444 picorv32.latched_rd[0]
.sym 101452 $abc$60912$n765
.sym 101455 $abc$60912$n6178
.sym 101460 $abc$60912$n7302
.sym 101463 picorv32.irq_mask[10]
.sym 101475 picorv32.cpuregs_rs1[27]
.sym 101477 spiflash_bus_dat_w[1]
.sym 101480 $abc$60912$n7613
.sym 101485 $abc$60912$n4553
.sym 101487 picorv32.timer[4]
.sym 101488 $abc$60912$n6013_1
.sym 101489 picorv32.cpu_state[2]
.sym 101493 $abc$60912$n4853
.sym 101531 $abc$60912$n7466_1
.sym 101532 $abc$60912$n7547
.sym 101533 $abc$60912$n7505
.sym 101534 $abc$60912$n6117_1
.sym 101535 picorv32.irq_mask[10]
.sym 101536 picorv32.cpuregs_rs1[19]
.sym 101537 $abc$60912$n7559
.sym 101538 $abc$60912$n7548_1
.sym 101569 picorv32.count_instr[1]
.sym 101570 picorv32.count_instr[9]
.sym 101573 picorv32.count_cycle[38]
.sym 101574 picorv32.count_cycle[34]
.sym 101576 picorv32.count_cycle[33]
.sym 101577 picorv32.count_cycle[7]
.sym 101578 picorv32.count_cycle[9]
.sym 101579 picorv32.count_instr[14]
.sym 101581 picorv32.count_instr[15]
.sym 101582 picorv32.count_cycle[39]
.sym 101584 picorv32.count_cycle[44]
.sym 101585 $abc$60912$n6117_1
.sym 101586 picorv32.timer[8]
.sym 101587 spiflash_bus_adr[5]
.sym 101589 picorv32.cpuregs_rs1[15]
.sym 101590 $abc$60912$n4938
.sym 101591 picorv32.cpuregs_rs1[20]
.sym 101592 spiflash_bus_adr[0]
.sym 101593 $abc$60912$n4667
.sym 101595 $abc$60912$n7479
.sym 101596 spiflash_bus_dat_w[5]
.sym 101633 picorv32.irq_mask[5]
.sym 101634 $abc$60912$n7613
.sym 101635 $abc$60912$n7357
.sym 101636 picorv32.irq_mask[3]
.sym 101637 $abc$60912$n7614
.sym 101638 $abc$60912$n7515_1
.sym 101639 $abc$60912$n7341_1
.sym 101640 $abc$60912$n7347
.sym 101671 $abc$60912$n11456
.sym 101672 $abc$60912$n7292
.sym 101673 $abc$60912$n7292
.sym 101674 $abc$60912$n11456
.sym 101676 picorv32.count_instr[16]
.sym 101677 picorv32.count_cycle[8]
.sym 101679 picorv32.count_cycle[52]
.sym 101680 picorv32.count_cycle[20]
.sym 101681 spiflash_bus_adr[6]
.sym 101682 picorv32.count_cycle[21]
.sym 101684 $abc$60912$n7599
.sym 101685 $abc$60912$n6726
.sym 101688 $abc$60912$n7453
.sym 101689 $abc$60912$n8051
.sym 101690 picorv32.count_cycle[45]
.sym 101691 $abc$60912$n7302
.sym 101692 $abc$60912$n5171
.sym 101693 $abc$60912$n6178
.sym 101695 picorv32.count_cycle[55]
.sym 101697 spiflash_bus_adr[4]
.sym 101698 $abc$60912$n6187
.sym 101735 $abc$60912$n7546
.sym 101736 $abc$60912$n7474
.sym 101737 $abc$60912$n8033
.sym 101738 $abc$60912$n7478_1
.sym 101739 $abc$60912$n7477
.sym 101740 $abc$60912$n7452
.sym 101741 picorv32.timer[20]
.sym 101742 $abc$60912$n7301
.sym 101773 $abc$60912$n11435
.sym 101775 $abc$60912$n5538
.sym 101776 $abc$60912$n11435
.sym 101777 picorv32.cpuregs_rs1[4]
.sym 101778 picorv32.count_cycle[56]
.sym 101779 picorv32.count_cycle[58]
.sym 101780 picorv32.count_cycle[49]
.sym 101781 picorv32.count_cycle[60]
.sym 101782 picorv32.count_cycle[57]
.sym 101783 picorv32.count_cycle[61]
.sym 101784 $abc$60912$n7346
.sym 101785 picorv32.count_cycle[17]
.sym 101786 $abc$60912$n6726
.sym 101787 $abc$60912$n7017_1
.sym 101788 $abc$60912$n10364
.sym 101789 picorv32.cpuregs_rs1[27]
.sym 101790 spiflash_bus_adr[8]
.sym 101791 $abc$60912$n4554
.sym 101792 picorv32.cpuregs_rs1[1]
.sym 101793 picorv32.cpuregs_rs1[20]
.sym 101794 $abc$60912$n927
.sym 101795 picorv32.cpuregs_rs1[5]
.sym 101796 spiflash_bus_adr[8]
.sym 101797 picorv32.cpuregs_rs1[22]
.sym 101798 $PACKER_VCC_NET_$glb_clk
.sym 101799 $abc$60912$n6002
.sym 101800 $abc$60912$n7505
.sym 101805 spiflash_bus_dat_w[6]
.sym 101809 spiflash_bus_adr[7]
.sym 101811 spiflash_bus_adr[1]
.sym 101813 spiflash_bus_adr[8]
.sym 101816 spiflash_bus_adr[5]
.sym 101817 spiflash_bus_adr[2]
.sym 101819 spiflash_bus_adr[0]
.sym 101823 spiflash_bus_dat_w[5]
.sym 101825 $PACKER_VCC_NET_$glb_clk
.sym 101830 spiflash_bus_dat_w[4]
.sym 101831 spiflash_bus_adr[6]
.sym 101832 $abc$60912$n5534
.sym 101834 spiflash_bus_dat_w[7]
.sym 101835 spiflash_bus_adr[4]
.sym 101836 spiflash_bus_adr[3]
.sym 101837 $abc$60912$n7567
.sym 101838 $abc$60912$n7550
.sym 101839 $abc$60912$n7566_1
.sym 101840 $abc$60912$n7371
.sym 101841 $abc$60912$n7468
.sym 101842 $abc$60912$n7582
.sym 101843 storage_1[1][6]
.sym 101844 $abc$60912$n7489
.sym 101853 spiflash_bus_adr[0]
.sym 101854 spiflash_bus_adr[1]
.sym 101856 spiflash_bus_adr[2]
.sym 101857 spiflash_bus_adr[3]
.sym 101858 spiflash_bus_adr[4]
.sym 101859 spiflash_bus_adr[5]
.sym 101860 spiflash_bus_adr[6]
.sym 101861 spiflash_bus_adr[7]
.sym 101862 spiflash_bus_adr[8]
.sym 101864 sys_clk_$glb_clk
.sym 101865 $abc$60912$n5534
.sym 101866 $PACKER_VCC_NET_$glb_clk
.sym 101867 spiflash_bus_dat_w[5]
.sym 101869 spiflash_bus_dat_w[6]
.sym 101871 spiflash_bus_dat_w[7]
.sym 101873 spiflash_bus_dat_w[4]
.sym 101875 spiflash_bus_adr[7]
.sym 101876 picorv32.count_instr[33]
.sym 101877 $abc$60912$n10364
.sym 101878 spiflash_bus_adr[7]
.sym 101879 $abc$60912$n7287
.sym 101880 $abc$60912$n7475_1
.sym 101881 picorv32.count_cycle[59]
.sym 101883 $abc$60912$n8059
.sym 101884 $abc$60912$n7287
.sym 101885 picorv32.count_cycle[27]
.sym 101886 $abc$60912$n4704
.sym 101887 picorv32.count_cycle[35]
.sym 101888 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 101889 $abc$60912$n4588_1
.sym 101890 $abc$60912$n5639
.sym 101891 $abc$60912$n7580
.sym 101892 picorv32.instr_rdcycleh
.sym 101893 $abc$60912$n8047
.sym 101894 $abc$60912$n7613
.sym 101895 picorv32.count_instr[58]
.sym 101896 spiflash_bus_dat_w[1]
.sym 101898 $abc$60912$n8077
.sym 101900 $abc$60912$n8772
.sym 101901 $abc$60912$n6013_1
.sym 101902 picorv32.cpu_state[2]
.sym 101909 $abc$60912$n8033
.sym 101911 spiflash_bus_dat_w[1]
.sym 101912 spiflash_bus_adr[2]
.sym 101913 spiflash_bus_adr[5]
.sym 101914 spiflash_bus_adr[6]
.sym 101916 spiflash_bus_dat_w[2]
.sym 101918 spiflash_bus_adr[1]
.sym 101920 spiflash_bus_dat_w[3]
.sym 101921 spiflash_bus_adr[0]
.sym 101922 spiflash_bus_dat_w[0]
.sym 101925 spiflash_bus_adr[3]
.sym 101926 spiflash_bus_adr[4]
.sym 101928 spiflash_bus_adr[8]
.sym 101932 spiflash_bus_adr[7]
.sym 101936 $PACKER_VCC_NET_$glb_clk
.sym 101939 $abc$60912$n7583
.sym 101940 $abc$60912$n7504
.sym 101941 $abc$60912$n4720
.sym 101942 $abc$60912$n7506
.sym 101943 $abc$60912$n8063
.sym 101944 $abc$60912$n7503
.sym 101945 $abc$60912$n7616
.sym 101946 $abc$60912$n7612
.sym 101955 spiflash_bus_adr[0]
.sym 101956 spiflash_bus_adr[1]
.sym 101958 spiflash_bus_adr[2]
.sym 101959 spiflash_bus_adr[3]
.sym 101960 spiflash_bus_adr[4]
.sym 101961 spiflash_bus_adr[5]
.sym 101962 spiflash_bus_adr[6]
.sym 101963 spiflash_bus_adr[7]
.sym 101964 spiflash_bus_adr[8]
.sym 101966 sys_clk_$glb_clk
.sym 101967 $abc$60912$n8033
.sym 101968 spiflash_bus_dat_w[0]
.sym 101970 spiflash_bus_dat_w[1]
.sym 101972 spiflash_bus_dat_w[2]
.sym 101974 spiflash_bus_dat_w[3]
.sym 101976 $PACKER_VCC_NET_$glb_clk
.sym 101978 picorv32.count_instr[41]
.sym 101979 $abc$60912$n9092
.sym 101980 spiflash_bus_adr[3]
.sym 101982 spiflash_bus_adr[2]
.sym 101983 picorv32.count_cycle[23]
.sym 101984 $abc$60912$n7371
.sym 101986 $abc$60912$n7489
.sym 101987 picorv32.instr_rdcycle
.sym 101988 picorv32.count_instr[42]
.sym 101989 picorv32.count_cycle[42]
.sym 101991 picorv32.count_cycle[54]
.sym 101992 $abc$60912$n7669
.sym 101993 $abc$60912$n4667
.sym 101994 $abc$60912$n4938
.sym 101995 picorv32.cpuregs_rs1[9]
.sym 101996 $abc$60912$n8049
.sym 101997 $abc$60912$n4667
.sym 101998 spiflash_bus_adr[7]
.sym 101999 picorv32.cpuregs_rs1[20]
.sym 102000 spiflash_bus_adr[5]
.sym 102001 picorv32.cpuregs_rs1[15]
.sym 102002 $abc$60912$n7622
.sym 102003 spiflash_bus_adr[5]
.sym 102004 $abc$60912$n8044
.sym 102009 spiflash_bus_adr[5]
.sym 102012 spiflash_bus_adr[6]
.sym 102013 $PACKER_VCC_NET_$glb_clk
.sym 102015 spiflash_bus_dat_w[6]
.sym 102016 spiflash_bus_adr[0]
.sym 102018 spiflash_bus_dat_w[4]
.sym 102022 spiflash_bus_dat_w[7]
.sym 102023 spiflash_bus_adr[2]
.sym 102024 spiflash_bus_adr[3]
.sym 102025 spiflash_bus_dat_w[5]
.sym 102026 spiflash_bus_adr[8]
.sym 102027 $abc$60912$n5538
.sym 102036 spiflash_bus_adr[7]
.sym 102037 spiflash_bus_adr[4]
.sym 102038 spiflash_bus_adr[1]
.sym 102041 $abc$60912$n4708_1
.sym 102042 $abc$60912$n4692
.sym 102043 $abc$60912$n4698
.sym 102044 $abc$60912$n4718_1
.sym 102045 $abc$60912$n8772
.sym 102046 picorv32.irq_mask[22]
.sym 102047 picorv32.irq_mask[30]
.sym 102048 $abc$60912$n4709_1
.sym 102057 spiflash_bus_adr[0]
.sym 102058 spiflash_bus_adr[1]
.sym 102060 spiflash_bus_adr[2]
.sym 102061 spiflash_bus_adr[3]
.sym 102062 spiflash_bus_adr[4]
.sym 102063 spiflash_bus_adr[5]
.sym 102064 spiflash_bus_adr[6]
.sym 102065 spiflash_bus_adr[7]
.sym 102066 spiflash_bus_adr[8]
.sym 102068 sys_clk_$glb_clk
.sym 102069 $abc$60912$n5538
.sym 102070 $PACKER_VCC_NET_$glb_clk
.sym 102071 spiflash_bus_dat_w[5]
.sym 102073 spiflash_bus_dat_w[6]
.sym 102075 spiflash_bus_dat_w[7]
.sym 102077 spiflash_bus_dat_w[4]
.sym 102080 picorv32.cpuregs_rs1[25]
.sym 102081 picorv32.cpuregs_rs1[25]
.sym 102082 spiflash_bus_adr[8]
.sym 102083 picorv32.pcpi_mul.pcpi_insn[14]
.sym 102084 $abc$60912$n6187
.sym 102085 $abc$60912$n8073
.sym 102086 spiflash_bus_adr[6]
.sym 102087 $abc$60912$n7560_1
.sym 102088 picorv32.count_cycle[51]
.sym 102090 picorv32.cpuregs_rs1[21]
.sym 102091 spiflash_bus_adr[2]
.sym 102092 picorv32.count_cycle[48]
.sym 102093 picorv32.cpuregs_rs1[28]
.sym 102094 $abc$60912$n7561
.sym 102095 $abc$60912$n6187
.sym 102096 picorv32.irq_mask[13]
.sym 102097 $abc$60912$n4728_1
.sym 102098 picorv32.irq_mask[22]
.sym 102099 picorv32.timer[23]
.sym 102100 $abc$60912$n6190
.sym 102101 picorv32.cpuregs_rs1[30]
.sym 102102 $abc$60912$n6181
.sym 102103 $abc$60912$n5639
.sym 102104 $PACKER_VCC_NET_$glb_clk
.sym 102105 $abc$60912$n8051
.sym 102106 $abc$60912$n6178
.sym 102111 spiflash_bus_dat_w[1]
.sym 102112 spiflash_bus_adr[6]
.sym 102114 spiflash_bus_adr[0]
.sym 102115 spiflash_bus_adr[5]
.sym 102116 spiflash_bus_adr[4]
.sym 102122 $abc$60912$n7972
.sym 102124 spiflash_bus_dat_w[3]
.sym 102125 spiflash_bus_adr[2]
.sym 102126 spiflash_bus_dat_w[2]
.sym 102127 spiflash_bus_adr[1]
.sym 102131 spiflash_bus_adr[3]
.sym 102133 spiflash_bus_dat_w[0]
.sym 102136 spiflash_bus_adr[7]
.sym 102139 spiflash_bus_adr[8]
.sym 102140 $PACKER_VCC_NET_$glb_clk
.sym 102143 $abc$60912$n6178
.sym 102144 $abc$60912$n7348
.sym 102145 $abc$60912$n7378_1
.sym 102146 storage_1[12][2]
.sym 102147 $abc$60912$n4717
.sym 102148 $abc$60912$n7620
.sym 102149 $abc$60912$n4691
.sym 102150 $abc$60912$n4728_1
.sym 102159 spiflash_bus_adr[0]
.sym 102160 spiflash_bus_adr[1]
.sym 102162 spiflash_bus_adr[2]
.sym 102163 spiflash_bus_adr[3]
.sym 102164 spiflash_bus_adr[4]
.sym 102165 spiflash_bus_adr[5]
.sym 102166 spiflash_bus_adr[6]
.sym 102167 spiflash_bus_adr[7]
.sym 102168 spiflash_bus_adr[8]
.sym 102170 sys_clk_$glb_clk
.sym 102171 $abc$60912$n7972
.sym 102172 spiflash_bus_dat_w[0]
.sym 102174 spiflash_bus_dat_w[1]
.sym 102176 spiflash_bus_dat_w[2]
.sym 102178 spiflash_bus_dat_w[3]
.sym 102180 $PACKER_VCC_NET_$glb_clk
.sym 102181 $abc$60912$n4553
.sym 102182 picorv32.latched_rd[5]
.sym 102183 picorv32.latched_rd[5]
.sym 102184 spiflash_bus_adr[1]
.sym 102185 spiflash_bus_dat_w[1]
.sym 102187 $abc$60912$n6196
.sym 102189 $abc$60912$n7594
.sym 102190 $abc$60912$n7282
.sym 102191 $abc$60912$n4667
.sym 102192 $abc$60912$n7593_1
.sym 102193 spiflash_bus_adr[4]
.sym 102194 $abc$60912$n8771
.sym 102195 picorv32.cpu_state[2]
.sym 102196 $abc$60912$n4698
.sym 102197 $abc$60912$n7631
.sym 102198 spiflash_bus_adr[8]
.sym 102199 $abc$60912$n5535
.sym 102200 picorv32.cpuregs_rs1[1]
.sym 102201 spiflash_bus_dat_w[5]
.sym 102202 picorv32.cpuregs_rs1[27]
.sym 102203 picorv32.cpu_state[2]
.sym 102204 spiflash_bus_adr[8]
.sym 102205 spiflash_bus_adr[8]
.sym 102206 $abc$60912$n6810
.sym 102207 picorv32.cpuregs_rs1[5]
.sym 102213 spiflash_bus_dat_w[6]
.sym 102217 spiflash_bus_adr[7]
.sym 102218 spiflash_bus_adr[0]
.sym 102219 spiflash_bus_adr[5]
.sym 102221 spiflash_bus_adr[6]
.sym 102222 spiflash_bus_adr[1]
.sym 102223 spiflash_bus_adr[4]
.sym 102224 $abc$60912$n5639
.sym 102225 spiflash_bus_adr[2]
.sym 102226 spiflash_bus_dat_w[5]
.sym 102227 spiflash_bus_adr[8]
.sym 102228 spiflash_bus_adr[3]
.sym 102233 spiflash_bus_dat_w[7]
.sym 102238 spiflash_bus_dat_w[4]
.sym 102242 $PACKER_VCC_NET_$glb_clk
.sym 102245 picorv32.irq_mask[13]
.sym 102246 $abc$60912$n7630
.sym 102247 picorv32.irq_mask[10]
.sym 102248 picorv32.irq_mask[24]
.sym 102249 picorv32.irq_mask[27]
.sym 102250 $abc$60912$n4688_1
.sym 102251 $abc$60912$n4716
.sym 102252 $abc$60912$n4686_1
.sym 102261 spiflash_bus_adr[0]
.sym 102262 spiflash_bus_adr[1]
.sym 102264 spiflash_bus_adr[2]
.sym 102265 spiflash_bus_adr[3]
.sym 102266 spiflash_bus_adr[4]
.sym 102267 spiflash_bus_adr[5]
.sym 102268 spiflash_bus_adr[6]
.sym 102269 spiflash_bus_adr[7]
.sym 102270 spiflash_bus_adr[8]
.sym 102272 sys_clk_$glb_clk
.sym 102273 $abc$60912$n5639
.sym 102274 $PACKER_VCC_NET_$glb_clk
.sym 102275 spiflash_bus_dat_w[5]
.sym 102277 spiflash_bus_dat_w[6]
.sym 102279 spiflash_bus_dat_w[7]
.sym 102281 spiflash_bus_dat_w[4]
.sym 102283 $abc$60912$n6135_1
.sym 102284 $abc$60912$n7620
.sym 102285 $abc$60912$n2699
.sym 102287 $abc$60912$n8075
.sym 102288 picorv32.irq_pending[5]
.sym 102290 spiflash_bus_adr[3]
.sym 102291 picorv32.irq_pending[5]
.sym 102292 $abc$60912$n6186
.sym 102293 $abc$60912$n7621
.sym 102294 $abc$60912$n7626
.sym 102295 $abc$60912$n11073
.sym 102296 spiflash_bus_adr[3]
.sym 102297 spiflash_bus_adr[6]
.sym 102298 $abc$60912$n4553
.sym 102299 $abc$60912$n9082
.sym 102300 $abc$60912$n7638
.sym 102301 picorv32.irq_state[1]
.sym 102302 $abc$60912$n4692
.sym 102303 $abc$60912$n2702
.sym 102305 spiflash_bus_dat_w[3]
.sym 102306 picorv32.cpu_state[4]
.sym 102307 picorv32.irq_state[1]
.sym 102308 $abc$60912$n8767_1
.sym 102309 $abc$60912$n8772
.sym 102310 $abc$60912$n6184
.sym 102319 spiflash_bus_dat_w[0]
.sym 102321 spiflash_bus_dat_w[3]
.sym 102322 spiflash_bus_adr[2]
.sym 102323 spiflash_bus_adr[0]
.sym 102326 spiflash_bus_dat_w[2]
.sym 102327 spiflash_bus_adr[6]
.sym 102328 $PACKER_VCC_NET_$glb_clk
.sym 102330 spiflash_bus_adr[1]
.sym 102331 spiflash_bus_adr[3]
.sym 102333 $abc$60912$n6178
.sym 102336 spiflash_bus_adr[8]
.sym 102337 spiflash_bus_dat_w[1]
.sym 102339 spiflash_bus_adr[4]
.sym 102342 spiflash_bus_adr[5]
.sym 102346 spiflash_bus_adr[7]
.sym 102347 $abc$60912$n4732_1
.sym 102348 $abc$60912$n10362
.sym 102349 $abc$60912$n4711
.sym 102350 $abc$60912$n4671_1
.sym 102351 $abc$60912$n4672_1
.sym 102352 $abc$60912$n4722_1
.sym 102353 $abc$60912$n4699
.sym 102354 $abc$60912$n4689
.sym 102363 spiflash_bus_adr[0]
.sym 102364 spiflash_bus_adr[1]
.sym 102366 spiflash_bus_adr[2]
.sym 102367 spiflash_bus_adr[3]
.sym 102368 spiflash_bus_adr[4]
.sym 102369 spiflash_bus_adr[5]
.sym 102370 spiflash_bus_adr[6]
.sym 102371 spiflash_bus_adr[7]
.sym 102372 spiflash_bus_adr[8]
.sym 102374 sys_clk_$glb_clk
.sym 102375 $abc$60912$n6178
.sym 102376 spiflash_bus_dat_w[0]
.sym 102378 spiflash_bus_dat_w[1]
.sym 102380 spiflash_bus_dat_w[2]
.sym 102382 spiflash_bus_dat_w[3]
.sym 102384 $PACKER_VCC_NET_$glb_clk
.sym 102386 $abc$60912$n4600
.sym 102387 $abc$60912$n4600
.sym 102388 $abc$60912$n7129
.sym 102389 $abc$60912$n7393_1
.sym 102392 spiflash_bus_adr[2]
.sym 102393 picorv32.cpu_state[1]
.sym 102394 $abc$60912$n4637
.sym 102395 picorv32.irq_pending[0]
.sym 102396 picorv32.cpuregs_rs1[24]
.sym 102397 spiflash_bus_dat_w[3]
.sym 102398 spiflash_bus_adr[1]
.sym 102399 $abc$60912$n4687
.sym 102400 $abc$60912$n9092
.sym 102401 $abc$60912$n7298
.sym 102402 picorv32.cpuregs_rs1[9]
.sym 102403 $abc$60912$n4932
.sym 102404 $abc$60912$n10361
.sym 102405 $abc$60912$n4784
.sym 102406 $abc$60912$n6050_1
.sym 102407 $abc$60912$n9094
.sym 102408 spiflash_bus_adr[5]
.sym 102409 picorv32.cpuregs_rs1[19]
.sym 102410 $abc$60912$n4938
.sym 102411 picorv32.cpuregs_rs1[20]
.sym 102412 $abc$60912$n6723
.sym 102417 spiflash_bus_dat_w[6]
.sym 102418 spiflash_bus_adr[6]
.sym 102419 spiflash_bus_dat_w[7]
.sym 102421 $PACKER_VCC_NET_$glb_clk
.sym 102423 spiflash_bus_adr[5]
.sym 102424 spiflash_bus_adr[2]
.sym 102426 spiflash_bus_dat_w[4]
.sym 102428 $abc$60912$n5535
.sym 102430 spiflash_bus_dat_w[5]
.sym 102435 spiflash_bus_adr[1]
.sym 102436 spiflash_bus_adr[4]
.sym 102438 spiflash_bus_adr[0]
.sym 102439 spiflash_bus_adr[7]
.sym 102441 spiflash_bus_adr[8]
.sym 102448 spiflash_bus_adr[3]
.sym 102449 $abc$60912$n7638
.sym 102450 $abc$60912$n4712
.sym 102451 $abc$60912$n7485
.sym 102452 $abc$60912$n7492
.sym 102453 $abc$60912$n8767_1
.sym 102454 picorv32.irq_pending[26]
.sym 102455 $abc$60912$n7297
.sym 102456 $abc$60912$n4706
.sym 102465 spiflash_bus_adr[0]
.sym 102466 spiflash_bus_adr[1]
.sym 102468 spiflash_bus_adr[2]
.sym 102469 spiflash_bus_adr[3]
.sym 102470 spiflash_bus_adr[4]
.sym 102471 spiflash_bus_adr[5]
.sym 102472 spiflash_bus_adr[6]
.sym 102473 spiflash_bus_adr[7]
.sym 102474 spiflash_bus_adr[8]
.sym 102476 sys_clk_$glb_clk
.sym 102477 $abc$60912$n5535
.sym 102478 $PACKER_VCC_NET_$glb_clk
.sym 102479 spiflash_bus_dat_w[5]
.sym 102481 spiflash_bus_dat_w[6]
.sym 102483 spiflash_bus_dat_w[7]
.sym 102485 spiflash_bus_dat_w[4]
.sym 102488 picorv32.irq_pending[1]
.sym 102489 picorv32.cpuregs_wrdata[3]
.sym 102490 picorv32.latched_rd[0]
.sym 102491 $abc$60912$n8083
.sym 102492 $abc$60912$n2702
.sym 102493 picorv32.irq_pending[23]
.sym 102494 $abc$60912$n4665
.sym 102495 $abc$60912$n6187
.sym 102496 picorv32.irq_state[1]
.sym 102498 $abc$60912$n4732_1
.sym 102499 $abc$60912$n6193
.sym 102500 $abc$60912$n9088
.sym 102501 picorv32.instr_ecall_ebreak
.sym 102502 spiflash_bus_adr[6]
.sym 102504 $abc$60912$n6190
.sym 102505 $abc$60912$n5537
.sym 102506 $abc$60912$n9090
.sym 102507 $abc$60912$n6199
.sym 102508 spiflash_bus_dat_w[6]
.sym 102510 $abc$60912$n4706
.sym 102512 $abc$60912$n4529
.sym 102513 $abc$60912$n4937
.sym 102514 $abc$60912$n4538
.sym 102515 $PACKER_VCC_NET_$glb_clk
.sym 102521 spiflash_bus_adr[7]
.sym 102523 $PACKER_VCC_NET_$glb_clk
.sym 102524 spiflash_bus_adr[6]
.sym 102525 spiflash_bus_dat_w[1]
.sym 102527 spiflash_bus_adr[4]
.sym 102528 spiflash_bus_dat_w[2]
.sym 102531 spiflash_bus_adr[8]
.sym 102532 spiflash_bus_adr[5]
.sym 102534 spiflash_bus_dat_w[3]
.sym 102537 spiflash_bus_dat_w[0]
.sym 102539 spiflash_bus_adr[3]
.sym 102542 spiflash_bus_adr[2]
.sym 102543 spiflash_bus_adr[0]
.sym 102546 $abc$60912$n8083
.sym 102550 spiflash_bus_adr[1]
.sym 102551 $abc$60912$n4784
.sym 102552 $abc$60912$n4565
.sym 102553 $abc$60912$n4789
.sym 102554 $abc$60912$n4937
.sym 102555 $abc$60912$n5033_1
.sym 102556 $abc$60912$n6723
.sym 102557 $abc$60912$n7296
.sym 102558 picorv32.mem_do_rinst
.sym 102567 spiflash_bus_adr[0]
.sym 102568 spiflash_bus_adr[1]
.sym 102570 spiflash_bus_adr[2]
.sym 102571 spiflash_bus_adr[3]
.sym 102572 spiflash_bus_adr[4]
.sym 102573 spiflash_bus_adr[5]
.sym 102574 spiflash_bus_adr[6]
.sym 102575 spiflash_bus_adr[7]
.sym 102576 spiflash_bus_adr[8]
.sym 102578 sys_clk_$glb_clk
.sym 102579 $abc$60912$n8083
.sym 102580 spiflash_bus_dat_w[0]
.sym 102582 spiflash_bus_dat_w[1]
.sym 102584 spiflash_bus_dat_w[2]
.sym 102586 spiflash_bus_dat_w[3]
.sym 102588 $PACKER_VCC_NET_$glb_clk
.sym 102589 $abc$60912$n11453
.sym 102590 $abc$60912$n7521_1
.sym 102591 $abc$60912$n7521_1
.sym 102592 $abc$60912$n11453
.sym 102593 picorv32.cpu_state[2]
.sym 102594 $abc$60912$n7297
.sym 102595 $abc$60912$n4813
.sym 102597 picorv32.reg_op1[28]
.sym 102598 $abc$60912$n7610
.sym 102599 $abc$60912$n7017_1
.sym 102600 picorv32.cpu_state[3]
.sym 102601 spiflash_bus_dat_w[1]
.sym 102602 picorv32.instr_retirq
.sym 102604 picorv32.is_slli_srli_srai
.sym 102605 picorv32.cpuregs_rs1[0]
.sym 102606 picorv32.reg_op1[15]
.sym 102607 $abc$60912$n6917_1
.sym 102608 $abc$60912$n6810
.sym 102609 $abc$60912$n7396_1
.sym 102610 $abc$60912$n7145
.sym 102611 spiflash_bus_dat_w[5]
.sym 102612 picorv32.cpuregs_rs1[1]
.sym 102613 $abc$60912$n7016_1
.sym 102614 picorv32.cpuregs_rs1[5]
.sym 102615 $abc$60912$n765
.sym 102616 $abc$60912$n4565
.sym 102617 $PACKER_VCC_NET_$glb_clk
.sym 102623 spiflash_bus_adr[5]
.sym 102625 $PACKER_VCC_NET_$glb_clk
.sym 102627 spiflash_bus_dat_w[7]
.sym 102629 spiflash_bus_adr[2]
.sym 102631 spiflash_bus_adr[0]
.sym 102632 $abc$60912$n5537
.sym 102633 spiflash_bus_adr[6]
.sym 102634 spiflash_bus_dat_w[4]
.sym 102636 spiflash_bus_dat_w[5]
.sym 102637 spiflash_bus_adr[7]
.sym 102642 spiflash_bus_adr[4]
.sym 102646 spiflash_bus_dat_w[6]
.sym 102648 spiflash_bus_adr[3]
.sym 102649 spiflash_bus_adr[8]
.sym 102652 spiflash_bus_adr[1]
.sym 102653 $abc$60912$n7396_1
.sym 102654 $abc$60912$n7290
.sym 102655 $abc$60912$n7016_1
.sym 102656 $abc$60912$n9778
.sym 102657 $abc$60912$n4529
.sym 102658 picorv32.latched_is_lu
.sym 102659 picorv32.latched_is_lh
.sym 102660 $abc$60912$n7310
.sym 102669 spiflash_bus_adr[0]
.sym 102670 spiflash_bus_adr[1]
.sym 102672 spiflash_bus_adr[2]
.sym 102673 spiflash_bus_adr[3]
.sym 102674 spiflash_bus_adr[4]
.sym 102675 spiflash_bus_adr[5]
.sym 102676 spiflash_bus_adr[6]
.sym 102677 spiflash_bus_adr[7]
.sym 102678 spiflash_bus_adr[8]
.sym 102680 sys_clk_$glb_clk
.sym 102681 $abc$60912$n5537
.sym 102682 $PACKER_VCC_NET_$glb_clk
.sym 102683 spiflash_bus_dat_w[5]
.sym 102685 spiflash_bus_dat_w[6]
.sym 102687 spiflash_bus_dat_w[7]
.sym 102689 spiflash_bus_dat_w[4]
.sym 102691 $abc$60912$n8020
.sym 102692 picorv32.mem_rdata_q[1]
.sym 102693 $abc$60912$n9086
.sym 102694 spiflash_bus_dat_w[23]
.sym 102695 $abc$60912$n4944
.sym 102696 picorv32.instr_sb
.sym 102698 picorv32.mem_do_prefetch
.sym 102699 $abc$60912$n5034
.sym 102700 $abc$60912$n4777
.sym 102701 picorv32.irq_pending[9]
.sym 102702 $abc$60912$n11448
.sym 102704 picorv32.latched_rd[0]
.sym 102705 picorv32.reg_op1[14]
.sym 102706 $abc$60912$n6652_1
.sym 102707 $abc$60912$n7152
.sym 102708 $abc$60912$n7321_1
.sym 102709 $abc$60912$n4937
.sym 102710 $abc$60912$n4544
.sym 102711 picorv32.irq_state[1]
.sym 102712 picorv32.irq_pending[11]
.sym 102713 $abc$60912$n8772
.sym 102714 $abc$60912$n7310
.sym 102715 $abc$60912$n7296
.sym 102716 $abc$60912$n7016_1
.sym 102717 $abc$60912$n8220
.sym 102718 $abc$60912$n6815
.sym 102719 $PACKER_VCC_NET_$glb_clk
.sym 102725 spiflash_bus_adr[1]
.sym 102726 spiflash_bus_adr[0]
.sym 102727 $PACKER_VCC_NET_$glb_clk
.sym 102730 spiflash_bus_adr[4]
.sym 102733 spiflash_bus_adr[6]
.sym 102734 spiflash_bus_dat_w[2]
.sym 102735 spiflash_bus_adr[2]
.sym 102736 spiflash_bus_dat_w[1]
.sym 102738 spiflash_bus_adr[5]
.sym 102739 spiflash_bus_adr[3]
.sym 102742 spiflash_bus_adr[8]
.sym 102743 spiflash_bus_dat_w[0]
.sym 102750 $abc$60912$n6723
.sym 102752 spiflash_bus_dat_w[3]
.sym 102754 spiflash_bus_adr[7]
.sym 102755 $abc$60912$n6807
.sym 102756 picorv32.cpuregs_rs1[15]
.sym 102757 $abc$60912$n6160_1
.sym 102758 picorv32.cpuregs_rs1[1]
.sym 102759 picorv32.cpuregs_rs1[5]
.sym 102760 picorv32.cpuregs_rs1[14]
.sym 102761 picorv32.cpuregs_rs1[9]
.sym 102762 $abc$60912$n7295
.sym 102771 spiflash_bus_adr[0]
.sym 102772 spiflash_bus_adr[1]
.sym 102774 spiflash_bus_adr[2]
.sym 102775 spiflash_bus_adr[3]
.sym 102776 spiflash_bus_adr[4]
.sym 102777 spiflash_bus_adr[5]
.sym 102778 spiflash_bus_adr[6]
.sym 102779 spiflash_bus_adr[7]
.sym 102780 spiflash_bus_adr[8]
.sym 102782 sys_clk_$glb_clk
.sym 102783 $abc$60912$n6723
.sym 102784 spiflash_bus_dat_w[0]
.sym 102786 spiflash_bus_dat_w[1]
.sym 102788 spiflash_bus_dat_w[2]
.sym 102790 spiflash_bus_dat_w[3]
.sym 102792 $PACKER_VCC_NET_$glb_clk
.sym 102793 $abc$60912$n4771
.sym 102794 picorv32.instr_srl
.sym 102796 picorv32.cpuregs_wrdata[27]
.sym 102797 picorv32.cpu_state[1]
.sym 102798 $abc$60912$n4569
.sym 102800 picorv32.instr_srli
.sym 102801 spiflash_bus_adr[1]
.sym 102802 spiflash_bus_adr[0]
.sym 102803 picorv32.latched_rd[4]
.sym 102804 $abc$60912$n7396_1
.sym 102806 $abc$60912$n7290
.sym 102807 $abc$60912$n4754
.sym 102808 $abc$60912$n7016_1
.sym 102809 picorv32.cpuregs_wrdata[13]
.sym 102810 picorv32.cpuregs_rs1[5]
.sym 102811 picorv32.reg_pc[1]
.sym 102812 picorv32.cpuregs_rs1[14]
.sym 102813 picorv32.cpuregs_wrdata[8]
.sym 102814 picorv32.cpuregs_rs1[9]
.sym 102815 picorv32.cpu_state[1]
.sym 102816 $abc$60912$n6723
.sym 102817 picorv32.reg_pc[0]
.sym 102818 picorv32.cpuregs_wrdata[14]
.sym 102819 picorv32.cpu_state[3]
.sym 102820 picorv32.cpuregs_wrdata[2]
.sym 102821 $PACKER_VCC_NET_$glb_clk
.sym 102826 picorv32.cpuregs_wrdata[13]
.sym 102827 $abc$60912$n7143
.sym 102828 $abc$60912$n7141
.sym 102829 $PACKER_VCC_NET_$glb_clk
.sym 102830 picorv32.cpuregs_wrdata[15]
.sym 102831 picorv32.cpuregs_wrdata[10]
.sym 102834 $abc$60912$n7139
.sym 102837 $abc$60912$n7145
.sym 102838 picorv32.cpuregs_wrdata[8]
.sym 102841 picorv32.cpuregs_wrdata[14]
.sym 102843 picorv32.cpuregs_wrdata[12]
.sym 102845 $abc$60912$n7152
.sym 102846 $abc$60912$n7137
.sym 102847 $abc$60912$n10491
.sym 102848 $abc$60912$n10491
.sym 102853 picorv32.cpuregs_wrdata[11]
.sym 102855 picorv32.cpuregs_wrdata[9]
.sym 102857 $abc$60912$n6837
.sym 102858 $abc$60912$n8773_1
.sym 102859 $abc$60912$n7323_1
.sym 102860 $abc$60912$n7025_1
.sym 102861 $abc$60912$n6828
.sym 102862 $abc$60912$n6840
.sym 102863 $abc$60912$n7309
.sym 102864 picorv32.reg_out[11]
.sym 102865 $abc$60912$n10491
.sym 102866 $abc$60912$n10491
.sym 102867 $abc$60912$n10491
.sym 102868 $abc$60912$n10491
.sym 102869 $abc$60912$n10491
.sym 102870 $abc$60912$n10491
.sym 102871 $abc$60912$n10491
.sym 102872 $abc$60912$n10491
.sym 102873 $abc$60912$n7137
.sym 102874 $abc$60912$n7139
.sym 102876 $abc$60912$n7141
.sym 102877 $abc$60912$n7143
.sym 102878 $abc$60912$n7145
.sym 102879 $abc$60912$n7152
.sym 102884 sys_clk_$glb_clk
.sym 102885 $PACKER_VCC_NET_$glb_clk
.sym 102886 $PACKER_VCC_NET_$glb_clk
.sym 102887 picorv32.cpuregs_wrdata[10]
.sym 102888 picorv32.cpuregs_wrdata[11]
.sym 102889 picorv32.cpuregs_wrdata[12]
.sym 102890 picorv32.cpuregs_wrdata[13]
.sym 102891 picorv32.cpuregs_wrdata[14]
.sym 102892 picorv32.cpuregs_wrdata[15]
.sym 102893 picorv32.cpuregs_wrdata[8]
.sym 102894 picorv32.cpuregs_wrdata[9]
.sym 102896 picorv32.cpuregs_rs1[14]
.sym 102897 picorv32.cpuregs_rs1[14]
.sym 102899 picorv32.mem_rdata_q[5]
.sym 102900 $abc$60912$n7139
.sym 102901 $abc$60912$n5775
.sym 102902 picorv32.reg_pc[0]
.sym 102903 $abc$60912$n7143
.sym 102904 $abc$60912$n5371
.sym 102905 picorv32.mem_rdata_latched_noshuffle[5]
.sym 102906 picorv32.cpuregs_wrdata[15]
.sym 102907 $abc$60912$n1667
.sym 102908 $abc$60912$n5704
.sym 102909 picorv32.reg_op1[9]
.sym 102910 picorv32.cpuregs_wrdata[15]
.sym 102911 $abc$60912$n5956_1
.sym 102912 $abc$60912$n7017_1
.sym 102913 $abc$60912$n7498
.sym 102914 $abc$60912$n10491
.sym 102915 $abc$60912$n5371
.sym 102916 $abc$60912$n10491
.sym 102917 $abc$60912$n4777
.sym 102918 $abc$60912$n7396_1
.sym 102919 $abc$60912$n5940_1
.sym 102920 $abc$60912$n7498
.sym 102921 $abc$60912$n4756
.sym 102922 picorv32.cpuregs_wrdata[0]
.sym 102923 $PACKER_VCC_NET_$glb_clk
.sym 102928 picorv32.latched_rd[2]
.sym 102929 $abc$60912$n10491
.sym 102930 picorv32.latched_rd[0]
.sym 102931 $PACKER_VCC_NET_$glb_clk
.sym 102932 picorv32.latched_rd[4]
.sym 102935 picorv32.cpuregs_wrdata[5]
.sym 102936 picorv32.latched_rd[3]
.sym 102937 $abc$60912$n10491
.sym 102938 picorv32.cpuregs_wrdata[0]
.sym 102939 picorv32.cpuregs_wrdata[7]
.sym 102940 picorv32.latched_rd[5]
.sym 102942 picorv32.latched_rd[1]
.sym 102945 $abc$60912$n5704
.sym 102947 picorv32.cpuregs_wrdata[6]
.sym 102949 picorv32.cpuregs_wrdata[4]
.sym 102955 picorv32.cpuregs_wrdata[1]
.sym 102957 picorv32.cpuregs_wrdata[3]
.sym 102958 picorv32.cpuregs_wrdata[2]
.sym 102959 $abc$60912$n7398_1
.sym 102960 $abc$60912$n7410
.sym 102961 $abc$60912$n5940_1
.sym 102962 $abc$60912$n7411
.sym 102963 $abc$60912$n7619
.sym 102964 $abc$60912$n7497
.sym 102965 $abc$60912$n5956_1
.sym 102966 $abc$60912$n5966
.sym 102967 $abc$60912$n10491
.sym 102968 $abc$60912$n10491
.sym 102969 $abc$60912$n10491
.sym 102970 $abc$60912$n10491
.sym 102971 $abc$60912$n10491
.sym 102972 $abc$60912$n10491
.sym 102973 $abc$60912$n10491
.sym 102974 $abc$60912$n10491
.sym 102975 picorv32.latched_rd[0]
.sym 102976 picorv32.latched_rd[1]
.sym 102978 picorv32.latched_rd[2]
.sym 102979 picorv32.latched_rd[3]
.sym 102980 picorv32.latched_rd[4]
.sym 102981 picorv32.latched_rd[5]
.sym 102986 sys_clk_$glb_clk
.sym 102987 $abc$60912$n5704
.sym 102988 picorv32.cpuregs_wrdata[0]
.sym 102989 picorv32.cpuregs_wrdata[1]
.sym 102990 picorv32.cpuregs_wrdata[2]
.sym 102991 picorv32.cpuregs_wrdata[3]
.sym 102992 picorv32.cpuregs_wrdata[4]
.sym 102993 picorv32.cpuregs_wrdata[5]
.sym 102994 picorv32.cpuregs_wrdata[6]
.sym 102995 picorv32.cpuregs_wrdata[7]
.sym 102996 $PACKER_VCC_NET_$glb_clk
.sym 102997 $abc$60912$n5394_1
.sym 102998 picorv32.latched_rd[3]
.sym 102999 picorv32.latched_rd[3]
.sym 103001 $abc$60912$n7081
.sym 103002 picorv32.latched_rd[2]
.sym 103003 $abc$60912$n5062_1
.sym 103004 picorv32.latched_rd[3]
.sym 103005 picorv32.instr_lui
.sym 103006 picorv32.cpuregs_wrdata[10]
.sym 103007 picorv32.latched_branch
.sym 103008 $abc$60912$n7308
.sym 103010 picorv32.latched_rd[1]
.sym 103011 $abc$60912$n4801
.sym 103012 $abc$60912$n5370
.sym 103013 picorv32.reg_out[15]
.sym 103014 $abc$60912$n7016_1
.sym 103015 $abc$60912$n6917_1
.sym 103016 $abc$60912$n6810
.sym 103017 $abc$60912$n7396_1
.sym 103018 $abc$60912$n7125
.sym 103019 $abc$60912$n7399_1
.sym 103020 $abc$60912$n6845
.sym 103021 picorv32.cpuregs_wrdata[1]
.sym 103022 $abc$60912$n5740
.sym 103023 picorv32.cpuregs_rs1[3]
.sym 103024 $abc$60912$n6851
.sym 103025 $PACKER_VCC_NET_$glb_clk
.sym 103029 picorv32.cpuregs_wrdata[12]
.sym 103030 picorv32.cpuregs_wrdata[11]
.sym 103032 picorv32.cpuregs_wrdata[9]
.sym 103033 $PACKER_VCC_NET_$glb_clk
.sym 103036 $abc$60912$n7133
.sym 103040 $abc$60912$n7134
.sym 103041 $abc$60912$n7125
.sym 103042 picorv32.cpuregs_wrdata[8]
.sym 103045 $abc$60912$n7127
.sym 103046 $abc$60912$n10491
.sym 103048 $abc$60912$n7129
.sym 103051 picorv32.cpuregs_wrdata[10]
.sym 103052 picorv32.cpuregs_wrdata[13]
.sym 103054 $abc$60912$n10491
.sym 103055 picorv32.cpuregs_wrdata[15]
.sym 103056 $abc$60912$n7131
.sym 103060 picorv32.cpuregs_wrdata[14]
.sym 103061 $abc$60912$n7496_1
.sym 103062 $abc$60912$n10491
.sym 103063 $abc$60912$n5937_1
.sym 103064 $abc$60912$n7483
.sym 103065 $abc$60912$n7380_1
.sym 103066 $abc$60912$n7484_1
.sym 103067 picorv32.reg_out[15]
.sym 103068 picorv32.reg_out[9]
.sym 103069 $abc$60912$n10491
.sym 103070 $abc$60912$n10491
.sym 103071 $abc$60912$n10491
.sym 103072 $abc$60912$n10491
.sym 103073 $abc$60912$n10491
.sym 103074 $abc$60912$n10491
.sym 103075 $abc$60912$n10491
.sym 103076 $abc$60912$n10491
.sym 103077 $abc$60912$n7125
.sym 103078 $abc$60912$n7127
.sym 103080 $abc$60912$n7129
.sym 103081 $abc$60912$n7131
.sym 103082 $abc$60912$n7133
.sym 103083 $abc$60912$n7134
.sym 103088 sys_clk_$glb_clk
.sym 103089 $PACKER_VCC_NET_$glb_clk
.sym 103090 $PACKER_VCC_NET_$glb_clk
.sym 103091 picorv32.cpuregs_wrdata[10]
.sym 103092 picorv32.cpuregs_wrdata[11]
.sym 103093 picorv32.cpuregs_wrdata[12]
.sym 103094 picorv32.cpuregs_wrdata[13]
.sym 103095 picorv32.cpuregs_wrdata[14]
.sym 103096 picorv32.cpuregs_wrdata[15]
.sym 103097 picorv32.cpuregs_wrdata[8]
.sym 103098 picorv32.cpuregs_wrdata[9]
.sym 103099 picorv32.cpuregs_wrdata[12]
.sym 103100 picorv32.cpuregs_wrdata[11]
.sym 103101 $abc$60912$n6804
.sym 103102 basesoc_sram_we[2]
.sym 103103 picorv32.cpuregs_wrdata[5]
.sym 103104 picorv32.mem_rdata_q[30]
.sym 103106 picorv32.cpuregs_wrdata[11]
.sym 103107 $abc$60912$n4881
.sym 103108 picorv32.cpuregs_wrdata[9]
.sym 103109 $abc$60912$n9788
.sym 103110 $abc$60912$n4774_1
.sym 103111 $abc$60912$n4752
.sym 103112 $abc$60912$n4475
.sym 103113 picorv32.decoded_rs2[4]
.sym 103114 $abc$60912$n4564
.sym 103115 picorv32.irq_state[1]
.sym 103116 $abc$60912$n7380_1
.sym 103117 picorv32.cpuregs_wrdata[7]
.sym 103118 picorv32.cpuregs_wrdata[19]
.sym 103119 $abc$60912$n7619
.sym 103120 picorv32.latched_rd[4]
.sym 103121 picorv32.cpuregs_wrdata[6]
.sym 103122 picorv32.cpuregs_rs1[31]
.sym 103123 $abc$60912$n7137
.sym 103125 $abc$60912$n8220
.sym 103127 $PACKER_VCC_NET_$glb_clk
.sym 103133 $abc$60912$n5704
.sym 103134 picorv32.cpuregs_wrdata[7]
.sym 103135 $PACKER_VCC_NET_$glb_clk
.sym 103138 picorv32.cpuregs_wrdata[3]
.sym 103140 picorv32.cpuregs_wrdata[4]
.sym 103141 picorv32.latched_rd[4]
.sym 103142 picorv32.latched_rd[3]
.sym 103143 picorv32.latched_rd[0]
.sym 103146 picorv32.cpuregs_wrdata[6]
.sym 103148 $abc$60912$n10491
.sym 103149 picorv32.cpuregs_wrdata[0]
.sym 103151 $abc$60912$n10491
.sym 103152 picorv32.cpuregs_wrdata[5]
.sym 103154 picorv32.latched_rd[2]
.sym 103156 picorv32.latched_rd[1]
.sym 103159 picorv32.cpuregs_wrdata[1]
.sym 103160 picorv32.latched_rd[5]
.sym 103162 picorv32.cpuregs_wrdata[2]
.sym 103163 picorv32.cpuregs_rs1[16]
.sym 103164 picorv32.cpuregs_rs1[19]
.sym 103165 $abc$60912$n7125
.sym 103166 picorv32.cpuregs_rs1[20]
.sym 103167 $abc$60912$n6762
.sym 103168 picorv32.reg_out[27]
.sym 103169 $abc$60912$n6759
.sym 103170 picorv32.cpuregs_rs1[22]
.sym 103171 $abc$60912$n10491
.sym 103172 $abc$60912$n10491
.sym 103173 $abc$60912$n10491
.sym 103174 $abc$60912$n10491
.sym 103175 $abc$60912$n10491
.sym 103176 $abc$60912$n10491
.sym 103177 $abc$60912$n10491
.sym 103178 $abc$60912$n10491
.sym 103179 picorv32.latched_rd[0]
.sym 103180 picorv32.latched_rd[1]
.sym 103182 picorv32.latched_rd[2]
.sym 103183 picorv32.latched_rd[3]
.sym 103184 picorv32.latched_rd[4]
.sym 103185 picorv32.latched_rd[5]
.sym 103190 sys_clk_$glb_clk
.sym 103191 $abc$60912$n5704
.sym 103192 picorv32.cpuregs_wrdata[0]
.sym 103193 picorv32.cpuregs_wrdata[1]
.sym 103194 picorv32.cpuregs_wrdata[2]
.sym 103195 picorv32.cpuregs_wrdata[3]
.sym 103196 picorv32.cpuregs_wrdata[4]
.sym 103197 picorv32.cpuregs_wrdata[5]
.sym 103198 picorv32.cpuregs_wrdata[6]
.sym 103199 picorv32.cpuregs_wrdata[7]
.sym 103200 $PACKER_VCC_NET_$glb_clk
.sym 103202 $abc$60912$n9092
.sym 103203 picorv32.latched_rd[5]
.sym 103204 spiflash_bus_adr[3]
.sym 103205 $abc$60912$n9092
.sym 103206 picorv32.cpuregs_wrdata[4]
.sym 103207 $abc$60912$n7220_1
.sym 103208 spiflash_bus_adr[1]
.sym 103209 spiflash_bus_adr[1]
.sym 103210 $abc$60912$n5937_1
.sym 103211 $abc$60912$n5937_1
.sym 103212 $abc$60912$n5937_1
.sym 103213 $abc$60912$n5750_1
.sym 103214 picorv32.cpuregs_wrdata[3]
.sym 103215 picorv32.mem_rdata_latched_noshuffle[31]
.sym 103216 $abc$60912$n5937_1
.sym 103217 picorv32.reg_pc[0]
.sym 103218 picorv32.reg_pc[1]
.sym 103219 picorv32.cpuregs_rs1[5]
.sym 103221 $abc$60912$n6653_1
.sym 103223 picorv32.cpu_state[3]
.sym 103224 picorv32.cpuregs_wrdata[28]
.sym 103225 picorv32.reg_op1[12]
.sym 103226 picorv32.cpuregs_wrdata[16]
.sym 103227 picorv32.reg_out[9]
.sym 103228 picorv32.cpuregs_wrdata[2]
.sym 103229 $PACKER_VCC_NET_$glb_clk
.sym 103234 $abc$60912$n7145
.sym 103235 $abc$60912$n7139
.sym 103236 picorv32.cpuregs_wrdata[27]
.sym 103237 $PACKER_VCC_NET_$glb_clk
.sym 103239 picorv32.cpuregs_wrdata[28]
.sym 103241 $abc$60912$n7141
.sym 103242 $abc$60912$n10491
.sym 103244 $abc$60912$n7143
.sym 103246 picorv32.cpuregs_wrdata[24]
.sym 103252 $abc$60912$n10491
.sym 103254 picorv32.cpuregs_wrdata[31]
.sym 103255 $abc$60912$n7152
.sym 103256 picorv32.cpuregs_wrdata[29]
.sym 103258 picorv32.cpuregs_wrdata[30]
.sym 103259 picorv32.cpuregs_wrdata[25]
.sym 103261 $abc$60912$n7137
.sym 103262 picorv32.cpuregs_wrdata[26]
.sym 103265 $abc$60912$n6768
.sym 103266 $abc$60912$n6735
.sym 103267 $abc$60912$n6753
.sym 103268 picorv32.cpuregs_rs1[31]
.sym 103269 $abc$60912$n6168
.sym 103270 $abc$60912$n5829
.sym 103271 $abc$60912$n6771
.sym 103272 $abc$60912$n6732
.sym 103273 $abc$60912$n10491
.sym 103274 $abc$60912$n10491
.sym 103275 $abc$60912$n10491
.sym 103276 $abc$60912$n10491
.sym 103277 $abc$60912$n10491
.sym 103278 $abc$60912$n10491
.sym 103279 $abc$60912$n10491
.sym 103280 $abc$60912$n10491
.sym 103281 $abc$60912$n7137
.sym 103282 $abc$60912$n7139
.sym 103284 $abc$60912$n7141
.sym 103285 $abc$60912$n7143
.sym 103286 $abc$60912$n7145
.sym 103287 $abc$60912$n7152
.sym 103292 sys_clk_$glb_clk
.sym 103293 $PACKER_VCC_NET_$glb_clk
.sym 103294 $PACKER_VCC_NET_$glb_clk
.sym 103295 picorv32.cpuregs_wrdata[26]
.sym 103296 picorv32.cpuregs_wrdata[27]
.sym 103297 picorv32.cpuregs_wrdata[28]
.sym 103298 picorv32.cpuregs_wrdata[29]
.sym 103299 picorv32.cpuregs_wrdata[30]
.sym 103300 picorv32.cpuregs_wrdata[31]
.sym 103301 picorv32.cpuregs_wrdata[24]
.sym 103302 picorv32.cpuregs_wrdata[25]
.sym 103303 $abc$60912$n4847
.sym 103305 picorv32.latched_rd[4]
.sym 103306 $abc$60912$n4847
.sym 103307 $abc$60912$n5370
.sym 103309 $abc$60912$n7131
.sym 103311 $abc$60912$n7139
.sym 103312 picorv32.reg_op2[1]
.sym 103313 $abc$60912$n4540
.sym 103314 picorv32.latched_rd[2]
.sym 103315 picorv32.alu_out_q[1]
.sym 103316 $abc$60912$n17
.sym 103317 $abc$60912$n7141
.sym 103318 $abc$60912$n7125
.sym 103319 $abc$60912$n4837
.sym 103320 picorv32.cpuregs_wrdata[22]
.sym 103321 $abc$60912$n4777
.sym 103322 $abc$60912$n10491
.sym 103323 $abc$60912$n5371
.sym 103324 picorv32.is_lui_auipc_jal
.sym 103325 $abc$60912$n4756
.sym 103327 $abc$60912$n7498
.sym 103328 $abc$60912$n10491
.sym 103329 slave_sel_r[0]
.sym 103330 picorv32.cpuregs_wrdata[17]
.sym 103331 $PACKER_VCC_NET_$glb_clk
.sym 103335 picorv32.cpuregs_wrdata[22]
.sym 103336 picorv32.cpuregs_wrdata[17]
.sym 103337 $abc$60912$n10491
.sym 103338 $abc$60912$n10491
.sym 103339 $PACKER_VCC_NET_$glb_clk
.sym 103341 picorv32.latched_rd[5]
.sym 103342 picorv32.latched_rd[2]
.sym 103343 picorv32.latched_rd[0]
.sym 103344 picorv32.latched_rd[1]
.sym 103345 picorv32.cpuregs_wrdata[19]
.sym 103347 picorv32.cpuregs_wrdata[23]
.sym 103348 picorv32.latched_rd[3]
.sym 103352 picorv32.latched_rd[4]
.sym 103353 $abc$60912$n5704
.sym 103355 picorv32.cpuregs_wrdata[20]
.sym 103356 picorv32.cpuregs_wrdata[21]
.sym 103360 picorv32.cpuregs_wrdata[18]
.sym 103364 picorv32.cpuregs_wrdata[16]
.sym 103367 $abc$60912$n6729
.sym 103368 $abc$60912$n7044_1
.sym 103369 $abc$60912$n5984
.sym 103370 picorv32.reg_out[28]
.sym 103371 $abc$60912$n5970_1
.sym 103372 $abc$60912$n6000_1
.sym 103373 $abc$60912$n7060
.sym 103374 $abc$60912$n6725
.sym 103375 $abc$60912$n10491
.sym 103376 $abc$60912$n10491
.sym 103377 $abc$60912$n10491
.sym 103378 $abc$60912$n10491
.sym 103379 $abc$60912$n10491
.sym 103380 $abc$60912$n10491
.sym 103381 $abc$60912$n10491
.sym 103382 $abc$60912$n10491
.sym 103383 picorv32.latched_rd[0]
.sym 103384 picorv32.latched_rd[1]
.sym 103386 picorv32.latched_rd[2]
.sym 103387 picorv32.latched_rd[3]
.sym 103388 picorv32.latched_rd[4]
.sym 103389 picorv32.latched_rd[5]
.sym 103394 sys_clk_$glb_clk
.sym 103395 $abc$60912$n5704
.sym 103396 picorv32.cpuregs_wrdata[16]
.sym 103397 picorv32.cpuregs_wrdata[17]
.sym 103398 picorv32.cpuregs_wrdata[18]
.sym 103399 picorv32.cpuregs_wrdata[19]
.sym 103400 picorv32.cpuregs_wrdata[20]
.sym 103401 picorv32.cpuregs_wrdata[21]
.sym 103402 picorv32.cpuregs_wrdata[22]
.sym 103403 picorv32.cpuregs_wrdata[23]
.sym 103404 $PACKER_VCC_NET_$glb_clk
.sym 103406 picorv32.cpuregs_wrdata[26]
.sym 103407 picorv32.cpuregs_wrdata[26]
.sym 103408 spiflash_bus_adr[1]
.sym 103409 $abc$60912$n4878
.sym 103410 picorv32.latched_rd[2]
.sym 103411 $abc$60912$n765
.sym 103412 picorv32.is_lui_auipc_jal
.sym 103414 $abc$60912$n6726
.sym 103415 picorv32.reg_out[3]
.sym 103416 $abc$60912$n6768
.sym 103417 $abc$60912$n4878
.sym 103418 $abc$60912$n6735
.sym 103419 $abc$60912$n4931
.sym 103420 $abc$60912$n5821_1
.sym 103421 picorv32.cpuregs_wrdata[20]
.sym 103422 picorv32.decoded_imm[20]
.sym 103423 $abc$60912$n7016_1
.sym 103424 $abc$60912$n6653_1
.sym 103425 $abc$60912$n6168
.sym 103426 picorv32.cpuregs_wrdata[18]
.sym 103427 picorv32.reg_out[14]
.sym 103428 $abc$60912$n7129
.sym 103429 picorv32.reg_out[15]
.sym 103430 picorv32.cpuregs_wrdata[20]
.sym 103431 picorv32.cpuregs_rs1[3]
.sym 103432 picorv32.cpuregs_wrdata[17]
.sym 103433 $PACKER_VCC_NET_$glb_clk
.sym 103437 picorv32.cpuregs_wrdata[30]
.sym 103439 $abc$60912$n7134
.sym 103441 $PACKER_VCC_NET_$glb_clk
.sym 103442 picorv32.cpuregs_wrdata[31]
.sym 103443 $abc$60912$n7127
.sym 103444 picorv32.cpuregs_wrdata[29]
.sym 103447 picorv32.cpuregs_wrdata[25]
.sym 103448 $PACKER_VCC_NET_$glb_clk
.sym 103449 $abc$60912$n7133
.sym 103451 $abc$60912$n7129
.sym 103454 $abc$60912$n7125
.sym 103455 $abc$60912$n7131
.sym 103456 picorv32.cpuregs_wrdata[27]
.sym 103457 picorv32.cpuregs_wrdata[24]
.sym 103459 picorv32.cpuregs_wrdata[26]
.sym 103460 $abc$60912$n10491
.sym 103466 $abc$60912$n10491
.sym 103468 picorv32.cpuregs_wrdata[28]
.sym 103469 $abc$60912$n7113
.sym 103470 $abc$60912$n5869_1
.sym 103471 picorv32.reg_pc[0]
.sym 103472 $abc$60912$n6987_1
.sym 103473 $abc$60912$n6152_1
.sym 103474 $abc$60912$n5885_1
.sym 103475 picorv32.reg_pc[5]
.sym 103476 $abc$60912$n5992_1
.sym 103477 $abc$60912$n10491
.sym 103478 $abc$60912$n10491
.sym 103479 $abc$60912$n10491
.sym 103480 $abc$60912$n10491
.sym 103481 $abc$60912$n10491
.sym 103482 $abc$60912$n10491
.sym 103483 $abc$60912$n10491
.sym 103484 $abc$60912$n10491
.sym 103485 $abc$60912$n7125
.sym 103486 $abc$60912$n7127
.sym 103488 $abc$60912$n7129
.sym 103489 $abc$60912$n7131
.sym 103490 $abc$60912$n7133
.sym 103491 $abc$60912$n7134
.sym 103496 sys_clk_$glb_clk
.sym 103497 $PACKER_VCC_NET_$glb_clk
.sym 103498 $PACKER_VCC_NET_$glb_clk
.sym 103499 picorv32.cpuregs_wrdata[26]
.sym 103500 picorv32.cpuregs_wrdata[27]
.sym 103501 picorv32.cpuregs_wrdata[28]
.sym 103502 picorv32.cpuregs_wrdata[29]
.sym 103503 picorv32.cpuregs_wrdata[30]
.sym 103504 picorv32.cpuregs_wrdata[31]
.sym 103505 picorv32.cpuregs_wrdata[24]
.sym 103506 picorv32.cpuregs_wrdata[25]
.sym 103507 picorv32.cpuregs_wrdata[30]
.sym 103509 $abc$60912$n2699
.sym 103511 $abc$60912$n6773
.sym 103512 $abc$60912$n6146_1
.sym 103513 $abc$60912$n7153
.sym 103514 picorv32.reg_pc[30]
.sym 103515 $abc$60912$n5775
.sym 103516 $abc$60912$n395
.sym 103517 picorv32.cpuregs_wrdata[30]
.sym 103518 picorv32.cpuregs_wrdata[31]
.sym 103519 $abc$60912$n5809_1
.sym 103520 picorv32.reg_pc[4]
.sym 103521 $abc$60912$n5752_1
.sym 103522 $abc$60912$n4752
.sym 103523 picorv32.cpuregs_wrdata[16]
.sym 103524 $abc$60912$n7016_1
.sym 103525 picorv32.alu_out_q[24]
.sym 103526 picorv32.cpuregs_rs1[29]
.sym 103528 picorv32.irq_state[1]
.sym 103530 picorv32.instr_jal
.sym 103531 picorv32.reg_pc[31]
.sym 103532 picorv32.reg_pc[2]
.sym 103533 $abc$60912$n8220
.sym 103534 picorv32.cpuregs_rs1[2]
.sym 103535 $PACKER_VCC_NET_$glb_clk
.sym 103540 picorv32.cpuregs_wrdata[19]
.sym 103541 $abc$60912$n5704
.sym 103542 picorv32.cpuregs_wrdata[23]
.sym 103543 $PACKER_VCC_NET_$glb_clk
.sym 103544 picorv32.cpuregs_wrdata[21]
.sym 103545 picorv32.cpuregs_wrdata[22]
.sym 103549 $abc$60912$n10491
.sym 103553 picorv32.latched_rd[2]
.sym 103554 picorv32.latched_rd[3]
.sym 103555 $abc$60912$n10491
.sym 103557 picorv32.cpuregs_wrdata[18]
.sym 103558 picorv32.latched_rd[0]
.sym 103559 picorv32.latched_rd[1]
.sym 103560 picorv32.cpuregs_wrdata[17]
.sym 103561 picorv32.cpuregs_wrdata[16]
.sym 103564 picorv32.latched_rd[5]
.sym 103565 picorv32.latched_rd[4]
.sym 103568 picorv32.cpuregs_wrdata[20]
.sym 103571 picorv32.decoded_imm[20]
.sym 103572 $abc$60912$n6963_1
.sym 103573 picorv32.cpuregs_wrdata[18]
.sym 103574 $abc$60912$n7137_1
.sym 103575 $abc$60912$n6968_1
.sym 103576 picorv32.cpuregs_wrdata[17]
.sym 103577 picorv32.cpuregs_wrdata[16]
.sym 103578 $abc$60912$n7124_1
.sym 103579 $abc$60912$n10491
.sym 103580 $abc$60912$n10491
.sym 103581 $abc$60912$n10491
.sym 103582 $abc$60912$n10491
.sym 103583 $abc$60912$n10491
.sym 103584 $abc$60912$n10491
.sym 103585 $abc$60912$n10491
.sym 103586 $abc$60912$n10491
.sym 103587 picorv32.latched_rd[0]
.sym 103588 picorv32.latched_rd[1]
.sym 103590 picorv32.latched_rd[2]
.sym 103591 picorv32.latched_rd[3]
.sym 103592 picorv32.latched_rd[4]
.sym 103593 picorv32.latched_rd[5]
.sym 103598 sys_clk_$glb_clk
.sym 103599 $abc$60912$n5704
.sym 103600 picorv32.cpuregs_wrdata[16]
.sym 103601 picorv32.cpuregs_wrdata[17]
.sym 103602 picorv32.cpuregs_wrdata[18]
.sym 103603 picorv32.cpuregs_wrdata[19]
.sym 103604 picorv32.cpuregs_wrdata[20]
.sym 103605 picorv32.cpuregs_wrdata[21]
.sym 103606 picorv32.cpuregs_wrdata[22]
.sym 103607 picorv32.cpuregs_wrdata[23]
.sym 103608 $PACKER_VCC_NET_$glb_clk
.sym 103609 picorv32.decoded_imm[31]
.sym 103611 $abc$60912$n9061
.sym 103613 picorv32.reg_next_pc[6]
.sym 103614 $abc$60912$n5371
.sym 103615 $abc$60912$n6738
.sym 103616 $abc$60912$n4586
.sym 103617 picorv32.decoded_imm[9]
.sym 103618 $abc$60912$n5937_1
.sym 103619 picorv32.alu_out_q[28]
.sym 103620 $abc$60912$n7113
.sym 103621 $abc$60912$n6893_1
.sym 103622 picorv32.latched_rd[3]
.sym 103623 $abc$60912$n4979
.sym 103624 picorv32.cpuregs_wrdata[19]
.sym 103625 picorv32.reg_pc[0]
.sym 103626 $abc$60912$n7236
.sym 103627 $abc$60912$n6987_1
.sym 103628 picorv32.reg_pc[12]
.sym 103629 $abc$60912$n6152_1
.sym 103630 $abc$60912$n4697
.sym 103631 $abc$60912$n5885_1
.sym 103633 $abc$60912$n5212
.sym 103634 $abc$60912$n7171
.sym 103635 $abc$60912$n5752_1
.sym 103636 picorv32.cpu_state[3]
.sym 103673 $abc$60912$n7196_1
.sym 103674 $abc$60912$n6986_1
.sym 103675 $abc$60912$n7209
.sym 103676 $abc$60912$n7253
.sym 103677 picorv32.reg_pc[2]
.sym 103678 $abc$60912$n7162
.sym 103679 picorv32.reg_pc[18]
.sym 103680 $abc$60912$n7172_1
.sym 103712 picorv32.cpuregs_wrdata[3]
.sym 103715 picorv32.decoded_imm[15]
.sym 103716 $abc$60912$n6965_1
.sym 103717 picorv32.reg_pc[12]
.sym 103718 picorv32.cpuregs_rs1[13]
.sym 103719 picorv32.decoded_imm[12]
.sym 103720 picorv32.decoded_imm[9]
.sym 103721 $abc$60912$n5853_1
.sym 103722 $abc$60912$n4801
.sym 103723 picorv32.cpuregs_wrdata[23]
.sym 103724 $abc$60912$n4600
.sym 103725 picorv32.reg_pc[15]
.sym 103726 picorv32.reg_next_pc[17]
.sym 103727 picorv32.cpuregs_wrdata[18]
.sym 103728 picorv32.is_lui_auipc_jal
.sym 103729 picorv32.irq_state[0]
.sym 103730 $abc$60912$n7162
.sym 103731 $abc$60912$n5797
.sym 103732 picorv32.reg_op1[21]
.sym 103733 picorv32.cpuregs_wrdata[17]
.sym 103734 picorv32.reg_next_pc[7]
.sym 103735 picorv32.cpuregs_wrdata[22]
.sym 103736 $abc$60912$n5371
.sym 103737 slave_sel_r[0]
.sym 103738 $abc$60912$n7016_1
.sym 103775 $abc$60912$n7225_1
.sym 103776 $abc$60912$n6150_1
.sym 103777 $abc$60912$n6166_1
.sym 103778 $abc$60912$n5825_1
.sym 103779 $abc$60912$n7171
.sym 103780 picorv32.cpuregs_wrdata[15]
.sym 103781 $abc$60912$n6929_1
.sym 103782 picorv32.alu_out_q[13]
.sym 103813 $abc$60912$n11453
.sym 103815 $abc$60912$n7521_1
.sym 103818 $abc$60912$n7183
.sym 103819 $abc$60912$n5752_1
.sym 103820 picorv32.decoded_imm[16]
.sym 103821 picorv32.irq_state[0]
.sym 103823 picorv32.reg_pc[20]
.sym 103824 picorv32.decoded_imm[19]
.sym 103825 $abc$60912$n4777
.sym 103826 picorv32.decoded_imm[22]
.sym 103827 picorv32.reg_next_pc[23]
.sym 103828 picorv32.instr_lui
.sym 103829 $PACKER_VCC_NET_$glb_clk
.sym 103830 $abc$60912$n7521_1
.sym 103831 picorv32.decoded_imm[20]
.sym 103832 $abc$60912$n6969_1
.sym 103833 $PACKER_VCC_NET_$glb_clk
.sym 103834 $abc$60912$n4903
.sym 103836 picorv32.alu_out_q[27]
.sym 103837 picorv32.reg_out[15]
.sym 103838 picorv32.reg_next_pc[21]
.sym 103839 picorv32.latched_stalu
.sym 103840 $abc$60912$n5841
.sym 103849 spiflash_bus_adr[5]
.sym 103851 spiflash_bus_adr[1]
.sym 103853 spiflash_bus_adr[6]
.sym 103854 spiflash_bus_adr[7]
.sym 103855 spiflash_bus_adr[0]
.sym 103856 spiflash_bus_adr[3]
.sym 103857 spiflash_bus_adr[2]
.sym 103858 spiflash_bus_dat_w[21]
.sym 103860 spiflash_bus_dat_w[22]
.sym 103861 spiflash_bus_dat_w[23]
.sym 103871 spiflash_bus_adr[8]
.sym 103872 $abc$60912$n5535
.sym 103874 $PACKER_VCC_NET_$glb_clk
.sym 103875 spiflash_bus_adr[4]
.sym 103876 spiflash_bus_dat_w[20]
.sym 103877 $abc$60912$n5857_1
.sym 103878 picorv32.reg_out[18]
.sym 103879 picorv32.reg_out[22]
.sym 103880 $abc$60912$n6977_1
.sym 103881 $abc$60912$n6978_1
.sym 103882 $abc$60912$n6966_1
.sym 103883 $abc$60912$n7564
.sym 103884 $abc$60912$n6969_1
.sym 103893 spiflash_bus_adr[0]
.sym 103894 spiflash_bus_adr[1]
.sym 103896 spiflash_bus_adr[2]
.sym 103897 spiflash_bus_adr[3]
.sym 103898 spiflash_bus_adr[4]
.sym 103899 spiflash_bus_adr[5]
.sym 103900 spiflash_bus_adr[6]
.sym 103901 spiflash_bus_adr[7]
.sym 103902 spiflash_bus_adr[8]
.sym 103904 sys_clk_$glb_clk
.sym 103905 $abc$60912$n5535
.sym 103906 $PACKER_VCC_NET_$glb_clk
.sym 103907 spiflash_bus_dat_w[21]
.sym 103909 spiflash_bus_dat_w[22]
.sym 103911 spiflash_bus_dat_w[23]
.sym 103913 spiflash_bus_dat_w[20]
.sym 103915 $abc$60912$n11461
.sym 103916 picorv32.decoded_imm[30]
.sym 103918 spiflash_bus_dat_w[23]
.sym 103919 spiflash_bus_adr[6]
.sym 103920 $abc$60912$n6959_1
.sym 103921 $abc$60912$n11456
.sym 103922 spiflash_bus_adr[3]
.sym 103923 picorv32.decoded_imm[28]
.sym 103924 spiflash_sr[26]
.sym 103925 picorv32.reg_next_pc[5]
.sym 103926 $abc$60912$n8602_1
.sym 103927 picorv32.reg_pc[28]
.sym 103928 $abc$60912$n7195
.sym 103929 picorv32.reg_next_pc[11]
.sym 103930 picorv32.decoded_imm[26]
.sym 103931 $abc$60912$n5754_1
.sym 103933 picorv32.cpuregs_rs1[20]
.sym 103934 picorv32.cpuregs_rs1[2]
.sym 103935 $abc$60912$n9820
.sym 103936 $abc$60912$n4931
.sym 103937 $abc$60912$n7132_1
.sym 103938 picorv32.reg_pc[31]
.sym 103939 picorv32.alu_out_q[24]
.sym 103940 $abc$60912$n5857_1
.sym 103941 $abc$60912$n5371
.sym 103942 $abc$60912$n4847
.sym 103947 spiflash_bus_adr[7]
.sym 103949 $abc$60912$n9045
.sym 103950 spiflash_bus_adr[6]
.sym 103951 spiflash_bus_dat_w[16]
.sym 103955 spiflash_bus_adr[2]
.sym 103958 spiflash_bus_adr[1]
.sym 103961 spiflash_bus_adr[8]
.sym 103962 spiflash_bus_dat_w[19]
.sym 103967 $PACKER_VCC_NET_$glb_clk
.sym 103968 spiflash_bus_adr[0]
.sym 103972 spiflash_bus_dat_w[17]
.sym 103974 spiflash_bus_adr[5]
.sym 103975 spiflash_bus_adr[4]
.sym 103976 spiflash_bus_adr[3]
.sym 103978 spiflash_bus_dat_w[18]
.sym 103979 $abc$60912$n6997
.sym 103980 $abc$60912$n6176_1
.sym 103981 $abc$60912$n7204
.sym 103982 $abc$60912$n5845
.sym 103983 $abc$60912$n6188
.sym 103984 $abc$60912$n5881_1
.sym 103985 $abc$60912$n5861_1
.sym 103986 $abc$60912$n6184_1
.sym 103995 spiflash_bus_adr[0]
.sym 103996 spiflash_bus_adr[1]
.sym 103998 spiflash_bus_adr[2]
.sym 103999 spiflash_bus_adr[3]
.sym 104000 spiflash_bus_adr[4]
.sym 104001 spiflash_bus_adr[5]
.sym 104002 spiflash_bus_adr[6]
.sym 104003 spiflash_bus_adr[7]
.sym 104004 spiflash_bus_adr[8]
.sym 104006 sys_clk_$glb_clk
.sym 104007 $abc$60912$n9045
.sym 104008 spiflash_bus_dat_w[16]
.sym 104010 spiflash_bus_dat_w[17]
.sym 104012 spiflash_bus_dat_w[18]
.sym 104014 spiflash_bus_dat_w[19]
.sym 104016 $PACKER_VCC_NET_$glb_clk
.sym 104017 picorv32.cpuregs_wrdata[27]
.sym 104021 picorv32.cpuregs_wrdata[29]
.sym 104022 picorv32.irq_state[0]
.sym 104023 $abc$60912$n4603
.sym 104024 picorv32.reg_pc[20]
.sym 104025 $abc$60912$n9045
.sym 104026 $abc$60912$n7290
.sym 104027 picorv32.irq_state[1]
.sym 104028 picorv32.reg_pc[20]
.sym 104029 picorv32.reg_pc[19]
.sym 104030 $abc$60912$n9832
.sym 104031 spiflash_bus_dat_w[21]
.sym 104032 picorv32.irq_state[0]
.sym 104033 picorv32.cpu_state[3]
.sym 104034 spiflash_bus_adr[0]
.sym 104035 $abc$60912$n4815
.sym 104036 $abc$60912$n5775
.sym 104037 $abc$60912$n6818_1
.sym 104038 spiflash_bus_dat_w[17]
.sym 104039 picorv32.decoded_imm[27]
.sym 104040 picorv32.reg_pc[12]
.sym 104041 $abc$60912$n7016_1
.sym 104042 spiflash_bus_dat_w[18]
.sym 104043 $abc$60912$n6125
.sym 104044 spiflash_bus_dat_w[18]
.sym 104055 spiflash_bus_adr[7]
.sym 104057 spiflash_bus_adr[0]
.sym 104060 $abc$60912$n5538
.sym 104061 spiflash_bus_adr[8]
.sym 104062 $PACKER_VCC_NET_$glb_clk
.sym 104063 spiflash_bus_adr[6]
.sym 104064 spiflash_bus_dat_w[20]
.sym 104065 spiflash_bus_adr[3]
.sym 104068 spiflash_bus_adr[4]
.sym 104069 spiflash_bus_dat_w[23]
.sym 104071 spiflash_bus_adr[1]
.sym 104076 spiflash_bus_adr[5]
.sym 104077 spiflash_bus_adr[2]
.sym 104078 spiflash_bus_dat_w[22]
.sym 104080 spiflash_bus_dat_w[21]
.sym 104081 $abc$60912$n4805
.sym 104082 $abc$60912$n4897
.sym 104083 $abc$60912$n4847
.sym 104084 $abc$60912$n5752_1
.sym 104085 $abc$60912$n7210
.sym 104086 $abc$60912$n7228
.sym 104087 serial_tx
.sym 104088 $abc$60912$n4815
.sym 104097 spiflash_bus_adr[0]
.sym 104098 spiflash_bus_adr[1]
.sym 104100 spiflash_bus_adr[2]
.sym 104101 spiflash_bus_adr[3]
.sym 104102 spiflash_bus_adr[4]
.sym 104103 spiflash_bus_adr[5]
.sym 104104 spiflash_bus_adr[6]
.sym 104105 spiflash_bus_adr[7]
.sym 104106 spiflash_bus_adr[8]
.sym 104108 sys_clk_$glb_clk
.sym 104109 $abc$60912$n5538
.sym 104110 $PACKER_VCC_NET_$glb_clk
.sym 104111 spiflash_bus_dat_w[21]
.sym 104113 spiflash_bus_dat_w[22]
.sym 104115 spiflash_bus_dat_w[23]
.sym 104117 spiflash_bus_dat_w[20]
.sym 104119 $abc$60912$n6880_1
.sym 104123 $abc$60912$n5371
.sym 104124 picorv32.reg_pc[17]
.sym 104125 picorv32.reg_pc[23]
.sym 104126 picorv32.reg_next_pc[17]
.sym 104127 picorv32.reg_pc[22]
.sym 104128 picorv32.reg_pc[23]
.sym 104129 $abc$60912$n5853_1
.sym 104130 $abc$60912$n5371
.sym 104131 picorv32.reg_pc[23]
.sym 104132 $abc$60912$n5775
.sym 104133 picorv32.reg_pc[16]
.sym 104134 $abc$60912$n7204
.sym 104135 spiflash_bus_adr[4]
.sym 104137 picorv32.irq_state[0]
.sym 104138 $abc$60912$n6132
.sym 104139 storage_1[10][7]
.sym 104140 picorv32.reg_op1[21]
.sym 104141 spiflash_bus_dat_w[16]
.sym 104142 spiflash_bus_adr[5]
.sym 104144 $abc$60912$n5797
.sym 104145 slave_sel_r[0]
.sym 104146 picorv32.reg_next_pc[7]
.sym 104153 $abc$60912$n9098
.sym 104155 $PACKER_VCC_NET_$glb_clk
.sym 104157 spiflash_bus_adr[5]
.sym 104164 spiflash_bus_adr[3]
.sym 104165 spiflash_bus_adr[4]
.sym 104166 spiflash_bus_dat_w[16]
.sym 104167 spiflash_bus_adr[7]
.sym 104168 spiflash_bus_adr[2]
.sym 104172 spiflash_bus_adr[0]
.sym 104173 spiflash_bus_dat_w[19]
.sym 104174 spiflash_bus_adr[6]
.sym 104175 spiflash_bus_adr[8]
.sym 104176 spiflash_bus_dat_w[17]
.sym 104178 spiflash_bus_adr[1]
.sym 104180 spiflash_bus_dat_w[18]
.sym 104183 storage_1[10][7]
.sym 104184 $abc$60912$n4816
.sym 104185 $abc$60912$n4536
.sym 104186 $abc$60912$n4898_1
.sym 104187 $abc$60912$n4537
.sym 104188 $abc$60912$n4895_1
.sym 104190 $abc$60912$n4806
.sym 104199 spiflash_bus_adr[0]
.sym 104200 spiflash_bus_adr[1]
.sym 104202 spiflash_bus_adr[2]
.sym 104203 spiflash_bus_adr[3]
.sym 104204 spiflash_bus_adr[4]
.sym 104205 spiflash_bus_adr[5]
.sym 104206 spiflash_bus_adr[6]
.sym 104207 spiflash_bus_adr[7]
.sym 104208 spiflash_bus_adr[8]
.sym 104210 sys_clk_$glb_clk
.sym 104211 $abc$60912$n9098
.sym 104212 spiflash_bus_dat_w[16]
.sym 104214 spiflash_bus_dat_w[17]
.sym 104216 spiflash_bus_dat_w[18]
.sym 104218 spiflash_bus_dat_w[19]
.sym 104220 $PACKER_VCC_NET_$glb_clk
.sym 104222 $abc$60912$n7394
.sym 104226 picorv32.cpuregs_rs1[14]
.sym 104228 picorv32.reg_next_pc[17]
.sym 104231 $abc$60912$n5752_1
.sym 104232 $abc$60912$n5752_1
.sym 104233 $abc$60912$n5752_1
.sym 104234 $PACKER_VCC_NET_$glb_clk
.sym 104235 $abc$60912$n2699
.sym 104237 $abc$60912$n6147
.sym 104238 picorv32.reg_out[15]
.sym 104240 $abc$60912$n6969_1
.sym 104241 spiflash_bus_adr[8]
.sym 104242 $abc$60912$n7521_1
.sym 104243 $abc$60912$n2698
.sym 104246 picorv32.reg_next_pc[21]
.sym 104247 $abc$60912$n6138
.sym 104248 picorv32.reg_pc[26]
.sym 104253 spiflash_bus_adr[3]
.sym 104255 $abc$60912$n5537
.sym 104257 spiflash_bus_adr[7]
.sym 104258 spiflash_bus_adr[8]
.sym 104259 spiflash_bus_adr[1]
.sym 104261 spiflash_bus_adr[0]
.sym 104262 spiflash_bus_dat_w[20]
.sym 104263 spiflash_bus_adr[6]
.sym 104266 $PACKER_VCC_NET_$glb_clk
.sym 104268 spiflash_bus_dat_w[21]
.sym 104269 spiflash_bus_dat_w[23]
.sym 104270 spiflash_bus_adr[2]
.sym 104278 spiflash_bus_adr[5]
.sym 104280 spiflash_bus_dat_w[22]
.sym 104283 spiflash_bus_adr[4]
.sym 104286 spiflash_bus_adr[2]
.sym 104287 $abc$60912$n4826_1
.sym 104288 $abc$60912$n6125
.sym 104289 $abc$60912$n7498
.sym 104290 $abc$60912$n4899_1
.sym 104291 $abc$60912$n6147
.sym 104292 picorv32.reg_pc[7]
.sym 104301 spiflash_bus_adr[0]
.sym 104302 spiflash_bus_adr[1]
.sym 104304 spiflash_bus_adr[2]
.sym 104305 spiflash_bus_adr[3]
.sym 104306 spiflash_bus_adr[4]
.sym 104307 spiflash_bus_adr[5]
.sym 104308 spiflash_bus_adr[6]
.sym 104309 spiflash_bus_adr[7]
.sym 104310 spiflash_bus_adr[8]
.sym 104312 sys_clk_$glb_clk
.sym 104313 $abc$60912$n5537
.sym 104314 $PACKER_VCC_NET_$glb_clk
.sym 104315 spiflash_bus_dat_w[21]
.sym 104317 spiflash_bus_dat_w[22]
.sym 104319 spiflash_bus_dat_w[23]
.sym 104321 spiflash_bus_dat_w[20]
.sym 104327 $abc$60912$n6750
.sym 104328 $abc$60912$n7207
.sym 104329 picorv32.reg_next_pc[15]
.sym 104330 $abc$60912$n7207
.sym 104331 spiflash_bus_adr[6]
.sym 104333 $abc$60912$n5111
.sym 104334 spiflash_sr[26]
.sym 104335 $abc$60912$n4931
.sym 104336 picorv32.reg_next_pc[15]
.sym 104337 picorv32.reg_next_pc[20]
.sym 104339 basesoc_uart_phy_uart_clk_txen
.sym 104340 picorv32.cpuregs_rs1[20]
.sym 104341 picorv32.reg_pc[31]
.sym 104342 picorv32.cpuregs_rs1[2]
.sym 104344 $abc$60912$n6147
.sym 104345 $abc$60912$n4895_1
.sym 104346 spiflash_bus_dat_w[22]
.sym 104347 $abc$60912$n7177
.sym 104348 $abc$60912$n4931
.sym 104349 $abc$60912$n5857_1
.sym 104357 $abc$60912$n9063
.sym 104359 spiflash_bus_adr[5]
.sym 104361 spiflash_bus_dat_w[19]
.sym 104366 spiflash_bus_adr[1]
.sym 104368 $PACKER_VCC_NET_$glb_clk
.sym 104369 spiflash_bus_adr[2]
.sym 104370 spiflash_bus_dat_w[16]
.sym 104373 spiflash_bus_adr[7]
.sym 104377 spiflash_bus_adr[3]
.sym 104378 spiflash_bus_adr[6]
.sym 104379 spiflash_bus_adr[8]
.sym 104380 spiflash_bus_dat_w[17]
.sym 104381 spiflash_bus_adr[4]
.sym 104385 spiflash_bus_adr[0]
.sym 104386 spiflash_bus_dat_w[18]
.sym 104387 $abc$60912$n6750
.sym 104388 $abc$60912$n6969_1
.sym 104390 $abc$60912$n5860
.sym 104391 picorv32.reg_next_pc[14]
.sym 104392 $abc$60912$n6653_1
.sym 104393 spiflash_bus_adr[0]
.sym 104394 $abc$60912$n6125
.sym 104403 spiflash_bus_adr[0]
.sym 104404 spiflash_bus_adr[1]
.sym 104406 spiflash_bus_adr[2]
.sym 104407 spiflash_bus_adr[3]
.sym 104408 spiflash_bus_adr[4]
.sym 104409 spiflash_bus_adr[5]
.sym 104410 spiflash_bus_adr[6]
.sym 104411 spiflash_bus_adr[7]
.sym 104412 spiflash_bus_adr[8]
.sym 104414 sys_clk_$glb_clk
.sym 104415 $abc$60912$n9063
.sym 104416 spiflash_bus_dat_w[16]
.sym 104418 spiflash_bus_dat_w[17]
.sym 104420 spiflash_bus_dat_w[18]
.sym 104422 spiflash_bus_dat_w[19]
.sym 104424 $PACKER_VCC_NET_$glb_clk
.sym 104426 picorv32.latched_rd[5]
.sym 104429 basesoc_uart_phy_rx_reg[2]
.sym 104430 spiflash_bus_adr[2]
.sym 104431 $abc$60912$n9063
.sym 104432 $abc$60912$n9045
.sym 104437 spiflash_bus_adr[2]
.sym 104438 $abc$60912$n5990
.sym 104441 $abc$60912$n7016_1
.sym 104442 picorv32.reg_pc[7]
.sym 104443 $abc$60912$n6125
.sym 104446 spiflash_bus_dat_w[17]
.sym 104447 picorv32.decoded_imm[27]
.sym 104448 $abc$60912$n9067
.sym 104449 spiflash_bus_adr[0]
.sym 104450 spiflash_bus_adr[0]
.sym 104452 spiflash_bus_dat_w[18]
.sym 104459 spiflash_bus_dat_w[20]
.sym 104460 spiflash_bus_adr[0]
.sym 104461 $PACKER_VCC_NET_$glb_clk
.sym 104466 spiflash_bus_adr[5]
.sym 104468 $abc$60912$n5639
.sym 104469 spiflash_bus_adr[8]
.sym 104470 spiflash_bus_adr[7]
.sym 104474 spiflash_bus_adr[2]
.sym 104475 spiflash_bus_dat_w[21]
.sym 104476 spiflash_bus_adr[4]
.sym 104477 spiflash_bus_dat_w[23]
.sym 104483 spiflash_bus_adr[6]
.sym 104484 spiflash_bus_adr[3]
.sym 104486 spiflash_bus_dat_w[22]
.sym 104488 spiflash_bus_adr[1]
.sym 104489 picorv32.cpuregs_rs1[20]
.sym 104490 por_rst
.sym 104491 $abc$60912$n6966_1
.sym 104492 picorv32.reg_pc[5]
.sym 104493 rst1
.sym 104494 $abc$60912$n9826
.sym 104495 $abc$60912$n7016_1
.sym 104496 $abc$60912$n6986_1
.sym 104505 spiflash_bus_adr[0]
.sym 104506 spiflash_bus_adr[1]
.sym 104508 spiflash_bus_adr[2]
.sym 104509 spiflash_bus_adr[3]
.sym 104510 spiflash_bus_adr[4]
.sym 104511 spiflash_bus_adr[5]
.sym 104512 spiflash_bus_adr[6]
.sym 104513 spiflash_bus_adr[7]
.sym 104514 spiflash_bus_adr[8]
.sym 104516 sys_clk_$glb_clk
.sym 104517 $abc$60912$n5639
.sym 104518 $PACKER_VCC_NET_$glb_clk
.sym 104519 spiflash_bus_dat_w[21]
.sym 104521 spiflash_bus_dat_w[22]
.sym 104523 spiflash_bus_dat_w[23]
.sym 104525 spiflash_bus_dat_w[20]
.sym 104527 $abc$60912$n4847
.sym 104528 picorv32.latched_rd[4]
.sym 104532 picorv32.latched_stalu
.sym 104534 $abc$60912$n7138
.sym 104536 picorv32.reg_next_pc[14]
.sym 104537 $abc$60912$n4931
.sym 104538 spiflash_bus_adr[6]
.sym 104539 picorv32.cpuregs_wrdata[26]
.sym 104545 spiflash_bus_dat_w[16]
.sym 104549 picorv32.reg_pc[5]
.sym 104563 spiflash_bus_dat_w[18]
.sym 104564 spiflash_bus_adr[4]
.sym 104565 spiflash_bus_adr[3]
.sym 104566 spiflash_bus_adr[6]
.sym 104570 spiflash_bus_dat_w[16]
.sym 104572 $PACKER_VCC_NET_$glb_clk
.sym 104577 spiflash_bus_adr[1]
.sym 104579 spiflash_bus_adr[5]
.sym 104583 spiflash_bus_adr[2]
.sym 104584 spiflash_bus_dat_w[17]
.sym 104586 $abc$60912$n6176
.sym 104587 spiflash_bus_adr[0]
.sym 104588 spiflash_bus_dat_w[19]
.sym 104589 spiflash_bus_adr[8]
.sym 104590 spiflash_bus_adr[7]
.sym 104603 spiflash_bus_adr[0]
.sym 104604 spiflash_bus_adr[1]
.sym 104606 spiflash_bus_adr[2]
.sym 104607 spiflash_bus_adr[3]
.sym 104608 spiflash_bus_adr[4]
.sym 104609 spiflash_bus_adr[5]
.sym 104610 spiflash_bus_adr[6]
.sym 104611 spiflash_bus_adr[7]
.sym 104612 spiflash_bus_adr[8]
.sym 104614 sys_clk_$glb_clk
.sym 104615 $abc$60912$n6176
.sym 104616 spiflash_bus_dat_w[16]
.sym 104618 spiflash_bus_dat_w[17]
.sym 104620 spiflash_bus_dat_w[18]
.sym 104622 spiflash_bus_dat_w[19]
.sym 104624 $PACKER_VCC_NET_$glb_clk
.sym 104625 spiflash_bus_adr[1]
.sym 104631 picorv32.reg_next_pc[12]
.sym 104634 $abc$60912$n6986_1
.sym 104647 picorv32.decoded_imm[27]
.sym 104649 $PACKER_GND_NET
.sym 104651 spiflash_bus_adr[8]
.sym 104692 picorv32.reg_op1[14]
.sym 104726 picorv32.cpuregs_rs1[12]
.sym 104727 $abc$60912$n1169
.sym 104731 $abc$60912$n6117_1
.sym 104735 picorv32.cpuregs_rs1[19]
.sym 104737 $abc$60912$n6178
.sym 104739 picorv32.cpuregs_rs1[20]
.sym 104740 picorv32.irq_mask[27]
.sym 104742 $abc$60912$n7378_1
.sym 104743 $abc$60912$n7630
.sym 104744 $abc$60912$n7301
.sym 104745 picorv32.irq_mask[10]
.sym 104764 $abc$60912$n7303
.sym 104765 $abc$60912$n4853
.sym 104771 picorv32.count_instr[5]
.sym 104772 picorv32.count_cycle[1]
.sym 104773 picorv32.count_cycle[0]
.sym 104776 $abc$60912$n765
.sym 104777 picorv32.count_cycle[5]
.sym 104784 $abc$60912$n7630
.sym 104787 $abc$60912$n6178
.sym 104788 picorv32.instr_rdcycle
.sym 104790 picorv32.irq_mask[27]
.sym 104792 picorv32.instr_rdinstr
.sym 104797 $abc$60912$n6178
.sym 104803 picorv32.count_cycle[1]
.sym 104808 picorv32.instr_rdcycle
.sym 104809 $abc$60912$n7303
.sym 104810 picorv32.count_cycle[1]
.sym 104814 picorv32.count_instr[5]
.sym 104815 picorv32.instr_rdinstr
.sym 104816 picorv32.count_cycle[5]
.sym 104817 picorv32.instr_rdcycle
.sym 104821 picorv32.count_cycle[0]
.sym 104822 $abc$60912$n765
.sym 104827 picorv32.irq_mask[27]
.sym 104835 $abc$60912$n7630
.sym 104842 $abc$60912$n4853
.sym 104843 sys_clk_$glb_clk
.sym 104844 $abc$60912$n1169_$glb_sr
.sym 104849 $abc$60912$n7390_1
.sym 104850 $abc$60912$n7443
.sym 104852 $abc$60912$n7391_1
.sym 104853 $abc$60912$n7345
.sym 104854 $abc$60912$n7344_1
.sym 104855 $abc$60912$n7431
.sym 104859 picorv32.irq_mask[24]
.sym 104860 $abc$60912$n920
.sym 104863 picorv32.count_cycle[0]
.sym 104865 $abc$60912$n4853
.sym 104869 spiflash_bus_adr[0]
.sym 104872 spiflash_bus_adr[5]
.sym 104873 picorv32.count_instr[5]
.sym 104881 picorv32.count_instr[12]
.sym 104882 picorv32.instr_rdcycle
.sym 104887 picorv32.instr_rdinstr
.sym 104889 $abc$60912$n4603
.sym 104894 picorv32.instr_rdcycle
.sym 104897 picorv32.cpuregs_rs1[2]
.sym 104899 $abc$60912$n7490_1
.sym 104900 picorv32.irq_mask[10]
.sym 104901 picorv32.count_instr[20]
.sym 104903 picorv32.count_instr[26]
.sym 104905 $abc$60912$n11438
.sym 104913 $abc$60912$n7390_1
.sym 104914 picorv32.instr_rdcycleh
.sym 104927 picorv32.count_instr[14]
.sym 104929 picorv32.count_instr[15]
.sym 104932 picorv32.count_cycle[9]
.sym 104934 $abc$60912$n7417
.sym 104936 picorv32.count_instr[9]
.sym 104937 picorv32.count_instr[1]
.sym 104938 picorv32.count_cycle[44]
.sym 104939 picorv32.count_instr[12]
.sym 104940 picorv32.count_cycle[33]
.sym 104942 picorv32.instr_rdinstr
.sym 104944 picorv32.count_cycle[41]
.sym 104945 picorv32.instr_rdcycleh
.sym 104950 picorv32.count_cycle[12]
.sym 104951 picorv32.instr_rdcycle
.sym 104952 picorv32.count_cycle[13]
.sym 104954 picorv32.count_cycle[14]
.sym 104955 $abc$60912$n7454_1
.sym 104956 picorv32.count_cycle[15]
.sym 104959 picorv32.instr_rdcycle
.sym 104961 $abc$60912$n7454_1
.sym 104962 picorv32.count_cycle[12]
.sym 104965 picorv32.count_cycle[33]
.sym 104966 picorv32.count_instr[1]
.sym 104967 picorv32.instr_rdcycleh
.sym 104968 picorv32.instr_rdinstr
.sym 104971 picorv32.instr_rdinstr
.sym 104972 picorv32.count_cycle[15]
.sym 104973 picorv32.instr_rdcycle
.sym 104974 picorv32.count_instr[15]
.sym 104978 picorv32.count_cycle[9]
.sym 104979 $abc$60912$n7417
.sym 104980 picorv32.instr_rdcycle
.sym 104983 picorv32.count_cycle[41]
.sym 104984 picorv32.count_instr[9]
.sym 104985 picorv32.instr_rdinstr
.sym 104986 picorv32.instr_rdcycleh
.sym 104989 picorv32.count_cycle[44]
.sym 104990 picorv32.instr_rdinstr
.sym 104991 picorv32.instr_rdcycleh
.sym 104992 picorv32.count_instr[12]
.sym 104998 picorv32.count_cycle[13]
.sym 105001 picorv32.count_cycle[14]
.sym 105002 picorv32.instr_rdinstr
.sym 105003 picorv32.count_instr[14]
.sym 105004 picorv32.instr_rdcycle
.sym 105011 $abc$60912$n6930
.sym 105013 picorv32.cpuregs_rs1[1]
.sym 105015 picorv32.irq_mask[5]
.sym 105018 picorv32.cpuregs_rs1[22]
.sym 105019 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105020 $abc$60912$n7453
.sym 105022 $abc$60912$n5171
.sym 105023 $abc$60912$n6178
.sym 105025 picorv32.count_instr[7]
.sym 105029 picorv32.count_instr[10]
.sym 105030 $abc$60912$n7417
.sym 105031 picorv32.count_cycle[55]
.sym 105032 $abc$60912$n7287
.sym 105033 $abc$60912$n6073_1
.sym 105035 $abc$60912$n7416
.sym 105036 picorv32.count_instr[4]
.sym 105037 picorv32.count_instr[44]
.sym 105038 picorv32.instr_rdinstrh
.sym 105039 $abc$60912$n6180
.sym 105041 $abc$60912$n4555
.sym 105042 $abc$60912$n7547
.sym 105043 picorv32.instr_rdcycleh
.sym 105049 picorv32.count_cycle[21]
.sym 105053 picorv32.count_instr[16]
.sym 105055 picorv32.count_cycle[13]
.sym 105058 picorv32.count_instr[21]
.sym 105061 picorv32.instr_rdcycle
.sym 105063 picorv32.count_cycle[20]
.sym 105064 picorv32.count_cycle[52]
.sym 105065 picorv32.count_cycle[16]
.sym 105067 picorv32.count_instr[20]
.sym 105068 picorv32.irq_mask[10]
.sym 105071 $abc$60912$n7548_1
.sym 105073 picorv32.instr_rdinstr
.sym 105074 $abc$60912$n6117_1
.sym 105075 picorv32.cpuregs_rs1[19]
.sym 105079 picorv32.instr_rdcycleh
.sym 105080 picorv32.count_cycle[45]
.sym 105082 picorv32.count_cycle[45]
.sym 105083 picorv32.instr_rdcycleh
.sym 105084 picorv32.count_cycle[13]
.sym 105085 picorv32.instr_rdcycle
.sym 105088 picorv32.count_cycle[20]
.sym 105089 $abc$60912$n7548_1
.sym 105090 picorv32.instr_rdcycle
.sym 105094 picorv32.count_instr[16]
.sym 105095 picorv32.instr_rdcycle
.sym 105096 picorv32.count_cycle[16]
.sym 105097 picorv32.instr_rdinstr
.sym 105103 $abc$60912$n6117_1
.sym 105109 picorv32.irq_mask[10]
.sym 105114 picorv32.cpuregs_rs1[19]
.sym 105118 picorv32.count_instr[21]
.sym 105119 picorv32.instr_rdinstr
.sym 105120 picorv32.count_cycle[21]
.sym 105121 picorv32.instr_rdcycle
.sym 105124 picorv32.instr_rdinstr
.sym 105125 picorv32.count_instr[20]
.sym 105126 picorv32.instr_rdcycleh
.sym 105127 picorv32.count_cycle[52]
.sym 105131 $abc$60912$n7591
.sym 105132 $abc$60912$n7603
.sym 105133 $abc$60912$n7343_1
.sym 105135 $abc$60912$n7342_1
.sym 105136 $abc$60912$n7602
.sym 105137 $abc$60912$n7592
.sym 105138 picorv32.irq_mask[4]
.sym 105139 $abc$60912$n5333
.sym 105140 $abc$60912$n6960_1
.sym 105141 $abc$60912$n6960_1
.sym 105142 spiflash_bus_dat_w[5]
.sym 105143 $abc$60912$n7466_1
.sym 105144 picorv32.count_instr[21]
.sym 105145 $abc$60912$n4578
.sym 105147 $PACKER_VCC_NET_$glb_clk
.sym 105149 $abc$60912$n7505
.sym 105150 $abc$60912$n6002
.sym 105152 picorv32.cpuregs_rs1[1]
.sym 105154 spiflash_miso
.sym 105156 picorv32.timer[20]
.sym 105158 picorv32.count_instr[41]
.sym 105159 picorv32.instr_rdinstr
.sym 105160 $abc$60912$n4937
.sym 105161 picorv32.count_cycle[46]
.sym 105162 picorv32.instr_maskirq
.sym 105163 spiflash_bus_dat_w[0]
.sym 105165 $abc$60912$n6180
.sym 105166 $abc$60912$n4817
.sym 105172 picorv32.timer[4]
.sym 105174 picorv32.cpu_state[2]
.sym 105176 $abc$60912$n7614
.sym 105178 picorv32.count_cycle[49]
.sym 105179 picorv32.count_cycle[58]
.sym 105180 $abc$60912$n7346
.sym 105181 picorv32.count_instr[26]
.sym 105183 picorv32.count_cycle[17]
.sym 105185 picorv32.instr_rdinstr
.sym 105186 picorv32.instr_maskirq
.sym 105190 $abc$60912$n4817
.sym 105191 picorv32.instr_rdcycleh
.sym 105192 $abc$60912$n7342_1
.sym 105193 picorv32.instr_rdcycle
.sym 105194 $abc$60912$n4554
.sym 105195 picorv32.irq_mask[4]
.sym 105196 picorv32.cpuregs_rs1[3]
.sym 105198 picorv32.cpuregs_rs1[5]
.sym 105199 picorv32.instr_timer
.sym 105200 picorv32.count_cycle[26]
.sym 105202 $abc$60912$n7347
.sym 105203 $abc$60912$n7358
.sym 105206 picorv32.cpuregs_rs1[5]
.sym 105211 picorv32.count_cycle[26]
.sym 105213 picorv32.instr_rdcycle
.sym 105214 $abc$60912$n7614
.sym 105217 $abc$60912$n7358
.sym 105218 picorv32.cpuregs_rs1[5]
.sym 105219 $abc$60912$n4554
.sym 105225 picorv32.cpuregs_rs1[3]
.sym 105229 picorv32.instr_rdinstr
.sym 105230 picorv32.count_cycle[58]
.sym 105231 picorv32.count_instr[26]
.sym 105232 picorv32.instr_rdcycleh
.sym 105235 picorv32.instr_rdcycle
.sym 105236 picorv32.count_cycle[17]
.sym 105237 picorv32.instr_rdcycleh
.sym 105238 picorv32.count_cycle[49]
.sym 105241 picorv32.cpu_state[2]
.sym 105242 $abc$60912$n7346
.sym 105243 $abc$60912$n7342_1
.sym 105244 $abc$60912$n7347
.sym 105247 picorv32.irq_mask[4]
.sym 105248 picorv32.timer[4]
.sym 105249 picorv32.instr_maskirq
.sym 105250 picorv32.instr_timer
.sym 105251 $abc$60912$n4817
.sym 105252 sys_clk_$glb_clk
.sym 105253 $abc$60912$n1169_$glb_sr
.sym 105254 $abc$60912$n7413
.sym 105255 $abc$60912$n7329_1
.sym 105256 $abc$60912$n7415_1
.sym 105257 $abc$60912$n6180
.sym 105258 $abc$60912$n7313
.sym 105259 $abc$60912$n7414
.sym 105260 $abc$60912$n7372
.sym 105261 $abc$60912$n7376
.sym 105262 picorv32.count_instr[24]
.sym 105264 picorv32.cpuregs_rs1[15]
.sym 105265 $abc$60912$n4826_1
.sym 105267 $abc$60912$n4553
.sym 105268 $abc$60912$n7515_1
.sym 105270 picorv32.count_instr[25]
.sym 105271 picorv32.timer[4]
.sym 105272 $abc$60912$n7357
.sym 105273 $abc$60912$n7591
.sym 105274 picorv32.irq_mask[3]
.sym 105275 $abc$60912$n7580
.sym 105278 picorv32.irq_mask[16]
.sym 105279 $abc$60912$n7377_1
.sym 105280 picorv32.instr_rdcycleh
.sym 105281 picorv32.irq_mask[3]
.sym 105282 picorv32.cpuregs_rs1[3]
.sym 105283 picorv32.timer[6]
.sym 105285 picorv32.instr_timer
.sym 105286 picorv32.irq_mask[10]
.sym 105287 $abc$60912$n7490_1
.sym 105288 $abc$60912$n7474
.sym 105289 $abc$60912$n4554
.sym 105296 $abc$60912$n5171
.sym 105297 picorv32.count_instr[33]
.sym 105298 $abc$60912$n7479
.sym 105299 $abc$60912$n7475_1
.sym 105300 $abc$60912$n7453
.sym 105301 picorv32.count_instr[52]
.sym 105302 picorv32.cpuregs_rs1[20]
.sym 105303 $abc$60912$n7302
.sym 105304 picorv32.count_instr[46]
.sym 105307 picorv32.count_instr[44]
.sym 105308 $abc$60912$n7287
.sym 105309 $abc$60912$n7287
.sym 105310 picorv32.instr_rdinstrh
.sym 105312 $abc$60912$n7547
.sym 105313 picorv32.instr_rdcycleh
.sym 105314 $abc$60912$n7478_1
.sym 105315 $abc$60912$n7477
.sym 105316 $abc$60912$n5534
.sym 105317 $abc$60912$n6013_1
.sym 105318 $abc$60912$n7480
.sym 105321 picorv32.count_cycle[46]
.sym 105322 $abc$60912$n6002
.sym 105323 picorv32.cpu_state[2]
.sym 105326 basesoc_sram_we[0]
.sym 105328 picorv32.count_instr[52]
.sym 105329 $abc$60912$n7547
.sym 105330 picorv32.instr_rdinstrh
.sym 105331 $abc$60912$n7287
.sym 105334 picorv32.cpu_state[2]
.sym 105335 $abc$60912$n7477
.sym 105336 $abc$60912$n7480
.sym 105337 $abc$60912$n7475_1
.sym 105342 basesoc_sram_we[0]
.sym 105343 $abc$60912$n5534
.sym 105346 $abc$60912$n7479
.sym 105348 picorv32.count_cycle[46]
.sym 105349 picorv32.instr_rdcycleh
.sym 105352 picorv32.count_instr[46]
.sym 105353 $abc$60912$n7287
.sym 105354 picorv32.instr_rdinstrh
.sym 105355 $abc$60912$n7478_1
.sym 105358 $abc$60912$n7453
.sym 105359 picorv32.instr_rdinstrh
.sym 105360 picorv32.count_instr[44]
.sym 105361 $abc$60912$n7287
.sym 105364 $abc$60912$n6013_1
.sym 105365 $abc$60912$n5171
.sym 105366 $abc$60912$n6002
.sym 105367 picorv32.cpuregs_rs1[20]
.sym 105370 $abc$60912$n7287
.sym 105371 picorv32.count_instr[33]
.sym 105372 $abc$60912$n7302
.sym 105373 picorv32.instr_rdinstrh
.sym 105375 sys_clk_$glb_clk
.sym 105376 $abc$60912$n1169_$glb_sr
.sym 105377 $abc$60912$n7442_1
.sym 105378 $abc$60912$n7601
.sym 105379 $abc$60912$n7429
.sym 105380 $abc$60912$n7556
.sym 105381 $abc$60912$n7441
.sym 105382 $abc$60912$n7430_1
.sym 105383 storage_1[5][6]
.sym 105384 $abc$60912$n7523
.sym 105385 $abc$60912$n7290
.sym 105387 $abc$60912$n4686_1
.sym 105388 $abc$60912$n7290
.sym 105389 picorv32.timer[8]
.sym 105390 $abc$60912$n7330_1
.sym 105391 $abc$60912$n4553
.sym 105392 picorv32.cpuregs_rs1[15]
.sym 105393 picorv32.cpuregs_rs1[15]
.sym 105394 picorv32.cpuregs_rs1[9]
.sym 105395 picorv32.irq_mask[9]
.sym 105396 picorv32.cpuregs_rs1[14]
.sym 105397 picorv32.count_instr[52]
.sym 105398 picorv32.timer[14]
.sym 105399 $abc$60912$n7284
.sym 105400 picorv32.count_instr[46]
.sym 105401 picorv32.irq_mask[26]
.sym 105402 picorv32.irq_mask[6]
.sym 105403 picorv32.irq_mask[25]
.sym 105404 picorv32.irq_mask[7]
.sym 105405 $abc$60912$n7313
.sym 105406 picorv32.count_instr[57]
.sym 105407 picorv32.instr_maskirq
.sym 105408 $abc$60912$n11438
.sym 105409 picorv32.irq_mask[25]
.sym 105410 picorv32.timer[20]
.sym 105412 $abc$60912$n7287
.sym 105418 picorv32.irq_mask[13]
.sym 105419 picorv32.count_cycle[55]
.sym 105420 $abc$60912$n11043
.sym 105422 picorv32.cpuregs_rs1[22]
.sym 105423 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 105424 $abc$60912$n7372
.sym 105425 picorv32.count_cycle[23]
.sym 105426 $abc$60912$n7567
.sym 105427 picorv32.instr_rdcycle
.sym 105428 $abc$60912$n7571
.sym 105429 $abc$60912$n7568
.sym 105430 picorv32.timer[13]
.sym 105432 $abc$60912$n4554
.sym 105433 $abc$60912$n7572_1
.sym 105434 picorv32.timer[20]
.sym 105436 picorv32.cpu_state[2]
.sym 105437 $abc$60912$n7378_1
.sym 105439 $abc$60912$n7377_1
.sym 105440 picorv32.instr_rdcycleh
.sym 105441 picorv32.irq_mask[20]
.sym 105442 picorv32.instr_maskirq
.sym 105445 picorv32.instr_timer
.sym 105447 $abc$60912$n7490_1
.sym 105448 picorv32.count_cycle[47]
.sym 105451 picorv32.cpuregs_rs1[22]
.sym 105452 $abc$60912$n4554
.sym 105453 $abc$60912$n7568
.sym 105457 picorv32.irq_mask[20]
.sym 105458 picorv32.instr_timer
.sym 105459 picorv32.instr_maskirq
.sym 105460 picorv32.timer[20]
.sym 105463 $abc$60912$n7572_1
.sym 105464 $abc$60912$n7567
.sym 105465 picorv32.cpu_state[2]
.sym 105466 $abc$60912$n7571
.sym 105469 $abc$60912$n7377_1
.sym 105470 picorv32.cpu_state[2]
.sym 105471 $abc$60912$n7378_1
.sym 105472 $abc$60912$n7372
.sym 105475 picorv32.irq_mask[13]
.sym 105476 picorv32.instr_maskirq
.sym 105477 picorv32.instr_timer
.sym 105478 picorv32.timer[13]
.sym 105481 picorv32.count_cycle[23]
.sym 105482 picorv32.instr_rdcycle
.sym 105483 picorv32.count_cycle[55]
.sym 105484 picorv32.instr_rdcycleh
.sym 105490 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 105494 picorv32.instr_rdcycleh
.sym 105495 picorv32.count_cycle[47]
.sym 105496 $abc$60912$n7490_1
.sym 105497 $abc$60912$n11043
.sym 105498 sys_clk_$glb_clk
.sym 105500 $abc$60912$n7599
.sym 105501 $abc$60912$n7600
.sym 105502 picorv32.irq_mask[25]
.sym 105503 picorv32.irq_mask[23]
.sym 105504 $abc$60912$n7605
.sym 105505 $abc$60912$n7555
.sym 105506 picorv32.irq_mask[26]
.sym 105507 picorv32.irq_mask[20]
.sym 105509 $abc$60912$n7512_1
.sym 105510 $abc$60912$n6117_1
.sym 105511 $abc$60912$n4847
.sym 105512 picorv32.irq_mask[13]
.sym 105513 storage_1[5][6]
.sym 105514 $abc$60912$n11043
.sym 105515 $abc$60912$n4817
.sym 105516 $abc$60912$n7550
.sym 105517 $abc$60912$n7568
.sym 105519 $abc$60912$n7516
.sym 105520 picorv32.cpuregs_rs1[11]
.sym 105521 $abc$60912$n7572_1
.sym 105523 $abc$60912$n4553
.sym 105524 $abc$60912$n8063
.sym 105525 $abc$60912$n7566_1
.sym 105526 $abc$60912$n7656
.sym 105527 $abc$60912$n4709_1
.sym 105528 $abc$60912$n7441
.sym 105529 $abc$60912$n4708_1
.sym 105530 picorv32.cpu_state[2]
.sym 105531 $abc$60912$n2699
.sym 105532 $abc$60912$n6180
.sym 105533 $abc$60912$n6073_1
.sym 105534 $abc$60912$n7588
.sym 105535 $abc$60912$n4718_1
.sym 105541 picorv32.count_instr[48]
.sym 105542 $abc$60912$n7504
.sym 105543 $abc$60912$n7505
.sym 105544 $abc$60912$n7287
.sym 105545 $abc$60912$n927
.sym 105546 picorv32.instr_rdcycleh
.sym 105547 $abc$60912$n2699
.sym 105548 $abc$60912$n7613
.sym 105549 picorv32.count_instr[58]
.sym 105550 picorv32.irq_mask[16]
.sym 105551 picorv32.count_cycle[48]
.sym 105553 $abc$60912$n6187
.sym 105554 basesoc_sram_we[0]
.sym 105555 picorv32.instr_timer
.sym 105556 picorv32.instr_rdinstrh
.sym 105557 picorv32.timer[23]
.sym 105559 picorv32.timer[16]
.sym 105560 $abc$60912$n8067
.sym 105561 $abc$60912$n8063
.sym 105563 picorv32.irq_mask[26]
.sym 105567 picorv32.instr_maskirq
.sym 105568 picorv32.irq_mask[23]
.sym 105570 picorv32.timer[26]
.sym 105572 $abc$60912$n7287
.sym 105574 picorv32.irq_mask[23]
.sym 105575 picorv32.instr_timer
.sym 105576 picorv32.timer[23]
.sym 105577 picorv32.instr_maskirq
.sym 105580 picorv32.count_cycle[48]
.sym 105581 $abc$60912$n7505
.sym 105582 picorv32.instr_rdcycleh
.sym 105586 $abc$60912$n8063
.sym 105587 $abc$60912$n8067
.sym 105588 $abc$60912$n2699
.sym 105589 $abc$60912$n6187
.sym 105592 picorv32.instr_maskirq
.sym 105593 picorv32.irq_mask[16]
.sym 105594 picorv32.instr_timer
.sym 105595 picorv32.timer[16]
.sym 105600 basesoc_sram_we[0]
.sym 105604 $abc$60912$n7504
.sym 105605 picorv32.count_instr[48]
.sym 105606 $abc$60912$n7287
.sym 105607 picorv32.instr_rdinstrh
.sym 105610 picorv32.timer[26]
.sym 105611 picorv32.instr_maskirq
.sym 105612 picorv32.irq_mask[26]
.sym 105613 picorv32.instr_timer
.sym 105616 picorv32.count_instr[58]
.sym 105617 $abc$60912$n7287
.sym 105618 $abc$60912$n7613
.sym 105619 picorv32.instr_rdinstrh
.sym 105621 sys_clk_$glb_clk
.sym 105622 $abc$60912$n927
.sym 105623 picorv32.irq_mask[6]
.sym 105624 picorv32.irq_mask[7]
.sym 105625 $abc$60912$n7439_1
.sym 105626 $abc$60912$n7588
.sym 105627 picorv32.irq_mask[11]
.sym 105628 $abc$60912$n7657
.sym 105629 picorv32.irq_mask[2]
.sym 105630 $abc$60912$n7656
.sym 105631 picorv32.count_instr[48]
.sym 105633 $abc$60912$n4713
.sym 105634 picorv32.cpuregs_rs1[16]
.sym 105635 picorv32.cpu_state[2]
.sym 105636 $abc$60912$n7137
.sym 105637 $abc$60912$n4554
.sym 105638 picorv32.timer[31]
.sym 105639 $abc$60912$n6810
.sym 105640 $abc$60912$n7287
.sym 105641 $abc$60912$n4554
.sym 105642 picorv32.cpuregs_rs1[20]
.sym 105643 picorv32.count_instr[60]
.sym 105644 $abc$60912$n4620
.sym 105645 $abc$60912$n7632
.sym 105646 picorv32.count_instr[51]
.sym 105647 picorv32.irq_pending[28]
.sym 105648 $abc$60912$n4720
.sym 105649 $abc$60912$n4608
.sym 105650 $abc$60912$n6193
.sym 105651 picorv32.irq_mask[30]
.sym 105652 $abc$60912$n4937
.sym 105653 $abc$60912$n6193
.sym 105654 basesoc_sram_we[0]
.sym 105655 picorv32.reg_op1[6]
.sym 105657 $abc$60912$n6180
.sym 105658 $abc$60912$n4817
.sym 105664 $abc$60912$n7438
.sym 105665 $abc$60912$n2699
.sym 105666 $abc$60912$n8771
.sym 105668 $abc$60912$n8063
.sym 105669 picorv32.cpu_state[2]
.sym 105671 $abc$60912$n8049
.sym 105673 $abc$60912$n4667
.sym 105674 $abc$60912$n6193
.sym 105675 $abc$60912$n8047
.sym 105677 $abc$60912$n8065
.sym 105678 $abc$60912$n6184
.sym 105679 $abc$60912$n8044
.sym 105681 $abc$60912$n8045
.sym 105682 $abc$60912$n4817
.sym 105685 picorv32.cpuregs_rs1[22]
.sym 105687 $abc$60912$n8071
.sym 105688 $abc$60912$n7441
.sym 105689 $abc$60912$n6187
.sym 105691 $abc$60912$n2699
.sym 105692 $abc$60912$n6180
.sym 105695 picorv32.cpuregs_rs1[30]
.sym 105697 $abc$60912$n8047
.sym 105698 $abc$60912$n8045
.sym 105700 $abc$60912$n6184
.sym 105703 $abc$60912$n8071
.sym 105704 $abc$60912$n2699
.sym 105705 $abc$60912$n6193
.sym 105706 $abc$60912$n8063
.sym 105709 $abc$60912$n8044
.sym 105710 $abc$60912$n6180
.sym 105711 $abc$60912$n4667
.sym 105712 $abc$60912$n8045
.sym 105715 $abc$60912$n8049
.sym 105716 $abc$60912$n6187
.sym 105717 $abc$60912$n8045
.sym 105718 $abc$60912$n4667
.sym 105721 $abc$60912$n7438
.sym 105722 $abc$60912$n7441
.sym 105723 $abc$60912$n8771
.sym 105724 picorv32.cpu_state[2]
.sym 105729 picorv32.cpuregs_rs1[22]
.sym 105733 picorv32.cpuregs_rs1[30]
.sym 105739 $abc$60912$n6184
.sym 105740 $abc$60912$n8065
.sym 105741 $abc$60912$n2699
.sym 105742 $abc$60912$n8063
.sym 105743 $abc$60912$n4817
.sym 105744 sys_clk_$glb_clk
.sym 105745 $abc$60912$n1169_$glb_sr
.sym 105746 $abc$60912$n4582
.sym 105747 $abc$60912$n4595
.sym 105748 picorv32.irq_pending[7]
.sym 105749 $abc$60912$n6930
.sym 105750 $abc$60912$n4579
.sym 105751 picorv32.irq_pending[5]
.sym 105752 $abc$60912$n5762_1
.sym 105753 picorv32.irq_pending[6]
.sym 105754 picorv32.count_cycle[62]
.sym 105755 picorv32.cpuregs_rs1[19]
.sym 105756 picorv32.cpuregs_rs1[19]
.sym 105757 picorv32.latched_is_lh
.sym 105758 picorv32.count_instr[58]
.sym 105759 $abc$60912$n11433
.sym 105760 picorv32.instr_rdinstrh
.sym 105761 $abc$60912$n7589
.sym 105762 $abc$60912$n4692
.sym 105763 picorv32.irq_state[1]
.sym 105765 picorv32.cpuregs_rs1[11]
.sym 105766 $abc$60912$n6184
.sym 105767 picorv32.instr_rdcycleh
.sym 105768 $abc$60912$n7403_1
.sym 105769 $abc$60912$n2699
.sym 105770 picorv32.cpu_state[3]
.sym 105771 $abc$60912$n4716
.sym 105772 picorv32.cpuregs_rs1[13]
.sym 105773 picorv32.cpuregs_rs1[3]
.sym 105774 $abc$60912$n4554
.sym 105775 picorv32.cpuregs_rs1[7]
.sym 105776 $abc$60912$n7292
.sym 105777 picorv32.cpuregs_rs1[6]
.sym 105778 picorv32.irq_mask[2]
.sym 105779 $abc$60912$n4582
.sym 105780 $abc$60912$n4690_1
.sym 105781 $abc$60912$n11444
.sym 105787 picorv32.irq_pending[4]
.sym 105788 $abc$60912$n7621
.sym 105789 picorv32.cpu_state[1]
.sym 105790 $abc$60912$n6181
.sym 105791 $abc$60912$n5639
.sym 105795 $abc$60912$n7626
.sym 105796 $abc$60912$n6190
.sym 105798 $abc$60912$n11073
.sym 105799 $abc$60912$n4721
.sym 105800 $abc$60912$n4667
.sym 105801 $abc$60912$n8051
.sym 105802 $abc$60912$n6192
.sym 105803 $abc$60912$n7627
.sym 105805 $abc$60912$n4718_1
.sym 105806 picorv32.cpu_state[4]
.sym 105807 $abc$60912$n2698
.sym 105808 $abc$60912$n4720
.sym 105809 $abc$60912$n4719_1
.sym 105810 $abc$60912$n8045
.sym 105811 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 105813 $abc$60912$n6193
.sym 105814 basesoc_sram_we[0]
.sym 105815 picorv32.reg_op1[6]
.sym 105816 picorv32.cpu_state[2]
.sym 105817 picorv32.reg_op1[4]
.sym 105818 picorv32.irq_pending[6]
.sym 105820 $abc$60912$n5639
.sym 105822 basesoc_sram_we[0]
.sym 105826 picorv32.cpu_state[4]
.sym 105827 picorv32.irq_pending[4]
.sym 105828 picorv32.reg_op1[4]
.sym 105829 picorv32.cpu_state[1]
.sym 105832 picorv32.cpu_state[1]
.sym 105833 picorv32.cpu_state[4]
.sym 105834 picorv32.irq_pending[6]
.sym 105835 picorv32.reg_op1[6]
.sym 105838 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 105844 $abc$60912$n4718_1
.sym 105845 $abc$60912$n4720
.sym 105846 $abc$60912$n4719_1
.sym 105847 $abc$60912$n4721
.sym 105850 $abc$60912$n7626
.sym 105851 $abc$60912$n7627
.sym 105852 $abc$60912$n7621
.sym 105853 picorv32.cpu_state[2]
.sym 105856 $abc$60912$n2698
.sym 105857 $abc$60912$n6181
.sym 105858 $abc$60912$n6192
.sym 105859 $abc$60912$n6193
.sym 105862 $abc$60912$n8051
.sym 105863 $abc$60912$n4667
.sym 105864 $abc$60912$n8045
.sym 105865 $abc$60912$n6190
.sym 105866 $abc$60912$n11073
.sym 105867 sys_clk_$glb_clk
.sym 105869 picorv32.irq_pending[30]
.sym 105870 picorv32.irq_pending[22]
.sym 105871 $abc$60912$n6981_1
.sym 105872 $abc$60912$n5761_1
.sym 105873 $abc$60912$n7393_1
.sym 105874 $abc$60912$n7469_1
.sym 105875 $abc$60912$n7659
.sym 105876 $abc$60912$n7554_1
.sym 105877 picorv32.irq_pending[22]
.sym 105878 $abc$60912$n7485
.sym 105879 $abc$60912$n7485
.sym 105880 $abc$60912$n6108_1
.sym 105882 picorv32.cpuregs_wrdata[13]
.sym 105883 picorv32.cpu_state[1]
.sym 105884 spiflash_bus_adr[7]
.sym 105885 $abc$60912$n4554
.sym 105886 picorv32.irq_state[1]
.sym 105887 $abc$60912$n4721
.sym 105888 spiflash_bus_adr[7]
.sym 105890 $abc$60912$n4553
.sym 105891 $abc$60912$n7622
.sym 105892 picorv32.cpuregs_rs1[19]
.sym 105893 picorv32.irq_mask[26]
.sym 105894 picorv32.cpuregs_rs1[10]
.sym 105895 $abc$60912$n2701
.sym 105896 $abc$60912$n4671_1
.sym 105897 picorv32.irq_pending[24]
.sym 105898 $abc$60912$n7659
.sym 105899 $abc$60912$n5763_1
.sym 105900 picorv32.irq_mask[25]
.sym 105901 $abc$60912$n11438
.sym 105902 $abc$60912$n4754
.sym 105903 picorv32.reg_op1[4]
.sym 105904 $abc$60912$n4671_1
.sym 105910 picorv32.cpuregs_rs1[10]
.sym 105911 picorv32.cpuregs_rs1[27]
.sym 105912 $abc$60912$n4817
.sym 105914 $abc$60912$n4717
.sym 105915 $abc$60912$n4722_1
.sym 105916 $abc$60912$n4691
.sym 105917 $abc$60912$n4689
.sym 105918 picorv32.cpuregs_rs1[24]
.sym 105919 picorv32.irq_pending[28]
.sym 105922 $abc$60912$n7631
.sym 105923 $abc$60912$n4687
.sym 105925 picorv32.cpu_state[1]
.sym 105928 $abc$60912$n4692
.sym 105929 slave_sel_r[0]
.sym 105931 $abc$60912$n4688_1
.sym 105932 picorv32.cpuregs_rs1[13]
.sym 105934 $abc$60912$n7638
.sym 105940 $abc$60912$n4690_1
.sym 105943 picorv32.cpuregs_rs1[13]
.sym 105949 $abc$60912$n7638
.sym 105950 picorv32.irq_pending[28]
.sym 105951 $abc$60912$n7631
.sym 105952 picorv32.cpu_state[1]
.sym 105955 picorv32.cpuregs_rs1[10]
.sym 105961 picorv32.cpuregs_rs1[24]
.sym 105968 picorv32.cpuregs_rs1[27]
.sym 105973 $abc$60912$n4690_1
.sym 105975 $abc$60912$n4689
.sym 105976 $abc$60912$n4691
.sym 105979 $abc$60912$n4717
.sym 105980 $abc$60912$n4722_1
.sym 105982 slave_sel_r[0]
.sym 105985 slave_sel_r[0]
.sym 105986 $abc$60912$n4687
.sym 105987 $abc$60912$n4688_1
.sym 105988 $abc$60912$n4692
.sym 105989 $abc$60912$n4817
.sym 105990 sys_clk_$glb_clk
.sym 105991 $abc$60912$n1169_$glb_sr
.sym 105992 picorv32.irq_pending[24]
.sym 105993 $abc$60912$n4585
.sym 105994 $abc$60912$n4576_1
.sym 105995 $abc$60912$n7408_1
.sym 105996 $abc$60912$n6988
.sym 105997 $abc$60912$n4598
.sym 105998 $abc$60912$n5765_1
.sym 105999 $abc$60912$n7573
.sym 106000 picorv32.irq_mask[27]
.sym 106001 picorv32.irq_pending[13]
.sym 106002 picorv32.cpuregs_rs1[20]
.sym 106003 $abc$60912$n7304
.sym 106004 picorv32.irq_mask[13]
.sym 106005 $abc$60912$n5764_1
.sym 106006 $abc$60912$n4817
.sym 106007 $abc$60912$n4590
.sym 106008 picorv32.irq_mask[22]
.sym 106009 $abc$60912$n7554_1
.sym 106010 spiflash_bus_dat_w[6]
.sym 106011 $abc$60912$n6199
.sym 106012 picorv32.irq_pending[19]
.sym 106013 picorv32.irq_pending[12]
.sym 106014 $abc$60912$n8220
.sym 106015 $abc$60912$n7554_1
.sym 106016 picorv32.cpuregs_rs1[31]
.sym 106017 $abc$60912$n7566_1
.sym 106018 $abc$60912$n7573
.sym 106019 $abc$60912$n7486
.sym 106020 $abc$60912$n4707
.sym 106022 $abc$60912$n7588
.sym 106023 $abc$60912$n2702
.sym 106024 $abc$60912$n6180
.sym 106026 $abc$60912$n6073_1
.sym 106027 picorv32.irq_pending[7]
.sym 106033 $abc$60912$n2702
.sym 106034 $abc$60912$n10362
.sym 106035 $abc$60912$n6180
.sym 106036 $abc$60912$n10374
.sym 106037 $abc$60912$n2702
.sym 106039 $abc$60912$n2702
.sym 106040 $abc$60912$n6184
.sym 106044 $abc$60912$n6193
.sym 106045 $abc$60912$n9082
.sym 106048 $abc$60912$n6187
.sym 106049 $abc$60912$n6199
.sym 106050 $abc$60912$n10368
.sym 106051 $abc$60912$n10364
.sym 106052 $abc$60912$n10366
.sym 106053 $abc$60912$n920
.sym 106055 $abc$60912$n2701
.sym 106056 $abc$60912$n9090
.sym 106057 $abc$60912$n6199
.sym 106059 $abc$60912$n10361
.sym 106060 basesoc_sram_we[0]
.sym 106062 $abc$60912$n6190
.sym 106064 $abc$60912$n9094
.sym 106066 $abc$60912$n6190
.sym 106067 $abc$60912$n10362
.sym 106068 $abc$60912$n2702
.sym 106069 $abc$60912$n10368
.sym 106075 basesoc_sram_we[0]
.sym 106078 $abc$60912$n10364
.sym 106079 $abc$60912$n10362
.sym 106080 $abc$60912$n2702
.sym 106081 $abc$60912$n6184
.sym 106084 $abc$60912$n10362
.sym 106085 $abc$60912$n6199
.sym 106086 $abc$60912$n10374
.sym 106087 $abc$60912$n2702
.sym 106090 $abc$60912$n9094
.sym 106091 $abc$60912$n9082
.sym 106092 $abc$60912$n2701
.sym 106093 $abc$60912$n6199
.sym 106096 $abc$60912$n10366
.sym 106097 $abc$60912$n2702
.sym 106098 $abc$60912$n10362
.sym 106099 $abc$60912$n6187
.sym 106102 $abc$60912$n6180
.sym 106103 $abc$60912$n10362
.sym 106104 $abc$60912$n2702
.sym 106105 $abc$60912$n10361
.sym 106108 $abc$60912$n9090
.sym 106109 $abc$60912$n6193
.sym 106110 $abc$60912$n9082
.sym 106111 $abc$60912$n2701
.sym 106113 sys_clk_$glb_clk
.sym 106114 $abc$60912$n920
.sym 106115 $abc$60912$n4603
.sym 106116 picorv32.irq_pending[27]
.sym 106117 $abc$60912$n7587_1
.sym 106118 $abc$60912$n6998_1
.sym 106119 $abc$60912$n5760_1
.sym 106120 picorv32.irq_pending[25]
.sym 106121 $abc$60912$n4588_1
.sym 106122 $abc$60912$n7627
.sym 106123 picorv32.irq_pending[1]
.sym 106124 $abc$60912$n4598
.sym 106125 picorv32.reg_pc[5]
.sym 106126 picorv32.reg_next_pc[14]
.sym 106127 $abc$60912$n4598
.sym 106128 picorv32.cpu_state[1]
.sym 106129 $abc$60912$n4813
.sym 106131 picorv32.reg_op1[22]
.sym 106132 $abc$60912$n6917_1
.sym 106133 picorv32.is_alu_reg_reg
.sym 106135 picorv32.cpuregs_rs1[0]
.sym 106136 $abc$60912$n765
.sym 106137 $abc$60912$n6810
.sym 106138 picorv32.cpu_state[2]
.sym 106139 $abc$60912$n8220
.sym 106140 $abc$60912$n4608
.sym 106141 $abc$60912$n7290
.sym 106142 $abc$60912$n7487_1
.sym 106143 basesoc_sram_we[0]
.sym 106144 $abc$60912$n4937
.sym 106145 $abc$60912$n7412_1
.sym 106146 basesoc_sram_we[0]
.sym 106147 picorv32.mem_rdata_latched_noshuffle[1]
.sym 106148 $abc$60912$n4936
.sym 106149 $abc$60912$n4540
.sym 106150 $abc$60912$n4937
.sym 106156 picorv32.cpu_state[3]
.sym 106157 $abc$60912$n7493_1
.sym 106158 $abc$60912$n7487_1
.sym 106159 $abc$60912$n7492
.sym 106160 $abc$60912$n7298
.sym 106161 picorv32.reg_op1[10]
.sym 106164 $abc$60912$n6184
.sym 106165 $abc$60912$n9082
.sym 106166 $abc$60912$n4711
.sym 106167 $abc$60912$n4813
.sym 106169 picorv32.cpu_state[2]
.sym 106170 $abc$60912$n9084
.sym 106171 picorv32.reg_op1[28]
.sym 106173 $abc$60912$n7301
.sym 106175 picorv32.cpu_state[4]
.sym 106176 $abc$60912$n2701
.sym 106177 picorv32.irq_pending[26]
.sym 106178 slave_sel_r[0]
.sym 106179 $abc$60912$n7486
.sym 106180 $abc$60912$n4707
.sym 106181 $abc$60912$n4712
.sym 106182 picorv32.irq_mask[26]
.sym 106184 $abc$60912$n7304
.sym 106185 picorv32.reg_op1[15]
.sym 106187 $abc$60912$n11441
.sym 106189 picorv32.reg_op1[28]
.sym 106192 picorv32.cpu_state[4]
.sym 106195 $abc$60912$n6184
.sym 106196 $abc$60912$n9082
.sym 106197 $abc$60912$n9084
.sym 106198 $abc$60912$n2701
.sym 106201 picorv32.cpu_state[2]
.sym 106202 $abc$60912$n7492
.sym 106203 $abc$60912$n7487_1
.sym 106204 $abc$60912$n7486
.sym 106207 $abc$60912$n7493_1
.sym 106208 picorv32.reg_op1[15]
.sym 106209 picorv32.cpu_state[4]
.sym 106213 picorv32.cpu_state[3]
.sym 106214 picorv32.cpu_state[4]
.sym 106215 $abc$60912$n11441
.sym 106216 picorv32.reg_op1[10]
.sym 106219 picorv32.irq_mask[26]
.sym 106221 picorv32.irq_pending[26]
.sym 106225 picorv32.cpu_state[2]
.sym 106226 $abc$60912$n7301
.sym 106227 $abc$60912$n7298
.sym 106228 $abc$60912$n7304
.sym 106231 $abc$60912$n4711
.sym 106232 $abc$60912$n4712
.sym 106233 $abc$60912$n4707
.sym 106234 slave_sel_r[0]
.sym 106235 $abc$60912$n4813
.sym 106236 sys_clk_$glb_clk
.sym 106237 $abc$60912$n1169_$glb_sr
.sym 106238 $abc$60912$n7420
.sym 106239 $abc$60912$n7412_1
.sym 106240 picorv32.mem_rdata_latched_noshuffle[1]
.sym 106241 picorv32.decoder_trigger
.sym 106242 $abc$60912$n7565
.sym 106243 $abc$60912$n4637
.sym 106244 $abc$60912$n4630
.sym 106245 $abc$60912$n7529
.sym 106248 picorv32.cpuregs_rs1[15]
.sym 106249 $abc$60912$n7016_1
.sym 106250 $abc$60912$n6184
.sym 106251 $abc$60912$n4588_1
.sym 106252 picorv32.irq_pending[11]
.sym 106253 $abc$60912$n8220
.sym 106254 $abc$60912$n4544
.sym 106255 $abc$60912$n4813
.sym 106257 picorv32.is_sll_srl_sra
.sym 106258 picorv32.cpu_state[3]
.sym 106260 picorv32.irq_state[1]
.sym 106261 $abc$60912$n7493_1
.sym 106262 $abc$60912$n4641
.sym 106263 $abc$60912$n7565
.sym 106264 picorv32.cpuregs_rs1[6]
.sym 106265 picorv32.cpu_state[3]
.sym 106266 $abc$60912$n4754
.sym 106267 picorv32.cpuregs_rs1[7]
.sym 106268 $abc$60912$n7292
.sym 106269 picorv32.instr_lh
.sym 106271 $abc$60912$n4716
.sym 106272 $abc$60912$n4582
.sym 106273 $abc$60912$n11441
.sym 106279 $abc$60912$n4938
.sym 106282 $abc$60912$n4706
.sym 106283 $abc$60912$n5033_1
.sym 106284 picorv32.cpu_state[3]
.sym 106285 $abc$60912$n5537
.sym 106286 $abc$60912$n4538
.sym 106291 $abc$60912$n6050_1
.sym 106292 $abc$60912$n4784
.sym 106293 $abc$60912$n4777
.sym 106294 $abc$60912$n5034
.sym 106296 $abc$60912$n4565
.sym 106297 $abc$60912$n4789
.sym 106298 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106299 $abc$60912$n6053_1
.sym 106303 basesoc_sram_we[0]
.sym 106304 $abc$60912$n4779
.sym 106305 $abc$60912$n6047_1
.sym 106306 $abc$60912$n765
.sym 106308 $abc$60912$n4713
.sym 106312 $abc$60912$n765
.sym 106314 $abc$60912$n5033_1
.sym 106318 picorv32.cpu_state[3]
.sym 106320 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106324 $abc$60912$n4938
.sym 106325 $abc$60912$n4777
.sym 106326 $abc$60912$n5033_1
.sym 106327 $abc$60912$n4538
.sym 106331 $abc$60912$n4938
.sym 106332 picorv32.cpu_state[3]
.sym 106336 $abc$60912$n5034
.sym 106339 $abc$60912$n4565
.sym 106344 basesoc_sram_we[0]
.sym 106345 $abc$60912$n5537
.sym 106348 $abc$60912$n4713
.sym 106349 $abc$60912$n4706
.sym 106354 $abc$60912$n6047_1
.sym 106355 $abc$60912$n6053_1
.sym 106356 $abc$60912$n6050_1
.sym 106357 $abc$60912$n4779
.sym 106358 $abc$60912$n4789
.sym 106359 sys_clk_$glb_clk
.sym 106360 $abc$60912$n4784
.sym 106361 $abc$60912$n4754
.sym 106362 picorv32.latched_store
.sym 106363 $abc$60912$n5754_1
.sym 106364 $abc$60912$n6936
.sym 106365 $abc$60912$n7270
.sym 106366 $abc$60912$n5755_1
.sym 106367 $abc$60912$n7272
.sym 106368 $abc$60912$n7271
.sym 106369 $abc$60912$n6653_1
.sym 106370 $abc$60912$n7662
.sym 106372 $abc$60912$n6653_1
.sym 106373 $abc$60912$n4784
.sym 106374 $abc$60912$n4544
.sym 106375 $abc$60912$n4631
.sym 106376 picorv32.decoder_trigger
.sym 106377 picorv32.cpuregs_rs1[14]
.sym 106378 picorv32.decoder_trigger
.sym 106379 picorv32.cpu_state[1]
.sym 106380 picorv32.cpu_state[3]
.sym 106381 picorv32.cpuregs_wrdata[13]
.sym 106382 $abc$60912$n11462
.sym 106383 $abc$60912$n6664_1
.sym 106384 $abc$60912$n7017_1
.sym 106385 $abc$60912$n7279
.sym 106386 picorv32.reg_op1[18]
.sym 106387 picorv32.reg_op1[4]
.sym 106388 picorv32.reg_next_pc[10]
.sym 106389 picorv32.cpuregs_rs1[8]
.sym 106390 $abc$60912$n11455
.sym 106391 $abc$60912$n4765
.sym 106392 $abc$60912$n4671_1
.sym 106393 $abc$60912$n7396_1
.sym 106394 $abc$60912$n4754
.sym 106395 $abc$60912$n7620
.sym 106396 picorv32.mem_do_rinst
.sym 106405 $abc$60912$n4937
.sym 106407 picorv32.cpu_state[1]
.sym 106408 picorv32.instr_srli
.sym 106409 picorv32.mem_do_rinst
.sym 106411 $abc$60912$n7017_1
.sym 106412 picorv32.instr_srl
.sym 106413 $abc$60912$n4771
.sym 106414 picorv32.is_lbu_lhu_lw
.sym 106415 picorv32.latched_is_lu
.sym 106416 picorv32.latched_is_lh
.sym 106418 $abc$60912$n4936
.sym 106422 picorv32.reg_pc[0]
.sym 106424 picorv32.reg_pc[1]
.sym 106426 $abc$60912$n4723
.sym 106429 picorv32.instr_lh
.sym 106430 $abc$60912$n5739_1
.sym 106431 $abc$60912$n4716
.sym 106435 picorv32.latched_is_lu
.sym 106436 picorv32.latched_is_lh
.sym 106441 picorv32.cpu_state[1]
.sym 106443 $abc$60912$n4937
.sym 106447 picorv32.instr_srli
.sym 106449 $abc$60912$n7017_1
.sym 106450 picorv32.instr_srl
.sym 106456 picorv32.reg_pc[0]
.sym 106459 picorv32.reg_pc[0]
.sym 106461 picorv32.reg_pc[1]
.sym 106462 picorv32.mem_do_rinst
.sym 106465 picorv32.is_lbu_lhu_lw
.sym 106466 picorv32.latched_is_lu
.sym 106467 picorv32.cpu_state[1]
.sym 106468 $abc$60912$n4936
.sym 106471 picorv32.instr_lh
.sym 106472 picorv32.latched_is_lh
.sym 106473 $abc$60912$n4936
.sym 106474 picorv32.cpu_state[1]
.sym 106477 $abc$60912$n4723
.sym 106479 $abc$60912$n5739_1
.sym 106480 $abc$60912$n4716
.sym 106481 $abc$60912$n4771
.sym 106482 sys_clk_$glb_clk
.sym 106483 $abc$60912$n1169_$glb_sr
.sym 106484 $abc$60912$n7595
.sym 106485 $abc$60912$n4765
.sym 106486 $abc$60912$n7421_1
.sym 106487 picorv32.reg_out[1]
.sym 106488 picorv32.mem_rdata_q[5]
.sym 106489 $abc$60912$n6849
.sym 106490 picorv32.cpuregs_rs1[2]
.sym 106491 $abc$60912$n6825
.sym 106492 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106493 $abc$60912$n5371
.sym 106494 picorv32.cpuregs_rs1[22]
.sym 106495 $abc$60912$n7496_1
.sym 106496 $abc$60912$n7396_1
.sym 106497 picorv32.mem_do_prefetch
.sym 106499 $abc$60912$n5371
.sym 106500 $abc$60912$n7290
.sym 106501 $abc$60912$n5537
.sym 106502 $abc$60912$n7554_1
.sym 106503 $abc$60912$n4569
.sym 106504 $abc$60912$n7290
.sym 106505 $abc$60912$n4777
.sym 106506 $abc$60912$n5370
.sym 106507 $abc$60912$n7017_1
.sym 106508 picorv32.cpu_state[2]
.sym 106509 $abc$60912$n7016_1
.sym 106510 $abc$60912$n6936
.sym 106511 $abc$60912$n6849
.sym 106512 $abc$60912$n6846
.sym 106513 $abc$60912$n6837
.sym 106514 picorv32.decoded_rs2[1]
.sym 106515 $abc$60912$n6825
.sym 106516 $abc$60912$n6807
.sym 106517 picorv32.reg_op1[24]
.sym 106518 picorv32.mem_rdata_latched_noshuffle[26]
.sym 106519 picorv32.cpuregs_rs1[31]
.sym 106525 $abc$60912$n6837
.sym 106526 $abc$60912$n6809
.sym 106529 $abc$60912$n7296
.sym 106531 $abc$60912$n5902
.sym 106533 $abc$60912$n6806
.sym 106534 picorv32.reg_out[10]
.sym 106535 $abc$60912$n6810
.sym 106537 picorv32.cpuregs_wrdata[15]
.sym 106539 $abc$60912$n6824
.sym 106540 $abc$60912$n5775
.sym 106541 $abc$60912$n6807
.sym 106543 $abc$60912$n6726
.sym 106544 $abc$60912$n4826_1
.sym 106546 $abc$60912$n6849
.sym 106548 picorv32.reg_next_pc[10]
.sym 106549 $abc$60912$n7279
.sym 106551 $abc$60912$n6836
.sym 106552 $abc$60912$n5739_1
.sym 106553 $abc$60912$n5902
.sym 106555 $abc$60912$n6848
.sym 106556 $abc$60912$n6825
.sym 106559 picorv32.cpuregs_wrdata[15]
.sym 106564 $abc$60912$n6806
.sym 106565 $abc$60912$n6726
.sym 106566 $abc$60912$n5902
.sym 106567 $abc$60912$n6807
.sym 106570 $abc$60912$n5775
.sym 106571 picorv32.reg_next_pc[10]
.sym 106572 picorv32.reg_out[10]
.sym 106576 $abc$60912$n6849
.sym 106577 $abc$60912$n6726
.sym 106578 $abc$60912$n6848
.sym 106579 $abc$60912$n5902
.sym 106582 $abc$60912$n6837
.sym 106583 $abc$60912$n5902
.sym 106584 $abc$60912$n6726
.sym 106585 $abc$60912$n6836
.sym 106588 $abc$60912$n6810
.sym 106589 $abc$60912$n6726
.sym 106590 $abc$60912$n6809
.sym 106591 $abc$60912$n5902
.sym 106594 $abc$60912$n6726
.sym 106595 $abc$60912$n6824
.sym 106596 $abc$60912$n6825
.sym 106597 $abc$60912$n5902
.sym 106600 $abc$60912$n4826_1
.sym 106601 $abc$60912$n7296
.sym 106602 $abc$60912$n7279
.sym 106603 $abc$60912$n5739_1
.sym 106605 sys_clk_$glb_clk
.sym 106607 $abc$60912$n6846
.sym 106608 $abc$60912$n7105_1
.sym 106609 picorv32.cpuregs_wrdata[7]
.sym 106610 picorv32.mem_rdata_latched_noshuffle[26]
.sym 106611 $abc$60912$n7081
.sym 106612 picorv32.cpuregs_rs1[12]
.sym 106613 $abc$60912$n7608
.sym 106614 $abc$60912$n6816
.sym 106617 $abc$60912$n6960_1
.sym 106618 $abc$60912$n6750
.sym 106619 picorv32.cpu_state[3]
.sym 106620 picorv32.reg_out[10]
.sym 106621 $abc$60912$n4952
.sym 106622 $abc$60912$n6845
.sym 106623 $abc$60912$n765
.sym 106625 $abc$60912$n7145
.sym 106626 picorv32.mem_rdata_q[14]
.sym 106627 $abc$60912$n5902
.sym 106628 picorv32.cpuregs_wrdata[12]
.sym 106629 $abc$60912$n4620
.sym 106630 picorv32.cpuregs_wrdata[1]
.sym 106631 $abc$60912$n7496_1
.sym 106632 $abc$60912$n5371
.sym 106633 $abc$60912$n7290
.sym 106634 picorv32.cpuregs_wrdata[4]
.sym 106635 $abc$60912$n7279
.sym 106636 $abc$60912$n6929_1
.sym 106637 $abc$60912$n7412_1
.sym 106638 $abc$60912$n5739_1
.sym 106639 $abc$60912$n5902
.sym 106640 picorv32.cpuregs_rs1[9]
.sym 106641 $abc$60912$n7380_1
.sym 106642 $abc$60912$n5370
.sym 106648 $abc$60912$n7324_1
.sym 106650 picorv32.cpu_state[1]
.sym 106651 $abc$60912$n4937
.sym 106653 $abc$60912$n4801
.sym 106654 picorv32.reg_pc[1]
.sym 106655 picorv32.instr_lui
.sym 106656 picorv32.cpuregs_wrdata[8]
.sym 106657 $abc$60912$n7279
.sym 106658 picorv32.cpuregs_wrdata[4]
.sym 106659 picorv32.cpuregs_rs1[1]
.sym 106660 picorv32.irq_pending[11]
.sym 106661 $abc$60912$n7380_1
.sym 106662 $abc$60912$n7310
.sym 106663 $abc$60912$n8772
.sym 106664 $abc$60912$n7436_1
.sym 106665 $abc$60912$n8773_1
.sym 106668 picorv32.cpuregs_wrdata[5]
.sym 106674 picorv32.is_lui_auipc_jal
.sym 106676 $abc$60912$n4847
.sym 106678 $abc$60912$n7396_1
.sym 106683 picorv32.cpuregs_wrdata[5]
.sym 106687 $abc$60912$n4937
.sym 106688 $abc$60912$n7436_1
.sym 106689 $abc$60912$n7396_1
.sym 106690 $abc$60912$n7380_1
.sym 106693 $abc$60912$n7279
.sym 106694 $abc$60912$n4847
.sym 106695 $abc$60912$n7324_1
.sym 106699 picorv32.is_lui_auipc_jal
.sym 106700 picorv32.reg_pc[1]
.sym 106701 picorv32.instr_lui
.sym 106702 picorv32.cpuregs_rs1[1]
.sym 106706 picorv32.cpuregs_wrdata[8]
.sym 106711 picorv32.cpuregs_wrdata[4]
.sym 106718 $abc$60912$n4801
.sym 106719 $abc$60912$n7279
.sym 106720 $abc$60912$n7310
.sym 106723 picorv32.irq_pending[11]
.sym 106724 picorv32.cpu_state[1]
.sym 106725 $abc$60912$n8773_1
.sym 106726 $abc$60912$n8772
.sym 106728 sys_clk_$glb_clk
.sym 106730 picorv32.decoded_rs2[4]
.sym 106731 $abc$60912$n7586
.sym 106732 picorv32.mem_rdata_latched_noshuffle[24]
.sym 106733 $abc$60912$n7076
.sym 106734 picorv32.cpuregs_wrdata[5]
.sym 106735 picorv32.reg_out[24]
.sym 106736 picorv32.decoded_rs2[2]
.sym 106737 picorv32.reg_out[26]
.sym 106739 picorv32.decoded_rd[1]
.sym 106740 picorv32.cpuregs_rs1[19]
.sym 106741 $abc$60912$n4826_1
.sym 106742 $abc$60912$n7324_1
.sym 106743 $abc$60912$n7152
.sym 106744 picorv32.latched_rd[4]
.sym 106745 picorv32.cpuregs_rs1[31]
.sym 106746 $abc$60912$n4544
.sym 106747 $abc$60912$n6652_1
.sym 106748 $abc$60912$n6815
.sym 106749 $abc$60912$n7380_1
.sym 106750 picorv32.cpuregs_wrdata[6]
.sym 106751 $abc$60912$n7105_1
.sym 106752 picorv32.decoded_rd[3]
.sym 106753 picorv32.cpuregs_wrdata[7]
.sym 106754 picorv32.cpuregs_rs1[16]
.sym 106755 picorv32.cpuregs_rs1[6]
.sym 106756 $abc$60912$n7565
.sym 106757 picorv32.reg_out[24]
.sym 106758 $abc$60912$n4754
.sym 106759 picorv32.cpuregs_rs1[7]
.sym 106760 picorv32.cpuregs_rs1[12]
.sym 106761 $abc$60912$n10491
.sym 106762 $abc$60912$n6774
.sym 106763 $abc$60912$n5937_1
.sym 106764 picorv32.mem_rdata_latched_noshuffle[28]
.sym 106765 picorv32.latched_stalu
.sym 106771 $abc$60912$n7496_1
.sym 106772 $abc$60912$n6856
.sym 106773 $abc$60912$n5937_1
.sym 106775 $abc$60912$n7380_1
.sym 106776 $abc$60912$n7498
.sym 106777 $abc$60912$n6866
.sym 106778 $abc$60912$n4881
.sym 106779 $abc$60912$n4783_1
.sym 106781 $abc$60912$n6849
.sym 106782 $abc$60912$n7396_1
.sym 106783 $abc$60912$n4774_1
.sym 106784 $abc$60912$n7484_1
.sym 106785 $abc$60912$n6825
.sym 106787 $abc$60912$n5740
.sym 106788 $abc$60912$n6774
.sym 106789 $abc$60912$n6810
.sym 106790 $abc$60912$n7411
.sym 106793 $abc$60912$n6882
.sym 106794 picorv32.latched_is_lh
.sym 106795 $abc$60912$n6108_1
.sym 106796 $abc$60912$n7290
.sym 106797 $abc$60912$n6117_1
.sym 106802 $abc$60912$n7399_1
.sym 106804 $abc$60912$n7399_1
.sym 106805 $abc$60912$n4881
.sym 106806 $abc$60912$n5740
.sym 106807 $abc$60912$n6108_1
.sym 106810 $abc$60912$n7411
.sym 106811 $abc$60912$n7380_1
.sym 106813 $abc$60912$n7396_1
.sym 106816 $abc$60912$n6882
.sym 106817 $abc$60912$n6774
.sym 106818 $abc$60912$n5937_1
.sym 106819 $abc$60912$n6849
.sym 106822 $abc$60912$n6117_1
.sym 106823 $abc$60912$n7399_1
.sym 106824 $abc$60912$n4783_1
.sym 106825 $abc$60912$n5740
.sym 106828 $abc$60912$n7496_1
.sym 106829 $abc$60912$n7498
.sym 106830 $abc$60912$n7290
.sym 106831 $abc$60912$n4774_1
.sym 106835 $abc$60912$n7484_1
.sym 106836 picorv32.latched_is_lh
.sym 106840 $abc$60912$n5937_1
.sym 106841 $abc$60912$n6825
.sym 106842 $abc$60912$n6866
.sym 106843 $abc$60912$n6774
.sym 106846 $abc$60912$n6856
.sym 106847 $abc$60912$n6810
.sym 106848 $abc$60912$n6774
.sym 106849 $abc$60912$n5937_1
.sym 106853 $abc$60912$n7661
.sym 106854 $abc$60912$n7220_1
.sym 106855 $abc$60912$n5938_1
.sym 106856 picorv32.mem_rdata_latched_noshuffle[28]
.sym 106857 $abc$60912$n7133
.sym 106858 $abc$60912$n7134
.sym 106859 picorv32.decoded_rs2[5]
.sym 106860 $abc$60912$n7068
.sym 106861 $abc$60912$n7290
.sym 106862 $abc$60912$n4686_1
.sym 106863 $abc$60912$n6804
.sym 106864 picorv32.cpuregs_wrdata[16]
.sym 106865 picorv32.cpuregs_wrdata[8]
.sym 106866 picorv32.cpuregs_wrdata[13]
.sym 106867 picorv32.cpuregs_wrdata[2]
.sym 106868 picorv32.cpuregs_wrdata[14]
.sym 106869 picorv32.cpuregs_wrdata[13]
.sym 106870 picorv32.mem_rdata_latched_noshuffle[30]
.sym 106871 picorv32.mem_rdata_latched_noshuffle[29]
.sym 106872 $abc$60912$n6653_1
.sym 106873 $abc$60912$n4979
.sym 106874 picorv32.reg_pc[7]
.sym 106875 picorv32.mem_rdata_latched_noshuffle[30]
.sym 106876 picorv32.mem_rdata_q[29]
.sym 106877 picorv32.reg_op1[31]
.sym 106878 $abc$60912$n7352
.sym 106879 picorv32.instr_lui
.sym 106881 $abc$60912$n7129
.sym 106882 $abc$60912$n11455
.sym 106883 $abc$60912$n7620
.sym 106884 picorv32.instr_lui
.sym 106885 picorv32.latched_rd[3]
.sym 106887 picorv32.reg_out[26]
.sym 106888 picorv32.cpu_state[4]
.sym 106895 $abc$60912$n7410
.sym 106897 $abc$60912$n7381_1
.sym 106899 $abc$60912$n5740
.sym 106900 $abc$60912$n7396_1
.sym 106901 picorv32.decoded_rs2[0]
.sym 106903 $abc$60912$n4837
.sym 106904 $abc$60912$n7399_1
.sym 106905 $abc$60912$n7383_1
.sym 106907 $abc$60912$n7497
.sym 106908 $abc$60912$n7290
.sym 106909 $abc$60912$n7412_1
.sym 106911 $abc$60912$n5704
.sym 106912 $abc$60912$n5938_1
.sym 106913 picorv32.decoded_rs2[1]
.sym 106915 $abc$60912$n7484_1
.sym 106920 $abc$60912$n7384_1
.sym 106921 $abc$60912$n7483
.sym 106922 $abc$60912$n7380_1
.sym 106924 $abc$60912$n7485
.sym 106927 $abc$60912$n7497
.sym 106928 $abc$60912$n7381_1
.sym 106929 $abc$60912$n7396_1
.sym 106930 $abc$60912$n7384_1
.sym 106933 $abc$60912$n5704
.sym 106939 $abc$60912$n5938_1
.sym 106940 picorv32.decoded_rs2[0]
.sym 106942 picorv32.decoded_rs2[1]
.sym 106945 $abc$60912$n7380_1
.sym 106947 $abc$60912$n7484_1
.sym 106948 $abc$60912$n7396_1
.sym 106952 $abc$60912$n7381_1
.sym 106954 $abc$60912$n7384_1
.sym 106957 $abc$60912$n5740
.sym 106958 $abc$60912$n4837
.sym 106959 $abc$60912$n7399_1
.sym 106960 $abc$60912$n7383_1
.sym 106963 $abc$60912$n7483
.sym 106964 $abc$60912$n7485
.sym 106966 $abc$60912$n7290
.sym 106969 $abc$60912$n7290
.sym 106971 $abc$60912$n7410
.sym 106972 $abc$60912$n7412_1
.sym 106974 sys_clk_$glb_clk
.sym 106976 $abc$60912$n7129
.sym 106977 $abc$60912$n7131
.sym 106978 picorv32.reg_out[31]
.sym 106979 picorv32.decoded_rs2[1]
.sym 106980 picorv32.reg_out[19]
.sym 106981 $abc$60912$n7531
.sym 106982 $abc$60912$n7649
.sym 106983 picorv32.reg_out[29]
.sym 106984 picorv32.cpuregs_rs1[25]
.sym 106986 $abc$60912$n5845
.sym 106987 $abc$60912$n4847
.sym 106988 $abc$60912$n4756
.sym 106989 $abc$60912$n4837
.sym 106990 picorv32.is_lui_auipc_jal
.sym 106991 $abc$60912$n7381_1
.sym 106992 $abc$60912$n10491
.sym 106993 $abc$60912$n7290
.sym 106994 $abc$60912$n4590
.sym 106995 picorv32.cpuregs_wrdata[0]
.sym 106996 $abc$60912$n7290
.sym 106997 picorv32.decoded_rs2[0]
.sym 106998 $abc$60912$n6923_1
.sym 106999 $abc$60912$n7498
.sym 107000 $abc$60912$n6762
.sym 107001 $abc$60912$n5937_1
.sym 107003 $abc$60912$n7127
.sym 107004 $abc$60912$n6759
.sym 107005 $abc$60912$n11459
.sym 107006 picorv32.reg_pc[6]
.sym 107007 $abc$60912$n7127
.sym 107008 $abc$60912$n4763_1
.sym 107009 $abc$60912$n6753
.sym 107010 $abc$60912$n5966
.sym 107011 picorv32.cpuregs_rs1[31]
.sym 107018 picorv32.cpuregs_wrdata[20]
.sym 107020 $abc$60912$n5902
.sym 107021 picorv32.reg_op1[27]
.sym 107025 $abc$60912$n7619
.sym 107027 $abc$60912$n6753
.sym 107028 $abc$60912$n5902
.sym 107031 $abc$60912$n6771
.sym 107032 picorv32.cpuregs_wrdata[19]
.sym 107034 picorv32.decoded_rs2[0]
.sym 107036 $abc$60912$n6758
.sym 107037 $abc$60912$n6761
.sym 107039 $abc$60912$n6759
.sym 107040 $abc$60912$n6770
.sym 107041 picorv32.mem_rdata_latched_noshuffle[20]
.sym 107042 $abc$60912$n6752
.sym 107043 $abc$60912$n7620
.sym 107044 $abc$60912$n4752
.sym 107045 $abc$60912$n6762
.sym 107046 $abc$60912$n6726
.sym 107048 picorv32.cpu_state[4]
.sym 107050 $abc$60912$n5902
.sym 107051 $abc$60912$n6771
.sym 107052 $abc$60912$n6726
.sym 107053 $abc$60912$n6770
.sym 107056 $abc$60912$n5902
.sym 107057 $abc$60912$n6726
.sym 107058 $abc$60912$n6762
.sym 107059 $abc$60912$n6761
.sym 107062 $abc$60912$n4752
.sym 107063 picorv32.decoded_rs2[0]
.sym 107065 picorv32.mem_rdata_latched_noshuffle[20]
.sym 107068 $abc$60912$n5902
.sym 107069 $abc$60912$n6759
.sym 107070 $abc$60912$n6758
.sym 107071 $abc$60912$n6726
.sym 107076 picorv32.cpuregs_wrdata[19]
.sym 107080 $abc$60912$n7619
.sym 107081 picorv32.reg_op1[27]
.sym 107082 $abc$60912$n7620
.sym 107083 picorv32.cpu_state[4]
.sym 107087 picorv32.cpuregs_wrdata[20]
.sym 107092 $abc$60912$n6753
.sym 107093 $abc$60912$n6752
.sym 107094 $abc$60912$n5902
.sym 107095 $abc$60912$n6726
.sym 107097 sys_clk_$glb_clk
.sym 107099 $abc$60912$n4890_1
.sym 107100 $abc$60912$n912
.sym 107101 $abc$60912$n7008_1
.sym 107102 $abc$60912$n4856
.sym 107103 $abc$60912$n4878
.sym 107104 $abc$60912$n4867
.sym 107105 $abc$60912$n6774
.sym 107106 $abc$60912$n5849
.sym 107107 $abc$60912$n7141
.sym 107109 $abc$60912$n5869_1
.sym 107110 picorv32.decoded_imm[20]
.sym 107112 picorv32.cpuregs_wrdata[20]
.sym 107113 picorv32.reg_out[27]
.sym 107114 $abc$60912$n5902
.sym 107115 $abc$60912$n6653_1
.sym 107116 $abc$60912$n6917_1
.sym 107117 picorv32.reg_op1[27]
.sym 107118 $abc$60912$n6652_1
.sym 107120 $abc$60912$n7152
.sym 107121 $abc$60912$n6653_1
.sym 107122 picorv32.cpuregs_wrdata[1]
.sym 107123 $abc$60912$n5370
.sym 107124 $abc$60912$n5371
.sym 107125 $abc$60912$n7290
.sym 107126 picorv32.irq_state[0]
.sym 107127 picorv32.decoded_rs2[3]
.sym 107128 $abc$60912$n6774
.sym 107129 picorv32.is_lui_auipc_jal
.sym 107130 $abc$60912$n5902
.sym 107131 $abc$60912$n9792
.sym 107132 $abc$60912$n6929_1
.sym 107133 picorv32.reg_pc[9]
.sym 107134 $abc$60912$n5902
.sym 107143 picorv32.cpuregs_wrdata[28]
.sym 107144 picorv32.alu_out_q[14]
.sym 107146 $abc$60912$n6726
.sym 107147 $abc$60912$n6725
.sym 107149 picorv32.cpuregs_wrdata[16]
.sym 107152 picorv32.cpuregs_wrdata[29]
.sym 107156 picorv32.cpuregs_wrdata[22]
.sym 107158 $abc$60912$n5902
.sym 107161 picorv32.latched_stalu
.sym 107163 picorv32.cpuregs_wrdata[17]
.sym 107164 $abc$60912$n6724
.sym 107166 picorv32.reg_out[14]
.sym 107167 $abc$60912$n5775
.sym 107171 picorv32.reg_next_pc[14]
.sym 107174 picorv32.cpuregs_wrdata[17]
.sym 107179 picorv32.cpuregs_wrdata[28]
.sym 107185 picorv32.cpuregs_wrdata[22]
.sym 107191 $abc$60912$n6725
.sym 107192 $abc$60912$n5902
.sym 107193 $abc$60912$n6724
.sym 107194 $abc$60912$n6726
.sym 107197 $abc$60912$n5775
.sym 107199 picorv32.reg_next_pc[14]
.sym 107200 picorv32.reg_out[14]
.sym 107203 picorv32.reg_out[14]
.sym 107205 picorv32.latched_stalu
.sym 107206 picorv32.alu_out_q[14]
.sym 107209 picorv32.cpuregs_wrdata[16]
.sym 107217 picorv32.cpuregs_wrdata[29]
.sym 107220 sys_clk_$glb_clk
.sym 107222 $abc$60912$n7177
.sym 107223 $abc$60912$n7153
.sym 107224 $abc$60912$n6178_1
.sym 107225 $abc$60912$n7127
.sym 107226 picorv32.mem_rdata_latched_noshuffle[22]
.sym 107227 $abc$60912$n6935_1
.sym 107228 picorv32.cpuregs_wrdata[30]
.sym 107229 picorv32.mem_rdata_latched_noshuffle[21]
.sym 107232 picorv32.reg_out[28]
.sym 107233 $abc$60912$n7210
.sym 107234 $abc$60912$n6768
.sym 107235 picorv32.cpuregs_wrdata[16]
.sym 107236 $abc$60912$n5829
.sym 107237 $abc$60912$n8220
.sym 107238 picorv32.irq_state[1]
.sym 107239 picorv32.cpuregs_rs1[2]
.sym 107240 $abc$60912$n7137
.sym 107241 picorv32.alu_out_q[26]
.sym 107242 picorv32.instr_jal
.sym 107243 picorv32.cpuregs_wrdata[6]
.sym 107244 $abc$60912$n4708
.sym 107245 picorv32.cpuregs_wrdata[19]
.sym 107246 $abc$60912$n4754
.sym 107247 picorv32.latched_stalu
.sym 107248 picorv32.cpuregs_rs1[12]
.sym 107249 picorv32.mem_rdata_latched_noshuffle[28]
.sym 107250 picorv32.reg_out[24]
.sym 107251 picorv32.decoded_imm[0]
.sym 107252 picorv32.latched_stalu
.sym 107253 picorv32.cpuregs_wrdata[15]
.sym 107254 $abc$60912$n6774
.sym 107255 $abc$60912$n5937_1
.sym 107256 $abc$60912$n7565
.sym 107257 picorv32.cpu_state[3]
.sym 107263 picorv32.cpuregs_wrdata[31]
.sym 107266 picorv32.cpuregs_rs1[5]
.sym 107268 $abc$60912$n6773
.sym 107269 $abc$60912$n6771
.sym 107270 picorv32.cpu_state[3]
.sym 107271 $abc$60912$n5937_1
.sym 107272 picorv32.is_lui_auipc_jal
.sym 107275 $abc$60912$n11459
.sym 107276 picorv32.reg_pc[3]
.sym 107277 picorv32.instr_lui
.sym 107280 $abc$60912$n6804
.sym 107282 picorv32.cpuregs_rs1[3]
.sym 107283 $abc$60912$n6750
.sym 107284 picorv32.reg_pc[5]
.sym 107285 $abc$60912$n7629
.sym 107287 $abc$60912$n6790
.sym 107288 $abc$60912$n6774
.sym 107290 picorv32.instr_lui
.sym 107292 $abc$60912$n7630
.sym 107293 picorv32.cpuregs_wrdata[30]
.sym 107294 $abc$60912$n6725
.sym 107299 picorv32.cpuregs_wrdata[30]
.sym 107302 picorv32.cpuregs_rs1[3]
.sym 107303 picorv32.is_lui_auipc_jal
.sym 107304 picorv32.instr_lui
.sym 107305 picorv32.reg_pc[3]
.sym 107308 $abc$60912$n6774
.sym 107309 $abc$60912$n6790
.sym 107310 $abc$60912$n6750
.sym 107311 $abc$60912$n5937_1
.sym 107314 picorv32.cpu_state[3]
.sym 107315 $abc$60912$n7629
.sym 107316 $abc$60912$n11459
.sym 107317 $abc$60912$n7630
.sym 107320 $abc$60912$n6771
.sym 107321 $abc$60912$n5937_1
.sym 107322 $abc$60912$n6774
.sym 107323 $abc$60912$n6804
.sym 107326 $abc$60912$n5937_1
.sym 107327 $abc$60912$n6774
.sym 107328 $abc$60912$n6773
.sym 107329 $abc$60912$n6725
.sym 107332 picorv32.is_lui_auipc_jal
.sym 107333 picorv32.reg_pc[5]
.sym 107334 picorv32.instr_lui
.sym 107335 picorv32.cpuregs_rs1[5]
.sym 107339 picorv32.cpuregs_wrdata[31]
.sym 107343 sys_clk_$glb_clk
.sym 107346 $abc$60912$n11432
.sym 107347 $abc$60912$n11433
.sym 107348 $abc$60912$n11434
.sym 107349 $abc$60912$n11435
.sym 107350 $abc$60912$n11436
.sym 107351 $abc$60912$n11437
.sym 107352 $abc$60912$n11438
.sym 107353 picorv32.reg_pc[7]
.sym 107355 $abc$60912$n6986_1
.sym 107356 picorv32.reg_pc[7]
.sym 107357 picorv32.reg_pc[1]
.sym 107358 picorv32.reg_pc[0]
.sym 107359 $abc$60912$n8725_1
.sym 107360 $abc$60912$n5752_1
.sym 107361 $abc$60912$n4631
.sym 107362 $abc$60912$n5212
.sym 107364 picorv32.reg_pc[3]
.sym 107365 picorv32.cpuregs_wrdata[28]
.sym 107366 $abc$60912$n6652_1
.sym 107367 $abc$60912$n4979
.sym 107368 picorv32.latched_stalu
.sym 107369 $abc$60912$n135
.sym 107370 $abc$60912$n5984
.sym 107371 picorv32.reg_pc[18]
.sym 107372 $abc$60912$n11436
.sym 107373 $abc$60912$n7209
.sym 107374 picorv32.reg_pc[24]
.sym 107375 $abc$60912$n5992_1
.sym 107376 picorv32.instr_lui
.sym 107377 picorv32.reg_pc[2]
.sym 107378 picorv32.reg_next_pc[24]
.sym 107379 picorv32.cpuregs_rs1[17]
.sym 107380 basesoc_uart_phy_rx_reg[5]
.sym 107389 picorv32.reg_out[28]
.sym 107391 picorv32.reg_next_pc[6]
.sym 107392 picorv32.latched_stalu
.sym 107393 $abc$60912$n6738
.sym 107394 $abc$60912$n5371
.sym 107395 picorv32.alu_out_q[28]
.sym 107397 $abc$60912$n4777
.sym 107398 $abc$60912$n6774
.sym 107399 $abc$60912$n7156
.sym 107400 picorv32.instr_lui
.sym 107401 picorv32.is_lui_auipc_jal
.sym 107404 picorv32.reg_out[6]
.sym 107406 $abc$60912$n6782
.sym 107407 $abc$60912$n7171
.sym 107408 picorv32.cpuregs_rs1[12]
.sym 107409 picorv32.reg_pc[12]
.sym 107410 picorv32.reg_out[24]
.sym 107411 $abc$60912$n5775
.sym 107412 picorv32.latched_stalu
.sym 107413 picorv32.alu_out_q[24]
.sym 107415 $abc$60912$n5937_1
.sym 107419 picorv32.is_lui_auipc_jal
.sym 107420 picorv32.reg_pc[12]
.sym 107421 picorv32.cpuregs_rs1[12]
.sym 107422 picorv32.instr_lui
.sym 107425 picorv32.reg_out[24]
.sym 107426 $abc$60912$n5775
.sym 107427 picorv32.latched_stalu
.sym 107428 picorv32.alu_out_q[24]
.sym 107433 $abc$60912$n7156
.sym 107437 picorv32.reg_out[24]
.sym 107438 picorv32.alu_out_q[24]
.sym 107439 $abc$60912$n5371
.sym 107440 picorv32.latched_stalu
.sym 107443 $abc$60912$n5775
.sym 107445 picorv32.reg_out[6]
.sym 107446 picorv32.reg_next_pc[6]
.sym 107449 picorv32.reg_out[28]
.sym 107451 picorv32.latched_stalu
.sym 107452 picorv32.alu_out_q[28]
.sym 107456 $abc$60912$n7171
.sym 107461 $abc$60912$n6738
.sym 107462 $abc$60912$n5937_1
.sym 107463 $abc$60912$n6774
.sym 107464 $abc$60912$n6782
.sym 107465 $abc$60912$n4777
.sym 107466 sys_clk_$glb_clk
.sym 107467 $abc$60912$n1169_$glb_sr
.sym 107468 $abc$60912$n11439
.sym 107469 $abc$60912$n11440
.sym 107470 $abc$60912$n11441
.sym 107471 $abc$60912$n11442
.sym 107472 $abc$60912$n11443
.sym 107473 $abc$60912$n11444
.sym 107474 $abc$60912$n11445
.sym 107475 $abc$60912$n11446
.sym 107476 picorv32.decoded_imm[7]
.sym 107477 $abc$60912$n9794
.sym 107478 picorv32.cpuregs_rs1[20]
.sym 107479 $abc$60912$n6966_1
.sym 107480 picorv32.decoded_imm[31]
.sym 107481 $abc$60912$n4979
.sym 107482 $abc$60912$n5885_1
.sym 107483 $abc$60912$n5797
.sym 107485 picorv32.decoded_imm[31]
.sym 107486 $abc$60912$n5797
.sym 107487 $abc$60912$n135
.sym 107488 picorv32.decoded_imm_uj[6]
.sym 107489 picorv32.mem_rdata_q[26]
.sym 107490 picorv32.decoded_imm_uj[16]
.sym 107491 picorv32.decoded_imm[3]
.sym 107492 picorv32.reg_pc[13]
.sym 107493 picorv32.reg_pc[29]
.sym 107494 picorv32.reg_pc[6]
.sym 107495 $abc$60912$n6988
.sym 107496 $abc$60912$n6166_1
.sym 107497 picorv32.reg_pc[29]
.sym 107498 picorv32.decoded_imm_uj[20]
.sym 107499 $abc$60912$n7127
.sym 107500 picorv32.reg_pc[8]
.sym 107501 $abc$60912$n11459
.sym 107502 $abc$60912$n4995
.sym 107503 picorv32.reg_pc[7]
.sym 107509 $abc$60912$n4995
.sym 107510 picorv32.reg_pc[13]
.sym 107511 $abc$60912$n4600
.sym 107512 picorv32.instr_jal
.sym 107514 picorv32.reg_pc[15]
.sym 107515 $abc$60912$n8220
.sym 107516 picorv32.decoded_imm_uj[20]
.sym 107517 picorv32.reg_next_pc[18]
.sym 107518 picorv32.irq_state[1]
.sym 107519 $abc$60912$n6962_1
.sym 107520 $abc$60912$n9810
.sym 107521 $abc$60912$n6965_1
.sym 107523 picorv32.cpuregs_rs1[13]
.sym 107524 $abc$60912$n6969_1
.sym 107526 $abc$60912$n6963_1
.sym 107527 picorv32.instr_lui
.sym 107529 $abc$60912$n135
.sym 107530 $abc$60912$n5371
.sym 107532 $abc$60912$n6966_1
.sym 107533 $abc$60912$n5837
.sym 107534 $abc$60912$n4977
.sym 107535 picorv32.cpuregs_rs1[15]
.sym 107536 $abc$60912$n4754
.sym 107537 $abc$60912$n6968_1
.sym 107538 picorv32.is_lui_auipc_jal
.sym 107539 picorv32.irq_state[0]
.sym 107542 $abc$60912$n4995
.sym 107543 picorv32.decoded_imm_uj[20]
.sym 107544 $abc$60912$n4977
.sym 107545 picorv32.instr_jal
.sym 107548 $abc$60912$n5371
.sym 107549 $abc$60912$n9810
.sym 107550 $abc$60912$n5837
.sym 107551 $abc$60912$n8220
.sym 107554 $abc$60912$n6969_1
.sym 107555 $abc$60912$n6968_1
.sym 107560 picorv32.cpuregs_rs1[15]
.sym 107561 picorv32.is_lui_auipc_jal
.sym 107562 picorv32.reg_pc[15]
.sym 107563 picorv32.instr_lui
.sym 107566 picorv32.irq_state[1]
.sym 107567 picorv32.reg_next_pc[18]
.sym 107568 $abc$60912$n4600
.sym 107569 picorv32.irq_state[0]
.sym 107572 $abc$60912$n6966_1
.sym 107574 $abc$60912$n6965_1
.sym 107579 $abc$60912$n6963_1
.sym 107581 $abc$60912$n6962_1
.sym 107584 picorv32.cpuregs_rs1[13]
.sym 107585 picorv32.instr_lui
.sym 107586 picorv32.reg_pc[13]
.sym 107587 picorv32.is_lui_auipc_jal
.sym 107588 $abc$60912$n4754
.sym 107589 sys_clk_$glb_clk
.sym 107590 $abc$60912$n135
.sym 107591 $abc$60912$n11447
.sym 107592 $abc$60912$n11448
.sym 107593 $abc$60912$n11449
.sym 107594 $abc$60912$n11450
.sym 107595 $abc$60912$n11451
.sym 107596 $abc$60912$n11452
.sym 107597 $abc$60912$n11453
.sym 107598 $abc$60912$n11454
.sym 107599 picorv32.reg_next_pc[18]
.sym 107601 picorv32.reg_pc[5]
.sym 107602 picorv32.reg_next_pc[14]
.sym 107603 picorv32.decoded_imm[8]
.sym 107604 $abc$60912$n4578
.sym 107605 picorv32.reg_next_pc[19]
.sym 107606 $abc$60912$n9810
.sym 107607 $abc$60912$n6962_1
.sym 107608 $abc$60912$n11446
.sym 107609 picorv32.latched_stalu
.sym 107610 picorv32.latched_stalu
.sym 107611 picorv32.decoded_rd[0]
.sym 107612 $abc$60912$n6969_1
.sym 107613 picorv32.cpuregs_wrdata[20]
.sym 107614 picorv32.decoded_imm[11]
.sym 107615 picorv32.reg_pc[0]
.sym 107616 $abc$60912$n6929_1
.sym 107617 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 107618 $abc$60912$n11452
.sym 107619 picorv32.reg_pc[9]
.sym 107620 $abc$60912$n5370
.sym 107622 $abc$60912$n5371
.sym 107623 $abc$60912$n8220
.sym 107624 $abc$60912$n11447
.sym 107625 $abc$60912$n7290
.sym 107626 picorv32.reg_pc[10]
.sym 107632 picorv32.cpuregs_rs1[24]
.sym 107633 $abc$60912$n5778_1
.sym 107634 picorv32.reg_next_pc[2]
.sym 107636 picorv32.instr_lui
.sym 107637 $abc$60912$n7162
.sym 107639 $abc$60912$n5752_1
.sym 107641 picorv32.reg_pc[19]
.sym 107642 picorv32.cpuregs_rs1[29]
.sym 107643 $abc$60912$n4777
.sym 107644 picorv32.reg_pc[24]
.sym 107646 $abc$60912$n6987_1
.sym 107647 picorv32.irq_state[0]
.sym 107648 $abc$60912$n7210
.sym 107649 picorv32.cpuregs_rs1[19]
.sym 107652 picorv32.reg_next_pc[24]
.sym 107653 picorv32.cpuregs_rs1[22]
.sym 107655 $abc$60912$n6988
.sym 107656 picorv32.is_lui_auipc_jal
.sym 107657 picorv32.reg_pc[29]
.sym 107659 $abc$60912$n5775
.sym 107663 picorv32.reg_pc[22]
.sym 107665 picorv32.instr_lui
.sym 107666 picorv32.cpuregs_rs1[22]
.sym 107667 picorv32.reg_pc[22]
.sym 107668 picorv32.is_lui_auipc_jal
.sym 107671 $abc$60912$n6988
.sym 107672 picorv32.reg_next_pc[24]
.sym 107673 $abc$60912$n6987_1
.sym 107674 picorv32.irq_state[0]
.sym 107677 picorv32.instr_lui
.sym 107678 picorv32.is_lui_auipc_jal
.sym 107679 picorv32.cpuregs_rs1[24]
.sym 107680 picorv32.reg_pc[24]
.sym 107683 picorv32.is_lui_auipc_jal
.sym 107684 picorv32.reg_pc[29]
.sym 107685 picorv32.cpuregs_rs1[29]
.sym 107686 picorv32.instr_lui
.sym 107690 $abc$60912$n7162
.sym 107695 $abc$60912$n5752_1
.sym 107696 picorv32.reg_next_pc[2]
.sym 107697 $abc$60912$n5778_1
.sym 107698 $abc$60912$n5775
.sym 107703 $abc$60912$n7210
.sym 107707 picorv32.is_lui_auipc_jal
.sym 107708 picorv32.reg_pc[19]
.sym 107709 picorv32.cpuregs_rs1[19]
.sym 107710 picorv32.instr_lui
.sym 107711 $abc$60912$n4777
.sym 107712 sys_clk_$glb_clk
.sym 107713 $abc$60912$n1169_$glb_sr
.sym 107714 $abc$60912$n11455
.sym 107715 $abc$60912$n11456
.sym 107716 $abc$60912$n11457
.sym 107717 $abc$60912$n11458
.sym 107718 $abc$60912$n11459
.sym 107719 $abc$60912$n11460
.sym 107720 $abc$60912$n11461
.sym 107721 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 107723 $abc$60912$n9826
.sym 107724 $abc$60912$n9826
.sym 107725 $abc$60912$n7016_1
.sym 107726 $abc$60912$n7196_1
.sym 107727 $abc$60912$n5754_1
.sym 107728 picorv32.reg_next_pc[2]
.sym 107729 $abc$60912$n5371
.sym 107730 picorv32.decoded_imm[23]
.sym 107731 $abc$60912$n4847
.sym 107732 $abc$60912$n4931
.sym 107733 $abc$60912$n9820
.sym 107734 $abc$60912$n7132_1
.sym 107736 picorv32.reg_pc[2]
.sym 107737 picorv32.reg_pc[19]
.sym 107738 picorv32.cpu_state[3]
.sym 107739 picorv32.reg_pc[16]
.sym 107740 picorv32.cpuregs_wrdata[15]
.sym 107741 $abc$60912$n7565
.sym 107742 picorv32.reg_op1[15]
.sym 107743 $abc$60912$n5894_1
.sym 107744 picorv32.reg_pc[26]
.sym 107745 picorv32.latched_stalu
.sym 107746 picorv32.reg_next_pc[18]
.sym 107747 picorv32.instr_lui
.sym 107748 $abc$60912$n6150_1
.sym 107749 picorv32.reg_pc[22]
.sym 107755 picorv32.reg_next_pc[5]
.sym 107756 picorv32.reg_next_pc[5]
.sym 107758 $abc$60912$n5752_1
.sym 107759 $abc$60912$n6959_1
.sym 107760 $abc$60912$n5775
.sym 107761 picorv32.latched_stalu
.sym 107762 picorv32.reg_pc[26]
.sym 107764 picorv32.reg_next_pc[13]
.sym 107765 $abc$60912$n6818_1
.sym 107766 $abc$60912$n5793
.sym 107767 picorv32.cpuregs_rs1[26]
.sym 107768 picorv32.is_lui_auipc_jal
.sym 107769 picorv32.irq_state[0]
.sym 107771 picorv32.instr_lui
.sym 107773 $abc$60912$n5833
.sym 107776 $abc$60912$n6960_1
.sym 107777 picorv32.reg_out[5]
.sym 107778 picorv32.alu_out_q[13]
.sym 107780 picorv32.reg_out[13]
.sym 107781 $abc$60912$n6816_1
.sym 107782 $abc$60912$n5371
.sym 107785 $abc$60912$n5371
.sym 107786 $abc$60912$n6813_1
.sym 107788 picorv32.is_lui_auipc_jal
.sym 107789 picorv32.cpuregs_rs1[26]
.sym 107790 picorv32.instr_lui
.sym 107791 picorv32.reg_pc[26]
.sym 107795 picorv32.reg_next_pc[5]
.sym 107796 $abc$60912$n5775
.sym 107797 picorv32.reg_out[5]
.sym 107800 picorv32.reg_next_pc[13]
.sym 107801 $abc$60912$n5775
.sym 107802 picorv32.reg_out[13]
.sym 107807 picorv32.reg_out[13]
.sym 107808 picorv32.alu_out_q[13]
.sym 107809 picorv32.latched_stalu
.sym 107812 picorv32.reg_next_pc[5]
.sym 107813 $abc$60912$n5752_1
.sym 107814 $abc$60912$n5793
.sym 107815 $abc$60912$n5775
.sym 107818 $abc$60912$n5371
.sym 107819 $abc$60912$n6959_1
.sym 107820 $abc$60912$n6960_1
.sym 107821 $abc$60912$n5833
.sym 107824 $abc$60912$n5371
.sym 107825 picorv32.reg_next_pc[5]
.sym 107826 $abc$60912$n5793
.sym 107827 picorv32.irq_state[0]
.sym 107830 $abc$60912$n6818_1
.sym 107831 $abc$60912$n6813_1
.sym 107832 $abc$60912$n6816_1
.sym 107835 sys_clk_$glb_clk
.sym 107837 picorv32.reg_out[21]
.sym 107838 $abc$60912$n6980_1
.sym 107839 picorv32.cpuregs_wrdata[22]
.sym 107840 $abc$60912$n7007_1
.sym 107841 picorv32.cpuregs_wrdata[29]
.sym 107842 $abc$60912$n7553
.sym 107843 picorv32.cpuregs_wrdata[27]
.sym 107844 $abc$60912$n7246
.sym 107845 picorv32.reg_next_pc[5]
.sym 107846 picorv32.reg_next_pc[13]
.sym 107848 $abc$60912$n6653_1
.sym 107849 picorv32.decoded_imm[26]
.sym 107850 $abc$60912$n5885_1
.sym 107851 $abc$60912$n6818_1
.sym 107852 picorv32.reg_pc[12]
.sym 107853 $abc$60912$n5775
.sym 107854 $abc$60912$n5793
.sym 107855 spiflash_bus_dat_w[18]
.sym 107857 $abc$60912$n5825_1
.sym 107858 picorv32.decoded_imm[27]
.sym 107859 $abc$60912$n7171
.sym 107860 picorv32.decoded_imm[25]
.sym 107861 picorv32.latched_stalu
.sym 107862 picorv32.reg_pc[27]
.sym 107863 $abc$60912$n7003
.sym 107864 picorv32.reg_next_pc[27]
.sym 107865 picorv32.reg_next_pc[24]
.sym 107866 picorv32.reg_pc[24]
.sym 107867 $abc$60912$n6969_1
.sym 107868 picorv32.reg_next_pc[30]
.sym 107869 picorv32.reg_next_pc[22]
.sym 107870 $abc$60912$n9822
.sym 107871 $abc$60912$n7005_1
.sym 107872 basesoc_uart_phy_rx_reg[5]
.sym 107878 $abc$60912$n5857_1
.sym 107879 picorv32.irq_state[1]
.sym 107880 $abc$60912$n9812
.sym 107882 picorv32.irq_state[0]
.sym 107883 picorv32.reg_next_pc[21]
.sym 107884 $abc$60912$n7290
.sym 107885 $abc$60912$n7498
.sym 107886 $abc$60912$n5371
.sym 107887 $abc$60912$n4903
.sym 107889 $abc$60912$n9814
.sym 107890 $abc$60912$n5370
.sym 107891 $abc$60912$n7521_1
.sym 107892 picorv32.latched_stalu
.sym 107893 $abc$60912$n5841
.sym 107894 picorv32.reg_out[21]
.sym 107895 $abc$60912$n8220
.sym 107900 $abc$60912$n7564
.sym 107901 $abc$60912$n7565
.sym 107902 $abc$60912$n7496_1
.sym 107903 $abc$60912$n5845
.sym 107904 picorv32.alu_out_q[21]
.sym 107905 $abc$60912$n4593
.sym 107906 $abc$60912$n7520
.sym 107907 $abc$60912$n9820
.sym 107911 picorv32.reg_out[21]
.sym 107912 picorv32.latched_stalu
.sym 107914 picorv32.alu_out_q[21]
.sym 107917 $abc$60912$n7520
.sym 107918 $abc$60912$n7290
.sym 107919 $abc$60912$n7496_1
.sym 107920 $abc$60912$n7521_1
.sym 107925 $abc$60912$n7564
.sym 107926 $abc$60912$n7565
.sym 107929 $abc$60912$n5370
.sym 107930 picorv32.irq_state[0]
.sym 107931 picorv32.reg_next_pc[21]
.sym 107932 $abc$60912$n9820
.sym 107935 $abc$60912$n4593
.sym 107936 picorv32.irq_state[1]
.sym 107937 $abc$60912$n5857_1
.sym 107938 $abc$60912$n5371
.sym 107941 $abc$60912$n5371
.sym 107942 $abc$60912$n9812
.sym 107943 $abc$60912$n8220
.sym 107944 $abc$60912$n5841
.sym 107947 $abc$60912$n7290
.sym 107948 $abc$60912$n7498
.sym 107949 $abc$60912$n4903
.sym 107950 $abc$60912$n7496_1
.sym 107953 $abc$60912$n5371
.sym 107954 $abc$60912$n5845
.sym 107955 $abc$60912$n8220
.sym 107956 $abc$60912$n9814
.sym 107958 sys_clk_$glb_clk
.sym 107960 picorv32.reg_pc[16]
.sym 107961 picorv32.reg_next_pc[7]
.sym 107962 $abc$60912$n6996_1
.sym 107963 $abc$60912$n7004_1
.sym 107964 $abc$60912$n5889_1
.sym 107965 picorv32.reg_pc[22]
.sym 107966 $abc$60912$n6190_1
.sym 107967 $abc$60912$n7003
.sym 107968 $abc$60912$n7496_1
.sym 107971 $abc$60912$n4847
.sym 107972 $abc$60912$n7017_1
.sym 107973 spiflash_bus_dat_w[16]
.sym 107975 $abc$60912$n9814
.sym 107976 $abc$60912$n9812
.sym 107977 $abc$60912$n7246
.sym 107978 $abc$60912$n9828
.sym 107980 $abc$60912$n7017_1
.sym 107981 $abc$60912$n7498
.sym 107982 $abc$60912$n7162
.sym 107983 picorv32.cpuregs_wrdata[22]
.sym 107984 $abc$60912$n9836
.sym 107985 picorv32.reg_pc[29]
.sym 107986 $abc$60912$n4816
.sym 107987 $abc$60912$n9838
.sym 107988 $abc$60912$n4849
.sym 107989 $abc$60912$n4805
.sym 107990 picorv32.decoded_imm_uj[20]
.sym 107991 $abc$60912$n4593
.sym 107992 picorv32.decoded_imm[11]
.sym 107993 picorv32.reg_pc[29]
.sym 107994 $abc$60912$n6176_1
.sym 107995 picorv32.reg_pc[7]
.sym 108001 picorv32.reg_out[27]
.sym 108002 picorv32.reg_out[18]
.sym 108003 picorv32.reg_out[22]
.sym 108005 picorv32.latched_stalu
.sym 108007 picorv32.alu_out_q[18]
.sym 108011 $abc$60912$n5775
.sym 108012 $abc$60912$n5752_1
.sym 108013 picorv32.alu_out_q[22]
.sym 108014 $abc$60912$n5371
.sym 108015 picorv32.alu_out_q[27]
.sym 108018 picorv32.reg_next_pc[16]
.sym 108019 $abc$60912$n5775
.sym 108022 picorv32.latched_stalu
.sym 108023 picorv32.reg_next_pc[18]
.sym 108027 picorv32.reg_out[28]
.sym 108029 picorv32.reg_next_pc[22]
.sym 108030 picorv32.reg_next_pc[28]
.sym 108031 $abc$60912$n5837
.sym 108034 $abc$60912$n5371
.sym 108035 picorv32.latched_stalu
.sym 108036 picorv32.reg_out[27]
.sym 108037 picorv32.alu_out_q[27]
.sym 108040 picorv32.reg_out[18]
.sym 108041 picorv32.reg_next_pc[18]
.sym 108042 $abc$60912$n5775
.sym 108046 $abc$60912$n5752_1
.sym 108047 $abc$60912$n5837
.sym 108048 $abc$60912$n5775
.sym 108049 picorv32.reg_next_pc[16]
.sym 108053 picorv32.latched_stalu
.sym 108054 picorv32.reg_out[18]
.sym 108055 picorv32.alu_out_q[18]
.sym 108059 $abc$60912$n5775
.sym 108060 picorv32.reg_next_pc[28]
.sym 108061 picorv32.reg_out[28]
.sym 108064 picorv32.latched_stalu
.sym 108065 picorv32.reg_out[27]
.sym 108066 picorv32.alu_out_q[27]
.sym 108067 $abc$60912$n5775
.sym 108070 picorv32.latched_stalu
.sym 108072 picorv32.reg_out[22]
.sym 108073 picorv32.alu_out_q[22]
.sym 108076 picorv32.reg_next_pc[22]
.sym 108078 $abc$60912$n5775
.sym 108079 picorv32.reg_out[22]
.sym 108083 picorv32.reg_pc[27]
.sym 108084 $abc$60912$n5898
.sym 108085 picorv32.reg_pc[24]
.sym 108086 picorv32.reg_next_pc[30]
.sym 108087 $abc$60912$n7011_1
.sym 108088 $abc$60912$n7237
.sym 108089 picorv32.reg_next_pc[24]
.sym 108090 $abc$60912$n7222
.sym 108091 $abc$60912$n7186
.sym 108094 $abc$60912$n6750
.sym 108095 $PACKER_VCC_NET_$glb_clk
.sym 108096 $PACKER_VCC_NET_$glb_clk
.sym 108097 picorv32.reg_pc[26]
.sym 108098 $abc$60912$n6138
.sym 108100 picorv32.reg_pc[26]
.sym 108101 $abc$60912$n7204
.sym 108102 spiflash_bus_adr[8]
.sym 108104 $abc$60912$n2698
.sym 108105 picorv32.reg_out[27]
.sym 108107 $abc$60912$n7210
.sym 108108 $abc$60912$n7204
.sym 108109 picorv32.reg_next_pc[18]
.sym 108110 picorv32.reg_pc[9]
.sym 108111 $abc$60912$n5889_1
.sym 108112 $abc$60912$n7290
.sym 108113 $abc$60912$n6125
.sym 108114 $abc$60912$n5754_1
.sym 108115 $abc$60912$n5371
.sym 108116 picorv32.reg_next_pc[28]
.sym 108117 picorv32.mem_rdata_latched_noshuffle[31]
.sym 108118 $abc$60912$n7177
.sym 108125 picorv32.reg_next_pc[24]
.sym 108126 $abc$60912$n4536
.sym 108127 $abc$60912$n9104
.sym 108128 $abc$60912$n4848
.sym 108129 $abc$60912$n2699
.sym 108130 $abc$60912$n5111
.sym 108131 $abc$60912$n9099
.sym 108132 $abc$60912$n5752_1
.sym 108133 $abc$60912$n5752_1
.sym 108134 $abc$60912$n4854
.sym 108135 $abc$60912$n5845
.sym 108136 basesoc_uart_phy_tx_reg[0]
.sym 108137 $abc$60912$n2699
.sym 108138 $abc$60912$n6125
.sym 108141 $abc$60912$n9114
.sym 108142 $abc$60912$n9100
.sym 108143 $abc$60912$n5775
.sym 108144 $abc$60912$n6147
.sym 108145 $abc$60912$n4532
.sym 108146 $abc$60912$n5869_1
.sym 108148 $abc$60912$n4849
.sym 108151 slave_sel_r[0]
.sym 108154 $abc$60912$n6132
.sym 108155 picorv32.reg_next_pc[18]
.sym 108157 $abc$60912$n2699
.sym 108158 $abc$60912$n6132
.sym 108159 $abc$60912$n9100
.sym 108160 $abc$60912$n9104
.sym 108163 $abc$60912$n2699
.sym 108164 $abc$60912$n9100
.sym 108165 $abc$60912$n9114
.sym 108166 $abc$60912$n6147
.sym 108169 slave_sel_r[0]
.sym 108170 $abc$60912$n4854
.sym 108171 $abc$60912$n4848
.sym 108172 $abc$60912$n4849
.sym 108178 $abc$60912$n5752_1
.sym 108181 picorv32.reg_next_pc[18]
.sym 108182 $abc$60912$n5775
.sym 108183 $abc$60912$n5845
.sym 108184 $abc$60912$n5752_1
.sym 108187 picorv32.reg_next_pc[24]
.sym 108188 $abc$60912$n5752_1
.sym 108190 $abc$60912$n5869_1
.sym 108194 basesoc_uart_phy_tx_reg[0]
.sym 108195 $abc$60912$n5111
.sym 108196 $abc$60912$n4532
.sym 108199 $abc$60912$n9099
.sym 108200 $abc$60912$n9100
.sym 108201 $abc$60912$n6125
.sym 108202 $abc$60912$n2699
.sym 108203 $abc$60912$n4536
.sym 108204 sys_clk_$glb_clk
.sym 108205 sys_rst_$glb_sr
.sym 108206 picorv32.reg_pc[29]
.sym 108207 $abc$60912$n7243
.sym 108208 $abc$60912$n7249
.sym 108209 picorv32.reg_op1[15]
.sym 108210 picorv32.reg_pc[31]
.sym 108211 $abc$60912$n4532
.sym 108212 picorv32.reg_next_pc[29]
.sym 108213 picorv32.reg_next_pc[18]
.sym 108214 $abc$60912$n7210
.sym 108217 $abc$60912$n4826_1
.sym 108219 picorv32.reg_next_pc[24]
.sym 108220 $abc$60912$n7228
.sym 108221 $abc$60912$n5770
.sym 108222 $abc$60912$n7231
.sym 108223 $abc$60912$n7222
.sym 108224 basesoc_uart_phy_tx_reg[0]
.sym 108225 picorv32.reg_next_pc[31]
.sym 108226 $abc$60912$n7398
.sym 108227 $abc$60912$n5754_1
.sym 108229 $abc$60912$n7177
.sym 108230 picorv32.reg_op1[15]
.sym 108231 $abc$60912$n4847
.sym 108232 picorv32.reg_next_pc[30]
.sym 108233 $abc$60912$n5861_1
.sym 108236 $abc$60912$n5754_1
.sym 108237 picorv32.reg_next_pc[18]
.sym 108238 picorv32.latched_stalu
.sym 108239 basesoc_uart_phy_tx_bitcount[0]
.sym 108240 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 108248 $abc$60912$n4897
.sym 108253 $abc$60912$n6147
.sym 108256 $abc$60912$n9079
.sym 108257 $abc$60912$n4896_1
.sym 108258 $abc$60912$n6125
.sym 108260 $abc$60912$n4899_1
.sym 108262 $abc$60912$n6132
.sym 108263 basesoc_uart_phy_tx_bitcount[0]
.sym 108264 $abc$60912$n9065
.sym 108265 $abc$60912$n11068
.sym 108266 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 108267 basesoc_uart_phy_uart_clk_txen
.sym 108269 $abc$60912$n4898_1
.sym 108270 $abc$60912$n5108
.sym 108271 $abc$60912$n2701
.sym 108274 $abc$60912$n9069
.sym 108275 basesoc_uart_phy_tx_busy
.sym 108278 $abc$60912$n9064
.sym 108281 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 108286 $abc$60912$n9065
.sym 108287 $abc$60912$n6125
.sym 108288 $abc$60912$n2701
.sym 108289 $abc$60912$n9064
.sym 108292 basesoc_uart_phy_uart_clk_txen
.sym 108293 $abc$60912$n5108
.sym 108295 basesoc_uart_phy_tx_busy
.sym 108298 $abc$60912$n9065
.sym 108299 $abc$60912$n9079
.sym 108300 $abc$60912$n2701
.sym 108301 $abc$60912$n6147
.sym 108304 basesoc_uart_phy_uart_clk_txen
.sym 108305 basesoc_uart_phy_tx_busy
.sym 108306 basesoc_uart_phy_tx_bitcount[0]
.sym 108307 $abc$60912$n5108
.sym 108310 $abc$60912$n4897
.sym 108311 $abc$60912$n4898_1
.sym 108312 $abc$60912$n4896_1
.sym 108313 $abc$60912$n4899_1
.sym 108322 $abc$60912$n9065
.sym 108323 $abc$60912$n6132
.sym 108324 $abc$60912$n2701
.sym 108325 $abc$60912$n9069
.sym 108326 $abc$60912$n11068
.sym 108327 sys_clk_$glb_clk
.sym 108329 picorv32.reg_next_pc[7]
.sym 108330 $abc$60912$n5754_1
.sym 108331 picorv32.reg_pc[17]
.sym 108332 $abc$60912$n7204
.sym 108333 $abc$60912$n11450
.sym 108334 picorv32.reg_op1[5]
.sym 108335 picorv32.decoded_imm_uj[29]
.sym 108336 $abc$60912$n5754_1
.sym 108341 picorv32.reg_pc[7]
.sym 108343 $abc$60912$n4896_1
.sym 108345 storage_1[12][3]
.sym 108346 spiflash_bus_dat_w[18]
.sym 108348 $abc$60912$n6818_1
.sym 108349 picorv32.reg_pc[12]
.sym 108350 picorv32.decoded_imm[30]
.sym 108351 $abc$60912$n4537
.sym 108352 $abc$60912$n7395
.sym 108354 $abc$60912$n4536
.sym 108355 $abc$60912$n6969_1
.sym 108356 picorv32.reg_next_pc[24]
.sym 108357 $abc$60912$n2701
.sym 108360 basesoc_uart_phy_rx_reg[5]
.sym 108361 basesoc_uart_phy_tx_busy
.sym 108362 $abc$60912$n5860
.sym 108363 picorv32.reg_next_pc[27]
.sym 108364 picorv32.latched_rd[3]
.sym 108372 $abc$60912$n2698
.sym 108376 spiflash_bus_adr[2]
.sym 108384 $abc$60912$n6147
.sym 108385 spiflash_bus_dat_w[16]
.sym 108389 $abc$60912$n4826_1
.sym 108392 $abc$60912$n7498
.sym 108393 picorv32.reg_pc[7]
.sym 108395 $abc$60912$n6146
.sym 108396 spiflash_bus_dat_w[23]
.sym 108398 $abc$60912$n6126
.sym 108410 spiflash_bus_adr[2]
.sym 108418 $abc$60912$n4826_1
.sym 108422 spiflash_bus_dat_w[16]
.sym 108427 $abc$60912$n7498
.sym 108433 $abc$60912$n6147
.sym 108434 $abc$60912$n2698
.sym 108435 $abc$60912$n6126
.sym 108436 $abc$60912$n6146
.sym 108440 spiflash_bus_dat_w[23]
.sym 108445 picorv32.reg_pc[7]
.sym 108450 sys_clk_$glb_clk
.sym 108452 $abc$60912$n7290
.sym 108453 $abc$60912$n5861_1
.sym 108455 $abc$60912$n4498_1
.sym 108456 $abc$60912$n4931
.sym 108458 $abc$60912$n4847
.sym 108459 picorv32.reg_out[15]
.sym 108465 picorv32.decoded_imm_uj[29]
.sym 108468 $abc$60912$n5797
.sym 108469 picorv32.irq_state[0]
.sym 108471 picorv32.reg_next_pc[7]
.sym 108473 picorv32.reg_pc[5]
.sym 108474 $abc$60912$n7498
.sym 108487 picorv32.reg_pc[7]
.sym 108497 $abc$60912$n6750
.sym 108499 picorv32.reg_next_pc[14]
.sym 108504 $abc$60912$n6125
.sym 108509 spiflash_bus_adr[0]
.sym 108515 $abc$60912$n6969_1
.sym 108521 $abc$60912$n6653_1
.sym 108522 $abc$60912$n5860
.sym 108528 $abc$60912$n6750
.sym 108533 $abc$60912$n6969_1
.sym 108547 $abc$60912$n5860
.sym 108550 picorv32.reg_next_pc[14]
.sym 108556 $abc$60912$n6653_1
.sym 108562 spiflash_bus_adr[0]
.sym 108569 $abc$60912$n6125
.sym 108577 picorv32.cpuregs_rs1[2]
.sym 108578 picorv32.reg_pc[21]
.sym 108581 spiflash_bus_adr[19]
.sym 108582 picorv32.reg_pc[31]
.sym 108587 picorv32.reg_out[15]
.sym 108591 picorv32.reg_op1[27]
.sym 108593 $abc$60912$n6750
.sym 108594 spiflash_bus_adr[8]
.sym 108596 picorv32.decoded_imm[27]
.sym 108597 picorv32.reg_next_pc[21]
.sym 108598 $PACKER_GND_NET
.sym 108600 $abc$60912$n7290
.sym 108604 spiflash_bus_adr[19]
.sym 108605 $abc$60912$n6966_1
.sym 108609 por_rst
.sym 108623 $abc$60912$n6966_1
.sym 108628 rst1
.sym 108636 $PACKER_GND_NET
.sym 108640 $abc$60912$n7016_1
.sym 108641 $abc$60912$n9826
.sym 108642 $abc$60912$n6986_1
.sym 108645 picorv32.cpuregs_rs1[20]
.sym 108647 picorv32.reg_pc[5]
.sym 108651 picorv32.cpuregs_rs1[20]
.sym 108655 rst1
.sym 108664 $abc$60912$n6966_1
.sym 108670 picorv32.reg_pc[5]
.sym 108675 $PACKER_GND_NET
.sym 108680 $abc$60912$n9826
.sym 108686 $abc$60912$n7016_1
.sym 108693 $abc$60912$n6986_1
.sym 108696 sys_clk_$glb_clk
.sym 108697 $PACKER_GND_NET
.sym 108711 picorv32.reg_pc[31]
.sym 108713 $abc$60912$n5857_1
.sym 108717 picorv32.cpuregs_rs1[2]
.sym 108798 $abc$60912$n7286
.sym 108799 picorv32.count_cycle[0]
.sym 108810 $abc$60912$n1169
.sym 108811 picorv32.cpuregs_rs1[21]
.sym 108812 $abc$60912$n765
.sym 108813 $abc$60912$n7431
.sym 108814 picorv32.cpuregs_rs1[2]
.sym 108816 picorv32.irq_mask[5]
.sym 108819 $abc$60912$n11439
.sym 108820 $abc$60912$n7443
.sym 108821 $abc$60912$n7555
.sym 108822 $abc$60912$n4603
.sym 108829 $abc$60912$n11438
.sym 108830 picorv32.instr_maskirq
.sym 108862 $abc$60912$n765
.sym 108864 picorv32.cpuregs_rs1[12]
.sym 108905 picorv32.cpuregs_rs1[12]
.sym 108909 $abc$60912$n765
.sym 108927 $abc$60912$n7375
.sym 108928 $abc$60912$n7315
.sym 108929 $abc$60912$n7374
.sym 108930 $abc$60912$n7316
.sym 108935 $PACKER_VCC_NET_$glb_clk
.sym 108937 $abc$60912$n7413
.sym 108938 $abc$60912$n6073_1
.sym 108944 $abc$60912$n6653_1
.sym 108945 picorv32.count_instr[4]
.sym 108947 picorv32.count_instr[5]
.sym 108948 $abc$60912$n7401_1
.sym 108949 spiflash_cs_n
.sym 108956 picorv32.instr_rdinstr
.sym 108961 picorv32.count_cycle[11]
.sym 108966 picorv32.instr_rdcycle
.sym 108967 $abc$60912$n7405_1
.sym 108981 $abc$60912$n4696
.sym 108982 $abc$60912$n7344_1
.sym 108985 picorv32.cpuregs_rs1[12]
.sym 108987 $abc$60912$n7599
.sym 108988 picorv32.instr_rdcycleh
.sym 109005 picorv32.count_instr[10]
.sym 109006 $abc$60912$n7391_1
.sym 109007 $abc$60912$n7345
.sym 109009 picorv32.count_instr[7]
.sym 109011 picorv32.instr_rdinstr
.sym 109012 picorv32.instr_rdcycle
.sym 109014 picorv32.count_instr[11]
.sym 109015 picorv32.instr_rdcycle
.sym 109017 picorv32.count_cycle[11]
.sym 109020 picorv32.count_cycle[10]
.sym 109023 picorv32.count_cycle[4]
.sym 109026 picorv32.count_cycle[39]
.sym 109027 picorv32.count_instr[4]
.sym 109029 picorv32.count_cycle[7]
.sym 109030 picorv32.instr_rdcycleh
.sym 109032 picorv32.count_cycle[36]
.sym 109037 picorv32.count_cycle[7]
.sym 109038 picorv32.instr_rdcycle
.sym 109039 $abc$60912$n7391_1
.sym 109042 picorv32.instr_rdinstr
.sym 109043 picorv32.count_instr[11]
.sym 109044 picorv32.count_cycle[11]
.sym 109045 picorv32.instr_rdcycle
.sym 109054 picorv32.count_cycle[39]
.sym 109055 picorv32.count_instr[7]
.sym 109056 picorv32.instr_rdinstr
.sym 109057 picorv32.instr_rdcycleh
.sym 109060 picorv32.count_cycle[36]
.sym 109061 picorv32.count_instr[4]
.sym 109062 picorv32.instr_rdcycleh
.sym 109063 picorv32.instr_rdinstr
.sym 109067 $abc$60912$n7345
.sym 109068 picorv32.instr_rdcycle
.sym 109069 picorv32.count_cycle[4]
.sym 109072 picorv32.count_instr[10]
.sym 109073 picorv32.count_cycle[10]
.sym 109074 picorv32.instr_rdcycle
.sym 109075 picorv32.instr_rdinstr
.sym 109085 $abc$60912$n7405_1
.sym 109086 $abc$60912$n4578
.sym 109088 picorv32.reg_next_pc[8]
.sym 109090 $abc$60912$n7599
.sym 109092 $abc$60912$n7406_1
.sym 109095 $abc$60912$n6930
.sym 109096 $abc$60912$n11449
.sym 109097 picorv32.count_instr[6]
.sym 109098 picorv32.count_instr[2]
.sym 109099 $abc$60912$n4603
.sym 109100 picorv32.instr_rdcycle
.sym 109102 picorv32.count_instr[11]
.sym 109103 picorv32.instr_rdcycle
.sym 109104 picorv32.count_instr[12]
.sym 109105 $abc$60912$n4590
.sym 109107 picorv32.instr_rdinstr
.sym 109109 picorv32.count_cycle[4]
.sym 109111 picorv32.cpuregs_rs1[1]
.sym 109113 picorv32.count_instr[36]
.sym 109114 $abc$60912$n7587_1
.sym 109115 $abc$60912$n7658
.sym 109116 $abc$60912$n7286
.sym 109117 picorv32.count_cycle[2]
.sym 109118 picorv32.count_cycle[36]
.sym 109120 $abc$60912$n7287
.sym 109136 picorv32.cpuregs_rs1[1]
.sym 109146 $abc$60912$n6930
.sym 109150 picorv32.irq_mask[5]
.sym 109178 $abc$60912$n6930
.sym 109189 picorv32.cpuregs_rs1[1]
.sym 109201 picorv32.irq_mask[5]
.sym 109208 $abc$60912$n7645
.sym 109209 $abc$60912$n7658
.sym 109211 $abc$60912$n6726
.sym 109212 $abc$60912$n7634
.sym 109213 $abc$60912$n7644
.sym 109214 $abc$60912$n7635
.sym 109215 $abc$60912$n7389_1
.sym 109218 $abc$60912$n6998_1
.sym 109219 $abc$60912$n6988
.sym 109221 picorv32.count_cycle[22]
.sym 109223 picorv32.timer[21]
.sym 109224 $abc$60912$n7292
.sym 109226 picorv32.instr_rdcycle
.sym 109227 picorv32.count_instr[20]
.sym 109231 picorv32.count_instr[8]
.sym 109232 $abc$60912$n6930
.sym 109233 picorv32.instr_timer
.sym 109234 $abc$60912$n11057
.sym 109237 $abc$60912$n7315
.sym 109238 picorv32.irq_mask[4]
.sym 109239 picorv32.instr_maskirq
.sym 109240 picorv32.instr_rdcycle
.sym 109242 picorv32.instr_rdinstr
.sym 109243 picorv32.timer[17]
.sym 109250 $abc$60912$n7603
.sym 109251 picorv32.instr_rdcycle
.sym 109252 picorv32.count_instr[24]
.sym 109256 picorv32.count_instr[25]
.sym 109260 $abc$60912$n7344_1
.sym 109261 $abc$60912$n7287
.sym 109262 $abc$60912$n4555
.sym 109263 picorv32.instr_rdcycleh
.sym 109265 picorv32.cpuregs_rs1[4]
.sym 109267 $abc$60912$n4817
.sym 109270 picorv32.count_cycle[24]
.sym 109271 $abc$60912$n7592
.sym 109272 $abc$60912$n4554
.sym 109273 picorv32.count_instr[36]
.sym 109274 picorv32.count_cycle[56]
.sym 109275 $abc$60912$n7343_1
.sym 109276 picorv32.count_cycle[57]
.sym 109278 picorv32.instr_rdinstr
.sym 109280 picorv32.count_cycle[25]
.sym 109282 $abc$60912$n7592
.sym 109284 picorv32.instr_rdcycle
.sym 109285 picorv32.count_cycle[24]
.sym 109288 picorv32.count_instr[25]
.sym 109289 picorv32.instr_rdinstr
.sym 109290 picorv32.instr_rdcycleh
.sym 109291 picorv32.count_cycle[57]
.sym 109295 $abc$60912$n7287
.sym 109296 $abc$60912$n7344_1
.sym 109297 picorv32.count_instr[36]
.sym 109306 $abc$60912$n4555
.sym 109307 $abc$60912$n4554
.sym 109308 picorv32.cpuregs_rs1[4]
.sym 109309 $abc$60912$n7343_1
.sym 109312 $abc$60912$n7603
.sym 109313 picorv32.instr_rdcycle
.sym 109315 picorv32.count_cycle[25]
.sym 109318 picorv32.count_cycle[56]
.sym 109319 picorv32.instr_rdcycleh
.sym 109320 picorv32.instr_rdinstr
.sym 109321 picorv32.count_instr[24]
.sym 109327 picorv32.cpuregs_rs1[4]
.sym 109328 $abc$60912$n4817
.sym 109329 sys_clk_$glb_clk
.sym 109330 $abc$60912$n1169_$glb_sr
.sym 109331 $abc$60912$n7284
.sym 109332 $abc$60912$n7373
.sym 109333 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 109334 picorv32.irq_mask[0]
.sym 109335 $abc$60912$n7283
.sym 109336 $abc$60912$n7285
.sym 109337 picorv32.irq_mask[9]
.sym 109338 $abc$60912$n7314_1
.sym 109339 $abc$60912$n6726
.sym 109341 $abc$60912$n11458
.sym 109342 $abc$60912$n6726
.sym 109343 picorv32.instr_timer
.sym 109344 picorv32.count_instr[26]
.sym 109345 $abc$60912$n4813
.sym 109347 picorv32.instr_maskirq
.sym 109348 picorv32.count_cycle[31]
.sym 109349 picorv32.count_cycle[30]
.sym 109350 picorv32.count_instr[28]
.sym 109351 picorv32.instr_rdcycleh
.sym 109352 picorv32.count_instr[29]
.sym 109353 $abc$60912$n7390_1
.sym 109354 picorv32.irq_mask[25]
.sym 109355 $abc$60912$n7287
.sym 109357 $abc$60912$n4554
.sym 109358 $abc$60912$n7522
.sym 109359 picorv32.irq_mask[18]
.sym 109360 $abc$60912$n4606_1
.sym 109361 $abc$60912$n7644
.sym 109362 $abc$60912$n7602
.sym 109363 $abc$60912$n4525
.sym 109364 picorv32.count_cycle[32]
.sym 109365 picorv32.cpuregs_rs1[26]
.sym 109366 $abc$60912$n4817
.sym 109372 $abc$60912$n7287
.sym 109373 picorv32.cpuregs_rs1[6]
.sym 109375 picorv32.instr_maskirq
.sym 109376 spiflash_bus_dat_w[0]
.sym 109377 $abc$60912$n7414
.sym 109378 picorv32.cpuregs_rs1[9]
.sym 109379 picorv32.count_instr[41]
.sym 109380 $abc$60912$n4555
.sym 109382 $abc$60912$n7416
.sym 109383 $abc$60912$n4554
.sym 109384 $abc$60912$n7330_1
.sym 109385 picorv32.instr_rdcycleh
.sym 109386 $abc$60912$n7419
.sym 109387 picorv32.instr_rdinstrh
.sym 109390 $abc$60912$n7415_1
.sym 109392 picorv32.timer[6]
.sym 109393 picorv32.instr_timer
.sym 109394 picorv32.count_cycle[35]
.sym 109395 $abc$60912$n7376
.sym 109396 picorv32.cpuregs_rs1[2]
.sym 109397 $abc$60912$n7373
.sym 109399 $abc$60912$n7418_1
.sym 109401 picorv32.irq_mask[6]
.sym 109403 $abc$60912$n7314_1
.sym 109405 $abc$60912$n7418_1
.sym 109406 $abc$60912$n7419
.sym 109407 $abc$60912$n7415_1
.sym 109408 $abc$60912$n7414
.sym 109411 $abc$60912$n4555
.sym 109412 picorv32.instr_rdcycleh
.sym 109413 $abc$60912$n7330_1
.sym 109414 picorv32.count_cycle[35]
.sym 109417 $abc$60912$n7287
.sym 109418 $abc$60912$n7416
.sym 109419 picorv32.instr_rdinstrh
.sym 109420 picorv32.count_instr[41]
.sym 109424 spiflash_bus_dat_w[0]
.sym 109429 $abc$60912$n7314_1
.sym 109430 picorv32.cpuregs_rs1[2]
.sym 109431 $abc$60912$n4554
.sym 109436 picorv32.cpuregs_rs1[9]
.sym 109438 $abc$60912$n4554
.sym 109441 $abc$60912$n4554
.sym 109442 picorv32.cpuregs_rs1[6]
.sym 109443 $abc$60912$n7373
.sym 109444 $abc$60912$n7376
.sym 109447 picorv32.instr_maskirq
.sym 109448 picorv32.timer[6]
.sym 109449 picorv32.instr_timer
.sym 109450 picorv32.irq_mask[6]
.sym 109452 sys_clk_$glb_clk
.sym 109454 picorv32.irq_mask[18]
.sym 109455 $abc$60912$n7528
.sym 109456 $abc$60912$n7487_1
.sym 109457 $abc$60912$n7517
.sym 109458 $abc$60912$n7488
.sym 109459 $abc$60912$n7511
.sym 109460 picorv32.irq_mask[17]
.sym 109461 picorv32.irq_mask[15]
.sym 109464 $abc$60912$n11438
.sym 109465 $abc$60912$n7421_1
.sym 109466 $abc$60912$n5534
.sym 109467 picorv32.cpuregs_rs1[6]
.sym 109469 picorv32.timer[0]
.sym 109470 $abc$60912$n4709_1
.sym 109471 $abc$60912$n4555
.sym 109472 picorv32.count_instr[44]
.sym 109473 picorv32.instr_rdcycleh
.sym 109474 $abc$60912$n4553
.sym 109475 picorv32.instr_rdinstrh
.sym 109476 $abc$60912$n7287
.sym 109478 picorv32.cpuregs_rs1[23]
.sym 109479 picorv32.irq_mask[26]
.sym 109480 $abc$60912$n4817
.sym 109481 $abc$60912$n6180
.sym 109482 picorv32.cpuregs_rs1[12]
.sym 109483 $abc$60912$n7599
.sym 109484 picorv32.count_instr[61]
.sym 109485 picorv32.cpuregs_rs1[29]
.sym 109486 picorv32.irq_mask[11]
.sym 109487 $abc$60912$n4696
.sym 109488 $abc$60912$n7601
.sym 109489 picorv32.irq_mask[23]
.sym 109495 $abc$60912$n7442_1
.sym 109497 picorv32.instr_rdinstrh
.sym 109498 picorv32.count_instr[43]
.sym 109499 $abc$60912$n7524_1
.sym 109501 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 109502 $abc$60912$n4554
.sym 109503 $abc$60912$n7557_1
.sym 109506 $abc$60912$n11057
.sym 109509 picorv32.instr_rdcycleh
.sym 109511 picorv32.cpuregs_rs1[18]
.sym 109513 $abc$60912$n7443
.sym 109514 picorv32.count_cycle[43]
.sym 109515 $abc$60912$n7431
.sym 109516 picorv32.count_instr[42]
.sym 109517 $abc$60912$n4554
.sym 109519 $abc$60912$n7287
.sym 109521 picorv32.cpuregs_rs1[21]
.sym 109522 $abc$60912$n7602
.sym 109523 picorv32.count_instr[57]
.sym 109524 $abc$60912$n7430_1
.sym 109525 picorv32.count_cycle[42]
.sym 109528 $abc$60912$n7443
.sym 109529 picorv32.instr_rdcycleh
.sym 109531 picorv32.count_cycle[43]
.sym 109534 $abc$60912$n7287
.sym 109535 $abc$60912$n7602
.sym 109536 picorv32.count_instr[57]
.sym 109537 picorv32.instr_rdinstrh
.sym 109540 picorv32.instr_rdinstrh
.sym 109541 picorv32.count_instr[42]
.sym 109542 $abc$60912$n7430_1
.sym 109543 $abc$60912$n7287
.sym 109546 picorv32.cpuregs_rs1[21]
.sym 109548 $abc$60912$n7557_1
.sym 109549 $abc$60912$n4554
.sym 109552 $abc$60912$n7442_1
.sym 109553 $abc$60912$n7287
.sym 109554 picorv32.instr_rdinstrh
.sym 109555 picorv32.count_instr[43]
.sym 109558 picorv32.count_cycle[42]
.sym 109560 picorv32.instr_rdcycleh
.sym 109561 $abc$60912$n7431
.sym 109564 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 109570 $abc$60912$n4554
.sym 109571 picorv32.cpuregs_rs1[18]
.sym 109573 $abc$60912$n7524_1
.sym 109574 $abc$60912$n11057
.sym 109575 sys_clk_$glb_clk
.sym 109577 $abc$60912$n7632
.sym 109578 $abc$60912$n7522
.sym 109579 $abc$60912$n7642
.sym 109580 $abc$60912$n7641
.sym 109581 $abc$60912$n7643
.sym 109582 $abc$60912$n6810
.sym 109583 $abc$60912$n7561
.sym 109584 $abc$60912$n7633
.sym 109585 $abc$60912$n7557_1
.sym 109586 $abc$60912$n7573
.sym 109587 $abc$60912$n7573
.sym 109588 $abc$60912$n7587_1
.sym 109589 picorv32.instr_rdinstr
.sym 109590 $abc$60912$n7558
.sym 109591 picorv32.instr_rdinstrh
.sym 109593 picorv32.count_instr[41]
.sym 109594 picorv32.count_instr[43]
.sym 109595 $abc$60912$n7524_1
.sym 109596 $abc$60912$n4817
.sym 109597 picorv32.instr_maskirq
.sym 109599 picorv32.timer[18]
.sym 109600 $abc$60912$n7491
.sym 109601 picorv32.irq_mask[28]
.sym 109603 $abc$60912$n7658
.sym 109604 picorv32.cpuregs_rs1[11]
.sym 109605 $abc$60912$n7287
.sym 109606 $abc$60912$n7451_1
.sym 109607 picorv32.irq_mask[20]
.sym 109608 picorv32.cpuregs_rs1[1]
.sym 109609 picorv32.irq_mask[0]
.sym 109610 $abc$60912$n7587_1
.sym 109611 picorv32.irq_mask[15]
.sym 109618 picorv32.cpuregs_rs1[20]
.sym 109619 $abc$60912$n7600
.sym 109620 picorv32.irq_mask[25]
.sym 109622 $abc$60912$n7605
.sym 109623 $abc$60912$n4554
.sym 109625 $abc$60912$n7604
.sym 109626 picorv32.timer[25]
.sym 109627 picorv32.instr_timer
.sym 109628 picorv32.instr_maskirq
.sym 109629 $abc$60912$n7556
.sym 109631 picorv32.cpuregs_rs1[25]
.sym 109635 $abc$60912$n7561
.sym 109636 $abc$60912$n4817
.sym 109637 picorv32.cpuregs_rs1[26]
.sym 109638 picorv32.cpuregs_rs1[23]
.sym 109644 $abc$60912$n7560_1
.sym 109648 $abc$60912$n7601
.sym 109649 picorv32.cpu_state[2]
.sym 109651 $abc$60912$n7605
.sym 109652 $abc$60912$n7600
.sym 109653 picorv32.cpu_state[2]
.sym 109654 $abc$60912$n7604
.sym 109657 $abc$60912$n4554
.sym 109659 $abc$60912$n7601
.sym 109660 picorv32.cpuregs_rs1[25]
.sym 109665 picorv32.cpuregs_rs1[25]
.sym 109670 picorv32.cpuregs_rs1[23]
.sym 109675 picorv32.instr_timer
.sym 109676 picorv32.timer[25]
.sym 109677 picorv32.irq_mask[25]
.sym 109678 picorv32.instr_maskirq
.sym 109681 $abc$60912$n7561
.sym 109682 picorv32.cpu_state[2]
.sym 109683 $abc$60912$n7560_1
.sym 109684 $abc$60912$n7556
.sym 109688 picorv32.cpuregs_rs1[26]
.sym 109694 picorv32.cpuregs_rs1[20]
.sym 109697 $abc$60912$n4817
.sym 109698 sys_clk_$glb_clk
.sym 109699 $abc$60912$n1169_$glb_sr
.sym 109700 $abc$60912$n7534
.sym 109701 picorv32.irq_pending[17]
.sym 109702 picorv32.irq_pending[21]
.sym 109703 $abc$60912$n7533_1
.sym 109704 $abc$60912$n4587_1
.sym 109705 picorv32.irq_pending[4]
.sym 109706 $abc$60912$n7535
.sym 109707 $abc$60912$n4601
.sym 109709 picorv32.cpuregs_rs1[21]
.sym 109710 picorv32.cpuregs_rs1[21]
.sym 109711 $abc$60912$n1169
.sym 109712 $abc$60912$n7287
.sym 109713 picorv32.instr_timer
.sym 109715 $abc$60912$n7474
.sym 109716 $abc$60912$n4817
.sym 109717 picorv32.instr_rdcycleh
.sym 109718 picorv32.timer[21]
.sym 109719 $abc$60912$n4554
.sym 109721 $abc$60912$n7292
.sym 109722 picorv32.irq_mask[16]
.sym 109724 picorv32.irq_mask[21]
.sym 109725 picorv32.irq_pending[21]
.sym 109727 $abc$60912$n4633_1
.sym 109728 picorv32.cpu_state[1]
.sym 109729 picorv32.timer[19]
.sym 109730 picorv32.irq_mask[4]
.sym 109731 $abc$60912$n4595
.sym 109732 picorv32.instr_timer
.sym 109733 picorv32.instr_rdinstr
.sym 109735 $abc$60912$n6930
.sym 109743 picorv32.instr_maskirq
.sym 109744 picorv32.count_cycle[62]
.sym 109746 $abc$60912$n7657
.sym 109747 $abc$60912$n7589
.sym 109748 picorv32.instr_rdinstrh
.sym 109749 picorv32.cpuregs_rs1[11]
.sym 109751 picorv32.instr_rdcycleh
.sym 109752 $abc$60912$n4817
.sym 109754 $abc$60912$n7287
.sym 109757 $abc$60912$n4554
.sym 109758 picorv32.cpuregs_rs1[7]
.sym 109759 $abc$60912$n7594
.sym 109760 picorv32.cpuregs_rs1[2]
.sym 109762 $abc$60912$n7593_1
.sym 109763 $abc$60912$n7658
.sym 109764 picorv32.cpuregs_rs1[11]
.sym 109765 picorv32.cpu_state[2]
.sym 109766 picorv32.count_instr[62]
.sym 109768 picorv32.cpuregs_rs1[6]
.sym 109769 picorv32.irq_mask[11]
.sym 109774 picorv32.cpuregs_rs1[6]
.sym 109780 picorv32.cpuregs_rs1[7]
.sym 109786 picorv32.instr_maskirq
.sym 109787 picorv32.cpuregs_rs1[11]
.sym 109788 $abc$60912$n4554
.sym 109789 picorv32.irq_mask[11]
.sym 109792 picorv32.cpu_state[2]
.sym 109793 $abc$60912$n7589
.sym 109794 $abc$60912$n7593_1
.sym 109795 $abc$60912$n7594
.sym 109799 picorv32.cpuregs_rs1[11]
.sym 109804 picorv32.count_cycle[62]
.sym 109805 $abc$60912$n7658
.sym 109806 picorv32.instr_rdcycleh
.sym 109813 picorv32.cpuregs_rs1[2]
.sym 109816 $abc$60912$n7657
.sym 109817 $abc$60912$n7287
.sym 109818 picorv32.instr_rdinstrh
.sym 109819 picorv32.count_instr[62]
.sym 109820 $abc$60912$n4817
.sym 109821 sys_clk_$glb_clk
.sym 109822 $abc$60912$n1169_$glb_sr
.sym 109823 $abc$60912$n4593
.sym 109824 picorv32.irq_mask[19]
.sym 109825 $abc$60912$n7451_1
.sym 109826 $abc$60912$n4575_1
.sym 109827 picorv32.irq_mask[12]
.sym 109828 $abc$60912$n7510
.sym 109829 picorv32.irq_mask[21]
.sym 109830 picorv32.irq_mask[1]
.sym 109831 $abc$60912$n11433
.sym 109832 picorv32.cpuregs_rs1[10]
.sym 109833 picorv32.cpuregs_rs1[10]
.sym 109834 $abc$60912$n11433
.sym 109835 picorv32.cpuregs_rs1[10]
.sym 109836 $abc$60912$n5763_1
.sym 109838 picorv32.count_instr[57]
.sym 109839 picorv32.instr_maskirq
.sym 109840 picorv32.mem_rdata_q[13]
.sym 109841 picorv32.instr_timer
.sym 109842 $abc$60912$n7287
.sym 109843 $abc$60912$n4813
.sym 109844 $abc$60912$n7539_1
.sym 109845 picorv32.instr_maskirq
.sym 109846 picorv32.cpuregs_rs1[8]
.sym 109847 picorv32.irq_pending[21]
.sym 109848 $abc$60912$n5766_1
.sym 109849 $abc$60912$n4585
.sym 109850 $abc$60912$n10364
.sym 109851 $abc$60912$n7522
.sym 109852 $abc$60912$n4606_1
.sym 109853 $abc$60912$n4554
.sym 109854 $abc$60912$n4813
.sym 109855 $abc$60912$n4582
.sym 109856 picorv32.irq_mask[18]
.sym 109857 $abc$60912$n4601
.sym 109858 $abc$60912$n4813
.sym 109864 picorv32.irq_mask[6]
.sym 109866 picorv32.irq_pending[7]
.sym 109870 picorv32.irq_state[1]
.sym 109873 picorv32.irq_mask[7]
.sym 109875 picorv32.irq_pending[22]
.sym 109877 picorv32.irq_pending[4]
.sym 109882 $abc$60912$n4813
.sym 109885 picorv32.irq_pending[5]
.sym 109887 picorv32.irq_pending[6]
.sym 109890 picorv32.irq_mask[5]
.sym 109893 picorv32.irq_mask[22]
.sym 109897 picorv32.irq_pending[7]
.sym 109899 picorv32.irq_mask[7]
.sym 109904 picorv32.irq_mask[6]
.sym 109905 picorv32.irq_pending[6]
.sym 109909 picorv32.irq_pending[7]
.sym 109911 picorv32.irq_mask[7]
.sym 109915 picorv32.irq_mask[5]
.sym 109916 picorv32.irq_state[1]
.sym 109917 picorv32.irq_pending[5]
.sym 109921 picorv32.irq_mask[22]
.sym 109922 picorv32.irq_mask[5]
.sym 109923 picorv32.irq_pending[22]
.sym 109924 picorv32.irq_pending[5]
.sym 109927 picorv32.irq_mask[5]
.sym 109929 picorv32.irq_pending[5]
.sym 109933 picorv32.irq_pending[7]
.sym 109934 picorv32.irq_pending[5]
.sym 109935 picorv32.irq_pending[4]
.sym 109936 picorv32.irq_pending[6]
.sym 109939 picorv32.irq_pending[6]
.sym 109940 picorv32.irq_mask[6]
.sym 109943 $abc$60912$n4813
.sym 109944 sys_clk_$glb_clk
.sym 109945 $abc$60912$n1169_$glb_sr
.sym 109946 $abc$60912$n7640
.sym 109947 $abc$60912$n4633_1
.sym 109948 $abc$60912$n4589
.sym 109949 $abc$60912$n7532
.sym 109950 picorv32.irq_pending[18]
.sym 109951 $abc$60912$n5757_1
.sym 109952 $abc$60912$n5767_1
.sym 109953 $abc$60912$n4600
.sym 109954 $abc$60912$n4579
.sym 109955 $abc$60912$n8220
.sym 109956 $abc$60912$n8220
.sym 109957 picorv32.cpuregs_rs1[2]
.sym 109958 $abc$60912$n2702
.sym 109959 $abc$60912$n2699
.sym 109961 $abc$60912$n4719_1
.sym 109963 picorv32.irq_mask[1]
.sym 109964 picorv32.irq_pending[7]
.sym 109966 $abc$60912$n5534
.sym 109967 $abc$60912$n6653_1
.sym 109968 picorv32.cpu_state[2]
.sym 109969 $abc$60912$n7573
.sym 109970 picorv32.irq_mask[23]
.sym 109971 picorv32.irq_pending[2]
.sym 109972 $abc$60912$n4575_1
.sym 109973 picorv32.cpuregs_rs1[12]
.sym 109974 picorv32.irq_state[1]
.sym 109975 $abc$60912$n4696
.sym 109977 picorv32.cpuregs_rs1[29]
.sym 109978 picorv32.irq_mask[11]
.sym 109979 $abc$60912$n11461
.sym 109980 picorv32.cpu_state[4]
.sym 109981 picorv32.irq_mask[26]
.sym 109987 picorv32.irq_pending[30]
.sym 109989 picorv32.irq_pending[13]
.sym 109990 $abc$60912$n11461
.sym 109991 $abc$60912$n5764_1
.sym 109992 picorv32.irq_state[1]
.sym 109993 $abc$60912$n5762_1
.sym 109994 $abc$60912$n11444
.sym 109995 picorv32.irq_pending[21]
.sym 109999 picorv32.cpu_state[3]
.sym 110000 picorv32.irq_mask[30]
.sym 110001 $abc$60912$n5765_1
.sym 110002 picorv32.irq_mask[22]
.sym 110004 $abc$60912$n11438
.sym 110005 picorv32.cpu_state[1]
.sym 110008 $abc$60912$n7562
.sym 110010 $abc$60912$n5763_1
.sym 110012 picorv32.irq_pending[22]
.sym 110014 $abc$60912$n4813
.sym 110016 $abc$60912$n7555
.sym 110018 picorv32.irq_pending[7]
.sym 110020 picorv32.irq_pending[30]
.sym 110022 picorv32.irq_mask[30]
.sym 110027 picorv32.irq_mask[22]
.sym 110029 picorv32.irq_pending[22]
.sym 110032 picorv32.irq_pending[22]
.sym 110033 picorv32.irq_state[1]
.sym 110034 picorv32.irq_mask[22]
.sym 110038 $abc$60912$n5763_1
.sym 110039 $abc$60912$n5762_1
.sym 110040 $abc$60912$n5765_1
.sym 110041 $abc$60912$n5764_1
.sym 110044 picorv32.cpu_state[1]
.sym 110045 $abc$60912$n11438
.sym 110046 picorv32.irq_pending[7]
.sym 110047 picorv32.cpu_state[3]
.sym 110050 picorv32.cpu_state[3]
.sym 110051 picorv32.irq_pending[13]
.sym 110052 $abc$60912$n11444
.sym 110053 picorv32.cpu_state[1]
.sym 110056 picorv32.cpu_state[1]
.sym 110057 picorv32.cpu_state[3]
.sym 110058 picorv32.irq_pending[30]
.sym 110059 $abc$60912$n11461
.sym 110062 $abc$60912$n7562
.sym 110063 $abc$60912$n7555
.sym 110064 picorv32.irq_pending[21]
.sym 110065 picorv32.cpu_state[1]
.sym 110066 $abc$60912$n4813
.sym 110067 sys_clk_$glb_clk
.sym 110068 $abc$60912$n1169_$glb_sr
.sym 110069 $abc$60912$n5766_1
.sym 110070 $abc$60912$n4574
.sym 110071 $abc$60912$n4606_1
.sym 110072 $abc$60912$n4525
.sym 110073 $abc$60912$n4586
.sym 110074 picorv32.irq_pending[23]
.sym 110075 $abc$60912$n4597_1
.sym 110076 picorv32.irq_pending[9]
.sym 110077 picorv32.irq_pending[16]
.sym 110078 $abc$60912$n4599
.sym 110079 picorv32.decoded_rs2[1]
.sym 110080 $abc$60912$n4754
.sym 110081 picorv32.irq_pending[30]
.sym 110082 picorv32.irq_pending[28]
.sym 110083 $abc$60912$n7469_1
.sym 110085 $abc$60912$n7487_1
.sym 110086 picorv32.irq_pending[29]
.sym 110087 $abc$60912$n4590
.sym 110088 $abc$60912$n4716
.sym 110089 $abc$60912$n4570
.sym 110090 $abc$60912$n8220
.sym 110091 picorv32.instr_maskirq
.sym 110092 $abc$60912$n6193
.sym 110093 $abc$60912$n6948
.sym 110094 $abc$60912$n6981_1
.sym 110095 picorv32.irq_mask[20]
.sym 110096 $abc$60912$n7627
.sym 110097 picorv32.irq_pending[8]
.sym 110098 $abc$60912$n11454
.sym 110099 picorv32.decoder_trigger
.sym 110100 picorv32.is_sb_sh_sw
.sym 110101 picorv32.irq_mask[27]
.sym 110102 $abc$60912$n7587_1
.sym 110103 $abc$60912$n4525
.sym 110104 $abc$60912$n4764
.sym 110111 picorv32.irq_pending[22]
.sym 110114 picorv32.cpu_state[1]
.sym 110115 picorv32.irq_pending[8]
.sym 110117 picorv32.cpu_state[3]
.sym 110119 picorv32.irq_pending[27]
.sym 110121 picorv32.irq_mask[2]
.sym 110124 picorv32.irq_pending[10]
.sym 110125 picorv32.reg_op1[22]
.sym 110126 $abc$60912$n11439
.sym 110128 $abc$60912$n4813
.sym 110129 picorv32.irq_state[1]
.sym 110131 picorv32.irq_pending[2]
.sym 110134 picorv32.irq_pending[24]
.sym 110135 picorv32.irq_pending[11]
.sym 110136 picorv32.irq_mask[10]
.sym 110137 picorv32.irq_mask[24]
.sym 110138 picorv32.irq_mask[27]
.sym 110140 picorv32.cpu_state[4]
.sym 110141 picorv32.irq_pending[9]
.sym 110144 picorv32.irq_pending[24]
.sym 110145 picorv32.irq_mask[24]
.sym 110149 picorv32.irq_mask[10]
.sym 110151 picorv32.irq_pending[10]
.sym 110155 picorv32.irq_mask[24]
.sym 110156 picorv32.irq_mask[27]
.sym 110157 picorv32.irq_pending[27]
.sym 110158 picorv32.irq_pending[24]
.sym 110161 picorv32.cpu_state[3]
.sym 110162 $abc$60912$n11439
.sym 110163 picorv32.irq_pending[8]
.sym 110164 picorv32.cpu_state[1]
.sym 110168 picorv32.irq_state[1]
.sym 110169 picorv32.irq_mask[24]
.sym 110170 picorv32.irq_pending[24]
.sym 110174 picorv32.irq_mask[2]
.sym 110175 picorv32.irq_pending[2]
.sym 110179 picorv32.irq_pending[11]
.sym 110180 picorv32.irq_pending[10]
.sym 110181 picorv32.irq_pending[9]
.sym 110182 picorv32.irq_pending[8]
.sym 110185 picorv32.irq_pending[22]
.sym 110186 picorv32.cpu_state[1]
.sym 110187 picorv32.cpu_state[4]
.sym 110188 picorv32.reg_op1[22]
.sym 110189 $abc$60912$n4813
.sym 110190 sys_clk_$glb_clk
.sym 110191 $abc$60912$n1169_$glb_sr
.sym 110192 $abc$60912$n4584_1
.sym 110193 picorv32.irq_pending[11]
.sym 110194 $abc$60912$n7551_1
.sym 110195 $abc$60912$n4602
.sym 110196 $abc$60912$n4604
.sym 110197 picorv32.irq_pending[20]
.sym 110198 $abc$60912$n6948
.sym 110199 $abc$60912$n7521_1
.sym 110200 picorv32.irq_active
.sym 110201 $abc$60912$n7408_1
.sym 110202 $abc$60912$n4540
.sym 110203 $abc$60912$n11439
.sym 110204 picorv32.instr_lh
.sym 110205 $abc$60912$n4597_1
.sym 110206 $abc$60912$n4754
.sym 110209 picorv32.irq_mask[2]
.sym 110210 picorv32.instr_and
.sym 110211 $abc$60912$n11444
.sym 110212 $abc$60912$n7408_1
.sym 110213 picorv32.cpu_state[3]
.sym 110214 picorv32.instr_lh
.sym 110216 $abc$60912$n4752
.sym 110217 $abc$60912$n4605
.sym 110218 picorv32.latched_store
.sym 110219 $abc$60912$n4608
.sym 110220 $abc$60912$n5400_1
.sym 110221 $abc$60912$n4752
.sym 110222 picorv32.cpu_state[1]
.sym 110223 spiflash_bus_dat_w[2]
.sym 110224 $abc$60912$n4564
.sym 110225 $abc$60912$n7540
.sym 110226 $abc$60912$n4570
.sym 110227 picorv32.decoder_trigger
.sym 110235 $abc$60912$n7588
.sym 110238 picorv32.irq_state[1]
.sym 110240 picorv32.cpu_state[1]
.sym 110241 picorv32.irq_pending[24]
.sym 110242 picorv32.irq_mask[26]
.sym 110244 picorv32.cpu_state[3]
.sym 110246 picorv32.irq_pending[24]
.sym 110247 picorv32.irq_mask[25]
.sym 110250 $abc$60912$n11458
.sym 110251 $abc$60912$n4813
.sym 110253 $abc$60912$n7595
.sym 110254 picorv32.irq_pending[25]
.sym 110256 picorv32.irq_pending[26]
.sym 110258 picorv32.irq_pending[27]
.sym 110261 picorv32.irq_mask[27]
.sym 110267 picorv32.irq_mask[25]
.sym 110269 picorv32.irq_pending[25]
.sym 110272 picorv32.irq_mask[27]
.sym 110275 picorv32.irq_pending[27]
.sym 110278 $abc$60912$n7595
.sym 110279 picorv32.cpu_state[1]
.sym 110280 $abc$60912$n7588
.sym 110281 picorv32.irq_pending[24]
.sym 110284 picorv32.irq_mask[27]
.sym 110285 picorv32.irq_pending[27]
.sym 110286 picorv32.irq_state[1]
.sym 110290 picorv32.irq_pending[27]
.sym 110291 picorv32.irq_pending[25]
.sym 110292 picorv32.irq_pending[24]
.sym 110293 picorv32.irq_pending[26]
.sym 110296 picorv32.irq_pending[25]
.sym 110298 picorv32.irq_mask[25]
.sym 110303 picorv32.irq_pending[26]
.sym 110304 picorv32.irq_mask[26]
.sym 110308 picorv32.cpu_state[1]
.sym 110309 picorv32.irq_pending[27]
.sym 110310 $abc$60912$n11458
.sym 110311 picorv32.cpu_state[3]
.sym 110312 $abc$60912$n4813
.sym 110313 sys_clk_$glb_clk
.sym 110314 $abc$60912$n1169_$glb_sr
.sym 110315 $abc$60912$n6664_1
.sym 110316 $abc$60912$n6049_1
.sym 110317 picorv32.instr_sb
.sym 110318 $abc$60912$n7584_1
.sym 110319 $abc$60912$n4560
.sym 110320 $abc$60912$n5063
.sym 110321 $abc$60912$n7518_1
.sym 110322 picorv32.instr_sh
.sym 110323 $abc$60912$n5760_1
.sym 110325 $abc$60912$n11440
.sym 110326 $abc$60912$n5754_1
.sym 110327 slave_sel_r[0]
.sym 110328 picorv32.cpuregs_rs1[8]
.sym 110329 picorv32.decoded_imm[0]
.sym 110331 $abc$60912$n4671_1
.sym 110332 picorv32.is_sb_sh_sw
.sym 110334 $abc$60912$n7620
.sym 110335 $abc$60912$n4813
.sym 110336 $abc$60912$n5379_1
.sym 110337 $abc$60912$n4754
.sym 110338 $abc$60912$n7017_1
.sym 110339 $abc$60912$n7595
.sym 110340 $abc$60912$n4620
.sym 110341 $abc$60912$n4754
.sym 110342 picorv32.instr_setq
.sym 110343 $abc$60912$n7640
.sym 110344 $abc$60912$n4754
.sym 110345 picorv32.reg_out[1]
.sym 110346 $abc$60912$n765
.sym 110347 $abc$60912$n4713
.sym 110348 $abc$60912$n7522
.sym 110349 $abc$60912$n4585
.sym 110350 $abc$60912$n4813
.sym 110356 $abc$60912$n7420
.sym 110359 $abc$60912$n6073_1
.sym 110360 $abc$60912$n5033_1
.sym 110361 picorv32.mem_rdata_q[1]
.sym 110362 $abc$60912$n4540
.sym 110363 $abc$60912$n4631
.sym 110364 picorv32.cpu_state[2]
.sym 110365 picorv32.cpu_state[1]
.sym 110367 $abc$60912$n7573
.sym 110368 $abc$60912$n8020
.sym 110369 $abc$60912$n4608
.sym 110370 $abc$60912$n7566_1
.sym 110372 $abc$60912$n7421_1
.sym 110373 $abc$60912$n4713
.sym 110374 picorv32.cpu_state[3]
.sym 110375 $abc$60912$n11453
.sym 110376 $abc$60912$n4752
.sym 110377 picorv32.reg_op1[18]
.sym 110380 $abc$60912$n7413
.sym 110381 picorv32.cpu_state[4]
.sym 110382 picorv32.cpu_state[3]
.sym 110383 $abc$60912$n11449
.sym 110384 picorv32.irq_pending[9]
.sym 110386 $abc$60912$n4570
.sym 110387 $abc$60912$n4706
.sym 110389 $abc$60912$n7421_1
.sym 110391 picorv32.cpu_state[1]
.sym 110392 picorv32.irq_pending[9]
.sym 110395 picorv32.cpu_state[2]
.sym 110396 $abc$60912$n7420
.sym 110397 $abc$60912$n7413
.sym 110401 $abc$60912$n4540
.sym 110402 $abc$60912$n4713
.sym 110403 $abc$60912$n4706
.sym 110404 picorv32.mem_rdata_q[1]
.sym 110407 $abc$60912$n8020
.sym 110408 $abc$60912$n5033_1
.sym 110409 $abc$60912$n6073_1
.sym 110410 $abc$60912$n4752
.sym 110413 picorv32.cpu_state[3]
.sym 110414 $abc$60912$n7566_1
.sym 110415 $abc$60912$n7573
.sym 110416 $abc$60912$n11453
.sym 110419 $abc$60912$n4631
.sym 110420 $abc$60912$n4608
.sym 110421 $abc$60912$n4570
.sym 110422 picorv32.cpu_state[1]
.sym 110425 $abc$60912$n4608
.sym 110426 $abc$60912$n4570
.sym 110427 picorv32.cpu_state[1]
.sym 110428 $abc$60912$n4631
.sym 110431 picorv32.cpu_state[3]
.sym 110432 picorv32.cpu_state[4]
.sym 110433 picorv32.reg_op1[18]
.sym 110434 $abc$60912$n11449
.sym 110436 sys_clk_$glb_clk
.sym 110438 picorv32.mem_rdata_latched_noshuffle[4]
.sym 110439 $abc$60912$n4608
.sym 110440 $abc$60912$n5756_1
.sym 110441 picorv32.do_waitirq
.sym 110442 $abc$60912$n7540
.sym 110443 $abc$60912$n5772_1
.sym 110444 $abc$60912$n6944
.sym 110445 $abc$60912$n8603
.sym 110446 $abc$60912$n4779
.sym 110447 $abc$60912$n11448
.sym 110448 $abc$60912$n11448
.sym 110449 $abc$60912$n11441
.sym 110450 $abc$60912$n4696
.sym 110451 picorv32.instr_jalr
.sym 110452 picorv32.mem_rdata_q[25]
.sym 110453 picorv32.cpu_state[2]
.sym 110454 picorv32.reg_op1[24]
.sym 110455 $abc$60912$n5033_1
.sym 110456 picorv32.mem_rdata_latched_noshuffle[1]
.sym 110457 picorv32.mem_rdata_q[25]
.sym 110458 $abc$60912$n7566_1
.sym 110459 $abc$60912$n5376
.sym 110460 picorv32.cpu_state[2]
.sym 110461 $abc$60912$n7486
.sym 110462 picorv32.irq_state[1]
.sym 110463 $abc$60912$n4696
.sym 110464 picorv32.cpuregs_rs1[29]
.sym 110465 picorv32.decoder_trigger
.sym 110466 $abc$60912$n5801
.sym 110467 picorv32.cpu_state[4]
.sym 110468 $abc$60912$n4570
.sym 110469 $abc$60912$n4575_1
.sym 110470 $abc$60912$n4754
.sym 110471 picorv32.latched_rd[5]
.sym 110472 picorv32.cpuregs_rs1[12]
.sym 110480 $abc$60912$n4939
.sym 110481 picorv32.decoder_trigger
.sym 110482 $abc$60912$n4939
.sym 110483 $abc$60912$n4641
.sym 110484 $abc$60912$n5801
.sym 110485 $abc$60912$n4582
.sym 110486 picorv32.cpu_state[3]
.sym 110487 $abc$60912$n4569
.sym 110488 picorv32.irq_state[1]
.sym 110489 $abc$60912$n5371
.sym 110490 picorv32.cpu_state[2]
.sym 110491 $abc$60912$n7270
.sym 110492 picorv32.decoder_pseudo_trigger
.sym 110493 $abc$60912$n7272
.sym 110494 picorv32.cpu_state[1]
.sym 110495 $abc$60912$n4620
.sym 110496 $abc$60912$n4608
.sym 110497 $abc$60912$n5756_1
.sym 110498 $abc$60912$n4570
.sym 110499 $abc$60912$n5033_1
.sym 110500 $abc$60912$n5755_1
.sym 110502 $abc$60912$n7271
.sym 110504 picorv32.latched_store
.sym 110508 $abc$60912$n5772_1
.sym 110512 picorv32.decoder_trigger
.sym 110514 picorv32.decoder_pseudo_trigger
.sym 110518 $abc$60912$n4569
.sym 110519 $abc$60912$n5033_1
.sym 110520 $abc$60912$n7270
.sym 110521 $abc$60912$n5772_1
.sym 110524 picorv32.decoder_trigger
.sym 110525 $abc$60912$n5755_1
.sym 110527 $abc$60912$n4608
.sym 110530 $abc$60912$n5801
.sym 110531 $abc$60912$n4582
.sym 110532 $abc$60912$n5371
.sym 110533 picorv32.irq_state[1]
.sym 110536 $abc$60912$n4620
.sym 110538 $abc$60912$n4641
.sym 110539 $abc$60912$n7271
.sym 110542 $abc$60912$n4570
.sym 110545 $abc$60912$n5756_1
.sym 110548 picorv32.cpu_state[2]
.sym 110549 picorv32.cpu_state[3]
.sym 110550 picorv32.cpu_state[1]
.sym 110551 $abc$60912$n4939
.sym 110554 $abc$60912$n4939
.sym 110555 picorv32.latched_store
.sym 110556 $abc$60912$n7272
.sym 110557 picorv32.cpu_state[2]
.sym 110559 sys_clk_$glb_clk
.sym 110560 $abc$60912$n1169_$glb_sr
.sym 110561 $abc$60912$n4620
.sym 110562 $abc$60912$n5066
.sym 110563 $abc$60912$n5372
.sym 110564 $abc$60912$n5068_1
.sym 110565 $abc$60912$n5369
.sym 110566 $abc$60912$n5704
.sym 110567 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110568 $abc$60912$n5373
.sym 110570 $abc$60912$n4549
.sym 110571 $abc$60912$n6930
.sym 110572 $abc$60912$n11449
.sym 110573 $abc$60912$n4754
.sym 110574 basesoc_sram_we[0]
.sym 110575 $abc$60912$n4716
.sym 110576 $abc$60912$n4939
.sym 110577 $abc$60912$n4777
.sym 110578 picorv32.mem_rdata_latched_noshuffle[1]
.sym 110579 $abc$60912$n4937
.sym 110580 $abc$60912$n4540
.sym 110581 $abc$60912$n5371
.sym 110582 $abc$60912$n4608
.sym 110583 $abc$60912$n4568
.sym 110584 $abc$60912$n4549
.sym 110585 $abc$60912$n6948
.sym 110586 $abc$60912$n5754_1
.sym 110587 picorv32.reg_next_pc[8]
.sym 110588 $abc$60912$n6816
.sym 110589 $abc$60912$n7498
.sym 110590 $abc$60912$n4764
.sym 110591 $abc$60912$n7662
.sym 110592 picorv32.cpuregs_wrdata[9]
.sym 110593 $abc$60912$n6944
.sym 110594 picorv32.reg_pc[8]
.sym 110595 $abc$60912$n6935_1
.sym 110596 picorv32.cpuregs_wrdata[12]
.sym 110602 $abc$60912$n6846
.sym 110603 $abc$60912$n11455
.sym 110605 $abc$60912$n5902
.sym 110606 $abc$60912$n4764
.sym 110607 picorv32.cpu_state[3]
.sym 110608 picorv32.cpuregs_wrdata[9]
.sym 110609 $abc$60912$n765
.sym 110611 $abc$60912$n6726
.sym 110614 picorv32.cpuregs_wrdata[1]
.sym 110616 $abc$60912$n6845
.sym 110617 $abc$60912$n7292
.sym 110618 picorv32.reg_op1[24]
.sym 110619 picorv32.mem_rdata_latched_noshuffle[5]
.sym 110620 $abc$60912$n11440
.sym 110624 picorv32.cpu_state[1]
.sym 110626 picorv32.reg_op1[9]
.sym 110627 picorv32.cpu_state[4]
.sym 110628 picorv32.irq_pending[1]
.sym 110635 picorv32.cpu_state[4]
.sym 110636 $abc$60912$n11455
.sym 110637 picorv32.reg_op1[24]
.sym 110638 picorv32.cpu_state[3]
.sym 110641 $abc$60912$n765
.sym 110642 $abc$60912$n4764
.sym 110647 picorv32.cpu_state[4]
.sym 110648 picorv32.cpu_state[3]
.sym 110649 $abc$60912$n11440
.sym 110650 picorv32.reg_op1[9]
.sym 110654 $abc$60912$n7292
.sym 110655 picorv32.irq_pending[1]
.sym 110656 picorv32.cpu_state[1]
.sym 110660 picorv32.mem_rdata_latched_noshuffle[5]
.sym 110667 picorv32.cpuregs_wrdata[1]
.sym 110671 $abc$60912$n6726
.sym 110672 $abc$60912$n5902
.sym 110673 $abc$60912$n6846
.sym 110674 $abc$60912$n6845
.sym 110678 picorv32.cpuregs_wrdata[9]
.sym 110682 sys_clk_$glb_clk
.sym 110684 picorv32.latched_rd[0]
.sym 110685 picorv32.latched_rd[4]
.sym 110686 picorv32.latched_rd[2]
.sym 110687 picorv32.cpuregs_wrdata[10]
.sym 110688 picorv32.latched_rd[5]
.sym 110689 picorv32.latched_rd[1]
.sym 110690 $abc$60912$n5073_1
.sym 110691 picorv32.latched_rd[3]
.sym 110692 picorv32.mem_rdata_q[5]
.sym 110694 $abc$60912$n6998_1
.sym 110695 $abc$60912$n6988
.sym 110696 picorv32.mem_rdata_q[14]
.sym 110697 picorv32.cpuregs_rs1[16]
.sym 110698 $abc$60912$n6726
.sym 110699 $abc$60912$n11444
.sym 110700 $abc$60912$n4549
.sym 110701 picorv32.cpuregs_rs1[6]
.sym 110702 $abc$60912$n6726
.sym 110703 picorv32.instr_and
.sym 110704 $abc$60912$n5035_1
.sym 110705 $abc$60912$n4498_1
.sym 110707 $abc$60912$n6726
.sym 110708 $abc$60912$n4564
.sym 110709 $abc$60912$n4605
.sym 110710 picorv32.cpu_state[1]
.sym 110711 picorv32.is_lui_auipc_jal
.sym 110712 $abc$60912$n5778_1
.sym 110713 $abc$60912$n5902
.sym 110714 $abc$60912$n5704
.sym 110715 picorv32.latched_rd[3]
.sym 110716 $abc$60912$n4752
.sym 110717 picorv32.latched_rd[0]
.sym 110718 $abc$60912$n6945_1
.sym 110719 $abc$60912$n6920
.sym 110725 $abc$60912$n4792
.sym 110726 $abc$60912$n6815
.sym 110727 picorv32.is_lui_auipc_jal
.sym 110728 $abc$60912$n4799
.sym 110729 $abc$60912$n5902
.sym 110730 picorv32.cpuregs_rs1[8]
.sym 110731 $abc$60912$n6936
.sym 110733 picorv32.mem_rdata_q[26]
.sym 110735 picorv32.instr_lui
.sym 110736 picorv32.cpuregs_rs1[11]
.sym 110737 $abc$60912$n7498
.sym 110741 $abc$60912$n6726
.sym 110742 picorv32.reg_pc[11]
.sym 110746 $abc$60912$n7308
.sym 110747 $abc$60912$n4540
.sym 110748 $abc$60912$n6816
.sym 110750 picorv32.cpuregs_wrdata[2]
.sym 110754 picorv32.reg_pc[8]
.sym 110755 $abc$60912$n6935_1
.sym 110756 picorv32.cpuregs_wrdata[12]
.sym 110760 picorv32.cpuregs_wrdata[2]
.sym 110764 picorv32.reg_pc[11]
.sym 110765 picorv32.is_lui_auipc_jal
.sym 110766 picorv32.instr_lui
.sym 110767 picorv32.cpuregs_rs1[11]
.sym 110770 $abc$60912$n6936
.sym 110771 $abc$60912$n6935_1
.sym 110776 picorv32.mem_rdata_q[26]
.sym 110777 $abc$60912$n4792
.sym 110778 $abc$60912$n4799
.sym 110779 $abc$60912$n4540
.sym 110782 picorv32.reg_pc[8]
.sym 110783 picorv32.cpuregs_rs1[8]
.sym 110784 picorv32.is_lui_auipc_jal
.sym 110785 picorv32.instr_lui
.sym 110788 $abc$60912$n6816
.sym 110789 $abc$60912$n5902
.sym 110790 $abc$60912$n6815
.sym 110791 $abc$60912$n6726
.sym 110795 $abc$60912$n7308
.sym 110797 $abc$60912$n7498
.sym 110801 picorv32.cpuregs_wrdata[12]
.sym 110805 sys_clk_$glb_clk
.sym 110807 $abc$60912$n4736
.sym 110808 picorv32.cpuregs_wrdata[2]
.sym 110809 $abc$60912$n6941_1
.sym 110810 picorv32.cpuregs_wrdata[9]
.sym 110811 picorv32.cpuregs_wrdata[8]
.sym 110812 $abc$60912$n6921_1
.sym 110813 $abc$60912$n4564
.sym 110814 picorv32.cpuregs_wrdata[11]
.sym 110815 $abc$60912$n4792
.sym 110817 $abc$60912$n11458
.sym 110818 picorv32.reg_pc[17]
.sym 110819 picorv32.decoded_imm[0]
.sym 110820 picorv32.decoded_rd[4]
.sym 110821 $abc$60912$n4979
.sym 110822 $abc$60912$n4799
.sym 110823 $abc$60912$n4754
.sym 110824 picorv32.latched_rd[3]
.sym 110826 $abc$60912$n6135_1
.sym 110827 picorv32.instr_lui
.sym 110828 $abc$60912$n4765
.sym 110829 picorv32.mem_rdata_q[26]
.sym 110830 picorv32.instr_lui
.sym 110831 $abc$60912$n4606_1
.sym 110832 picorv32.reg_next_pc[16]
.sym 110833 $abc$60912$n4752
.sym 110834 $abc$60912$n4752
.sym 110835 $abc$60912$n7640
.sym 110836 $abc$60912$n4754
.sym 110837 picorv32.is_lui_auipc_jal
.sym 110838 picorv32.reg_op1[6]
.sym 110839 picorv32.mem_rdata_latched_noshuffle[22]
.sym 110840 $abc$60912$n4752
.sym 110841 picorv32.latched_rd[3]
.sym 110842 $abc$60912$n5324
.sym 110852 $abc$60912$n7133
.sym 110853 picorv32.mem_rdata_q[24]
.sym 110854 $abc$60912$n7609
.sym 110857 $abc$60912$n6929_1
.sym 110858 picorv32.reg_pc[7]
.sym 110859 $abc$60912$n7290
.sym 110861 $abc$60912$n7498
.sym 110862 $abc$60912$n7608
.sym 110863 $abc$60912$n5370
.sym 110864 $abc$60912$n7129
.sym 110865 picorv32.is_lui_auipc_jal
.sym 110866 $abc$60912$n4881
.sym 110867 $abc$60912$n7587_1
.sym 110868 picorv32.cpuregs_rs1[7]
.sym 110869 $abc$60912$n4540
.sym 110870 picorv32.instr_lui
.sym 110872 $abc$60912$n7496_1
.sym 110873 $abc$60912$n7586
.sym 110874 $abc$60912$n6930
.sym 110876 $abc$60912$n9788
.sym 110883 $abc$60912$n7133
.sym 110888 $abc$60912$n4881
.sym 110890 $abc$60912$n7498
.sym 110893 $abc$60912$n4881
.sym 110894 picorv32.mem_rdata_q[24]
.sym 110896 $abc$60912$n4540
.sym 110899 picorv32.reg_pc[7]
.sym 110900 picorv32.instr_lui
.sym 110901 picorv32.is_lui_auipc_jal
.sym 110902 picorv32.cpuregs_rs1[7]
.sym 110905 $abc$60912$n5370
.sym 110906 $abc$60912$n9788
.sym 110907 $abc$60912$n6929_1
.sym 110908 $abc$60912$n6930
.sym 110911 $abc$60912$n7587_1
.sym 110912 $abc$60912$n7586
.sym 110913 $abc$60912$n7496_1
.sym 110914 $abc$60912$n7290
.sym 110919 $abc$60912$n7129
.sym 110923 $abc$60912$n7496_1
.sym 110924 $abc$60912$n7609
.sym 110925 $abc$60912$n7608
.sym 110926 $abc$60912$n7290
.sym 110928 sys_clk_$glb_clk
.sym 110930 picorv32.mem_rdata_q[28]
.sym 110931 picorv32.is_lui_auipc_jal
.sym 110932 picorv32.cpuregs_wrdata[4]
.sym 110933 $abc$60912$n6927_1
.sym 110934 $abc$60912$n6924
.sym 110935 picorv32.cpuregs_wrdata[3]
.sym 110936 $abc$60912$n6926
.sym 110937 picorv32.mem_rdata_latched_noshuffle[13]
.sym 110940 $abc$60912$n11438
.sym 110941 picorv32.reg_out[31]
.sym 110942 picorv32.cpu_state[2]
.sym 110943 picorv32.cpu_state[2]
.sym 110944 $abc$60912$n4723
.sym 110945 picorv32.mem_rdata_latched_noshuffle[26]
.sym 110947 $abc$60912$n4799
.sym 110948 picorv32.mem_rdata_latched_noshuffle[24]
.sym 110949 picorv32.mem_rdata_q[24]
.sym 110951 picorv32.is_alu_reg_imm
.sym 110952 $abc$60912$n5968_1
.sym 110953 picorv32.mem_rdata_q[29]
.sym 110954 picorv32.reg_out[3]
.sym 110955 picorv32.latched_rd[0]
.sym 110956 $abc$60912$n912
.sym 110957 picorv32.latched_rd[4]
.sym 110958 picorv32.instr_auipc
.sym 110959 picorv32.latched_rd[1]
.sym 110960 picorv32.reg_pc[25]
.sym 110962 $abc$60912$n4564
.sym 110963 picorv32.decoded_rs2[2]
.sym 110964 picorv32.latched_rd[5]
.sym 110965 picorv32.is_lui_auipc_jal
.sym 110971 $abc$60912$n7496_1
.sym 110973 picorv32.mem_rdata_latched_noshuffle[24]
.sym 110974 picorv32.cpuregs_rs1[25]
.sym 110975 $abc$60912$n7383_1
.sym 110976 picorv32.cpuregs_rs1[6]
.sym 110977 picorv32.decoded_rs2[2]
.sym 110979 picorv32.decoded_rs2[4]
.sym 110983 $abc$60912$n7498
.sym 110984 $abc$60912$n4756
.sym 110985 $abc$60912$n7290
.sym 110986 picorv32.reg_pc[25]
.sym 110987 picorv32.mem_rdata_q[28]
.sym 110988 picorv32.is_lui_auipc_jal
.sym 110989 picorv32.reg_pc[6]
.sym 110993 picorv32.instr_lui
.sym 110996 picorv32.decoded_rs2[3]
.sym 110997 $abc$60912$n4540
.sym 110998 picorv32.instr_lui
.sym 110999 $abc$60912$n4763_1
.sym 111000 $abc$60912$n4752
.sym 111001 picorv32.decoded_rs2[5]
.sym 111004 $abc$60912$n7383_1
.sym 111005 $abc$60912$n7290
.sym 111006 $abc$60912$n7496_1
.sym 111007 $abc$60912$n7498
.sym 111010 picorv32.cpuregs_rs1[25]
.sym 111011 picorv32.instr_lui
.sym 111012 picorv32.is_lui_auipc_jal
.sym 111013 picorv32.reg_pc[25]
.sym 111016 picorv32.decoded_rs2[3]
.sym 111017 picorv32.decoded_rs2[4]
.sym 111018 picorv32.decoded_rs2[2]
.sym 111019 picorv32.decoded_rs2[5]
.sym 111022 $abc$60912$n4540
.sym 111023 $abc$60912$n4756
.sym 111024 $abc$60912$n4763_1
.sym 111025 picorv32.mem_rdata_q[28]
.sym 111028 $abc$60912$n4752
.sym 111029 picorv32.decoded_rs2[4]
.sym 111030 picorv32.mem_rdata_latched_noshuffle[24]
.sym 111035 $abc$60912$n4752
.sym 111036 picorv32.decoded_rs2[5]
.sym 111043 picorv32.decoded_rs2[5]
.sym 111046 picorv32.cpuregs_rs1[6]
.sym 111047 picorv32.reg_pc[6]
.sym 111048 picorv32.is_lui_auipc_jal
.sym 111049 picorv32.instr_lui
.sym 111051 sys_clk_$glb_clk
.sym 111052 $abc$60912$n4752
.sym 111053 $abc$60912$n6918
.sym 111054 $abc$60912$n901
.sym 111055 $abc$60912$n4834_1
.sym 111056 $abc$60912$n6726
.sym 111057 $abc$60912$n4823
.sym 111058 $abc$60912$n4819_1
.sym 111059 $abc$60912$n4658_1
.sym 111060 $abc$60912$n5774
.sym 111063 picorv32.reg_next_pc[19]
.sym 111064 picorv32.reg_next_pc[7]
.sym 111065 $abc$60912$n7137
.sym 111066 $abc$60912$n1667
.sym 111067 $abc$60912$n5902
.sym 111068 $abc$60912$n7380_1
.sym 111070 picorv32.mem_rdata_latched_noshuffle[13]
.sym 111071 picorv32.mem_rdata_q[31]
.sym 111072 picorv32.decoded_rs2[3]
.sym 111073 $abc$60912$n4599
.sym 111074 picorv32.is_lui_auipc_jal
.sym 111075 $abc$60912$n4979
.sym 111076 picorv32.cpuregs_wrdata[4]
.sym 111077 $abc$60912$n5704
.sym 111078 $abc$60912$n6774
.sym 111079 $abc$60912$n5775
.sym 111081 $abc$60912$n5784
.sym 111082 $abc$60912$n7133
.sym 111083 picorv32.cpuregs_wrdata[3]
.sym 111084 $abc$60912$n7134
.sym 111085 $abc$60912$n7498
.sym 111086 $abc$60912$n5775
.sym 111087 $abc$60912$n6935_1
.sym 111088 $abc$60912$n7662
.sym 111096 $abc$60912$n7498
.sym 111098 picorv32.reg_op1[31]
.sym 111099 $abc$60912$n7352
.sym 111101 picorv32.cpu_state[4]
.sym 111102 $abc$60912$n7661
.sym 111103 $abc$60912$n7290
.sym 111104 $abc$60912$n4752
.sym 111106 $abc$60912$n4847
.sym 111107 $abc$60912$n7640
.sym 111108 $abc$60912$n7649
.sym 111110 picorv32.decoded_rs2[3]
.sym 111111 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111112 $abc$60912$n7662
.sym 111114 $abc$60912$n7532
.sym 111115 $abc$60912$n7531
.sym 111116 $abc$60912$n7127
.sym 111117 picorv32.mem_rdata_latched_noshuffle[23]
.sym 111118 $abc$60912$n7496_1
.sym 111123 picorv32.decoded_rs2[2]
.sym 111125 picorv32.reg_op1[19]
.sym 111127 picorv32.decoded_rs2[2]
.sym 111128 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111130 $abc$60912$n4752
.sym 111133 $abc$60912$n4752
.sym 111135 picorv32.mem_rdata_latched_noshuffle[23]
.sym 111136 picorv32.decoded_rs2[3]
.sym 111139 picorv32.reg_op1[31]
.sym 111140 picorv32.cpu_state[4]
.sym 111141 $abc$60912$n7662
.sym 111142 $abc$60912$n7661
.sym 111148 $abc$60912$n7127
.sym 111151 $abc$60912$n7532
.sym 111152 $abc$60912$n7531
.sym 111153 picorv32.reg_op1[19]
.sym 111154 picorv32.cpu_state[4]
.sym 111157 $abc$60912$n4847
.sym 111158 $abc$60912$n7498
.sym 111159 $abc$60912$n7496_1
.sym 111160 $abc$60912$n7290
.sym 111163 $abc$60912$n7498
.sym 111166 $abc$60912$n7352
.sym 111169 $abc$60912$n7649
.sym 111170 $abc$60912$n7290
.sym 111171 $abc$60912$n7496_1
.sym 111172 $abc$60912$n7640
.sym 111174 sys_clk_$glb_clk
.sym 111176 $abc$60912$n5784
.sym 111177 $abc$60912$n6993_1
.sym 111178 $abc$60912$n6938
.sym 111179 $abc$60912$n5877_1
.sym 111180 $abc$60912$n7164
.sym 111181 $abc$60912$n5003
.sym 111182 $abc$60912$n6994
.sym 111183 picorv32.cpuregs_wrdata[26]
.sym 111185 $abc$60912$n7290
.sym 111186 $abc$60912$n7290
.sym 111187 $abc$60912$n1169
.sym 111188 $abc$60912$n6726
.sym 111189 $abc$60912$n4540
.sym 111190 picorv32.decoded_imm[0]
.sym 111191 $abc$60912$n6726
.sym 111192 picorv32.cpuregs_wrdata[26]
.sym 111193 picorv32.latched_stalu
.sym 111194 picorv32.latched_stalu
.sym 111195 $abc$60912$n11444
.sym 111196 picorv32.cpuregs_wrdata[15]
.sym 111197 $abc$60912$n7145
.sym 111198 $abc$60912$n901
.sym 111199 $abc$60912$n5805
.sym 111200 $abc$60912$n7532
.sym 111201 $abc$60912$n5007
.sym 111202 $abc$60912$n6945_1
.sym 111203 $abc$60912$n5789
.sym 111204 picorv32.instr_jal
.sym 111205 picorv32.reg_out[19]
.sym 111206 $abc$60912$n5849
.sym 111207 $abc$60912$n4605
.sym 111208 $abc$60912$n4564
.sym 111209 picorv32.is_lui_auipc_jal
.sym 111210 picorv32.latched_rd[0]
.sym 111211 $abc$60912$n6920
.sym 111217 $abc$60912$n7129
.sym 111218 $abc$60912$n7131
.sym 111220 $abc$60912$n7127
.sym 111221 picorv32.reg_out[19]
.sym 111222 picorv32.alu_out_q[19]
.sym 111223 $abc$60912$n4605
.sym 111224 picorv32.irq_state[1]
.sym 111225 picorv32.latched_rd[0]
.sym 111226 picorv32.latched_rd[3]
.sym 111227 picorv32.latched_rd[4]
.sym 111228 $abc$60912$n5894_1
.sym 111229 picorv32.latched_rd[1]
.sym 111233 $abc$60912$n4890_1
.sym 111234 picorv32.latched_rd[2]
.sym 111235 $abc$60912$n7125
.sym 111236 $abc$60912$n4856
.sym 111237 $abc$60912$n5704
.sym 111238 $abc$60912$n4867
.sym 111239 $abc$60912$n4878
.sym 111241 $abc$60912$n5371
.sym 111242 $abc$60912$n7133
.sym 111243 picorv32.latched_stalu
.sym 111244 $abc$60912$n7134
.sym 111246 $abc$60912$n912
.sym 111247 picorv32.latched_rd[5]
.sym 111250 $abc$60912$n7129
.sym 111251 $abc$60912$n7131
.sym 111252 picorv32.latched_rd[3]
.sym 111253 picorv32.latched_rd[2]
.sym 111256 $abc$60912$n4856
.sym 111257 $abc$60912$n4890_1
.sym 111258 $abc$60912$n4867
.sym 111259 $abc$60912$n4878
.sym 111262 $abc$60912$n4605
.sym 111263 picorv32.irq_state[1]
.sym 111264 $abc$60912$n5894_1
.sym 111265 $abc$60912$n5371
.sym 111268 $abc$60912$n7127
.sym 111270 picorv32.latched_rd[1]
.sym 111274 $abc$60912$n7133
.sym 111275 picorv32.latched_rd[4]
.sym 111276 $abc$60912$n7134
.sym 111277 picorv32.latched_rd[5]
.sym 111280 picorv32.latched_rd[0]
.sym 111281 $abc$60912$n7125
.sym 111286 $abc$60912$n5704
.sym 111292 picorv32.latched_stalu
.sym 111294 picorv32.alu_out_q[19]
.sym 111295 picorv32.reg_out[19]
.sym 111297 sys_clk_$glb_clk
.sym 111298 $abc$60912$n912
.sym 111299 $abc$60912$n6942
.sym 111300 $abc$60912$n7168
.sym 111301 $abc$60912$n6146_1
.sym 111302 $abc$60912$n4995
.sym 111303 picorv32.reg_pc[1]
.sym 111304 picorv32.reg_pc[4]
.sym 111305 picorv32.reg_pc[7]
.sym 111306 $abc$60912$n6945_1
.sym 111307 picorv32.mem_rdata_latched_noshuffle[17]
.sym 111308 picorv32.cpuregs_rs1[10]
.sym 111309 $abc$60912$n5861_1
.sym 111310 $abc$60912$n11433
.sym 111311 picorv32.alu_out_q[3]
.sym 111312 picorv32.instr_auipc
.sym 111313 $abc$60912$n7017_1
.sym 111314 $abc$60912$n11455
.sym 111315 $abc$60912$n9830
.sym 111316 picorv32.reg_pc[18]
.sym 111317 picorv32.mem_rdata_q[24]
.sym 111318 picorv32.alu_out_q[19]
.sym 111319 $abc$60912$n4754
.sym 111320 picorv32.reg_out[26]
.sym 111321 $abc$60912$n5805
.sym 111322 picorv32.latched_stalu
.sym 111323 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111324 $abc$60912$n4754
.sym 111326 picorv32.decoded_imm_uj[8]
.sym 111327 $abc$60912$n5813_1
.sym 111328 picorv32.instr_jal
.sym 111329 picorv32.reg_next_pc[16]
.sym 111330 $abc$60912$n7007_1
.sym 111331 $abc$60912$n4870_1
.sym 111332 picorv32.reg_next_pc[16]
.sym 111333 picorv32.mem_rdata_latched_noshuffle[7]
.sym 111334 $abc$60912$n4752
.sym 111340 picorv32.mem_rdata_q[22]
.sym 111341 picorv32.mem_rdata_q[21]
.sym 111342 $abc$60912$n7008_1
.sym 111344 $abc$60912$n9792
.sym 111346 $abc$60912$n7007_1
.sym 111349 picorv32.instr_lui
.sym 111350 picorv32.is_lui_auipc_jal
.sym 111351 $abc$60912$n5775
.sym 111352 $abc$60912$n5370
.sym 111354 $abc$60912$n5752_1
.sym 111355 picorv32.irq_state[0]
.sym 111357 $abc$60912$n4752
.sym 111358 picorv32.decoded_rs2[1]
.sym 111359 picorv32.reg_next_pc[7]
.sym 111360 $abc$60912$n5801
.sym 111361 $abc$60912$n4540
.sym 111362 $abc$60912$n4859_1
.sym 111363 picorv32.mem_rdata_latched_noshuffle[21]
.sym 111364 $abc$60912$n4903
.sym 111365 picorv32.reg_out[19]
.sym 111366 picorv32.reg_next_pc[19]
.sym 111370 picorv32.cpuregs_rs1[17]
.sym 111371 picorv32.reg_pc[17]
.sym 111373 $abc$60912$n5801
.sym 111374 $abc$60912$n5752_1
.sym 111375 $abc$60912$n5775
.sym 111376 picorv32.reg_next_pc[7]
.sym 111379 picorv32.is_lui_auipc_jal
.sym 111380 picorv32.reg_pc[17]
.sym 111381 picorv32.cpuregs_rs1[17]
.sym 111382 picorv32.instr_lui
.sym 111385 picorv32.reg_out[19]
.sym 111386 picorv32.reg_next_pc[19]
.sym 111387 $abc$60912$n5775
.sym 111391 picorv32.mem_rdata_latched_noshuffle[21]
.sym 111393 $abc$60912$n4752
.sym 111394 picorv32.decoded_rs2[1]
.sym 111398 $abc$60912$n4540
.sym 111399 picorv32.mem_rdata_q[22]
.sym 111400 $abc$60912$n4903
.sym 111403 picorv32.reg_next_pc[7]
.sym 111404 picorv32.irq_state[0]
.sym 111405 $abc$60912$n5370
.sym 111406 $abc$60912$n9792
.sym 111409 $abc$60912$n7008_1
.sym 111411 $abc$60912$n7007_1
.sym 111415 $abc$60912$n4540
.sym 111416 $abc$60912$n4859_1
.sym 111417 picorv32.mem_rdata_q[21]
.sym 111422 $abc$60912$n5007
.sym 111423 picorv32.decoded_imm[16]
.sym 111424 picorv32.decoded_imm[6]
.sym 111425 $abc$60912$n11462
.sym 111426 picorv32.mem_rdata_latched_noshuffle[23]
.sym 111427 $abc$60912$n6920
.sym 111428 $abc$60912$n6984_1
.sym 111429 picorv32.decoded_imm[12]
.sym 111430 picorv32.mem_rdata_q[22]
.sym 111431 $abc$60912$n8220
.sym 111432 $abc$60912$n8220
.sym 111433 picorv32.cpuregs_rs1[2]
.sym 111434 picorv32.cpu_state[2]
.sym 111435 picorv32.mem_rdata_q[21]
.sym 111436 $abc$60912$n5809_1
.sym 111437 $abc$60912$n4995
.sym 111438 picorv32.reg_pc[6]
.sym 111439 picorv32.mem_rdata_latched_noshuffle[18]
.sym 111440 $abc$60912$n5968_1
.sym 111441 picorv32.decoded_imm[0]
.sym 111442 $abc$60912$n7127
.sym 111443 $abc$60912$n6108_1
.sym 111444 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111445 $abc$60912$n7630
.sym 111446 picorv32.reg_next_pc[9]
.sym 111447 picorv32.mem_rdata_latched_noshuffle[23]
.sym 111448 $abc$60912$n4859_1
.sym 111449 picorv32.decoded_imm_uj[9]
.sym 111450 $abc$60912$n4903
.sym 111451 picorv32.reg_pc[25]
.sym 111452 picorv32.cpuregs_wrdata[23]
.sym 111453 picorv32.reg_pc[21]
.sym 111454 picorv32.mem_rdata_q[20]
.sym 111455 picorv32.instr_auipc
.sym 111456 $abc$60912$n7198
.sym 111457 picorv32.decoded_imm[16]
.sym 111464 picorv32.decoded_imm[0]
.sym 111465 picorv32.reg_pc[0]
.sym 111466 picorv32.decoded_imm[4]
.sym 111467 picorv32.reg_pc[1]
.sym 111470 picorv32.decoded_imm[1]
.sym 111474 picorv32.decoded_imm[7]
.sym 111475 picorv32.decoded_imm[3]
.sym 111476 picorv32.reg_pc[4]
.sym 111477 picorv32.reg_pc[5]
.sym 111478 picorv32.decoded_imm[2]
.sym 111480 picorv32.reg_pc[2]
.sym 111481 picorv32.decoded_imm[6]
.sym 111486 picorv32.reg_pc[7]
.sym 111490 picorv32.decoded_imm[5]
.sym 111492 picorv32.reg_pc[3]
.sym 111493 picorv32.reg_pc[6]
.sym 111495 $auto$alumacc.cc:474:replace_alu$6755.C[1]
.sym 111497 picorv32.decoded_imm[0]
.sym 111498 picorv32.reg_pc[0]
.sym 111501 $auto$alumacc.cc:474:replace_alu$6755.C[2]
.sym 111503 picorv32.reg_pc[1]
.sym 111504 picorv32.decoded_imm[1]
.sym 111505 $auto$alumacc.cc:474:replace_alu$6755.C[1]
.sym 111507 $auto$alumacc.cc:474:replace_alu$6755.C[3]
.sym 111509 picorv32.reg_pc[2]
.sym 111510 picorv32.decoded_imm[2]
.sym 111511 $auto$alumacc.cc:474:replace_alu$6755.C[2]
.sym 111513 $auto$alumacc.cc:474:replace_alu$6755.C[4]
.sym 111515 picorv32.reg_pc[3]
.sym 111516 picorv32.decoded_imm[3]
.sym 111517 $auto$alumacc.cc:474:replace_alu$6755.C[3]
.sym 111519 $auto$alumacc.cc:474:replace_alu$6755.C[5]
.sym 111521 picorv32.decoded_imm[4]
.sym 111522 picorv32.reg_pc[4]
.sym 111523 $auto$alumacc.cc:474:replace_alu$6755.C[4]
.sym 111525 $auto$alumacc.cc:474:replace_alu$6755.C[6]
.sym 111527 picorv32.decoded_imm[5]
.sym 111528 picorv32.reg_pc[5]
.sym 111529 $auto$alumacc.cc:474:replace_alu$6755.C[5]
.sym 111531 $auto$alumacc.cc:474:replace_alu$6755.C[7]
.sym 111533 picorv32.reg_pc[6]
.sym 111534 picorv32.decoded_imm[6]
.sym 111535 $auto$alumacc.cc:474:replace_alu$6755.C[6]
.sym 111537 $auto$alumacc.cc:474:replace_alu$6755.C[8]
.sym 111539 picorv32.decoded_imm[7]
.sym 111540 picorv32.reg_pc[7]
.sym 111541 $auto$alumacc.cc:474:replace_alu$6755.C[7]
.sym 111545 $abc$60912$n6947_1
.sym 111546 picorv32.cpuregs_wrdata[23]
.sym 111547 $abc$60912$n6965_1
.sym 111548 picorv32.decoded_imm[9]
.sym 111549 picorv32.decoded_imm[8]
.sym 111550 $abc$60912$n6962_1
.sym 111551 picorv32.decoded_imm[10]
.sym 111552 picorv32.decoded_imm[28]
.sym 111553 $abc$60912$n4754
.sym 111554 $abc$60912$n4498_1
.sym 111555 $abc$60912$n4498_1
.sym 111556 picorv32.reg_next_pc[24]
.sym 111557 picorv32.reg_pc[8]
.sym 111558 $abc$60912$n4977
.sym 111559 $abc$60912$n5865
.sym 111560 picorv32.decoded_imm[4]
.sym 111561 picorv32.irq_state[0]
.sym 111562 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 111563 $abc$60912$n9792
.sym 111564 picorv32.reg_pc[3]
.sym 111565 $abc$60912$n5371
.sym 111566 picorv32.decoded_imm[2]
.sym 111567 picorv32.decoded_imm[6]
.sym 111568 picorv32.decoded_imm[6]
.sym 111570 picorv32.reg_pc[31]
.sym 111571 $abc$60912$n4777
.sym 111572 $abc$60912$n11454
.sym 111573 $abc$60912$n17
.sym 111574 picorv32.reg_next_pc[0]
.sym 111575 picorv32.reg_next_pc[23]
.sym 111576 picorv32.reg_pc[11]
.sym 111577 $abc$60912$n5775
.sym 111578 picorv32.reg_pc[3]
.sym 111579 picorv32.reg_pc[21]
.sym 111581 $auto$alumacc.cc:474:replace_alu$6755.C[8]
.sym 111587 picorv32.decoded_imm[13]
.sym 111590 picorv32.decoded_imm[11]
.sym 111593 picorv32.decoded_imm[12]
.sym 111594 picorv32.decoded_imm[14]
.sym 111597 picorv32.decoded_imm[15]
.sym 111600 picorv32.reg_pc[11]
.sym 111602 picorv32.reg_pc[14]
.sym 111603 picorv32.reg_pc[8]
.sym 111604 picorv32.reg_pc[12]
.sym 111605 picorv32.decoded_imm[9]
.sym 111606 picorv32.decoded_imm[8]
.sym 111608 picorv32.decoded_imm[10]
.sym 111609 picorv32.reg_pc[10]
.sym 111611 picorv32.reg_pc[13]
.sym 111613 picorv32.reg_pc[9]
.sym 111616 picorv32.reg_pc[15]
.sym 111618 $auto$alumacc.cc:474:replace_alu$6755.C[9]
.sym 111620 picorv32.reg_pc[8]
.sym 111621 picorv32.decoded_imm[8]
.sym 111622 $auto$alumacc.cc:474:replace_alu$6755.C[8]
.sym 111624 $auto$alumacc.cc:474:replace_alu$6755.C[10]
.sym 111626 picorv32.reg_pc[9]
.sym 111627 picorv32.decoded_imm[9]
.sym 111628 $auto$alumacc.cc:474:replace_alu$6755.C[9]
.sym 111630 $auto$alumacc.cc:474:replace_alu$6755.C[11]
.sym 111632 picorv32.reg_pc[10]
.sym 111633 picorv32.decoded_imm[10]
.sym 111634 $auto$alumacc.cc:474:replace_alu$6755.C[10]
.sym 111636 $auto$alumacc.cc:474:replace_alu$6755.C[12]
.sym 111638 picorv32.decoded_imm[11]
.sym 111639 picorv32.reg_pc[11]
.sym 111640 $auto$alumacc.cc:474:replace_alu$6755.C[11]
.sym 111642 $auto$alumacc.cc:474:replace_alu$6755.C[13]
.sym 111644 picorv32.decoded_imm[12]
.sym 111645 picorv32.reg_pc[12]
.sym 111646 $auto$alumacc.cc:474:replace_alu$6755.C[12]
.sym 111648 $auto$alumacc.cc:474:replace_alu$6755.C[14]
.sym 111650 picorv32.reg_pc[13]
.sym 111651 picorv32.decoded_imm[13]
.sym 111652 $auto$alumacc.cc:474:replace_alu$6755.C[13]
.sym 111654 $auto$alumacc.cc:474:replace_alu$6755.C[15]
.sym 111656 picorv32.decoded_imm[14]
.sym 111657 picorv32.reg_pc[14]
.sym 111658 $auto$alumacc.cc:474:replace_alu$6755.C[14]
.sym 111660 $auto$alumacc.cc:474:replace_alu$6755.C[16]
.sym 111662 picorv32.decoded_imm[15]
.sym 111663 picorv32.reg_pc[15]
.sym 111664 $auto$alumacc.cc:474:replace_alu$6755.C[15]
.sym 111668 picorv32.reg_pc[14]
.sym 111669 picorv32.reg_next_pc[2]
.sym 111670 $abc$60912$n7183
.sym 111671 picorv32.reg_pc[9]
.sym 111672 $abc$60912$n7100
.sym 111673 $abc$60912$n6983_1
.sym 111674 picorv32.reg_pc[15]
.sym 111675 $abc$60912$n7132_1
.sym 111678 $abc$60912$n11450
.sym 111679 $abc$60912$n4931
.sym 111680 picorv32.decoded_imm[14]
.sym 111681 $abc$60912$n4540
.sym 111682 $abc$60912$n11444
.sym 111683 picorv32.cpuregs_rs1[16]
.sym 111684 picorv32.decoded_imm_uj[28]
.sym 111685 picorv32.cpuregs_rs1[16]
.sym 111686 picorv32.instr_lui
.sym 111687 picorv32.reg_next_pc[18]
.sym 111688 picorv32.mem_rdata_q[29]
.sym 111689 $abc$60912$n4754
.sym 111690 picorv32.instr_lui
.sym 111691 picorv32.decoded_imm[13]
.sym 111692 picorv32.instr_jal
.sym 111694 $abc$60912$n5007
.sym 111696 picorv32.cpuregs_wrdata[22]
.sym 111697 picorv32.is_lui_auipc_jal
.sym 111698 $abc$60912$n5849
.sym 111699 picorv32.decoded_imm_uj[24]
.sym 111701 picorv32.reg_next_pc[11]
.sym 111702 $abc$60912$n4497
.sym 111703 picorv32.reg_next_pc[2]
.sym 111704 $auto$alumacc.cc:474:replace_alu$6755.C[16]
.sym 111710 picorv32.decoded_imm[19]
.sym 111713 picorv32.reg_pc[19]
.sym 111714 picorv32.decoded_imm[17]
.sym 111716 picorv32.decoded_imm[23]
.sym 111720 picorv32.decoded_imm[22]
.sym 111722 picorv32.decoded_imm[21]
.sym 111723 picorv32.reg_pc[18]
.sym 111724 picorv32.decoded_imm[18]
.sym 111727 picorv32.decoded_imm[16]
.sym 111729 picorv32.reg_pc[20]
.sym 111730 picorv32.reg_pc[16]
.sym 111732 picorv32.reg_pc[22]
.sym 111733 picorv32.decoded_imm[20]
.sym 111734 picorv32.reg_pc[17]
.sym 111736 picorv32.reg_pc[23]
.sym 111739 picorv32.reg_pc[21]
.sym 111741 $auto$alumacc.cc:474:replace_alu$6755.C[17]
.sym 111743 picorv32.reg_pc[16]
.sym 111744 picorv32.decoded_imm[16]
.sym 111745 $auto$alumacc.cc:474:replace_alu$6755.C[16]
.sym 111747 $auto$alumacc.cc:474:replace_alu$6755.C[18]
.sym 111749 picorv32.reg_pc[17]
.sym 111750 picorv32.decoded_imm[17]
.sym 111751 $auto$alumacc.cc:474:replace_alu$6755.C[17]
.sym 111753 $auto$alumacc.cc:474:replace_alu$6755.C[19]
.sym 111755 picorv32.reg_pc[18]
.sym 111756 picorv32.decoded_imm[18]
.sym 111757 $auto$alumacc.cc:474:replace_alu$6755.C[18]
.sym 111759 $auto$alumacc.cc:474:replace_alu$6755.C[20]
.sym 111761 picorv32.reg_pc[19]
.sym 111762 picorv32.decoded_imm[19]
.sym 111763 $auto$alumacc.cc:474:replace_alu$6755.C[19]
.sym 111765 $auto$alumacc.cc:474:replace_alu$6755.C[21]
.sym 111767 picorv32.decoded_imm[20]
.sym 111768 picorv32.reg_pc[20]
.sym 111769 $auto$alumacc.cc:474:replace_alu$6755.C[20]
.sym 111771 $auto$alumacc.cc:474:replace_alu$6755.C[22]
.sym 111773 picorv32.decoded_imm[21]
.sym 111774 picorv32.reg_pc[21]
.sym 111775 $auto$alumacc.cc:474:replace_alu$6755.C[21]
.sym 111777 $auto$alumacc.cc:474:replace_alu$6755.C[23]
.sym 111779 picorv32.reg_pc[22]
.sym 111780 picorv32.decoded_imm[22]
.sym 111781 $auto$alumacc.cc:474:replace_alu$6755.C[22]
.sym 111783 $auto$alumacc.cc:474:replace_alu$6755.C[24]
.sym 111785 picorv32.reg_pc[23]
.sym 111786 picorv32.decoded_imm[23]
.sym 111787 $auto$alumacc.cc:474:replace_alu$6755.C[23]
.sym 111791 $abc$60912$n7201
.sym 111792 $abc$60912$n7180
.sym 111793 $abc$60912$n6959_1
.sym 111794 picorv32.decoded_imm[29]
.sym 111795 picorv32.decoded_imm[24]
.sym 111796 picorv32.cpuregs_wrdata[31]
.sym 111797 picorv32.decoded_imm[26]
.sym 111798 $abc$60912$n9840
.sym 111799 $abc$60912$n5754_1
.sym 111801 picorv32.reg_next_pc[7]
.sym 111802 $abc$60912$n5754_1
.sym 111803 picorv32.cpuregs_rs1[10]
.sym 111804 picorv32.decoded_imm[19]
.sym 111805 picorv32.cpuregs_rs1[14]
.sym 111806 picorv32.reg_pc[9]
.sym 111807 $abc$60912$n9822
.sym 111808 picorv32.decoded_imm[22]
.sym 111809 picorv32.reg_pc[24]
.sym 111810 picorv32.decoded_imm[21]
.sym 111811 $abc$60912$n7017_1
.sym 111812 picorv32.latched_stalu
.sym 111813 $abc$60912$n135
.sym 111814 $abc$60912$n7183
.sym 111815 picorv32.reg_pc[16]
.sym 111816 picorv32.decoded_imm_uj[29]
.sym 111817 $abc$60912$n4754
.sym 111818 $abc$60912$n5007
.sym 111819 $abc$60912$n5813_1
.sym 111820 picorv32.reg_pc[17]
.sym 111821 $abc$60912$n11443
.sym 111822 picorv32.reg_pc[23]
.sym 111823 picorv32.reg_next_pc[16]
.sym 111824 picorv32.decoded_imm_uj[8]
.sym 111825 picorv32.reg_next_pc[8]
.sym 111826 $abc$60912$n7007_1
.sym 111827 $auto$alumacc.cc:474:replace_alu$6755.C[24]
.sym 111833 picorv32.decoded_imm[28]
.sym 111834 picorv32.decoded_imm[27]
.sym 111836 picorv32.decoded_imm[25]
.sym 111837 picorv32.decoded_imm[30]
.sym 111840 picorv32.reg_pc[29]
.sym 111841 picorv32.reg_pc[28]
.sym 111853 picorv32.reg_pc[27]
.sym 111854 picorv32.decoded_imm[26]
.sym 111855 picorv32.reg_pc[26]
.sym 111857 picorv32.reg_pc[24]
.sym 111859 picorv32.decoded_imm[29]
.sym 111860 picorv32.decoded_imm[24]
.sym 111861 picorv32.reg_pc[30]
.sym 111862 picorv32.reg_pc[25]
.sym 111864 $auto$alumacc.cc:474:replace_alu$6755.C[25]
.sym 111866 picorv32.decoded_imm[24]
.sym 111867 picorv32.reg_pc[24]
.sym 111868 $auto$alumacc.cc:474:replace_alu$6755.C[24]
.sym 111870 $auto$alumacc.cc:474:replace_alu$6755.C[26]
.sym 111872 picorv32.decoded_imm[25]
.sym 111873 picorv32.reg_pc[25]
.sym 111874 $auto$alumacc.cc:474:replace_alu$6755.C[25]
.sym 111876 $auto$alumacc.cc:474:replace_alu$6755.C[27]
.sym 111878 picorv32.reg_pc[26]
.sym 111879 picorv32.decoded_imm[26]
.sym 111880 $auto$alumacc.cc:474:replace_alu$6755.C[26]
.sym 111882 $auto$alumacc.cc:474:replace_alu$6755.C[28]
.sym 111884 picorv32.decoded_imm[27]
.sym 111885 picorv32.reg_pc[27]
.sym 111886 $auto$alumacc.cc:474:replace_alu$6755.C[27]
.sym 111888 $auto$alumacc.cc:474:replace_alu$6755.C[29]
.sym 111890 picorv32.decoded_imm[28]
.sym 111891 picorv32.reg_pc[28]
.sym 111892 $auto$alumacc.cc:474:replace_alu$6755.C[28]
.sym 111894 $auto$alumacc.cc:474:replace_alu$6755.C[30]
.sym 111896 picorv32.decoded_imm[29]
.sym 111897 picorv32.reg_pc[29]
.sym 111898 $auto$alumacc.cc:474:replace_alu$6755.C[29]
.sym 111900 $nextpnr_ICESTORM_LC_38$I3
.sym 111902 picorv32.decoded_imm[30]
.sym 111903 picorv32.reg_pc[30]
.sym 111904 $auto$alumacc.cc:474:replace_alu$6755.C[30]
.sym 111910 $nextpnr_ICESTORM_LC_38$I3
.sym 111914 picorv32.reg_next_pc[4]
.sym 111915 $abc$60912$n6991
.sym 111916 picorv32.reg_pc[10]
.sym 111917 picorv32.reg_next_pc[8]
.sym 111918 $abc$60912$n7213
.sym 111919 picorv32.reg_pc[30]
.sym 111920 picorv32.reg_pc[25]
.sym 111921 picorv32.reg_pc[21]
.sym 111923 picorv32.reg_pc[28]
.sym 111925 picorv32.reg_pc[29]
.sym 111926 $abc$60912$n9836
.sym 111927 picorv32.reg_pc[13]
.sym 111929 $abc$60912$n6166_1
.sym 111930 $abc$60912$n9838
.sym 111931 picorv32.decoded_imm[11]
.sym 111932 picorv32.reg_next_pc[15]
.sym 111934 picorv32.decoded_imm_uj[26]
.sym 111935 $abc$60912$n7180
.sym 111937 picorv32.reg_pc[8]
.sym 111938 picorv32.is_lui_auipc_jal
.sym 111939 $abc$60912$n11457
.sym 111940 spiflash_bus_adr[1]
.sym 111941 $abc$60912$n4903
.sym 111942 picorv32.reg_next_pc[9]
.sym 111943 picorv32.reg_pc[25]
.sym 111944 $abc$60912$n4859_1
.sym 111945 $abc$60912$n7498
.sym 111946 $abc$60912$n7011_1
.sym 111947 $abc$60912$n4977
.sym 111948 picorv32.reg_next_pc[29]
.sym 111949 picorv32.reg_pc[21]
.sym 111956 $abc$60912$n6980_1
.sym 111957 $abc$60912$n6996_1
.sym 111958 $abc$60912$n7496_1
.sym 111959 picorv32.cpu_state[3]
.sym 111961 $abc$60912$n7498
.sym 111962 $abc$60912$n4859_1
.sym 111963 $abc$60912$n5752_1
.sym 111964 $abc$60912$n5894_1
.sym 111965 $abc$60912$n11452
.sym 111966 $abc$60912$n7290
.sym 111967 $abc$60912$n5370
.sym 111968 $abc$60912$n7553
.sym 111969 $abc$60912$n5371
.sym 111970 picorv32.reg_next_pc[22]
.sym 111974 $abc$60912$n7554_1
.sym 111975 $abc$60912$n5775
.sym 111977 $abc$60912$n8220
.sym 111978 $abc$60912$n9832
.sym 111979 $abc$60912$n9822
.sym 111980 picorv32.irq_state[0]
.sym 111981 $abc$60912$n6981_1
.sym 111982 $abc$60912$n7003
.sym 111983 $abc$60912$n9836
.sym 111984 $abc$60912$n5861_1
.sym 111985 picorv32.reg_next_pc[30]
.sym 111986 $abc$60912$n9838
.sym 111988 $abc$60912$n7553
.sym 111989 $abc$60912$n7554_1
.sym 111990 picorv32.cpu_state[3]
.sym 111991 $abc$60912$n11452
.sym 111994 $abc$60912$n9822
.sym 111995 $abc$60912$n8220
.sym 111996 $abc$60912$n5371
.sym 111997 $abc$60912$n5861_1
.sym 112000 picorv32.irq_state[0]
.sym 112001 $abc$60912$n6980_1
.sym 112002 picorv32.reg_next_pc[22]
.sym 112003 $abc$60912$n6981_1
.sym 112006 $abc$60912$n5370
.sym 112007 picorv32.irq_state[0]
.sym 112008 picorv32.reg_next_pc[30]
.sym 112009 $abc$60912$n9838
.sym 112012 $abc$60912$n7003
.sym 112013 $abc$60912$n5370
.sym 112015 $abc$60912$n9836
.sym 112018 $abc$60912$n7496_1
.sym 112019 $abc$60912$n7498
.sym 112020 $abc$60912$n4859_1
.sym 112021 $abc$60912$n7290
.sym 112025 $abc$60912$n5370
.sym 112026 $abc$60912$n6996_1
.sym 112027 $abc$60912$n9832
.sym 112030 $abc$60912$n5752_1
.sym 112031 $abc$60912$n5894_1
.sym 112032 picorv32.reg_next_pc[30]
.sym 112033 $abc$60912$n5775
.sym 112035 sys_clk_$glb_clk
.sym 112037 picorv32.reg_next_pc[9]
.sym 112038 picorv32.reg_pc[26]
.sym 112039 picorv32.reg_pc[17]
.sym 112040 picorv32.reg_pc[23]
.sym 112041 $abc$60912$n7234
.sym 112042 $abc$60912$n7219
.sym 112043 $abc$60912$n7186
.sym 112044 $abc$60912$n5811_1
.sym 112045 spiflash_bus_dat_w[16]
.sym 112047 spiflash_bus_adr[19]
.sym 112049 picorv32.reg_out[21]
.sym 112050 picorv32.reg_pc[0]
.sym 112051 $abc$60912$n7317
.sym 112053 picorv32.reg_next_pc[28]
.sym 112056 picorv32.reg_pc[10]
.sym 112057 $abc$60912$n5754_1
.sym 112058 $abc$60912$n7177
.sym 112059 $abc$60912$n7189
.sym 112060 picorv32.reg_pc[10]
.sym 112061 picorv32.reg_pc[29]
.sym 112062 $abc$60912$n5865
.sym 112063 $abc$60912$n4777
.sym 112064 $abc$60912$n11068
.sym 112065 $abc$60912$n7290
.sym 112066 picorv32.reg_pc[27]
.sym 112067 picorv32.reg_next_pc[23]
.sym 112068 $abc$60912$n4777
.sym 112069 picorv32.reg_pc[31]
.sym 112070 picorv32.reg_next_pc[31]
.sym 112071 picorv32.reg_pc[21]
.sym 112072 $abc$60912$n5775
.sym 112079 picorv32.latched_stalu
.sym 112080 $abc$60912$n5803_1
.sym 112085 $abc$60912$n7222
.sym 112086 $abc$60912$n6997
.sym 112088 $abc$60912$n7204
.sym 112089 $abc$60912$n4777
.sym 112090 picorv32.latched_stalu
.sym 112092 $abc$60912$n7005_1
.sym 112093 picorv32.reg_next_pc[27]
.sym 112094 picorv32.alu_out_q[29]
.sym 112095 $abc$60912$n6998_1
.sym 112097 $abc$60912$n5754_1
.sym 112098 $abc$60912$n5775
.sym 112099 $abc$60912$n5371
.sym 112100 picorv32.irq_state[0]
.sym 112101 $abc$60912$n7177
.sym 112105 $abc$60912$n7004_1
.sym 112106 picorv32.reg_out[29]
.sym 112107 picorv32.reg_out[29]
.sym 112108 picorv32.reg_next_pc[29]
.sym 112114 $abc$60912$n7204
.sym 112117 $abc$60912$n5754_1
.sym 112118 $abc$60912$n5803_1
.sym 112119 $abc$60912$n7177
.sym 112123 picorv32.irq_state[0]
.sym 112124 $abc$60912$n6997
.sym 112125 picorv32.reg_next_pc[27]
.sym 112126 $abc$60912$n6998_1
.sym 112129 picorv32.latched_stalu
.sym 112130 picorv32.reg_out[29]
.sym 112131 $abc$60912$n5371
.sym 112132 picorv32.alu_out_q[29]
.sym 112135 $abc$60912$n5775
.sym 112136 picorv32.reg_out[29]
.sym 112137 picorv32.alu_out_q[29]
.sym 112138 picorv32.latched_stalu
.sym 112143 $abc$60912$n7222
.sym 112147 picorv32.reg_out[29]
.sym 112148 picorv32.reg_next_pc[29]
.sym 112149 $abc$60912$n5775
.sym 112153 $abc$60912$n7005_1
.sym 112154 picorv32.irq_state[0]
.sym 112155 picorv32.reg_next_pc[29]
.sym 112156 $abc$60912$n7004_1
.sym 112157 $abc$60912$n4777
.sym 112158 sys_clk_$glb_clk
.sym 112159 $abc$60912$n1169_$glb_sr
.sym 112160 picorv32.reg_next_pc[10]
.sym 112161 picorv32.reg_next_pc[23]
.sym 112162 picorv32.reg_next_pc[22]
.sym 112163 picorv32.reg_next_pc[21]
.sym 112164 $abc$60912$n7225
.sym 112165 $abc$60912$n7231
.sym 112166 picorv32.reg_next_pc[16]
.sym 112167 picorv32.reg_next_pc[17]
.sym 112172 $abc$60912$n5754_1
.sym 112173 $abc$60912$n7207
.sym 112174 $abc$60912$n7387
.sym 112175 $abc$60912$n5770
.sym 112176 $abc$60912$n5803_1
.sym 112177 $abc$60912$n7186
.sym 112178 picorv32.latched_stalu
.sym 112179 $abc$60912$n6150_1
.sym 112180 $abc$60912$n5769_1
.sym 112181 picorv32.reg_pc[26]
.sym 112182 basesoc_uart_phy_tx_bitcount[0]
.sym 112183 picorv32.latched_stalu
.sym 112184 $abc$60912$n5775
.sym 112185 picorv32.reg_next_pc[26]
.sym 112186 picorv32.irq_state[0]
.sym 112187 $abc$60912$n5817_1
.sym 112188 $abc$60912$n5752_1
.sym 112189 $abc$60912$n5859
.sym 112190 $abc$60912$n7222
.sym 112191 $abc$60912$n5007
.sym 112192 picorv32.reg_out[29]
.sym 112193 picorv32.reg_out[29]
.sym 112194 $abc$60912$n7246
.sym 112195 picorv32.reg_next_pc[19]
.sym 112201 $abc$60912$n7246
.sym 112205 picorv32.alu_out_q[31]
.sym 112206 $abc$60912$n7228
.sym 112210 picorv32.latched_stalu
.sym 112214 $abc$60912$n7237
.sym 112217 $abc$60912$n5896_1
.sym 112218 $abc$60912$n5371
.sym 112220 picorv32.reg_out[31]
.sym 112221 $abc$60912$n5871_1
.sym 112222 $abc$60912$n5881_1
.sym 112223 $abc$60912$n5861_1
.sym 112225 $abc$60912$n5754_1
.sym 112227 picorv32.reg_next_pc[22]
.sym 112228 $abc$60912$n4777
.sym 112229 picorv32.latched_stalu
.sym 112230 picorv32.reg_next_pc[27]
.sym 112231 $abc$60912$n5752_1
.sym 112232 $abc$60912$n5775
.sym 112234 $abc$60912$n7237
.sym 112240 picorv32.reg_out[31]
.sym 112241 picorv32.alu_out_q[31]
.sym 112242 picorv32.latched_stalu
.sym 112243 $abc$60912$n5775
.sym 112249 $abc$60912$n7228
.sym 112252 $abc$60912$n5754_1
.sym 112253 $abc$60912$n7246
.sym 112255 $abc$60912$n5896_1
.sym 112258 picorv32.alu_out_q[31]
.sym 112259 $abc$60912$n5371
.sym 112260 picorv32.latched_stalu
.sym 112261 picorv32.reg_out[31]
.sym 112264 $abc$60912$n5752_1
.sym 112265 picorv32.reg_next_pc[27]
.sym 112266 $abc$60912$n5881_1
.sym 112270 $abc$60912$n5871_1
.sym 112271 $abc$60912$n5754_1
.sym 112273 $abc$60912$n7228
.sym 112276 picorv32.reg_next_pc[22]
.sym 112277 $abc$60912$n5775
.sym 112278 $abc$60912$n5752_1
.sym 112279 $abc$60912$n5861_1
.sym 112280 $abc$60912$n4777
.sym 112281 sys_clk_$glb_clk
.sym 112282 $abc$60912$n1169_$glb_sr
.sym 112283 $abc$60912$n5896_1
.sym 112284 $abc$60912$n5839
.sym 112285 $abc$60912$n5891_1
.sym 112286 picorv32.reg_next_pc[25]
.sym 112287 $abc$60912$n5871_1
.sym 112288 picorv32.reg_next_pc[27]
.sym 112289 $abc$60912$n5843
.sym 112290 $abc$60912$n5847
.sym 112292 $abc$60912$n7400
.sym 112294 picorv32.reg_pc[17]
.sym 112295 $abc$60912$n5769_1
.sym 112297 $abc$60912$n7237
.sym 112298 basesoc_uart_phy_rx_reg[5]
.sym 112301 picorv32.alu_out_q[31]
.sym 112303 $abc$60912$n7005_1
.sym 112304 $abc$60912$n5863_1
.sym 112305 $abc$60912$n4570
.sym 112306 picorv32.reg_next_pc[22]
.sym 112307 $abc$60912$n5867_1
.sym 112308 picorv32.decoded_imm_uj[29]
.sym 112309 $abc$60912$n5873_1
.sym 112310 $abc$60912$n7201
.sym 112311 $abc$60912$n7225
.sym 112312 picorv32.reg_pc[17]
.sym 112313 $abc$60912$n7231
.sym 112314 $abc$60912$n7237
.sym 112315 picorv32.reg_next_pc[16]
.sym 112316 $abc$60912$n5007
.sym 112317 $abc$60912$n7243
.sym 112318 $abc$60912$n2702
.sym 112324 $abc$60912$n4532
.sym 112325 $abc$60912$n5898
.sym 112327 $abc$60912$n5754_1
.sym 112330 picorv32.reg_next_pc[29]
.sym 112332 $abc$60912$n5889_1
.sym 112333 $abc$60912$n7243
.sym 112335 $abc$60912$n4777
.sym 112340 picorv32.reg_next_pc[31]
.sym 112341 picorv32.reg_op1[15]
.sym 112342 $abc$60912$n5891_1
.sym 112347 $abc$60912$n5892_1
.sym 112348 $abc$60912$n5752_1
.sym 112350 $abc$60912$n7249
.sym 112352 $abc$60912$n7210
.sym 112355 $abc$60912$n5847
.sym 112359 $abc$60912$n7243
.sym 112363 $abc$60912$n5889_1
.sym 112365 $abc$60912$n5752_1
.sym 112366 picorv32.reg_next_pc[29]
.sym 112370 $abc$60912$n5898
.sym 112371 picorv32.reg_next_pc[31]
.sym 112372 $abc$60912$n5752_1
.sym 112375 picorv32.reg_op1[15]
.sym 112382 $abc$60912$n7249
.sym 112388 $abc$60912$n4532
.sym 112393 $abc$60912$n5891_1
.sym 112394 $abc$60912$n5892_1
.sym 112395 $abc$60912$n7243
.sym 112396 $abc$60912$n5754_1
.sym 112399 $abc$60912$n7210
.sym 112401 $abc$60912$n5754_1
.sym 112402 $abc$60912$n5847
.sym 112403 $abc$60912$n4777
.sym 112404 sys_clk_$glb_clk
.sym 112405 $abc$60912$n1169_$glb_sr
.sym 112406 picorv32.reg_next_pc[26]
.sym 112407 $abc$60912$n5883_1
.sym 112408 $abc$60912$n5859
.sym 112409 $abc$60912$n7201
.sym 112410 $abc$60912$n5875_1
.sym 112411 picorv32.reg_next_pc[19]
.sym 112412 $abc$60912$n5867_1
.sym 112413 $abc$60912$n5892_1
.sym 112415 picorv32.reg_next_pc[27]
.sym 112416 picorv32.reg_next_pc[27]
.sym 112419 $abc$60912$n4593
.sym 112420 $abc$60912$n7324
.sym 112421 $abc$60912$n5769_1
.sym 112422 $abc$60912$n7243
.sym 112423 $abc$60912$n7404
.sym 112424 $abc$60912$n7249
.sym 112425 $abc$60912$n6176_1
.sym 112426 $abc$60912$n7401
.sym 112427 picorv32.decoded_imm_uj[20]
.sym 112428 $abc$60912$n5770
.sym 112429 $abc$60912$n7407
.sym 112431 $PACKER_VCC_NET_$glb_clk
.sym 112432 $abc$60912$n4863
.sym 112433 $abc$60912$n4903
.sym 112436 picorv32.reg_pc[21]
.sym 112437 $abc$60912$n7498
.sym 112438 picorv32.reg_next_pc[21]
.sym 112439 picorv32.reg_next_pc[29]
.sym 112440 spiflash_bus_adr[1]
.sym 112447 $abc$60912$n7204
.sym 112458 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112460 picorv32.reg_op1[5]
.sym 112465 $abc$60912$n11450
.sym 112472 picorv32.reg_pc[17]
.sym 112474 $abc$60912$n4752
.sym 112475 $abc$60912$n5754_1
.sym 112476 picorv32.reg_next_pc[7]
.sym 112482 picorv32.reg_next_pc[7]
.sym 112486 $abc$60912$n5754_1
.sym 112492 picorv32.reg_pc[17]
.sym 112499 $abc$60912$n7204
.sym 112504 $abc$60912$n11450
.sym 112513 picorv32.reg_op1[5]
.sym 112518 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112524 $abc$60912$n5754_1
.sym 112526 $abc$60912$n4752
.sym 112527 sys_clk_$glb_clk
.sym 112529 picorv32.reg_next_pc[21]
.sym 112530 $abc$60912$n5817_1
.sym 112531 $abc$60912$n6839_1
.sym 112532 picorv32.reg_next_pc[14]
.sym 112533 $abc$60912$n5007
.sym 112534 $abc$60912$n7180
.sym 112535 $abc$60912$n6750
.sym 112536 $abc$60912$n7138
.sym 112538 picorv32.reg_next_pc[19]
.sym 112541 $abc$60912$n5754_1
.sym 112542 $abc$60912$n7210
.sym 112544 $abc$60912$n5879_1
.sym 112547 $abc$60912$n7290
.sym 112549 picorv32.reg_pc[9]
.sym 112550 $abc$60912$n7177
.sym 112552 spiflash_bus_adr[19]
.sym 112556 picorv32.reg_pc[21]
.sym 112557 picorv32.reg_pc[31]
.sym 112559 $abc$60912$n4777
.sym 112561 $abc$60912$n7290
.sym 112563 $abc$60912$n4863
.sym 112564 $abc$60912$n7138
.sym 112575 picorv32.reg_out[15]
.sym 112578 $abc$60912$n4847
.sym 112580 $abc$60912$n5861_1
.sym 112590 $abc$60912$n4931
.sym 112591 $abc$60912$n7290
.sym 112598 $abc$60912$n4498_1
.sym 112606 $abc$60912$n7290
.sym 112609 $abc$60912$n5861_1
.sym 112623 $abc$60912$n4498_1
.sym 112627 $abc$60912$n4931
.sym 112642 $abc$60912$n4847
.sym 112645 picorv32.reg_out[15]
.sym 112652 picorv32.cpuregs_wrdata[29]
.sym 112655 $abc$60912$n4863
.sym 112657 $abc$60912$n5857_1
.sym 112658 $abc$60912$n9045
.sym 112661 $abc$60912$n7290
.sym 112669 picorv32.decoded_imm[27]
.sym 112676 $abc$60912$n6839_1
.sym 112677 picorv32.reg_out[29]
.sym 112679 $abc$60912$n5007
.sym 112680 $abc$60912$n5817_1
.sym 112683 picorv32.reg_out[29]
.sym 112684 $abc$60912$n4498_1
.sym 112714 spiflash_bus_adr[19]
.sym 112716 picorv32.reg_pc[21]
.sym 112717 picorv32.reg_pc[31]
.sym 112720 picorv32.cpuregs_rs1[2]
.sym 112740 picorv32.cpuregs_rs1[2]
.sym 112746 picorv32.reg_pc[21]
.sym 112763 spiflash_bus_adr[19]
.sym 112768 picorv32.reg_pc[31]
.sym 112783 $abc$60912$n4536
.sym 112785 picorv32.latched_rd[3]
.sym 112791 $abc$60912$n4811
.sym 112794 $abc$60912$n6126_1
.sym 112875 $abc$60912$n7401_1
.sym 112877 $abc$60912$n7331_1
.sym 112878 picorv32.irq_mask[1]
.sym 112885 picorv32.reg_next_pc[8]
.sym 112888 $abc$60912$n7528
.sym 112892 picorv32.irq_pending[17]
.sym 112894 picorv32.irq_pending[21]
.sym 112896 picorv32.irq_mask[9]
.sym 112897 $abc$60912$n7511
.sym 112898 $abc$60912$n4575_1
.sym 112899 $abc$60912$n4587_1
.sym 112906 picorv32.reg_next_pc[8]
.sym 112909 $abc$60912$n4696
.sym 112919 $PACKER_VCC_NET_$glb_clk
.sym 112924 picorv32.instr_rdcycle
.sym 112926 picorv32.count_cycle[0]
.sym 112928 picorv32.count_instr[0]
.sym 112931 picorv32.instr_rdinstr
.sym 112950 picorv32.count_instr[0]
.sym 112951 picorv32.instr_rdcycle
.sym 112952 picorv32.count_cycle[0]
.sym 112953 picorv32.instr_rdinstr
.sym 112957 $PACKER_VCC_NET_$glb_clk
.sym 112959 picorv32.count_cycle[0]
.sym 112997 sys_clk_$glb_clk
.sym 112998 $abc$60912$n1169_$glb_sr
.sym 113003 $abc$60912$n4603
.sym 113010 $abc$60912$n4588_1
.sym 113014 $abc$60912$n6664_1
.sym 113015 $abc$60912$n7286
.sym 113019 $abc$60912$n4671_1
.sym 113020 picorv32.count_instr[0]
.sym 113021 $abc$60912$n7587_1
.sym 113026 picorv32.count_cycle[3]
.sym 113032 $abc$60912$n9830
.sym 113040 $abc$60912$n7331_1
.sym 113043 picorv32.instr_rdcycle
.sym 113055 spiflash_bus_adr[6]
.sym 113058 $abc$60912$n4578
.sym 113066 picorv32.cpuregs_rs1[24]
.sym 113081 picorv32.count_cycle[6]
.sym 113084 $abc$60912$n7316
.sym 113085 picorv32.count_instr[6]
.sym 113086 picorv32.instr_rdcycle
.sym 113092 picorv32.count_instr[2]
.sym 113093 picorv32.instr_rdinstr
.sym 113094 picorv32.instr_rdcycle
.sym 113097 $abc$60912$n7375
.sym 113100 picorv32.count_cycle[2]
.sym 113101 picorv32.count_cycle[38]
.sym 113102 picorv32.instr_rdcycleh
.sym 113108 picorv32.count_cycle[34]
.sym 113119 picorv32.count_instr[6]
.sym 113120 picorv32.instr_rdinstr
.sym 113121 picorv32.count_cycle[38]
.sym 113122 picorv32.instr_rdcycleh
.sym 113125 picorv32.count_cycle[2]
.sym 113127 $abc$60912$n7316
.sym 113128 picorv32.instr_rdcycle
.sym 113131 picorv32.count_cycle[6]
.sym 113132 picorv32.instr_rdcycle
.sym 113133 $abc$60912$n7375
.sym 113137 picorv32.instr_rdinstr
.sym 113138 picorv32.count_cycle[34]
.sym 113139 picorv32.instr_rdcycleh
.sym 113140 picorv32.count_instr[2]
.sym 113162 $abc$60912$n11456
.sym 113163 $abc$60912$n5333
.sym 113164 picorv32.cpuregs_rs1[24]
.sym 113166 picorv32.cpuregs_wrdata[0]
.sym 113167 $abc$60912$n7465
.sym 113169 $abc$60912$n7538
.sym 113172 $abc$60912$n4525
.sym 113175 picorv32.count_cycle[6]
.sym 113176 picorv32.instr_rdinstr
.sym 113177 picorv32.decoded_rs2[3]
.sym 113180 $abc$60912$n7315
.sym 113181 picorv32.instr_rdcycle
.sym 113186 picorv32.latched_rd[0]
.sym 113187 $abc$60912$n11456
.sym 113189 $abc$60912$n7374
.sym 113190 $abc$60912$n7287
.sym 113194 picorv32.count_instr[34]
.sym 113195 picorv32.count_instr[39]
.sym 113196 $abc$60912$n4588_1
.sym 113204 picorv32.instr_rdcycle
.sym 113205 $abc$60912$n7599
.sym 113206 picorv32.instr_rdcycleh
.sym 113207 picorv32.count_instr[8]
.sym 113215 picorv32.instr_rdinstr
.sym 113216 picorv32.count_cycle[40]
.sym 113224 $abc$60912$n4578
.sym 113226 picorv32.count_cycle[8]
.sym 113232 picorv32.reg_next_pc[8]
.sym 113234 $abc$60912$n7406_1
.sym 113236 $abc$60912$n7406_1
.sym 113237 picorv32.instr_rdcycle
.sym 113239 picorv32.count_cycle[8]
.sym 113244 $abc$60912$n4578
.sym 113255 picorv32.reg_next_pc[8]
.sym 113267 $abc$60912$n7599
.sym 113278 picorv32.instr_rdinstr
.sym 113279 picorv32.count_cycle[40]
.sym 113280 picorv32.instr_rdcycleh
.sym 113281 picorv32.count_instr[8]
.sym 113285 $abc$60912$n7514
.sym 113286 $abc$60912$n7610
.sym 113287 $abc$60912$n4589
.sym 113291 $abc$60912$n7668
.sym 113292 picorv32.irq_mask[0]
.sym 113295 $abc$60912$n5757_1
.sym 113297 picorv32.count_cycle[18]
.sym 113298 $abc$60912$n4851
.sym 113299 $abc$60912$n4817
.sym 113301 picorv32.count_cycle[19]
.sym 113303 picorv32.instr_rdinstr
.sym 113304 picorv32.count_cycle[40]
.sym 113305 $abc$60912$n7405_1
.sym 113306 $abc$60912$n7287
.sym 113308 picorv32.cpuregs_rs1[24]
.sym 113309 $abc$60912$n4589
.sym 113311 spiflash_bus_adr[2]
.sym 113313 $abc$60912$n7331_1
.sym 113315 $abc$60912$n7465
.sym 113320 picorv32.instr_rdcycle
.sym 113326 picorv32.count_instr[28]
.sym 113327 picorv32.instr_rdcycleh
.sym 113328 picorv32.count_instr[29]
.sym 113329 picorv32.instr_rdinstrh
.sym 113330 picorv32.count_instr[30]
.sym 113331 $abc$60912$n7390_1
.sym 113332 picorv32.count_cycle[29]
.sym 113334 picorv32.count_cycle[28]
.sym 113335 picorv32.count_cycle[30]
.sym 113337 picorv32.instr_rdcycleh
.sym 113341 $abc$60912$n7287
.sym 113342 $abc$60912$n7645
.sym 113343 picorv32.instr_rdcycle
.sym 113345 picorv32.instr_rdinstr
.sym 113348 $abc$60912$n7635
.sym 113349 picorv32.count_cycle[60]
.sym 113351 picorv32.count_cycle[61]
.sym 113352 $abc$60912$n6726
.sym 113355 picorv32.count_instr[39]
.sym 113359 picorv32.count_instr[29]
.sym 113360 picorv32.instr_rdcycleh
.sym 113361 picorv32.count_cycle[61]
.sym 113362 picorv32.instr_rdinstr
.sym 113365 picorv32.instr_rdinstr
.sym 113366 picorv32.count_instr[30]
.sym 113367 picorv32.instr_rdcycle
.sym 113368 picorv32.count_cycle[30]
.sym 113379 $abc$60912$n6726
.sym 113383 $abc$60912$n7635
.sym 113384 picorv32.count_cycle[28]
.sym 113386 picorv32.instr_rdcycle
.sym 113389 picorv32.instr_rdcycle
.sym 113390 $abc$60912$n7645
.sym 113392 picorv32.count_cycle[29]
.sym 113395 picorv32.instr_rdcycleh
.sym 113396 picorv32.instr_rdinstr
.sym 113397 picorv32.count_instr[28]
.sym 113398 picorv32.count_cycle[60]
.sym 113401 $abc$60912$n7390_1
.sym 113402 $abc$60912$n7287
.sym 113403 picorv32.instr_rdinstrh
.sym 113404 picorv32.count_instr[39]
.sym 113408 spiflash_bus_adr[7]
.sym 113409 picorv32.cpuregs_rs1[15]
.sym 113410 $abc$60912$n7330_1
.sym 113411 $abc$60912$n7513
.sym 113413 $abc$60912$n7580
.sym 113414 picorv32.irq_mask[14]
.sym 113415 $abc$60912$n7623
.sym 113418 picorv32.irq_mask[0]
.sym 113419 picorv32.reg_next_pc[10]
.sym 113421 picorv32.instr_rdcycleh
.sym 113425 picorv32.instr_rdinstrh
.sym 113426 picorv32.count_instr[30]
.sym 113427 picorv32.instr_rdcycle
.sym 113428 picorv32.count_cycle[29]
.sym 113430 picorv32.count_cycle[28]
.sym 113431 $abc$60912$n4817
.sym 113432 $abc$60912$n7283
.sym 113433 $abc$60912$n7570
.sym 113435 $abc$60912$n6726
.sym 113437 $abc$60912$n7634
.sym 113438 picorv32.cpuregs_rs1[17]
.sym 113439 $abc$60912$n7647
.sym 113440 $abc$60912$n7668
.sym 113449 picorv32.count_instr[32]
.sym 113450 $abc$60912$n7315
.sym 113451 picorv32.instr_rdinstrh
.sym 113452 picorv32.instr_maskirq
.sym 113454 picorv32.instr_timer
.sym 113455 picorv32.timer[0]
.sym 113457 picorv32.instr_rdcycleh
.sym 113458 picorv32.cpuregs_rs1[0]
.sym 113459 $abc$60912$n7374
.sym 113460 picorv32.irq_mask[0]
.sym 113461 picorv32.count_instr[38]
.sym 113462 $abc$60912$n7287
.sym 113463 $abc$60912$n7286
.sym 113465 picorv32.count_cycle[32]
.sym 113466 picorv32.count_instr[34]
.sym 113467 $abc$60912$n4817
.sym 113470 $abc$60912$n7285
.sym 113475 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 113476 picorv32.cpuregs_rs1[9]
.sym 113479 $abc$60912$n7287
.sym 113482 picorv32.count_instr[32]
.sym 113483 $abc$60912$n7287
.sym 113484 picorv32.instr_rdinstrh
.sym 113485 $abc$60912$n7285
.sym 113488 picorv32.count_instr[38]
.sym 113489 picorv32.instr_rdinstrh
.sym 113490 $abc$60912$n7374
.sym 113491 $abc$60912$n7287
.sym 113497 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 113501 picorv32.cpuregs_rs1[0]
.sym 113506 picorv32.irq_mask[0]
.sym 113507 picorv32.instr_timer
.sym 113508 picorv32.timer[0]
.sym 113509 picorv32.instr_maskirq
.sym 113512 $abc$60912$n7286
.sym 113514 picorv32.instr_rdcycleh
.sym 113515 picorv32.count_cycle[32]
.sym 113520 picorv32.cpuregs_rs1[9]
.sym 113524 picorv32.count_instr[34]
.sym 113525 picorv32.instr_rdinstrh
.sym 113526 $abc$60912$n7315
.sym 113527 $abc$60912$n7287
.sym 113528 $abc$60912$n4817
.sym 113529 sys_clk_$glb_clk
.sym 113530 $abc$60912$n1169_$glb_sr
.sym 113531 $abc$60912$n7667
.sym 113532 $abc$60912$n7581_1
.sym 113533 $abc$60912$n7464
.sym 113534 $abc$60912$n7568
.sym 113535 $abc$60912$n7569_1
.sym 113536 picorv32.count_cycle[63]
.sym 113537 $abc$60912$n7557_1
.sym 113538 $abc$60912$n7666
.sym 113541 picorv32.reg_next_pc[8]
.sym 113542 $abc$60912$n4593
.sym 113543 picorv32.count_instr[36]
.sym 113544 picorv32.irq_mask[14]
.sym 113546 $abc$60912$n7480
.sym 113547 picorv32.count_instr[37]
.sym 113548 $abc$60912$n4555
.sym 113549 picorv32.count_instr[38]
.sym 113550 $abc$60912$n7287
.sym 113551 picorv32.is_sb_sh_sw
.sym 113552 $abc$60912$n4817
.sym 113553 picorv32.count_instr[32]
.sym 113554 picorv32.cpuregs_rs1[0]
.sym 113555 $abc$60912$n6960_1
.sym 113556 picorv32.cpuregs_rs1[8]
.sym 113557 picorv32.instr_rdinstrh
.sym 113558 $abc$60912$n7017_1
.sym 113559 picorv32.irq_mask[17]
.sym 113560 $abc$60912$n4578
.sym 113561 $abc$60912$n6726
.sym 113563 picorv32.cpuregs_rs1[24]
.sym 113564 picorv32.cpu_state[2]
.sym 113565 $abc$60912$n7623
.sym 113572 picorv32.instr_timer
.sym 113573 picorv32.cpuregs_rs1[15]
.sym 113576 $abc$60912$n7491
.sym 113577 picorv32.timer[18]
.sym 113580 picorv32.cpuregs_rs1[18]
.sym 113581 picorv32.instr_maskirq
.sym 113582 picorv32.timer[17]
.sym 113584 $abc$60912$n7287
.sym 113585 $abc$60912$n7512_1
.sym 113586 picorv32.count_instr[47]
.sym 113587 picorv32.instr_rdinstrh
.sym 113588 picorv32.cpu_state[2]
.sym 113591 $abc$60912$n7517
.sym 113593 $abc$60912$n7516
.sym 113594 $abc$60912$n7489
.sym 113595 picorv32.irq_mask[15]
.sym 113596 picorv32.irq_mask[18]
.sym 113598 picorv32.cpuregs_rs1[17]
.sym 113599 $abc$60912$n4817
.sym 113600 $abc$60912$n7488
.sym 113602 picorv32.irq_mask[17]
.sym 113606 picorv32.cpuregs_rs1[18]
.sym 113611 picorv32.timer[18]
.sym 113612 picorv32.instr_timer
.sym 113613 picorv32.irq_mask[18]
.sym 113614 picorv32.instr_maskirq
.sym 113617 picorv32.instr_maskirq
.sym 113618 picorv32.irq_mask[15]
.sym 113619 $abc$60912$n7491
.sym 113620 $abc$60912$n7488
.sym 113623 picorv32.timer[17]
.sym 113624 picorv32.instr_timer
.sym 113625 picorv32.irq_mask[17]
.sym 113626 picorv32.instr_maskirq
.sym 113629 $abc$60912$n7489
.sym 113630 picorv32.count_instr[47]
.sym 113631 picorv32.instr_rdinstrh
.sym 113632 $abc$60912$n7287
.sym 113635 $abc$60912$n7516
.sym 113636 $abc$60912$n7512_1
.sym 113637 $abc$60912$n7517
.sym 113638 picorv32.cpu_state[2]
.sym 113644 picorv32.cpuregs_rs1[17]
.sym 113647 picorv32.cpuregs_rs1[15]
.sym 113651 $abc$60912$n4817
.sym 113652 sys_clk_$glb_clk
.sym 113653 $abc$60912$n1169_$glb_sr
.sym 113654 $abc$60912$n7407_1
.sym 113655 $abc$60912$n7536_1
.sym 113656 $abc$60912$n7537
.sym 113657 $abc$60912$n7664
.sym 113658 $abc$60912$n7665
.sym 113659 picorv32.irq_mask[31]
.sym 113660 picorv32.irq_mask[8]
.sym 113661 $abc$60912$n7663
.sym 113662 $abc$60912$n4601
.sym 113664 picorv32.reg_next_pc[8]
.sym 113665 $abc$60912$n4601
.sym 113666 picorv32.instr_maskirq
.sym 113667 picorv32.instr_maskirq
.sym 113668 picorv32.timer[19]
.sym 113669 spiflash_bus_adr[0]
.sym 113670 picorv32.count_instr[45]
.sym 113672 $abc$60912$n7487_1
.sym 113673 $abc$60912$n7582
.sym 113674 picorv32.count_instr[47]
.sym 113675 picorv32.count_instr[63]
.sym 113676 picorv32.cpuregs_rs1[18]
.sym 113677 picorv32.instr_rdcycle
.sym 113678 picorv32.latched_rd[0]
.sym 113683 picorv32.irq_mask[8]
.sym 113684 $abc$60912$n4778
.sym 113685 $abc$60912$n7287
.sym 113686 picorv32.cpuregs_wrdata[14]
.sym 113687 $abc$60912$n4588_1
.sym 113688 picorv32.irq_state[1]
.sym 113696 $abc$60912$n7525
.sym 113697 picorv32.count_instr[61]
.sym 113698 picorv32.cpuregs_rs1[29]
.sym 113699 picorv32.instr_timer
.sym 113700 $abc$60912$n7287
.sym 113702 $abc$60912$n7644
.sym 113703 $abc$60912$n4554
.sym 113704 picorv32.timer[21]
.sym 113705 picorv32.instr_maskirq
.sym 113706 $abc$60912$n7646
.sym 113707 $abc$60912$n7634
.sym 113708 $abc$60912$n7287
.sym 113709 $abc$60912$n7647
.sym 113710 $abc$60912$n7633
.sym 113711 picorv32.cpu_state[2]
.sym 113712 picorv32.cpuregs_wrdata[14]
.sym 113715 $abc$60912$n7643
.sym 113717 picorv32.instr_rdinstrh
.sym 113718 $abc$60912$n7523
.sym 113720 $abc$60912$n7528
.sym 113721 $abc$60912$n7642
.sym 113723 picorv32.irq_mask[21]
.sym 113724 picorv32.cpuregs_rs1[28]
.sym 113725 picorv32.count_instr[60]
.sym 113728 picorv32.cpuregs_rs1[28]
.sym 113729 $abc$60912$n4554
.sym 113730 $abc$60912$n7633
.sym 113734 $abc$60912$n7525
.sym 113735 picorv32.cpu_state[2]
.sym 113736 $abc$60912$n7523
.sym 113737 $abc$60912$n7528
.sym 113740 $abc$60912$n7643
.sym 113741 $abc$60912$n4554
.sym 113743 picorv32.cpuregs_rs1[29]
.sym 113746 $abc$60912$n7642
.sym 113747 $abc$60912$n7646
.sym 113748 $abc$60912$n7647
.sym 113749 picorv32.cpu_state[2]
.sym 113752 picorv32.instr_rdinstrh
.sym 113753 $abc$60912$n7644
.sym 113754 picorv32.count_instr[61]
.sym 113755 $abc$60912$n7287
.sym 113758 picorv32.cpuregs_wrdata[14]
.sym 113764 picorv32.instr_timer
.sym 113765 picorv32.irq_mask[21]
.sym 113766 picorv32.timer[21]
.sym 113767 picorv32.instr_maskirq
.sym 113770 $abc$60912$n7634
.sym 113771 picorv32.instr_rdinstrh
.sym 113772 picorv32.count_instr[60]
.sym 113773 $abc$60912$n7287
.sym 113775 sys_clk_$glb_clk
.sym 113777 $abc$60912$n7590_1
.sym 113778 $abc$60912$n7622
.sym 113779 picorv32.irq_state[0]
.sym 113780 picorv32.irq_state[1]
.sym 113781 $abc$60912$n7401_1
.sym 113782 $abc$60912$n7589
.sym 113783 $abc$60912$n7402_1
.sym 113784 $abc$60912$n7536_1
.sym 113787 $abc$60912$n7473
.sym 113790 picorv32.irq_mask[8]
.sym 113791 picorv32.instr_maskirq
.sym 113793 spiflash_clk
.sym 113794 $abc$60912$n7646
.sym 113796 $abc$60912$n7407_1
.sym 113797 picorv32.timer[29]
.sym 113798 picorv32.count_cycle[50]
.sym 113799 $abc$60912$n10364
.sym 113800 $abc$60912$n7525
.sym 113801 picorv32.instr_maskirq
.sym 113802 $abc$60912$n7518_1
.sym 113803 spiflash_bus_adr[2]
.sym 113804 $abc$60912$n7641
.sym 113805 $abc$60912$n4589
.sym 113806 $abc$60912$n5937_1
.sym 113807 $abc$60912$n4601
.sym 113808 $abc$60912$n4817
.sym 113809 $abc$60912$n7669
.sym 113810 picorv32.cpu_state[1]
.sym 113811 picorv32.irq_pending[17]
.sym 113812 picorv32.instr_rdcycle
.sym 113820 $abc$60912$n7539_1
.sym 113823 picorv32.cpuregs_rs1[19]
.sym 113825 picorv32.instr_maskirq
.sym 113826 $abc$60912$n7534
.sym 113827 picorv32.irq_mask[19]
.sym 113829 $abc$60912$n4813
.sym 113831 picorv32.irq_mask[17]
.sym 113832 picorv32.irq_mask[21]
.sym 113834 picorv32.cpu_state[2]
.sym 113835 picorv32.irq_pending[17]
.sym 113836 picorv32.irq_pending[21]
.sym 113840 $abc$60912$n7535
.sym 113841 $abc$60912$n7536_1
.sym 113843 picorv32.instr_timer
.sym 113844 $abc$60912$n4554
.sym 113846 picorv32.timer[19]
.sym 113847 picorv32.irq_pending[4]
.sym 113849 picorv32.irq_mask[4]
.sym 113851 $abc$60912$n7535
.sym 113852 $abc$60912$n4554
.sym 113854 picorv32.cpuregs_rs1[19]
.sym 113857 picorv32.irq_pending[17]
.sym 113860 picorv32.irq_mask[17]
.sym 113864 picorv32.irq_mask[21]
.sym 113865 picorv32.irq_pending[21]
.sym 113869 $abc$60912$n7536_1
.sym 113870 picorv32.cpu_state[2]
.sym 113871 $abc$60912$n7534
.sym 113872 $abc$60912$n7539_1
.sym 113875 picorv32.irq_mask[17]
.sym 113878 picorv32.irq_pending[17]
.sym 113882 picorv32.irq_mask[4]
.sym 113884 picorv32.irq_pending[4]
.sym 113887 picorv32.instr_timer
.sym 113888 picorv32.instr_maskirq
.sym 113889 picorv32.irq_mask[19]
.sym 113890 picorv32.timer[19]
.sym 113894 picorv32.irq_mask[4]
.sym 113896 picorv32.irq_pending[4]
.sym 113897 $abc$60912$n4813
.sym 113898 sys_clk_$glb_clk
.sym 113899 $abc$60912$n1169_$glb_sr
.sym 113900 $abc$60912$n4591_1
.sym 113901 $abc$60912$n6939_1
.sym 113902 picorv32.irq_pending[19]
.sym 113903 picorv32.irq_pending[8]
.sym 113904 $abc$60912$n6960_1
.sym 113905 picorv32.irq_pending[15]
.sym 113906 $abc$60912$n4596
.sym 113907 picorv32.irq_pending[12]
.sym 113910 $abc$60912$n5704
.sym 113911 picorv32.latched_rd[5]
.sym 113912 $abc$60912$n4719_1
.sym 113913 picorv32.cpuregs_rs1[23]
.sym 113914 picorv32.irq_pending[4]
.sym 113915 picorv32.irq_state[1]
.sym 113916 picorv32.count_instr[61]
.sym 113918 picorv32.count_instr[62]
.sym 113920 picorv32.cpuregs_rs1[29]
.sym 113921 $abc$60912$n6914_1
.sym 113922 $abc$60912$n11461
.sym 113924 $abc$60912$n7648
.sym 113925 picorv32.pcpi_mul.pcpi_insn[14]
.sym 113926 picorv32.irq_state[1]
.sym 113927 $abc$60912$n7533_1
.sym 113928 picorv32.instr_retirq
.sym 113929 $abc$60912$n7640
.sym 113930 $abc$60912$n4813
.sym 113932 $abc$60912$n7283
.sym 113933 picorv32.instr_ecall_ebreak
.sym 113934 picorv32.cpuregs_rs1[17]
.sym 113935 picorv32.cpuregs_rs1[21]
.sym 113942 picorv32.cpuregs_rs1[21]
.sym 113943 picorv32.irq_pending[21]
.sym 113947 picorv32.cpuregs_rs1[1]
.sym 113949 picorv32.cpu_state[1]
.sym 113953 picorv32.irq_mask[12]
.sym 113955 picorv32.irq_mask[21]
.sym 113958 picorv32.cpuregs_rs1[19]
.sym 113961 picorv32.instr_maskirq
.sym 113962 $abc$60912$n7518_1
.sym 113964 picorv32.irq_pending[12]
.sym 113966 picorv32.irq_pending[17]
.sym 113967 $abc$60912$n4554
.sym 113968 $abc$60912$n4817
.sym 113970 $abc$60912$n7511
.sym 113972 picorv32.cpuregs_rs1[12]
.sym 113976 picorv32.irq_pending[21]
.sym 113977 picorv32.irq_mask[21]
.sym 113982 picorv32.cpuregs_rs1[19]
.sym 113986 picorv32.cpuregs_rs1[12]
.sym 113987 $abc$60912$n4554
.sym 113988 picorv32.instr_maskirq
.sym 113989 picorv32.irq_mask[12]
.sym 113992 picorv32.irq_pending[12]
.sym 113994 picorv32.irq_mask[12]
.sym 114000 picorv32.cpuregs_rs1[12]
.sym 114004 $abc$60912$n7518_1
.sym 114005 picorv32.irq_pending[17]
.sym 114006 picorv32.cpu_state[1]
.sym 114007 $abc$60912$n7511
.sym 114011 picorv32.cpuregs_rs1[21]
.sym 114019 picorv32.cpuregs_rs1[1]
.sym 114020 $abc$60912$n4817
.sym 114021 sys_clk_$glb_clk
.sym 114022 $abc$60912$n1169_$glb_sr
.sym 114023 $abc$60912$n4578
.sym 114024 $abc$60912$n4599
.sym 114025 $abc$60912$n5764_1
.sym 114026 $abc$60912$n4592_1
.sym 114027 $abc$60912$n5758_1
.sym 114028 $abc$60912$n7481_1
.sym 114029 picorv32.irq_pending[16]
.sym 114030 picorv32.irq_pending[13]
.sym 114033 $abc$60912$n7532
.sym 114034 $abc$60912$n6942
.sym 114035 $abc$60912$n6981_1
.sym 114036 picorv32.irq_mask[28]
.sym 114037 $abc$60912$n7510
.sym 114038 picorv32.irq_pending[8]
.sym 114039 picorv32.cpuregs_rs1[11]
.sym 114040 $abc$60912$n4510
.sym 114041 $abc$60912$n4764
.sym 114042 picorv32.irq_mask[15]
.sym 114043 picorv32.is_sb_sh_sw
.sym 114044 $abc$60912$n6939_1
.sym 114045 $abc$60912$n7670
.sym 114046 spiflash_bus_adr[2]
.sym 114047 picorv32.irq_pending[18]
.sym 114049 $abc$60912$n7610
.sym 114051 $abc$60912$n6960_1
.sym 114052 spiflash_bus_dat_w[1]
.sym 114053 $abc$60912$n4813
.sym 114054 $abc$60912$n7017_1
.sym 114055 $abc$60912$n7282
.sym 114056 $abc$60912$n4578
.sym 114057 $abc$60912$n6726
.sym 114058 $abc$60912$n4599
.sym 114064 $abc$60912$n4591_1
.sym 114065 $abc$60912$n4590
.sym 114066 picorv32.irq_pending[19]
.sym 114067 $abc$60912$n5761_1
.sym 114069 picorv32.irq_mask[18]
.sym 114070 $abc$60912$n5767_1
.sym 114071 $abc$60912$n4608
.sym 114073 $abc$60912$n7540
.sym 114074 $abc$60912$n7641
.sym 114075 $abc$60912$n4813
.sym 114076 picorv32.irq_pending[18]
.sym 114077 $abc$60912$n5766_1
.sym 114078 picorv32.irq_pending[29]
.sym 114082 picorv32.decoder_trigger
.sym 114083 picorv32.irq_pending[17]
.sym 114084 $abc$60912$n7648
.sym 114085 picorv32.irq_mask[0]
.sym 114086 picorv32.irq_pending[16]
.sym 114087 $abc$60912$n7533_1
.sym 114088 $abc$60912$n8220
.sym 114089 picorv32.irq_pending[0]
.sym 114092 $abc$60912$n5758_1
.sym 114094 picorv32.irq_pending[19]
.sym 114095 picorv32.cpu_state[1]
.sym 114097 picorv32.cpu_state[1]
.sym 114098 $abc$60912$n7641
.sym 114099 $abc$60912$n7648
.sym 114100 picorv32.irq_pending[29]
.sym 114103 $abc$60912$n4608
.sym 114104 picorv32.decoder_trigger
.sym 114105 $abc$60912$n8220
.sym 114106 picorv32.cpu_state[1]
.sym 114109 $abc$60912$n4591_1
.sym 114110 $abc$60912$n4590
.sym 114111 picorv32.irq_pending[0]
.sym 114112 picorv32.irq_mask[0]
.sym 114115 picorv32.irq_pending[19]
.sym 114116 $abc$60912$n7540
.sym 114117 $abc$60912$n7533_1
.sym 114118 picorv32.cpu_state[1]
.sym 114122 picorv32.irq_mask[18]
.sym 114124 picorv32.irq_pending[18]
.sym 114127 $abc$60912$n5761_1
.sym 114128 $abc$60912$n5767_1
.sym 114129 $abc$60912$n5758_1
.sym 114130 $abc$60912$n5766_1
.sym 114133 picorv32.irq_pending[19]
.sym 114134 picorv32.irq_pending[17]
.sym 114135 picorv32.irq_pending[16]
.sym 114136 picorv32.irq_pending[18]
.sym 114139 picorv32.irq_mask[18]
.sym 114141 picorv32.irq_pending[18]
.sym 114143 $abc$60912$n4813
.sym 114144 sys_clk_$glb_clk
.sym 114145 $abc$60912$n1169_$glb_sr
.sym 114146 picorv32.pcpi_mul.pcpi_insn[14]
.sym 114147 $abc$60912$n4581_1
.sym 114148 $abc$60912$n7282
.sym 114149 $abc$60912$n6917_1
.sym 114150 $abc$60912$n4635
.sym 114151 $abc$60912$n4573_1
.sym 114152 $abc$60912$n4580
.sym 114153 $abc$60912$n4572
.sym 114155 $abc$60912$n7481_1
.sym 114156 $abc$60912$n4525
.sym 114157 $abc$60912$n9794
.sym 114158 $abc$60912$n4595
.sym 114159 $abc$60912$n7540
.sym 114160 picorv32.decoder_trigger
.sym 114161 $abc$60912$n4570
.sym 114162 spiflash_bus_adr[0]
.sym 114163 picorv32.instr_rdinstr
.sym 114164 $abc$60912$n4752
.sym 114165 $abc$60912$n5400_1
.sym 114167 $abc$60912$n4608
.sym 114168 picorv32.cpuregs_rs1[23]
.sym 114169 picorv32.instr_timer
.sym 114170 picorv32.latched_rd[0]
.sym 114171 spiflash_bus_adr[6]
.sym 114172 $abc$60912$n8220
.sym 114173 picorv32.irq_state[1]
.sym 114174 spiflash_bus_adr[3]
.sym 114175 $abc$60912$n6652_1
.sym 114176 picorv32.irq_pending[9]
.sym 114177 picorv32.irq_mask[1]
.sym 114178 picorv32.cpuregs_wrdata[14]
.sym 114179 $abc$60912$n7621
.sym 114180 $abc$60912$n4588_1
.sym 114181 $abc$60912$n11445
.sym 114188 picorv32.irq_pending[11]
.sym 114189 $abc$60912$n4813
.sym 114190 $abc$60912$n4601
.sym 114191 picorv32.irq_mask[11]
.sym 114192 picorv32.irq_pending[20]
.sym 114196 picorv32.irq_pending[21]
.sym 114197 $abc$60912$n4576_1
.sym 114198 picorv32.irq_active
.sym 114199 picorv32.irq_mask[23]
.sym 114200 picorv32.irq_pending[23]
.sym 114201 picorv32.irq_mask[2]
.sym 114202 $abc$60912$n4600
.sym 114203 picorv32.irq_mask[9]
.sym 114204 picorv32.irq_pending[22]
.sym 114205 $abc$60912$n4575_1
.sym 114210 picorv32.irq_pending[9]
.sym 114211 $abc$60912$n4598
.sym 114218 $abc$60912$n4599
.sym 114220 picorv32.irq_pending[21]
.sym 114221 picorv32.irq_pending[22]
.sym 114222 picorv32.irq_pending[23]
.sym 114223 picorv32.irq_pending[20]
.sym 114226 $abc$60912$n4576_1
.sym 114227 $abc$60912$n4575_1
.sym 114228 picorv32.irq_pending[11]
.sym 114229 picorv32.irq_mask[11]
.sym 114234 picorv32.irq_mask[9]
.sym 114235 picorv32.irq_pending[9]
.sym 114238 picorv32.irq_mask[2]
.sym 114241 picorv32.irq_active
.sym 114245 picorv32.irq_mask[23]
.sym 114246 picorv32.irq_pending[23]
.sym 114250 picorv32.irq_mask[23]
.sym 114251 picorv32.irq_pending[23]
.sym 114256 $abc$60912$n4600
.sym 114257 $abc$60912$n4601
.sym 114258 $abc$60912$n4599
.sym 114259 $abc$60912$n4598
.sym 114263 picorv32.irq_mask[9]
.sym 114264 picorv32.irq_pending[9]
.sym 114266 $abc$60912$n4813
.sym 114267 sys_clk_$glb_clk
.sym 114268 $abc$60912$n1169_$glb_sr
.sym 114269 $abc$60912$n4569
.sym 114270 $abc$60912$n5375
.sym 114271 picorv32.instr_srai
.sym 114272 picorv32.is_slli_srli_srai
.sym 114273 picorv32.is_sll_srl_sra
.sym 114274 picorv32.pcpi_mul.pcpi_insn[12]
.sym 114275 $abc$60912$n7493_1
.sym 114276 picorv32.instr_srli
.sym 114279 picorv32.cpuregs_wrdata[3]
.sym 114280 $abc$60912$n6947_1
.sym 114281 $abc$60912$n4579
.sym 114283 $abc$60912$n4813
.sym 114284 picorv32.cpuregs_rs1[10]
.sym 114285 $abc$60912$n4554
.sym 114286 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114287 $abc$60912$n5247_1
.sym 114288 $abc$60912$n7640
.sym 114289 $abc$60912$n765
.sym 114290 picorv32.reg_out[1]
.sym 114291 picorv32.instr_setq
.sym 114292 $abc$60912$n4582
.sym 114293 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114294 $abc$60912$n7518_1
.sym 114295 $abc$60912$n4608
.sym 114296 $abc$60912$n4754
.sym 114297 picorv32.mem_rdata_q[12]
.sym 114298 $abc$60912$n5937_1
.sym 114299 picorv32.cpu_state[1]
.sym 114300 picorv32.instr_srli
.sym 114301 $abc$60912$n9092
.sym 114302 $abc$60912$n4569
.sym 114304 picorv32.mem_rdata_q[13]
.sym 114311 picorv32.irq_mask[11]
.sym 114312 $abc$60912$n4606_1
.sym 114313 $abc$60912$n11451
.sym 114314 $abc$60912$n4586
.sym 114316 picorv32.irq_mask[20]
.sym 114318 $abc$60912$n4603
.sym 114319 picorv32.irq_pending[18]
.sym 114321 $abc$60912$n4813
.sym 114323 picorv32.irq_state[1]
.sym 114324 $abc$60912$n4588_1
.sym 114325 picorv32.cpu_state[1]
.sym 114326 $abc$60912$n4587_1
.sym 114327 $abc$60912$n4585
.sym 114330 $abc$60912$n4604
.sym 114331 $abc$60912$n7522
.sym 114333 $abc$60912$n7529
.sym 114334 $abc$60912$n4605
.sym 114335 picorv32.irq_pending[11]
.sym 114339 picorv32.irq_pending[20]
.sym 114340 picorv32.cpu_state[3]
.sym 114343 $abc$60912$n4586
.sym 114344 $abc$60912$n4585
.sym 114345 $abc$60912$n4587_1
.sym 114346 $abc$60912$n4588_1
.sym 114349 picorv32.irq_mask[11]
.sym 114352 picorv32.irq_pending[11]
.sym 114355 picorv32.cpu_state[1]
.sym 114356 picorv32.cpu_state[3]
.sym 114357 picorv32.irq_pending[20]
.sym 114358 $abc$60912$n11451
.sym 114361 $abc$60912$n4603
.sym 114362 $abc$60912$n4606_1
.sym 114363 $abc$60912$n4605
.sym 114364 $abc$60912$n4604
.sym 114367 picorv32.irq_mask[20]
.sym 114369 picorv32.irq_pending[20]
.sym 114374 picorv32.irq_pending[20]
.sym 114376 picorv32.irq_mask[20]
.sym 114379 picorv32.irq_pending[11]
.sym 114380 picorv32.irq_mask[11]
.sym 114381 picorv32.irq_state[1]
.sym 114385 $abc$60912$n7529
.sym 114386 picorv32.irq_pending[18]
.sym 114387 $abc$60912$n7522
.sym 114388 picorv32.cpu_state[1]
.sym 114389 $abc$60912$n4813
.sym 114390 sys_clk_$glb_clk
.sym 114391 $abc$60912$n1169_$glb_sr
.sym 114392 picorv32.instr_bne
.sym 114393 picorv32.instr_slti
.sym 114394 $abc$60912$n4544
.sym 114395 picorv32.instr_sra
.sym 114396 $abc$60912$n5064_1
.sym 114397 picorv32.instr_sltiu
.sym 114398 $abc$60912$n4810
.sym 114399 $abc$60912$n7662
.sym 114401 picorv32.pcpi_mul.pcpi_insn[12]
.sym 114403 $abc$60912$n4587_1
.sym 114404 picorv32.is_lb_lh_lw_lbu_lhu
.sym 114405 $abc$60912$n5376
.sym 114406 picorv32.instr_slt
.sym 114407 $abc$60912$n5801
.sym 114408 $abc$60912$n4754
.sym 114409 $abc$60912$n5380
.sym 114410 picorv32.mem_rdata_q[12]
.sym 114411 $abc$60912$n4696
.sym 114413 $abc$60912$n4570
.sym 114414 $abc$60912$n4604
.sym 114415 $abc$60912$n2702
.sym 114417 picorv32.is_alu_reg_imm
.sym 114418 $abc$60912$n5371
.sym 114420 picorv32.instr_retirq
.sym 114421 picorv32.mem_rdata_latched_noshuffle[4]
.sym 114422 $abc$60912$n7139
.sym 114423 $abc$60912$n5421_1
.sym 114426 picorv32.reg_pc[0]
.sym 114427 picorv32.irq_pending[23]
.sym 114433 picorv32.instr_lw
.sym 114435 picorv32.instr_srai
.sym 114436 picorv32.do_waitirq
.sym 114437 $abc$60912$n11454
.sym 114439 $abc$60912$n5421_1
.sym 114440 picorv32.instr_sh
.sym 114441 $abc$60912$n5400_1
.sym 114442 picorv32.instr_lbu
.sym 114443 picorv32.instr_sb
.sym 114444 picorv32.decoder_trigger
.sym 114445 picorv32.instr_jalr
.sym 114446 picorv32.reg_op1[31]
.sym 114447 picorv32.is_sb_sh_sw
.sym 114449 $abc$60912$n11448
.sym 114451 picorv32.irq_pending[23]
.sym 114452 picorv32.instr_sra
.sym 114453 $abc$60912$n5064_1
.sym 114454 picorv32.cpu_state[3]
.sym 114456 picorv32.irq_state[0]
.sym 114457 $abc$60912$n4620
.sym 114459 picorv32.cpu_state[1]
.sym 114460 $abc$60912$n4754
.sym 114466 picorv32.reg_op1[31]
.sym 114467 picorv32.instr_sra
.sym 114468 picorv32.instr_srai
.sym 114472 picorv32.do_waitirq
.sym 114474 picorv32.irq_state[0]
.sym 114475 picorv32.decoder_trigger
.sym 114479 picorv32.is_sb_sh_sw
.sym 114481 $abc$60912$n5400_1
.sym 114484 picorv32.cpu_state[1]
.sym 114485 $abc$60912$n11454
.sym 114486 picorv32.cpu_state[3]
.sym 114487 picorv32.irq_pending[23]
.sym 114490 picorv32.instr_lbu
.sym 114491 picorv32.instr_sh
.sym 114492 picorv32.instr_lw
.sym 114493 picorv32.instr_sb
.sym 114496 $abc$60912$n4620
.sym 114498 picorv32.instr_jalr
.sym 114499 $abc$60912$n5064_1
.sym 114502 $abc$60912$n11448
.sym 114503 picorv32.cpu_state[3]
.sym 114508 picorv32.is_sb_sh_sw
.sym 114509 $abc$60912$n5421_1
.sym 114512 $abc$60912$n4754
.sym 114513 sys_clk_$glb_clk
.sym 114515 $abc$60912$n4568
.sym 114516 $abc$60912$n4561
.sym 114517 picorv32.is_slti_blt_slt
.sym 114518 $abc$60912$n5750_1
.sym 114519 picorv32.mem_rdata_q[4]
.sym 114520 $abc$60912$n4777
.sym 114521 $abc$60912$n5752_1
.sym 114522 $abc$60912$n5371
.sym 114523 picorv32.mem_do_prefetch
.sym 114524 picorv32.instr_lbu
.sym 114525 $abc$60912$n5003
.sym 114526 picorv32.reg_pc[8]
.sym 114527 $abc$60912$n4779
.sym 114528 spiflash_bus_adr[6]
.sym 114529 $abc$60912$n11453
.sym 114530 $abc$60912$n11454
.sym 114531 $abc$60912$n7662
.sym 114532 $abc$60912$n7670
.sym 114533 $abc$60912$n4764
.sym 114534 picorv32.decoded_imm[0]
.sym 114535 $abc$60912$n4755
.sym 114536 $abc$60912$n4637
.sym 114537 $abc$60912$n5937_1
.sym 114538 picorv32.irq_mask[27]
.sym 114540 picorv32.cpu_state[2]
.sym 114541 picorv32.mem_rdata_q[6]
.sym 114542 picorv32.irq_state[0]
.sym 114543 picorv32.cpu_state[3]
.sym 114544 $abc$60912$n5062_1
.sym 114545 picorv32.instr_retirq
.sym 114546 picorv32.instr_waitirq
.sym 114547 $abc$60912$n5370
.sym 114548 $abc$60912$n6726
.sym 114549 picorv32.instr_retirq
.sym 114550 picorv32.latched_branch
.sym 114559 $abc$60912$n4570
.sym 114560 $abc$60912$n4686_1
.sym 114561 $abc$60912$n11450
.sym 114562 picorv32.instr_waitirq
.sym 114563 $abc$60912$n4693_1
.sym 114564 $abc$60912$n4540
.sym 114565 $abc$60912$n4608
.sym 114566 picorv32.irq_state[0]
.sym 114567 picorv32.do_waitirq
.sym 114569 picorv32.cpu_state[3]
.sym 114570 $abc$60912$n4585
.sym 114571 picorv32.mem_rdata_q[4]
.sym 114572 $abc$60912$n4569
.sym 114574 $abc$60912$n5756_1
.sym 114575 picorv32.decoder_trigger
.sym 114576 picorv32.reg_next_pc[10]
.sym 114581 picorv32.irq_state[1]
.sym 114582 $abc$60912$n5757_1
.sym 114583 picorv32.decoder_trigger
.sym 114589 picorv32.mem_rdata_q[4]
.sym 114590 $abc$60912$n4540
.sym 114591 $abc$60912$n4686_1
.sym 114592 $abc$60912$n4693_1
.sym 114596 picorv32.instr_waitirq
.sym 114597 picorv32.decoder_trigger
.sym 114598 picorv32.do_waitirq
.sym 114603 $abc$60912$n4608
.sym 114604 $abc$60912$n5757_1
.sym 114608 $abc$60912$n4569
.sym 114610 $abc$60912$n5756_1
.sym 114613 picorv32.cpu_state[3]
.sym 114614 $abc$60912$n11450
.sym 114620 $abc$60912$n4608
.sym 114621 $abc$60912$n5757_1
.sym 114625 picorv32.irq_state[1]
.sym 114626 picorv32.irq_state[0]
.sym 114627 picorv32.reg_next_pc[10]
.sym 114628 $abc$60912$n4585
.sym 114631 $abc$60912$n4570
.sym 114632 picorv32.decoder_trigger
.sym 114633 $abc$60912$n5757_1
.sym 114634 $abc$60912$n4608
.sym 114636 sys_clk_$glb_clk
.sym 114637 $abc$60912$n1169_$glb_sr
.sym 114638 $abc$60912$n5034
.sym 114639 $abc$60912$n5061_1
.sym 114640 $abc$60912$n5771_1
.sym 114641 $abc$60912$n5060
.sym 114642 picorv32.mem_rdata_q[14]
.sym 114643 $abc$60912$n4557
.sym 114644 $abc$60912$n4631
.sym 114645 picorv32.mem_rdata_q[6]
.sym 114647 $abc$60912$n4777
.sym 114648 $abc$60912$n4777
.sym 114649 picorv32.mem_rdata_q[28]
.sym 114650 $abc$60912$n4752
.sym 114651 spiflash_bus_adr[2]
.sym 114652 $abc$60912$n4752
.sym 114653 picorv32.decoder_trigger
.sym 114654 $abc$60912$n5778_1
.sym 114655 $abc$60912$n4549
.sym 114656 $abc$60912$n4686_1
.sym 114657 $abc$60912$n11450
.sym 114658 picorv32.instr_jal
.sym 114659 $abc$60912$n4693_1
.sym 114660 $abc$60912$n4752
.sym 114661 picorv32.latched_store
.sym 114662 picorv32.cpuregs_wrdata[14]
.sym 114663 spiflash_bus_adr[3]
.sym 114665 $abc$60912$n4588_1
.sym 114666 picorv32.irq_state[1]
.sym 114667 picorv32.latched_rd[0]
.sym 114668 $abc$60912$n4777
.sym 114669 $abc$60912$n4752
.sym 114670 $abc$60912$n5752_1
.sym 114671 $abc$60912$n5034
.sym 114672 $abc$60912$n8220
.sym 114673 $abc$60912$n8603
.sym 114679 picorv32.latched_rd[0]
.sym 114680 picorv32.latched_rd[4]
.sym 114681 picorv32.instr_setq
.sym 114683 $abc$60912$n4754
.sym 114684 picorv32.latched_rd[1]
.sym 114686 picorv32.latched_rd[3]
.sym 114688 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114689 picorv32.latched_rd[2]
.sym 114691 picorv32.latched_rd[5]
.sym 114692 picorv32.latched_rd[5]
.sym 114693 $abc$60912$n765
.sym 114694 $abc$60912$n5373
.sym 114695 $abc$60912$n4620
.sym 114697 $abc$60912$n5372
.sym 114698 $abc$60912$n1667
.sym 114699 $abc$60912$n5369
.sym 114700 picorv32.cpu_state[2]
.sym 114703 picorv32.cpu_state[3]
.sym 114705 $abc$60912$n4952
.sym 114707 $abc$60912$n5370
.sym 114709 picorv32.cpu_state[1]
.sym 114710 picorv32.latched_branch
.sym 114712 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114713 picorv32.cpu_state[3]
.sym 114718 picorv32.cpu_state[2]
.sym 114719 $abc$60912$n4620
.sym 114720 picorv32.latched_rd[5]
.sym 114721 picorv32.instr_setq
.sym 114724 $abc$60912$n5373
.sym 114725 picorv32.latched_rd[4]
.sym 114726 picorv32.latched_rd[5]
.sym 114727 picorv32.latched_rd[2]
.sym 114730 picorv32.cpu_state[2]
.sym 114731 $abc$60912$n4620
.sym 114736 picorv32.latched_branch
.sym 114737 $abc$60912$n5370
.sym 114738 $abc$60912$n5372
.sym 114739 picorv32.latched_rd[3]
.sym 114742 picorv32.cpu_state[1]
.sym 114744 $abc$60912$n765
.sym 114745 $abc$60912$n5369
.sym 114749 $abc$60912$n1667
.sym 114751 $abc$60912$n4952
.sym 114754 picorv32.latched_rd[1]
.sym 114755 picorv32.latched_rd[0]
.sym 114759 sys_clk_$glb_clk
.sym 114760 $abc$60912$n4754
.sym 114761 $abc$60912$n5394_1
.sym 114762 picorv32.reg_out[3]
.sym 114763 $abc$60912$n4575_1
.sym 114764 picorv32.decoded_imm_uj[10]
.sym 114765 picorv32.decoded_rd[5]
.sym 114766 picorv32.decoded_imm_uj[15]
.sym 114767 $abc$60912$n4736
.sym 114768 picorv32.mem_rdata_latched_noshuffle[14]
.sym 114771 picorv32.is_lui_auipc_jal
.sym 114772 picorv32.reg_next_pc[9]
.sym 114773 picorv32.reg_op1[6]
.sym 114774 picorv32.reg_out[1]
.sym 114775 $abc$60912$n4754
.sym 114777 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114778 picorv32.mem_rdata_q[6]
.sym 114779 picorv32.irq_pending[1]
.sym 114780 picorv32.mem_rdata_latched_noshuffle[6]
.sym 114782 $abc$60912$n4752
.sym 114783 picorv32.mem_rdata_q[5]
.sym 114784 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 114785 $abc$60912$n4754
.sym 114786 picorv32.irq_state[0]
.sym 114787 $abc$60912$n4569
.sym 114788 picorv32.mem_rdata_latched_noshuffle[31]
.sym 114789 picorv32.mem_rdata_q[12]
.sym 114790 $abc$60912$n5937_1
.sym 114791 $abc$60912$n4754
.sym 114792 $abc$60912$n9092
.sym 114793 picorv32.cpu_state[1]
.sym 114794 spiflash_bus_adr[1]
.sym 114795 picorv32.latched_rd[4]
.sym 114796 picorv32.mem_rdata_q[13]
.sym 114802 picorv32.decoded_rd[2]
.sym 114803 $abc$60912$n5066
.sym 114804 $abc$60912$n4765
.sym 114805 $abc$60912$n4569
.sym 114806 $abc$60912$n6944
.sym 114811 picorv32.latched_rd[4]
.sym 114812 picorv32.irq_state[0]
.sym 114813 $abc$60912$n5068_1
.sym 114814 picorv32.decoded_rd[4]
.sym 114815 picorv32.decoded_rd[1]
.sym 114817 $abc$60912$n4570
.sym 114818 picorv32.latched_rd[0]
.sym 114819 picorv32.cpu_state[1]
.sym 114821 $abc$60912$n6945_1
.sym 114822 picorv32.decoded_rd[5]
.sym 114823 picorv32.latched_rd[1]
.sym 114824 $abc$60912$n5073_1
.sym 114826 picorv32.decoded_rd[3]
.sym 114828 picorv32.latched_rd[2]
.sym 114832 picorv32.decoded_rd[0]
.sym 114833 picorv32.latched_rd[3]
.sym 114835 $abc$60912$n5073_1
.sym 114836 $abc$60912$n4569
.sym 114838 picorv32.decoded_rd[0]
.sym 114841 $abc$60912$n4569
.sym 114842 $abc$60912$n5068_1
.sym 114843 picorv32.decoded_rd[4]
.sym 114844 picorv32.latched_rd[4]
.sym 114847 picorv32.decoded_rd[2]
.sym 114848 picorv32.latched_rd[2]
.sym 114849 $abc$60912$n5068_1
.sym 114850 $abc$60912$n4569
.sym 114853 $abc$60912$n6945_1
.sym 114856 $abc$60912$n6944
.sym 114859 $abc$60912$n4570
.sym 114860 $abc$60912$n5066
.sym 114861 picorv32.decoded_rd[5]
.sym 114862 picorv32.cpu_state[1]
.sym 114865 picorv32.latched_rd[1]
.sym 114866 $abc$60912$n5068_1
.sym 114867 $abc$60912$n4569
.sym 114868 picorv32.decoded_rd[1]
.sym 114871 $abc$60912$n5068_1
.sym 114872 picorv32.irq_state[0]
.sym 114873 picorv32.latched_rd[0]
.sym 114874 picorv32.cpu_state[1]
.sym 114877 picorv32.decoded_rd[3]
.sym 114878 picorv32.latched_rd[3]
.sym 114879 $abc$60912$n4569
.sym 114880 $abc$60912$n5068_1
.sym 114881 $abc$60912$n4765
.sym 114882 sys_clk_$glb_clk
.sym 114884 picorv32.cpuregs_wrdata[12]
.sym 114885 $abc$60912$n4773
.sym 114886 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114887 picorv32.pcpi_mul.pcpi_insn[28]
.sym 114888 picorv32.cpuregs_wrdata[14]
.sym 114889 picorv32.mem_rdata_latched_noshuffle[27]
.sym 114890 picorv32.decoded_rd[0]
.sym 114891 $abc$60912$n6950_1
.sym 114894 $abc$60912$n5817_1
.sym 114895 picorv32.reg_next_pc[10]
.sym 114896 picorv32.latched_rd[0]
.sym 114898 picorv32.latched_rd[1]
.sym 114900 picorv32.latched_rd[4]
.sym 114901 picorv32.mem_rdata_latched_noshuffle[14]
.sym 114902 picorv32.reg_pc[11]
.sym 114903 picorv32.instr_auipc
.sym 114904 $abc$60912$n4575_1
.sym 114905 picorv32.reg_out[3]
.sym 114906 picorv32.decoded_rd[2]
.sym 114908 picorv32.mem_rdata_q[15]
.sym 114909 picorv32.latched_rd[2]
.sym 114910 $abc$60912$n5371
.sym 114911 $abc$60912$n7143
.sym 114912 picorv32.mem_rdata_q[5]
.sym 114913 $abc$60912$n4540
.sym 114914 $abc$60912$n17
.sym 114915 picorv32.latched_rd[1]
.sym 114916 $abc$60912$n7139
.sym 114917 $abc$60912$n5371
.sym 114918 $abc$60912$n9786
.sym 114919 $abc$60912$n4773
.sym 114927 $abc$60912$n6939_1
.sym 114929 picorv32.mem_rdata_latched_noshuffle[29]
.sym 114932 $abc$60912$n6948
.sym 114933 $abc$60912$n5778_1
.sym 114934 picorv32.is_lui_auipc_jal
.sym 114936 picorv32.reg_next_pc[8]
.sym 114938 picorv32.irq_state[1]
.sym 114939 $abc$60912$n4598
.sym 114940 $abc$60912$n6920
.sym 114941 $abc$60912$n6942
.sym 114943 $abc$60912$n6941_1
.sym 114944 picorv32.mem_rdata_latched_noshuffle[28]
.sym 114945 $abc$60912$n6947_1
.sym 114946 picorv32.irq_state[0]
.sym 114947 $abc$60912$n5371
.sym 114948 picorv32.mem_rdata_latched_noshuffle[31]
.sym 114949 $abc$60912$n6938
.sym 114950 $abc$60912$n4606_1
.sym 114951 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 114952 picorv32.mem_rdata_latched_noshuffle[30]
.sym 114953 picorv32.reg_next_pc[9]
.sym 114954 $abc$60912$n6921_1
.sym 114955 $abc$60912$n5817_1
.sym 114958 picorv32.mem_rdata_latched_noshuffle[30]
.sym 114959 picorv32.mem_rdata_latched_noshuffle[31]
.sym 114960 picorv32.mem_rdata_latched_noshuffle[29]
.sym 114961 picorv32.mem_rdata_latched_noshuffle[28]
.sym 114965 $abc$60912$n6920
.sym 114967 $abc$60912$n6921_1
.sym 114970 $abc$60912$n4606_1
.sym 114971 picorv32.reg_next_pc[9]
.sym 114972 picorv32.irq_state[1]
.sym 114973 picorv32.irq_state[0]
.sym 114977 $abc$60912$n6942
.sym 114979 $abc$60912$n6941_1
.sym 114982 $abc$60912$n6939_1
.sym 114983 $abc$60912$n6938
.sym 114984 picorv32.reg_next_pc[8]
.sym 114985 picorv32.irq_state[0]
.sym 114988 $abc$60912$n5778_1
.sym 114989 picorv32.irq_state[1]
.sym 114990 $abc$60912$n4598
.sym 114991 $abc$60912$n5371
.sym 114994 picorv32.is_lui_auipc_jal
.sym 114997 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115000 $abc$60912$n6948
.sym 115001 $abc$60912$n6947_1
.sym 115002 $abc$60912$n5817_1
.sym 115003 $abc$60912$n5371
.sym 115007 picorv32.decoded_rs1[0]
.sym 115008 $abc$60912$n5902
.sym 115009 $abc$60912$n7139
.sym 115010 picorv32.mem_rdata_latched_noshuffle[15]
.sym 115011 $abc$60912$n7137
.sym 115012 picorv32.mem_rdata_q[16]
.sym 115013 picorv32.mem_rdata_q[15]
.sym 115014 picorv32.decoded_rs1[1]
.sym 115016 picorv32.mem_rdata_latched_noshuffle[27]
.sym 115017 picorv32.reg_next_pc[8]
.sym 115018 $abc$60912$n4593
.sym 115019 picorv32.instr_jalr
.sym 115020 $abc$60912$n9806
.sym 115021 picorv32.reg_pc[0]
.sym 115023 $abc$60912$n6939_1
.sym 115024 $abc$60912$n4570
.sym 115025 $abc$60912$n9802
.sym 115026 picorv32.cpuregs_wrdata[12]
.sym 115027 $abc$60912$n4598
.sym 115028 $abc$60912$n6948
.sym 115029 $abc$60912$n5754_1
.sym 115030 $abc$60912$n7290
.sym 115031 picorv32.irq_state[1]
.sym 115032 $abc$60912$n4979
.sym 115033 $abc$60912$n5371
.sym 115034 picorv32.irq_state[0]
.sym 115035 $abc$60912$n6938
.sym 115036 $abc$60912$n765
.sym 115037 picorv32.mem_rdata_latched_noshuffle[13]
.sym 115038 $abc$60912$n5370
.sym 115039 $abc$60912$n5370
.sym 115040 picorv32.instr_lui
.sym 115041 picorv32.is_lui_auipc_jal
.sym 115042 $abc$60912$n6726
.sym 115048 $abc$60912$n4601
.sym 115049 picorv32.irq_state[1]
.sym 115051 picorv32.mem_rdata_latched_noshuffle[28]
.sym 115052 $abc$60912$n1667
.sym 115055 $abc$60912$n5324
.sym 115056 picorv32.irq_state[0]
.sym 115057 picorv32.irq_state[1]
.sym 115058 picorv32.reg_next_pc[4]
.sym 115061 $abc$60912$n5789
.sym 115062 $abc$60912$n6926
.sym 115064 $abc$60912$n6923_1
.sym 115066 picorv32.mem_rdata_q[13]
.sym 115068 $abc$60912$n4590
.sym 115070 $abc$60912$n5371
.sym 115072 $abc$60912$n5784
.sym 115073 $abc$60912$n4540
.sym 115074 $abc$60912$n8220
.sym 115075 $abc$60912$n6927_1
.sym 115076 $abc$60912$n6924
.sym 115078 $abc$60912$n9786
.sym 115084 picorv32.mem_rdata_latched_noshuffle[28]
.sym 115088 $abc$60912$n1667
.sym 115093 $abc$60912$n6927_1
.sym 115094 $abc$60912$n6926
.sym 115099 $abc$60912$n8220
.sym 115100 $abc$60912$n5371
.sym 115101 $abc$60912$n9786
.sym 115102 $abc$60912$n5789
.sym 115105 $abc$60912$n5371
.sym 115106 picorv32.irq_state[1]
.sym 115107 $abc$60912$n4590
.sym 115108 $abc$60912$n5784
.sym 115112 $abc$60912$n6923_1
.sym 115113 $abc$60912$n6924
.sym 115117 $abc$60912$n4601
.sym 115118 picorv32.reg_next_pc[4]
.sym 115119 picorv32.irq_state[1]
.sym 115120 picorv32.irq_state[0]
.sym 115124 picorv32.mem_rdata_q[13]
.sym 115125 $abc$60912$n5324
.sym 115126 $abc$60912$n4540
.sym 115128 sys_clk_$glb_clk
.sym 115130 picorv32.mem_rdata_latched_noshuffle[16]
.sym 115131 $abc$60912$n6916
.sym 115132 $abc$60912$n7159
.sym 115133 picorv32.mem_rdata_latched_noshuffle[7]
.sym 115134 $abc$60912$n4978
.sym 115135 $abc$60912$n4987
.sym 115136 picorv32.cpuregs_wrdata[1]
.sym 115137 picorv32.latched_compr
.sym 115138 $abc$60912$n4601
.sym 115139 picorv32.mem_rdata_q[16]
.sym 115140 $abc$60912$n7168
.sym 115141 picorv32.reg_next_pc[26]
.sym 115142 picorv32.mem_rdata_q[28]
.sym 115143 $abc$60912$n5704
.sym 115144 picorv32.reg_next_pc[4]
.sym 115145 $abc$60912$n4693_1
.sym 115146 picorv32.is_lui_auipc_jal
.sym 115147 $abc$60912$n4752
.sym 115149 picorv32.instr_jal
.sym 115150 $abc$60912$n4605
.sym 115151 $abc$60912$n5902
.sym 115153 $abc$60912$n4752
.sym 115154 $abc$60912$n9788
.sym 115155 spiflash_bus_adr[3]
.sym 115156 $abc$60912$n395
.sym 115157 $abc$60912$n4588_1
.sym 115158 $abc$60912$n5752_1
.sym 115159 $abc$60912$n5208_1
.sym 115160 $abc$60912$n8220
.sym 115161 $abc$60912$n8603
.sym 115162 picorv32.latched_stalu
.sym 115163 picorv32.irq_state[1]
.sym 115165 $abc$60912$n4777
.sym 115171 $abc$60912$n7143
.sym 115173 $abc$60912$n7139
.sym 115174 picorv32.latched_rd[3]
.sym 115175 $abc$60912$n7141
.sym 115176 picorv32.reg_out[1]
.sym 115177 picorv32.latched_stalu
.sym 115179 picorv32.latched_rd[2]
.sym 115180 picorv32.reg_out[1]
.sym 115181 $abc$60912$n7145
.sym 115182 $abc$60912$n5371
.sym 115183 $abc$60912$n7137
.sym 115184 $abc$60912$n901
.sym 115185 picorv32.latched_rd[1]
.sym 115186 picorv32.latched_rd[4]
.sym 115187 $abc$60912$n5775
.sym 115188 picorv32.latched_stalu
.sym 115189 $abc$60912$n4834_1
.sym 115190 picorv32.alu_out_q[1]
.sym 115193 picorv32.latched_rd[0]
.sym 115197 $abc$60912$n5704
.sym 115198 picorv32.latched_rd[5]
.sym 115199 $abc$60912$n4823
.sym 115200 $abc$60912$n4819_1
.sym 115201 $abc$60912$n4658_1
.sym 115202 $abc$60912$n7152
.sym 115204 picorv32.reg_out[1]
.sym 115205 picorv32.alu_out_q[1]
.sym 115206 $abc$60912$n5371
.sym 115207 picorv32.latched_stalu
.sym 115210 $abc$60912$n4658_1
.sym 115211 $abc$60912$n4834_1
.sym 115212 $abc$60912$n4823
.sym 115213 $abc$60912$n4819_1
.sym 115216 picorv32.latched_rd[4]
.sym 115217 $abc$60912$n7137
.sym 115218 picorv32.latched_rd[0]
.sym 115219 $abc$60912$n7145
.sym 115224 $abc$60912$n5704
.sym 115228 $abc$60912$n7141
.sym 115231 picorv32.latched_rd[2]
.sym 115235 picorv32.latched_rd[5]
.sym 115237 $abc$60912$n7152
.sym 115240 $abc$60912$n7143
.sym 115241 picorv32.latched_rd[3]
.sym 115242 $abc$60912$n7139
.sym 115243 picorv32.latched_rd[1]
.sym 115246 picorv32.alu_out_q[1]
.sym 115247 picorv32.latched_stalu
.sym 115248 picorv32.reg_out[1]
.sym 115249 $abc$60912$n5775
.sym 115251 sys_clk_$glb_clk
.sym 115252 $abc$60912$n901
.sym 115253 $abc$60912$n4709
.sym 115254 spiflash_counter[1]
.sym 115255 $abc$60912$n6951_1
.sym 115256 $abc$60912$n7198
.sym 115257 $abc$60912$n6972_1
.sym 115258 $abc$60912$n6956_1
.sym 115259 picorv32.cpuregs_wrdata[19]
.sym 115260 $abc$60912$n395
.sym 115263 $abc$60912$n5877_1
.sym 115264 $abc$60912$n4893_1
.sym 115265 $abc$60912$n7380_1
.sym 115266 picorv32.reg_out[1]
.sym 115267 picorv32.instr_jal
.sym 115268 picorv32.mem_rdata_latched_noshuffle[7]
.sym 115269 picorv32.mem_rdata_latched_noshuffle[23]
.sym 115270 $abc$60912$n4752
.sym 115272 picorv32.reg_out[1]
.sym 115274 picorv32.reg_next_pc[16]
.sym 115275 picorv32.mem_rdata_latched_noshuffle[20]
.sym 115276 picorv32.instr_auipc
.sym 115277 $abc$60912$n5371
.sym 115278 picorv32.mem_rdata_q[12]
.sym 115279 picorv32.irq_state[0]
.sym 115280 picorv32.latched_rd[3]
.sym 115281 $abc$60912$n4978
.sym 115282 picorv32.cpuregs_wrdata[19]
.sym 115283 $abc$60912$n4987
.sym 115284 $abc$60912$n7168
.sym 115285 $abc$60912$n4979
.sym 115286 $abc$60912$n4979
.sym 115287 $abc$60912$n6098_1
.sym 115288 picorv32.irq_state[1]
.sym 115294 picorv32.latched_stalu
.sym 115295 picorv32.mem_rdata_q[24]
.sym 115296 picorv32.reg_out[26]
.sym 115297 picorv32.irq_state[0]
.sym 115298 picorv32.instr_auipc
.sym 115299 $abc$60912$n5805
.sym 115300 picorv32.reg_pc[18]
.sym 115302 $abc$60912$n4979
.sym 115303 picorv32.reg_out[3]
.sym 115304 picorv32.cpuregs_rs1[18]
.sym 115305 $abc$60912$n5371
.sym 115306 picorv32.latched_stalu
.sym 115307 picorv32.alu_out_q[3]
.sym 115308 $abc$60912$n5775
.sym 115309 $abc$60912$n9830
.sym 115310 picorv32.instr_lui
.sym 115311 $abc$60912$n5370
.sym 115313 picorv32.is_lui_auipc_jal
.sym 115314 picorv32.reg_next_pc[26]
.sym 115315 picorv32.alu_out_q[26]
.sym 115317 $abc$60912$n4588_1
.sym 115319 $abc$60912$n6993_1
.sym 115321 $abc$60912$n8220
.sym 115322 $abc$60912$n9794
.sym 115323 picorv32.irq_state[1]
.sym 115324 $abc$60912$n6994
.sym 115327 picorv32.reg_out[3]
.sym 115329 picorv32.alu_out_q[3]
.sym 115330 picorv32.latched_stalu
.sym 115333 picorv32.alu_out_q[26]
.sym 115334 picorv32.reg_out[26]
.sym 115335 picorv32.latched_stalu
.sym 115336 $abc$60912$n5371
.sym 115339 $abc$60912$n5371
.sym 115340 $abc$60912$n5805
.sym 115341 $abc$60912$n8220
.sym 115342 $abc$60912$n9794
.sym 115345 $abc$60912$n5775
.sym 115346 picorv32.latched_stalu
.sym 115347 picorv32.alu_out_q[26]
.sym 115348 picorv32.reg_out[26]
.sym 115351 picorv32.reg_pc[18]
.sym 115352 picorv32.cpuregs_rs1[18]
.sym 115353 picorv32.instr_lui
.sym 115354 picorv32.is_lui_auipc_jal
.sym 115357 $abc$60912$n4979
.sym 115358 picorv32.instr_auipc
.sym 115359 picorv32.mem_rdata_q[24]
.sym 115360 picorv32.instr_lui
.sym 115363 picorv32.reg_next_pc[26]
.sym 115364 picorv32.irq_state[0]
.sym 115365 picorv32.irq_state[1]
.sym 115366 $abc$60912$n4588_1
.sym 115369 $abc$60912$n5370
.sym 115370 $abc$60912$n6993_1
.sym 115371 $abc$60912$n6994
.sym 115372 $abc$60912$n9830
.sym 115376 $abc$60912$n6971_1
.sym 115377 $abc$60912$n6914_1
.sym 115378 $abc$60912$n10593
.sym 115379 $abc$60912$n17
.sym 115380 picorv32.cpuregs_wrdata[6]
.sym 115381 $abc$60912$n6933_1
.sym 115382 $abc$60912$n6932_1
.sym 115383 $abc$60912$n6923_1
.sym 115385 picorv32.alu_out_q[26]
.sym 115386 picorv32.reg_next_pc[25]
.sym 115387 picorv32.cpuregs_wrdata[29]
.sym 115388 $abc$60912$n5205_1
.sym 115389 picorv32.decoded_imm_uj[0]
.sym 115390 picorv32.latched_rd[4]
.sym 115391 $abc$60912$n7198
.sym 115392 picorv32.decoded_imm_uj[9]
.sym 115393 picorv32.mem_rdata_latched_noshuffle[17]
.sym 115394 picorv32.mem_rdata_latched_noshuffle[19]
.sym 115396 $abc$60912$n5775
.sym 115397 spiflash_counter[1]
.sym 115398 picorv32.latched_stalu
.sym 115399 picorv32.mem_rdata_q[20]
.sym 115400 picorv32.reg_pc[1]
.sym 115401 sys_rst
.sym 115402 picorv32.cpuregs_wrdata[23]
.sym 115403 picorv32.decoded_imm[12]
.sym 115404 $abc$60912$n5370
.sym 115405 $abc$60912$n5371
.sym 115407 picorv32.irq_state[1]
.sym 115408 $abc$60912$n4540
.sym 115409 $abc$60912$n9796
.sym 115410 $abc$60912$n9786
.sym 115411 $abc$60912$n7159
.sym 115417 $abc$60912$n7177
.sym 115418 $abc$60912$n7159
.sym 115420 $abc$60912$n9796
.sym 115424 picorv32.reg_next_pc[3]
.sym 115425 picorv32.reg_next_pc[4]
.sym 115426 $abc$60912$n7168
.sym 115427 $abc$60912$n8220
.sym 115432 $abc$60912$n5789
.sym 115433 $abc$60912$n4979
.sym 115435 $abc$60912$n4777
.sym 115437 $abc$60912$n5371
.sym 115438 picorv32.instr_auipc
.sym 115439 picorv32.irq_state[0]
.sym 115440 $abc$60912$n5775
.sym 115442 picorv32.instr_lui
.sym 115443 $abc$60912$n9798
.sym 115444 $abc$60912$n5809_1
.sym 115445 picorv32.mem_rdata_q[20]
.sym 115446 $abc$60912$n5813_1
.sym 115448 picorv32.reg_out[3]
.sym 115450 $abc$60912$n5371
.sym 115451 $abc$60912$n9796
.sym 115452 $abc$60912$n5809_1
.sym 115453 $abc$60912$n8220
.sym 115456 picorv32.reg_next_pc[4]
.sym 115457 $abc$60912$n5789
.sym 115458 $abc$60912$n5775
.sym 115459 picorv32.irq_state[0]
.sym 115462 picorv32.reg_out[3]
.sym 115463 $abc$60912$n5775
.sym 115465 picorv32.reg_next_pc[3]
.sym 115468 picorv32.instr_auipc
.sym 115469 $abc$60912$n4979
.sym 115470 picorv32.mem_rdata_q[20]
.sym 115471 picorv32.instr_lui
.sym 115475 $abc$60912$n7159
.sym 115483 $abc$60912$n7168
.sym 115488 $abc$60912$n7177
.sym 115492 $abc$60912$n8220
.sym 115493 $abc$60912$n5371
.sym 115494 $abc$60912$n9798
.sym 115495 $abc$60912$n5813_1
.sym 115496 $abc$60912$n4777
.sym 115497 sys_clk_$glb_clk
.sym 115498 $abc$60912$n1169_$glb_sr
.sym 115500 $abc$60912$n9782
.sym 115501 $abc$60912$n9784
.sym 115502 $abc$60912$n9786
.sym 115503 $abc$60912$n9788
.sym 115504 $abc$60912$n9790
.sym 115505 $abc$60912$n9792
.sym 115506 $abc$60912$n9794
.sym 115510 $abc$60912$n7201
.sym 115511 picorv32.reg_next_pc[4]
.sym 115512 picorv32.reg_next_pc[3]
.sym 115513 $abc$60912$n5801
.sym 115514 $abc$60912$n17
.sym 115515 $abc$60912$n11454
.sym 115516 $abc$60912$n5775
.sym 115517 $abc$60912$n4470
.sym 115518 $abc$60912$n5784
.sym 115520 picorv32.reg_next_pc[3]
.sym 115522 picorv32.reg_next_pc[0]
.sym 115523 $abc$60912$n7183
.sym 115524 $abc$60912$n5849
.sym 115525 picorv32.decoded_imm_uj[12]
.sym 115526 picorv32.irq_state[0]
.sym 115527 picorv32.decoded_imm_uj[10]
.sym 115528 picorv32.instr_lui
.sym 115529 $abc$60912$n9798
.sym 115530 picorv32.irq_state[0]
.sym 115531 $abc$60912$n5821_1
.sym 115532 picorv32.instr_lui
.sym 115533 picorv32.decoded_imm[16]
.sym 115534 picorv32.reg_out[3]
.sym 115540 $abc$60912$n5370
.sym 115541 picorv32.instr_jal
.sym 115542 picorv32.irq_state[0]
.sym 115543 picorv32.decoded_imm_uj[12]
.sym 115544 $abc$60912$n4977
.sym 115545 $abc$60912$n4497
.sym 115546 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 115547 $abc$60912$n5865
.sym 115548 picorv32.mem_rdata_q[23]
.sym 115551 $abc$60912$n4754
.sym 115552 picorv32.instr_lui
.sym 115553 $abc$60912$n4978
.sym 115554 picorv32.reg_next_pc[2]
.sym 115555 $abc$60912$n4987
.sym 115556 picorv32.instr_auipc
.sym 115557 $abc$60912$n9782
.sym 115558 picorv32.irq_state[1]
.sym 115559 picorv32.decoded_imm[31]
.sym 115560 $abc$60912$n5371
.sym 115561 picorv32.reg_pc[31]
.sym 115562 picorv32.decoded_imm_uj[6]
.sym 115563 picorv32.mem_rdata_q[26]
.sym 115564 picorv32.decoded_imm_uj[16]
.sym 115565 $abc$60912$n4979
.sym 115567 $abc$60912$n4893_1
.sym 115568 $abc$60912$n4540
.sym 115569 $abc$60912$n135
.sym 115570 $abc$60912$n4586
.sym 115571 picorv32.mem_rdata_q[26]
.sym 115573 $abc$60912$n4979
.sym 115574 picorv32.mem_rdata_q[26]
.sym 115575 picorv32.instr_auipc
.sym 115576 picorv32.instr_lui
.sym 115579 picorv32.instr_jal
.sym 115580 $abc$60912$n4987
.sym 115581 picorv32.decoded_imm_uj[16]
.sym 115582 $abc$60912$n4977
.sym 115585 picorv32.decoded_imm_uj[6]
.sym 115586 picorv32.instr_jal
.sym 115587 picorv32.mem_rdata_q[26]
.sym 115588 $abc$60912$n4497
.sym 115591 picorv32.reg_pc[31]
.sym 115593 picorv32.decoded_imm[31]
.sym 115594 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 115597 $abc$60912$n4893_1
.sym 115598 $abc$60912$n4540
.sym 115600 picorv32.mem_rdata_q[23]
.sym 115603 picorv32.reg_next_pc[2]
.sym 115604 $abc$60912$n5370
.sym 115605 $abc$60912$n9782
.sym 115606 picorv32.irq_state[0]
.sym 115609 $abc$60912$n5371
.sym 115610 $abc$60912$n4586
.sym 115611 picorv32.irq_state[1]
.sym 115612 $abc$60912$n5865
.sym 115615 picorv32.instr_jal
.sym 115616 $abc$60912$n4977
.sym 115617 picorv32.decoded_imm_uj[12]
.sym 115618 $abc$60912$n4978
.sym 115619 $abc$60912$n4754
.sym 115620 sys_clk_$glb_clk
.sym 115621 $abc$60912$n135
.sym 115622 $abc$60912$n9796
.sym 115623 $abc$60912$n9798
.sym 115624 $abc$60912$n9800
.sym 115625 $abc$60912$n9802
.sym 115626 $abc$60912$n9804
.sym 115627 $abc$60912$n9806
.sym 115628 $abc$60912$n9808
.sym 115629 $abc$60912$n9810
.sym 115630 $abc$60912$n9794
.sym 115632 $abc$60912$n7180
.sym 115633 $abc$60912$n7183
.sym 115634 picorv32.mem_rdata_q[23]
.sym 115635 $abc$60912$n5849
.sym 115636 picorv32.decoded_imm[5]
.sym 115637 picorv32.mem_rdata_q[31]
.sym 115638 picorv32.decoded_imm[16]
.sym 115639 $abc$60912$n4754
.sym 115640 picorv32.cpuregs_wrdata[27]
.sym 115641 $abc$60912$n4497
.sym 115642 picorv32.reg_next_pc[2]
.sym 115643 picorv32.reg_pc[5]
.sym 115644 picorv32.decoded_imm[7]
.sym 115645 picorv32.decoded_imm[3]
.sym 115646 $abc$60912$n8602_1
.sym 115647 spiflash_bus_adr[3]
.sym 115648 picorv32.reg_pc[30]
.sym 115649 $abc$60912$n11462
.sym 115650 $abc$60912$n9788
.sym 115651 $abc$60912$n9808
.sym 115653 $abc$60912$n4777
.sym 115654 $abc$60912$n8603
.sym 115655 picorv32.reg_next_pc[15]
.sym 115656 picorv32.cpuregs_wrdata[31]
.sym 115657 $abc$60912$n4777
.sym 115663 picorv32.mem_rdata_q[30]
.sym 115665 $abc$60912$n4754
.sym 115666 picorv32.mem_rdata_q[29]
.sym 115667 picorv32.instr_jal
.sym 115668 $abc$60912$n6983_1
.sym 115669 $abc$60912$n6984_1
.sym 115670 picorv32.decoded_imm_uj[28]
.sym 115671 picorv32.reg_next_pc[16]
.sym 115672 $abc$60912$n4977
.sym 115673 picorv32.decoded_imm_uj[8]
.sym 115676 $abc$60912$n5370
.sym 115677 $abc$60912$n5011
.sym 115678 picorv32.decoded_imm_uj[9]
.sym 115681 $abc$60912$n9800
.sym 115682 $abc$60912$n4587_1
.sym 115683 picorv32.reg_next_pc[17]
.sym 115684 picorv32.reg_next_pc[11]
.sym 115686 picorv32.irq_state[0]
.sym 115687 picorv32.decoded_imm_uj[10]
.sym 115688 $abc$60912$n4578
.sym 115689 picorv32.irq_state[1]
.sym 115690 picorv32.irq_state[0]
.sym 115692 $abc$60912$n135
.sym 115693 $abc$60912$n4497
.sym 115694 picorv32.mem_rdata_q[28]
.sym 115696 $abc$60912$n9800
.sym 115697 picorv32.irq_state[0]
.sym 115698 $abc$60912$n5370
.sym 115699 picorv32.reg_next_pc[11]
.sym 115702 $abc$60912$n6983_1
.sym 115703 $abc$60912$n6984_1
.sym 115708 picorv32.irq_state[0]
.sym 115709 picorv32.irq_state[1]
.sym 115710 picorv32.reg_next_pc[17]
.sym 115711 $abc$60912$n4587_1
.sym 115714 $abc$60912$n4497
.sym 115715 picorv32.instr_jal
.sym 115716 picorv32.mem_rdata_q[29]
.sym 115717 picorv32.decoded_imm_uj[9]
.sym 115720 picorv32.mem_rdata_q[28]
.sym 115721 picorv32.decoded_imm_uj[8]
.sym 115722 picorv32.instr_jal
.sym 115723 $abc$60912$n4497
.sym 115726 picorv32.irq_state[1]
.sym 115727 picorv32.irq_state[0]
.sym 115728 picorv32.reg_next_pc[16]
.sym 115729 $abc$60912$n4578
.sym 115732 picorv32.mem_rdata_q[30]
.sym 115733 picorv32.decoded_imm_uj[10]
.sym 115734 picorv32.instr_jal
.sym 115735 $abc$60912$n4497
.sym 115738 picorv32.decoded_imm_uj[28]
.sym 115739 picorv32.instr_jal
.sym 115740 $abc$60912$n5011
.sym 115741 $abc$60912$n4977
.sym 115742 $abc$60912$n4754
.sym 115743 sys_clk_$glb_clk
.sym 115744 $abc$60912$n135
.sym 115745 $abc$60912$n9812
.sym 115746 $abc$60912$n9814
.sym 115747 $abc$60912$n9816
.sym 115748 $abc$60912$n9818
.sym 115749 $abc$60912$n9820
.sym 115750 $abc$60912$n9822
.sym 115751 $abc$60912$n9824
.sym 115752 $abc$60912$n9826
.sym 115753 $abc$60912$n4604
.sym 115754 picorv32.cpuregs_wrdata[3]
.sym 115755 picorv32.reg_next_pc[19]
.sym 115757 picorv32.mem_rdata_q[30]
.sym 115758 $abc$60912$n4977
.sym 115759 $abc$60912$n4752
.sym 115760 picorv32.reg_pc[11]
.sym 115761 picorv32.reg_next_pc[16]
.sym 115762 picorv32.decoded_imm_uj[15]
.sym 115763 $abc$60912$n4870_1
.sym 115764 $abc$60912$n4870_1
.sym 115765 picorv32.reg_pc[16]
.sym 115766 $abc$60912$n6162
.sym 115767 $abc$60912$n5990
.sym 115768 $abc$60912$n5015
.sym 115769 $abc$60912$n5370
.sym 115770 picorv32.reg_next_pc[6]
.sym 115772 picorv32.decoded_imm[9]
.sym 115773 picorv32.reg_pc[10]
.sym 115774 picorv32.irq_state[0]
.sym 115775 picorv32.irq_state[1]
.sym 115776 picorv32.reg_pc[19]
.sym 115777 picorv32.latched_rd[3]
.sym 115778 $abc$60912$n135
.sym 115779 picorv32.irq_state[0]
.sym 115780 picorv32.decoded_imm[28]
.sym 115786 picorv32.reg_pc[14]
.sym 115787 $abc$60912$n5370
.sym 115788 picorv32.reg_next_pc[23]
.sym 115791 picorv32.reg_pc[10]
.sym 115793 picorv32.cpuregs_rs1[14]
.sym 115794 $abc$60912$n7201
.sym 115795 picorv32.reg_next_pc[9]
.sym 115796 $abc$60912$n7162
.sym 115797 $abc$60912$n7198
.sym 115798 $abc$60912$n5775
.sym 115799 picorv32.cpuregs_rs1[10]
.sym 115800 picorv32.irq_state[0]
.sym 115801 $abc$60912$n5809_1
.sym 115802 picorv32.instr_lui
.sym 115806 $abc$60912$n8602_1
.sym 115808 $abc$60912$n9824
.sym 115809 $abc$60912$n5752_1
.sym 115812 $abc$60912$n7183
.sym 115813 $abc$60912$n4777
.sym 115814 $abc$60912$n8603
.sym 115816 picorv32.is_lui_auipc_jal
.sym 115819 $abc$60912$n7198
.sym 115825 $abc$60912$n7162
.sym 115827 $abc$60912$n8603
.sym 115828 $abc$60912$n8602_1
.sym 115831 picorv32.reg_next_pc[9]
.sym 115832 $abc$60912$n5752_1
.sym 115833 $abc$60912$n5809_1
.sym 115834 $abc$60912$n5775
.sym 115837 $abc$60912$n7183
.sym 115843 picorv32.cpuregs_rs1[10]
.sym 115844 picorv32.reg_pc[10]
.sym 115845 picorv32.instr_lui
.sym 115846 picorv32.is_lui_auipc_jal
.sym 115849 $abc$60912$n5370
.sym 115850 $abc$60912$n9824
.sym 115851 picorv32.irq_state[0]
.sym 115852 picorv32.reg_next_pc[23]
.sym 115858 $abc$60912$n7201
.sym 115861 picorv32.is_lui_auipc_jal
.sym 115862 picorv32.reg_pc[14]
.sym 115863 picorv32.cpuregs_rs1[14]
.sym 115864 picorv32.instr_lui
.sym 115865 $abc$60912$n4777
.sym 115866 sys_clk_$glb_clk
.sym 115867 $abc$60912$n1169_$glb_sr
.sym 115868 $abc$60912$n9828
.sym 115869 $abc$60912$n9830
.sym 115870 $abc$60912$n9832
.sym 115871 $abc$60912$n9834
.sym 115872 $abc$60912$n9836
.sym 115873 $abc$60912$n9838
.sym 115874 $auto$alumacc.cc:474:replace_alu$6740.C[31]
.sym 115875 picorv32.reg_pc[12]
.sym 115876 picorv32.decoded_imm[18]
.sym 115880 picorv32.decoded_imm[21]
.sym 115882 picorv32.decoded_imm[23]
.sym 115883 picorv32.cpuregs_wrdata[24]
.sym 115884 $abc$60912$n7162
.sym 115885 picorv32.decoded_imm_uj[22]
.sym 115886 picorv32.reg_pc[18]
.sym 115887 $abc$60912$n11457
.sym 115888 picorv32.mem_rdata_latched_noshuffle[23]
.sym 115889 $abc$60912$n5809_1
.sym 115890 $abc$60912$n4977
.sym 115891 $abc$60912$n4977
.sym 115892 picorv32.reg_pc[17]
.sym 115893 $abc$60912$n5371
.sym 115894 picorv32.reg_next_pc[17]
.sym 115895 picorv32.reg_pc[22]
.sym 115896 $abc$60912$n5013
.sym 115897 picorv32.reg_pc[12]
.sym 115898 picorv32.reg_pc[20]
.sym 115899 $abc$60912$n5805
.sym 115900 $abc$60912$n7234
.sym 115901 picorv32.reg_pc[15]
.sym 115902 $abc$60912$n7219
.sym 115903 picorv32.reg_pc[23]
.sym 115910 picorv32.reg_next_pc[15]
.sym 115911 $abc$60912$n4977
.sym 115912 picorv32.decoded_imm_uj[26]
.sym 115913 picorv32.instr_jal
.sym 115914 $abc$60912$n5013
.sym 115917 picorv32.reg_pc[31]
.sym 115918 $abc$60912$n5775
.sym 115919 $abc$60912$n5833
.sym 115920 picorv32.decoded_imm_uj[24]
.sym 115921 $abc$60912$n9808
.sym 115923 $abc$60912$n5805
.sym 115924 $abc$60912$n7010_1
.sym 115925 picorv32.reg_next_pc[15]
.sym 115926 $abc$60912$n5003
.sym 115928 picorv32.reg_next_pc[8]
.sym 115929 $abc$60912$n5370
.sym 115930 $abc$60912$n4977
.sym 115931 $auto$alumacc.cc:474:replace_alu$6740.C[31]
.sym 115932 $abc$60912$n9840
.sym 115933 picorv32.decoded_imm_uj[29]
.sym 115934 $abc$60912$n5752_1
.sym 115935 $abc$60912$n5007
.sym 115936 $abc$60912$n4754
.sym 115937 $abc$60912$n7011_1
.sym 115938 $abc$60912$n135
.sym 115939 picorv32.irq_state[0]
.sym 115942 $abc$60912$n5775
.sym 115943 picorv32.reg_next_pc[15]
.sym 115944 $abc$60912$n5752_1
.sym 115945 $abc$60912$n5833
.sym 115948 picorv32.reg_next_pc[8]
.sym 115949 $abc$60912$n5775
.sym 115950 $abc$60912$n5805
.sym 115951 $abc$60912$n5752_1
.sym 115954 $abc$60912$n5370
.sym 115955 $abc$60912$n9808
.sym 115956 picorv32.reg_next_pc[15]
.sym 115957 picorv32.irq_state[0]
.sym 115960 picorv32.decoded_imm_uj[29]
.sym 115961 $abc$60912$n4977
.sym 115962 $abc$60912$n5013
.sym 115963 picorv32.instr_jal
.sym 115966 picorv32.instr_jal
.sym 115967 $abc$60912$n5003
.sym 115968 picorv32.decoded_imm_uj[24]
.sym 115969 $abc$60912$n4977
.sym 115972 $abc$60912$n7011_1
.sym 115973 $abc$60912$n5370
.sym 115974 $abc$60912$n9840
.sym 115975 $abc$60912$n7010_1
.sym 115978 picorv32.instr_jal
.sym 115979 picorv32.decoded_imm_uj[26]
.sym 115980 $abc$60912$n4977
.sym 115981 $abc$60912$n5007
.sym 115984 picorv32.reg_pc[31]
.sym 115987 $auto$alumacc.cc:474:replace_alu$6740.C[31]
.sym 115988 $abc$60912$n4754
.sym 115989 sys_clk_$glb_clk
.sym 115990 $abc$60912$n135
.sym 115991 $abc$60912$n7189
.sym 115992 picorv32.reg_pc[20]
.sym 115993 $abc$60912$n7174
.sym 115994 $abc$60912$n7192
.sym 115995 picorv32.reg_next_pc[14]
.sym 115996 picorv32.reg_pc[19]
.sym 115997 $abc$60912$n5791_1
.sym 115998 picorv32.reg_pc[6]
.sym 115999 picorv32.reg_pc[8]
.sym 116001 $abc$60912$n5857_1
.sym 116002 $abc$60912$n9045
.sym 116003 $abc$60912$n7201
.sym 116004 picorv32.reg_pc[11]
.sym 116005 $abc$60912$n5833
.sym 116006 picorv32.reg_next_pc[0]
.sym 116007 $abc$60912$n4977
.sym 116008 picorv32.reg_pc[3]
.sym 116009 $abc$60912$n5775
.sym 116011 picorv32.reg_pc[29]
.sym 116012 $abc$60912$n7010_1
.sym 116014 picorv32.reg_pc[27]
.sym 116015 $abc$60912$n7213
.sym 116016 picorv32.reg_next_pc[14]
.sym 116017 picorv32.reg_next_pc[23]
.sym 116018 picorv32.irq_state[0]
.sym 116019 $abc$60912$n5821_1
.sym 116020 $abc$60912$n5752_1
.sym 116021 picorv32.reg_next_pc[12]
.sym 116022 $abc$60912$n7165
.sym 116023 $abc$60912$n7183
.sym 116024 $abc$60912$n7319
.sym 116025 $abc$60912$n7231
.sym 116026 picorv32.reg_pc[20]
.sym 116032 $abc$60912$n7231
.sym 116033 $abc$60912$n7180
.sym 116034 picorv32.irq_state[0]
.sym 116038 $abc$60912$n7186
.sym 116039 $abc$60912$n7246
.sym 116041 $abc$60912$n5775
.sym 116042 picorv32.reg_next_pc[19]
.sym 116043 $abc$60912$n5754_1
.sym 116044 $abc$60912$n5752_1
.sym 116045 $abc$60912$n7219
.sym 116047 $abc$60912$n5849
.sym 116049 picorv32.irq_state[1]
.sym 116050 $abc$60912$n5807_1
.sym 116053 picorv32.reg_next_pc[25]
.sym 116057 $abc$60912$n7168
.sym 116059 $abc$60912$n4777
.sym 116062 $abc$60912$n5791_1
.sym 116063 $abc$60912$n4603
.sym 116065 $abc$60912$n5754_1
.sym 116066 $abc$60912$n5791_1
.sym 116067 $abc$60912$n7168
.sym 116071 picorv32.reg_next_pc[25]
.sym 116072 $abc$60912$n4603
.sym 116073 picorv32.irq_state[1]
.sym 116074 picorv32.irq_state[0]
.sym 116077 $abc$60912$n7186
.sym 116083 $abc$60912$n7180
.sym 116084 $abc$60912$n5807_1
.sym 116086 $abc$60912$n5754_1
.sym 116089 $abc$60912$n5775
.sym 116090 $abc$60912$n5752_1
.sym 116091 $abc$60912$n5849
.sym 116092 picorv32.reg_next_pc[19]
.sym 116097 $abc$60912$n7246
.sym 116101 $abc$60912$n7231
.sym 116108 $abc$60912$n7219
.sym 116111 $abc$60912$n4777
.sym 116112 sys_clk_$glb_clk
.sym 116113 $abc$60912$n1169_$glb_sr
.sym 116114 picorv32.reg_next_pc[15]
.sym 116115 picorv32.reg_next_pc[12]
.sym 116116 $abc$60912$n5807_1
.sym 116117 picorv32.reg_next_pc[11]
.sym 116118 $abc$60912$n5799_1
.sym 116119 $abc$60912$n5803_1
.sym 116120 picorv32.reg_next_pc[6]
.sym 116121 $abc$60912$n5831
.sym 116122 $abc$60912$n7213
.sym 116123 $abc$60912$n4777
.sym 116124 $abc$60912$n4777
.sym 116125 picorv32.reg_next_pc[22]
.sym 116126 $abc$60912$n5817_1
.sym 116127 picorv32.latched_stalu
.sym 116128 picorv32.reg_next_pc[19]
.sym 116129 $abc$60912$n5752_1
.sym 116130 $abc$60912$n6172_1
.sym 116131 $abc$60912$n7554_1
.sym 116132 picorv32.is_lui_auipc_jal
.sym 116134 picorv32.decoded_imm_uj[24]
.sym 116135 $abc$60912$n6981_1
.sym 116136 picorv32.reg_next_pc[11]
.sym 116137 $abc$60912$n5775
.sym 116138 $abc$60912$n7234
.sym 116139 $abc$60912$n7195
.sym 116140 $abc$60912$n7192
.sym 116141 picorv32.reg_next_pc[11]
.sym 116142 spiflash_bus_adr[6]
.sym 116143 spiflash_bus_adr[3]
.sym 116144 $abc$60912$n5787_1
.sym 116145 picorv32.reg_pc[30]
.sym 116146 picorv32.decoded_imm[26]
.sym 116147 picorv32.reg_next_pc[15]
.sym 116148 picorv32.reg_next_pc[11]
.sym 116149 picorv32.reg_pc[30]
.sym 116157 $abc$60912$n7386
.sym 116158 picorv32.reg_next_pc[21]
.sym 116159 $abc$60912$n7207
.sym 116160 $abc$60912$n5813_1
.sym 116162 $abc$60912$n5811_1
.sym 116163 picorv32.reg_next_pc[10]
.sym 116166 $abc$60912$n5769_1
.sym 116168 $abc$60912$n5754_1
.sym 116169 $abc$60912$n5770
.sym 116172 $abc$60912$n5877_1
.sym 116173 $abc$60912$n5775
.sym 116175 $abc$60912$n7225
.sym 116176 $abc$60912$n5857_1
.sym 116178 $abc$60912$n7322
.sym 116180 $abc$60912$n5752_1
.sym 116182 $abc$60912$n4777
.sym 116183 $abc$60912$n7234
.sym 116184 picorv32.reg_next_pc[26]
.sym 116186 $abc$60912$n7183
.sym 116188 $abc$60912$n5754_1
.sym 116189 $abc$60912$n5811_1
.sym 116190 $abc$60912$n7183
.sym 116196 $abc$60912$n7234
.sym 116200 $abc$60912$n7207
.sym 116207 $abc$60912$n7225
.sym 116212 $abc$60912$n5752_1
.sym 116214 picorv32.reg_next_pc[26]
.sym 116215 $abc$60912$n5877_1
.sym 116218 picorv32.reg_next_pc[21]
.sym 116219 $abc$60912$n5752_1
.sym 116220 $abc$60912$n5857_1
.sym 116221 $abc$60912$n5775
.sym 116224 $abc$60912$n5775
.sym 116225 $abc$60912$n5813_1
.sym 116226 $abc$60912$n5752_1
.sym 116227 picorv32.reg_next_pc[10]
.sym 116230 $abc$60912$n5770
.sym 116231 $abc$60912$n5769_1
.sym 116232 $abc$60912$n7322
.sym 116233 $abc$60912$n7386
.sym 116234 $abc$60912$n4777
.sym 116235 sys_clk_$glb_clk
.sym 116236 $abc$60912$n1169_$glb_sr
.sym 116238 $abc$60912$n5787_1
.sym 116239 $abc$60912$n7317
.sym 116240 $abc$60912$n7318
.sym 116241 $abc$60912$n7319
.sym 116242 $abc$60912$n7320
.sym 116243 $abc$60912$n7321
.sym 116244 $abc$60912$n7322
.sym 116247 picorv32.reg_next_pc[21]
.sym 116249 $abc$60912$n7510
.sym 116250 $abc$60912$n5819_1
.sym 116251 $abc$60912$n7386
.sym 116252 picorv32.reg_pc[11]
.sym 116253 $abc$60912$n7201
.sym 116254 $abc$60912$n4754
.sym 116255 $abc$60912$n2702
.sym 116256 $abc$60912$n6880_1
.sym 116257 $abc$60912$n4777
.sym 116258 $abc$60912$n11443
.sym 116259 picorv32.decoded_imm_uj[8]
.sym 116260 $abc$60912$n5873_1
.sym 116261 $abc$60912$n7225
.sym 116262 picorv32.cpuregs_wrdata[29]
.sym 116263 picorv32.reg_next_pc[11]
.sym 116264 $abc$60912$n7320
.sym 116266 $abc$60912$n4603
.sym 116267 $abc$60912$n9832
.sym 116268 picorv32.latched_rd[3]
.sym 116269 picorv32.reg_next_pc[6]
.sym 116270 $abc$60912$n7186
.sym 116271 $abc$60912$n9045
.sym 116272 picorv32.reg_next_pc[25]
.sym 116278 $abc$60912$n7393
.sym 116279 $abc$60912$n5839
.sym 116280 $abc$60912$n7400
.sym 116281 $abc$60912$n5815_1
.sym 116282 $abc$60912$n7399
.sym 116283 $abc$60912$n5769_1
.sym 116284 $abc$60912$n5843
.sym 116288 $abc$60912$n5863_1
.sym 116289 $abc$60912$n4777
.sym 116290 $abc$60912$n5752_1
.sym 116291 $abc$60912$n5865
.sym 116292 $abc$60912$n7394
.sym 116293 $abc$60912$n5775
.sym 116294 $abc$60912$n7186
.sym 116295 picorv32.reg_next_pc[23]
.sym 116296 picorv32.reg_next_pc[25]
.sym 116298 $abc$60912$n5859
.sym 116300 $abc$60912$n5873_1
.sym 116306 $abc$60912$n5867_1
.sym 116308 $abc$60912$n7398
.sym 116309 $abc$60912$n5754_1
.sym 116311 $abc$60912$n7186
.sym 116312 $abc$60912$n5815_1
.sym 116313 $abc$60912$n5754_1
.sym 116317 $abc$60912$n5769_1
.sym 116318 $abc$60912$n7400
.sym 116319 $abc$60912$n5867_1
.sym 116323 $abc$60912$n7399
.sym 116324 $abc$60912$n5769_1
.sym 116326 $abc$60912$n5863_1
.sym 116329 $abc$60912$n5769_1
.sym 116331 $abc$60912$n7398
.sym 116332 $abc$60912$n5859
.sym 116335 $abc$60912$n5865
.sym 116336 $abc$60912$n5752_1
.sym 116337 $abc$60912$n5775
.sym 116338 picorv32.reg_next_pc[23]
.sym 116341 $abc$60912$n5752_1
.sym 116342 picorv32.reg_next_pc[25]
.sym 116344 $abc$60912$n5873_1
.sym 116347 $abc$60912$n7393
.sym 116348 $abc$60912$n5839
.sym 116350 $abc$60912$n5769_1
.sym 116353 $abc$60912$n7394
.sym 116354 $abc$60912$n5843
.sym 116355 $abc$60912$n5769_1
.sym 116357 $abc$60912$n4777
.sym 116358 sys_clk_$glb_clk
.sym 116359 $abc$60912$n1169_$glb_sr
.sym 116360 $abc$60912$n7323
.sym 116361 $abc$60912$n7324
.sym 116362 $abc$60912$n7325
.sym 116363 $abc$60912$n7326
.sym 116364 $abc$60912$n7327
.sym 116365 $abc$60912$n7328
.sym 116366 $abc$60912$n7329
.sym 116367 $abc$60912$n7330
.sym 116368 $abc$60912$n7225
.sym 116370 $abc$60912$n5817_1
.sym 116373 $abc$60912$n5212
.sym 116375 $abc$60912$n4893_1
.sym 116376 $abc$60912$n7162
.sym 116377 $abc$60912$n5815_1
.sym 116378 $abc$60912$n7399
.sym 116380 $PACKER_VCC_NET_$glb_clk
.sym 116382 $abc$60912$n7393
.sym 116383 $abc$60912$n4863
.sym 116384 picorv32.latched_stalu
.sym 116385 $abc$60912$n7327
.sym 116387 $abc$60912$n7216
.sym 116388 $abc$60912$n7234
.sym 116389 picorv32.reg_pc[12]
.sym 116390 $abc$60912$n7219
.sym 116391 $abc$60912$n7231
.sym 116392 $abc$60912$n7204
.sym 116393 $abc$60912$n7343
.sym 116394 $abc$60912$n7180
.sym 116395 picorv32.reg_next_pc[17]
.sym 116403 $abc$60912$n7402
.sym 116405 $abc$60912$n7407
.sym 116406 $abc$60912$n5770
.sym 116407 $abc$60912$n7404
.sym 116410 $abc$60912$n5883_1
.sym 116411 $abc$60912$n7406
.sym 116412 $abc$60912$n7401
.sym 116413 $abc$60912$n5875_1
.sym 116415 $abc$60912$n5769_1
.sym 116417 $abc$60912$n7343
.sym 116419 $abc$60912$n4777
.sym 116421 $abc$60912$n7207
.sym 116423 $abc$60912$n7337
.sym 116424 $abc$60912$n7330
.sym 116426 $abc$60912$n7395
.sym 116428 $abc$60912$n7204
.sym 116430 $abc$60912$n7331
.sym 116431 $abc$60912$n7329
.sym 116432 $abc$60912$n5754_1
.sym 116434 $abc$60912$n7407
.sym 116435 $abc$60912$n5769_1
.sym 116436 $abc$60912$n7343
.sym 116437 $abc$60912$n5770
.sym 116440 $abc$60912$n5770
.sym 116441 $abc$60912$n7204
.sym 116442 $abc$60912$n7329
.sym 116443 $abc$60912$n5754_1
.sym 116447 $abc$60912$n5769_1
.sym 116449 $abc$60912$n7406
.sym 116452 $abc$60912$n5769_1
.sym 116454 $abc$60912$n5875_1
.sym 116455 $abc$60912$n7402
.sym 116458 $abc$60912$n7337
.sym 116459 $abc$60912$n5769_1
.sym 116460 $abc$60912$n7401
.sym 116461 $abc$60912$n5770
.sym 116465 $abc$60912$n7404
.sym 116466 $abc$60912$n5769_1
.sym 116467 $abc$60912$n5883_1
.sym 116470 $abc$60912$n5754_1
.sym 116471 $abc$60912$n7330
.sym 116472 $abc$60912$n7207
.sym 116473 $abc$60912$n5770
.sym 116476 $abc$60912$n5770
.sym 116477 $abc$60912$n7331
.sym 116478 $abc$60912$n5769_1
.sym 116479 $abc$60912$n7395
.sym 116480 $abc$60912$n4777
.sym 116481 sys_clk_$glb_clk
.sym 116482 $abc$60912$n1169_$glb_sr
.sym 116483 $abc$60912$n7331
.sym 116484 $abc$60912$n7332
.sym 116485 $abc$60912$n7333
.sym 116486 $abc$60912$n7334
.sym 116487 $abc$60912$n7335
.sym 116488 $abc$60912$n7336
.sym 116489 $abc$60912$n7337
.sym 116490 $abc$60912$n7338
.sym 116491 $abc$60912$n4593
.sym 116495 $PACKER_VCC_NET_$glb_clk
.sym 116497 $abc$60912$n7402
.sym 116498 $abc$60912$n7326
.sym 116499 $abc$60912$n7406
.sym 116501 picorv32.decoded_imm_uj[25]
.sym 116502 $abc$60912$n7323
.sym 116504 picorv32.reg_pc[21]
.sym 116505 picorv32.reg_next_pc[31]
.sym 116506 $abc$60912$n7325
.sym 116507 $abc$60912$n7213
.sym 116508 $abc$60912$n5752_1
.sym 116509 picorv32.reg_next_pc[14]
.sym 116513 $abc$60912$n7328
.sym 116516 $abc$60912$n7331
.sym 116518 picorv32.reg_next_pc[12]
.sym 116525 $abc$60912$n7213
.sym 116527 $abc$60912$n7237
.sym 116528 $abc$60912$n5851_1
.sym 116529 $abc$60912$n5754_1
.sym 116532 $abc$60912$n7225
.sym 116534 $abc$60912$n7231
.sym 116537 $abc$60912$n5754_1
.sym 116538 $abc$60912$n5879_1
.sym 116539 $abc$60912$n5770
.sym 116542 $abc$60912$n4777
.sym 116543 $abc$60912$n7342
.sym 116547 $abc$60912$n7338
.sym 116548 $abc$60912$n7234
.sym 116549 $abc$60912$n7340
.sym 116550 $abc$60912$n7219
.sym 116551 $abc$60912$n7334
.sym 116553 $abc$60912$n7336
.sym 116555 $abc$60912$n7201
.sym 116558 $abc$60912$n5879_1
.sym 116559 $abc$60912$n5754_1
.sym 116560 $abc$60912$n7234
.sym 116563 $abc$60912$n5754_1
.sym 116564 $abc$60912$n7340
.sym 116565 $abc$60912$n7237
.sym 116566 $abc$60912$n5770
.sym 116569 $abc$60912$n7334
.sym 116570 $abc$60912$n7219
.sym 116571 $abc$60912$n5770
.sym 116572 $abc$60912$n5754_1
.sym 116576 $abc$60912$n7201
.sym 116581 $abc$60912$n5770
.sym 116582 $abc$60912$n7231
.sym 116583 $abc$60912$n5754_1
.sym 116584 $abc$60912$n7338
.sym 116587 $abc$60912$n7213
.sym 116588 $abc$60912$n5754_1
.sym 116590 $abc$60912$n5851_1
.sym 116593 $abc$60912$n5770
.sym 116594 $abc$60912$n7225
.sym 116595 $abc$60912$n7336
.sym 116596 $abc$60912$n5754_1
.sym 116599 $abc$60912$n7342
.sym 116600 $abc$60912$n5770
.sym 116603 $abc$60912$n4777
.sym 116604 sys_clk_$glb_clk
.sym 116605 $abc$60912$n1169_$glb_sr
.sym 116606 $abc$60912$n7339
.sym 116607 $abc$60912$n7340
.sym 116608 $abc$60912$n7341
.sym 116609 $abc$60912$n7342
.sym 116610 $abc$60912$n7343
.sym 116611 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 116615 $abc$60912$n7168
.sym 116619 $abc$60912$n7222
.sym 116620 picorv32.decoded_imm_uj[24]
.sym 116622 $abc$60912$n4752
.sym 116623 $abc$60912$n4498_1
.sym 116624 $abc$60912$n5851_1
.sym 116625 picorv32.cpuregs_rs1[23]
.sym 116626 $abc$60912$n4752
.sym 116627 $abc$60912$n5770
.sym 116628 $abc$60912$n11450
.sym 116629 $PACKER_VCC_NET_$glb_clk
.sym 116630 picorv32.reg_pc[12]
.sym 116631 $abc$60912$n6839_1
.sym 116632 $abc$60912$n4931
.sym 116633 picorv32.reg_pc[30]
.sym 116634 $abc$60912$n6750
.sym 116635 picorv32.reg_next_pc[15]
.sym 116636 picorv32.reg_op1[14]
.sym 116638 picorv32.decoded_imm[26]
.sym 116639 spiflash_bus_adr[6]
.sym 116640 picorv32.reg_next_pc[11]
.sym 116647 $abc$60912$n6839_1
.sym 116660 $abc$60912$n6750
.sym 116663 $abc$60912$n5817_1
.sym 116664 picorv32.reg_next_pc[21]
.sym 116669 picorv32.reg_next_pc[14]
.sym 116673 $abc$60912$n7138
.sym 116677 $abc$60912$n7180
.sym 116678 $abc$60912$n5007
.sym 116681 picorv32.reg_next_pc[21]
.sym 116689 $abc$60912$n5817_1
.sym 116694 $abc$60912$n6839_1
.sym 116701 picorv32.reg_next_pc[14]
.sym 116706 $abc$60912$n5007
.sym 116712 $abc$60912$n7180
.sym 116716 $abc$60912$n6750
.sym 116722 $abc$60912$n7138
.sym 116729 picorv32.reg_next_pc[6]
.sym 116730 $abc$60912$n4811
.sym 116731 $abc$60912$n9802
.sym 116733 picorv32.decoded_imm[26]
.sym 116735 $abc$60912$n9832
.sym 116736 $abc$60912$n4931
.sym 116737 $abc$60912$n4893_1
.sym 116742 $PACKER_VCC_NET_$glb_clk
.sym 116744 $abc$60912$n7243
.sym 116746 $abc$60912$n7240
.sym 116748 $abc$60912$n7156
.sym 116749 $abc$60912$n7237
.sym 116752 $abc$60912$n7341
.sym 116757 $abc$60912$n9045
.sym 116758 $abc$60912$n9832
.sym 116760 picorv32.latched_rd[3]
.sym 116761 picorv32.reg_next_pc[6]
.sym 116762 picorv32.cpuregs_wrdata[29]
.sym 116773 picorv32.cpuregs_wrdata[29]
.sym 116781 $abc$60912$n4863
.sym 116791 $abc$60912$n5857_1
.sym 116797 $abc$60912$n9045
.sym 116806 picorv32.cpuregs_wrdata[29]
.sym 116824 $abc$60912$n4863
.sym 116835 $abc$60912$n5857_1
.sym 116841 $abc$60912$n9045
.sym 116863 picorv32.cpuregs_rs1[23]
.sym 116867 spiflash_bus_adr[1]
.sym 116871 picorv32.reg_next_pc[21]
.sym 116872 picorv32.reg_pc[12]
.sym 116878 $abc$60912$n7219
.sym 116885 picorv32.reg_out[29]
.sym 116891 picorv32.reg_out[29]
.sym 116923 $abc$60912$n8725_1
.sym 116954 picorv32.count_instr[2]
.sym 116955 picorv32.count_instr[3]
.sym 116956 picorv32.count_instr[4]
.sym 116957 picorv32.count_instr[5]
.sym 116958 picorv32.count_instr[6]
.sym 116959 picorv32.count_instr[7]
.sym 116969 picorv32.irq_mask[1]
.sym 116970 $abc$60912$n7538
.sym 116971 $abc$60912$n4603
.sym 116974 picorv32.irq_mask[0]
.sym 116975 picorv32.irq_mask[1]
.sym 116976 $abc$60912$n7401_1
.sym 116980 $abc$60912$n5333
.sym 116986 $abc$60912$n9830
.sym 116998 picorv32.count_cycle[3]
.sym 117009 picorv32.instr_rdcycle
.sym 117013 picorv32.count_instr[3]
.sym 117015 picorv32.instr_rdinstr
.sym 117017 $abc$60912$n7401_1
.sym 117019 picorv32.irq_mask[1]
.sym 117028 $abc$60912$n7401_1
.sym 117039 picorv32.count_cycle[3]
.sym 117040 picorv32.instr_rdinstr
.sym 117041 picorv32.instr_rdcycle
.sym 117042 picorv32.count_instr[3]
.sym 117048 picorv32.irq_mask[1]
.sym 117078 spiflash_miso
.sym 117080 picorv32.count_instr[8]
.sym 117081 picorv32.count_instr[9]
.sym 117082 picorv32.count_instr[10]
.sym 117083 picorv32.count_instr[11]
.sym 117084 picorv32.count_instr[12]
.sym 117085 picorv32.count_instr[13]
.sym 117086 picorv32.count_instr[14]
.sym 117087 picorv32.count_instr[15]
.sym 117090 $abc$60912$n7610
.sym 117091 spiflash_bus_adr[6]
.sym 117092 $abc$60912$n4709_1
.sym 117100 $abc$60912$n11456
.sym 117109 picorv32.instr_rdinstr
.sym 117110 picorv32.count_instr[7]
.sym 117119 spiflash_mosi
.sym 117123 $abc$60912$n4851
.sym 117125 spiflash_miso
.sym 117143 $abc$60912$n4588_1
.sym 117159 $abc$60912$n4588_1
.sym 117183 $abc$60912$n4603
.sym 117193 $abc$60912$n4603
.sym 117235 $abc$60912$n4588_1
.sym 117239 picorv32.count_instr[16]
.sym 117240 picorv32.count_instr[17]
.sym 117241 picorv32.count_instr[18]
.sym 117242 picorv32.count_instr[19]
.sym 117243 picorv32.count_instr[20]
.sym 117244 picorv32.count_instr[21]
.sym 117245 picorv32.count_instr[22]
.sym 117246 picorv32.count_instr[23]
.sym 117247 $abc$60912$n4549
.sym 117248 $abc$60912$n9830
.sym 117249 $abc$60912$n7663
.sym 117250 $abc$60912$n4589
.sym 117251 $abc$60912$n9830
.sym 117252 picorv32.count_instr[14]
.sym 117256 picorv32.count_instr[15]
.sym 117266 $abc$60912$n5801
.sym 117273 picorv32.cpuregs_rs1[14]
.sym 117285 picorv32.count_instr[13]
.sym 117287 picorv32.count_cycle[19]
.sym 117289 picorv32.instr_rdinstr
.sym 117290 picorv32.cpuregs_wrdata[0]
.sym 117292 picorv32.cpuregs_rs1[24]
.sym 117295 $abc$60912$n5333
.sym 117299 picorv32.count_instr[19]
.sym 117300 picorv32.instr_rdcycle
.sym 117301 $abc$60912$n7466_1
.sym 117304 $abc$60912$n11456
.sym 117314 $abc$60912$n11456
.sym 117322 $abc$60912$n5333
.sym 117328 picorv32.cpuregs_rs1[24]
.sym 117340 picorv32.cpuregs_wrdata[0]
.sym 117343 $abc$60912$n7466_1
.sym 117344 picorv32.instr_rdinstr
.sym 117345 picorv32.count_instr[13]
.sym 117355 picorv32.count_cycle[19]
.sym 117356 picorv32.instr_rdcycle
.sym 117357 picorv32.count_instr[19]
.sym 117358 picorv32.instr_rdinstr
.sym 117362 picorv32.count_instr[24]
.sym 117363 picorv32.count_instr[25]
.sym 117364 picorv32.count_instr[26]
.sym 117365 picorv32.count_instr[27]
.sym 117366 picorv32.count_instr[28]
.sym 117367 picorv32.count_instr[29]
.sym 117368 picorv32.count_instr[30]
.sym 117369 picorv32.count_instr[31]
.sym 117373 $abc$60912$n4596
.sym 117374 $abc$60912$n7647
.sym 117380 spiflash_bus_adr[6]
.sym 117381 picorv32.count_instr[16]
.sym 117382 $abc$60912$n7570
.sym 117387 picorv32.instr_rdinstr
.sym 117391 picorv32.cpuregs_wrdata[0]
.sym 117396 picorv32.count_instr[23]
.sym 117397 $abc$60912$n7513
.sym 117403 picorv32.instr_rdcycle
.sym 117411 picorv32.instr_rdinstr
.sym 117412 picorv32.count_instr[17]
.sym 117422 picorv32.irq_mask[0]
.sym 117426 picorv32.count_instr[31]
.sym 117428 $abc$60912$n4589
.sym 117430 picorv32.count_cycle[31]
.sym 117432 $abc$60912$n7610
.sym 117434 $abc$60912$n7515_1
.sym 117436 picorv32.count_instr[17]
.sym 117437 picorv32.instr_rdinstr
.sym 117438 $abc$60912$n7515_1
.sym 117445 $abc$60912$n7610
.sym 117448 $abc$60912$n4589
.sym 117472 picorv32.instr_rdcycle
.sym 117473 picorv32.count_instr[31]
.sym 117474 picorv32.count_cycle[31]
.sym 117475 picorv32.instr_rdinstr
.sym 117478 picorv32.irq_mask[0]
.sym 117485 picorv32.count_instr[32]
.sym 117486 picorv32.count_instr[33]
.sym 117487 picorv32.count_instr[34]
.sym 117488 picorv32.count_instr[35]
.sym 117489 picorv32.count_instr[36]
.sym 117490 picorv32.count_instr[37]
.sym 117491 picorv32.count_instr[38]
.sym 117492 picorv32.count_instr[39]
.sym 117495 $abc$60912$n5333
.sym 117496 spiflash_bus_dat_w[1]
.sym 117504 $abc$60912$n10364
.sym 117505 $abc$60912$n6960_1
.sym 117506 $abc$60912$n6726
.sym 117509 $abc$60912$n4554
.sym 117511 $abc$60912$n4851
.sym 117512 picorv32.count_instr[49]
.sym 117513 picorv32.irq_mask[14]
.sym 117515 $abc$60912$n6652_1
.sym 117516 $abc$60912$n7407_1
.sym 117518 $abc$60912$n7610
.sym 117526 $abc$60912$n7514
.sym 117528 $abc$60912$n4817
.sym 117530 picorv32.count_cycle[27]
.sym 117532 $abc$60912$n4555
.sym 117534 $abc$60912$n7331_1
.sym 117535 $abc$60912$n7581_1
.sym 117536 picorv32.count_instr[49]
.sym 117538 spiflash_bus_adr[7]
.sym 117539 $abc$60912$n7287
.sym 117540 $abc$60912$n7624
.sym 117541 picorv32.instr_rdcycle
.sym 117545 picorv32.cpuregs_rs1[14]
.sym 117547 picorv32.instr_rdinstr
.sym 117549 picorv32.instr_rdinstrh
.sym 117553 picorv32.count_instr[35]
.sym 117556 picorv32.count_instr[23]
.sym 117557 picorv32.cpuregs_rs1[15]
.sym 117562 spiflash_bus_adr[7]
.sym 117566 picorv32.cpuregs_rs1[15]
.sym 117571 $abc$60912$n7287
.sym 117573 picorv32.count_instr[35]
.sym 117574 $abc$60912$n7331_1
.sym 117577 picorv32.instr_rdinstrh
.sym 117578 $abc$60912$n7514
.sym 117579 picorv32.count_instr[49]
.sym 117580 $abc$60912$n7287
.sym 117589 picorv32.instr_rdinstr
.sym 117590 $abc$60912$n4555
.sym 117591 picorv32.count_instr[23]
.sym 117592 $abc$60912$n7581_1
.sym 117596 picorv32.cpuregs_rs1[14]
.sym 117601 $abc$60912$n7624
.sym 117602 picorv32.instr_rdcycle
.sym 117604 picorv32.count_cycle[27]
.sym 117605 $abc$60912$n4817
.sym 117606 sys_clk_$glb_clk
.sym 117607 $abc$60912$n1169_$glb_sr
.sym 117608 picorv32.count_instr[40]
.sym 117609 picorv32.count_instr[41]
.sym 117610 picorv32.count_instr[42]
.sym 117611 picorv32.count_instr[43]
.sym 117612 picorv32.count_instr[44]
.sym 117613 picorv32.count_instr[45]
.sym 117614 picorv32.count_instr[46]
.sym 117615 picorv32.count_instr[47]
.sym 117618 picorv32.pcpi_div.start
.sym 117619 $abc$60912$n5771_1
.sym 117620 $abc$60912$n7287
.sym 117622 picorv32.count_cycle[59]
.sym 117625 picorv32.count_instr[39]
.sym 117626 picorv32.count_cycle[27]
.sym 117627 $abc$60912$n4588_1
.sym 117628 $abc$60912$n7624
.sym 117631 picorv32.count_instr[34]
.sym 117632 $abc$60912$n4553
.sym 117635 picorv32.cpuregs_rs1[31]
.sym 117636 $abc$60912$n7591
.sym 117637 picorv32.instr_rdcycleh
.sym 117638 $abc$60912$n4813
.sym 117639 $abc$60912$n7580
.sym 117640 $abc$60912$n4588_1
.sym 117641 picorv32.cpuregs_rs1[11]
.sym 117642 $abc$60912$n7589
.sym 117651 picorv32.count_instr[63]
.sym 117653 picorv32.instr_rdcycleh
.sym 117654 $abc$60912$n7570
.sym 117656 $abc$60912$n7465
.sym 117657 $abc$60912$n7582
.sym 117660 picorv32.count_cycle[54]
.sym 117661 $abc$60912$n7668
.sym 117664 picorv32.count_instr[45]
.sym 117665 $abc$60912$n7667
.sym 117667 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 117668 $abc$60912$n7287
.sym 117669 $abc$60912$n7569_1
.sym 117670 picorv32.count_cycle[63]
.sym 117674 $abc$60912$n7558
.sym 117675 picorv32.instr_rdinstrh
.sym 117676 $abc$60912$n7287
.sym 117678 picorv32.count_instr[53]
.sym 117679 picorv32.count_instr[54]
.sym 117680 picorv32.count_instr[55]
.sym 117683 $abc$60912$n7668
.sym 117684 picorv32.instr_rdcycleh
.sym 117685 picorv32.count_cycle[63]
.sym 117689 picorv32.count_instr[55]
.sym 117690 $abc$60912$n7582
.sym 117691 $abc$60912$n7287
.sym 117694 $abc$60912$n7287
.sym 117695 picorv32.instr_rdinstrh
.sym 117696 picorv32.count_instr[45]
.sym 117697 $abc$60912$n7465
.sym 117700 picorv32.count_instr[54]
.sym 117701 $abc$60912$n7569_1
.sym 117702 picorv32.instr_rdinstrh
.sym 117703 $abc$60912$n7287
.sym 117706 picorv32.count_cycle[54]
.sym 117708 picorv32.instr_rdcycleh
.sym 117709 $abc$60912$n7570
.sym 117712 picorv32.count_cycle[63]
.sym 117715 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 117718 $abc$60912$n7558
.sym 117719 picorv32.instr_rdinstrh
.sym 117720 picorv32.count_instr[53]
.sym 117721 $abc$60912$n7287
.sym 117724 $abc$60912$n7287
.sym 117725 $abc$60912$n7667
.sym 117726 picorv32.instr_rdinstrh
.sym 117727 picorv32.count_instr[63]
.sym 117729 sys_clk_$glb_clk
.sym 117730 $abc$60912$n1169_$glb_sr
.sym 117731 picorv32.count_instr[48]
.sym 117732 picorv32.count_instr[49]
.sym 117733 picorv32.count_instr[50]
.sym 117734 picorv32.count_instr[51]
.sym 117735 picorv32.count_instr[52]
.sym 117736 picorv32.count_instr[53]
.sym 117737 picorv32.count_instr[54]
.sym 117738 picorv32.count_instr[55]
.sym 117740 $abc$60912$n6914_1
.sym 117741 $abc$60912$n6914_1
.sym 117742 picorv32.irq_state[0]
.sym 117743 $abc$60912$n4817
.sym 117745 spiflash_bus_adr[2]
.sym 117746 picorv32.count_cycle[54]
.sym 117749 $abc$60912$n5937_1
.sym 117752 $abc$60912$n4601
.sym 117754 picorv32.count_instr[42]
.sym 117755 $abc$60912$n7404_1
.sym 117756 picorv32.count_instr[52]
.sym 117757 picorv32.irq_mask[31]
.sym 117758 picorv32.timer[8]
.sym 117760 $abc$60912$n4553
.sym 117762 $abc$60912$n7622
.sym 117763 picorv32.count_instr[46]
.sym 117764 picorv32.irq_state[0]
.sym 117765 picorv32.cpuregs_rs1[14]
.sym 117766 picorv32.irq_state[1]
.sym 117774 $abc$60912$n7537
.sym 117775 $abc$60912$n7664
.sym 117776 $abc$60912$n7665
.sym 117777 picorv32.irq_mask[31]
.sym 117778 picorv32.instr_rdinstrh
.sym 117779 $abc$60912$n7666
.sym 117781 $abc$60912$n4554
.sym 117782 picorv32.timer[8]
.sym 117784 picorv32.irq_mask[8]
.sym 117785 picorv32.cpuregs_rs1[8]
.sym 117786 picorv32.count_cycle[51]
.sym 117787 picorv32.instr_maskirq
.sym 117790 $abc$60912$n4817
.sym 117791 picorv32.instr_rdcycleh
.sym 117792 $abc$60912$n7669
.sym 117794 $abc$60912$n7538
.sym 117795 picorv32.cpuregs_rs1[31]
.sym 117796 $abc$60912$n7287
.sym 117797 picorv32.instr_timer
.sym 117800 picorv32.count_instr[51]
.sym 117801 picorv32.cpu_state[2]
.sym 117802 picorv32.timer[31]
.sym 117805 picorv32.instr_timer
.sym 117806 picorv32.timer[8]
.sym 117807 picorv32.instr_maskirq
.sym 117808 picorv32.irq_mask[8]
.sym 117811 picorv32.count_instr[51]
.sym 117812 $abc$60912$n7537
.sym 117813 $abc$60912$n7287
.sym 117814 picorv32.instr_rdinstrh
.sym 117817 $abc$60912$n7538
.sym 117818 picorv32.instr_rdcycleh
.sym 117820 picorv32.count_cycle[51]
.sym 117823 picorv32.cpuregs_rs1[31]
.sym 117824 $abc$60912$n7665
.sym 117826 $abc$60912$n4554
.sym 117829 picorv32.instr_maskirq
.sym 117830 picorv32.irq_mask[31]
.sym 117831 picorv32.instr_timer
.sym 117832 picorv32.timer[31]
.sym 117835 picorv32.cpuregs_rs1[31]
.sym 117843 picorv32.cpuregs_rs1[8]
.sym 117847 $abc$60912$n7666
.sym 117848 picorv32.cpu_state[2]
.sym 117849 $abc$60912$n7664
.sym 117850 $abc$60912$n7669
.sym 117851 $abc$60912$n4817
.sym 117852 sys_clk_$glb_clk
.sym 117853 $abc$60912$n1169_$glb_sr
.sym 117854 picorv32.count_instr[56]
.sym 117855 picorv32.count_instr[57]
.sym 117856 picorv32.count_instr[58]
.sym 117857 picorv32.count_instr[59]
.sym 117858 picorv32.count_instr[60]
.sym 117859 picorv32.count_instr[61]
.sym 117860 picorv32.count_instr[62]
.sym 117861 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 117864 picorv32.irq_state[1]
.sym 117865 picorv32.mem_rdata_q[14]
.sym 117866 $abc$60912$n7647
.sym 117867 $abc$60912$n5801
.sym 117868 spiflash_bus_adr[2]
.sym 117870 picorv32.cpuregs_rs1[21]
.sym 117872 $abc$60912$n7640
.sym 117873 picorv32.instr_retirq
.sym 117874 picorv32.count_cycle[51]
.sym 117875 $abc$60912$n7648
.sym 117876 picorv32.cpuregs_rs1[28]
.sym 117878 picorv32.irq_pending[19]
.sym 117879 picorv32.cpuregs_wrdata[0]
.sym 117880 $abc$60912$n8220
.sym 117881 picorv32.irq_pending[12]
.sym 117882 $abc$60912$n4817
.sym 117883 picorv32.instr_rdinstr
.sym 117884 $abc$60912$n7290
.sym 117885 picorv32.cpuregs_rs1[11]
.sym 117886 $abc$60912$n4553
.sym 117887 picorv32.irq_pending[19]
.sym 117888 $abc$60912$n4764
.sym 117895 picorv32.cpu_state[2]
.sym 117896 $abc$60912$n7536_1
.sym 117897 $abc$60912$n4778
.sym 117898 $abc$60912$n7287
.sym 117903 $abc$60912$n7590_1
.sym 117904 picorv32.cpuregs_rs1[24]
.sym 117905 picorv32.instr_rdinstrh
.sym 117906 $abc$60912$n7623
.sym 117908 $abc$60912$n7591
.sym 117909 $abc$60912$n7402_1
.sym 117911 picorv32.count_instr[56]
.sym 117913 picorv32.irq_state[0]
.sym 117914 picorv32.count_instr[59]
.sym 117915 $abc$60912$n7404_1
.sym 117916 $abc$60912$n7403_1
.sym 117918 $abc$60912$n8220
.sym 117920 picorv32.cpuregs_rs1[8]
.sym 117922 picorv32.irq_state[1]
.sym 117923 $abc$60912$n7407_1
.sym 117924 $abc$60912$n7287
.sym 117926 $abc$60912$n4554
.sym 117928 $abc$60912$n7591
.sym 117929 $abc$60912$n7287
.sym 117930 picorv32.count_instr[56]
.sym 117931 picorv32.instr_rdinstrh
.sym 117934 picorv32.count_instr[59]
.sym 117935 $abc$60912$n7623
.sym 117936 picorv32.instr_rdinstrh
.sym 117937 $abc$60912$n7287
.sym 117941 $abc$60912$n8220
.sym 117947 picorv32.irq_state[0]
.sym 117949 picorv32.irq_state[1]
.sym 117952 picorv32.cpu_state[2]
.sym 117953 $abc$60912$n7407_1
.sym 117954 $abc$60912$n7404_1
.sym 117955 $abc$60912$n7402_1
.sym 117958 $abc$60912$n7590_1
.sym 117959 $abc$60912$n4554
.sym 117961 picorv32.cpuregs_rs1[24]
.sym 117964 picorv32.cpuregs_rs1[8]
.sym 117966 $abc$60912$n4554
.sym 117967 $abc$60912$n7403_1
.sym 117972 $abc$60912$n7536_1
.sym 117974 $abc$60912$n4778
.sym 117975 sys_clk_$glb_clk
.sym 117976 $abc$60912$n1169_$glb_sr
.sym 117977 $abc$60912$n7670
.sym 117978 $abc$60912$n4778
.sym 117979 $abc$60912$n4553
.sym 117980 picorv32.irq_pending[31]
.sym 117981 picorv32.irq_mask[16]
.sym 117982 picorv32.cpuregs_rs1[11]
.sym 117983 $abc$60912$n4594_1
.sym 117984 $abc$60912$n8220
.sym 117986 picorv32.cpuregs_rs1[17]
.sym 117987 picorv32.cpuregs_rs1[17]
.sym 117988 $abc$60912$n5752_1
.sym 117989 picorv32.cpuregs_rs1[8]
.sym 117991 picorv32.instr_rdinstrh
.sym 117995 spiflash_bus_dat_w[1]
.sym 117997 spiflash_bus_adr[4]
.sym 117998 $abc$60912$n4813
.sym 118001 picorv32.irq_mask[14]
.sym 118002 picorv32.irq_state[0]
.sym 118003 $abc$60912$n4594_1
.sym 118004 $abc$60912$n4813
.sym 118005 picorv32.count_instr[60]
.sym 118006 $abc$60912$n4594_1
.sym 118009 $abc$60912$n7407_1
.sym 118010 $abc$60912$n765
.sym 118011 $abc$60912$n4620
.sym 118012 $abc$60912$n4554
.sym 118018 picorv32.irq_mask[15]
.sym 118019 picorv32.irq_mask[19]
.sym 118020 $abc$60912$n4813
.sym 118021 picorv32.irq_state[1]
.sym 118022 picorv32.irq_mask[12]
.sym 118023 picorv32.irq_pending[15]
.sym 118025 picorv32.irq_pending[12]
.sym 118029 picorv32.irq_pending[8]
.sym 118030 picorv32.irq_mask[8]
.sym 118044 picorv32.irq_pending[19]
.sym 118051 picorv32.irq_mask[15]
.sym 118052 picorv32.irq_pending[15]
.sym 118053 picorv32.irq_pending[8]
.sym 118054 picorv32.irq_mask[8]
.sym 118057 picorv32.irq_state[1]
.sym 118058 picorv32.irq_pending[8]
.sym 118059 picorv32.irq_mask[8]
.sym 118064 picorv32.irq_mask[19]
.sym 118066 picorv32.irq_pending[19]
.sym 118071 picorv32.irq_mask[8]
.sym 118072 picorv32.irq_pending[8]
.sym 118076 picorv32.irq_state[1]
.sym 118077 picorv32.irq_mask[15]
.sym 118078 picorv32.irq_pending[15]
.sym 118082 picorv32.irq_mask[15]
.sym 118083 picorv32.irq_pending[15]
.sym 118088 picorv32.irq_mask[19]
.sym 118090 picorv32.irq_pending[19]
.sym 118093 picorv32.irq_pending[12]
.sym 118094 picorv32.irq_mask[12]
.sym 118097 $abc$60912$n4813
.sym 118098 sys_clk_$glb_clk
.sym 118099 $abc$60912$n1169_$glb_sr
.sym 118100 $abc$60912$n4577
.sym 118101 $abc$60912$n5759_1
.sym 118102 picorv32.irq_pending[28]
.sym 118103 picorv32.irq_pending[29]
.sym 118104 $abc$60912$n7005_1
.sym 118105 picorv32.irq_pending[14]
.sym 118106 $abc$60912$n4583_1
.sym 118107 $abc$60912$n6957_1
.sym 118110 $abc$60912$n5371
.sym 118111 $abc$60912$n7621
.sym 118112 spiflash_bus_adr[6]
.sym 118115 spiflash_bus_adr[3]
.sym 118117 $abc$60912$n8220
.sym 118119 picorv32.irq_pending[5]
.sym 118120 picorv32.irq_mask[1]
.sym 118121 $abc$60912$n4778
.sym 118122 $abc$60912$n7621
.sym 118123 $abc$60912$n4553
.sym 118124 $abc$60912$n4553
.sym 118125 picorv32.cpu_state[3]
.sym 118126 picorv32.irq_state[1]
.sym 118127 picorv32.cpuregs_rs1[31]
.sym 118129 $abc$60912$n5421_1
.sym 118130 $abc$60912$n4813
.sym 118131 picorv32.irq_pending[15]
.sym 118132 $abc$60912$n4588_1
.sym 118133 $abc$60912$n4544
.sym 118134 $abc$60912$n8220
.sym 118135 $abc$60912$n5760_1
.sym 118141 picorv32.cpu_state[3]
.sym 118143 $abc$60912$n4813
.sym 118145 picorv32.irq_mask[16]
.sym 118146 $abc$60912$n4595
.sym 118147 $abc$60912$n4596
.sym 118148 picorv32.irq_pending[13]
.sym 118149 picorv32.cpu_state[1]
.sym 118150 picorv32.irq_pending[14]
.sym 118154 picorv32.irq_pending[15]
.sym 118155 picorv32.irq_pending[16]
.sym 118156 picorv32.irq_pending[12]
.sym 118158 $abc$60912$n5759_1
.sym 118159 $abc$60912$n5760_1
.sym 118162 picorv32.irq_pending[14]
.sym 118163 $abc$60912$n4594_1
.sym 118164 $abc$60912$n11445
.sym 118165 $abc$60912$n4593
.sym 118170 picorv32.irq_mask[13]
.sym 118176 picorv32.irq_mask[16]
.sym 118177 picorv32.irq_pending[16]
.sym 118180 picorv32.irq_pending[13]
.sym 118181 picorv32.irq_mask[13]
.sym 118186 picorv32.irq_pending[15]
.sym 118187 picorv32.irq_pending[13]
.sym 118188 picorv32.irq_pending[12]
.sym 118189 picorv32.irq_pending[14]
.sym 118192 $abc$60912$n4595
.sym 118193 $abc$60912$n4596
.sym 118194 $abc$60912$n4593
.sym 118195 $abc$60912$n4594_1
.sym 118198 $abc$60912$n5760_1
.sym 118199 $abc$60912$n5759_1
.sym 118204 $abc$60912$n11445
.sym 118205 picorv32.cpu_state[3]
.sym 118206 picorv32.cpu_state[1]
.sym 118207 picorv32.irq_pending[14]
.sym 118212 picorv32.irq_mask[16]
.sym 118213 picorv32.irq_pending[16]
.sym 118218 picorv32.irq_pending[13]
.sym 118219 picorv32.irq_mask[13]
.sym 118220 $abc$60912$n4813
.sym 118221 sys_clk_$glb_clk
.sym 118222 $abc$60912$n1169_$glb_sr
.sym 118223 picorv32.instr_setq
.sym 118224 $abc$60912$n4813
.sym 118225 $abc$60912$n5255
.sym 118226 $abc$60912$n5031
.sym 118227 picorv32.instr_getq
.sym 118228 $abc$60912$n4554
.sym 118229 $abc$60912$n5247_1
.sym 118230 picorv32.instr_ecall_ebreak
.sym 118232 picorv32.irq_pending[14]
.sym 118233 picorv32.instr_slti
.sym 118234 $abc$60912$n4603
.sym 118237 picorv32.instr_rdcycle
.sym 118239 $abc$60912$n4599
.sym 118240 spiflash_bus_adr[2]
.sym 118243 $abc$60912$n4570
.sym 118244 $abc$60912$n4637
.sym 118245 picorv32.instr_maskirq
.sym 118247 $abc$60912$n7017_1
.sym 118248 $abc$60912$n4553
.sym 118249 $abc$60912$n4631
.sym 118250 $abc$60912$n4554
.sym 118252 picorv32.irq_state[0]
.sym 118253 picorv32.cpuregs_wrdata[13]
.sym 118254 picorv32.irq_state[1]
.sym 118255 picorv32.mem_rdata_q[14]
.sym 118256 picorv32.cpuregs_rs1[14]
.sym 118258 picorv32.mem_rdata_q[29]
.sym 118264 picorv32.irq_active
.sym 118265 $abc$60912$n7283
.sym 118266 picorv32.mem_rdata_q[14]
.sym 118267 $abc$60912$n4592_1
.sym 118268 $abc$60912$n4582
.sym 118269 $abc$60912$n4578
.sym 118272 $abc$60912$n4577
.sym 118273 $abc$60912$n4574
.sym 118275 picorv32.irq_state[1]
.sym 118276 picorv32.irq_pending[1]
.sym 118277 $abc$60912$n4579
.sym 118278 $abc$60912$n4583_1
.sym 118279 picorv32.irq_pending[1]
.sym 118280 picorv32.instr_setq
.sym 118281 $abc$60912$n4597_1
.sym 118282 $abc$60912$n4754
.sym 118283 picorv32.cpuregs_rs1[0]
.sym 118284 picorv32.instr_getq
.sym 118286 picorv32.irq_mask[1]
.sym 118288 $abc$60912$n4584_1
.sym 118289 $abc$60912$n4581_1
.sym 118290 picorv32.irq_mask[1]
.sym 118291 $abc$60912$n4602
.sym 118293 $abc$60912$n4573_1
.sym 118294 $abc$60912$n4580
.sym 118295 $abc$60912$n4589
.sym 118299 picorv32.mem_rdata_q[14]
.sym 118303 $abc$60912$n4583_1
.sym 118304 picorv32.irq_pending[1]
.sym 118305 picorv32.irq_mask[1]
.sym 118306 $abc$60912$n4582
.sym 118309 picorv32.instr_setq
.sym 118310 $abc$60912$n7283
.sym 118311 picorv32.instr_getq
.sym 118312 picorv32.cpuregs_rs1[0]
.sym 118315 picorv32.irq_pending[1]
.sym 118316 picorv32.irq_state[1]
.sym 118318 picorv32.irq_mask[1]
.sym 118321 picorv32.irq_active
.sym 118323 picorv32.irq_mask[1]
.sym 118327 $abc$60912$n4578
.sym 118328 $abc$60912$n4579
.sym 118329 $abc$60912$n4577
.sym 118330 $abc$60912$n4574
.sym 118333 $abc$60912$n4581_1
.sym 118334 $abc$60912$n4592_1
.sym 118335 $abc$60912$n4589
.sym 118336 $abc$60912$n4584_1
.sym 118339 $abc$60912$n4580
.sym 118340 $abc$60912$n4602
.sym 118341 $abc$60912$n4597_1
.sym 118342 $abc$60912$n4573_1
.sym 118343 $abc$60912$n4754
.sym 118344 sys_clk_$glb_clk
.sym 118346 picorv32.instr_andi
.sym 118347 $abc$60912$n4559
.sym 118348 picorv32.instr_sll
.sym 118349 picorv32.instr_and
.sym 118350 picorv32.instr_or
.sym 118351 $abc$60912$n5413
.sym 118352 $abc$60912$n7017_1
.sym 118353 picorv32.instr_bltu
.sym 118356 $abc$60912$n7198
.sym 118357 $abc$60912$n11445
.sym 118358 $abc$60912$n5421_1
.sym 118360 $abc$60912$n9088
.sym 118363 picorv32.instr_ecall_ebreak
.sym 118364 picorv32.irq_pending[1]
.sym 118365 picorv32.reg_pc[0]
.sym 118367 $abc$60912$n4813
.sym 118368 picorv32.irq_active
.sym 118370 picorv32.mem_do_prefetch
.sym 118371 picorv32.cpuregs_wrdata[0]
.sym 118372 $abc$60912$n5537
.sym 118373 $abc$60912$n7554_1
.sym 118374 $abc$60912$n5386
.sym 118375 $abc$60912$n7017_1
.sym 118376 $abc$60912$n4590
.sym 118377 $abc$60912$n10489
.sym 118378 $abc$60912$n4569
.sym 118379 $abc$60912$n4764
.sym 118380 $abc$60912$n7290
.sym 118381 $abc$60912$n4572
.sym 118388 picorv32.mem_rdata_q[12]
.sym 118391 $abc$60912$n5376
.sym 118393 $abc$60912$n5380
.sym 118395 picorv32.cpu_state[3]
.sym 118396 $abc$60912$n5375
.sym 118397 $abc$60912$n4570
.sym 118401 picorv32.irq_pending[15]
.sym 118405 $abc$60912$n4754
.sym 118410 $abc$60912$n5379_1
.sym 118412 picorv32.is_alu_reg_reg
.sym 118413 picorv32.mem_rdata_q[13]
.sym 118414 $abc$60912$n11446
.sym 118416 picorv32.is_alu_reg_imm
.sym 118418 picorv32.cpu_state[1]
.sym 118420 picorv32.cpu_state[1]
.sym 118421 $abc$60912$n4570
.sym 118426 picorv32.mem_rdata_q[13]
.sym 118427 $abc$60912$n5376
.sym 118428 picorv32.mem_rdata_q[12]
.sym 118429 $abc$60912$n5380
.sym 118432 picorv32.is_alu_reg_imm
.sym 118434 $abc$60912$n5376
.sym 118439 $abc$60912$n5375
.sym 118441 picorv32.is_alu_reg_imm
.sym 118444 $abc$60912$n5375
.sym 118446 picorv32.is_alu_reg_reg
.sym 118450 picorv32.mem_rdata_q[12]
.sym 118456 picorv32.cpu_state[1]
.sym 118457 picorv32.cpu_state[3]
.sym 118458 $abc$60912$n11446
.sym 118459 picorv32.irq_pending[15]
.sym 118462 $abc$60912$n5379_1
.sym 118463 picorv32.is_alu_reg_imm
.sym 118465 $abc$60912$n5380
.sym 118466 $abc$60912$n4754
.sym 118467 sys_clk_$glb_clk
.sym 118469 $abc$60912$n6653_1
.sym 118470 $abc$60912$n4545
.sym 118471 $abc$60912$n4944
.sym 118472 $abc$60912$n6652_1
.sym 118473 $abc$60912$n4558
.sym 118474 $abc$60912$n4552
.sym 118475 picorv32.mem_do_prefetch
.sym 118476 $abc$60912$n4550
.sym 118479 $abc$60912$n17
.sym 118481 picorv32.instr_retirq
.sym 118482 $abc$60912$n7017_1
.sym 118483 spiflash_bus_dat_w[1]
.sym 118484 picorv32.instr_retirq
.sym 118487 picorv32.instr_srai
.sym 118489 picorv32.is_slli_srli_srai
.sym 118490 $abc$60912$n4813
.sym 118491 picorv32.mem_rdata_q[6]
.sym 118493 picorv32.reg_out[10]
.sym 118494 $abc$60912$n765
.sym 118495 picorv32.irq_state[0]
.sym 118496 $abc$60912$n5371
.sym 118497 $abc$60912$n4810
.sym 118498 picorv32.is_alu_reg_reg
.sym 118499 picorv32.is_alu_reg_reg
.sym 118500 $abc$60912$n11446
.sym 118501 picorv32.instr_bne
.sym 118502 $abc$60912$n4620
.sym 118503 picorv32.mem_rdata_q[14]
.sym 118504 $abc$60912$n4810
.sym 118510 $abc$60912$n4568
.sym 118514 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118515 $abc$60912$n4779
.sym 118516 $abc$60912$n7670
.sym 118517 picorv32.mem_rdata_q[13]
.sym 118518 picorv32.mem_rdata_q[12]
.sym 118519 $abc$60912$n4561
.sym 118521 $abc$60912$n4755
.sym 118522 $abc$60912$n4560
.sym 118525 picorv32.is_alu_reg_reg
.sym 118526 picorv32.is_alu_reg_imm
.sym 118527 $abc$60912$n4545
.sym 118528 $abc$60912$n7663
.sym 118530 picorv32.mem_rdata_q[14]
.sym 118531 picorv32.instr_retirq
.sym 118533 $abc$60912$n5376
.sym 118534 picorv32.cpu_state[3]
.sym 118535 $abc$60912$n5421_1
.sym 118536 $abc$60912$n11462
.sym 118537 picorv32.cpu_state[2]
.sym 118539 $abc$60912$n4552
.sym 118541 picorv32.latched_branch
.sym 118543 $abc$60912$n5421_1
.sym 118545 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118549 picorv32.mem_rdata_q[13]
.sym 118550 picorv32.mem_rdata_q[14]
.sym 118551 picorv32.mem_rdata_q[12]
.sym 118552 picorv32.is_alu_reg_imm
.sym 118555 $abc$60912$n4561
.sym 118556 $abc$60912$n4560
.sym 118557 $abc$60912$n4552
.sym 118558 $abc$60912$n4545
.sym 118562 picorv32.is_alu_reg_reg
.sym 118563 $abc$60912$n5376
.sym 118567 picorv32.latched_branch
.sym 118569 picorv32.cpu_state[2]
.sym 118570 picorv32.instr_retirq
.sym 118573 picorv32.mem_rdata_q[12]
.sym 118574 picorv32.is_alu_reg_imm
.sym 118575 picorv32.mem_rdata_q[13]
.sym 118576 picorv32.mem_rdata_q[14]
.sym 118581 $abc$60912$n4568
.sym 118582 $abc$60912$n4779
.sym 118585 $abc$60912$n11462
.sym 118586 $abc$60912$n7663
.sym 118587 picorv32.cpu_state[3]
.sym 118588 $abc$60912$n7670
.sym 118589 $abc$60912$n4755
.sym 118590 sys_clk_$glb_clk
.sym 118591 $abc$60912$n1169_$glb_sr
.sym 118592 picorv32.instr_slt
.sym 118593 picorv32.instr_srl
.sym 118594 $abc$60912$n4546_1
.sym 118595 $abc$60912$n4548
.sym 118596 picorv32.instr_sltu
.sym 118597 picorv32.instr_ori
.sym 118598 picorv32.instr_add
.sym 118599 picorv32.instr_blt
.sym 118600 spiflash_bus_adr[6]
.sym 118603 spiflash_bus_adr[6]
.sym 118604 picorv32.reg_op1[14]
.sym 118605 picorv32.irq_pending[9]
.sym 118607 $abc$60912$n6652_1
.sym 118608 $abc$60912$n11448
.sym 118609 picorv32.mem_do_prefetch
.sym 118610 picorv32.latched_rd[0]
.sym 118611 spiflash_bus_adr[3]
.sym 118613 $abc$60912$n4777
.sym 118615 $abc$60912$n4944
.sym 118616 picorv32.mem_rdata_q[4]
.sym 118617 $abc$60912$n4544
.sym 118618 $abc$60912$n6652_1
.sym 118619 picorv32.cpuregs_rs1[31]
.sym 118620 picorv32.instr_jal
.sym 118621 $abc$60912$n5421_1
.sym 118622 $abc$60912$n5371
.sym 118623 picorv32.irq_state[1]
.sym 118625 picorv32.instr_slt
.sym 118626 $abc$60912$n8220
.sym 118627 $abc$60912$n4752
.sym 118633 picorv32.mem_rdata_latched_noshuffle[4]
.sym 118634 picorv32.instr_slti
.sym 118636 picorv32.instr_jal
.sym 118637 picorv32.latched_store
.sym 118638 picorv32.instr_sltiu
.sym 118639 picorv32.decoder_trigger
.sym 118642 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118644 $abc$60912$n4608
.sym 118646 picorv32.instr_sltiu
.sym 118648 picorv32.cpu_state[1]
.sym 118650 $abc$60912$n4569
.sym 118654 $abc$60912$n765
.sym 118655 picorv32.irq_state[0]
.sym 118657 picorv32.instr_slt
.sym 118658 picorv32.instr_slti
.sym 118659 picorv32.latched_branch
.sym 118661 picorv32.instr_sltu
.sym 118664 picorv32.instr_blt
.sym 118666 $abc$60912$n4608
.sym 118667 picorv32.instr_jal
.sym 118668 picorv32.decoder_trigger
.sym 118669 $abc$60912$n4569
.sym 118672 picorv32.instr_slt
.sym 118673 picorv32.instr_sltiu
.sym 118674 picorv32.instr_slti
.sym 118675 picorv32.instr_blt
.sym 118678 picorv32.instr_blt
.sym 118679 picorv32.instr_slti
.sym 118681 picorv32.instr_slt
.sym 118684 picorv32.instr_sltiu
.sym 118685 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118686 picorv32.instr_sltu
.sym 118687 picorv32.instr_slti
.sym 118692 picorv32.mem_rdata_latched_noshuffle[4]
.sym 118696 $abc$60912$n765
.sym 118699 picorv32.cpu_state[1]
.sym 118702 picorv32.irq_state[0]
.sym 118703 picorv32.latched_branch
.sym 118704 picorv32.latched_store
.sym 118708 picorv32.latched_branch
.sym 118709 picorv32.latched_store
.sym 118713 sys_clk_$glb_clk
.sym 118715 picorv32.instr_bgeu
.sym 118716 picorv32.instr_bge
.sym 118717 $abc$60912$n4551
.sym 118718 picorv32.instr_sub
.sym 118719 picorv32.instr_beq
.sym 118720 $abc$60912$n4952
.sym 118721 $abc$60912$n4556
.sym 118722 picorv32.instr_addi
.sym 118723 $abc$60912$n4764
.sym 118725 $abc$60912$n9830
.sym 118726 picorv32.reg_next_pc[14]
.sym 118727 picorv32.irq_state[0]
.sym 118728 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118729 picorv32.mem_rdata_q[13]
.sym 118731 $abc$60912$n4755
.sym 118732 picorv32.cpu_state[1]
.sym 118733 picorv32.latched_rd[4]
.sym 118735 $abc$60912$n5750_1
.sym 118736 spiflash_bus_adr[0]
.sym 118737 picorv32.mem_rdata_q[4]
.sym 118738 $abc$60912$n4569
.sym 118739 picorv32.mem_rdata_q[14]
.sym 118740 $abc$60912$n6653_1
.sym 118741 picorv32.decoder_trigger
.sym 118742 picorv32.mem_rdata_latched_noshuffle[30]
.sym 118743 $abc$60912$n4631
.sym 118744 picorv32.mem_rdata_q[29]
.sym 118745 picorv32.irq_state[0]
.sym 118746 $abc$60912$n4631
.sym 118747 picorv32.irq_state[1]
.sym 118748 $abc$60912$n5752_1
.sym 118749 $PACKER_GND_NET
.sym 118750 picorv32.mem_rdata_q[29]
.sym 118757 $abc$60912$n5062_1
.sym 118761 $abc$60912$n4557
.sym 118763 picorv32.mem_rdata_latched_noshuffle[14]
.sym 118764 picorv32.mem_rdata_latched_noshuffle[6]
.sym 118765 $abc$60912$n5061_1
.sym 118766 picorv32.is_slti_blt_slt
.sym 118767 picorv32.decoder_trigger
.sym 118772 picorv32.instr_bgeu
.sym 118773 picorv32.instr_bne
.sym 118775 $abc$60912$n5060
.sym 118776 picorv32.instr_beq
.sym 118778 $abc$60912$n5035_1
.sym 118780 picorv32.instr_jal
.sym 118781 picorv32.instr_bge
.sym 118783 $abc$60912$n10489
.sym 118785 $abc$60912$n5772_1
.sym 118786 picorv32.instr_waitirq
.sym 118789 picorv32.instr_beq
.sym 118790 $abc$60912$n5060
.sym 118791 $abc$60912$n5035_1
.sym 118792 picorv32.instr_bne
.sym 118795 picorv32.is_slti_blt_slt
.sym 118796 picorv32.instr_bgeu
.sym 118797 $abc$60912$n4557
.sym 118798 $abc$60912$n10489
.sym 118801 picorv32.decoder_trigger
.sym 118802 picorv32.instr_jal
.sym 118803 $abc$60912$n5772_1
.sym 118804 picorv32.instr_waitirq
.sym 118807 picorv32.is_slti_blt_slt
.sym 118808 $abc$60912$n5061_1
.sym 118809 $abc$60912$n5062_1
.sym 118810 picorv32.instr_bge
.sym 118814 picorv32.mem_rdata_latched_noshuffle[14]
.sym 118820 picorv32.instr_beq
.sym 118821 picorv32.instr_bne
.sym 118822 picorv32.instr_bge
.sym 118825 picorv32.decoder_trigger
.sym 118826 picorv32.instr_jal
.sym 118831 picorv32.mem_rdata_latched_noshuffle[6]
.sym 118836 sys_clk_$glb_clk
.sym 118838 $abc$60912$n4782
.sym 118839 $abc$60912$n4821
.sym 118840 picorv32.decoded_imm_uj[14]
.sym 118841 picorv32.instr_retirq
.sym 118842 $abc$60912$n4735
.sym 118843 $abc$60912$n4660_1
.sym 118844 picorv32.instr_waitirq
.sym 118845 $abc$60912$n4822
.sym 118848 picorv32.decoded_imm_uj[10]
.sym 118849 $abc$60912$n4596
.sym 118850 picorv32.is_alu_reg_imm
.sym 118851 $abc$60912$n7139
.sym 118852 picorv32.mem_rdata_latched_noshuffle[4]
.sym 118854 $abc$60912$n7139
.sym 118856 picorv32.mem_rdata_latched_noshuffle[5]
.sym 118858 picorv32.cpuregs_wrdata[15]
.sym 118859 picorv32.mem_rdata_latched_noshuffle[5]
.sym 118861 picorv32.cpuregs_wrdata[15]
.sym 118862 $abc$60912$n5370
.sym 118863 picorv32.cpuregs_wrdata[0]
.sym 118864 $abc$60912$n10489
.sym 118865 picorv32.mem_rdata_q[16]
.sym 118866 picorv32.mem_rdata_latched_noshuffle[25]
.sym 118868 picorv32.mem_rdata_latched_noshuffle[15]
.sym 118869 $abc$60912$n10489
.sym 118871 $abc$60912$n5370
.sym 118872 picorv32.mem_rdata_q[26]
.sym 118873 $abc$60912$n7290
.sym 118881 picorv32.mem_rdata_q[16]
.sym 118882 $abc$60912$n4575_1
.sym 118886 picorv32.mem_rdata_q[6]
.sym 118888 picorv32.reg_out[3]
.sym 118890 $abc$60912$n4752
.sym 118891 picorv32.mem_rdata_q[14]
.sym 118894 picorv32.mem_rdata_latched_noshuffle[15]
.sym 118895 $abc$60912$n4736
.sym 118896 $abc$60912$n4540
.sym 118899 picorv32.mem_rdata_q[15]
.sym 118902 picorv32.mem_rdata_latched_noshuffle[30]
.sym 118903 picorv32.mem_rdata_q[5]
.sym 118904 $abc$60912$n5333
.sym 118909 $PACKER_GND_NET
.sym 118912 picorv32.mem_rdata_q[16]
.sym 118913 picorv32.mem_rdata_q[6]
.sym 118914 picorv32.mem_rdata_q[15]
.sym 118915 picorv32.mem_rdata_q[5]
.sym 118919 picorv32.reg_out[3]
.sym 118927 $abc$60912$n4575_1
.sym 118932 picorv32.mem_rdata_latched_noshuffle[30]
.sym 118939 $PACKER_GND_NET
.sym 118945 picorv32.mem_rdata_latched_noshuffle[15]
.sym 118950 $abc$60912$n4736
.sym 118954 $abc$60912$n4540
.sym 118955 $abc$60912$n5333
.sym 118956 picorv32.mem_rdata_q[14]
.sym 118958 $abc$60912$n4752
.sym 118959 sys_clk_$glb_clk
.sym 118961 picorv32.mem_rdata_latched_noshuffle[25]
.sym 118962 picorv32.mem_rdata_q[27]
.sym 118963 picorv32.mem_rdata_q[25]
.sym 118964 picorv32.mem_rdata_q[26]
.sym 118965 picorv32.mem_rdata_q[24]
.sym 118966 $abc$60912$n7152
.sym 118967 picorv32.mem_rdata_q[29]
.sym 118968 picorv32.decoded_rs1[5]
.sym 118971 picorv32.reg_next_pc[12]
.sym 118973 $abc$60912$n5370
.sym 118974 picorv32.instr_waitirq
.sym 118975 picorv32.decoded_imm_uj[15]
.sym 118976 picorv32.instr_retirq
.sym 118977 picorv32.instr_lui
.sym 118978 $abc$60912$n6726
.sym 118981 $abc$60912$n4979
.sym 118984 $abc$60912$n765
.sym 118985 picorv32.decoded_imm_uj[14]
.sym 118986 $abc$60912$n6652_1
.sym 118987 $abc$60912$n11446
.sym 118988 $abc$60912$n7152
.sym 118989 $abc$60912$n5371
.sym 118991 $abc$60912$n4660_1
.sym 118992 $abc$60912$n5902
.sym 118993 picorv32.irq_state[0]
.sym 118994 picorv32.mem_rdata_q[14]
.sym 118995 picorv32.decoded_rd[0]
.sym 118996 $abc$60912$n7145
.sym 119002 picorv32.mem_rdata_q[12]
.sym 119003 $abc$60912$n9802
.sym 119004 $abc$60912$n4754
.sym 119006 $abc$60912$n9806
.sym 119007 picorv32.instr_jalr
.sym 119008 $abc$60912$n4570
.sym 119009 picorv32.mem_rdata_q[13]
.sym 119012 $abc$60912$n4575_1
.sym 119014 picorv32.cpu_state[1]
.sym 119015 $abc$60912$n4774_1
.sym 119016 $abc$60912$n6957_1
.sym 119018 picorv32.mem_rdata_q[28]
.sym 119019 picorv32.mem_rdata_q[27]
.sym 119021 picorv32.decoded_rd[0]
.sym 119022 $abc$60912$n5370
.sym 119025 $abc$60912$n6950_1
.sym 119026 $abc$60912$n6951_1
.sym 119027 $abc$60912$n765
.sym 119030 $abc$60912$n4540
.sym 119031 picorv32.irq_state[1]
.sym 119032 $abc$60912$n6956_1
.sym 119033 picorv32.is_alu_reg_imm
.sym 119036 $abc$60912$n6950_1
.sym 119038 $abc$60912$n6951_1
.sym 119042 $abc$60912$n4570
.sym 119043 picorv32.cpu_state[1]
.sym 119044 $abc$60912$n765
.sym 119047 picorv32.is_alu_reg_imm
.sym 119048 picorv32.mem_rdata_q[13]
.sym 119049 picorv32.mem_rdata_q[12]
.sym 119050 picorv32.instr_jalr
.sym 119056 picorv32.mem_rdata_q[28]
.sym 119059 $abc$60912$n9806
.sym 119060 $abc$60912$n6956_1
.sym 119061 $abc$60912$n5370
.sym 119062 $abc$60912$n6957_1
.sym 119065 picorv32.mem_rdata_q[27]
.sym 119067 $abc$60912$n4540
.sym 119068 $abc$60912$n4774_1
.sym 119072 picorv32.decoded_rd[0]
.sym 119077 $abc$60912$n4575_1
.sym 119078 picorv32.irq_state[1]
.sym 119079 $abc$60912$n9802
.sym 119080 $abc$60912$n5370
.sym 119081 $abc$60912$n4754
.sym 119082 sys_clk_$glb_clk
.sym 119084 picorv32.decoded_rd[2]
.sym 119085 picorv32.mem_rdata_latched_noshuffle[9]
.sym 119086 $abc$60912$n5903_1
.sym 119087 $abc$60912$n4981
.sym 119088 picorv32.decoded_rd[4]
.sym 119089 $abc$60912$n4985
.sym 119090 $abc$60912$n4983
.sym 119091 picorv32.mem_rdata_latched_noshuffle[11]
.sym 119092 picorv32.cpuregs_wrdata[14]
.sym 119093 picorv32.pcpi_div.start
.sym 119094 $abc$60912$n4811
.sym 119095 $abc$60912$n5771_1
.sym 119097 $abc$60912$n9788
.sym 119098 picorv32.mem_rdata_q[30]
.sym 119100 $abc$60912$n4752
.sym 119103 $abc$60912$n4774_1
.sym 119104 picorv32.pcpi_mul.pcpi_insn[28]
.sym 119106 picorv32.cpuregs_wrdata[14]
.sym 119107 picorv32.latched_stalu
.sym 119108 $abc$60912$n7137
.sym 119109 picorv32.cpuregs_wrdata[6]
.sym 119110 $abc$60912$n5371
.sym 119111 $abc$60912$n8220
.sym 119112 $abc$60912$n6951_1
.sym 119113 spiflash_counter[0]
.sym 119114 $abc$60912$n7152
.sym 119115 picorv32.instr_jal
.sym 119116 picorv32.irq_state[1]
.sym 119117 picorv32.decoded_rd[3]
.sym 119118 $abc$60912$n6956_1
.sym 119125 picorv32.mem_rdata_latched_noshuffle[16]
.sym 119126 $abc$60912$n4540
.sym 119127 $abc$60912$n7139
.sym 119129 $abc$60912$n7137
.sym 119131 picorv32.mem_rdata_q[15]
.sym 119133 picorv32.decoded_rs1[0]
.sym 119137 $abc$60912$n4752
.sym 119141 picorv32.decoded_rs1[0]
.sym 119143 $abc$60912$n5903_1
.sym 119145 $abc$60912$n4837
.sym 119151 $abc$60912$n4660_1
.sym 119152 picorv32.mem_rdata_latched_noshuffle[15]
.sym 119156 picorv32.decoded_rs1[1]
.sym 119158 $abc$60912$n7137
.sym 119164 picorv32.decoded_rs1[0]
.sym 119165 $abc$60912$n5903_1
.sym 119167 picorv32.decoded_rs1[1]
.sym 119170 picorv32.decoded_rs1[1]
.sym 119171 $abc$60912$n4752
.sym 119172 picorv32.mem_rdata_latched_noshuffle[16]
.sym 119173 $abc$60912$n4660_1
.sym 119177 $abc$60912$n4837
.sym 119178 $abc$60912$n4540
.sym 119179 picorv32.mem_rdata_q[15]
.sym 119182 picorv32.decoded_rs1[0]
.sym 119183 $abc$60912$n4660_1
.sym 119184 picorv32.mem_rdata_latched_noshuffle[15]
.sym 119185 $abc$60912$n4752
.sym 119189 picorv32.mem_rdata_latched_noshuffle[16]
.sym 119194 picorv32.mem_rdata_latched_noshuffle[15]
.sym 119203 $abc$60912$n7139
.sym 119205 sys_clk_$glb_clk
.sym 119207 $abc$60912$n7141
.sym 119208 picorv32.decoded_rs1[2]
.sym 119209 $abc$60912$n7143
.sym 119210 picorv32.mem_rdata_latched_noshuffle[12]
.sym 119211 picorv32.decoded_rs1[3]
.sym 119212 $abc$60912$n7145
.sym 119213 picorv32.decoded_rs1[4]
.sym 119214 picorv32.mem_rdata_q[7]
.sym 119217 $abc$60912$n6914_1
.sym 119218 picorv32.irq_state[0]
.sym 119219 picorv32.mem_rdata_q[12]
.sym 119221 picorv32.mem_rdata_q[13]
.sym 119222 $abc$60912$n6098_1
.sym 119223 spiflash_bus_adr[1]
.sym 119225 picorv32.mem_rdata_latched_noshuffle[31]
.sym 119226 picorv32.decoded_rd[2]
.sym 119227 $abc$60912$n5750_1
.sym 119228 $abc$60912$n4754
.sym 119229 $abc$60912$n4979
.sym 119230 $abc$60912$n5937_1
.sym 119231 picorv32.reg_pc[7]
.sym 119232 picorv32.irq_state[1]
.sym 119233 $abc$60912$n4979
.sym 119234 $abc$60912$n4631
.sym 119235 $abc$60912$n6652_1
.sym 119236 picorv32.mem_rdata_latched_noshuffle[29]
.sym 119237 picorv32.reg_pc[0]
.sym 119239 picorv32.mem_rdata_latched_noshuffle[16]
.sym 119240 picorv32.cpuregs_wrdata[13]
.sym 119241 $abc$60912$n5752_1
.sym 119242 picorv32.reg_next_pc[1]
.sym 119250 $abc$60912$n4773
.sym 119251 $abc$60912$n5370
.sym 119252 picorv32.instr_auipc
.sym 119253 picorv32.instr_lui
.sym 119254 picorv32.reg_pc[1]
.sym 119255 $abc$60912$n5774
.sym 119256 $abc$60912$n6918
.sym 119260 $PACKER_GND_NET
.sym 119261 picorv32.mem_rdata_q[16]
.sym 119263 $abc$60912$n4540
.sym 119265 picorv32.irq_state[0]
.sym 119266 picorv32.reg_next_pc[1]
.sym 119267 $abc$60912$n5752_1
.sym 119269 $abc$60912$n4811
.sym 119270 $abc$60912$n6098_1
.sym 119271 picorv32.mem_rdata_q[7]
.sym 119273 $abc$60912$n6916
.sym 119276 $abc$60912$n4979
.sym 119277 picorv32.mem_rdata_q[12]
.sym 119278 $abc$60912$n6917_1
.sym 119279 picorv32.latched_compr
.sym 119281 picorv32.mem_rdata_q[16]
.sym 119282 $abc$60912$n4811
.sym 119283 $abc$60912$n4540
.sym 119287 $abc$60912$n5370
.sym 119288 picorv32.reg_pc[1]
.sym 119289 $abc$60912$n6917_1
.sym 119290 picorv32.latched_compr
.sym 119294 $abc$60912$n5752_1
.sym 119295 picorv32.reg_next_pc[1]
.sym 119296 $abc$60912$n5774
.sym 119300 $abc$60912$n6098_1
.sym 119301 picorv32.mem_rdata_q[7]
.sym 119302 $abc$60912$n4540
.sym 119305 picorv32.instr_auipc
.sym 119306 picorv32.instr_lui
.sym 119307 picorv32.mem_rdata_q[12]
.sym 119308 $abc$60912$n4979
.sym 119311 $abc$60912$n4979
.sym 119312 picorv32.instr_auipc
.sym 119313 picorv32.instr_lui
.sym 119314 picorv32.mem_rdata_q[16]
.sym 119317 $abc$60912$n6916
.sym 119318 picorv32.irq_state[0]
.sym 119319 picorv32.reg_next_pc[1]
.sym 119320 $abc$60912$n6918
.sym 119323 $PACKER_GND_NET
.sym 119327 $abc$60912$n4773
.sym 119328 sys_clk_$glb_clk
.sym 119330 picorv32.decoded_imm_uj[5]
.sym 119331 picorv32.decoded_imm_uj[13]
.sym 119332 picorv32.decoded_imm_uj[12]
.sym 119333 $abc$60912$n4975
.sym 119334 picorv32.decoded_rd[3]
.sym 119335 picorv32.decoded_imm_uj[9]
.sym 119336 picorv32.mem_rdata_latched_noshuffle[19]
.sym 119337 picorv32.decoded_imm_uj[11]
.sym 119339 picorv32.irq_state[1]
.sym 119340 picorv32.irq_state[1]
.sym 119341 $abc$60912$n9796
.sym 119342 picorv32.irq_state[1]
.sym 119347 picorv32.mem_rdata_q[7]
.sym 119348 $abc$60912$n7159
.sym 119349 $abc$60912$n7141
.sym 119350 picorv32.reg_pc[1]
.sym 119351 $abc$60912$n4540
.sym 119353 $abc$60912$n7143
.sym 119354 picorv32.decoded_imm_uj[6]
.sym 119355 $abc$60912$n7159
.sym 119356 picorv32.decoded_imm_uj[16]
.sym 119357 $abc$60912$n6923_1
.sym 119358 picorv32.mem_rdata_latched_noshuffle[25]
.sym 119359 $abc$60912$n5797
.sym 119360 picorv32.mem_rdata_q[26]
.sym 119361 picorv32.decoded_imm[14]
.sym 119362 $abc$60912$n4709
.sym 119363 $abc$60912$n5370
.sym 119364 picorv32.decoded_imm_uj[2]
.sym 119365 picorv32.latched_compr
.sym 119371 $abc$60912$n6971_1
.sym 119372 $abc$60912$n5208_1
.sym 119373 $abc$60912$n4709
.sym 119374 $abc$60912$n5775
.sym 119376 $abc$60912$n5821_1
.sym 119378 $abc$60912$n4518_1
.sym 119379 $abc$60912$n5849
.sym 119380 picorv32.irq_state[1]
.sym 119383 spiflash_counter[0]
.sym 119384 $abc$60912$n5205_1
.sym 119387 $abc$60912$n5752_1
.sym 119388 picorv32.reg_next_pc[12]
.sym 119389 $abc$60912$n5371
.sym 119391 $abc$60912$n6972_1
.sym 119392 sys_rst
.sym 119394 $abc$60912$n4596
.sym 119396 spiflash_counter[1]
.sym 119397 $abc$60912$n5371
.sym 119398 picorv32.irq_state[0]
.sym 119399 picorv32.reg_next_pc[14]
.sym 119402 $abc$60912$n5829
.sym 119404 $abc$60912$n5205_1
.sym 119405 spiflash_counter[0]
.sym 119407 sys_rst
.sym 119412 $abc$60912$n5208_1
.sym 119413 spiflash_counter[1]
.sym 119416 picorv32.irq_state[0]
.sym 119417 picorv32.reg_next_pc[12]
.sym 119418 $abc$60912$n5371
.sym 119419 $abc$60912$n5821_1
.sym 119422 $abc$60912$n5775
.sym 119423 $abc$60912$n5829
.sym 119424 picorv32.reg_next_pc[14]
.sym 119425 $abc$60912$n5752_1
.sym 119428 picorv32.irq_state[1]
.sym 119429 $abc$60912$n4596
.sym 119430 $abc$60912$n5371
.sym 119431 $abc$60912$n5849
.sym 119434 picorv32.reg_next_pc[14]
.sym 119435 $abc$60912$n5829
.sym 119436 $abc$60912$n5371
.sym 119437 picorv32.irq_state[0]
.sym 119440 $abc$60912$n6972_1
.sym 119442 $abc$60912$n6971_1
.sym 119448 $abc$60912$n4518_1
.sym 119449 spiflash_counter[1]
.sym 119450 $abc$60912$n4709
.sym 119451 sys_clk_$glb_clk
.sym 119452 sys_rst_$glb_sr
.sym 119453 picorv32.decoded_imm_uj[1]
.sym 119454 picorv32.decoded_imm_uj[7]
.sym 119455 picorv32.decoded_imm_uj[4]
.sym 119456 picorv32.decoded_imm_uj[2]
.sym 119457 picorv32.cpuregs_wrdata[13]
.sym 119458 $abc$60912$n6953_1
.sym 119459 picorv32.decoded_imm_uj[6]
.sym 119460 picorv32.decoded_imm_uj[16]
.sym 119463 picorv32.reg_pc[12]
.sym 119464 $abc$60912$n5752_1
.sym 119465 $abc$60912$n5849
.sym 119466 picorv32.mem_rdata_latched_noshuffle[13]
.sym 119469 spiflash_counter[1]
.sym 119470 $abc$60912$n4878
.sym 119471 picorv32.reg_out[3]
.sym 119472 $abc$60912$n5821_1
.sym 119474 $abc$60912$n4518_1
.sym 119475 $abc$60912$n4931
.sym 119476 picorv32.decoded_imm_uj[12]
.sym 119477 picorv32.decoded_imm_uj[12]
.sym 119478 $abc$60912$n9816
.sym 119479 $abc$60912$n11446
.sym 119480 $abc$60912$n7198
.sym 119481 $abc$60912$n5371
.sym 119482 picorv32.decoded_imm_uj[14]
.sym 119483 picorv32.decoded_imm_uj[9]
.sym 119484 picorv32.reg_out[27]
.sym 119485 picorv32.decoded_imm[11]
.sym 119486 picorv32.reg_op1[27]
.sym 119487 picorv32.decoded_rd[0]
.sym 119488 picorv32.reg_next_pc[19]
.sym 119494 picorv32.irq_state[1]
.sym 119495 $abc$60912$n4471
.sym 119496 $abc$60912$n9784
.sym 119498 picorv32.reg_next_pc[0]
.sym 119500 $abc$60912$n6932_1
.sym 119501 $abc$60912$n8220
.sym 119502 $abc$60912$n9816
.sym 119503 $abc$60912$n4470
.sym 119506 picorv32.reg_next_pc[3]
.sym 119507 $abc$60912$n9790
.sym 119508 $abc$60912$n4595
.sym 119511 $abc$60912$n5371
.sym 119512 picorv32.reg_next_pc[19]
.sym 119513 picorv32.irq_state[0]
.sym 119514 picorv32.reg_next_pc[6]
.sym 119515 $abc$60912$n6933_1
.sym 119518 sys_rst
.sym 119519 $abc$60912$n5797
.sym 119523 $abc$60912$n5370
.sym 119525 picorv32.latched_compr
.sym 119527 picorv32.reg_next_pc[19]
.sym 119528 $abc$60912$n9816
.sym 119529 $abc$60912$n5370
.sym 119530 picorv32.irq_state[0]
.sym 119533 picorv32.irq_state[0]
.sym 119534 picorv32.reg_next_pc[0]
.sym 119536 picorv32.latched_compr
.sym 119539 picorv32.latched_compr
.sym 119545 $abc$60912$n4471
.sym 119546 $abc$60912$n4470
.sym 119547 sys_rst
.sym 119553 $abc$60912$n6932_1
.sym 119554 $abc$60912$n6933_1
.sym 119557 $abc$60912$n8220
.sym 119558 $abc$60912$n5797
.sym 119559 $abc$60912$n5371
.sym 119560 $abc$60912$n9790
.sym 119563 picorv32.reg_next_pc[6]
.sym 119564 picorv32.irq_state[0]
.sym 119565 picorv32.irq_state[1]
.sym 119566 $abc$60912$n4595
.sym 119569 picorv32.reg_next_pc[3]
.sym 119570 $abc$60912$n9784
.sym 119571 picorv32.irq_state[0]
.sym 119572 $abc$60912$n5370
.sym 119576 picorv32.decoded_imm[7]
.sym 119577 picorv32.decoded_imm[5]
.sym 119578 picorv32.decoded_imm[11]
.sym 119579 picorv32.decoded_imm[14]
.sym 119580 $abc$60912$n5009
.sym 119581 picorv32.decoded_imm[2]
.sym 119582 picorv32.decoded_imm[1]
.sym 119583 picorv32.decoded_imm[4]
.sym 119585 picorv32.reg_pc[6]
.sym 119586 picorv32.reg_pc[6]
.sym 119587 $abc$60912$n6839_1
.sym 119589 $abc$60912$n4471
.sym 119591 $abc$60912$n5208_1
.sym 119593 picorv32.reg_pc[30]
.sym 119595 $abc$60912$n5752_1
.sym 119596 $abc$60912$n5809_1
.sym 119600 picorv32.reg_next_pc[6]
.sym 119601 picorv32.mem_rdata_latched_noshuffle[20]
.sym 119602 $abc$60912$n4847
.sym 119603 picorv32.instr_jal
.sym 119604 $abc$60912$n8220
.sym 119605 picorv32.cpuregs_wrdata[6]
.sym 119606 $abc$60912$n9818
.sym 119607 picorv32.reg_pc[2]
.sym 119608 $abc$60912$n6954_1
.sym 119609 $abc$60912$n4708
.sym 119610 $abc$60912$n5371
.sym 119619 $abc$60912$n10593
.sym 119627 picorv32.reg_pc[5]
.sym 119631 picorv32.reg_pc[2]
.sym 119635 picorv32.latched_compr
.sym 119638 picorv32.reg_pc[3]
.sym 119639 picorv32.reg_pc[6]
.sym 119641 picorv32.reg_pc[8]
.sym 119645 picorv32.reg_pc[1]
.sym 119646 picorv32.reg_pc[4]
.sym 119647 picorv32.reg_pc[7]
.sym 119649 $auto$alumacc.cc:474:replace_alu$6740.C[2]
.sym 119651 picorv32.reg_pc[1]
.sym 119652 picorv32.latched_compr
.sym 119655 $auto$alumacc.cc:474:replace_alu$6740.C[3]
.sym 119657 $abc$60912$n10593
.sym 119658 picorv32.reg_pc[2]
.sym 119659 $auto$alumacc.cc:474:replace_alu$6740.C[2]
.sym 119661 $auto$alumacc.cc:474:replace_alu$6740.C[4]
.sym 119663 picorv32.reg_pc[3]
.sym 119665 $auto$alumacc.cc:474:replace_alu$6740.C[3]
.sym 119667 $auto$alumacc.cc:474:replace_alu$6740.C[5]
.sym 119669 picorv32.reg_pc[4]
.sym 119671 $auto$alumacc.cc:474:replace_alu$6740.C[4]
.sym 119673 $auto$alumacc.cc:474:replace_alu$6740.C[6]
.sym 119675 picorv32.reg_pc[5]
.sym 119677 $auto$alumacc.cc:474:replace_alu$6740.C[5]
.sym 119679 $auto$alumacc.cc:474:replace_alu$6740.C[7]
.sym 119681 picorv32.reg_pc[6]
.sym 119683 $auto$alumacc.cc:474:replace_alu$6740.C[6]
.sym 119685 $auto$alumacc.cc:474:replace_alu$6740.C[8]
.sym 119687 picorv32.reg_pc[7]
.sym 119689 $auto$alumacc.cc:474:replace_alu$6740.C[7]
.sym 119691 $auto$alumacc.cc:474:replace_alu$6740.C[9]
.sym 119694 picorv32.reg_pc[8]
.sym 119695 $auto$alumacc.cc:474:replace_alu$6740.C[8]
.sym 119699 picorv32.cpuregs_wrdata[20]
.sym 119700 $abc$60912$n7001_1
.sym 119701 $abc$60912$n6954_1
.sym 119702 $abc$60912$n5013
.sym 119703 picorv32.decoded_imm[15]
.sym 119704 $abc$60912$n5011
.sym 119705 picorv32.decoded_imm[13]
.sym 119706 $abc$60912$n6975_1
.sym 119709 $abc$60912$n9802
.sym 119710 $abc$60912$n4603
.sym 119711 $abc$60912$n7168
.sym 119714 $abc$60912$n4586
.sym 119715 $abc$60912$n4979
.sym 119716 $abc$60912$n6893_1
.sym 119717 $abc$60912$n4979
.sym 119720 $abc$60912$n5370
.sym 119721 $abc$60912$n135
.sym 119722 picorv32.latched_rd[3]
.sym 119723 picorv32.reg_pc[7]
.sym 119724 picorv32.irq_state[1]
.sym 119725 picorv32.reg_pc[21]
.sym 119726 picorv32.reg_pc[3]
.sym 119727 picorv32.cpuregs_wrdata[28]
.sym 119728 picorv32.reg_pc[13]
.sym 119729 $abc$60912$n4631
.sym 119730 $abc$60912$n5825_1
.sym 119732 picorv32.latched_stalu
.sym 119733 $abc$60912$n5752_1
.sym 119734 picorv32.reg_next_pc[1]
.sym 119735 $auto$alumacc.cc:474:replace_alu$6740.C[9]
.sym 119744 picorv32.reg_pc[13]
.sym 119746 picorv32.reg_pc[11]
.sym 119751 picorv32.reg_pc[16]
.sym 119756 picorv32.reg_pc[10]
.sym 119758 picorv32.reg_pc[12]
.sym 119759 picorv32.reg_pc[9]
.sym 119762 picorv32.reg_pc[15]
.sym 119764 picorv32.reg_pc[14]
.sym 119772 $auto$alumacc.cc:474:replace_alu$6740.C[10]
.sym 119774 picorv32.reg_pc[9]
.sym 119776 $auto$alumacc.cc:474:replace_alu$6740.C[9]
.sym 119778 $auto$alumacc.cc:474:replace_alu$6740.C[11]
.sym 119780 picorv32.reg_pc[10]
.sym 119782 $auto$alumacc.cc:474:replace_alu$6740.C[10]
.sym 119784 $auto$alumacc.cc:474:replace_alu$6740.C[12]
.sym 119787 picorv32.reg_pc[11]
.sym 119788 $auto$alumacc.cc:474:replace_alu$6740.C[11]
.sym 119790 $auto$alumacc.cc:474:replace_alu$6740.C[13]
.sym 119792 picorv32.reg_pc[12]
.sym 119794 $auto$alumacc.cc:474:replace_alu$6740.C[12]
.sym 119796 $auto$alumacc.cc:474:replace_alu$6740.C[14]
.sym 119799 picorv32.reg_pc[13]
.sym 119800 $auto$alumacc.cc:474:replace_alu$6740.C[13]
.sym 119802 $auto$alumacc.cc:474:replace_alu$6740.C[15]
.sym 119805 picorv32.reg_pc[14]
.sym 119806 $auto$alumacc.cc:474:replace_alu$6740.C[14]
.sym 119808 $auto$alumacc.cc:474:replace_alu$6740.C[16]
.sym 119811 picorv32.reg_pc[15]
.sym 119812 $auto$alumacc.cc:474:replace_alu$6740.C[15]
.sym 119814 $auto$alumacc.cc:474:replace_alu$6740.C[17]
.sym 119816 picorv32.reg_pc[16]
.sym 119818 $auto$alumacc.cc:474:replace_alu$6740.C[16]
.sym 119822 picorv32.cpuregs_wrdata[28]
.sym 119823 picorv32.decoded_imm[23]
.sym 119824 picorv32.decoded_imm[19]
.sym 119825 picorv32.decoded_imm[22]
.sym 119826 picorv32.decoded_imm[21]
.sym 119827 picorv32.decoded_imm[17]
.sym 119828 picorv32.decoded_imm[18]
.sym 119829 picorv32.decoded_imm[27]
.sym 119832 $abc$60912$n7198
.sym 119833 $abc$60912$n9832
.sym 119834 $abc$60912$n5805
.sym 119836 $abc$60912$n9806
.sym 119837 $abc$60912$n5013
.sym 119839 picorv32.cpuregs_wrdata[23]
.sym 119840 $abc$60912$n5853_1
.sym 119842 picorv32.irq_state[1]
.sym 119843 sys_rst
.sym 119844 $abc$60912$n4801
.sym 119845 picorv32.decoded_imm[15]
.sym 119846 $abc$60912$n4979
.sym 119847 $abc$60912$n7216
.sym 119848 $abc$60912$n7159
.sym 119849 picorv32.decoded_imm_uj[2]
.sym 119850 $abc$60912$n135
.sym 119851 $abc$60912$n9828
.sym 119852 picorv32.decoded_imm_uj[6]
.sym 119853 picorv32.decoded_imm_uj[23]
.sym 119854 $abc$60912$n9812
.sym 119855 picorv32.decoded_imm_uj[16]
.sym 119856 $abc$60912$n9814
.sym 119857 $abc$60912$n5885_1
.sym 119858 $auto$alumacc.cc:474:replace_alu$6740.C[17]
.sym 119872 picorv32.reg_pc[18]
.sym 119883 picorv32.reg_pc[24]
.sym 119885 picorv32.reg_pc[21]
.sym 119886 picorv32.reg_pc[22]
.sym 119889 picorv32.reg_pc[20]
.sym 119891 picorv32.reg_pc[17]
.sym 119893 picorv32.reg_pc[19]
.sym 119894 picorv32.reg_pc[23]
.sym 119895 $auto$alumacc.cc:474:replace_alu$6740.C[18]
.sym 119897 picorv32.reg_pc[17]
.sym 119899 $auto$alumacc.cc:474:replace_alu$6740.C[17]
.sym 119901 $auto$alumacc.cc:474:replace_alu$6740.C[19]
.sym 119903 picorv32.reg_pc[18]
.sym 119905 $auto$alumacc.cc:474:replace_alu$6740.C[18]
.sym 119907 $auto$alumacc.cc:474:replace_alu$6740.C[20]
.sym 119909 picorv32.reg_pc[19]
.sym 119911 $auto$alumacc.cc:474:replace_alu$6740.C[19]
.sym 119913 $auto$alumacc.cc:474:replace_alu$6740.C[21]
.sym 119916 picorv32.reg_pc[20]
.sym 119917 $auto$alumacc.cc:474:replace_alu$6740.C[20]
.sym 119919 $auto$alumacc.cc:474:replace_alu$6740.C[22]
.sym 119922 picorv32.reg_pc[21]
.sym 119923 $auto$alumacc.cc:474:replace_alu$6740.C[21]
.sym 119925 $auto$alumacc.cc:474:replace_alu$6740.C[23]
.sym 119928 picorv32.reg_pc[22]
.sym 119929 $auto$alumacc.cc:474:replace_alu$6740.C[22]
.sym 119931 $auto$alumacc.cc:474:replace_alu$6740.C[24]
.sym 119934 picorv32.reg_pc[23]
.sym 119935 $auto$alumacc.cc:474:replace_alu$6740.C[23]
.sym 119937 $auto$alumacc.cc:474:replace_alu$6740.C[25]
.sym 119939 picorv32.reg_pc[24]
.sym 119941 $auto$alumacc.cc:474:replace_alu$6740.C[24]
.sym 119945 $abc$60912$n8602_1
.sym 119946 $abc$60912$n7010_1
.sym 119947 picorv32.reg_pc[13]
.sym 119948 $abc$60912$n7195
.sym 119949 $abc$60912$n5769_1
.sym 119950 picorv32.reg_next_pc[1]
.sym 119951 picorv32.reg_pc[8]
.sym 119952 picorv32.reg_pc[28]
.sym 119953 picorv32.decoded_imm_uj[19]
.sym 119954 $abc$60912$n9834
.sym 119955 $abc$60912$n9834
.sym 119956 picorv32.decoded_imm[26]
.sym 119957 picorv32.irq_state[0]
.sym 119960 picorv32.decoded_imm[22]
.sym 119962 $abc$60912$n4777
.sym 119965 $abc$60912$n7165
.sym 119966 $abc$60912$n5849
.sym 119967 picorv32.reg_next_pc[23]
.sym 119968 picorv32.decoded_imm[19]
.sym 119969 picorv32.decoded_imm_uj[21]
.sym 119970 $abc$60912$n9816
.sym 119972 $abc$60912$n7198
.sym 119973 picorv32.decoded_imm_uj[27]
.sym 119974 picorv32.decoded_imm_uj[12]
.sym 119975 picorv32.decoded_imm_uj[9]
.sym 119976 picorv32.reg_out[27]
.sym 119977 picorv32.reg_pc[26]
.sym 119978 picorv32.reg_op1[27]
.sym 119979 picorv32.decoded_imm[27]
.sym 119980 picorv32.decoded_imm_uj[14]
.sym 119981 $auto$alumacc.cc:474:replace_alu$6740.C[25]
.sym 119988 $abc$60912$n4777
.sym 119989 picorv32.reg_pc[29]
.sym 119990 picorv32.reg_pc[27]
.sym 119997 $abc$60912$n7192
.sym 120003 picorv32.reg_pc[26]
.sym 120008 picorv32.reg_pc[25]
.sym 120015 picorv32.reg_pc[30]
.sym 120017 picorv32.reg_pc[28]
.sym 120018 $auto$alumacc.cc:474:replace_alu$6740.C[26]
.sym 120021 picorv32.reg_pc[25]
.sym 120022 $auto$alumacc.cc:474:replace_alu$6740.C[25]
.sym 120024 $auto$alumacc.cc:474:replace_alu$6740.C[27]
.sym 120027 picorv32.reg_pc[26]
.sym 120028 $auto$alumacc.cc:474:replace_alu$6740.C[26]
.sym 120030 $auto$alumacc.cc:474:replace_alu$6740.C[28]
.sym 120033 picorv32.reg_pc[27]
.sym 120034 $auto$alumacc.cc:474:replace_alu$6740.C[27]
.sym 120036 $auto$alumacc.cc:474:replace_alu$6740.C[29]
.sym 120038 picorv32.reg_pc[28]
.sym 120040 $auto$alumacc.cc:474:replace_alu$6740.C[28]
.sym 120042 $auto$alumacc.cc:474:replace_alu$6740.C[30]
.sym 120044 picorv32.reg_pc[29]
.sym 120046 $auto$alumacc.cc:474:replace_alu$6740.C[29]
.sym 120048 $nextpnr_ICESTORM_LC_32$I3
.sym 120050 picorv32.reg_pc[30]
.sym 120052 $auto$alumacc.cc:474:replace_alu$6740.C[30]
.sym 120058 $nextpnr_ICESTORM_LC_32$I3
.sym 120062 $abc$60912$n7192
.sym 120065 $abc$60912$n4777
.sym 120066 sys_clk_$glb_clk
.sym 120067 $abc$60912$n1169_$glb_sr
.sym 120069 $abc$60912$n7378
.sym 120070 $abc$60912$n7379
.sym 120071 $abc$60912$n7380
.sym 120072 $abc$60912$n7381
.sym 120073 $abc$60912$n7382
.sym 120074 $abc$60912$n7383
.sym 120075 $abc$60912$n7384
.sym 120081 picorv32.reg_next_pc[5]
.sym 120082 picorv32.reg_pc[30]
.sym 120083 $abc$60912$n7195
.sym 120084 $abc$60912$n11462
.sym 120085 picorv32.reg_pc[28]
.sym 120087 $abc$60912$n8602_1
.sym 120088 $abc$60912$n11456
.sym 120089 $abc$60912$n5787_1
.sym 120090 $abc$60912$n8602_1
.sym 120092 picorv32.reg_next_pc[6]
.sym 120093 $abc$60912$n4708
.sym 120094 picorv32.reg_pc[19]
.sym 120095 $abc$60912$n7162
.sym 120096 $abc$60912$n5754_1
.sym 120097 picorv32.cpuregs_wrdata[6]
.sym 120098 $abc$60912$n5770
.sym 120099 $abc$60912$n5754_1
.sym 120100 $abc$60912$n7189
.sym 120101 $abc$60912$n5770
.sym 120102 picorv32.reg_next_pc[31]
.sym 120103 picorv32.instr_jal
.sym 120110 picorv32.reg_next_pc[12]
.sym 120111 $abc$60912$n4777
.sym 120112 $abc$60912$n7213
.sym 120113 $abc$60912$n5769_1
.sym 120114 $abc$60912$n5817_1
.sym 120115 picorv32.reg_next_pc[6]
.sym 120116 $abc$60912$n5770
.sym 120117 $abc$60912$n7216
.sym 120118 $abc$60912$n7381
.sym 120119 $abc$60912$n7174
.sym 120120 picorv32.reg_next_pc[11]
.sym 120121 $abc$60912$n5775
.sym 120124 $abc$60912$n5831
.sym 120129 $abc$60912$n5752_1
.sym 120132 $abc$60912$n7198
.sym 120133 $abc$60912$n5797
.sym 120135 $abc$60912$n7317
.sym 120138 $abc$60912$n5821_1
.sym 120139 $abc$60912$n5754_1
.sym 120142 picorv32.reg_next_pc[11]
.sym 120143 $abc$60912$n5817_1
.sym 120144 $abc$60912$n5752_1
.sym 120145 $abc$60912$n5775
.sym 120150 $abc$60912$n7216
.sym 120154 picorv32.reg_next_pc[6]
.sym 120155 $abc$60912$n5797
.sym 120156 $abc$60912$n5752_1
.sym 120157 $abc$60912$n5775
.sym 120160 picorv32.reg_next_pc[12]
.sym 120161 $abc$60912$n5821_1
.sym 120162 $abc$60912$n5775
.sym 120163 $abc$60912$n5752_1
.sym 120166 $abc$60912$n5831
.sym 120167 $abc$60912$n5754_1
.sym 120169 $abc$60912$n7198
.sym 120172 $abc$60912$n7213
.sym 120178 $abc$60912$n7381
.sym 120179 $abc$60912$n5770
.sym 120180 $abc$60912$n5769_1
.sym 120181 $abc$60912$n7317
.sym 120186 $abc$60912$n7174
.sym 120188 $abc$60912$n4777
.sym 120189 sys_clk_$glb_clk
.sym 120190 $abc$60912$n1169_$glb_sr
.sym 120191 $abc$60912$n7385
.sym 120192 $abc$60912$n7386
.sym 120193 $abc$60912$n7387
.sym 120194 $abc$60912$n7388
.sym 120195 $abc$60912$n7389
.sym 120196 $abc$60912$n7390
.sym 120197 $abc$60912$n7391
.sym 120198 $abc$60912$n7392
.sym 120199 picorv32.reg_next_pc[14]
.sym 120201 picorv32.reg_next_pc[11]
.sym 120203 $abc$60912$n7168
.sym 120204 picorv32.irq_state[1]
.sym 120205 picorv32.reg_pc[19]
.sym 120206 $abc$60912$n9045
.sym 120207 picorv32.reg_pc[20]
.sym 120209 picorv32.decoded_imm[28]
.sym 120210 picorv32.irq_state[0]
.sym 120211 $abc$60912$n7192
.sym 120213 picorv32.reg_pc[20]
.sym 120214 $abc$60912$n7381
.sym 120215 picorv32.reg_pc[7]
.sym 120216 $abc$60912$n7174
.sym 120217 $abc$60912$n11455
.sym 120218 $abc$60912$n7010_1
.sym 120219 $abc$60912$n5797
.sym 120220 picorv32.reg_pc[12]
.sym 120221 picorv32.reg_pc[21]
.sym 120222 picorv32.decoded_imm[26]
.sym 120223 $abc$60912$n7395
.sym 120224 $abc$60912$n7171
.sym 120225 picorv32.reg_pc[3]
.sym 120232 $abc$60912$n5823
.sym 120234 $abc$60912$n5835
.sym 120236 $abc$60912$n5819_1
.sym 120237 $abc$60912$n7327
.sym 120238 $abc$60912$n7321
.sym 120242 $abc$60912$n7174
.sym 120243 $abc$60912$n4777
.sym 120244 $abc$60912$n5799_1
.sym 120245 $abc$60912$n7319
.sym 120246 $abc$60912$n7383
.sym 120247 $abc$60912$n7384
.sym 120251 $abc$60912$n7388
.sym 120254 $abc$60912$n7391
.sym 120255 $abc$60912$n7320
.sym 120256 $abc$60912$n7385
.sym 120259 $abc$60912$n5754_1
.sym 120260 $abc$60912$n7389
.sym 120261 $abc$60912$n5770
.sym 120262 $abc$60912$n5769_1
.sym 120263 $abc$60912$n7392
.sym 120265 $abc$60912$n5835
.sym 120266 $abc$60912$n5769_1
.sym 120267 $abc$60912$n7392
.sym 120271 $abc$60912$n7389
.sym 120272 $abc$60912$n5823
.sym 120273 $abc$60912$n5769_1
.sym 120277 $abc$60912$n5770
.sym 120278 $abc$60912$n7385
.sym 120279 $abc$60912$n7321
.sym 120280 $abc$60912$n5769_1
.sym 120283 $abc$60912$n7388
.sym 120284 $abc$60912$n5819_1
.sym 120285 $abc$60912$n5769_1
.sym 120289 $abc$60912$n5770
.sym 120290 $abc$60912$n7383
.sym 120291 $abc$60912$n7319
.sym 120292 $abc$60912$n5769_1
.sym 120295 $abc$60912$n7320
.sym 120296 $abc$60912$n5770
.sym 120297 $abc$60912$n5769_1
.sym 120298 $abc$60912$n7384
.sym 120302 $abc$60912$n5799_1
.sym 120303 $abc$60912$n5754_1
.sym 120304 $abc$60912$n7174
.sym 120307 $abc$60912$n7327
.sym 120308 $abc$60912$n5770
.sym 120309 $abc$60912$n5769_1
.sym 120310 $abc$60912$n7391
.sym 120311 $abc$60912$n4777
.sym 120312 sys_clk_$glb_clk
.sym 120313 $abc$60912$n1169_$glb_sr
.sym 120314 $abc$60912$n7393
.sym 120315 $abc$60912$n7394
.sym 120316 $abc$60912$n7395
.sym 120317 $abc$60912$n7396
.sym 120318 $abc$60912$n7397
.sym 120319 $abc$60912$n7398
.sym 120320 $abc$60912$n7399
.sym 120321 $abc$60912$n7400
.sym 120323 picorv32.decoded_imm_uj[10]
.sym 120326 $abc$60912$n5823
.sym 120328 $abc$60912$n5835
.sym 120330 picorv32.reg_pc[23]
.sym 120331 picorv32.reg_next_pc[17]
.sym 120332 $abc$60912$n5853_1
.sym 120333 $abc$60912$n7327
.sym 120334 picorv32.reg_pc[23]
.sym 120335 picorv32.latched_stalu
.sym 120336 $abc$60912$n7216
.sym 120338 $abc$60912$n7498
.sym 120339 $abc$60912$n7017_1
.sym 120341 $abc$60912$n7168
.sym 120343 picorv32.decoded_imm_uj[16]
.sym 120344 picorv32.decoded_imm_uj[29]
.sym 120345 picorv32.decoded_imm_uj[23]
.sym 120346 picorv32.decoded_imm_uj[16]
.sym 120347 $abc$60912$n7246
.sym 120349 picorv32.decoded_imm_uj[20]
.sym 120357 $abc$60912$n7168
.sym 120361 $abc$60912$n7165
.sym 120364 $abc$60912$n7183
.sym 120370 $abc$60912$n7162
.sym 120374 $abc$60912$n5771_1
.sym 120376 $abc$60912$n7174
.sym 120379 $abc$60912$n4570
.sym 120383 $abc$60912$n7177
.sym 120384 $abc$60912$n7171
.sym 120385 $abc$60912$n7180
.sym 120390 $abc$60912$n7162
.sym 120393 $auto$alumacc.cc:474:replace_alu$6746.C[4]
.sym 120394 $abc$60912$n4570
.sym 120395 $abc$60912$n7165
.sym 120396 $abc$60912$n5771_1
.sym 120397 $abc$60912$n7162
.sym 120399 $auto$alumacc.cc:474:replace_alu$6746.C[5]
.sym 120402 $abc$60912$n7168
.sym 120403 $auto$alumacc.cc:474:replace_alu$6746.C[4]
.sym 120405 $auto$alumacc.cc:474:replace_alu$6746.C[6]
.sym 120407 $abc$60912$n7171
.sym 120409 $auto$alumacc.cc:474:replace_alu$6746.C[5]
.sym 120411 $auto$alumacc.cc:474:replace_alu$6746.C[7]
.sym 120413 $abc$60912$n7174
.sym 120415 $auto$alumacc.cc:474:replace_alu$6746.C[6]
.sym 120417 $auto$alumacc.cc:474:replace_alu$6746.C[8]
.sym 120420 $abc$60912$n7177
.sym 120421 $auto$alumacc.cc:474:replace_alu$6746.C[7]
.sym 120423 $auto$alumacc.cc:474:replace_alu$6746.C[9]
.sym 120425 $abc$60912$n7180
.sym 120427 $auto$alumacc.cc:474:replace_alu$6746.C[8]
.sym 120429 $auto$alumacc.cc:474:replace_alu$6746.C[10]
.sym 120431 $abc$60912$n7183
.sym 120433 $auto$alumacc.cc:474:replace_alu$6746.C[9]
.sym 120437 $abc$60912$n7401
.sym 120438 $abc$60912$n7402
.sym 120439 $abc$60912$n7403
.sym 120440 $abc$60912$n7404
.sym 120441 $abc$60912$n7405
.sym 120442 $abc$60912$n7406
.sym 120443 $abc$60912$n7407
.sym 120444 $auto$alumacc.cc:474:replace_alu$6752.C[31]
.sym 120449 $abc$60912$n7328
.sym 120450 picorv32.cpuregs_rs1[14]
.sym 120452 $PACKER_VCC_NET_$glb_clk
.sym 120456 $abc$60912$n5752_1
.sym 120457 $abc$60912$n7318
.sym 120458 $abc$60912$n7213
.sym 120462 $abc$60912$n7317
.sym 120463 $abc$60912$n7396
.sym 120464 picorv32.decoded_imm[27]
.sym 120466 $abc$60912$n7204
.sym 120469 picorv32.decoded_imm_uj[27]
.sym 120470 picorv32.reg_op1[27]
.sym 120473 $auto$alumacc.cc:474:replace_alu$6746.C[10]
.sym 120478 $abc$60912$n7195
.sym 120481 $abc$60912$n7192
.sym 120483 $abc$60912$n7186
.sym 120488 $abc$60912$n7207
.sym 120495 $abc$60912$n7204
.sym 120499 $abc$60912$n7198
.sym 120502 $abc$60912$n7189
.sym 120505 $abc$60912$n7201
.sym 120510 $auto$alumacc.cc:474:replace_alu$6746.C[11]
.sym 120512 $abc$60912$n7186
.sym 120514 $auto$alumacc.cc:474:replace_alu$6746.C[10]
.sym 120516 $auto$alumacc.cc:474:replace_alu$6746.C[12]
.sym 120519 $abc$60912$n7189
.sym 120520 $auto$alumacc.cc:474:replace_alu$6746.C[11]
.sym 120522 $auto$alumacc.cc:474:replace_alu$6746.C[13]
.sym 120524 $abc$60912$n7192
.sym 120526 $auto$alumacc.cc:474:replace_alu$6746.C[12]
.sym 120528 $auto$alumacc.cc:474:replace_alu$6746.C[14]
.sym 120530 $abc$60912$n7195
.sym 120532 $auto$alumacc.cc:474:replace_alu$6746.C[13]
.sym 120534 $auto$alumacc.cc:474:replace_alu$6746.C[15]
.sym 120536 $abc$60912$n7198
.sym 120538 $auto$alumacc.cc:474:replace_alu$6746.C[14]
.sym 120540 $auto$alumacc.cc:474:replace_alu$6746.C[16]
.sym 120542 $abc$60912$n7201
.sym 120544 $auto$alumacc.cc:474:replace_alu$6746.C[15]
.sym 120546 $auto$alumacc.cc:474:replace_alu$6746.C[17]
.sym 120548 $abc$60912$n7204
.sym 120550 $auto$alumacc.cc:474:replace_alu$6746.C[16]
.sym 120552 $auto$alumacc.cc:474:replace_alu$6746.C[18]
.sym 120555 $abc$60912$n7207
.sym 120556 $auto$alumacc.cc:474:replace_alu$6746.C[17]
.sym 120560 picorv32.decoded_imm_uj[28]
.sym 120561 picorv32.decoded_imm_uj[24]
.sym 120562 picorv32.decoded_imm_uj[27]
.sym 120563 picorv32.decoded_imm_uj[23]
.sym 120564 $abc$60912$n5863_1
.sym 120565 picorv32.decoded_imm_uj[20]
.sym 120566 $abc$60912$n5851_1
.sym 120567 $abc$60912$n5879_1
.sym 120568 $abc$60912$n5771_1
.sym 120570 $abc$60912$n4811
.sym 120572 picorv32.reg_op1[14]
.sym 120573 $abc$60912$n7234
.sym 120575 $abc$60912$n4536
.sym 120576 $abc$60912$n7207
.sym 120577 $abc$60912$n4931
.sym 120578 picorv32.reg_next_pc[15]
.sym 120579 picorv32.reg_next_pc[20]
.sym 120580 picorv32.reg_next_pc[15]
.sym 120582 $abc$60912$n5111
.sym 120583 picorv32.decoded_imm[26]
.sym 120584 picorv32.reg_next_pc[6]
.sym 120585 picorv32.cpuregs_wrdata[6]
.sym 120586 $abc$60912$n7228
.sym 120588 $abc$60912$n7189
.sym 120589 $abc$60912$n4708
.sym 120590 $abc$60912$n7231
.sym 120591 $abc$60912$n7162
.sym 120594 $abc$60912$n4708
.sym 120596 $auto$alumacc.cc:474:replace_alu$6746.C[18]
.sym 120604 $abc$60912$n7228
.sym 120608 $abc$60912$n7216
.sym 120610 $abc$60912$n7225
.sym 120611 $abc$60912$n7219
.sym 120612 $abc$60912$n7231
.sym 120613 $abc$60912$n7222
.sym 120618 $abc$60912$n7213
.sym 120626 $abc$60912$n7210
.sym 120633 $auto$alumacc.cc:474:replace_alu$6746.C[19]
.sym 120636 $abc$60912$n7210
.sym 120637 $auto$alumacc.cc:474:replace_alu$6746.C[18]
.sym 120639 $auto$alumacc.cc:474:replace_alu$6746.C[20]
.sym 120642 $abc$60912$n7213
.sym 120643 $auto$alumacc.cc:474:replace_alu$6746.C[19]
.sym 120645 $auto$alumacc.cc:474:replace_alu$6746.C[21]
.sym 120647 $abc$60912$n7216
.sym 120649 $auto$alumacc.cc:474:replace_alu$6746.C[20]
.sym 120651 $auto$alumacc.cc:474:replace_alu$6746.C[22]
.sym 120654 $abc$60912$n7219
.sym 120655 $auto$alumacc.cc:474:replace_alu$6746.C[21]
.sym 120657 $auto$alumacc.cc:474:replace_alu$6746.C[23]
.sym 120659 $abc$60912$n7222
.sym 120661 $auto$alumacc.cc:474:replace_alu$6746.C[22]
.sym 120663 $auto$alumacc.cc:474:replace_alu$6746.C[24]
.sym 120665 $abc$60912$n7225
.sym 120667 $auto$alumacc.cc:474:replace_alu$6746.C[23]
.sym 120669 $auto$alumacc.cc:474:replace_alu$6746.C[25]
.sym 120671 $abc$60912$n7228
.sym 120673 $auto$alumacc.cc:474:replace_alu$6746.C[24]
.sym 120675 $auto$alumacc.cc:474:replace_alu$6746.C[26]
.sym 120677 $abc$60912$n7231
.sym 120679 $auto$alumacc.cc:474:replace_alu$6746.C[25]
.sym 120684 picorv32.decoded_imm[14]
.sym 120685 picorv32.decoded_imm_uj[5]
.sym 120686 $abc$60912$n4708
.sym 120688 $abc$60912$n5797
.sym 120689 $abc$60912$n7317
.sym 120690 $abc$60912$n7290
.sym 120691 picorv32.irq_state[0]
.sym 120697 spiflash_bus_adr[2]
.sym 120698 $abc$60912$n5990
.sym 120699 $abc$60912$n7332
.sym 120701 $abc$60912$n7333
.sym 120706 picorv32.reg_next_pc[11]
.sym 120709 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 120710 $abc$60912$n5797
.sym 120711 picorv32.reg_pc[7]
.sym 120716 $abc$60912$n9802
.sym 120717 $abc$60912$n11455
.sym 120719 $auto$alumacc.cc:474:replace_alu$6746.C[26]
.sym 120730 $abc$60912$n7243
.sym 120735 $abc$60912$n7237
.sym 120737 $abc$60912$n7234
.sym 120738 $abc$60912$n7240
.sym 120754 $abc$60912$n7246
.sym 120756 $auto$alumacc.cc:474:replace_alu$6746.C[27]
.sym 120759 $abc$60912$n7234
.sym 120760 $auto$alumacc.cc:474:replace_alu$6746.C[26]
.sym 120762 $auto$alumacc.cc:474:replace_alu$6746.C[28]
.sym 120764 $abc$60912$n7237
.sym 120766 $auto$alumacc.cc:474:replace_alu$6746.C[27]
.sym 120768 $auto$alumacc.cc:474:replace_alu$6746.C[29]
.sym 120770 $abc$60912$n7240
.sym 120772 $auto$alumacc.cc:474:replace_alu$6746.C[28]
.sym 120774 $auto$alumacc.cc:474:replace_alu$6746.C[30]
.sym 120776 $abc$60912$n7243
.sym 120778 $auto$alumacc.cc:474:replace_alu$6746.C[29]
.sym 120780 $nextpnr_ICESTORM_LC_1$I3
.sym 120782 $abc$60912$n7246
.sym 120784 $auto$alumacc.cc:474:replace_alu$6746.C[30]
.sym 120790 $nextpnr_ICESTORM_LC_1$I3
.sym 120806 $abc$60912$n11455
.sym 120809 picorv32.decoded_imm[15]
.sym 120811 picorv32.mem_rdata_q[27]
.sym 120826 picorv32.cpuregs_wrdata[26]
.sym 120833 $abc$60912$n5797
.sym 120840 $abc$60912$n7246
.sym 120847 $abc$60912$n4931
.sym 120851 picorv32.decoded_imm[26]
.sym 120864 picorv32.reg_next_pc[6]
.sym 120870 $abc$60912$n9832
.sym 120876 $abc$60912$n9802
.sym 120877 $abc$60912$n4811
.sym 120881 picorv32.reg_next_pc[6]
.sym 120886 $abc$60912$n4811
.sym 120892 $abc$60912$n9802
.sym 120906 picorv32.decoded_imm[26]
.sym 120917 $abc$60912$n9832
.sym 120923 $abc$60912$n4931
.sym 121000 $abc$60912$n7219
.sym 121002 picorv32.latched_rd[3]
.sym 121004 spiflash_mosi
.sym 121019 spiflash_mosi
.sym 121032 picorv32.count_instr[0]
.sym 121033 spiflash_miso
.sym 121034 picorv32.mem_rdata_q[28]
.sym 121041 $abc$60912$n5801
.sym 121048 $abc$60912$n4577
.sym 121052 $abc$60912$n6652_1
.sym 121062 spiflash_clk
.sym 121073 picorv32.count_instr[2]
.sym 121076 picorv32.count_instr[5]
.sym 121083 picorv32.count_instr[4]
.sym 121085 picorv32.count_instr[6]
.sym 121089 $abc$60912$n4851
.sym 121090 picorv32.count_instr[0]
.sym 121094 picorv32.count_instr[7]
.sym 121097 picorv32.count_instr[1]
.sym 121098 picorv32.count_instr[3]
.sym 121105 picorv32.count_instr[0]
.sym 121109 $auto$alumacc.cc:474:replace_alu$6749.C[2]
.sym 121112 picorv32.count_instr[1]
.sym 121115 $auto$alumacc.cc:474:replace_alu$6749.C[3]
.sym 121118 picorv32.count_instr[2]
.sym 121119 $auto$alumacc.cc:474:replace_alu$6749.C[2]
.sym 121121 $auto$alumacc.cc:474:replace_alu$6749.C[4]
.sym 121123 picorv32.count_instr[3]
.sym 121125 $auto$alumacc.cc:474:replace_alu$6749.C[3]
.sym 121127 $auto$alumacc.cc:474:replace_alu$6749.C[5]
.sym 121129 picorv32.count_instr[4]
.sym 121131 $auto$alumacc.cc:474:replace_alu$6749.C[4]
.sym 121133 $auto$alumacc.cc:474:replace_alu$6749.C[6]
.sym 121136 picorv32.count_instr[5]
.sym 121137 $auto$alumacc.cc:474:replace_alu$6749.C[5]
.sym 121139 $auto$alumacc.cc:474:replace_alu$6749.C[7]
.sym 121141 picorv32.count_instr[6]
.sym 121143 $auto$alumacc.cc:474:replace_alu$6749.C[6]
.sym 121145 $auto$alumacc.cc:474:replace_alu$6749.C[8]
.sym 121148 picorv32.count_instr[7]
.sym 121149 $auto$alumacc.cc:474:replace_alu$6749.C[7]
.sym 121150 $abc$60912$n4851
.sym 121151 sys_clk_$glb_clk
.sym 121152 $abc$60912$n1169_$glb_sr
.sym 121159 picorv32.count_instr[1]
.sym 121162 $abc$60912$n4547_1
.sym 121163 $abc$60912$n4549
.sym 121165 $abc$60912$n4752
.sym 121166 picorv32.mem_rdata_q[28]
.sym 121167 picorv32.mem_rdata_q[28]
.sym 121168 $abc$60912$n4752
.sym 121178 $abc$60912$n5801
.sym 121186 picorv32.count_instr[6]
.sym 121187 $abc$60912$n4846
.sym 121195 picorv32.count_instr[2]
.sym 121196 picorv32.instr_rdcycle
.sym 121202 picorv32.count_instr[8]
.sym 121213 picorv32.count_instr[0]
.sym 121216 $abc$60912$n7527_1
.sym 121219 $abc$60912$n6960_1
.sym 121220 $abc$60912$n4851
.sym 121228 spiflash_cs_n
.sym 121229 $auto$alumacc.cc:474:replace_alu$6749.C[8]
.sym 121237 picorv32.count_instr[11]
.sym 121238 picorv32.count_instr[12]
.sym 121242 picorv32.count_instr[8]
.sym 121243 picorv32.count_instr[9]
.sym 121244 picorv32.count_instr[10]
.sym 121249 picorv32.count_instr[15]
.sym 121252 $abc$60912$n4851
.sym 121255 picorv32.count_instr[13]
.sym 121264 picorv32.count_instr[14]
.sym 121266 $auto$alumacc.cc:474:replace_alu$6749.C[9]
.sym 121268 picorv32.count_instr[8]
.sym 121270 $auto$alumacc.cc:474:replace_alu$6749.C[8]
.sym 121272 $auto$alumacc.cc:474:replace_alu$6749.C[10]
.sym 121274 picorv32.count_instr[9]
.sym 121276 $auto$alumacc.cc:474:replace_alu$6749.C[9]
.sym 121278 $auto$alumacc.cc:474:replace_alu$6749.C[11]
.sym 121280 picorv32.count_instr[10]
.sym 121282 $auto$alumacc.cc:474:replace_alu$6749.C[10]
.sym 121284 $auto$alumacc.cc:474:replace_alu$6749.C[12]
.sym 121287 picorv32.count_instr[11]
.sym 121288 $auto$alumacc.cc:474:replace_alu$6749.C[11]
.sym 121290 $auto$alumacc.cc:474:replace_alu$6749.C[13]
.sym 121293 picorv32.count_instr[12]
.sym 121294 $auto$alumacc.cc:474:replace_alu$6749.C[12]
.sym 121296 $auto$alumacc.cc:474:replace_alu$6749.C[14]
.sym 121299 picorv32.count_instr[13]
.sym 121300 $auto$alumacc.cc:474:replace_alu$6749.C[13]
.sym 121302 $auto$alumacc.cc:474:replace_alu$6749.C[15]
.sym 121304 picorv32.count_instr[14]
.sym 121306 $auto$alumacc.cc:474:replace_alu$6749.C[14]
.sym 121308 $auto$alumacc.cc:474:replace_alu$6749.C[16]
.sym 121310 picorv32.count_instr[15]
.sym 121312 $auto$alumacc.cc:474:replace_alu$6749.C[15]
.sym 121313 $abc$60912$n4851
.sym 121314 sys_clk_$glb_clk
.sym 121315 $abc$60912$n1169_$glb_sr
.sym 121316 $abc$60912$n7527_1
.sym 121317 $abc$60912$n6960_1
.sym 121318 $abc$60912$n4851
.sym 121320 picorv32.instr_rdinstrh
.sym 121321 $abc$60912$n4846
.sym 121323 $abc$60912$n7570
.sym 121326 picorv32.reg_out[10]
.sym 121331 spiflash_mosi
.sym 121334 picorv32.count_instr[10]
.sym 121336 picorv32.count_cycle[55]
.sym 121345 $abc$60912$n6653_1
.sym 121346 $abc$60912$n4709_1
.sym 121352 $auto$alumacc.cc:474:replace_alu$6749.C[16]
.sym 121359 picorv32.count_instr[18]
.sym 121360 picorv32.count_instr[19]
.sym 121373 picorv32.count_instr[16]
.sym 121375 $abc$60912$n4851
.sym 121378 picorv32.count_instr[21]
.sym 121379 picorv32.count_instr[22]
.sym 121380 picorv32.count_instr[23]
.sym 121382 picorv32.count_instr[17]
.sym 121385 picorv32.count_instr[20]
.sym 121389 $auto$alumacc.cc:474:replace_alu$6749.C[17]
.sym 121392 picorv32.count_instr[16]
.sym 121393 $auto$alumacc.cc:474:replace_alu$6749.C[16]
.sym 121395 $auto$alumacc.cc:474:replace_alu$6749.C[18]
.sym 121397 picorv32.count_instr[17]
.sym 121399 $auto$alumacc.cc:474:replace_alu$6749.C[17]
.sym 121401 $auto$alumacc.cc:474:replace_alu$6749.C[19]
.sym 121404 picorv32.count_instr[18]
.sym 121405 $auto$alumacc.cc:474:replace_alu$6749.C[18]
.sym 121407 $auto$alumacc.cc:474:replace_alu$6749.C[20]
.sym 121410 picorv32.count_instr[19]
.sym 121411 $auto$alumacc.cc:474:replace_alu$6749.C[19]
.sym 121413 $auto$alumacc.cc:474:replace_alu$6749.C[21]
.sym 121415 picorv32.count_instr[20]
.sym 121417 $auto$alumacc.cc:474:replace_alu$6749.C[20]
.sym 121419 $auto$alumacc.cc:474:replace_alu$6749.C[22]
.sym 121422 picorv32.count_instr[21]
.sym 121423 $auto$alumacc.cc:474:replace_alu$6749.C[21]
.sym 121425 $auto$alumacc.cc:474:replace_alu$6749.C[23]
.sym 121428 picorv32.count_instr[22]
.sym 121429 $auto$alumacc.cc:474:replace_alu$6749.C[22]
.sym 121431 $auto$alumacc.cc:474:replace_alu$6749.C[24]
.sym 121434 picorv32.count_instr[23]
.sym 121435 $auto$alumacc.cc:474:replace_alu$6749.C[23]
.sym 121436 $abc$60912$n4851
.sym 121437 sys_clk_$glb_clk
.sym 121438 $abc$60912$n1169_$glb_sr
.sym 121439 $abc$60912$n6726
.sym 121441 $abc$60912$n11435
.sym 121442 $abc$60912$n4851
.sym 121443 $abc$60912$n6726
.sym 121445 $abc$60912$n10364
.sym 121449 $abc$60912$n5537
.sym 121450 $abc$60912$n4594_1
.sym 121452 $abc$60912$n4578
.sym 121453 picorv32.count_instr[21]
.sym 121460 $abc$60912$n6652_1
.sym 121462 $abc$60912$n4851
.sym 121463 $abc$60912$n4851
.sym 121464 $abc$60912$n4817
.sym 121465 picorv32.instr_maskirq
.sym 121466 picorv32.instr_rdinstr
.sym 121469 $abc$60912$n4846
.sym 121473 $abc$60912$n4590
.sym 121475 $auto$alumacc.cc:474:replace_alu$6749.C[24]
.sym 121482 $abc$60912$n4851
.sym 121485 picorv32.count_instr[29]
.sym 121490 picorv32.count_instr[26]
.sym 121491 picorv32.count_instr[27]
.sym 121496 picorv32.count_instr[24]
.sym 121502 picorv32.count_instr[30]
.sym 121505 picorv32.count_instr[25]
.sym 121508 picorv32.count_instr[28]
.sym 121511 picorv32.count_instr[31]
.sym 121512 $auto$alumacc.cc:474:replace_alu$6749.C[25]
.sym 121515 picorv32.count_instr[24]
.sym 121516 $auto$alumacc.cc:474:replace_alu$6749.C[24]
.sym 121518 $auto$alumacc.cc:474:replace_alu$6749.C[26]
.sym 121520 picorv32.count_instr[25]
.sym 121522 $auto$alumacc.cc:474:replace_alu$6749.C[25]
.sym 121524 $auto$alumacc.cc:474:replace_alu$6749.C[27]
.sym 121526 picorv32.count_instr[26]
.sym 121528 $auto$alumacc.cc:474:replace_alu$6749.C[26]
.sym 121530 $auto$alumacc.cc:474:replace_alu$6749.C[28]
.sym 121532 picorv32.count_instr[27]
.sym 121534 $auto$alumacc.cc:474:replace_alu$6749.C[27]
.sym 121536 $auto$alumacc.cc:474:replace_alu$6749.C[29]
.sym 121538 picorv32.count_instr[28]
.sym 121540 $auto$alumacc.cc:474:replace_alu$6749.C[28]
.sym 121542 $auto$alumacc.cc:474:replace_alu$6749.C[30]
.sym 121545 picorv32.count_instr[29]
.sym 121546 $auto$alumacc.cc:474:replace_alu$6749.C[29]
.sym 121548 $auto$alumacc.cc:474:replace_alu$6749.C[31]
.sym 121551 picorv32.count_instr[30]
.sym 121552 $auto$alumacc.cc:474:replace_alu$6749.C[30]
.sym 121554 $auto$alumacc.cc:474:replace_alu$6749.C[32]
.sym 121556 picorv32.count_instr[31]
.sym 121558 $auto$alumacc.cc:474:replace_alu$6749.C[31]
.sym 121559 $abc$60912$n4851
.sym 121560 sys_clk_$glb_clk
.sym 121561 $abc$60912$n1169_$glb_sr
.sym 121563 $abc$60912$n7404_1
.sym 121565 $abc$60912$n7624
.sym 121566 $abc$60912$n7287
.sym 121567 $abc$60912$n4817
.sym 121569 $abc$60912$n7480
.sym 121572 $abc$60912$n4554
.sym 121573 picorv32.cpuregs_rs1[11]
.sym 121577 $abc$60912$n7580
.sym 121578 picorv32.count_instr[25]
.sym 121583 $abc$60912$n4813
.sym 121586 picorv32.instr_timer
.sym 121587 $abc$60912$n7287
.sym 121589 $abc$60912$n7292
.sym 121590 $abc$60912$n4817
.sym 121591 picorv32.timer[21]
.sym 121595 $abc$60912$n5255
.sym 121596 $abc$60912$n4554
.sym 121597 picorv32.instr_rdcycle
.sym 121598 $auto$alumacc.cc:474:replace_alu$6749.C[32]
.sym 121613 picorv32.count_instr[34]
.sym 121614 $abc$60912$n4851
.sym 121615 picorv32.count_instr[36]
.sym 121617 picorv32.count_instr[38]
.sym 121620 picorv32.count_instr[33]
.sym 121622 picorv32.count_instr[35]
.sym 121624 picorv32.count_instr[37]
.sym 121627 picorv32.count_instr[32]
.sym 121634 picorv32.count_instr[39]
.sym 121635 $auto$alumacc.cc:474:replace_alu$6749.C[33]
.sym 121637 picorv32.count_instr[32]
.sym 121639 $auto$alumacc.cc:474:replace_alu$6749.C[32]
.sym 121641 $auto$alumacc.cc:474:replace_alu$6749.C[34]
.sym 121644 picorv32.count_instr[33]
.sym 121645 $auto$alumacc.cc:474:replace_alu$6749.C[33]
.sym 121647 $auto$alumacc.cc:474:replace_alu$6749.C[35]
.sym 121649 picorv32.count_instr[34]
.sym 121651 $auto$alumacc.cc:474:replace_alu$6749.C[34]
.sym 121653 $auto$alumacc.cc:474:replace_alu$6749.C[36]
.sym 121656 picorv32.count_instr[35]
.sym 121657 $auto$alumacc.cc:474:replace_alu$6749.C[35]
.sym 121659 $auto$alumacc.cc:474:replace_alu$6749.C[37]
.sym 121661 picorv32.count_instr[36]
.sym 121663 $auto$alumacc.cc:474:replace_alu$6749.C[36]
.sym 121665 $auto$alumacc.cc:474:replace_alu$6749.C[38]
.sym 121668 picorv32.count_instr[37]
.sym 121669 $auto$alumacc.cc:474:replace_alu$6749.C[37]
.sym 121671 $auto$alumacc.cc:474:replace_alu$6749.C[39]
.sym 121673 picorv32.count_instr[38]
.sym 121675 $auto$alumacc.cc:474:replace_alu$6749.C[38]
.sym 121677 $auto$alumacc.cc:474:replace_alu$6749.C[40]
.sym 121679 picorv32.count_instr[39]
.sym 121681 $auto$alumacc.cc:474:replace_alu$6749.C[39]
.sym 121682 $abc$60912$n4851
.sym 121683 sys_clk_$glb_clk
.sym 121684 $abc$60912$n1169_$glb_sr
.sym 121685 $abc$60912$n4817
.sym 121686 $abc$60912$n7512_1
.sym 121687 $abc$60912$n5937_1
.sym 121689 $abc$60912$n7487_1
.sym 121690 picorv32.count_instr[63]
.sym 121691 $abc$60912$n7573
.sym 121695 $abc$60912$n6957_1
.sym 121696 $abc$60912$n4783_1
.sym 121702 picorv32.timer[14]
.sym 121706 $abc$60912$n7404_1
.sym 121707 picorv32.timer[8]
.sym 121709 $abc$60912$n7527_1
.sym 121710 picorv32.instr_timer
.sym 121711 picorv32.count_instr[57]
.sym 121712 picorv32.cpuregs_rs1[17]
.sym 121713 $abc$60912$n7287
.sym 121716 picorv32.instr_rdcycleh
.sym 121717 $abc$60912$n4851
.sym 121718 picorv32.instr_maskirq
.sym 121720 $abc$60912$n4813
.sym 121721 $auto$alumacc.cc:474:replace_alu$6749.C[40]
.sym 121726 picorv32.count_instr[40]
.sym 121728 $abc$60912$n4851
.sym 121730 picorv32.count_instr[44]
.sym 121731 picorv32.count_instr[45]
.sym 121737 picorv32.count_instr[43]
.sym 121748 picorv32.count_instr[46]
.sym 121749 picorv32.count_instr[47]
.sym 121751 picorv32.count_instr[41]
.sym 121752 picorv32.count_instr[42]
.sym 121758 $auto$alumacc.cc:474:replace_alu$6749.C[41]
.sym 121761 picorv32.count_instr[40]
.sym 121762 $auto$alumacc.cc:474:replace_alu$6749.C[40]
.sym 121764 $auto$alumacc.cc:474:replace_alu$6749.C[42]
.sym 121766 picorv32.count_instr[41]
.sym 121768 $auto$alumacc.cc:474:replace_alu$6749.C[41]
.sym 121770 $auto$alumacc.cc:474:replace_alu$6749.C[43]
.sym 121772 picorv32.count_instr[42]
.sym 121774 $auto$alumacc.cc:474:replace_alu$6749.C[42]
.sym 121776 $auto$alumacc.cc:474:replace_alu$6749.C[44]
.sym 121778 picorv32.count_instr[43]
.sym 121780 $auto$alumacc.cc:474:replace_alu$6749.C[43]
.sym 121782 $auto$alumacc.cc:474:replace_alu$6749.C[45]
.sym 121785 picorv32.count_instr[44]
.sym 121786 $auto$alumacc.cc:474:replace_alu$6749.C[44]
.sym 121788 $auto$alumacc.cc:474:replace_alu$6749.C[46]
.sym 121791 picorv32.count_instr[45]
.sym 121792 $auto$alumacc.cc:474:replace_alu$6749.C[45]
.sym 121794 $auto$alumacc.cc:474:replace_alu$6749.C[47]
.sym 121797 picorv32.count_instr[46]
.sym 121798 $auto$alumacc.cc:474:replace_alu$6749.C[46]
.sym 121800 $auto$alumacc.cc:474:replace_alu$6749.C[48]
.sym 121803 picorv32.count_instr[47]
.sym 121804 $auto$alumacc.cc:474:replace_alu$6749.C[47]
.sym 121805 $abc$60912$n4851
.sym 121806 sys_clk_$glb_clk
.sym 121807 $abc$60912$n1169_$glb_sr
.sym 121808 $abc$60912$n7137
.sym 121809 spiflash_bus_adr[2]
.sym 121810 picorv32.irq_mask[29]
.sym 121811 $abc$60912$n5801
.sym 121812 $abc$60912$n7647
.sym 121813 $abc$60912$n7526
.sym 121814 $abc$60912$n7525
.sym 121815 picorv32.cpuregs_rs1[28]
.sym 121817 picorv32.mem_rdata_q[27]
.sym 121818 picorv32.mem_rdata_q[27]
.sym 121819 $abc$60912$n7017_1
.sym 121820 $abc$60912$n7290
.sym 121823 $abc$60912$n4764
.sym 121826 $abc$60912$n7513
.sym 121827 $abc$60912$n4817
.sym 121832 $abc$60912$n6653_1
.sym 121834 $abc$60912$n4555
.sym 121835 picorv32.cpu_state[2]
.sym 121836 $abc$60912$n4553
.sym 121837 picorv32.count_instr[44]
.sym 121838 picorv32.instr_rdinstrh
.sym 121839 $abc$60912$n5534
.sym 121840 $abc$60912$n7573
.sym 121841 $abc$60912$n4696
.sym 121842 picorv32.instr_rdcycleh
.sym 121844 $auto$alumacc.cc:474:replace_alu$6749.C[48]
.sym 121849 picorv32.count_instr[48]
.sym 121850 picorv32.count_instr[49]
.sym 121853 picorv32.count_instr[52]
.sym 121859 picorv32.count_instr[50]
.sym 121860 $abc$60912$n4851
.sym 121863 picorv32.count_instr[54]
.sym 121864 picorv32.count_instr[55]
.sym 121868 picorv32.count_instr[51]
.sym 121878 picorv32.count_instr[53]
.sym 121881 $auto$alumacc.cc:474:replace_alu$6749.C[49]
.sym 121884 picorv32.count_instr[48]
.sym 121885 $auto$alumacc.cc:474:replace_alu$6749.C[48]
.sym 121887 $auto$alumacc.cc:474:replace_alu$6749.C[50]
.sym 121890 picorv32.count_instr[49]
.sym 121891 $auto$alumacc.cc:474:replace_alu$6749.C[49]
.sym 121893 $auto$alumacc.cc:474:replace_alu$6749.C[51]
.sym 121895 picorv32.count_instr[50]
.sym 121897 $auto$alumacc.cc:474:replace_alu$6749.C[50]
.sym 121899 $auto$alumacc.cc:474:replace_alu$6749.C[52]
.sym 121902 picorv32.count_instr[51]
.sym 121903 $auto$alumacc.cc:474:replace_alu$6749.C[51]
.sym 121905 $auto$alumacc.cc:474:replace_alu$6749.C[53]
.sym 121908 picorv32.count_instr[52]
.sym 121909 $auto$alumacc.cc:474:replace_alu$6749.C[52]
.sym 121911 $auto$alumacc.cc:474:replace_alu$6749.C[54]
.sym 121913 picorv32.count_instr[53]
.sym 121915 $auto$alumacc.cc:474:replace_alu$6749.C[53]
.sym 121917 $auto$alumacc.cc:474:replace_alu$6749.C[55]
.sym 121919 picorv32.count_instr[54]
.sym 121921 $auto$alumacc.cc:474:replace_alu$6749.C[54]
.sym 121923 $auto$alumacc.cc:474:replace_alu$6749.C[56]
.sym 121925 picorv32.count_instr[55]
.sym 121927 $auto$alumacc.cc:474:replace_alu$6749.C[55]
.sym 121928 $abc$60912$n4851
.sym 121929 sys_clk_$glb_clk
.sym 121930 $abc$60912$n1169_$glb_sr
.sym 121931 $abc$60912$n4671_1
.sym 121932 picorv32.instr_rdinstrh
.sym 121933 $abc$60912$n4553
.sym 121934 picorv32.instr_rdcycleh
.sym 121935 $abc$60912$n4719_1
.sym 121936 spiflash_bus_adr[2]
.sym 121937 $abc$60912$n4553
.sym 121938 $abc$60912$n4555
.sym 121939 $abc$60912$n5801
.sym 121940 picorv32.instr_retirq
.sym 121941 picorv32.instr_retirq
.sym 121942 $abc$60912$n5801
.sym 121944 $abc$60912$n7407_1
.sym 121945 picorv32.count_instr[60]
.sym 121946 $abc$60912$n4620
.sym 121950 $abc$60912$n7137
.sym 121951 picorv32.count_instr[51]
.sym 121952 $abc$60912$n7287
.sym 121953 $abc$60912$n7610
.sym 121954 $abc$60912$n4594_1
.sym 121955 picorv32.irq_mask[29]
.sym 121956 picorv32.instr_maskirq
.sym 121957 $abc$60912$n4754
.sym 121958 $abc$60912$n8220
.sym 121959 $abc$60912$n7137
.sym 121961 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 121962 picorv32.instr_rdinstr
.sym 121963 $abc$60912$n4851
.sym 121964 $abc$60912$n7487_1
.sym 121965 $abc$60912$n4590
.sym 121966 picorv32.instr_rdinstrh
.sym 121967 $auto$alumacc.cc:474:replace_alu$6749.C[56]
.sym 121974 $abc$60912$n4851
.sym 121978 picorv32.count_instr[62]
.sym 121981 picorv32.count_instr[57]
.sym 121985 picorv32.count_instr[61]
.sym 121988 picorv32.count_instr[56]
.sym 121992 picorv32.count_instr[60]
.sym 121998 picorv32.count_instr[58]
.sym 121999 picorv32.count_instr[59]
.sym 122004 $auto$alumacc.cc:474:replace_alu$6749.C[57]
.sym 122007 picorv32.count_instr[56]
.sym 122008 $auto$alumacc.cc:474:replace_alu$6749.C[56]
.sym 122010 $auto$alumacc.cc:474:replace_alu$6749.C[58]
.sym 122012 picorv32.count_instr[57]
.sym 122014 $auto$alumacc.cc:474:replace_alu$6749.C[57]
.sym 122016 $auto$alumacc.cc:474:replace_alu$6749.C[59]
.sym 122018 picorv32.count_instr[58]
.sym 122020 $auto$alumacc.cc:474:replace_alu$6749.C[58]
.sym 122022 $auto$alumacc.cc:474:replace_alu$6749.C[60]
.sym 122024 picorv32.count_instr[59]
.sym 122026 $auto$alumacc.cc:474:replace_alu$6749.C[59]
.sym 122028 $auto$alumacc.cc:474:replace_alu$6749.C[61]
.sym 122031 picorv32.count_instr[60]
.sym 122032 $auto$alumacc.cc:474:replace_alu$6749.C[60]
.sym 122034 $auto$alumacc.cc:474:replace_alu$6749.C[62]
.sym 122036 picorv32.count_instr[61]
.sym 122038 $auto$alumacc.cc:474:replace_alu$6749.C[61]
.sym 122040 $nextpnr_ICESTORM_LC_36$I3
.sym 122043 picorv32.count_instr[62]
.sym 122044 $auto$alumacc.cc:474:replace_alu$6749.C[62]
.sym 122050 $nextpnr_ICESTORM_LC_36$I3
.sym 122051 $abc$60912$n4851
.sym 122052 sys_clk_$glb_clk
.sym 122053 $abc$60912$n1169_$glb_sr
.sym 122054 $abc$60912$n2702
.sym 122055 $abc$60912$n7485
.sym 122056 picorv32.irq_mask[28]
.sym 122057 $abc$60912$n6135_1
.sym 122058 $abc$60912$n7620
.sym 122059 picorv32.irq_mask[16]
.sym 122060 spiflash_bus_adr[2]
.sym 122061 $abc$60912$n4579
.sym 122065 $abc$60912$n6117_1
.sym 122069 picorv32.instr_rdcycleh
.sym 122070 picorv32.cpuregs_rs1[11]
.sym 122072 picorv32.count_instr[58]
.sym 122075 picorv32.instr_rdinstrh
.sym 122078 picorv32.instr_timer
.sym 122080 picorv32.instr_rdcycleh
.sym 122081 picorv32.irq_mask[16]
.sym 122082 $abc$60912$n5255
.sym 122083 picorv32.cpuregs_rs1[16]
.sym 122084 picorv32.instr_rdcycle
.sym 122085 $abc$60912$n5421_1
.sym 122088 $abc$60912$n4554
.sym 122089 $abc$60912$n4754
.sym 122098 picorv32.irq_pending[31]
.sym 122106 picorv32.irq_mask[31]
.sym 122109 picorv32.cpu_state[1]
.sym 122110 $abc$60912$n4555
.sym 122111 $abc$60912$n765
.sym 122113 $abc$60912$n4813
.sym 122114 $abc$60912$n4554
.sym 122116 picorv32.irq_mask[16]
.sym 122117 picorv32.instr_timer
.sym 122118 $abc$60912$n4570
.sym 122119 picorv32.instr_maskirq
.sym 122121 picorv32.irq_state[0]
.sym 122122 picorv32.irq_state[1]
.sym 122126 picorv32.cpuregs_rs1[11]
.sym 122129 picorv32.cpu_state[1]
.sym 122131 picorv32.irq_pending[31]
.sym 122134 $abc$60912$n4570
.sym 122136 picorv32.cpu_state[1]
.sym 122137 $abc$60912$n765
.sym 122140 picorv32.instr_timer
.sym 122141 picorv32.instr_maskirq
.sym 122142 $abc$60912$n4555
.sym 122143 $abc$60912$n4554
.sym 122146 picorv32.irq_pending[31]
.sym 122149 picorv32.irq_mask[31]
.sym 122155 picorv32.irq_mask[16]
.sym 122159 picorv32.cpuregs_rs1[11]
.sym 122166 picorv32.irq_mask[31]
.sym 122167 picorv32.irq_pending[31]
.sym 122172 picorv32.irq_state[0]
.sym 122173 picorv32.irq_state[1]
.sym 122174 $abc$60912$n4813
.sym 122175 sys_clk_$glb_clk
.sym 122176 $abc$60912$n1169_$glb_sr
.sym 122177 picorv32.instr_maskirq
.sym 122178 picorv32.instr_rdcycle
.sym 122179 $abc$60912$n4571
.sym 122180 picorv32.instr_rdinstr
.sym 122181 $abc$60912$n5392
.sym 122182 $abc$60912$n5402_1
.sym 122183 picorv32.instr_timer
.sym 122184 $abc$60912$n4570
.sym 122188 $abc$60912$n6653_1
.sym 122189 $abc$60912$n7622
.sym 122195 $abc$60912$n4553
.sym 122197 picorv32.cpu_state[1]
.sym 122199 spiflash_bus_adr[7]
.sym 122201 $abc$60912$n7005_1
.sym 122202 $abc$60912$n5392
.sym 122203 $abc$60912$n6135_1
.sym 122204 $abc$60912$n4671_1
.sym 122205 $abc$60912$n7620
.sym 122206 picorv32.instr_timer
.sym 122207 picorv32.cpuregs_rs1[8]
.sym 122208 $abc$60912$n4813
.sym 122209 picorv32.mem_rdata_q[13]
.sym 122210 picorv32.instr_maskirq
.sym 122212 $abc$60912$n4813
.sym 122220 picorv32.irq_mask[28]
.sym 122223 picorv32.irq_pending[14]
.sym 122227 picorv32.irq_mask[29]
.sym 122228 picorv32.irq_pending[28]
.sym 122229 picorv32.irq_pending[31]
.sym 122230 picorv32.irq_mask[14]
.sym 122236 $abc$60912$n4813
.sym 122237 picorv32.irq_state[1]
.sym 122239 picorv32.irq_pending[30]
.sym 122245 picorv32.irq_pending[29]
.sym 122247 picorv32.irq_pending[14]
.sym 122251 picorv32.irq_mask[28]
.sym 122254 picorv32.irq_pending[28]
.sym 122257 picorv32.irq_pending[28]
.sym 122258 picorv32.irq_pending[29]
.sym 122259 picorv32.irq_pending[30]
.sym 122260 picorv32.irq_pending[31]
.sym 122263 picorv32.irq_mask[28]
.sym 122264 picorv32.irq_pending[28]
.sym 122270 picorv32.irq_mask[29]
.sym 122272 picorv32.irq_pending[29]
.sym 122275 picorv32.irq_pending[29]
.sym 122277 picorv32.irq_mask[29]
.sym 122278 picorv32.irq_state[1]
.sym 122281 picorv32.irq_mask[14]
.sym 122283 picorv32.irq_pending[14]
.sym 122287 picorv32.irq_pending[29]
.sym 122288 picorv32.irq_pending[14]
.sym 122289 picorv32.irq_mask[29]
.sym 122290 picorv32.irq_mask[14]
.sym 122293 picorv32.irq_state[1]
.sym 122294 picorv32.irq_pending[14]
.sym 122295 picorv32.irq_mask[14]
.sym 122297 $abc$60912$n4813
.sym 122298 sys_clk_$glb_clk
.sym 122299 $abc$60912$n1169_$glb_sr
.sym 122300 picorv32.irq_active
.sym 122301 $abc$60912$n4819
.sym 122302 picorv32.instr_and
.sym 122303 $abc$60912$n5380
.sym 122304 $abc$60912$n5403_1
.sym 122305 $abc$60912$n5409_1
.sym 122306 $abc$60912$n5385_1
.sym 122307 $abc$60912$n5406_1
.sym 122311 $abc$60912$n4577
.sym 122313 spiflash_bus_dat_w[6]
.sym 122315 picorv32.instr_rdinstr
.sym 122317 $abc$60912$n4572
.sym 122320 $abc$60912$n7554_1
.sym 122321 $abc$60912$n4590
.sym 122322 picorv32.irq_pending[19]
.sym 122324 $abc$60912$n6653_1
.sym 122325 $abc$60912$n4696
.sym 122326 picorv32.mem_rdata_q[27]
.sym 122327 picorv32.is_alu_reg_imm
.sym 122328 picorv32.mem_rdata_q[24]
.sym 122329 picorv32.mem_rdata_q[25]
.sym 122330 picorv32.mem_rdata_q[26]
.sym 122331 picorv32.mem_rdata_q[27]
.sym 122332 $abc$60912$n5396_1
.sym 122333 picorv32.mem_rdata_q[25]
.sym 122334 picorv32.mem_rdata_q[25]
.sym 122335 picorv32.instr_and
.sym 122341 $abc$60912$n765
.sym 122342 picorv32.cpu_state[1]
.sym 122343 $abc$60912$n5396_1
.sym 122345 picorv32.instr_getq
.sym 122347 picorv32.irq_state[1]
.sym 122348 picorv32.mem_rdata_q[26]
.sym 122349 picorv32.instr_setq
.sym 122352 $abc$60912$n5380
.sym 122354 picorv32.cpu_state[2]
.sym 122355 $abc$60912$n5247_1
.sym 122357 $abc$60912$n5386
.sym 122359 $abc$60912$n4754
.sym 122360 $abc$60912$n5380
.sym 122361 $abc$60912$n4608
.sym 122362 $abc$60912$n5392
.sym 122363 picorv32.mem_rdata_q[27]
.sym 122365 $abc$60912$n4569
.sym 122366 picorv32.instr_retirq
.sym 122371 $abc$60912$n5385_1
.sym 122375 picorv32.mem_rdata_q[26]
.sym 122376 picorv32.mem_rdata_q[27]
.sym 122377 $abc$60912$n5385_1
.sym 122380 $abc$60912$n5247_1
.sym 122381 $abc$60912$n765
.sym 122386 $abc$60912$n4608
.sym 122387 $abc$60912$n4569
.sym 122393 picorv32.instr_retirq
.sym 122395 picorv32.cpu_state[2]
.sym 122398 $abc$60912$n5386
.sym 122401 $abc$60912$n5380
.sym 122404 picorv32.instr_setq
.sym 122405 picorv32.instr_getq
.sym 122407 picorv32.instr_retirq
.sym 122411 picorv32.cpu_state[1]
.sym 122412 picorv32.irq_state[1]
.sym 122416 $abc$60912$n5392
.sym 122417 $abc$60912$n5380
.sym 122419 $abc$60912$n5396_1
.sym 122420 $abc$60912$n4754
.sym 122421 sys_clk_$glb_clk
.sym 122423 picorv32.pcpi_mul.pcpi_insn[6]
.sym 122424 picorv32.pcpi_mul.pcpi_insn[3]
.sym 122425 $abc$60912$n4514
.sym 122426 $abc$60912$n5421_1
.sym 122427 picorv32.pcpi_mul.pcpi_insn[2]
.sym 122428 picorv32.instr_slli
.sym 122429 picorv32.pcpi_mul.pcpi_insn[25]
.sym 122430 $abc$60912$n5404
.sym 122433 $abc$60912$n4985
.sym 122434 picorv32.mem_rdata_q[29]
.sym 122435 picorv32.irq_state[0]
.sym 122437 $abc$60912$n4810
.sym 122438 $abc$60912$n5380
.sym 122439 $abc$60912$n4813
.sym 122442 picorv32.cpu_state[2]
.sym 122443 picorv32.reg_op1[22]
.sym 122444 picorv32.is_alu_reg_reg
.sym 122445 $abc$60912$n765
.sym 122446 picorv32.cpu_state[1]
.sym 122447 $abc$60912$n4608
.sym 122448 $abc$60912$n4754
.sym 122449 $abc$60912$n5413
.sym 122450 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122451 $abc$60912$n4716
.sym 122452 $abc$60912$n4599
.sym 122453 $abc$60912$n4548
.sym 122454 $abc$60912$n4754
.sym 122455 $abc$60912$n7137
.sym 122457 picorv32.mem_rdata_q[12]
.sym 122458 $abc$60912$n4755
.sym 122464 picorv32.mem_rdata_q[12]
.sym 122466 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122467 $abc$60912$n5380
.sym 122471 picorv32.instr_srli
.sym 122473 picorv32.instr_srai
.sym 122474 picorv32.instr_sll
.sym 122476 picorv32.mem_rdata_q[14]
.sym 122481 picorv32.mem_rdata_q[13]
.sym 122482 $abc$60912$n4755
.sym 122485 $abc$60912$n5413
.sym 122486 picorv32.mem_rdata_q[14]
.sym 122487 picorv32.is_alu_reg_imm
.sym 122488 picorv32.instr_andi
.sym 122489 picorv32.is_alu_reg_reg
.sym 122491 $abc$60912$n5421_1
.sym 122493 picorv32.instr_slli
.sym 122497 picorv32.mem_rdata_q[14]
.sym 122498 picorv32.is_alu_reg_imm
.sym 122499 picorv32.mem_rdata_q[12]
.sym 122500 picorv32.mem_rdata_q[13]
.sym 122503 picorv32.instr_andi
.sym 122504 picorv32.instr_srai
.sym 122505 picorv32.instr_srli
.sym 122506 picorv32.instr_slli
.sym 122511 $abc$60912$n5421_1
.sym 122512 $abc$60912$n5413
.sym 122515 $abc$60912$n5413
.sym 122516 picorv32.mem_rdata_q[12]
.sym 122517 picorv32.mem_rdata_q[13]
.sym 122518 picorv32.mem_rdata_q[14]
.sym 122521 picorv32.mem_rdata_q[12]
.sym 122522 $abc$60912$n5413
.sym 122523 picorv32.mem_rdata_q[14]
.sym 122524 picorv32.mem_rdata_q[13]
.sym 122528 picorv32.is_alu_reg_reg
.sym 122529 $abc$60912$n5380
.sym 122533 picorv32.instr_slli
.sym 122536 picorv32.instr_sll
.sym 122539 picorv32.mem_rdata_q[14]
.sym 122540 picorv32.mem_rdata_q[12]
.sym 122541 picorv32.mem_rdata_q[13]
.sym 122542 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122543 $abc$60912$n4755
.sym 122544 sys_clk_$glb_clk
.sym 122545 $abc$60912$n1169_$glb_sr
.sym 122546 $abc$60912$n4547_1
.sym 122547 picorv32.instr_lb
.sym 122548 picorv32.instr_lw
.sym 122549 picorv32.instr_lhu
.sym 122550 picorv32.instr_sw
.sym 122551 picorv32.instr_lh
.sym 122552 picorv32.pcpi_mul.pcpi_insn[26]
.sym 122553 picorv32.instr_lbu
.sym 122556 $abc$60912$n6652_1
.sym 122557 $abc$60912$n4983
.sym 122559 picorv32.instr_slt
.sym 122561 $abc$60912$n5421_1
.sym 122562 $abc$60912$n4544
.sym 122564 $abc$60912$n4588_1
.sym 122565 $abc$60912$n5760_1
.sym 122566 picorv32.mem_rdata_q[4]
.sym 122567 $abc$60912$n4813
.sym 122569 picorv32.reg_op1[22]
.sym 122570 picorv32.cpuregs_rs1[16]
.sym 122571 picorv32.mem_rdata_q[14]
.sym 122572 $abc$60912$n5421_1
.sym 122573 picorv32.instr_lh
.sym 122574 $abc$60912$n11444
.sym 122575 $abc$60912$n5377_1
.sym 122576 $abc$60912$n5377_1
.sym 122577 $abc$60912$n4540
.sym 122578 picorv32.instr_and
.sym 122579 picorv32.is_alu_reg_imm
.sym 122580 $abc$60912$n4549
.sym 122581 $abc$60912$n4498_1
.sym 122587 $abc$60912$n4558
.sym 122588 $abc$60912$n4559
.sym 122589 picorv32.instr_sll
.sym 122590 picorv32.instr_sra
.sym 122592 picorv32.instr_ori
.sym 122593 $abc$60912$n4553
.sym 122595 picorv32.instr_andi
.sym 122596 picorv32.instr_srl
.sym 122597 $abc$60912$n4546_1
.sym 122598 picorv32.instr_and
.sym 122599 picorv32.instr_or
.sym 122600 $abc$60912$n4779
.sym 122602 picorv32.instr_bltu
.sym 122603 $abc$60912$n4547_1
.sym 122604 picorv32.instr_lb
.sym 122605 $abc$60912$n4810
.sym 122607 picorv32.instr_sw
.sym 122608 $abc$60912$n4556
.sym 122610 picorv32.instr_lbu
.sym 122613 $abc$60912$n4548
.sym 122614 picorv32.instr_retirq
.sym 122615 picorv32.instr_jalr
.sym 122616 $abc$60912$n4551
.sym 122618 $abc$60912$n4550
.sym 122621 picorv32.instr_or
.sym 122623 picorv32.instr_ori
.sym 122626 $abc$60912$n4548
.sym 122627 $abc$60912$n4550
.sym 122628 $abc$60912$n4546_1
.sym 122629 $abc$60912$n4551
.sym 122633 picorv32.instr_lbu
.sym 122634 $abc$60912$n4547_1
.sym 122635 picorv32.instr_lb
.sym 122638 picorv32.instr_andi
.sym 122641 picorv32.instr_and
.sym 122644 picorv32.instr_bltu
.sym 122645 picorv32.instr_lb
.sym 122646 picorv32.instr_sw
.sym 122647 picorv32.instr_ori
.sym 122650 $abc$60912$n4556
.sym 122651 $abc$60912$n4558
.sym 122652 $abc$60912$n4559
.sym 122653 $abc$60912$n4553
.sym 122656 picorv32.instr_retirq
.sym 122659 picorv32.instr_jalr
.sym 122662 picorv32.instr_sra
.sym 122663 picorv32.instr_srl
.sym 122664 picorv32.instr_or
.sym 122665 picorv32.instr_sll
.sym 122666 $abc$60912$n4810
.sym 122667 sys_clk_$glb_clk
.sym 122668 $abc$60912$n4779
.sym 122669 $abc$60912$n5386
.sym 122670 picorv32.mem_rdata_latched_noshuffle[2]
.sym 122671 $abc$60912$n5400_1
.sym 122672 $abc$60912$n4549
.sym 122673 picorv32.instr_xori
.sym 122674 $abc$60912$n4755
.sym 122675 picorv32.instr_xor
.sym 122676 $abc$60912$n5376
.sym 122677 $abc$60912$n5033_1
.sym 122679 picorv32.mem_rdata_q[28]
.sym 122680 $abc$60912$n4752
.sym 122681 $abc$60912$n6653_1
.sym 122682 $abc$60912$n7017_1
.sym 122683 $abc$60912$n4631
.sym 122684 $PACKER_GND_NET
.sym 122685 picorv32.cpuregs_wrdata[13]
.sym 122687 $abc$60912$n11462
.sym 122688 $abc$60912$n4779
.sym 122689 $abc$60912$n4553
.sym 122690 picorv32.decoder_trigger
.sym 122691 $abc$60912$n4558
.sym 122693 picorv32.is_lb_lh_lw_lbu_lhu
.sym 122694 $abc$60912$n4556
.sym 122695 picorv32.is_sb_sh_sw
.sym 122696 $abc$60912$n4979
.sym 122698 slave_sel_r[0]
.sym 122699 $abc$60912$n5379_1
.sym 122700 picorv32.instr_retirq
.sym 122701 $abc$60912$n7017_1
.sym 122702 $abc$60912$n4551
.sym 122703 $abc$60912$n6135_1
.sym 122704 picorv32.decoded_imm[0]
.sym 122713 picorv32.instr_sub
.sym 122714 picorv32.instr_sltu
.sym 122716 picorv32.mem_rdata_q[14]
.sym 122718 $abc$60912$n4547_1
.sym 122721 $abc$60912$n5413
.sym 122722 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122724 picorv32.instr_add
.sym 122725 picorv32.mem_rdata_q[13]
.sym 122727 $abc$60912$n5379_1
.sym 122728 $abc$60912$n4755
.sym 122729 picorv32.mem_rdata_q[12]
.sym 122730 picorv32.instr_jalr
.sym 122736 $abc$60912$n5400_1
.sym 122737 $abc$60912$n4549
.sym 122738 picorv32.mem_rdata_q[14]
.sym 122739 picorv32.is_alu_reg_imm
.sym 122743 $abc$60912$n5413
.sym 122744 picorv32.mem_rdata_q[12]
.sym 122745 picorv32.mem_rdata_q[13]
.sym 122746 picorv32.mem_rdata_q[14]
.sym 122749 $abc$60912$n5379_1
.sym 122750 $abc$60912$n5413
.sym 122755 picorv32.instr_sltu
.sym 122756 $abc$60912$n4547_1
.sym 122757 picorv32.instr_jalr
.sym 122761 picorv32.instr_sub
.sym 122762 $abc$60912$n4549
.sym 122763 picorv32.instr_add
.sym 122767 picorv32.mem_rdata_q[13]
.sym 122768 picorv32.mem_rdata_q[12]
.sym 122769 $abc$60912$n5413
.sym 122770 picorv32.mem_rdata_q[14]
.sym 122773 picorv32.mem_rdata_q[12]
.sym 122774 picorv32.mem_rdata_q[13]
.sym 122775 picorv32.mem_rdata_q[14]
.sym 122776 picorv32.is_alu_reg_imm
.sym 122779 $abc$60912$n5413
.sym 122780 $abc$60912$n5400_1
.sym 122785 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122786 picorv32.mem_rdata_q[14]
.sym 122787 picorv32.mem_rdata_q[12]
.sym 122788 picorv32.mem_rdata_q[13]
.sym 122789 $abc$60912$n4755
.sym 122790 sys_clk_$glb_clk
.sym 122791 $abc$60912$n1169_$glb_sr
.sym 122792 $abc$60912$n5347
.sym 122793 $abc$60912$n5379_1
.sym 122794 $abc$60912$n4663
.sym 122795 picorv32.is_alu_reg_reg
.sym 122796 picorv32.is_alu_reg_imm
.sym 122797 $abc$60912$n4498_1
.sym 122798 picorv32.is_lb_lh_lw_lbu_lhu
.sym 122799 picorv32.is_sb_sh_sw
.sym 122802 picorv32.mem_rdata_q[27]
.sym 122803 $abc$60912$n4752
.sym 122805 $abc$60912$n4590
.sym 122806 $abc$60912$n7290
.sym 122807 $abc$60912$n4549
.sym 122809 $abc$60912$n4764
.sym 122811 $abc$60912$n5386
.sym 122812 $abc$60912$n7290
.sym 122813 $abc$60912$n7554_1
.sym 122814 $abc$60912$n7554_1
.sym 122815 $abc$60912$n4569
.sym 122816 picorv32.instr_jalr
.sym 122817 picorv32.mem_rdata_q[25]
.sym 122818 picorv32.mem_rdata_q[27]
.sym 122819 picorv32.is_alu_reg_imm
.sym 122820 picorv32.mem_rdata_q[25]
.sym 122821 picorv32.is_lb_lh_lw_lbu_lhu
.sym 122822 picorv32.mem_rdata_q[26]
.sym 122823 $abc$60912$n5396_1
.sym 122824 picorv32.mem_rdata_q[24]
.sym 122826 $abc$60912$n5376
.sym 122827 $abc$60912$n4723
.sym 122835 $abc$60912$n5400_1
.sym 122836 picorv32.is_alu_reg_reg
.sym 122837 picorv32.mem_rdata_q[14]
.sym 122838 $abc$60912$n4557
.sym 122839 picorv32.instr_add
.sym 122840 picorv32.instr_addi
.sym 122844 picorv32.instr_sub
.sym 122845 $abc$60912$n5377_1
.sym 122847 picorv32.instr_waitirq
.sym 122848 picorv32.instr_addi
.sym 122849 picorv32.instr_bgeu
.sym 122850 $abc$60912$n5379_1
.sym 122852 $abc$60912$n1667
.sym 122853 picorv32.is_alu_reg_imm
.sym 122856 picorv32.mem_rdata_q[13]
.sym 122857 picorv32.instr_and
.sym 122860 $abc$60912$n4755
.sym 122861 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122862 picorv32.mem_rdata_q[12]
.sym 122863 picorv32.instr_jalr
.sym 122866 picorv32.mem_rdata_q[14]
.sym 122867 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122868 picorv32.mem_rdata_q[12]
.sym 122869 picorv32.mem_rdata_q[13]
.sym 122872 $abc$60912$n5379_1
.sym 122874 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122878 picorv32.instr_addi
.sym 122879 picorv32.instr_and
.sym 122880 picorv32.instr_bgeu
.sym 122881 picorv32.instr_waitirq
.sym 122884 $abc$60912$n5377_1
.sym 122886 picorv32.is_alu_reg_reg
.sym 122887 $abc$60912$n5400_1
.sym 122892 $abc$60912$n5400_1
.sym 122893 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122896 picorv32.instr_addi
.sym 122897 picorv32.instr_sub
.sym 122898 picorv32.instr_jalr
.sym 122899 picorv32.instr_add
.sym 122903 $abc$60912$n4557
.sym 122905 $abc$60912$n1667
.sym 122909 picorv32.is_alu_reg_imm
.sym 122911 $abc$60912$n5400_1
.sym 122912 $abc$60912$n4755
.sym 122913 sys_clk_$glb_clk
.sym 122914 $abc$60912$n1169_$glb_sr
.sym 122915 $abc$60912$n5392
.sym 122916 picorv32.decoded_rd[1]
.sym 122917 picorv32.mem_rdata_latched_noshuffle[3]
.sym 122918 $abc$60912$n1667
.sym 122919 picorv32.instr_auipc
.sym 122920 picorv32.instr_lui
.sym 122921 picorv32.instr_jalr
.sym 122922 $abc$60912$n4662_1
.sym 122925 picorv32.decoded_imm_uj[11]
.sym 122926 $abc$60912$n4594_1
.sym 122929 $abc$60912$n4952
.sym 122930 picorv32.is_alu_reg_reg
.sym 122932 picorv32.irq_state[0]
.sym 122935 $abc$60912$n765
.sym 122936 picorv32.cpuregs_wrdata[12]
.sym 122937 picorv32.mem_rdata_q[14]
.sym 122939 $abc$60912$n7137
.sym 122940 picorv32.instr_auipc
.sym 122941 $abc$60912$n4608
.sym 122942 picorv32.mem_rdata_q[13]
.sym 122943 $abc$60912$n4540
.sym 122944 $abc$60912$n4599
.sym 122945 $abc$60912$n4777
.sym 122946 $abc$60912$n4755
.sym 122947 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122948 picorv32.mem_rdata_q[12]
.sym 122949 picorv32.is_sb_sh_sw
.sym 122950 $abc$60912$n5400_1
.sym 122958 $abc$60912$n4752
.sym 122960 $abc$60912$n4735
.sym 122961 picorv32.mem_rdata_latched_noshuffle[26]
.sym 122962 $abc$60912$n4736
.sym 122963 $abc$60912$n4822
.sym 122966 picorv32.mem_rdata_q[25]
.sym 122971 picorv32.mem_rdata_latched_noshuffle[14]
.sym 122972 $abc$60912$n4782
.sym 122978 $abc$60912$n4540
.sym 122979 $abc$60912$n4662_1
.sym 122983 $abc$60912$n4783_1
.sym 122984 $abc$60912$n4752
.sym 122985 picorv32.mem_rdata_latched_noshuffle[27]
.sym 122989 $abc$60912$n4783_1
.sym 122990 picorv32.mem_rdata_q[25]
.sym 122991 $abc$60912$n4540
.sym 122992 picorv32.mem_rdata_latched_noshuffle[26]
.sym 122995 $abc$60912$n4822
.sym 122997 $abc$60912$n4662_1
.sym 122998 $abc$60912$n4735
.sym 123003 picorv32.mem_rdata_latched_noshuffle[14]
.sym 123007 $abc$60912$n4662_1
.sym 123008 $abc$60912$n4782
.sym 123010 $abc$60912$n4735
.sym 123013 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123015 $abc$60912$n4736
.sym 123019 $abc$60912$n4662_1
.sym 123020 $abc$60912$n4782
.sym 123021 $abc$60912$n4752
.sym 123022 $abc$60912$n4735
.sym 123025 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123026 $abc$60912$n4822
.sym 123027 $abc$60912$n4736
.sym 123028 $abc$60912$n4662_1
.sym 123031 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123032 $abc$60912$n4540
.sym 123033 picorv32.mem_rdata_q[25]
.sym 123034 $abc$60912$n4783_1
.sym 123035 $abc$60912$n4752
.sym 123036 sys_clk_$glb_clk
.sym 123038 picorv32.mem_rdata_q[3]
.sym 123039 picorv32.mem_rdata_q[30]
.sym 123040 $abc$60912$n5378_1
.sym 123041 $abc$60912$n5396_1
.sym 123042 $abc$60912$n5381_1
.sym 123043 $abc$60912$n4733
.sym 123044 $abc$60912$n5377_1
.sym 123045 $abc$60912$n5405_1
.sym 123047 picorv32.instr_lui
.sym 123048 picorv32.instr_lui
.sym 123049 picorv32.decoded_imm_uj[5]
.sym 123050 picorv32.instr_jal
.sym 123054 picorv32.cpuregs_rs1[31]
.sym 123058 $abc$60912$n4544
.sym 123062 $abc$60912$n5450
.sym 123063 $abc$60912$n4498_1
.sym 123064 $abc$60912$n4540
.sym 123065 $abc$60912$n5397_1
.sym 123066 picorv32.mem_rdata_q[29]
.sym 123067 $abc$60912$n5377_1
.sym 123068 picorv32.instr_lui
.sym 123069 picorv32.cpuregs_wrdata[15]
.sym 123070 $abc$60912$n6726
.sym 123071 picorv32.decoded_imm[0]
.sym 123072 $abc$60912$n11444
.sym 123073 $abc$60912$n4981
.sym 123079 picorv32.mem_rdata_latched_noshuffle[29]
.sym 123080 $abc$60912$n4821
.sym 123082 $abc$60912$n4540
.sym 123084 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123087 picorv32.mem_rdata_latched_noshuffle[25]
.sym 123092 $abc$60912$n4660_1
.sym 123094 $abc$60912$n4752
.sym 123095 $abc$60912$n4783_1
.sym 123096 picorv32.mem_rdata_latched_noshuffle[24]
.sym 123100 $abc$60912$n7152
.sym 123102 picorv32.decoded_rs1[5]
.sym 123105 picorv32.mem_rdata_q[25]
.sym 123109 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123113 picorv32.mem_rdata_q[25]
.sym 123114 $abc$60912$n4783_1
.sym 123115 $abc$60912$n4540
.sym 123120 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123125 picorv32.mem_rdata_latched_noshuffle[25]
.sym 123130 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123139 picorv32.mem_rdata_latched_noshuffle[24]
.sym 123142 $abc$60912$n4821
.sym 123143 $abc$60912$n4660_1
.sym 123144 picorv32.decoded_rs1[5]
.sym 123145 $abc$60912$n4752
.sym 123150 picorv32.mem_rdata_latched_noshuffle[29]
.sym 123156 $abc$60912$n7152
.sym 123159 sys_clk_$glb_clk
.sym 123161 $abc$60912$n4979
.sym 123162 picorv32.mem_rdata_q[13]
.sym 123163 picorv32.mem_rdata_latched_noshuffle[8]
.sym 123164 picorv32.mem_rdata_q[11]
.sym 123165 picorv32.mem_rdata_q[12]
.sym 123166 picorv32.mem_rdata_q[9]
.sym 123167 $abc$60912$n5450
.sym 123168 picorv32.mem_rdata_q[8]
.sym 123171 picorv32.decoded_imm_uj[13]
.sym 123172 picorv32.decoded_imm_uj[1]
.sym 123174 picorv32.irq_state[0]
.sym 123175 $abc$60912$n4979
.sym 123176 picorv32.mem_rdata_latched_noshuffle[30]
.sym 123178 picorv32.cpuregs_wrdata[14]
.sym 123179 picorv32.mem_rdata_q[29]
.sym 123182 picorv32.reg_pc[0]
.sym 123184 $abc$60912$n4979
.sym 123185 picorv32.decoded_rd[4]
.sym 123186 picorv32.mem_rdata_q[25]
.sym 123187 picorv32.instr_lui
.sym 123188 picorv32.mem_rdata_q[26]
.sym 123189 $abc$60912$n7017_1
.sym 123190 picorv32.mem_rdata_q[24]
.sym 123191 $abc$60912$n4754
.sym 123192 $abc$60912$n9830
.sym 123193 picorv32.latched_stalu
.sym 123194 picorv32.instr_auipc
.sym 123195 picorv32.is_sb_sh_sw
.sym 123196 $abc$60912$n6135_1
.sym 123203 picorv32.decoded_rs1[2]
.sym 123206 picorv32.decoded_rs1[3]
.sym 123208 picorv32.mem_rdata_q[15]
.sym 123209 picorv32.mem_rdata_latched_noshuffle[11]
.sym 123210 picorv32.instr_auipc
.sym 123215 picorv32.mem_rdata_q[14]
.sym 123216 picorv32.decoded_rs1[4]
.sym 123217 picorv32.decoded_rs1[5]
.sym 123218 $abc$60912$n4979
.sym 123219 picorv32.mem_rdata_latched_noshuffle[9]
.sym 123220 $abc$60912$n6135_1
.sym 123221 picorv32.mem_rdata_q[11]
.sym 123222 $abc$60912$n6117_1
.sym 123223 picorv32.mem_rdata_q[9]
.sym 123224 $abc$60912$n4540
.sym 123227 picorv32.mem_rdata_q[13]
.sym 123228 picorv32.instr_lui
.sym 123229 $abc$60912$n4752
.sym 123238 picorv32.mem_rdata_latched_noshuffle[9]
.sym 123242 $abc$60912$n6117_1
.sym 123243 picorv32.mem_rdata_q[9]
.sym 123244 $abc$60912$n4540
.sym 123247 picorv32.decoded_rs1[3]
.sym 123248 picorv32.decoded_rs1[2]
.sym 123249 picorv32.decoded_rs1[5]
.sym 123250 picorv32.decoded_rs1[4]
.sym 123253 picorv32.instr_auipc
.sym 123254 $abc$60912$n4979
.sym 123255 picorv32.instr_lui
.sym 123256 picorv32.mem_rdata_q[13]
.sym 123260 picorv32.mem_rdata_latched_noshuffle[11]
.sym 123265 picorv32.instr_lui
.sym 123266 $abc$60912$n4979
.sym 123267 picorv32.instr_auipc
.sym 123268 picorv32.mem_rdata_q[15]
.sym 123271 $abc$60912$n4979
.sym 123272 picorv32.instr_auipc
.sym 123273 picorv32.mem_rdata_q[14]
.sym 123274 picorv32.instr_lui
.sym 123278 $abc$60912$n4540
.sym 123279 picorv32.mem_rdata_q[11]
.sym 123280 $abc$60912$n6135_1
.sym 123281 $abc$60912$n4752
.sym 123282 sys_clk_$glb_clk
.sym 123284 $abc$60912$n4967
.sym 123285 $abc$60912$n5397_1
.sym 123286 $abc$60912$n4962
.sym 123287 $abc$60912$n4966
.sym 123288 picorv32.decoded_imm[0]
.sym 123289 picorv32.mem_rdata_q[20]
.sym 123290 $abc$60912$n5398
.sym 123291 $abc$60912$n4959
.sym 123294 picorv32.decoded_imm_uj[7]
.sym 123295 $abc$60912$n7017_1
.sym 123297 $abc$60912$n4590
.sym 123298 $abc$60912$n10489
.sym 123300 picorv32.mem_rdata_q[16]
.sym 123301 $abc$60912$n7290
.sym 123304 picorv32.decoded_imm[14]
.sym 123308 picorv32.mem_rdata_latched_noshuffle[24]
.sym 123309 picorv32.decoded_imm[0]
.sym 123310 picorv32.mem_rdata_q[25]
.sym 123311 $abc$60912$n5968_1
.sym 123312 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123313 $abc$60912$n5399_1
.sym 123314 $abc$60912$n6108_1
.sym 123315 picorv32.mem_rdata_q[3]
.sym 123316 picorv32.cpu_state[2]
.sym 123317 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123318 picorv32.mem_rdata_latched_noshuffle[18]
.sym 123319 picorv32.reg_next_pc[13]
.sym 123328 picorv32.mem_rdata_latched_noshuffle[7]
.sym 123329 picorv32.mem_rdata_q[12]
.sym 123332 $abc$60912$n4660_1
.sym 123334 picorv32.decoded_rs1[2]
.sym 123335 $abc$60912$n4540
.sym 123336 $abc$60912$n5315_1
.sym 123338 $abc$60912$n7145
.sym 123339 picorv32.mem_rdata_latched_noshuffle[19]
.sym 123341 $abc$60912$n7141
.sym 123344 picorv32.mem_rdata_latched_noshuffle[18]
.sym 123345 picorv32.decoded_rs1[3]
.sym 123347 picorv32.decoded_rs1[4]
.sym 123349 picorv32.mem_rdata_latched_noshuffle[17]
.sym 123351 $abc$60912$n7143
.sym 123356 $abc$60912$n4752
.sym 123358 $abc$60912$n4752
.sym 123359 picorv32.mem_rdata_latched_noshuffle[17]
.sym 123360 picorv32.decoded_rs1[2]
.sym 123361 $abc$60912$n4660_1
.sym 123367 $abc$60912$n7141
.sym 123370 $abc$60912$n4752
.sym 123371 picorv32.mem_rdata_latched_noshuffle[18]
.sym 123372 picorv32.decoded_rs1[3]
.sym 123373 $abc$60912$n4660_1
.sym 123377 $abc$60912$n5315_1
.sym 123378 $abc$60912$n4540
.sym 123379 picorv32.mem_rdata_q[12]
.sym 123385 $abc$60912$n7143
.sym 123388 picorv32.mem_rdata_latched_noshuffle[19]
.sym 123389 $abc$60912$n4752
.sym 123390 $abc$60912$n4660_1
.sym 123391 picorv32.decoded_rs1[4]
.sym 123394 $abc$60912$n7145
.sym 123402 picorv32.mem_rdata_latched_noshuffle[7]
.sym 123405 sys_clk_$glb_clk
.sym 123407 picorv32.mem_rdata_latched_noshuffle[17]
.sym 123408 $abc$60912$n5393_1
.sym 123409 picorv32.mem_rdata_latched_noshuffle[10]
.sym 123410 picorv32.mem_rdata_q[19]
.sym 123411 $abc$60912$n4956
.sym 123412 picorv32.mem_rdata_q[20]
.sym 123413 $abc$60912$n4993
.sym 123414 picorv32.mem_rdata_q[10]
.sym 123418 picorv32.decoded_imm_uj[4]
.sym 123420 picorv32.reg_op1[27]
.sym 123426 $abc$60912$n6653_1
.sym 123427 picorv32.reg_out[27]
.sym 123428 $abc$60912$n6652_1
.sym 123431 $abc$60912$n4962
.sym 123432 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123433 $abc$60912$n4966
.sym 123434 $abc$60912$n4599
.sym 123435 picorv32.irq_state[0]
.sym 123436 $abc$60912$n4979
.sym 123437 $abc$60912$n1667
.sym 123438 picorv32.mem_rdata_q[10]
.sym 123439 $abc$60912$n4608
.sym 123440 picorv32.instr_auipc
.sym 123441 $abc$60912$n4959
.sym 123442 $abc$60912$n4777
.sym 123448 $abc$60912$n4847
.sym 123450 $abc$60912$n4540
.sym 123452 picorv32.mem_rdata_latched_noshuffle[13]
.sym 123454 picorv32.instr_jal
.sym 123455 picorv32.mem_rdata_q[7]
.sym 123456 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123457 picorv32.mem_rdata_latched_noshuffle[29]
.sym 123459 picorv32.mem_rdata_latched_noshuffle[12]
.sym 123461 picorv32.mem_rdata_latched_noshuffle[20]
.sym 123463 picorv32.decoded_imm_uj[11]
.sym 123467 picorv32.mem_rdata_q[19]
.sym 123469 picorv32.mem_rdata_latched_noshuffle[25]
.sym 123474 picorv32.mem_rdata_latched_noshuffle[10]
.sym 123475 $abc$60912$n4752
.sym 123484 picorv32.mem_rdata_latched_noshuffle[25]
.sym 123490 picorv32.mem_rdata_latched_noshuffle[13]
.sym 123495 picorv32.mem_rdata_latched_noshuffle[12]
.sym 123499 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 123500 picorv32.instr_jal
.sym 123501 picorv32.mem_rdata_q[7]
.sym 123502 picorv32.decoded_imm_uj[11]
.sym 123508 picorv32.mem_rdata_latched_noshuffle[10]
.sym 123514 picorv32.mem_rdata_latched_noshuffle[29]
.sym 123517 $abc$60912$n4540
.sym 123518 picorv32.mem_rdata_q[19]
.sym 123519 $abc$60912$n4847
.sym 123526 picorv32.mem_rdata_latched_noshuffle[20]
.sym 123527 $abc$60912$n4752
.sym 123528 sys_clk_$glb_clk
.sym 123530 picorv32.mem_rdata_q[22]
.sym 123531 picorv32.mem_rdata_q[17]
.sym 123532 $abc$60912$n5399_1
.sym 123533 $abc$60912$n4989
.sym 123534 picorv32.mem_rdata_q[18]
.sym 123535 picorv32.mem_rdata_q[21]
.sym 123536 picorv32.mem_rdata_q[23]
.sym 123537 $abc$60912$n5407
.sym 123538 $abc$60912$n11455
.sym 123541 $abc$60912$n11455
.sym 123543 $abc$60912$n7137
.sym 123544 $abc$60912$n4540
.sym 123545 $abc$60912$n4708
.sym 123546 picorv32.alu_out_q[26]
.sym 123548 spiflash_counter[0]
.sym 123549 picorv32.mem_rdata_latched_noshuffle[20]
.sym 123551 picorv32.cpuregs_wrdata[6]
.sym 123552 $abc$60912$n4847
.sym 123554 picorv32.mem_rdata_q[29]
.sym 123555 $abc$60912$n11444
.sym 123556 picorv32.instr_lui
.sym 123557 $abc$60912$n4975
.sym 123558 $abc$60912$n135
.sym 123559 $abc$60912$n6726
.sym 123560 $abc$60912$n4540
.sym 123561 $abc$60912$n4981
.sym 123562 $abc$60912$n4993
.sym 123563 $abc$60912$n4498_1
.sym 123564 picorv32.cpuregs_rs1[16]
.sym 123565 picorv32.instr_lui
.sym 123571 picorv32.irq_state[1]
.sym 123572 picorv32.mem_rdata_latched_noshuffle[16]
.sym 123576 picorv32.mem_rdata_latched_noshuffle[21]
.sym 123580 picorv32.mem_rdata_latched_noshuffle[24]
.sym 123584 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123587 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123589 picorv32.reg_next_pc[13]
.sym 123591 $abc$60912$n6954_1
.sym 123592 $abc$60912$n6953_1
.sym 123594 $abc$60912$n4599
.sym 123595 picorv32.irq_state[0]
.sym 123598 $abc$60912$n4752
.sym 123600 picorv32.mem_rdata_latched_noshuffle[22]
.sym 123607 picorv32.mem_rdata_latched_noshuffle[21]
.sym 123611 picorv32.mem_rdata_latched_noshuffle[27]
.sym 123618 picorv32.mem_rdata_latched_noshuffle[24]
.sym 123623 picorv32.mem_rdata_latched_noshuffle[22]
.sym 123628 $abc$60912$n6954_1
.sym 123629 $abc$60912$n6953_1
.sym 123634 $abc$60912$n4599
.sym 123635 picorv32.irq_state[1]
.sym 123636 picorv32.irq_state[0]
.sym 123637 picorv32.reg_next_pc[13]
.sym 123642 picorv32.mem_rdata_latched_noshuffle[26]
.sym 123648 picorv32.mem_rdata_latched_noshuffle[16]
.sym 123650 $abc$60912$n4752
.sym 123651 sys_clk_$glb_clk
.sym 123653 $abc$60912$n135
.sym 123654 $abc$60912$n4958
.sym 123655 picorv32.decoded_imm[31]
.sym 123656 $abc$60912$n5005
.sym 123657 $abc$60912$n4497
.sym 123658 $abc$60912$n4961
.sym 123659 picorv32.decoded_imm[3]
.sym 123660 $abc$60912$n5017
.sym 123663 picorv32.decoded_imm[14]
.sym 123664 picorv32.decoded_imm_uj[5]
.sym 123665 $abc$60912$n5212
.sym 123666 picorv32.latched_stalu
.sym 123667 picorv32.cpuregs_wrdata[28]
.sym 123668 $abc$60912$n6652_1
.sym 123669 picorv32.reg_pc[3]
.sym 123674 $abc$60912$n8725_1
.sym 123677 $abc$60912$n7017_1
.sym 123678 picorv32.mem_rdata_q[25]
.sym 123679 $abc$60912$n4989
.sym 123680 picorv32.is_sb_sh_sw
.sym 123681 picorv32.reg_pc[9]
.sym 123682 picorv32.cpuregs_rs1[10]
.sym 123683 picorv32.mem_rdata_q[27]
.sym 123684 $abc$60912$n4754
.sym 123685 $abc$60912$n6126_1
.sym 123686 $abc$60912$n135
.sym 123687 picorv32.instr_auipc
.sym 123688 $abc$60912$n4754
.sym 123694 picorv32.mem_rdata_q[25]
.sym 123695 picorv32.decoded_imm_uj[14]
.sym 123696 picorv32.is_sb_sh_sw
.sym 123697 picorv32.decoded_imm_uj[2]
.sym 123698 $abc$60912$n4977
.sym 123700 $abc$60912$n4498_1
.sym 123701 picorv32.mem_rdata_q[27]
.sym 123702 picorv32.decoded_imm_uj[1]
.sym 123703 picorv32.decoded_imm_uj[7]
.sym 123704 picorv32.decoded_imm_uj[4]
.sym 123705 $abc$60912$n4966
.sym 123707 $abc$60912$n135
.sym 123709 $abc$60912$n4979
.sym 123710 picorv32.instr_auipc
.sym 123711 $abc$60912$n4958
.sym 123712 picorv32.instr_jal
.sym 123713 picorv32.mem_rdata_q[31]
.sym 123714 $abc$60912$n4983
.sym 123715 picorv32.instr_lui
.sym 123717 $abc$60912$n4975
.sym 123719 picorv32.mem_rdata_q[27]
.sym 123720 picorv32.instr_jal
.sym 123721 $abc$60912$n4754
.sym 123722 $abc$60912$n4497
.sym 123723 $abc$60912$n4961
.sym 123725 picorv32.decoded_imm_uj[5]
.sym 123727 picorv32.mem_rdata_q[27]
.sym 123728 $abc$60912$n4497
.sym 123729 picorv32.decoded_imm_uj[7]
.sym 123730 picorv32.instr_jal
.sym 123733 $abc$60912$n4497
.sym 123734 picorv32.mem_rdata_q[25]
.sym 123735 picorv32.instr_jal
.sym 123736 picorv32.decoded_imm_uj[5]
.sym 123739 picorv32.is_sb_sh_sw
.sym 123740 $abc$60912$n4975
.sym 123741 $abc$60912$n4498_1
.sym 123742 picorv32.mem_rdata_q[31]
.sym 123745 picorv32.decoded_imm_uj[14]
.sym 123746 $abc$60912$n4977
.sym 123747 picorv32.instr_jal
.sym 123748 $abc$60912$n4983
.sym 123751 picorv32.instr_auipc
.sym 123752 picorv32.mem_rdata_q[27]
.sym 123753 $abc$60912$n4979
.sym 123754 picorv32.instr_lui
.sym 123757 picorv32.decoded_imm_uj[2]
.sym 123758 $abc$60912$n4961
.sym 123759 picorv32.instr_jal
.sym 123763 picorv32.instr_jal
.sym 123764 picorv32.decoded_imm_uj[1]
.sym 123766 $abc$60912$n4958
.sym 123769 picorv32.decoded_imm_uj[4]
.sym 123770 $abc$60912$n4966
.sym 123772 picorv32.instr_jal
.sym 123773 $abc$60912$n4754
.sym 123774 sys_clk_$glb_clk
.sym 123775 $abc$60912$n135
.sym 123776 $abc$60912$n4997
.sym 123777 $abc$60912$n4991
.sym 123778 $abc$60912$n4999
.sym 123779 picorv32.mem_rdata_latched_noshuffle[18]
.sym 123780 picorv32.decoded_imm_uj[3]
.sym 123781 $abc$60912$n5001
.sym 123782 $abc$60912$n5015
.sym 123783 $abc$60912$n4964
.sym 123784 $abc$60912$n6893_1
.sym 123787 $abc$60912$n4577
.sym 123789 picorv32.decoded_imm[3]
.sym 123790 $abc$60912$n4979
.sym 123794 $abc$60912$n4977
.sym 123795 $abc$60912$n135
.sym 123797 picorv32.decoded_imm_uj[6]
.sym 123799 picorv32.decoded_imm[31]
.sym 123800 picorv32.mem_rdata_q[21]
.sym 123801 picorv32.decoded_imm[11]
.sym 123802 $abc$60912$n5005
.sym 123803 picorv32.reg_next_pc[13]
.sym 123804 picorv32.decoded_imm_uj[17]
.sym 123805 $abc$60912$n5009
.sym 123806 picorv32.mem_rdata_latched_noshuffle[18]
.sym 123807 $abc$60912$n5809_1
.sym 123808 $abc$60912$n5769_1
.sym 123810 picorv32.mem_rdata_q[25]
.sym 123811 $abc$60912$n4993
.sym 123817 $abc$60912$n8220
.sym 123818 $abc$60912$n5853_1
.sym 123821 $abc$60912$n4604
.sym 123822 $abc$60912$n5371
.sym 123824 $abc$60912$n6975_1
.sym 123826 $abc$60912$n4985
.sym 123828 picorv32.irq_state[1]
.sym 123829 $abc$60912$n9804
.sym 123830 $abc$60912$n135
.sym 123831 $abc$60912$n4981
.sym 123832 picorv32.instr_jal
.sym 123833 picorv32.mem_rdata_q[29]
.sym 123834 $abc$60912$n4977
.sym 123835 picorv32.instr_lui
.sym 123836 picorv32.decoded_imm_uj[15]
.sym 123837 $abc$60912$n6974_1
.sym 123838 picorv32.mem_rdata_q[28]
.sym 123839 $abc$60912$n5825_1
.sym 123840 $abc$60912$n5885_1
.sym 123842 picorv32.instr_auipc
.sym 123844 $abc$60912$n4754
.sym 123845 $abc$60912$n4979
.sym 123846 picorv32.decoded_imm_uj[13]
.sym 123847 picorv32.instr_auipc
.sym 123848 $abc$60912$n4577
.sym 123850 $abc$60912$n6974_1
.sym 123851 $abc$60912$n6975_1
.sym 123856 $abc$60912$n5371
.sym 123857 $abc$60912$n4577
.sym 123858 $abc$60912$n5885_1
.sym 123859 picorv32.irq_state[1]
.sym 123862 $abc$60912$n5825_1
.sym 123863 $abc$60912$n9804
.sym 123864 $abc$60912$n8220
.sym 123865 $abc$60912$n5371
.sym 123868 picorv32.instr_auipc
.sym 123869 picorv32.instr_lui
.sym 123870 $abc$60912$n4979
.sym 123871 picorv32.mem_rdata_q[29]
.sym 123874 picorv32.instr_jal
.sym 123875 picorv32.decoded_imm_uj[15]
.sym 123876 $abc$60912$n4985
.sym 123877 $abc$60912$n4977
.sym 123880 $abc$60912$n4979
.sym 123881 picorv32.instr_auipc
.sym 123882 picorv32.mem_rdata_q[28]
.sym 123883 picorv32.instr_lui
.sym 123886 picorv32.decoded_imm_uj[13]
.sym 123887 $abc$60912$n4977
.sym 123888 picorv32.instr_jal
.sym 123889 $abc$60912$n4981
.sym 123892 $abc$60912$n5853_1
.sym 123893 picorv32.irq_state[1]
.sym 123894 $abc$60912$n5371
.sym 123895 $abc$60912$n4604
.sym 123896 $abc$60912$n4754
.sym 123897 sys_clk_$glb_clk
.sym 123898 $abc$60912$n135
.sym 123899 picorv32.decoded_imm_uj[17]
.sym 123900 $abc$60912$n7000
.sym 123901 $abc$60912$n4608
.sym 123902 picorv32.decoded_imm_uj[0]
.sym 123903 picorv32.decoded_imm_uj[18]
.sym 123904 $abc$60912$n6974_1
.sym 123905 picorv32.decoded_imm_uj[19]
.sym 123906 $abc$60912$n7165
.sym 123907 picorv32.decoded_imm[15]
.sym 123908 $abc$60912$n4985
.sym 123909 picorv32.decoded_imm[15]
.sym 123910 picorv32.decoded_imm[15]
.sym 123911 picorv32.cpuregs_wrdata[20]
.sym 123912 $abc$60912$n4578
.sym 123915 picorv32.latched_stalu
.sym 123917 picorv32.decoded_imm_uj[14]
.sym 123919 picorv32.decoded_rd[0]
.sym 123921 picorv32.latched_stalu
.sym 123923 $abc$60912$n6974_1
.sym 123924 picorv32.reg_pc[8]
.sym 123925 $abc$60912$n5370
.sym 123926 $abc$60912$n6974_1
.sym 123927 $abc$60912$n4570
.sym 123928 picorv32.instr_auipc
.sym 123929 $abc$60912$n4977
.sym 123930 $abc$60912$n4777
.sym 123931 $abc$60912$n4608
.sym 123932 $abc$60912$n7189
.sym 123933 picorv32.reg_pc[3]
.sym 123934 $abc$60912$n4777
.sym 123940 $abc$60912$n4997
.sym 123941 $abc$60912$n7001_1
.sym 123942 $abc$60912$n4999
.sym 123943 picorv32.decoded_imm_uj[19]
.sym 123947 $abc$60912$n4977
.sym 123949 $abc$60912$n4991
.sym 123950 picorv32.instr_jal
.sym 123951 $abc$60912$n4989
.sym 123953 $abc$60912$n5001
.sym 123955 $abc$60912$n4977
.sym 123956 picorv32.decoded_imm_uj[17]
.sym 123957 $abc$60912$n7000
.sym 123958 $abc$60912$n4754
.sym 123960 picorv32.decoded_imm_uj[18]
.sym 123964 picorv32.decoded_imm_uj[27]
.sym 123965 $abc$60912$n5009
.sym 123967 picorv32.decoded_imm_uj[22]
.sym 123968 picorv32.decoded_imm_uj[21]
.sym 123969 $abc$60912$n135
.sym 123970 picorv32.decoded_imm_uj[23]
.sym 123971 $abc$60912$n4993
.sym 123974 $abc$60912$n7001_1
.sym 123976 $abc$60912$n7000
.sym 123979 picorv32.instr_jal
.sym 123980 $abc$60912$n4977
.sym 123981 picorv32.decoded_imm_uj[23]
.sym 123982 $abc$60912$n5001
.sym 123985 $abc$60912$n4977
.sym 123986 picorv32.decoded_imm_uj[19]
.sym 123987 $abc$60912$n4993
.sym 123988 picorv32.instr_jal
.sym 123991 picorv32.instr_jal
.sym 123992 $abc$60912$n4999
.sym 123993 $abc$60912$n4977
.sym 123994 picorv32.decoded_imm_uj[22]
.sym 123997 $abc$60912$n4997
.sym 123998 picorv32.decoded_imm_uj[21]
.sym 123999 $abc$60912$n4977
.sym 124000 picorv32.instr_jal
.sym 124003 picorv32.instr_jal
.sym 124004 picorv32.decoded_imm_uj[17]
.sym 124005 $abc$60912$n4977
.sym 124006 $abc$60912$n4989
.sym 124009 picorv32.decoded_imm_uj[18]
.sym 124010 $abc$60912$n4977
.sym 124011 $abc$60912$n4991
.sym 124012 picorv32.instr_jal
.sym 124015 picorv32.decoded_imm_uj[27]
.sym 124016 $abc$60912$n5009
.sym 124017 picorv32.instr_jal
.sym 124018 $abc$60912$n4977
.sym 124019 $abc$60912$n4754
.sym 124020 sys_clk_$glb_clk
.sym 124021 $abc$60912$n135
.sym 124022 picorv32.reg_next_pc[3]
.sym 124023 picorv32.reg_next_pc[13]
.sym 124024 picorv32.reg_pc[11]
.sym 124025 picorv32.reg_pc[3]
.sym 124026 $abc$60912$n5786
.sym 124027 $abc$60912$n7240
.sym 124028 $abc$60912$n7156
.sym 124029 picorv32.reg_next_pc[0]
.sym 124032 $abc$60912$n7195
.sym 124034 picorv32.mem_rdata_latched_noshuffle[20]
.sym 124035 picorv32.decoded_imm_uj[19]
.sym 124038 picorv32.decoded_imm[23]
.sym 124041 $abc$60912$n5754_1
.sym 124042 picorv32.reg_pc[2]
.sym 124043 $abc$60912$n9818
.sym 124044 picorv32.reg_pc[2]
.sym 124046 $abc$60912$n5769_1
.sym 124047 $abc$60912$n4993
.sym 124048 picorv32.decoded_imm_uj[0]
.sym 124049 $abc$60912$n4532
.sym 124050 $abc$60912$n7387
.sym 124051 $abc$60912$n11444
.sym 124052 $abc$60912$n6726
.sym 124053 picorv32.decoded_imm[14]
.sym 124054 picorv32.decoded_imm_uj[28]
.sym 124055 picorv32.decoded_imm_uj[3]
.sym 124056 $abc$60912$n7165
.sym 124057 picorv32.decoded_imm[27]
.sym 124063 picorv32.irq_state[1]
.sym 124064 picorv32.irq_state[0]
.sym 124065 $abc$60912$n4608
.sym 124067 $abc$60912$n5769_1
.sym 124068 $abc$60912$n5775
.sym 124069 $abc$60912$n5825_1
.sym 124072 $abc$60912$n7378
.sym 124073 $abc$60912$n7379
.sym 124074 $abc$60912$n5752_1
.sym 124077 $abc$60912$n7159
.sym 124078 $abc$60912$n4631
.sym 124080 picorv32.reg_next_pc[13]
.sym 124082 $abc$60912$n7195
.sym 124083 $abc$60912$n4594_1
.sym 124086 $abc$60912$n7162
.sym 124087 $abc$60912$n4570
.sym 124089 $abc$60912$n7180
.sym 124090 $abc$60912$n4777
.sym 124091 $abc$60912$n4608
.sym 124092 $abc$60912$n7240
.sym 124093 picorv32.reg_next_pc[31]
.sym 124094 picorv32.instr_jal
.sym 124096 picorv32.instr_jal
.sym 124097 $abc$60912$n7379
.sym 124098 $abc$60912$n4608
.sym 124099 $abc$60912$n7162
.sym 124102 picorv32.irq_state[0]
.sym 124103 picorv32.irq_state[1]
.sym 124104 picorv32.reg_next_pc[31]
.sym 124105 $abc$60912$n4594_1
.sym 124109 $abc$60912$n7195
.sym 124114 picorv32.reg_next_pc[13]
.sym 124115 $abc$60912$n5825_1
.sym 124116 $abc$60912$n5775
.sym 124117 $abc$60912$n5752_1
.sym 124121 $abc$60912$n4608
.sym 124122 $abc$60912$n4631
.sym 124123 $abc$60912$n4570
.sym 124127 $abc$60912$n5769_1
.sym 124128 $abc$60912$n7159
.sym 124129 $abc$60912$n7378
.sym 124135 $abc$60912$n7180
.sym 124141 $abc$60912$n7240
.sym 124142 $abc$60912$n4777
.sym 124143 sys_clk_$glb_clk
.sym 124144 $abc$60912$n1169_$glb_sr
.sym 124147 $abc$60912$n10152
.sym 124148 $auto$alumacc.cc:474:replace_alu$6761.C[3]
.sym 124149 picorv32.reg_next_pc[5]
.sym 124150 $abc$60912$n5768_1
.sym 124151 $abc$60912$n7377
.sym 124152 $abc$60912$n7314
.sym 124158 picorv32.irq_state[0]
.sym 124160 picorv32.reg_pc[3]
.sym 124161 $abc$60912$n7010_1
.sym 124163 $abc$60912$n5885_1
.sym 124165 picorv32.decoded_imm[25]
.sym 124166 $abc$60912$n7010_1
.sym 124167 picorv32.latched_stalu
.sym 124168 $abc$60912$n11455
.sym 124169 picorv32.reg_pc[9]
.sym 124170 picorv32.reg_next_pc[28]
.sym 124171 $abc$60912$n4570
.sym 124172 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124173 $abc$60912$n7328
.sym 124174 $abc$60912$n5769_1
.sym 124175 picorv32.mem_rdata_q[27]
.sym 124176 $abc$60912$n6126_1
.sym 124177 $abc$60912$n7183
.sym 124178 picorv32.decoded_imm_uj[18]
.sym 124179 picorv32.decoded_imm_uj[22]
.sym 124180 picorv32.cpuregs_rs1[14]
.sym 124188 picorv32.decoded_imm_uj[2]
.sym 124191 $abc$60912$n7168
.sym 124194 $abc$60912$n7162
.sym 124196 $abc$60912$n7174
.sym 124197 $abc$60912$n7159
.sym 124200 $abc$60912$n7156
.sym 124201 picorv32.decoded_imm_uj[6]
.sym 124206 picorv32.decoded_imm_uj[5]
.sym 124207 $abc$60912$n7171
.sym 124208 picorv32.decoded_imm_uj[0]
.sym 124209 picorv32.decoded_imm_uj[1]
.sym 124211 picorv32.decoded_imm_uj[7]
.sym 124212 $abc$60912$n7177
.sym 124213 picorv32.decoded_imm_uj[4]
.sym 124215 picorv32.decoded_imm_uj[3]
.sym 124216 $abc$60912$n7165
.sym 124218 $auto$alumacc.cc:474:replace_alu$6752.C[1]
.sym 124220 $abc$60912$n7156
.sym 124221 picorv32.decoded_imm_uj[0]
.sym 124224 $auto$alumacc.cc:474:replace_alu$6752.C[2]
.sym 124226 $abc$60912$n7159
.sym 124227 picorv32.decoded_imm_uj[1]
.sym 124228 $auto$alumacc.cc:474:replace_alu$6752.C[1]
.sym 124230 $auto$alumacc.cc:474:replace_alu$6752.C[3]
.sym 124232 $abc$60912$n7162
.sym 124233 picorv32.decoded_imm_uj[2]
.sym 124234 $auto$alumacc.cc:474:replace_alu$6752.C[2]
.sym 124236 $auto$alumacc.cc:474:replace_alu$6752.C[4]
.sym 124238 picorv32.decoded_imm_uj[3]
.sym 124239 $abc$60912$n7165
.sym 124240 $auto$alumacc.cc:474:replace_alu$6752.C[3]
.sym 124242 $auto$alumacc.cc:474:replace_alu$6752.C[5]
.sym 124244 $abc$60912$n7168
.sym 124245 picorv32.decoded_imm_uj[4]
.sym 124246 $auto$alumacc.cc:474:replace_alu$6752.C[4]
.sym 124248 $auto$alumacc.cc:474:replace_alu$6752.C[6]
.sym 124250 picorv32.decoded_imm_uj[5]
.sym 124251 $abc$60912$n7171
.sym 124252 $auto$alumacc.cc:474:replace_alu$6752.C[5]
.sym 124254 $auto$alumacc.cc:474:replace_alu$6752.C[7]
.sym 124256 $abc$60912$n7174
.sym 124257 picorv32.decoded_imm_uj[6]
.sym 124258 $auto$alumacc.cc:474:replace_alu$6752.C[6]
.sym 124260 $auto$alumacc.cc:474:replace_alu$6752.C[8]
.sym 124262 picorv32.decoded_imm_uj[7]
.sym 124263 $abc$60912$n7177
.sym 124264 $auto$alumacc.cc:474:replace_alu$6752.C[7]
.sym 124268 $abc$60912$n7216
.sym 124269 $abc$60912$n5835
.sym 124270 $abc$60912$n5819_1
.sym 124271 $abc$60912$n5827
.sym 124272 $abc$60912$n5823
.sym 124273 picorv32.decoded_imm_uj[31]
.sym 124274 picorv32.decoded_imm_uj[21]
.sym 124275 picorv32.decoded_imm_uj[26]
.sym 124278 picorv32.mem_rdata_q[27]
.sym 124280 $abc$60912$n7216
.sym 124290 $abc$60912$n7162
.sym 124291 picorv32.decoded_imm_uj[16]
.sym 124292 $abc$60912$n7401
.sym 124293 $abc$60912$n7180
.sym 124294 $abc$60912$n5770
.sym 124295 $abc$60912$n7380
.sym 124296 picorv32.decoded_imm_uj[17]
.sym 124297 $abc$60912$n7240
.sym 124298 picorv32.mem_rdata_latched_noshuffle[18]
.sym 124299 picorv32.decoded_imm_uj[26]
.sym 124300 $abc$60912$n5769_1
.sym 124301 basesoc_uart_phy_tx_bitcount[2]
.sym 124302 picorv32.reg_next_pc[15]
.sym 124303 $abc$60912$n7324
.sym 124304 $auto$alumacc.cc:474:replace_alu$6752.C[8]
.sym 124309 $abc$60912$n7180
.sym 124311 $abc$60912$n7198
.sym 124313 picorv32.decoded_imm_uj[12]
.sym 124316 picorv32.decoded_imm_uj[15]
.sym 124319 picorv32.decoded_imm_uj[10]
.sym 124321 picorv32.decoded_imm_uj[14]
.sym 124324 picorv32.decoded_imm_uj[9]
.sym 124327 $abc$60912$n7201
.sym 124328 $abc$60912$n7192
.sym 124331 $abc$60912$n7186
.sym 124333 picorv32.decoded_imm_uj[8]
.sym 124334 picorv32.decoded_imm_uj[11]
.sym 124335 $abc$60912$n7195
.sym 124337 $abc$60912$n7183
.sym 124338 picorv32.decoded_imm_uj[13]
.sym 124339 $abc$60912$n7189
.sym 124341 $auto$alumacc.cc:474:replace_alu$6752.C[9]
.sym 124343 picorv32.decoded_imm_uj[8]
.sym 124344 $abc$60912$n7180
.sym 124345 $auto$alumacc.cc:474:replace_alu$6752.C[8]
.sym 124347 $auto$alumacc.cc:474:replace_alu$6752.C[10]
.sym 124349 picorv32.decoded_imm_uj[9]
.sym 124350 $abc$60912$n7183
.sym 124351 $auto$alumacc.cc:474:replace_alu$6752.C[9]
.sym 124353 $auto$alumacc.cc:474:replace_alu$6752.C[11]
.sym 124355 picorv32.decoded_imm_uj[10]
.sym 124356 $abc$60912$n7186
.sym 124357 $auto$alumacc.cc:474:replace_alu$6752.C[10]
.sym 124359 $auto$alumacc.cc:474:replace_alu$6752.C[12]
.sym 124361 picorv32.decoded_imm_uj[11]
.sym 124362 $abc$60912$n7189
.sym 124363 $auto$alumacc.cc:474:replace_alu$6752.C[11]
.sym 124365 $auto$alumacc.cc:474:replace_alu$6752.C[13]
.sym 124367 $abc$60912$n7192
.sym 124368 picorv32.decoded_imm_uj[12]
.sym 124369 $auto$alumacc.cc:474:replace_alu$6752.C[12]
.sym 124371 $auto$alumacc.cc:474:replace_alu$6752.C[14]
.sym 124373 picorv32.decoded_imm_uj[13]
.sym 124374 $abc$60912$n7195
.sym 124375 $auto$alumacc.cc:474:replace_alu$6752.C[13]
.sym 124377 $auto$alumacc.cc:474:replace_alu$6752.C[15]
.sym 124379 picorv32.decoded_imm_uj[14]
.sym 124380 $abc$60912$n7198
.sym 124381 $auto$alumacc.cc:474:replace_alu$6752.C[14]
.sym 124383 $auto$alumacc.cc:474:replace_alu$6752.C[16]
.sym 124385 $abc$60912$n7201
.sym 124386 picorv32.decoded_imm_uj[15]
.sym 124387 $auto$alumacc.cc:474:replace_alu$6752.C[15]
.sym 124391 picorv32.reg_next_pc[28]
.sym 124392 $abc$60912$n5795
.sym 124393 picorv32.reg_next_pc[31]
.sym 124394 $abc$60912$n5815_1
.sym 124395 $abc$60912$n7216
.sym 124396 picorv32.cpuregs_rs1[14]
.sym 124397 picorv32.reg_next_pc[20]
.sym 124398 $abc$60912$n5770
.sym 124403 picorv32.reg_out[27]
.sym 124404 picorv32.decoded_imm_uj[21]
.sym 124405 $PACKER_VCC_NET_$glb_clk
.sym 124409 picorv32.decoded_imm_uj[14]
.sym 124412 picorv32.decoded_imm_uj[15]
.sym 124415 $abc$60912$n7189
.sym 124416 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124417 $abc$60912$n5754_1
.sym 124419 $abc$60912$n5754_1
.sym 124420 $abc$60912$n7317
.sym 124421 $abc$60912$n7177
.sym 124422 $abc$60912$n5770
.sym 124423 picorv32.decoded_imm_uj[21]
.sym 124424 picorv32.reg_next_pc[28]
.sym 124425 $abc$60912$n7189
.sym 124426 $abc$60912$n5887_1
.sym 124427 $auto$alumacc.cc:474:replace_alu$6752.C[16]
.sym 124434 picorv32.decoded_imm_uj[21]
.sym 124438 $abc$60912$n7222
.sym 124439 $abc$60912$n7219
.sym 124440 $abc$60912$n7210
.sym 124441 picorv32.decoded_imm_uj[19]
.sym 124442 $abc$60912$n7213
.sym 124444 $abc$60912$n7225
.sym 124448 picorv32.decoded_imm_uj[18]
.sym 124449 picorv32.decoded_imm_uj[16]
.sym 124450 picorv32.decoded_imm_uj[20]
.sym 124451 picorv32.decoded_imm_uj[22]
.sym 124452 $abc$60912$n7207
.sym 124454 picorv32.decoded_imm_uj[23]
.sym 124456 picorv32.decoded_imm_uj[17]
.sym 124457 $abc$60912$n7204
.sym 124460 $abc$60912$n7216
.sym 124464 $auto$alumacc.cc:474:replace_alu$6752.C[17]
.sym 124466 picorv32.decoded_imm_uj[16]
.sym 124467 $abc$60912$n7204
.sym 124468 $auto$alumacc.cc:474:replace_alu$6752.C[16]
.sym 124470 $auto$alumacc.cc:474:replace_alu$6752.C[18]
.sym 124472 $abc$60912$n7207
.sym 124473 picorv32.decoded_imm_uj[17]
.sym 124474 $auto$alumacc.cc:474:replace_alu$6752.C[17]
.sym 124476 $auto$alumacc.cc:474:replace_alu$6752.C[19]
.sym 124478 $abc$60912$n7210
.sym 124479 picorv32.decoded_imm_uj[18]
.sym 124480 $auto$alumacc.cc:474:replace_alu$6752.C[18]
.sym 124482 $auto$alumacc.cc:474:replace_alu$6752.C[20]
.sym 124484 picorv32.decoded_imm_uj[19]
.sym 124485 $abc$60912$n7213
.sym 124486 $auto$alumacc.cc:474:replace_alu$6752.C[19]
.sym 124488 $auto$alumacc.cc:474:replace_alu$6752.C[21]
.sym 124490 $abc$60912$n7216
.sym 124491 picorv32.decoded_imm_uj[20]
.sym 124492 $auto$alumacc.cc:474:replace_alu$6752.C[20]
.sym 124494 $auto$alumacc.cc:474:replace_alu$6752.C[22]
.sym 124496 picorv32.decoded_imm_uj[21]
.sym 124497 $abc$60912$n7219
.sym 124498 $auto$alumacc.cc:474:replace_alu$6752.C[21]
.sym 124500 $auto$alumacc.cc:474:replace_alu$6752.C[23]
.sym 124502 picorv32.decoded_imm_uj[22]
.sym 124503 $abc$60912$n7222
.sym 124504 $auto$alumacc.cc:474:replace_alu$6752.C[22]
.sym 124506 $auto$alumacc.cc:474:replace_alu$6752.C[24]
.sym 124508 picorv32.decoded_imm_uj[23]
.sym 124509 $abc$60912$n7225
.sym 124510 $auto$alumacc.cc:474:replace_alu$6752.C[23]
.sym 124514 $abc$60912$n5111
.sym 124515 $abc$60912$n7344
.sym 124516 basesoc_uart_phy_tx_bitcount[3]
.sym 124517 $abc$60912$n10154
.sym 124518 basesoc_uart_phy_tx_bitcount[2]
.sym 124519 $abc$60912$n5900
.sym 124520 picorv32.decoded_imm_uj[30]
.sym 124521 $abc$60912$n7408
.sym 124525 picorv32.decoded_imm_uj[5]
.sym 124526 $abc$60912$n7162
.sym 124527 picorv32.decoded_imm_uj[19]
.sym 124528 $abc$60912$n7398
.sym 124529 $abc$60912$n5754_1
.sym 124530 $abc$60912$n5770
.sym 124531 $abc$60912$n5770
.sym 124532 $abc$60912$n4708
.sym 124534 $abc$60912$n7222
.sym 124535 $abc$60912$n7219
.sym 124537 picorv32.reg_next_pc[31]
.sym 124538 $abc$60912$n7207
.sym 124539 $abc$60912$n7216
.sym 124540 picorv32.decoded_imm[14]
.sym 124542 $abc$60912$n6150_1
.sym 124543 picorv32.decoded_imm_uj[28]
.sym 124544 $abc$60912$n6726
.sym 124545 $abc$60912$n7387
.sym 124546 $abc$60912$n5855
.sym 124547 $abc$60912$n4993
.sym 124548 $abc$60912$n5770
.sym 124549 picorv32.decoded_imm[27]
.sym 124550 $auto$alumacc.cc:474:replace_alu$6752.C[24]
.sym 124555 picorv32.decoded_imm_uj[28]
.sym 124556 picorv32.decoded_imm_uj[24]
.sym 124557 picorv32.decoded_imm_uj[29]
.sym 124559 $abc$60912$n7234
.sym 124565 picorv32.decoded_imm_uj[27]
.sym 124567 $abc$60912$n7240
.sym 124568 $abc$60912$n7246
.sym 124569 picorv32.decoded_imm_uj[26]
.sym 124575 picorv32.decoded_imm_uj[25]
.sym 124577 $abc$60912$n7228
.sym 124578 $abc$60912$n7243
.sym 124581 $abc$60912$n7231
.sym 124585 picorv32.decoded_imm_uj[30]
.sym 124586 $abc$60912$n7237
.sym 124587 $auto$alumacc.cc:474:replace_alu$6752.C[25]
.sym 124589 picorv32.decoded_imm_uj[24]
.sym 124590 $abc$60912$n7228
.sym 124591 $auto$alumacc.cc:474:replace_alu$6752.C[24]
.sym 124593 $auto$alumacc.cc:474:replace_alu$6752.C[26]
.sym 124595 picorv32.decoded_imm_uj[25]
.sym 124596 $abc$60912$n7231
.sym 124597 $auto$alumacc.cc:474:replace_alu$6752.C[25]
.sym 124599 $auto$alumacc.cc:474:replace_alu$6752.C[27]
.sym 124601 picorv32.decoded_imm_uj[26]
.sym 124602 $abc$60912$n7234
.sym 124603 $auto$alumacc.cc:474:replace_alu$6752.C[26]
.sym 124605 $auto$alumacc.cc:474:replace_alu$6752.C[28]
.sym 124607 $abc$60912$n7237
.sym 124608 picorv32.decoded_imm_uj[27]
.sym 124609 $auto$alumacc.cc:474:replace_alu$6752.C[27]
.sym 124611 $auto$alumacc.cc:474:replace_alu$6752.C[29]
.sym 124613 $abc$60912$n7240
.sym 124614 picorv32.decoded_imm_uj[28]
.sym 124615 $auto$alumacc.cc:474:replace_alu$6752.C[28]
.sym 124617 $auto$alumacc.cc:474:replace_alu$6752.C[30]
.sym 124619 picorv32.decoded_imm_uj[29]
.sym 124620 $abc$60912$n7243
.sym 124621 $auto$alumacc.cc:474:replace_alu$6752.C[29]
.sym 124623 $nextpnr_ICESTORM_LC_37$I3
.sym 124625 picorv32.decoded_imm_uj[30]
.sym 124626 $abc$60912$n7246
.sym 124627 $auto$alumacc.cc:474:replace_alu$6752.C[30]
.sym 124633 $nextpnr_ICESTORM_LC_37$I3
.sym 124637 picorv32.decoded_imm_uj[22]
.sym 124638 picorv32.cpuregs_wrdata[24]
.sym 124639 $abc$60912$n5855
.sym 124641 $abc$60912$n4893_1
.sym 124642 $abc$60912$n5887_1
.sym 124650 $abc$60912$n9802
.sym 124651 picorv32.reg_pc[12]
.sym 124652 $abc$60912$n4537
.sym 124653 $abc$60912$n7171
.sym 124655 picorv32.decoded_imm[30]
.sym 124657 picorv32.decoded_imm[26]
.sym 124658 picorv32.reg_pc[21]
.sym 124659 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 124661 $abc$60912$n5863_1
.sym 124663 $abc$60912$n6126_1
.sym 124666 $abc$60912$n5769_1
.sym 124668 $abc$60912$n4536
.sym 124669 picorv32.reg_pc[9]
.sym 124670 picorv32.decoded_imm_uj[22]
.sym 124671 picorv32.mem_rdata_q[27]
.sym 124672 $abc$60912$n7237
.sym 124680 $abc$60912$n7403
.sym 124682 $abc$60912$n7335
.sym 124684 $abc$60912$n7396
.sym 124686 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124690 $abc$60912$n5769_1
.sym 124693 $abc$60912$n7332
.sym 124694 $abc$60912$n7339
.sym 124696 $abc$60912$n4752
.sym 124699 $abc$60912$n5754_1
.sym 124703 $abc$60912$n7222
.sym 124708 $abc$60912$n5770
.sym 124714 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124719 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124724 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124731 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124735 $abc$60912$n7335
.sym 124736 $abc$60912$n5770
.sym 124737 $abc$60912$n7222
.sym 124738 $abc$60912$n5754_1
.sym 124741 picorv32.mem_rdata_latched_noshuffle[31]
.sym 124747 $abc$60912$n7396
.sym 124748 $abc$60912$n5770
.sym 124749 $abc$60912$n7332
.sym 124750 $abc$60912$n5769_1
.sym 124753 $abc$60912$n5769_1
.sym 124754 $abc$60912$n7339
.sym 124755 $abc$60912$n5770
.sym 124756 $abc$60912$n7403
.sym 124757 $abc$60912$n4752
.sym 124758 sys_clk_$glb_clk
.sym 124762 $abc$60912$n4708
.sym 124764 $abc$60912$n4993
.sym 124766 $abc$60912$n6150_1
.sym 124776 $abc$60912$n7168
.sym 124777 picorv32.irq_state[0]
.sym 124781 picorv32.reg_pc[5]
.sym 124782 $abc$60912$n7498
.sym 124791 picorv32.decoded_imm_uj[20]
.sym 124792 $abc$60912$n7249
.sym 124801 $abc$60912$n7317
.sym 124806 $abc$60912$n4708
.sym 124820 picorv32.decoded_imm_uj[5]
.sym 124822 picorv32.decoded_imm[14]
.sym 124824 $abc$60912$n5797
.sym 124826 $abc$60912$n7290
.sym 124840 picorv32.decoded_imm[14]
.sym 124847 picorv32.decoded_imm_uj[5]
.sym 124852 $abc$60912$n4708
.sym 124866 $abc$60912$n5797
.sym 124872 $abc$60912$n7317
.sym 124879 $abc$60912$n7290
.sym 124885 spiflash_bus_adr[1]
.sym 124908 picorv32.reg_pc[9]
.sym 124912 $abc$60912$n7290
.sym 124916 $abc$60912$n7317
.sym 124930 $abc$60912$n11455
.sym 124947 picorv32.decoded_imm[15]
.sym 124953 picorv32.mem_rdata_q[27]
.sym 124957 $abc$60912$n11455
.sym 124975 picorv32.decoded_imm[15]
.sym 124988 picorv32.mem_rdata_q[27]
.sym 125014 picorv32.cpuregs_wrdata[6]
.sym 125081 spiflash_clk
.sym 125084 spiflash_cs_n
.sym 125091 spiflash_cs_n
.sym 125103 spiflash_clk
.sym 125106 $abc$60912$n7630
.sym 125107 $PACKER_VCC_NET_$glb_clk
.sym 125112 $abc$60912$n4752
.sym 125118 picorv32.instr_rdinstrh
.sym 125123 picorv32.instr_rdinstrh
.sym 125125 $abc$60912$n11435
.sym 125127 $abc$60912$n5399_1
.sym 125128 picorv32.instr_rdcycle
.sym 125138 picorv32.instr_maskirq
.sym 125165 $PACKER_VCC_NET_$glb_clk
.sym 125166 $abc$60912$n4851
.sym 125170 spiflash_miso
.sym 125171 picorv32.mem_rdata_q[28]
.sym 125175 picorv32.count_instr[0]
.sym 125199 $PACKER_VCC_NET_$glb_clk
.sym 125200 picorv32.count_instr[0]
.sym 125207 spiflash_miso
.sym 125213 picorv32.mem_rdata_q[28]
.sym 125227 $abc$60912$n4851
.sym 125228 sys_clk_$glb_clk
.sym 125229 $abc$60912$n1169_$glb_sr
.sym 125236 $abc$60912$n4851
.sym 125244 $abc$60912$n4549
.sym 125245 $abc$60912$n4547_1
.sym 125246 $abc$60912$n4709_1
.sym 125265 picorv32.mem_rdata_q[28]
.sym 125269 $abc$60912$n4752
.sym 125284 $abc$60912$n765
.sym 125322 $abc$60912$n4846
.sym 125329 picorv32.count_instr[1]
.sym 125341 $abc$60912$n4549
.sym 125342 $abc$60912$n4547_1
.sym 125358 picorv32.count_instr[1]
.sym 125375 $abc$60912$n4547_1
.sym 125381 $abc$60912$n4549
.sym 125390 $abc$60912$n4846
.sym 125391 sys_clk_$glb_clk
.sym 125392 $abc$60912$n1169_$glb_sr
.sym 125397 $abc$60912$n4683
.sym 125404 $abc$60912$n4817
.sym 125420 $abc$60912$n4671_1
.sym 125440 picorv32.count_instr[0]
.sym 125442 $abc$60912$n5255
.sym 125443 picorv32.count_cycle[22]
.sym 125444 picorv32.count_instr[18]
.sym 125445 $abc$60912$n6960_1
.sym 125448 picorv32.count_instr[22]
.sym 125450 $abc$60912$n765
.sym 125455 picorv32.instr_rdinstrh
.sym 125457 picorv32.instr_rdinstr
.sym 125459 picorv32.instr_rdcycle
.sym 125460 picorv32.decoder_trigger
.sym 125463 picorv32.count_cycle[18]
.sym 125467 picorv32.count_cycle[18]
.sym 125468 picorv32.instr_rdinstr
.sym 125469 picorv32.instr_rdcycle
.sym 125470 picorv32.count_instr[18]
.sym 125476 $abc$60912$n6960_1
.sym 125479 $abc$60912$n765
.sym 125480 $abc$60912$n5255
.sym 125482 picorv32.decoder_trigger
.sym 125494 picorv32.instr_rdinstrh
.sym 125497 $abc$60912$n5255
.sym 125498 $abc$60912$n765
.sym 125499 picorv32.decoder_trigger
.sym 125500 picorv32.count_instr[0]
.sym 125509 picorv32.count_instr[22]
.sym 125510 picorv32.instr_rdcycle
.sym 125511 picorv32.instr_rdinstr
.sym 125512 picorv32.count_cycle[22]
.sym 125517 $abc$60912$n4813
.sym 125529 picorv32.count_cycle[22]
.sym 125538 $abc$60912$n5255
.sym 125541 $abc$60912$n4851
.sym 125543 picorv32.mem_rdata_q[28]
.sym 125544 picorv32.decoded_rs2[3]
.sym 125546 picorv32.decoder_trigger
.sym 125547 $abc$60912$n4752
.sym 125550 picorv32.instr_rdcycle
.sym 125551 picorv32.instr_rdinstr
.sym 125567 $abc$60912$n4851
.sym 125577 $abc$60912$n11435
.sym 125586 $abc$60912$n10364
.sym 125588 $abc$60912$n6726
.sym 125592 $abc$60912$n6726
.sym 125602 $abc$60912$n11435
.sym 125608 $abc$60912$n4851
.sym 125616 $abc$60912$n6726
.sym 125628 $abc$60912$n10364
.sym 125640 $abc$60912$n4696
.sym 125641 $abc$60912$n7290
.sym 125649 $abc$60912$n5407
.sym 125650 $abc$60912$n5392
.sym 125659 $abc$60912$n6960_1
.sym 125660 $abc$60912$n4813
.sym 125663 $abc$60912$n7287
.sym 125664 $abc$60912$n765
.sym 125666 spiflash_clk
.sym 125668 $abc$60912$n4817
.sym 125670 $abc$60912$n4851
.sym 125672 $abc$60912$n10364
.sym 125673 $abc$60912$n7405_1
.sym 125674 picorv32.instr_rdinstr
.sym 125680 $abc$60912$n7405_1
.sym 125686 picorv32.instr_maskirq
.sym 125688 $abc$60912$n4817
.sym 125692 $abc$60912$n7287
.sym 125694 picorv32.timer[14]
.sym 125697 picorv32.instr_timer
.sym 125699 picorv32.instr_rdcycleh
.sym 125700 picorv32.irq_mask[14]
.sym 125702 picorv32.instr_rdinstrh
.sym 125704 picorv32.count_instr[40]
.sym 125706 picorv32.count_cycle[59]
.sym 125707 picorv32.count_instr[27]
.sym 125710 picorv32.instr_rdcycle
.sym 125711 picorv32.instr_rdinstr
.sym 125719 picorv32.count_instr[40]
.sym 125720 $abc$60912$n7405_1
.sym 125721 $abc$60912$n7287
.sym 125722 picorv32.instr_rdinstrh
.sym 125731 picorv32.instr_rdcycleh
.sym 125732 picorv32.instr_rdinstr
.sym 125733 picorv32.count_cycle[59]
.sym 125734 picorv32.count_instr[27]
.sym 125737 picorv32.instr_rdinstr
.sym 125738 picorv32.instr_rdcycle
.sym 125740 picorv32.instr_rdcycleh
.sym 125745 $abc$60912$n4817
.sym 125755 picorv32.timer[14]
.sym 125756 picorv32.irq_mask[14]
.sym 125757 picorv32.instr_timer
.sym 125758 picorv32.instr_maskirq
.sym 125762 $abc$60912$n4601
.sym 125763 picorv32.mem_rdata_q[27]
.sym 125764 $abc$60912$n7290
.sym 125765 $abc$60912$n6981_1
.sym 125767 $abc$60912$n6914_1
.sym 125769 $abc$60912$n4764
.sym 125772 $abc$60912$n4570
.sym 125773 picorv32.mem_rdata_q[3]
.sym 125775 $abc$60912$n4696
.sym 125776 $abc$60912$n4553
.sym 125778 $abc$60912$n4709_1
.sym 125782 $abc$60912$n7624
.sym 125784 $abc$60912$n7287
.sym 125787 picorv32.cpuregs_rs1[29]
.sym 125788 picorv32.instr_rdinstrh
.sym 125789 $abc$60912$n6914_1
.sym 125792 picorv32.instr_rdcycleh
.sym 125794 $abc$60912$n4817
.sym 125796 picorv32.instr_rdcycle
.sym 125797 $abc$60912$n5801
.sym 125804 $abc$60912$n7573
.sym 125806 picorv32.instr_maskirq
.sym 125812 $abc$60912$n7513
.sym 125817 $abc$60912$n4554
.sym 125818 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 125820 $abc$60912$n7487_1
.sym 125824 $abc$60912$n765
.sym 125829 picorv32.cpuregs_rs1[17]
.sym 125830 $abc$60912$n4851
.sym 125831 $abc$60912$n5937_1
.sym 125832 picorv32.count_instr[63]
.sym 125834 picorv32.cpu_state[2]
.sym 125837 picorv32.instr_maskirq
.sym 125838 picorv32.cpu_state[2]
.sym 125839 $abc$60912$n765
.sym 125842 picorv32.cpuregs_rs1[17]
.sym 125843 $abc$60912$n7513
.sym 125844 $abc$60912$n4554
.sym 125851 $abc$60912$n5937_1
.sym 125863 $abc$60912$n7487_1
.sym 125867 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 125869 picorv32.count_instr[63]
.sym 125873 $abc$60912$n7573
.sym 125882 $abc$60912$n4851
.sym 125883 sys_clk_$glb_clk
.sym 125884 $abc$60912$n1169_$glb_sr
.sym 125886 $abc$60912$n7640
.sym 125888 picorv32.cpuregs_rs1[25]
.sym 125889 picorv32.instr_retirq
.sym 125890 $abc$60912$n7648
.sym 125891 spiflash_bus_adr[0]
.sym 125892 $abc$60912$n4553
.sym 125895 spiflash_bus_adr[2]
.sym 125896 $abc$60912$n4979
.sym 125897 $abc$60912$n4817
.sym 125906 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 125907 $abc$60912$n7487_1
.sym 125909 $abc$60912$n7290
.sym 125910 $abc$60912$n5937_1
.sym 125911 picorv32.is_sb_sh_sw
.sym 125912 $abc$60912$n4555
.sym 125914 $abc$60912$n4671_1
.sym 125915 picorv32.cpuregs_rs1[28]
.sym 125916 $abc$60912$n6981_1
.sym 125918 $abc$60912$n6939_1
.sym 125919 $abc$60912$n4764
.sym 125926 $abc$60912$n7287
.sym 125927 picorv32.instr_rdinstrh
.sym 125929 picorv32.instr_rdcycleh
.sym 125930 $abc$60912$n7527_1
.sym 125931 picorv32.instr_maskirq
.sym 125935 picorv32.instr_timer
.sym 125936 picorv32.count_instr[50]
.sym 125937 $abc$60912$n4817
.sym 125939 $abc$60912$n7526
.sym 125942 $abc$60912$n7137
.sym 125943 $abc$60912$n5801
.sym 125944 picorv32.irq_mask[29]
.sym 125945 picorv32.timer[29]
.sym 125947 picorv32.cpuregs_rs1[29]
.sym 125948 spiflash_bus_adr[2]
.sym 125950 picorv32.cpuregs_rs1[28]
.sym 125952 picorv32.count_cycle[50]
.sym 125961 $abc$60912$n7137
.sym 125968 spiflash_bus_adr[2]
.sym 125974 picorv32.cpuregs_rs1[29]
.sym 125979 $abc$60912$n5801
.sym 125983 picorv32.instr_timer
.sym 125984 picorv32.timer[29]
.sym 125985 picorv32.irq_mask[29]
.sym 125986 picorv32.instr_maskirq
.sym 125989 picorv32.count_cycle[50]
.sym 125991 picorv32.instr_rdcycleh
.sym 125992 $abc$60912$n7527_1
.sym 125995 $abc$60912$n7287
.sym 125996 picorv32.instr_rdinstrh
.sym 125997 $abc$60912$n7526
.sym 125998 picorv32.count_instr[50]
.sym 126001 picorv32.cpuregs_rs1[28]
.sym 126005 $abc$60912$n4817
.sym 126006 sys_clk_$glb_clk
.sym 126007 $abc$60912$n1169_$glb_sr
.sym 126009 picorv32.cpuregs_rs1[10]
.sym 126010 picorv32.cpuregs_rs1[10]
.sym 126011 picorv32.latched_rd[5]
.sym 126012 spiflash_bus_adr[0]
.sym 126013 $abc$60912$n4813
.sym 126014 $abc$60912$n4931
.sym 126018 picorv32.mem_rdata_q[13]
.sym 126019 picorv32.is_alu_reg_imm
.sym 126023 $abc$60912$n4817
.sym 126032 picorv32.instr_maskirq
.sym 126033 spiflash_bus_adr[2]
.sym 126034 picorv32.instr_rdcycle
.sym 126035 picorv32.decoded_rs2[3]
.sym 126036 spiflash_bus_adr[0]
.sym 126037 picorv32.decoder_trigger
.sym 126038 picorv32.instr_rdinstr
.sym 126039 picorv32.mem_rdata_q[28]
.sym 126041 $abc$60912$n4851
.sym 126042 $abc$60912$n5402_1
.sym 126043 $abc$60912$n4752
.sym 126049 $abc$60912$n5402_1
.sym 126052 picorv32.instr_rdcycle
.sym 126056 $abc$60912$n4671_1
.sym 126058 picorv32.instr_rdinstrh
.sym 126060 picorv32.instr_rdcycleh
.sym 126066 $abc$60912$n5407
.sym 126070 spiflash_bus_adr[2]
.sym 126072 $abc$60912$n5399_1
.sym 126075 $abc$60912$n4553
.sym 126076 $abc$60912$n4754
.sym 126078 $abc$60912$n4719_1
.sym 126079 picorv32.instr_rdinstr
.sym 126085 $abc$60912$n4671_1
.sym 126089 $abc$60912$n5402_1
.sym 126090 $abc$60912$n5407
.sym 126097 $abc$60912$n4553
.sym 126101 $abc$60912$n5402_1
.sym 126102 $abc$60912$n5399_1
.sym 126108 $abc$60912$n4719_1
.sym 126114 spiflash_bus_adr[2]
.sym 126119 $abc$60912$n4553
.sym 126124 picorv32.instr_rdinstr
.sym 126125 picorv32.instr_rdinstrh
.sym 126126 picorv32.instr_rdcycle
.sym 126127 picorv32.instr_rdcycleh
.sym 126128 $abc$60912$n4754
.sym 126129 sys_clk_$glb_clk
.sym 126131 $abc$60912$n7510
.sym 126133 picorv32.irq_pending[22]
.sym 126134 spiflash_bus_adr[7]
.sym 126135 $abc$60912$n6190
.sym 126136 spiflash_bus_adr[0]
.sym 126137 picorv32.irq_pending[4]
.sym 126138 $abc$60912$n4719_1
.sym 126141 $abc$60912$n4498_1
.sym 126142 slave_sel_r[0]
.sym 126143 picorv32.cpuregs_rs1[8]
.sym 126146 $abc$60912$n4813
.sym 126147 picorv32.cpuregs_rs1[17]
.sym 126148 picorv32.count_instr[57]
.sym 126151 $abc$60912$n7005_1
.sym 126152 $abc$60912$n4671_1
.sym 126154 picorv32.cpuregs_rs1[10]
.sym 126156 $abc$60912$n765
.sym 126159 picorv32.cpuregs_rs1[10]
.sym 126160 picorv32.instr_maskirq
.sym 126161 $abc$60912$n4579
.sym 126164 $abc$60912$n7640
.sym 126165 picorv32.mem_rdata_q[6]
.sym 126166 picorv32.instr_rdinstr
.sym 126172 $abc$60912$n4579
.sym 126177 $abc$60912$n7620
.sym 126184 $abc$60912$n6135_1
.sym 126187 picorv32.cpuregs_rs1[28]
.sym 126193 $abc$60912$n7485
.sym 126195 $abc$60912$n2702
.sym 126198 spiflash_bus_adr[2]
.sym 126199 $abc$60912$n4817
.sym 126200 picorv32.cpuregs_rs1[16]
.sym 126208 $abc$60912$n2702
.sym 126213 $abc$60912$n7485
.sym 126219 picorv32.cpuregs_rs1[28]
.sym 126225 $abc$60912$n6135_1
.sym 126232 $abc$60912$n7620
.sym 126235 picorv32.cpuregs_rs1[16]
.sym 126244 spiflash_bus_adr[2]
.sym 126248 $abc$60912$n4579
.sym 126251 $abc$60912$n4817
.sym 126252 sys_clk_$glb_clk
.sym 126253 $abc$60912$n1169_$glb_sr
.sym 126254 $abc$60912$n6190
.sym 126255 $abc$60912$n4599
.sym 126256 $abc$60912$n4686_1
.sym 126257 picorv32.irq_delay
.sym 126259 $abc$60912$n4637
.sym 126260 picorv32.irq_mask[27]
.sym 126261 picorv32.irq_pending[22]
.sym 126264 picorv32.instr_lui
.sym 126265 $abc$60912$n5381_1
.sym 126266 $abc$60912$n2702
.sym 126271 $abc$60912$n4719_1
.sym 126274 picorv32.irq_mask[1]
.sym 126278 picorv32.instr_slt
.sym 126279 $abc$60912$n7485
.sym 126280 picorv32.irq_pending[4]
.sym 126281 $abc$60912$n2702
.sym 126282 picorv32.cpuregs_rs1[23]
.sym 126284 $abc$60912$n4570
.sym 126285 $abc$60912$n5801
.sym 126287 $abc$60912$n11461
.sym 126288 picorv32.instr_rdcycle
.sym 126289 $abc$60912$n5380
.sym 126297 $abc$60912$n4571
.sym 126299 $abc$60912$n5403_1
.sym 126301 $abc$60912$n5385_1
.sym 126303 picorv32.irq_active
.sym 126306 $abc$60912$n4754
.sym 126308 $abc$60912$n5409_1
.sym 126309 $abc$60912$n4572
.sym 126310 $abc$60912$n5406_1
.sym 126313 picorv32.mem_rdata_q[26]
.sym 126314 $abc$60912$n5399_1
.sym 126316 $abc$60912$n5407
.sym 126318 $abc$60912$n8220
.sym 126322 picorv32.irq_delay
.sym 126323 $abc$60912$n5392
.sym 126325 picorv32.mem_rdata_q[27]
.sym 126326 picorv32.decoder_trigger
.sym 126328 picorv32.mem_rdata_q[26]
.sym 126329 picorv32.mem_rdata_q[27]
.sym 126330 $abc$60912$n5385_1
.sym 126334 $abc$60912$n5399_1
.sym 126335 $abc$60912$n5409_1
.sym 126337 $abc$60912$n5403_1
.sym 126340 picorv32.decoder_trigger
.sym 126341 picorv32.irq_active
.sym 126342 picorv32.irq_delay
.sym 126343 $abc$60912$n4572
.sym 126346 $abc$60912$n5407
.sym 126347 $abc$60912$n5403_1
.sym 126349 $abc$60912$n5409_1
.sym 126355 $abc$60912$n5392
.sym 126359 $abc$60912$n5406_1
.sym 126361 $abc$60912$n5403_1
.sym 126364 picorv32.mem_rdata_q[26]
.sym 126366 $abc$60912$n5385_1
.sym 126367 picorv32.mem_rdata_q[27]
.sym 126370 $abc$60912$n8220
.sym 126373 $abc$60912$n4571
.sym 126374 $abc$60912$n4754
.sym 126375 sys_clk_$glb_clk
.sym 126378 $abc$60912$n7408_1
.sym 126379 picorv32.irq_pending[1]
.sym 126381 picorv32.reg_pc[0]
.sym 126382 $abc$60912$n4598
.sym 126383 $abc$60912$n9088
.sym 126384 picorv32.reg_op1[22]
.sym 126385 spiflash_bus_dat_w[6]
.sym 126387 picorv32.is_sb_sh_sw
.sym 126388 $abc$60912$n11435
.sym 126389 picorv32.instr_maskirq
.sym 126393 $abc$60912$n7487_1
.sym 126395 $abc$60912$n4599
.sym 126397 $abc$60912$n4570
.sym 126401 $abc$60912$n7670
.sym 126402 picorv32.is_sb_sh_sw
.sym 126403 $abc$60912$n4510
.sym 126405 $abc$60912$n11453
.sym 126406 $abc$60912$n4511_1
.sym 126407 $abc$60912$n4637
.sym 126409 picorv32.irq_mask[27]
.sym 126410 $abc$60912$n5937_1
.sym 126411 $abc$60912$n6939_1
.sym 126412 $abc$60912$n4570
.sym 126418 picorv32.cpu_state[2]
.sym 126420 $abc$60912$n4819
.sym 126423 picorv32.irq_state[0]
.sym 126425 $abc$60912$n5404
.sym 126429 $abc$60912$n5031
.sym 126430 picorv32.cpu_state[1]
.sym 126431 $abc$60912$n765
.sym 126434 picorv32.irq_active
.sym 126437 $abc$60912$n5392
.sym 126438 $abc$60912$n5386
.sym 126439 picorv32.mem_rdata_q[24]
.sym 126444 picorv32.instr_and
.sym 126445 picorv32.mem_rdata_q[25]
.sym 126446 $abc$60912$n5381_1
.sym 126448 picorv32.mem_rdata_q[27]
.sym 126449 picorv32.mem_rdata_q[26]
.sym 126451 picorv32.irq_active
.sym 126452 picorv32.irq_state[0]
.sym 126453 $abc$60912$n5031
.sym 126454 picorv32.cpu_state[1]
.sym 126458 picorv32.cpu_state[2]
.sym 126459 picorv32.cpu_state[1]
.sym 126460 $abc$60912$n765
.sym 126464 picorv32.instr_and
.sym 126469 picorv32.mem_rdata_q[27]
.sym 126470 picorv32.mem_rdata_q[25]
.sym 126471 $abc$60912$n5381_1
.sym 126472 picorv32.mem_rdata_q[26]
.sym 126476 $abc$60912$n5404
.sym 126478 $abc$60912$n5392
.sym 126481 picorv32.mem_rdata_q[27]
.sym 126482 picorv32.mem_rdata_q[26]
.sym 126483 picorv32.mem_rdata_q[24]
.sym 126484 picorv32.mem_rdata_q[25]
.sym 126487 picorv32.mem_rdata_q[25]
.sym 126488 $abc$60912$n5381_1
.sym 126489 $abc$60912$n5386
.sym 126493 picorv32.mem_rdata_q[24]
.sym 126494 picorv32.mem_rdata_q[26]
.sym 126495 picorv32.mem_rdata_q[27]
.sym 126496 picorv32.mem_rdata_q[25]
.sym 126497 $abc$60912$n4819
.sym 126498 sys_clk_$glb_clk
.sym 126499 $abc$60912$n1169_$glb_sr
.sym 126500 $abc$60912$n11453
.sym 126501 picorv32.decoded_imm[0]
.sym 126502 picorv32.reg_op1[22]
.sym 126503 picorv32.pcpi_mul.pcpi_insn[0]
.sym 126504 picorv32.pcpi_mul.pcpi_insn[1]
.sym 126505 picorv32.pcpi_mul.pcpi_insn[4]
.sym 126506 $abc$60912$n4513
.sym 126507 $abc$60912$n4510
.sym 126511 $abc$60912$n5399_1
.sym 126512 $abc$60912$n5421_1
.sym 126516 $abc$60912$n4819
.sym 126518 picorv32.instr_and
.sym 126520 $abc$60912$n7408_1
.sym 126524 $abc$60912$n5386
.sym 126526 picorv32.cpuregs_rs1[23]
.sym 126527 $abc$60912$n5405_1
.sym 126528 $abc$60912$n5400_1
.sym 126530 picorv32.reg_pc[0]
.sym 126531 picorv32.mem_rdata_q[28]
.sym 126533 spiflash_bus_adr[2]
.sym 126534 picorv32.decoded_rs2[3]
.sym 126535 $abc$60912$n4686_1
.sym 126543 $abc$60912$n5405_1
.sym 126544 $abc$60912$n5421_1
.sym 126545 picorv32.pcpi_mul.pcpi_insn[2]
.sym 126549 picorv32.pcpi_mul.pcpi_insn[6]
.sym 126550 picorv32.pcpi_mul.pcpi_insn[3]
.sym 126552 $abc$60912$n4754
.sym 126554 picorv32.mem_rdata_q[25]
.sym 126555 picorv32.pcpi_mul.pcpi_insn[25]
.sym 126557 picorv32.mem_rdata_q[6]
.sym 126559 $abc$60912$n5380
.sym 126560 picorv32.mem_rdata_q[3]
.sym 126562 picorv32.mem_rdata_q[14]
.sym 126565 picorv32.mem_rdata_q[2]
.sym 126568 picorv32.mem_rdata_q[12]
.sym 126570 picorv32.is_alu_reg_imm
.sym 126571 picorv32.mem_rdata_q[13]
.sym 126574 picorv32.mem_rdata_q[6]
.sym 126582 picorv32.mem_rdata_q[3]
.sym 126586 picorv32.pcpi_mul.pcpi_insn[3]
.sym 126587 picorv32.pcpi_mul.pcpi_insn[6]
.sym 126588 picorv32.pcpi_mul.pcpi_insn[2]
.sym 126589 picorv32.pcpi_mul.pcpi_insn[25]
.sym 126592 picorv32.mem_rdata_q[13]
.sym 126593 picorv32.mem_rdata_q[12]
.sym 126594 picorv32.mem_rdata_q[14]
.sym 126601 picorv32.mem_rdata_q[2]
.sym 126604 $abc$60912$n5421_1
.sym 126605 $abc$60912$n5380
.sym 126607 picorv32.is_alu_reg_imm
.sym 126612 picorv32.mem_rdata_q[25]
.sym 126616 picorv32.mem_rdata_q[13]
.sym 126617 $abc$60912$n5405_1
.sym 126618 picorv32.mem_rdata_q[14]
.sym 126619 picorv32.mem_rdata_q[12]
.sym 126620 $abc$60912$n4754
.sym 126621 sys_clk_$glb_clk
.sym 126623 picorv32.mem_rdata_q[2]
.sym 126624 $abc$60912$n4604
.sym 126625 $abc$60912$n4511_1
.sym 126626 picorv32.mem_rdata_q[1]
.sym 126627 picorv32.instr_lw
.sym 126628 picorv32.is_lbu_lhu_lw
.sym 126629 $abc$60912$n11462
.sym 126630 picorv32.mem_rdata_q[0]
.sym 126634 $abc$60912$n11451
.sym 126635 picorv32.instr_retirq
.sym 126638 $abc$60912$n4754
.sym 126641 slave_sel_r[0]
.sym 126644 picorv32.decoded_imm[0]
.sym 126647 picorv32.cpuregs_wrdata[12]
.sym 126648 picorv32.reg_out[1]
.sym 126649 picorv32.mem_rdata_q[6]
.sym 126650 picorv32.pcpi_mul.pcpi_insn[5]
.sym 126651 picorv32.decoded_imm[0]
.sym 126652 picorv32.irq_pending[1]
.sym 126653 picorv32.mem_rdata_q[6]
.sym 126654 picorv32.reg_out[1]
.sym 126655 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 126656 picorv32.mem_rdata_q[5]
.sym 126657 $abc$60912$n765
.sym 126658 $abc$60912$n4604
.sym 126666 $abc$60912$n5400_1
.sym 126667 $abc$60912$n5421_1
.sym 126669 picorv32.instr_lh
.sym 126670 picorv32.mem_rdata_q[12]
.sym 126673 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126675 $abc$60912$n4754
.sym 126678 picorv32.mem_rdata_q[12]
.sym 126679 picorv32.mem_rdata_q[26]
.sym 126684 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126685 picorv32.mem_rdata_q[13]
.sym 126686 picorv32.is_sb_sh_sw
.sym 126688 picorv32.mem_rdata_q[14]
.sym 126690 $abc$60912$n5379_1
.sym 126691 picorv32.instr_lhu
.sym 126693 picorv32.mem_rdata_q[13]
.sym 126697 picorv32.instr_lhu
.sym 126698 picorv32.instr_lh
.sym 126704 $abc$60912$n5400_1
.sym 126706 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126709 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126710 picorv32.mem_rdata_q[13]
.sym 126711 picorv32.mem_rdata_q[12]
.sym 126712 picorv32.mem_rdata_q[14]
.sym 126715 $abc$60912$n5379_1
.sym 126716 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126721 picorv32.is_sb_sh_sw
.sym 126722 picorv32.mem_rdata_q[12]
.sym 126723 picorv32.mem_rdata_q[13]
.sym 126724 picorv32.mem_rdata_q[14]
.sym 126729 $abc$60912$n5421_1
.sym 126730 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126733 picorv32.mem_rdata_q[26]
.sym 126739 picorv32.mem_rdata_q[13]
.sym 126740 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126741 picorv32.mem_rdata_q[14]
.sym 126742 picorv32.mem_rdata_q[12]
.sym 126743 $abc$60912$n4754
.sym 126744 sys_clk_$glb_clk
.sym 126746 $abc$60912$n5387_1
.sym 126747 $abc$60912$n4549
.sym 126748 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 126749 $abc$60912$n4695_1
.sym 126750 picorv32.is_lbu_lhu_lw
.sym 126751 spiflash_bus_adr[0]
.sym 126752 $abc$60912$n4753
.sym 126753 $abc$60912$n5395
.sym 126756 $abc$60912$n4549
.sym 126757 picorv32.mem_rdata_q[18]
.sym 126758 $abc$60912$n4696
.sym 126760 picorv32.mem_rdata_q[25]
.sym 126761 $abc$60912$n5376
.sym 126763 $abc$60912$n5033_1
.sym 126764 picorv32.mem_rdata_latched_noshuffle[1]
.sym 126769 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126770 $abc$60912$n5354
.sym 126771 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126772 $abc$60912$n5393_1
.sym 126773 picorv32.cpuregs_rs1[23]
.sym 126774 $abc$60912$n11461
.sym 126775 picorv32.mem_rdata_q[12]
.sym 126776 $abc$60912$n5376
.sym 126779 $abc$60912$n4604
.sym 126780 picorv32.mem_rdata_latched_noshuffle[2]
.sym 126788 picorv32.mem_rdata_q[12]
.sym 126789 $abc$60912$n4716
.sym 126790 $abc$60912$n5413
.sym 126791 picorv32.instr_xori
.sym 126793 $abc$60912$n4754
.sym 126794 picorv32.mem_rdata_q[13]
.sym 126795 picorv32.mem_rdata_q[2]
.sym 126796 $abc$60912$n5379_1
.sym 126797 $abc$60912$n5377_1
.sym 126798 $abc$60912$n4540
.sym 126799 picorv32.is_alu_reg_imm
.sym 126800 picorv32.mem_rdata_q[14]
.sym 126801 picorv32.instr_xor
.sym 126802 picorv32.mem_rdata_q[13]
.sym 126805 $abc$60912$n4755
.sym 126810 $abc$60912$n4723
.sym 126811 $abc$60912$n5387_1
.sym 126813 picorv32.mem_rdata_q[6]
.sym 126816 picorv32.mem_rdata_q[5]
.sym 126817 $abc$60912$n765
.sym 126818 picorv32.mem_rdata_q[3]
.sym 126820 picorv32.mem_rdata_q[5]
.sym 126821 $abc$60912$n5387_1
.sym 126822 picorv32.mem_rdata_q[3]
.sym 126823 picorv32.mem_rdata_q[6]
.sym 126826 $abc$60912$n4723
.sym 126827 $abc$60912$n4540
.sym 126828 picorv32.mem_rdata_q[2]
.sym 126829 $abc$60912$n4716
.sym 126833 picorv32.mem_rdata_q[12]
.sym 126834 picorv32.mem_rdata_q[14]
.sym 126835 picorv32.mem_rdata_q[13]
.sym 126839 picorv32.instr_xori
.sym 126840 picorv32.instr_xor
.sym 126844 picorv32.mem_rdata_q[13]
.sym 126845 picorv32.mem_rdata_q[12]
.sym 126846 picorv32.mem_rdata_q[14]
.sym 126847 picorv32.is_alu_reg_imm
.sym 126852 $abc$60912$n765
.sym 126853 $abc$60912$n4754
.sym 126856 picorv32.mem_rdata_q[14]
.sym 126857 picorv32.mem_rdata_q[12]
.sym 126858 picorv32.mem_rdata_q[13]
.sym 126859 $abc$60912$n5413
.sym 126863 $abc$60912$n5379_1
.sym 126864 $abc$60912$n5377_1
.sym 126866 $abc$60912$n4755
.sym 126867 sys_clk_$glb_clk
.sym 126868 $abc$60912$n1169_$glb_sr
.sym 126869 $abc$60912$n5351
.sym 126870 picorv32.pcpi_mul.pcpi_insn[5]
.sym 126871 $abc$60912$n4753
.sym 126872 $abc$60912$n5345
.sym 126873 picorv32.pcpi_mul.pcpi_insn[27]
.sym 126874 picorv32.pcpi_mul.pcpi_insn[29]
.sym 126875 $abc$60912$n5354
.sym 126876 $abc$60912$n5349
.sym 126879 picorv32.mem_rdata_latched_noshuffle[18]
.sym 126880 $abc$60912$n5752_1
.sym 126882 picorv32.mem_rdata_q[12]
.sym 126883 $abc$60912$n4716
.sym 126884 picorv32.mem_rdata_latched_noshuffle[1]
.sym 126886 $abc$60912$n4608
.sym 126887 $abc$60912$n5400_1
.sym 126889 $abc$60912$n4549
.sym 126890 picorv32.mem_rdata_q[13]
.sym 126891 $abc$60912$n4939
.sym 126892 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 126893 $abc$60912$n4598
.sym 126894 picorv32.instr_jalr
.sym 126895 $abc$60912$n4695_1
.sym 126896 $abc$60912$n6939_1
.sym 126897 $abc$60912$n5395
.sym 126898 $abc$60912$n4512
.sym 126899 picorv32.is_sb_sh_sw
.sym 126900 $abc$60912$n4755
.sym 126901 picorv32.decoded_imm[0]
.sym 126902 $abc$60912$n11454
.sym 126903 $abc$60912$n5395
.sym 126904 $abc$60912$n4570
.sym 126910 picorv32.mem_rdata_q[14]
.sym 126916 picorv32.instr_jalr
.sym 126918 $abc$60912$n5347
.sym 126920 $abc$60912$n4663
.sym 126922 picorv32.is_alu_reg_imm
.sym 126924 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126926 $abc$60912$n5351
.sym 126927 picorv32.mem_rdata_q[13]
.sym 126928 $abc$60912$n4752
.sym 126929 $abc$60912$n5345
.sym 126930 picorv32.mem_rdata_latched_noshuffle[5]
.sym 126933 $abc$60912$n5349
.sym 126934 picorv32.mem_rdata_latched_noshuffle[6]
.sym 126935 picorv32.mem_rdata_q[12]
.sym 126936 picorv32.mem_rdata_latched_noshuffle[4]
.sym 126943 picorv32.mem_rdata_latched_noshuffle[5]
.sym 126944 picorv32.mem_rdata_latched_noshuffle[6]
.sym 126946 picorv32.mem_rdata_latched_noshuffle[4]
.sym 126950 picorv32.mem_rdata_q[14]
.sym 126951 picorv32.mem_rdata_q[13]
.sym 126952 picorv32.mem_rdata_q[12]
.sym 126956 picorv32.mem_rdata_latched_noshuffle[6]
.sym 126957 picorv32.mem_rdata_latched_noshuffle[5]
.sym 126958 picorv32.mem_rdata_latched_noshuffle[4]
.sym 126961 $abc$60912$n5345
.sym 126963 $abc$60912$n5347
.sym 126968 $abc$60912$n5345
.sym 126970 $abc$60912$n5349
.sym 126973 picorv32.is_alu_reg_imm
.sym 126974 picorv32.instr_jalr
.sym 126975 picorv32.is_lb_lh_lw_lbu_lhu
.sym 126980 $abc$60912$n4663
.sym 126982 $abc$60912$n5345
.sym 126985 picorv32.mem_rdata_latched_noshuffle[6]
.sym 126986 $abc$60912$n5351
.sym 126987 $abc$60912$n5345
.sym 126989 $abc$60912$n4752
.sym 126990 sys_clk_$glb_clk
.sym 126992 $abc$60912$n5346_1
.sym 126993 $abc$60912$n5357
.sym 126994 picorv32.latched_stalu
.sym 126995 $abc$60912$n4498_1
.sym 126996 picorv32.instr_jal
.sym 126997 picorv32.decoded_imm_uj[15]
.sym 126998 picorv32.pcpi_mul.pcpi_insn[29]
.sym 126999 $abc$60912$n4799
.sym 127002 $abc$60912$n1667
.sym 127003 picorv32.reg_pc[11]
.sym 127005 $abc$60912$n6726
.sym 127006 picorv32.mem_rdata_q[29]
.sym 127007 $abc$60912$n4549
.sym 127008 $abc$60912$n6726
.sym 127010 $abc$60912$n4498_1
.sym 127012 picorv32.cpuregs_wrdata[15]
.sym 127015 picorv32.instr_and
.sym 127016 $abc$60912$n5778_1
.sym 127017 picorv32.instr_jal
.sym 127018 picorv32.cpuregs_rs1[23]
.sym 127019 $abc$60912$n5405_1
.sym 127020 picorv32.mem_rdata_latched_noshuffle[8]
.sym 127021 $abc$60912$n11450
.sym 127022 $abc$60912$n4693_1
.sym 127023 picorv32.mem_rdata_q[28]
.sym 127024 $abc$60912$n5354
.sym 127025 picorv32.decoded_rs2[3]
.sym 127026 picorv32.reg_pc[0]
.sym 127027 $abc$60912$n4752
.sym 127033 picorv32.mem_rdata_q[3]
.sym 127035 $abc$60912$n4663
.sym 127037 picorv32.instr_auipc
.sym 127038 $abc$60912$n4733
.sym 127041 $abc$60912$n5347
.sym 127043 picorv32.mem_rdata_latched_noshuffle[3]
.sym 127044 $abc$60912$n5393_1
.sym 127045 $abc$60912$n5394_1
.sym 127046 picorv32.mem_rdata_latched_noshuffle[8]
.sym 127047 $abc$60912$n4726_1
.sym 127048 $abc$60912$n5349
.sym 127050 $abc$60912$n5354
.sym 127051 $abc$60912$n4752
.sym 127052 picorv32.mem_rdata_latched_noshuffle[2]
.sym 127053 $abc$60912$n5450
.sym 127054 picorv32.instr_lui
.sym 127055 $abc$60912$n4695_1
.sym 127057 $abc$60912$n5395
.sym 127058 $abc$60912$n5357
.sym 127061 picorv32.instr_jal
.sym 127062 $abc$60912$n4540
.sym 127063 picorv32.mem_rdata_latched_noshuffle[14]
.sym 127066 $abc$60912$n5393_1
.sym 127067 $abc$60912$n5395
.sym 127069 $abc$60912$n5394_1
.sym 127073 picorv32.mem_rdata_latched_noshuffle[8]
.sym 127078 picorv32.mem_rdata_q[3]
.sym 127079 $abc$60912$n4726_1
.sym 127080 $abc$60912$n4540
.sym 127081 $abc$60912$n4733
.sym 127084 picorv32.instr_jal
.sym 127085 picorv32.instr_auipc
.sym 127086 picorv32.instr_lui
.sym 127090 $abc$60912$n5349
.sym 127092 $abc$60912$n5357
.sym 127097 $abc$60912$n5357
.sym 127098 $abc$60912$n5347
.sym 127102 $abc$60912$n5450
.sym 127103 $abc$60912$n5354
.sym 127104 $abc$60912$n5357
.sym 127105 picorv32.mem_rdata_latched_noshuffle[14]
.sym 127108 picorv32.mem_rdata_latched_noshuffle[2]
.sym 127109 $abc$60912$n4663
.sym 127110 picorv32.mem_rdata_latched_noshuffle[3]
.sym 127111 $abc$60912$n4695_1
.sym 127112 $abc$60912$n4752
.sym 127113 sys_clk_$glb_clk
.sym 127115 picorv32.pcpi_mul.pcpi_insn[30]
.sym 127116 $abc$60912$n4979
.sym 127117 $abc$60912$n4512
.sym 127118 picorv32.mem_rdata_latched_noshuffle[27]
.sym 127119 $abc$60912$n4686_1
.sym 127120 $abc$60912$n4799
.sym 127121 picorv32.latched_stalu
.sym 127122 picorv32.pcpi_mul.pcpi_insn[31]
.sym 127125 $abc$60912$n5407
.sym 127126 $abc$60912$n4826_1
.sym 127127 $abc$60912$n9830
.sym 127129 picorv32.instr_lui
.sym 127131 $abc$60912$n4979
.sym 127132 $abc$60912$n4799
.sym 127133 picorv32.decoded_imm[0]
.sym 127134 $abc$60912$n6135_1
.sym 127135 $abc$60912$n4979
.sym 127137 picorv32.instr_auipc
.sym 127138 picorv32.latched_stalu
.sym 127139 picorv32.cpuregs_wrdata[12]
.sym 127140 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127141 $abc$60912$n7380_1
.sym 127142 picorv32.reg_out[1]
.sym 127143 picorv32.instr_jal
.sym 127144 picorv32.instr_auipc
.sym 127145 picorv32.decoded_imm_uj[15]
.sym 127146 $abc$60912$n4604
.sym 127147 picorv32.decoded_imm[0]
.sym 127148 picorv32.reg_out[1]
.sym 127149 picorv32.mem_rdata_q[30]
.sym 127150 $abc$60912$n4754
.sym 127157 picorv32.mem_rdata_q[27]
.sym 127158 picorv32.mem_rdata_q[25]
.sym 127159 picorv32.mem_rdata_q[26]
.sym 127160 $abc$60912$n4733
.sym 127161 picorv32.mem_rdata_q[29]
.sym 127165 $abc$60912$n5399_1
.sym 127166 picorv32.mem_rdata_latched_noshuffle[3]
.sym 127170 picorv32.mem_rdata_latched_noshuffle[30]
.sym 127171 $abc$60912$n5400_1
.sym 127174 $abc$60912$n5378_1
.sym 127177 $abc$60912$n5398
.sym 127180 picorv32.mem_rdata_q[31]
.sym 127181 picorv32.mem_rdata_q[30]
.sym 127182 $abc$60912$n5397_1
.sym 127183 picorv32.mem_rdata_q[28]
.sym 127192 picorv32.mem_rdata_latched_noshuffle[3]
.sym 127195 picorv32.mem_rdata_latched_noshuffle[30]
.sym 127201 picorv32.mem_rdata_q[28]
.sym 127202 picorv32.mem_rdata_q[27]
.sym 127203 picorv32.mem_rdata_q[25]
.sym 127204 picorv32.mem_rdata_q[26]
.sym 127207 $abc$60912$n5397_1
.sym 127208 $abc$60912$n5399_1
.sym 127209 $abc$60912$n5398
.sym 127210 $abc$60912$n5400_1
.sym 127213 picorv32.mem_rdata_q[30]
.sym 127214 picorv32.mem_rdata_q[31]
.sym 127215 picorv32.mem_rdata_q[28]
.sym 127216 picorv32.mem_rdata_q[29]
.sym 127222 $abc$60912$n4733
.sym 127225 picorv32.mem_rdata_q[30]
.sym 127226 picorv32.mem_rdata_q[31]
.sym 127227 $abc$60912$n5378_1
.sym 127228 picorv32.mem_rdata_q[29]
.sym 127231 picorv32.mem_rdata_q[29]
.sym 127232 picorv32.mem_rdata_q[30]
.sym 127233 picorv32.mem_rdata_q[31]
.sym 127234 picorv32.mem_rdata_q[28]
.sym 127236 sys_clk_$glb_clk
.sym 127238 picorv32.mem_rdata_q[31]
.sym 127240 picorv32.cpuregs_rs1[25]
.sym 127241 picorv32.decoded_imm[14]
.sym 127242 picorv32.decoded_rs2[3]
.sym 127243 picorv32.decoded_rd[2]
.sym 127244 picorv32.cpuregs_wrdata[12]
.sym 127245 $abc$60912$n7380_1
.sym 127248 $abc$60912$n4570
.sym 127249 $abc$60912$n4532
.sym 127250 picorv32.mem_rdata_q[3]
.sym 127253 picorv32.mem_rdata_latched_noshuffle[27]
.sym 127254 picorv32.mem_rdata_latched_noshuffle[26]
.sym 127255 picorv32.cpu_state[2]
.sym 127257 picorv32.mem_rdata_q[29]
.sym 127258 $abc$60912$n4799
.sym 127259 picorv32.mem_rdata_latched_noshuffle[24]
.sym 127260 $abc$60912$n5968_1
.sym 127261 $abc$60912$n5399_1
.sym 127262 picorv32.mem_rdata_q[12]
.sym 127263 $abc$60912$n5398
.sym 127264 $abc$60912$n5393_1
.sym 127265 picorv32.decoded_rd[2]
.sym 127266 picorv32.latched_rd[4]
.sym 127267 picorv32.mem_rdata_q[20]
.sym 127268 spiflash_counter[1]
.sym 127269 picorv32.cpuregs_rs1[23]
.sym 127270 $abc$60912$n11461
.sym 127271 picorv32.instr_jal
.sym 127272 picorv32.mem_rdata_q[20]
.sym 127273 picorv32.reg_pc[11]
.sym 127280 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127285 picorv32.mem_rdata_latched_noshuffle[13]
.sym 127286 picorv32.mem_rdata_latched_noshuffle[11]
.sym 127288 picorv32.mem_rdata_latched_noshuffle[9]
.sym 127290 picorv32.is_sb_sh_sw
.sym 127293 $abc$60912$n4540
.sym 127295 picorv32.mem_rdata_q[31]
.sym 127297 $abc$60912$n6108_1
.sym 127302 picorv32.mem_rdata_q[8]
.sym 127305 picorv32.mem_rdata_latched_noshuffle[8]
.sym 127306 picorv32.mem_rdata_latched_noshuffle[12]
.sym 127312 picorv32.mem_rdata_q[31]
.sym 127313 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127314 picorv32.is_sb_sh_sw
.sym 127319 picorv32.mem_rdata_latched_noshuffle[13]
.sym 127325 picorv32.mem_rdata_q[8]
.sym 127326 $abc$60912$n6108_1
.sym 127327 $abc$60912$n4540
.sym 127330 picorv32.mem_rdata_latched_noshuffle[11]
.sym 127338 picorv32.mem_rdata_latched_noshuffle[12]
.sym 127343 picorv32.mem_rdata_latched_noshuffle[9]
.sym 127348 picorv32.mem_rdata_latched_noshuffle[12]
.sym 127350 picorv32.mem_rdata_latched_noshuffle[13]
.sym 127354 picorv32.mem_rdata_latched_noshuffle[8]
.sym 127359 sys_clk_$glb_clk
.sym 127363 $abc$60912$n5907
.sym 127364 $abc$60912$n5909
.sym 127365 $abc$60912$n5911
.sym 127366 $abc$60912$n5913
.sym 127367 $abc$60912$n5915
.sym 127368 $auto$alumacc.cc:474:replace_alu$6719.C[7]
.sym 127371 spiflash_bus_adr[2]
.sym 127372 picorv32.mem_rdata_latched_noshuffle[31]
.sym 127373 $abc$60912$n4979
.sym 127374 picorv32.mem_rdata_q[31]
.sym 127375 $abc$60912$n4599
.sym 127376 $abc$60912$n7380_1
.sym 127377 $abc$60912$n4599
.sym 127379 $abc$60912$n4979
.sym 127380 picorv32.decoded_rs2[3]
.sym 127381 picorv32.mem_rdata_latched_noshuffle[13]
.sym 127383 $abc$60912$n7137
.sym 127384 $abc$60912$n4608
.sym 127385 picorv32.decoded_imm[0]
.sym 127386 spiflash_counter[4]
.sym 127387 $abc$60912$n9802
.sym 127388 $abc$60912$n5913
.sym 127389 picorv32.cpuregs_wrdata[12]
.sym 127390 $abc$60912$n5754_1
.sym 127391 $abc$60912$n9806
.sym 127392 $auto$alumacc.cc:474:replace_alu$6719.C[7]
.sym 127393 $abc$60912$n9802
.sym 127394 $abc$60912$n11454
.sym 127395 $abc$60912$n4470
.sym 127396 spiflash_counter[5]
.sym 127403 picorv32.mem_rdata_q[24]
.sym 127404 $abc$60912$n4754
.sym 127406 $abc$60912$n4956
.sym 127407 picorv32.mem_rdata_q[9]
.sym 127408 picorv32.is_sb_sh_sw
.sym 127409 picorv32.mem_rdata_q[8]
.sym 127410 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127413 picorv32.mem_rdata_q[11]
.sym 127415 picorv32.mem_rdata_q[20]
.sym 127417 picorv32.mem_rdata_q[10]
.sym 127420 $abc$60912$n4498_1
.sym 127426 $abc$60912$n4967
.sym 127428 $abc$60912$n4498_1
.sym 127429 picorv32.mem_rdata_q[7]
.sym 127435 picorv32.mem_rdata_q[11]
.sym 127437 picorv32.is_sb_sh_sw
.sym 127438 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127441 picorv32.mem_rdata_q[24]
.sym 127442 picorv32.mem_rdata_q[7]
.sym 127448 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127449 picorv32.is_sb_sh_sw
.sym 127450 picorv32.mem_rdata_q[9]
.sym 127453 $abc$60912$n4967
.sym 127455 picorv32.mem_rdata_q[24]
.sym 127456 $abc$60912$n4498_1
.sym 127459 $abc$60912$n4956
.sym 127461 picorv32.mem_rdata_q[20]
.sym 127462 $abc$60912$n4498_1
.sym 127468 picorv32.mem_rdata_q[20]
.sym 127471 picorv32.mem_rdata_q[10]
.sym 127472 picorv32.mem_rdata_q[9]
.sym 127473 picorv32.mem_rdata_q[11]
.sym 127474 picorv32.mem_rdata_q[8]
.sym 127477 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127478 picorv32.is_sb_sh_sw
.sym 127479 picorv32.mem_rdata_q[8]
.sym 127481 $abc$60912$n4754
.sym 127482 sys_clk_$glb_clk
.sym 127484 spiflash_counter[6]
.sym 127485 spiflash_counter[2]
.sym 127486 spiflash_counter[3]
.sym 127487 $abc$60912$n4470
.sym 127488 $abc$60912$n5645_1
.sym 127489 $abc$60912$n4518_1
.sym 127490 spiflash_counter[0]
.sym 127491 $abc$60912$n5903
.sym 127494 picorv32.cpuregs_wrdata[24]
.sym 127495 $PACKER_GND_NET
.sym 127496 $abc$60912$n5805
.sym 127499 picorv32.cpuregs_rs1[16]
.sym 127500 picorv32.decoded_imm[0]
.sym 127503 $abc$60912$n11444
.sym 127504 picorv32.cpuregs_wrdata[26]
.sym 127506 $abc$60912$n901
.sym 127507 $abc$60912$n6726
.sym 127508 $abc$60912$n135
.sym 127509 picorv32.mem_rdata_q[23]
.sym 127510 picorv32.cpuregs_rs1[23]
.sym 127511 $abc$60912$n6981_1
.sym 127512 $abc$60912$n5911
.sym 127513 picorv32.mem_rdata_q[22]
.sym 127514 $abc$60912$n7554_1
.sym 127515 picorv32.mem_rdata_q[31]
.sym 127516 $abc$60912$n6981_1
.sym 127517 $abc$60912$n11450
.sym 127518 picorv32.cpuregs_wrdata[27]
.sym 127519 picorv32.reg_next_pc[4]
.sym 127526 picorv32.mem_rdata_q[17]
.sym 127528 picorv32.mem_rdata_q[19]
.sym 127529 picorv32.mem_rdata_q[18]
.sym 127531 picorv32.mem_rdata_latched_noshuffle[19]
.sym 127532 picorv32.mem_rdata_q[10]
.sym 127533 picorv32.instr_auipc
.sym 127534 $abc$60912$n6126_1
.sym 127536 picorv32.mem_rdata_q[3]
.sym 127538 picorv32.is_sb_sh_sw
.sym 127540 $abc$60912$n4540
.sym 127541 picorv32.instr_jal
.sym 127543 picorv32.instr_lui
.sym 127545 $abc$60912$n4979
.sym 127548 picorv32.mem_rdata_q[7]
.sym 127549 $abc$60912$n4826_1
.sym 127551 picorv32.mem_rdata_latched_noshuffle[10]
.sym 127553 picorv32.decoded_imm_uj[0]
.sym 127554 picorv32.mem_rdata_latched_noshuffle[20]
.sym 127558 $abc$60912$n4540
.sym 127559 picorv32.mem_rdata_q[17]
.sym 127561 $abc$60912$n4826_1
.sym 127564 picorv32.mem_rdata_q[17]
.sym 127565 picorv32.mem_rdata_q[3]
.sym 127566 picorv32.mem_rdata_q[19]
.sym 127567 picorv32.mem_rdata_q[18]
.sym 127570 $abc$60912$n6126_1
.sym 127571 picorv32.mem_rdata_q[10]
.sym 127572 $abc$60912$n4540
.sym 127579 picorv32.mem_rdata_latched_noshuffle[19]
.sym 127582 picorv32.is_sb_sh_sw
.sym 127583 picorv32.decoded_imm_uj[0]
.sym 127584 picorv32.instr_jal
.sym 127585 picorv32.mem_rdata_q[7]
.sym 127589 picorv32.mem_rdata_latched_noshuffle[20]
.sym 127594 $abc$60912$n4979
.sym 127595 picorv32.instr_auipc
.sym 127596 picorv32.instr_lui
.sym 127597 picorv32.mem_rdata_q[19]
.sym 127602 picorv32.mem_rdata_latched_noshuffle[10]
.sym 127605 sys_clk_$glb_clk
.sym 127607 spiflash_counter[4]
.sym 127608 spiflash_counter[7]
.sym 127609 $abc$60912$n4471
.sym 127610 $abc$60912$n5917
.sym 127611 $abc$60912$n5212
.sym 127612 spiflash_counter[5]
.sym 127613 $abc$60912$n5209
.sym 127614 $abc$60912$n5208_1
.sym 127617 picorv32.decoded_imm_uj[31]
.sym 127618 picorv32.decoded_imm[31]
.sym 127621 $abc$60912$n4754
.sym 127624 $abc$60912$n11455
.sym 127625 picorv32.cpuregs_rs1[10]
.sym 127626 picorv32.is_sb_sh_sw
.sym 127627 $abc$60912$n9830
.sym 127630 $abc$60912$n6126_1
.sym 127631 $abc$60912$n4977
.sym 127632 $abc$60912$n4604
.sym 127633 $abc$60912$n4752
.sym 127634 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127635 picorv32.instr_jal
.sym 127637 picorv32.mem_rdata_q[30]
.sym 127638 $abc$60912$n4754
.sym 127639 picorv32.mem_rdata_q[22]
.sym 127640 picorv32.mem_rdata_latched_noshuffle[20]
.sym 127641 $PACKER_VCC_NET_$glb_clk
.sym 127642 picorv32.decoded_imm_uj[15]
.sym 127653 picorv32.instr_auipc
.sym 127654 picorv32.mem_rdata_latched_noshuffle[21]
.sym 127656 picorv32.mem_rdata_latched_noshuffle[17]
.sym 127657 $abc$60912$n4979
.sym 127660 picorv32.mem_rdata_latched_noshuffle[22]
.sym 127661 picorv32.mem_rdata_q[20]
.sym 127662 picorv32.mem_rdata_q[23]
.sym 127665 picorv32.mem_rdata_q[17]
.sym 127669 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127672 picorv32.mem_rdata_q[22]
.sym 127673 picorv32.instr_lui
.sym 127674 picorv32.mem_rdata_latched_noshuffle[18]
.sym 127677 picorv32.mem_rdata_q[21]
.sym 127682 picorv32.mem_rdata_latched_noshuffle[22]
.sym 127687 picorv32.mem_rdata_latched_noshuffle[17]
.sym 127693 picorv32.mem_rdata_q[21]
.sym 127694 picorv32.mem_rdata_q[22]
.sym 127696 picorv32.mem_rdata_q[23]
.sym 127699 picorv32.mem_rdata_q[17]
.sym 127700 picorv32.instr_lui
.sym 127701 picorv32.instr_auipc
.sym 127702 $abc$60912$n4979
.sym 127708 picorv32.mem_rdata_latched_noshuffle[18]
.sym 127712 picorv32.mem_rdata_latched_noshuffle[21]
.sym 127718 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127723 picorv32.mem_rdata_q[22]
.sym 127724 picorv32.mem_rdata_q[20]
.sym 127725 picorv32.mem_rdata_q[23]
.sym 127726 picorv32.mem_rdata_q[21]
.sym 127728 sys_clk_$glb_clk
.sym 127730 $abc$60912$n9794
.sym 127731 $abc$60912$n4979
.sym 127732 $abc$60912$n11462
.sym 127733 $abc$60912$n6893_1
.sym 127734 $abc$60912$n135
.sym 127735 picorv32.latched_stalu
.sym 127736 $abc$60912$n4977
.sym 127737 $abc$60912$n4586
.sym 127738 $abc$60912$n4708
.sym 127741 $abc$60912$n4708
.sym 127743 $abc$60912$n7630
.sym 127744 picorv32.mem_rdata_q[21]
.sym 127745 picorv32.mem_rdata_latched_noshuffle[18]
.sym 127746 picorv32.reg_pc[6]
.sym 127748 picorv32.mem_rdata_latched_noshuffle[22]
.sym 127750 $abc$60912$n5809_1
.sym 127751 picorv32.mem_rdata_latched_noshuffle[18]
.sym 127752 $abc$60912$n5968_1
.sym 127753 picorv32.cpu_state[2]
.sym 127754 $abc$60912$n11461
.sym 127755 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127756 picorv32.cpuregs_rs1[23]
.sym 127757 picorv32.latched_stalu
.sym 127758 $abc$60912$n5212
.sym 127759 $abc$60912$n4977
.sym 127760 picorv32.decoded_imm_uj[0]
.sym 127761 picorv32.mem_rdata_latched_noshuffle[17]
.sym 127762 picorv32.mem_rdata_latched_noshuffle[19]
.sym 127763 picorv32.mem_rdata_q[23]
.sym 127764 picorv32.instr_jal
.sym 127765 picorv32.latched_rd[4]
.sym 127771 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127772 $abc$60912$n4962
.sym 127773 picorv32.instr_auipc
.sym 127774 $abc$60912$n4959
.sym 127775 $abc$60912$n4497
.sym 127776 picorv32.mem_rdata_q[21]
.sym 127777 picorv32.mem_rdata_q[10]
.sym 127778 picorv32.instr_lui
.sym 127779 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127783 picorv32.mem_rdata_q[22]
.sym 127784 $abc$60912$n4498_1
.sym 127785 picorv32.mem_rdata_q[31]
.sym 127786 $abc$60912$n4964
.sym 127788 picorv32.is_sb_sh_sw
.sym 127789 $abc$60912$n4979
.sym 127791 $abc$60912$n135
.sym 127794 $abc$60912$n5017
.sym 127795 picorv32.instr_jal
.sym 127797 $abc$60912$n1667
.sym 127798 $abc$60912$n4754
.sym 127800 picorv32.decoded_imm_uj[31]
.sym 127801 picorv32.mem_rdata_q[25]
.sym 127805 $abc$60912$n1667
.sym 127806 $abc$60912$n4497
.sym 127810 picorv32.mem_rdata_q[21]
.sym 127811 $abc$60912$n4498_1
.sym 127812 $abc$60912$n4959
.sym 127817 $abc$60912$n5017
.sym 127818 picorv32.decoded_imm_uj[31]
.sym 127819 picorv32.instr_jal
.sym 127822 picorv32.instr_lui
.sym 127823 $abc$60912$n4979
.sym 127824 picorv32.mem_rdata_q[25]
.sym 127825 picorv32.instr_auipc
.sym 127828 $abc$60912$n4498_1
.sym 127829 picorv32.is_sb_sh_sw
.sym 127830 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127834 picorv32.mem_rdata_q[22]
.sym 127836 $abc$60912$n4962
.sym 127837 $abc$60912$n4498_1
.sym 127840 picorv32.mem_rdata_q[10]
.sym 127841 picorv32.is_sb_sh_sw
.sym 127842 $abc$60912$n4964
.sym 127843 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 127846 picorv32.instr_lui
.sym 127847 picorv32.instr_auipc
.sym 127848 picorv32.mem_rdata_q[31]
.sym 127849 $abc$60912$n4497
.sym 127850 $abc$60912$n4754
.sym 127851 sys_clk_$glb_clk
.sym 127852 $abc$60912$n135
.sym 127853 $abc$60912$n4604
.sym 127854 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127855 picorv32.reg_next_pc[18]
.sym 127856 picorv32.cpuregs_wrdata[3]
.sym 127857 $abc$60912$n5990
.sym 127858 picorv32.latched_stalu
.sym 127859 $abc$60912$n9806
.sym 127860 $abc$60912$n6172_1
.sym 127863 picorv32.mem_rdata_latched_noshuffle[18]
.sym 127864 picorv32.reg_next_pc[20]
.sym 127865 picorv32.irq_state[0]
.sym 127866 $abc$60912$n4977
.sym 127868 picorv32.irq_state[0]
.sym 127869 picorv32.instr_auipc
.sym 127874 $abc$60912$n6974_1
.sym 127876 $abc$60912$n5370
.sym 127877 picorv32.reg_next_pc[3]
.sym 127878 $abc$60912$n5754_1
.sym 127879 $abc$60912$n4777
.sym 127880 $abc$60912$n11462
.sym 127881 $abc$60912$n5784
.sym 127882 $abc$60912$n9806
.sym 127883 picorv32.reg_next_pc[4]
.sym 127884 $abc$60912$n9802
.sym 127885 $abc$60912$n4977
.sym 127886 $abc$60912$n7201
.sym 127888 $abc$60912$n5775
.sym 127894 $abc$60912$n4498_1
.sym 127895 $abc$60912$n4979
.sym 127900 picorv32.instr_auipc
.sym 127901 $abc$60912$n4540
.sym 127903 $abc$60912$n4979
.sym 127904 picorv32.instr_lui
.sym 127905 $abc$60912$n4752
.sym 127906 picorv32.decoded_imm_uj[3]
.sym 127909 picorv32.mem_rdata_q[30]
.sym 127911 picorv32.mem_rdata_q[22]
.sym 127914 picorv32.mem_rdata_q[18]
.sym 127915 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127918 $abc$60912$n4801
.sym 127919 picorv32.mem_rdata_q[21]
.sym 127923 picorv32.mem_rdata_q[23]
.sym 127924 picorv32.instr_jal
.sym 127927 picorv32.instr_auipc
.sym 127928 $abc$60912$n4979
.sym 127929 picorv32.mem_rdata_q[21]
.sym 127930 picorv32.instr_lui
.sym 127933 $abc$60912$n4979
.sym 127934 picorv32.mem_rdata_q[18]
.sym 127935 picorv32.instr_lui
.sym 127936 picorv32.instr_auipc
.sym 127939 picorv32.instr_auipc
.sym 127940 picorv32.mem_rdata_q[22]
.sym 127941 $abc$60912$n4979
.sym 127942 picorv32.instr_lui
.sym 127945 $abc$60912$n4540
.sym 127947 $abc$60912$n4801
.sym 127948 picorv32.mem_rdata_q[18]
.sym 127952 picorv32.mem_rdata_latched_noshuffle[23]
.sym 127957 $abc$60912$n4979
.sym 127958 picorv32.instr_auipc
.sym 127959 picorv32.instr_lui
.sym 127960 picorv32.mem_rdata_q[23]
.sym 127963 picorv32.instr_auipc
.sym 127964 $abc$60912$n4979
.sym 127965 picorv32.mem_rdata_q[30]
.sym 127966 picorv32.instr_lui
.sym 127969 picorv32.decoded_imm_uj[3]
.sym 127970 $abc$60912$n4498_1
.sym 127971 picorv32.instr_jal
.sym 127972 picorv32.mem_rdata_q[23]
.sym 127973 $abc$60912$n4752
.sym 127974 sys_clk_$glb_clk
.sym 127976 $abc$60912$n5778_1
.sym 127977 picorv32.latched_stalu
.sym 127978 $abc$60912$n4752
.sym 127979 $abc$60912$n4777
.sym 127980 picorv32.mem_rdata_latched_noshuffle[20]
.sym 127981 $abc$60912$n5849
.sym 127982 picorv32.reg_pc[11]
.sym 127983 picorv32.reg_pc[2]
.sym 127987 $abc$60912$n4993
.sym 127989 picorv32.reg_next_pc[18]
.sym 127990 $abc$60912$n11444
.sym 127992 picorv32.decoded_imm_uj[28]
.sym 127994 picorv32.instr_lui
.sym 127997 picorv32.cpuregs_rs1[16]
.sym 127998 picorv32.decoded_imm_uj[3]
.sym 128000 $abc$60912$n5849
.sym 128001 $abc$60912$n11450
.sym 128002 $abc$60912$n7554_1
.sym 128003 $abc$60912$n6981_1
.sym 128004 $abc$60912$n10152
.sym 128006 picorv32.cpuregs_rs1[23]
.sym 128007 picorv32.cpuregs_wrdata[27]
.sym 128008 $abc$60912$n135
.sym 128009 $abc$60912$n5778_1
.sym 128010 $abc$60912$n6172_1
.sym 128011 picorv32.reg_next_pc[4]
.sym 128017 picorv32.reg_next_pc[3]
.sym 128022 picorv32.reg_next_pc[28]
.sym 128025 picorv32.irq_state[0]
.sym 128027 $abc$60912$n9818
.sym 128028 picorv32.mem_rdata_latched_noshuffle[18]
.sym 128030 $abc$60912$n9834
.sym 128031 picorv32.mem_rdata_latched_noshuffle[17]
.sym 128034 picorv32.mem_rdata_latched_noshuffle[19]
.sym 128035 $abc$60912$n4752
.sym 128037 picorv32.reg_next_pc[20]
.sym 128040 $PACKER_GND_NET
.sym 128041 $abc$60912$n5784
.sym 128042 $abc$60912$n4608
.sym 128044 $abc$60912$n5370
.sym 128045 $abc$60912$n5752_1
.sym 128048 $abc$60912$n5775
.sym 128053 picorv32.mem_rdata_latched_noshuffle[17]
.sym 128056 picorv32.irq_state[0]
.sym 128057 $abc$60912$n5370
.sym 128058 picorv32.reg_next_pc[28]
.sym 128059 $abc$60912$n9834
.sym 128062 $abc$60912$n4608
.sym 128068 $PACKER_GND_NET
.sym 128074 picorv32.mem_rdata_latched_noshuffle[18]
.sym 128080 $abc$60912$n9818
.sym 128081 $abc$60912$n5370
.sym 128082 picorv32.irq_state[0]
.sym 128083 picorv32.reg_next_pc[20]
.sym 128087 picorv32.mem_rdata_latched_noshuffle[19]
.sym 128092 $abc$60912$n5752_1
.sym 128093 picorv32.reg_next_pc[3]
.sym 128094 $abc$60912$n5784
.sym 128095 $abc$60912$n5775
.sym 128096 $abc$60912$n4752
.sym 128097 sys_clk_$glb_clk
.sym 128099 picorv32.latched_stalu
.sym 128100 $abc$60912$n11462
.sym 128101 picorv32.reg_next_pc[5]
.sym 128102 picorv32.decoded_imm[30]
.sym 128103 $abc$60912$n11461
.sym 128104 picorv32.decoded_imm[28]
.sym 128105 spiflash_bus_adr[3]
.sym 128106 picorv32.decoded_imm[25]
.sym 128111 picorv32.irq_state[0]
.sym 128117 picorv32.cpuregs_rs1[10]
.sym 128118 picorv32.reg_next_pc[28]
.sym 128120 picorv32.latched_stalu
.sym 128121 picorv32.decoded_imm_uj[18]
.sym 128123 $abc$60912$n4777
.sym 128124 $abc$60912$n6162
.sym 128125 $abc$60912$n7240
.sym 128127 $abc$60912$n7156
.sym 128128 picorv32.mem_rdata_latched_noshuffle[20]
.sym 128129 $abc$60912$n5827
.sym 128130 $abc$60912$n7510
.sym 128131 $abc$60912$n5015
.sym 128132 $PACKER_VCC_NET_$glb_clk
.sym 128133 picorv32.reg_pc[11]
.sym 128134 $abc$60912$n4752
.sym 128142 $abc$60912$n7380
.sym 128143 $abc$60912$n7195
.sym 128144 $abc$60912$n5769_1
.sym 128145 $abc$60912$n7189
.sym 128147 $abc$60912$n7165
.sym 128148 $abc$60912$n5754_1
.sym 128149 $abc$60912$n5885_1
.sym 128151 $abc$60912$n4777
.sym 128153 $abc$60912$n5768_1
.sym 128154 $abc$60912$n5775
.sym 128155 $abc$60912$n5827
.sym 128161 picorv32.reg_next_pc[28]
.sym 128163 $abc$60912$n5787_1
.sym 128167 $abc$60912$n5752_1
.sym 128168 $abc$60912$n5786
.sym 128170 $abc$60912$n7156
.sym 128171 picorv32.reg_next_pc[0]
.sym 128174 $abc$60912$n5787_1
.sym 128176 $abc$60912$n5786
.sym 128179 $abc$60912$n7195
.sym 128181 $abc$60912$n5754_1
.sym 128182 $abc$60912$n5827
.sym 128188 $abc$60912$n7189
.sym 128191 $abc$60912$n7165
.sym 128197 $abc$60912$n7380
.sym 128198 $abc$60912$n7165
.sym 128199 $abc$60912$n5769_1
.sym 128200 $abc$60912$n5754_1
.sym 128203 $abc$60912$n5775
.sym 128204 $abc$60912$n5752_1
.sym 128205 picorv32.reg_next_pc[28]
.sym 128206 $abc$60912$n5885_1
.sym 128209 picorv32.reg_next_pc[0]
.sym 128211 $abc$60912$n5752_1
.sym 128215 $abc$60912$n7156
.sym 128216 $abc$60912$n5768_1
.sym 128217 $abc$60912$n5754_1
.sym 128219 $abc$60912$n4777
.sym 128220 sys_clk_$glb_clk
.sym 128221 $abc$60912$n1169_$glb_sr
.sym 128222 picorv32.decoded_imm[28]
.sym 128223 picorv32.reg_pc[0]
.sym 128224 $abc$60912$n7192
.sym 128225 picorv32.cpuregs_wrdata[27]
.sym 128226 $abc$60912$n7216
.sym 128227 picorv32.reg_next_pc[4]
.sym 128229 picorv32.reg_next_pc[4]
.sym 128232 $auto$alumacc.cc:474:replace_alu$6761.C[3]
.sym 128233 $abc$60912$n6150_1
.sym 128234 picorv32.decoded_imm[11]
.sym 128236 $abc$60912$n7240
.sym 128238 $abc$60912$n7380
.sym 128239 $abc$60912$n5005
.sym 128240 picorv32.reg_next_pc[15]
.sym 128242 $abc$60912$n5809_1
.sym 128246 $PACKER_VCC_NET_$glb_clk
.sym 128248 $abc$60912$n5795
.sym 128249 $abc$60912$n7162
.sym 128250 $abc$60912$n11461
.sym 128251 picorv32.cpuregs_wrdata[24]
.sym 128252 picorv32.cpuregs_rs1[23]
.sym 128253 $abc$60912$n5809_1
.sym 128254 picorv32.decoded_imm_uj[22]
.sym 128255 $abc$60912$n5212
.sym 128257 picorv32.latched_rd[4]
.sym 128265 $abc$60912$n4777
.sym 128268 $abc$60912$n7382
.sym 128269 $abc$60912$n7156
.sym 128270 $abc$60912$n7314
.sym 128274 $abc$60912$n5795
.sym 128277 picorv32.decoded_imm_uj[0]
.sym 128279 basesoc_uart_phy_tx_bitcount[0]
.sym 128283 $abc$60912$n5769_1
.sym 128285 $abc$60912$n7377
.sym 128286 basesoc_uart_phy_tx_bitcount[1]
.sym 128292 basesoc_uart_phy_tx_bitcount[2]
.sym 128293 $abc$60912$n5770
.sym 128298 basesoc_uart_phy_tx_bitcount[0]
.sym 128301 $auto$alumacc.cc:474:replace_alu$6761.C[2]
.sym 128304 basesoc_uart_phy_tx_bitcount[1]
.sym 128307 $nextpnr_ICESTORM_LC_41$I3
.sym 128310 basesoc_uart_phy_tx_bitcount[2]
.sym 128311 $auto$alumacc.cc:474:replace_alu$6761.C[2]
.sym 128317 $nextpnr_ICESTORM_LC_41$I3
.sym 128320 $abc$60912$n5769_1
.sym 128321 $abc$60912$n7382
.sym 128322 $abc$60912$n5795
.sym 128326 $abc$60912$n7314
.sym 128327 $abc$60912$n5769_1
.sym 128328 $abc$60912$n5770
.sym 128329 $abc$60912$n7377
.sym 128333 picorv32.decoded_imm_uj[0]
.sym 128334 $abc$60912$n7156
.sym 128339 $abc$60912$n7156
.sym 128342 $abc$60912$n4777
.sym 128343 sys_clk_$glb_clk
.sym 128344 $abc$60912$n1169_$glb_sr
.sym 128345 basesoc_uart_phy_tx_bitcount[0]
.sym 128346 $PACKER_VCC_NET_$glb_clk
.sym 128347 $abc$60912$n10148
.sym 128348 $abc$60912$n6162
.sym 128349 $PACKER_VCC_NET_$glb_clk
.sym 128350 picorv32.latched_stalu
.sym 128351 $PACKER_VCC_NET_$glb_clk
.sym 128352 $abc$60912$n4754
.sym 128356 $abc$60912$n5752_1
.sym 128360 $abc$60912$n7189
.sym 128363 picorv32.reg_pc[0]
.sym 128364 picorv32.reg_pc[10]
.sym 128369 picorv32.decoded_imm_uj[30]
.sym 128370 $PACKER_VCC_NET_$glb_clk
.sym 128371 $abc$60912$n7325
.sym 128372 basesoc_uart_phy_tx_bitcount[1]
.sym 128373 $abc$60912$n7326
.sym 128374 $abc$60912$n7201
.sym 128375 picorv32.reg_next_pc[4]
.sym 128376 $abc$60912$n4777
.sym 128377 $abc$60912$n5775
.sym 128378 picorv32.reg_next_pc[31]
.sym 128379 picorv32.decoded_imm_uj[25]
.sym 128380 $abc$60912$n7323
.sym 128387 $abc$60912$n5769_1
.sym 128389 $abc$60912$n7325
.sym 128391 $abc$60912$n7326
.sym 128392 picorv32.reg_next_pc[20]
.sym 128394 $abc$60912$n7328
.sym 128396 $abc$60912$n7192
.sym 128398 $abc$60912$n7201
.sym 128399 $abc$60912$n7390
.sym 128401 $abc$60912$n5770
.sym 128403 $abc$60912$n5775
.sym 128404 $abc$60912$n4752
.sym 128406 $abc$60912$n5853_1
.sym 128408 $abc$60912$n5754_1
.sym 128409 $abc$60912$n5752_1
.sym 128412 $abc$60912$n7324
.sym 128414 $abc$60912$n7189
.sym 128417 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128419 picorv32.reg_next_pc[20]
.sym 128420 $abc$60912$n5775
.sym 128421 $abc$60912$n5853_1
.sym 128422 $abc$60912$n5752_1
.sym 128425 $abc$60912$n7328
.sym 128426 $abc$60912$n5770
.sym 128427 $abc$60912$n7201
.sym 128428 $abc$60912$n5754_1
.sym 128431 $abc$60912$n5770
.sym 128432 $abc$60912$n7189
.sym 128433 $abc$60912$n5754_1
.sym 128434 $abc$60912$n7324
.sym 128437 $abc$60912$n7326
.sym 128438 $abc$60912$n5770
.sym 128439 $abc$60912$n5769_1
.sym 128440 $abc$60912$n7390
.sym 128443 $abc$60912$n5754_1
.sym 128444 $abc$60912$n7192
.sym 128445 $abc$60912$n5770
.sym 128446 $abc$60912$n7325
.sym 128452 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128455 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128464 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128465 $abc$60912$n4752
.sym 128466 sys_clk_$glb_clk
.sym 128468 picorv32.latched_stalu
.sym 128470 $abc$60912$n4536
.sym 128471 picorv32.decoded_imm_uj[25]
.sym 128472 $abc$60912$n7162
.sym 128473 $abc$60912$n5111
.sym 128474 picorv32.decoded_imm_uj[30]
.sym 128475 $PACKER_VCC_NET_$glb_clk
.sym 128480 $abc$60912$n7216
.sym 128481 picorv32.latched_stalu
.sym 128484 $abc$60912$n4532
.sym 128487 basesoc_uart_phy_tx_bitcount[0]
.sym 128488 $abc$60912$n7387
.sym 128491 picorv32.decoded_imm_uj[28]
.sym 128492 $abc$60912$n10152
.sym 128493 picorv32.reg_next_pc[11]
.sym 128494 $abc$60912$n4498_1
.sym 128495 $abc$60912$n4752
.sym 128497 $abc$60912$n11450
.sym 128498 $abc$60912$n5770
.sym 128500 $PACKER_VCC_NET_$glb_clk
.sym 128501 picorv32.latched_stalu
.sym 128502 picorv32.cpuregs_rs1[23]
.sym 128503 picorv32.decoded_imm_uj[24]
.sym 128509 $abc$60912$n7216
.sym 128513 $abc$60912$n7397
.sym 128515 $abc$60912$n5754_1
.sym 128516 $abc$60912$n7408
.sym 128521 $abc$60912$n5769_1
.sym 128522 $abc$60912$n5900
.sym 128524 $abc$60912$n5770
.sym 128526 picorv32.cpuregs_rs1[14]
.sym 128527 $abc$60912$n4570
.sym 128528 $abc$60912$n7387
.sym 128529 $abc$60912$n7405
.sym 128530 $abc$60912$n5771_1
.sym 128533 $abc$60912$n7171
.sym 128535 $abc$60912$n5887_1
.sym 128536 $abc$60912$n4777
.sym 128537 $abc$60912$n5855
.sym 128539 $abc$60912$n7318
.sym 128540 $abc$60912$n7323
.sym 128543 $abc$60912$n5887_1
.sym 128544 $abc$60912$n7405
.sym 128545 $abc$60912$n5769_1
.sym 128548 $abc$60912$n7318
.sym 128549 $abc$60912$n5754_1
.sym 128550 $abc$60912$n7171
.sym 128551 $abc$60912$n5770
.sym 128555 $abc$60912$n7408
.sym 128556 $abc$60912$n5900
.sym 128557 $abc$60912$n5769_1
.sym 128560 $abc$60912$n7387
.sym 128561 $abc$60912$n7323
.sym 128562 $abc$60912$n5769_1
.sym 128563 $abc$60912$n5770
.sym 128568 $abc$60912$n7216
.sym 128572 picorv32.cpuregs_rs1[14]
.sym 128579 $abc$60912$n5769_1
.sym 128580 $abc$60912$n7397
.sym 128581 $abc$60912$n5855
.sym 128584 $abc$60912$n5771_1
.sym 128587 $abc$60912$n4570
.sym 128588 $abc$60912$n4777
.sym 128589 sys_clk_$glb_clk
.sym 128590 $abc$60912$n1169_$glb_sr
.sym 128591 $abc$60912$n7171
.sym 128592 basesoc_uart_phy_tx_bitcount[1]
.sym 128595 picorv32.reg_next_pc[20]
.sym 128596 $abc$60912$n5771_1
.sym 128597 picorv32.decoded_imm[30]
.sym 128598 picorv32.decoded_imm[26]
.sym 128603 $abc$60912$n7328
.sym 128606 $abc$60912$n4536
.sym 128609 $abc$60912$n5769_1
.sym 128611 $abc$60912$n7005_1
.sym 128613 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128616 $abc$60912$n11443
.sym 128617 $abc$60912$n7240
.sym 128619 $abc$60912$n7156
.sym 128623 $abc$60912$n7341
.sym 128624 $PACKER_VCC_NET_$glb_clk
.sym 128626 $abc$60912$n7510
.sym 128632 $abc$60912$n5754_1
.sym 128633 $abc$60912$n7344
.sym 128634 $abc$60912$n7249
.sym 128636 basesoc_uart_phy_tx_bitcount[2]
.sym 128638 picorv32.decoded_imm_uj[30]
.sym 128639 $abc$60912$n5770
.sym 128640 $abc$60912$n7249
.sym 128642 basesoc_uart_phy_tx_bitcount[3]
.sym 128645 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 128647 $auto$alumacc.cc:474:replace_alu$6752.C[31]
.sym 128649 basesoc_uart_phy_tx_bitcount[1]
.sym 128651 $abc$60912$n10154
.sym 128652 $abc$60912$n10152
.sym 128656 $abc$60912$n4532
.sym 128657 $auto$alumacc.cc:474:replace_alu$6761.C[3]
.sym 128659 $abc$60912$n4536
.sym 128662 picorv32.decoded_imm_uj[31]
.sym 128666 basesoc_uart_phy_tx_bitcount[1]
.sym 128667 basesoc_uart_phy_tx_bitcount[2]
.sym 128668 basesoc_uart_phy_tx_bitcount[3]
.sym 128672 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 128673 $abc$60912$n7249
.sym 128678 $abc$60912$n4532
.sym 128680 $abc$60912$n10154
.sym 128684 $auto$alumacc.cc:474:replace_alu$6761.C[3]
.sym 128685 basesoc_uart_phy_tx_bitcount[3]
.sym 128689 $abc$60912$n10152
.sym 128690 $abc$60912$n4532
.sym 128695 $abc$60912$n7344
.sym 128696 $abc$60912$n5754_1
.sym 128697 $abc$60912$n5770
.sym 128698 $abc$60912$n7249
.sym 128701 picorv32.decoded_imm_uj[30]
.sym 128707 $abc$60912$n7249
.sym 128708 $auto$alumacc.cc:474:replace_alu$6752.C[31]
.sym 128709 picorv32.decoded_imm_uj[31]
.sym 128711 $abc$60912$n4536
.sym 128712 sys_clk_$glb_clk
.sym 128713 sys_rst_$glb_sr
.sym 128714 picorv32.reg_next_pc[11]
.sym 128717 picorv32.latched_rd[5]
.sym 128718 $abc$60912$n11443
.sym 128721 $abc$60912$n5990
.sym 128722 $abc$60912$n4532
.sym 128726 $abc$60912$n7249
.sym 128729 picorv32.decoded_imm_uj[20]
.sym 128730 $abc$60912$n7249
.sym 128731 $abc$60912$n5769_1
.sym 128734 picorv32.reg_next_pc[15]
.sym 128738 picorv32.latched_rd[4]
.sym 128741 picorv32.cpuregs_wrdata[6]
.sym 128743 picorv32.cpuregs_wrdata[24]
.sym 128744 picorv32.cpuregs_rs1[23]
.sym 128745 $abc$60912$n5809_1
.sym 128746 picorv32.decoded_imm_uj[22]
.sym 128748 $abc$60912$n4893_1
.sym 128755 $abc$60912$n4893_1
.sym 128760 $abc$60912$n7216
.sym 128766 $abc$60912$n5754_1
.sym 128767 picorv32.cpuregs_wrdata[24]
.sym 128769 $abc$60912$n5770
.sym 128771 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128775 $abc$60912$n7333
.sym 128777 $abc$60912$n7240
.sym 128782 $abc$60912$n4752
.sym 128783 $abc$60912$n7341
.sym 128790 picorv32.mem_rdata_latched_noshuffle[31]
.sym 128796 picorv32.cpuregs_wrdata[24]
.sym 128800 $abc$60912$n5754_1
.sym 128801 $abc$60912$n5770
.sym 128802 $abc$60912$n7333
.sym 128803 $abc$60912$n7216
.sym 128812 $abc$60912$n4893_1
.sym 128818 $abc$60912$n7341
.sym 128819 $abc$60912$n7240
.sym 128820 $abc$60912$n5770
.sym 128821 $abc$60912$n5754_1
.sym 128834 $abc$60912$n4752
.sym 128835 sys_clk_$glb_clk
.sym 128837 $abc$60912$n4893_1
.sym 128840 picorv32.latched_rd[4]
.sym 128841 $abc$60912$n6726
.sym 128849 $abc$60912$n5754_1
.sym 128854 $abc$60912$n5754_1
.sym 128886 $abc$60912$n4993
.sym 128891 $abc$60912$n6150_1
.sym 128892 $abc$60912$n4708
.sym 128924 $abc$60912$n4708
.sym 128936 $abc$60912$n4993
.sym 128947 $abc$60912$n6150_1
.sym 128961 picorv32.cpuregs_wrdata[6]
.sym 128981 $abc$60912$n6726
.sym 129025 spiflash_bus_adr[1]
.sym 129047 spiflash_bus_adr[1]
.sym 129099 picorv32.latched_rd[3]
.sym 129116 picorv32.reg_pc[9]
.sym 129185 $abc$60912$n4683
.sym 129190 $abc$60912$n7648
.sym 129191 $abc$60912$n7630
.sym 129197 picorv32.latched_rd[5]
.sym 129198 spiflash_bus_adr[7]
.sym 129199 $abc$60912$n7485
.sym 129209 $abc$60912$n4696
.sym 129214 $PACKER_VCC_NET_$glb_clk
.sym 129222 $PACKER_VCC_NET_$glb_clk
.sym 129225 $abc$60912$n7630
.sym 129228 $abc$60912$n4752
.sym 129253 $abc$60912$n7630
.sym 129256 $PACKER_VCC_NET_$glb_clk
.sym 129286 $abc$60912$n4752
.sym 129317 spiflash_bus_adr[0]
.sym 129402 $abc$60912$n4851
.sym 129429 $abc$60912$n4851
.sym 129472 $abc$60912$n4696
.sym 129473 $abc$60912$n4931
.sym 129561 $abc$60912$n4683
.sym 129596 $abc$60912$n4683
.sym 129627 picorv32.mem_rdata_q[27]
.sym 129638 spiflash_clk
.sym 129725 $abc$60912$n4813
.sym 129734 $abc$60912$n4813
.sym 129782 $abc$60912$n4598
.sym 129783 picorv32.latched_rd[5]
.sym 129851 $abc$60912$n7290
.sym 129853 $abc$60912$n4696
.sym 129891 $abc$60912$n4696
.sym 129896 $abc$60912$n7290
.sym 129937 $abc$60912$n6981_1
.sym 129938 $abc$60912$n7510
.sym 129944 picorv32.is_sb_sh_sw
.sym 129948 $abc$60912$n4555
.sym 129950 $abc$60912$n4671_1
.sym 130010 $abc$60912$n6914_1
.sym 130017 picorv32.mem_rdata_q[27]
.sym 130022 $abc$60912$n4601
.sym 130023 $abc$60912$n4764
.sym 130028 $abc$60912$n7290
.sym 130031 $abc$60912$n6981_1
.sym 130039 $abc$60912$n4601
.sym 130046 picorv32.mem_rdata_q[27]
.sym 130050 $abc$60912$n7290
.sym 130056 $abc$60912$n6981_1
.sym 130070 $abc$60912$n6914_1
.sym 130079 $abc$60912$n4764
.sym 130092 picorv32.cpuregs_rs1[25]
.sym 130093 picorv32.mem_rdata_q[31]
.sym 130095 picorv32.instr_maskirq
.sym 130100 picorv32.instr_maskirq
.sym 130164 picorv32.instr_retirq
.sym 130165 picorv32.cpuregs_rs1[25]
.sym 130178 $abc$60912$n7648
.sym 130184 $abc$60912$n7640
.sym 130188 spiflash_bus_adr[0]
.sym 130189 $abc$60912$n4553
.sym 130199 $abc$60912$n7640
.sym 130211 picorv32.cpuregs_rs1[25]
.sym 130217 picorv32.instr_retirq
.sym 130224 $abc$60912$n7648
.sym 130230 spiflash_bus_adr[0]
.sym 130236 $abc$60912$n4553
.sym 130247 $abc$60912$n4498_1
.sym 130248 picorv32.pcpi_mul.pcpi_insn[27]
.sym 130250 $abc$60912$n7407_1
.sym 130253 $abc$60912$n7640
.sym 130258 $abc$60912$n7287
.sym 130320 $abc$60912$n4813
.sym 130328 $abc$60912$n4931
.sym 130330 picorv32.latched_rd[5]
.sym 130338 picorv32.cpuregs_rs1[10]
.sym 130340 spiflash_bus_adr[0]
.sym 130353 picorv32.cpuregs_rs1[10]
.sym 130362 picorv32.cpuregs_rs1[10]
.sym 130368 picorv32.latched_rd[5]
.sym 130374 spiflash_bus_adr[0]
.sym 130380 $abc$60912$n4813
.sym 130386 $abc$60912$n4931
.sym 130402 $abc$60912$n4540
.sym 130403 $abc$60912$n7648
.sym 130411 picorv32.cpuregs_rs1[23]
.sym 130472 spiflash_bus_adr[7]
.sym 130476 picorv32.irq_pending[22]
.sym 130477 $abc$60912$n6190
.sym 130483 $abc$60912$n7510
.sym 130494 spiflash_bus_adr[0]
.sym 130497 $abc$60912$n4719_1
.sym 130499 picorv32.irq_pending[4]
.sym 130503 $abc$60912$n7510
.sym 130517 picorv32.irq_pending[22]
.sym 130520 spiflash_bus_adr[7]
.sym 130529 $abc$60912$n6190
.sym 130535 spiflash_bus_adr[0]
.sym 130539 picorv32.irq_pending[4]
.sym 130546 $abc$60912$n4719_1
.sym 130557 picorv32.decoded_imm[14]
.sym 130558 $abc$60912$n7630
.sym 130560 $abc$60912$n7290
.sym 130564 $abc$60912$n6939_1
.sym 130567 $abc$60912$n7510
.sym 130626 $abc$60912$n4851
.sym 130628 picorv32.irq_mask[27]
.sym 130629 picorv32.irq_pending[22]
.sym 130634 $abc$60912$n4686_1
.sym 130636 $abc$60912$n6190
.sym 130640 picorv32.irq_active
.sym 130642 $abc$60912$n4637
.sym 130655 $abc$60912$n4599
.sym 130658 $abc$60912$n6190
.sym 130664 $abc$60912$n4599
.sym 130672 $abc$60912$n4686_1
.sym 130676 picorv32.irq_active
.sym 130690 $abc$60912$n4637
.sym 130693 picorv32.irq_mask[27]
.sym 130701 picorv32.irq_pending[22]
.sym 130703 $abc$60912$n4851
.sym 130704 sys_clk_$glb_clk
.sym 130705 $abc$60912$n1169_$glb_sr
.sym 130713 $abc$60912$n11443
.sym 130717 spiflash_bus_adr[0]
.sym 130718 $abc$60912$n4851
.sym 130720 $abc$60912$n4686_1
.sym 130724 picorv32.cpuregs_rs1[23]
.sym 130784 $abc$60912$n4598
.sym 130789 picorv32.reg_op1[22]
.sym 130790 $abc$60912$n7408_1
.sym 130793 picorv32.irq_pending[1]
.sym 130797 picorv32.reg_pc[0]
.sym 130810 $abc$60912$n9088
.sym 130819 $abc$60912$n7408_1
.sym 130827 picorv32.irq_pending[1]
.sym 130836 picorv32.reg_pc[0]
.sym 130842 $abc$60912$n4598
.sym 130850 $abc$60912$n9088
.sym 130854 picorv32.reg_op1[22]
.sym 130867 picorv32.latched_rd[5]
.sym 130868 $abc$60912$n4586
.sym 130873 $abc$60912$n7640
.sym 130875 picorv32.irq_pending[1]
.sym 130936 $abc$60912$n4754
.sym 130937 picorv32.pcpi_mul.pcpi_insn[0]
.sym 130941 $abc$60912$n11453
.sym 130943 $abc$60912$n4511_1
.sym 130944 $abc$60912$n4514
.sym 130945 picorv32.mem_rdata_q[1]
.sym 130949 picorv32.mem_rdata_q[0]
.sym 130950 picorv32.decoded_imm[0]
.sym 130954 picorv32.pcpi_mul.pcpi_insn[1]
.sym 130955 picorv32.pcpi_mul.pcpi_insn[4]
.sym 130956 picorv32.mem_rdata_q[4]
.sym 130959 picorv32.reg_op1[22]
.sym 130964 $abc$60912$n4513
.sym 130965 picorv32.pcpi_mul.pcpi_insn[5]
.sym 130970 $abc$60912$n11453
.sym 130976 picorv32.decoded_imm[0]
.sym 130981 picorv32.reg_op1[22]
.sym 130988 picorv32.mem_rdata_q[0]
.sym 130991 picorv32.mem_rdata_q[1]
.sym 130998 picorv32.mem_rdata_q[4]
.sym 131003 picorv32.pcpi_mul.pcpi_insn[5]
.sym 131004 picorv32.pcpi_mul.pcpi_insn[4]
.sym 131005 picorv32.pcpi_mul.pcpi_insn[1]
.sym 131006 picorv32.pcpi_mul.pcpi_insn[0]
.sym 131009 $abc$60912$n4514
.sym 131010 $abc$60912$n4511_1
.sym 131011 $abc$60912$n4513
.sym 131013 $abc$60912$n4754
.sym 131014 sys_clk_$glb_clk
.sym 131023 $abc$60912$n11462
.sym 131025 picorv32.instr_slt
.sym 131028 $abc$60912$n4754
.sym 131033 picorv32.instr_slt
.sym 131035 $abc$60912$n2702
.sym 131090 picorv32.mem_rdata_latched_noshuffle[1]
.sym 131093 $abc$60912$n4696
.sym 131096 picorv32.instr_lbu
.sym 131099 picorv32.instr_lw
.sym 131100 picorv32.instr_lhu
.sym 131101 $abc$60912$n4512
.sym 131103 picorv32.pcpi_mul.pcpi_insn[26]
.sym 131109 picorv32.pcpi_mul.pcpi_insn[27]
.sym 131112 $abc$60912$n11462
.sym 131114 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131118 $abc$60912$n4604
.sym 131119 $abc$60912$n4540
.sym 131120 picorv32.mem_rdata_q[0]
.sym 131124 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131129 $abc$60912$n4604
.sym 131135 picorv32.pcpi_mul.pcpi_insn[26]
.sym 131136 picorv32.pcpi_mul.pcpi_insn[27]
.sym 131137 $abc$60912$n4512
.sym 131142 picorv32.mem_rdata_latched_noshuffle[1]
.sym 131149 picorv32.instr_lw
.sym 131152 picorv32.instr_lbu
.sym 131154 picorv32.instr_lw
.sym 131155 picorv32.instr_lhu
.sym 131159 $abc$60912$n11462
.sym 131165 $abc$60912$n4696
.sym 131166 $abc$60912$n4540
.sym 131167 picorv32.mem_rdata_q[0]
.sym 131169 sys_clk_$glb_clk
.sym 131177 spiflash_bus_adr[0]
.sym 131179 picorv32.is_sb_sh_sw
.sym 131183 picorv32.decoded_imm[0]
.sym 131185 $abc$60912$n4512
.sym 131188 $abc$60912$n7670
.sym 131189 $abc$60912$n11454
.sym 131244 $abc$60912$n4752
.sym 131246 $abc$60912$n4753
.sym 131247 $abc$60912$n5345
.sym 131250 $abc$60912$n765
.sym 131251 picorv32.mem_rdata_q[0]
.sym 131252 picorv32.mem_rdata_q[2]
.sym 131255 picorv32.mem_rdata_q[1]
.sym 131257 picorv32.is_lbu_lhu_lw
.sym 131258 picorv32.mem_rdata_latched_noshuffle[1]
.sym 131259 picorv32.mem_rdata_q[0]
.sym 131261 $abc$60912$n5354
.sym 131265 picorv32.mem_rdata_q[4]
.sym 131269 $abc$60912$n4696
.sym 131271 $abc$60912$n4549
.sym 131273 $abc$60912$n4540
.sym 131274 spiflash_bus_adr[0]
.sym 131277 picorv32.mem_rdata_q[1]
.sym 131278 picorv32.mem_rdata_q[2]
.sym 131279 picorv32.mem_rdata_q[0]
.sym 131280 picorv32.mem_rdata_q[4]
.sym 131284 $abc$60912$n4549
.sym 131290 $abc$60912$n5354
.sym 131292 $abc$60912$n5345
.sym 131295 picorv32.mem_rdata_q[0]
.sym 131296 $abc$60912$n4540
.sym 131297 picorv32.mem_rdata_latched_noshuffle[1]
.sym 131298 $abc$60912$n4696
.sym 131303 picorv32.is_lbu_lhu_lw
.sym 131309 spiflash_bus_adr[0]
.sym 131313 $abc$60912$n765
.sym 131315 $abc$60912$n4752
.sym 131319 picorv32.mem_rdata_q[2]
.sym 131320 picorv32.mem_rdata_q[1]
.sym 131321 picorv32.mem_rdata_q[4]
.sym 131322 picorv32.mem_rdata_q[0]
.sym 131323 $abc$60912$n4753
.sym 131324 sys_clk_$glb_clk
.sym 131325 $abc$60912$n1169_$glb_sr
.sym 131332 $abc$60912$n4777
.sym 131333 $abc$60912$n4931
.sym 131334 $abc$60912$n4752
.sym 131340 $abc$60912$n4686_1
.sym 131342 $abc$60912$n5778_1
.sym 131345 $abc$60912$n11450
.sym 131399 picorv32.mem_rdata_latched_noshuffle[6]
.sym 131401 $abc$60912$n4754
.sym 131402 picorv32.mem_rdata_q[5]
.sym 131407 $abc$60912$n5346_1
.sym 131413 $abc$60912$n4753
.sym 131414 picorv32.mem_rdata_q[29]
.sym 131416 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131423 $abc$60912$n5351
.sym 131424 picorv32.mem_rdata_q[27]
.sym 131425 picorv32.mem_rdata_latched_noshuffle[5]
.sym 131430 picorv32.mem_rdata_latched_noshuffle[4]
.sym 131432 picorv32.mem_rdata_latched_noshuffle[4]
.sym 131433 picorv32.mem_rdata_latched_noshuffle[5]
.sym 131440 picorv32.mem_rdata_q[5]
.sym 131445 $abc$60912$n4753
.sym 131450 $abc$60912$n5346_1
.sym 131452 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131456 picorv32.mem_rdata_q[27]
.sym 131463 picorv32.mem_rdata_q[29]
.sym 131468 picorv32.mem_rdata_latched_noshuffle[6]
.sym 131471 $abc$60912$n5351
.sym 131474 picorv32.mem_rdata_latched_noshuffle[5]
.sym 131475 picorv32.mem_rdata_latched_noshuffle[6]
.sym 131477 picorv32.mem_rdata_latched_noshuffle[4]
.sym 131478 $abc$60912$n4754
.sym 131479 sys_clk_$glb_clk
.sym 131487 picorv32.reg_pc[0]
.sym 131488 picorv32.latched_stalu
.sym 131490 picorv32.reg_out[1]
.sym 131491 $abc$60912$n4754
.sym 131498 picorv32.cpuregs_wrdata[12]
.sym 131499 picorv32.mem_rdata_latched_noshuffle[6]
.sym 131556 picorv32.mem_rdata_latched_noshuffle[3]
.sym 131557 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131559 picorv32.pcpi_mul.pcpi_insn[29]
.sym 131560 $abc$60912$n5354
.sym 131562 $abc$60912$n5346_1
.sym 131567 $abc$60912$n4799
.sym 131568 $abc$60912$n4695_1
.sym 131572 $abc$60912$n4752
.sym 131577 picorv32.decoded_imm_uj[15]
.sym 131583 $abc$60912$n4498_1
.sym 131585 picorv32.latched_stalu
.sym 131587 picorv32.mem_rdata_latched_noshuffle[3]
.sym 131588 $abc$60912$n4695_1
.sym 131593 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131595 $abc$60912$n5346_1
.sym 131599 picorv32.latched_stalu
.sym 131608 $abc$60912$n4498_1
.sym 131611 picorv32.mem_rdata_latched_noshuffle[3]
.sym 131612 picorv32.mem_rdata_latched_noshuffle[2]
.sym 131613 $abc$60912$n5354
.sym 131614 $abc$60912$n4695_1
.sym 131619 picorv32.decoded_imm_uj[15]
.sym 131626 picorv32.pcpi_mul.pcpi_insn[29]
.sym 131632 $abc$60912$n4799
.sym 131633 $abc$60912$n4752
.sym 131634 sys_clk_$glb_clk
.sym 131640 picorv32.instr_jal
.sym 131643 picorv32.instr_jal
.sym 131651 picorv32.latched_rd[4]
.sym 131654 picorv32.instr_jal
.sym 131709 picorv32.mem_rdata_q[31]
.sym 131710 picorv32.mem_rdata_latched_noshuffle[27]
.sym 131714 $abc$60912$n4686_1
.sym 131715 picorv32.pcpi_mul.pcpi_insn[29]
.sym 131716 picorv32.pcpi_mul.pcpi_insn[31]
.sym 131718 picorv32.mem_rdata_q[30]
.sym 131720 $abc$60912$n4799
.sym 131725 $abc$60912$n4979
.sym 131727 $abc$60912$n4754
.sym 131733 picorv32.pcpi_mul.pcpi_insn[30]
.sym 131736 picorv32.pcpi_mul.pcpi_insn[28]
.sym 131737 picorv32.latched_stalu
.sym 131742 picorv32.mem_rdata_q[30]
.sym 131751 $abc$60912$n4979
.sym 131754 picorv32.pcpi_mul.pcpi_insn[28]
.sym 131755 picorv32.pcpi_mul.pcpi_insn[31]
.sym 131756 picorv32.pcpi_mul.pcpi_insn[29]
.sym 131757 picorv32.pcpi_mul.pcpi_insn[30]
.sym 131760 picorv32.mem_rdata_latched_noshuffle[27]
.sym 131767 $abc$60912$n4686_1
.sym 131775 $abc$60912$n4799
.sym 131779 picorv32.latched_stalu
.sym 131785 picorv32.mem_rdata_q[31]
.sym 131788 $abc$60912$n4754
.sym 131789 sys_clk_$glb_clk
.sym 131797 $abc$60912$n6981_1
.sym 131798 $abc$60912$n7510
.sym 131800 $abc$60912$n7290
.sym 131805 $abc$60912$n5754_1
.sym 131806 $abc$60912$n5395
.sym 131808 picorv32.reg_pc[0]
.sym 131809 $abc$60912$n9802
.sym 131810 $abc$60912$n9802
.sym 131864 picorv32.decoded_rs2[3]
.sym 131865 picorv32.cpuregs_rs1[25]
.sym 131878 $abc$60912$n7380_1
.sym 131880 picorv32.decoded_rd[2]
.sym 131886 picorv32.decoded_imm[14]
.sym 131888 picorv32.cpuregs_wrdata[12]
.sym 131889 picorv32.mem_rdata_latched_noshuffle[31]
.sym 131897 picorv32.mem_rdata_latched_noshuffle[31]
.sym 131910 picorv32.cpuregs_rs1[25]
.sym 131916 picorv32.decoded_imm[14]
.sym 131921 picorv32.decoded_rs2[3]
.sym 131928 picorv32.decoded_rd[2]
.sym 131934 picorv32.cpuregs_wrdata[12]
.sym 131939 $abc$60912$n7380_1
.sym 131944 sys_clk_$glb_clk
.sym 131950 picorv32.mem_rdata_q[31]
.sym 131951 picorv32.cpuregs_rs1[25]
.sym 131953 picorv32.reg_pc[11]
.sym 131954 picorv32.mem_rdata_q[31]
.sym 131955 $abc$60912$n5778_1
.sym 131958 $abc$60912$n4693_1
.sym 131963 $abc$60912$n7554_1
.sym 132019 spiflash_counter[6]
.sym 132021 spiflash_counter[3]
.sym 132025 spiflash_counter[0]
.sym 132028 spiflash_counter[2]
.sym 132029 spiflash_counter[1]
.sym 132035 spiflash_counter[4]
.sym 132037 spiflash_counter[5]
.sym 132054 spiflash_counter[0]
.sym 132057 $auto$alumacc.cc:474:replace_alu$6719.C[2]
.sym 132060 spiflash_counter[1]
.sym 132063 $auto$alumacc.cc:474:replace_alu$6719.C[3]
.sym 132066 spiflash_counter[2]
.sym 132067 $auto$alumacc.cc:474:replace_alu$6719.C[2]
.sym 132069 $auto$alumacc.cc:474:replace_alu$6719.C[4]
.sym 132071 spiflash_counter[3]
.sym 132073 $auto$alumacc.cc:474:replace_alu$6719.C[3]
.sym 132075 $auto$alumacc.cc:474:replace_alu$6719.C[5]
.sym 132078 spiflash_counter[4]
.sym 132079 $auto$alumacc.cc:474:replace_alu$6719.C[4]
.sym 132081 $auto$alumacc.cc:474:replace_alu$6719.C[6]
.sym 132083 spiflash_counter[5]
.sym 132085 $auto$alumacc.cc:474:replace_alu$6719.C[5]
.sym 132087 $nextpnr_ICESTORM_LC_19$I3
.sym 132090 spiflash_counter[6]
.sym 132091 $auto$alumacc.cc:474:replace_alu$6719.C[6]
.sym 132097 $nextpnr_ICESTORM_LC_19$I3
.sym 132107 $abc$60912$n4498_1
.sym 132109 $abc$60912$n4604
.sym 132113 picorv32.reg_out[1]
.sym 132118 picorv32.decoded_imm_uj[15]
.sym 132120 $abc$60912$n7380_1
.sym 132176 $abc$60912$n5907
.sym 132177 $abc$60912$n5909
.sym 132180 $abc$60912$n5915
.sym 132181 $abc$60912$n5903
.sym 132184 $abc$60912$n4471
.sym 132186 $abc$60912$n5645_1
.sym 132188 spiflash_counter[0]
.sym 132189 $abc$60912$n5208_1
.sym 132192 spiflash_counter[3]
.sym 132196 $PACKER_VCC_NET_$glb_clk
.sym 132197 spiflash_counter[1]
.sym 132199 spiflash_counter[2]
.sym 132201 $abc$60912$n4708
.sym 132203 $abc$60912$n4518_1
.sym 132207 $abc$60912$n5915
.sym 132208 $abc$60912$n5645_1
.sym 132213 $abc$60912$n5645_1
.sym 132214 $abc$60912$n5907
.sym 132220 $abc$60912$n5645_1
.sym 132222 $abc$60912$n5909
.sym 132225 spiflash_counter[1]
.sym 132226 spiflash_counter[3]
.sym 132227 spiflash_counter[0]
.sym 132228 spiflash_counter[2]
.sym 132231 $abc$60912$n4518_1
.sym 132233 $abc$60912$n5208_1
.sym 132234 spiflash_counter[1]
.sym 132237 $abc$60912$n4471
.sym 132238 spiflash_counter[2]
.sym 132239 spiflash_counter[0]
.sym 132240 spiflash_counter[3]
.sym 132243 $abc$60912$n5208_1
.sym 132244 spiflash_counter[1]
.sym 132245 $abc$60912$n4518_1
.sym 132246 $abc$60912$n5903
.sym 132249 spiflash_counter[0]
.sym 132252 $PACKER_VCC_NET_$glb_clk
.sym 132253 $abc$60912$n4708
.sym 132254 sys_clk_$glb_clk
.sym 132255 sys_rst_$glb_sr
.sym 132262 picorv32.decoded_imm[25]
.sym 132263 $abc$60912$n7648
.sym 132267 picorv32.mem_rdata_q[20]
.sym 132272 picorv32.mem_rdata_latched_noshuffle[17]
.sym 132329 spiflash_counter[6]
.sym 132332 $abc$60912$n4470
.sym 132334 spiflash_counter[5]
.sym 132337 $abc$60912$n5911
.sym 132339 $abc$60912$n5913
.sym 132340 $abc$60912$n4708
.sym 132341 $abc$60912$n5645_1
.sym 132343 $auto$alumacc.cc:474:replace_alu$6719.C[7]
.sym 132345 spiflash_counter[4]
.sym 132346 spiflash_counter[7]
.sym 132351 $abc$60912$n5209
.sym 132356 $abc$60912$n5917
.sym 132363 $abc$60912$n5645_1
.sym 132365 $abc$60912$n5911
.sym 132368 $abc$60912$n5645_1
.sym 132369 $abc$60912$n5917
.sym 132374 spiflash_counter[6]
.sym 132375 spiflash_counter[5]
.sym 132376 spiflash_counter[4]
.sym 132377 spiflash_counter[7]
.sym 132380 spiflash_counter[7]
.sym 132382 $auto$alumacc.cc:474:replace_alu$6719.C[7]
.sym 132386 $abc$60912$n5209
.sym 132387 $abc$60912$n4470
.sym 132388 spiflash_counter[4]
.sym 132389 spiflash_counter[5]
.sym 132392 $abc$60912$n5913
.sym 132394 $abc$60912$n5645_1
.sym 132399 spiflash_counter[7]
.sym 132400 spiflash_counter[6]
.sym 132404 $abc$60912$n4470
.sym 132405 spiflash_counter[4]
.sym 132406 spiflash_counter[5]
.sym 132407 $abc$60912$n5209
.sym 132408 $abc$60912$n4708
.sym 132409 sys_clk_$glb_clk
.sym 132410 sys_rst_$glb_sr
.sym 132415 $abc$60912$n7630
.sym 132418 $PACKER_VCC_NET_$glb_clk
.sym 132419 picorv32.reg_next_pc[4]
.sym 132428 $abc$60912$n5801
.sym 132484 $abc$60912$n135
.sym 132489 $abc$60912$n9794
.sym 132490 picorv32.mem_rdata_q[31]
.sym 132496 $abc$60912$n6893_1
.sym 132502 $abc$60912$n4498_1
.sym 132503 $abc$60912$n4586
.sym 132507 $abc$60912$n4979
.sym 132511 picorv32.latched_stalu
.sym 132515 $abc$60912$n11462
.sym 132520 $abc$60912$n9794
.sym 132525 $abc$60912$n4979
.sym 132529 $abc$60912$n11462
.sym 132537 $abc$60912$n6893_1
.sym 132541 $abc$60912$n135
.sym 132550 picorv32.latched_stalu
.sym 132553 $abc$60912$n4498_1
.sym 132555 picorv32.mem_rdata_q[31]
.sym 132559 $abc$60912$n4586
.sym 132572 $abc$60912$n4754
.sym 132573 $abc$60912$n11443
.sym 132575 $abc$60912$n5778_1
.sym 132582 picorv32.cpuregs_wrdata[27]
.sym 132583 picorv32.reg_pc[5]
.sym 132585 $abc$60912$n6981_1
.sym 132640 picorv32.cpuregs_wrdata[3]
.sym 132642 $abc$60912$n6172_1
.sym 132643 $abc$60912$n5990
.sym 132647 $abc$60912$n4604
.sym 132651 picorv32.reg_next_pc[18]
.sym 132652 picorv32.mem_rdata_latched_noshuffle[23]
.sym 132662 $abc$60912$n9806
.sym 132663 picorv32.latched_stalu
.sym 132675 $abc$60912$n4604
.sym 132679 picorv32.mem_rdata_latched_noshuffle[23]
.sym 132685 picorv32.reg_next_pc[18]
.sym 132692 picorv32.cpuregs_wrdata[3]
.sym 132698 $abc$60912$n5990
.sym 132704 picorv32.latched_stalu
.sym 132709 $abc$60912$n9806
.sym 132714 $abc$60912$n6172_1
.sym 132725 $abc$60912$n5990
.sym 132727 picorv32.latched_rd[5]
.sym 132728 $abc$60912$n5990
.sym 132735 $abc$60912$n5990
.sym 132739 $abc$60912$n4870_1
.sym 132794 $abc$60912$n4752
.sym 132807 $abc$60912$n5778_1
.sym 132810 picorv32.reg_pc[2]
.sym 132811 picorv32.mem_rdata_latched_noshuffle[20]
.sym 132815 $abc$60912$n4777
.sym 132817 picorv32.latched_stalu
.sym 132819 $abc$60912$n5849
.sym 132820 picorv32.reg_pc[11]
.sym 132829 $abc$60912$n5778_1
.sym 132833 picorv32.latched_stalu
.sym 132841 $abc$60912$n4752
.sym 132847 $abc$60912$n4777
.sym 132854 picorv32.mem_rdata_latched_noshuffle[20]
.sym 132860 $abc$60912$n5849
.sym 132866 picorv32.reg_pc[11]
.sym 132872 picorv32.reg_pc[2]
.sym 132882 picorv32.decoded_imm[30]
.sym 132887 $abc$60912$n5809_1
.sym 132891 $abc$60912$n4977
.sym 132950 $abc$60912$n4977
.sym 132953 $abc$60912$n135
.sym 132955 $abc$60912$n5005
.sym 132956 spiflash_bus_adr[3]
.sym 132957 picorv32.decoded_imm[28]
.sym 132961 picorv32.decoded_imm_uj[25]
.sym 132963 picorv32.decoded_imm_uj[30]
.sym 132964 $abc$60912$n11461
.sym 132967 $abc$60912$n4754
.sym 132969 picorv32.latched_stalu
.sym 132972 $abc$60912$n11462
.sym 132974 $abc$60912$n5015
.sym 132977 picorv32.reg_next_pc[5]
.sym 132980 picorv32.instr_jal
.sym 132984 picorv32.latched_stalu
.sym 132990 $abc$60912$n11462
.sym 132997 picorv32.reg_next_pc[5]
.sym 133000 picorv32.decoded_imm_uj[30]
.sym 133001 $abc$60912$n5015
.sym 133002 $abc$60912$n4977
.sym 133003 picorv32.instr_jal
.sym 133006 $abc$60912$n11461
.sym 133012 picorv32.decoded_imm[28]
.sym 133021 spiflash_bus_adr[3]
.sym 133024 $abc$60912$n4977
.sym 133025 picorv32.instr_jal
.sym 133026 picorv32.decoded_imm_uj[25]
.sym 133027 $abc$60912$n5005
.sym 133028 $abc$60912$n4754
.sym 133029 sys_clk_$glb_clk
.sym 133030 $abc$60912$n135
.sym 133040 $abc$60912$n9802
.sym 133044 $abc$60912$n7201
.sym 133045 picorv32.decoded_imm_uj[25]
.sym 133047 picorv32.decoded_imm_uj[30]
.sym 133048 $abc$60912$n7010_1
.sym 133112 picorv32.reg_next_pc[4]
.sym 133113 picorv32.reg_pc[0]
.sym 133119 picorv32.cpuregs_wrdata[27]
.sym 133120 $abc$60912$n7216
.sym 133123 $abc$60912$n7192
.sym 133129 picorv32.decoded_imm[28]
.sym 133137 picorv32.decoded_imm[28]
.sym 133144 picorv32.reg_pc[0]
.sym 133152 $abc$60912$n7192
.sym 133156 picorv32.cpuregs_wrdata[27]
.sym 133161 $abc$60912$n7216
.sym 133167 picorv32.reg_next_pc[4]
.sym 133179 picorv32.reg_next_pc[4]
.sym 133192 $abc$60912$n6162
.sym 133194 picorv32.reg_next_pc[11]
.sym 133195 picorv32.latched_stalu
.sym 133196 picorv32.decoded_imm_uj[24]
.sym 133197 $abc$60912$n6172_1
.sym 133255 $PACKER_VCC_NET_$glb_clk
.sym 133259 $abc$60912$n6162
.sym 133261 $abc$60912$n4536
.sym 133263 $PACKER_VCC_NET_$glb_clk
.sym 133266 $abc$60912$n4532
.sym 133273 $abc$60912$n4754
.sym 133275 picorv32.latched_stalu
.sym 133277 $abc$60912$n10148
.sym 133283 basesoc_uart_phy_tx_bitcount[0]
.sym 133292 $abc$60912$n10148
.sym 133295 $abc$60912$n4532
.sym 133301 $PACKER_VCC_NET_$glb_clk
.sym 133304 $PACKER_VCC_NET_$glb_clk
.sym 133305 basesoc_uart_phy_tx_bitcount[0]
.sym 133311 $abc$60912$n6162
.sym 133318 $PACKER_VCC_NET_$glb_clk
.sym 133323 picorv32.latched_stalu
.sym 133330 $PACKER_VCC_NET_$glb_clk
.sym 133336 $abc$60912$n4754
.sym 133338 $abc$60912$n4536
.sym 133339 sys_clk_$glb_clk
.sym 133340 sys_rst_$glb_sr
.sym 133345 picorv32.latched_stalu
.sym 133348 picorv32.latched_stalu
.sym 133349 $abc$60912$n7510
.sym 133357 $abc$60912$n4754
.sym 133359 $PACKER_VCC_NET_$glb_clk
.sym 133416 $abc$60912$n7162
.sym 133418 $PACKER_VCC_NET_$glb_clk
.sym 133420 $abc$60912$n4536
.sym 133427 picorv32.mem_rdata_latched_noshuffle[31]
.sym 133430 $abc$60912$n5111
.sym 133432 $abc$60912$n4752
.sym 133437 picorv32.latched_stalu
.sym 133448 picorv32.latched_stalu
.sym 133459 $abc$60912$n4536
.sym 133466 picorv32.mem_rdata_latched_noshuffle[31]
.sym 133473 $abc$60912$n7162
.sym 133480 $abc$60912$n5111
.sym 133483 picorv32.mem_rdata_latched_noshuffle[31]
.sym 133492 $PACKER_VCC_NET_$glb_clk
.sym 133493 $abc$60912$n4752
.sym 133494 sys_clk_$glb_clk
.sym 133513 picorv32.cpuregs_wrdata[6]
.sym 133570 basesoc_uart_phy_tx_bitcount[1]
.sym 133580 $abc$60912$n4532
.sym 133584 $abc$60912$n5771_1
.sym 133587 $abc$60912$n7171
.sym 133591 picorv32.decoded_imm[30]
.sym 133596 $abc$60912$n4537
.sym 133597 picorv32.decoded_imm[26]
.sym 133599 picorv32.reg_next_pc[20]
.sym 133602 $abc$60912$n7171
.sym 133610 basesoc_uart_phy_tx_bitcount[1]
.sym 133611 $abc$60912$n4532
.sym 133629 picorv32.reg_next_pc[20]
.sym 133635 $abc$60912$n5771_1
.sym 133640 picorv32.decoded_imm[30]
.sym 133644 picorv32.decoded_imm[26]
.sym 133648 $abc$60912$n4537
.sym 133649 sys_clk_$glb_clk
.sym 133650 sys_rst_$glb_sr
.sym 133658 $abc$60912$n7510
.sym 133666 $abc$60912$n7323
.sym 133668 picorv32.reg_pc[21]
.sym 133737 $abc$60912$n11443
.sym 133742 picorv32.latched_rd[5]
.sym 133744 picorv32.reg_next_pc[11]
.sym 133751 $abc$60912$n5990
.sym 133757 picorv32.reg_next_pc[11]
.sym 133778 picorv32.latched_rd[5]
.sym 133781 $abc$60912$n11443
.sym 133802 $abc$60912$n5990
.sym 133817 $abc$60912$n11450
.sym 133881 $abc$60912$n6726
.sym 133883 picorv32.latched_rd[4]
.sym 133893 $abc$60912$n4893_1
.sym 133915 $abc$60912$n4893_1
.sym 133933 picorv32.latched_rd[4]
.sym 133938 $abc$60912$n6726
.sym 134050 picorv32.cpuregs_wrdata[6]
.sym 134076 picorv32.cpuregs_wrdata[6]
.sym 134137 picorv32.cpuregs_rs1[23]
.sym 134195 $abc$60912$n5809_1
.sym 134227 $abc$60912$n8725_1
.sym 134229 $abc$60912$n5809_1
.sym 134231 $PACKER_VCC_NET_$glb_clk
.sym 134250 $PACKER_VCC_NET_$glb_clk
.sym 134258 $abc$60912$n5801
.sym 134259 $abc$60912$n4696
.sym 134260 $abc$60912$n11456
.sym 134287 picorv32.instr_maskirq
.sym 134317 $abc$60912$n4578
.sym 134318 $abc$60912$n6652_1
.sym 134319 $abc$60912$n7647
.sym 134349 $abc$60912$n9830
.sym 134378 $abc$60912$n5801
.sym 134379 $abc$60912$n4696
.sym 134380 $abc$60912$n11456
.sym 134437 $abc$60912$n4578
.sym 134438 $abc$60912$n6652_1
.sym 134469 $abc$60912$n9830
.sym 134470 $abc$60912$n7005_1
.sym 134497 $abc$60912$n7290
.sym 134498 $abc$60912$n5801
.sym 134499 $abc$60912$n4696
.sym 134500 $abc$60912$n11456
.sym 134557 $abc$60912$n4578
.sym 134558 $abc$60912$n6652_1
.sym 134589 $abc$60912$n9830
.sym 134590 $abc$60912$n7005_1
.sym 134617 $abc$60912$n7290
.sym 134618 $abc$60912$n5801
.sym 134619 picorv32.reg_op1[14]
.sym 134620 $abc$60912$n11456
.sym 134647 $abc$60912$n4590
.sym 134648 $abc$60912$n7554_1
.sym 134649 picorv32.irq_state[0]
.sym 134650 $abc$60912$n5750_1
.sym 134677 $abc$60912$n4578
.sym 134678 $abc$60912$n6652_1
.sym 134681 $abc$60912$n765
.sym 134703 $abc$60912$n765
.sym 134710 $abc$60912$n7005_1
.sym 134711 picorv32.pcpi_div.start
.sym 134735 picorv32.pcpi_div.start
.sym 134737 picorv32.irq_state[0]
.sym 134738 $abc$60912$n5801
.sym 134739 picorv32.reg_op1[14]
.sym 134740 $abc$60912$n11456
.sym 134766 $abc$60912$n5778_1
.sym 134768 picorv32.irq_state[0]
.sym 134796 $abc$60912$n4578
.sym 134797 picorv32.decoded_imm_uj[15]
.sym 134798 $abc$60912$n5805
.sym 134799 picorv32.cpuregs_wrdata[26]
.sym 134827 picorv32.cpuregs_wrdata[6]
.sym 134829 $abc$60912$n7005_1
.sym 134856 picorv32.irq_state[0]
.sym 134857 $abc$60912$n8725_1
.sym 134858 picorv32.reg_op1[14]
.sym 134859 $abc$60912$n11456
.sym 134887 picorv32.reg_pc[5]
.sym 134888 $abc$60912$n7168
.sym 134917 picorv32.decoded_imm_uj[15]
.sym 134919 picorv32.cpuregs_wrdata[26]
.sym 134946 picorv32.decoded_imm_uj[19]
.sym 134947 picorv32.cpuregs_wrdata[6]
.sym 134949 $abc$60912$n7005_1
.sym 134976 $abc$60912$n9802
.sym 134977 $abc$60912$n8725_1
.sym 134978 picorv32.reg_op1[14]
.sym 134979 $abc$60912$n5809_1
.sym 135007 picorv32.reg_pc[5]
.sym 135039 picorv32.cpuregs_wrdata[26]
.sym 135067 $abc$60912$n7219
.sym 135349 $abc$60912$n5960
.sym 135385 $abc$60912$n6794_1
.sym 135391 $abc$60912$n11699
.sym 135429 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 135442 $PACKER_GND_NET
.sym 135450 $PACKER_GND_NET
.sym 135513 $abc$60912$n4713
.sym 135542 sram_bus_dat_w[5]
.sym 135558 sram_bus_dat_w[6]
.sym 135590 sram_bus_dat_w[2]
.sym 135598 sram_bus_dat_w[5]
.sym 135602 sram_bus_dat_w[3]
.sym 135609 $abc$60912$n4771
.sym 135613 $abc$60912$n7990
.sym 135633 basesoc_timer0_zero_pending
.sym 135634 csrbank3_reload0_w[1]
.sym 135635 basesoc_timer0_value[1]
.sym 135636 basesoc_timer0_zero_trigger
.sym 135642 csrbank3_load0_w[1]
.sym 135643 $abc$60912$n5655
.sym 135644 csrbank3_en0_w
.sym 135661 $abc$60912$n8769
.sym 135662 csrbank3_load1_w[5]
.sym 135663 $abc$60912$n5679_1
.sym 135664 csrbank3_en0_w
.sym 135670 csrbank3_reload1_w[5]
.sym 135671 $abc$60912$n5971
.sym 135672 basesoc_timer0_zero_trigger
.sym 135677 $abc$60912$n11050
.sym 135681 $abc$60912$n6135_1
.sym 135685 sram_bus_dat_w[3]
.sym 135693 picorv32.reg_op2[28]
.sym 135694 basesoc_timer0_value[14]
.sym 135698 basesoc_timer0_value[13]
.sym 135705 $abc$60912$n7955
.sym 135706 basesoc_timer0_value[5]
.sym 135714 basesoc_timer0_value[6]
.sym 135718 csrbank3_value0_w[6]
.sym 135719 $abc$60912$n5476
.sym 135720 $abc$60912$n5546
.sym 135721 $abc$60912$n5547
.sym 135722 basesoc_timer0_value[19]
.sym 135726 basesoc_timer0_value[27]
.sym 135730 basesoc_timer0_value[18]
.sym 135734 basesoc_timer0_value[21]
.sym 135738 $abc$60912$n5482
.sym 135739 csrbank3_value1_w[6]
.sym 135742 $abc$60912$n5488
.sym 135743 csrbank3_value3_w[6]
.sym 135746 $abc$60912$n5488
.sym 135747 csrbank3_value3_w[3]
.sym 135748 $abc$60912$n5486
.sym 135749 csrbank3_value2_w[3]
.sym 135750 csrbank3_reload2_w[2]
.sym 135751 $abc$60912$n5986
.sym 135752 basesoc_timer0_zero_trigger
.sym 135754 csrbank3_load3_w[5]
.sym 135755 $abc$60912$n5711_1
.sym 135756 csrbank3_en0_w
.sym 135758 csrbank3_load2_w[3]
.sym 135759 $abc$60912$n5691
.sym 135760 csrbank3_en0_w
.sym 135762 $abc$60912$n5482
.sym 135763 csrbank3_value1_w[5]
.sym 135764 $abc$60912$n5163_1
.sym 135765 csrbank3_load3_w[5]
.sym 135766 csrbank3_reload3_w[5]
.sym 135767 $abc$60912$n6019
.sym 135768 basesoc_timer0_zero_trigger
.sym 135770 csrbank3_load2_w[5]
.sym 135771 $abc$60912$n5695_1
.sym 135772 csrbank3_en0_w
.sym 135774 csrbank3_load2_w[2]
.sym 135775 $abc$60912$n5689_1
.sym 135776 csrbank3_en0_w
.sym 135778 $abc$60912$n5486
.sym 135779 csrbank3_value2_w[5]
.sym 135780 $abc$60912$n5476
.sym 135781 csrbank3_value0_w[5]
.sym 135785 csrbank3_load0_w[0]
.sym 135789 picorv32.reg_op1[7]
.sym 135793 csrbank3_reload0_w[0]
.sym 135794 csrbank3_load1_w[5]
.sym 135795 $abc$60912$n5159_1
.sym 135796 $abc$60912$n5531
.sym 135798 sram_bus_dat_w[3]
.sym 135809 $abc$60912$n5166_1
.sym 135813 $abc$60912$n6699_1
.sym 135814 basesoc_timer0_zero_trigger
.sym 135815 basesoc_timer0_zero_old_trigger
.sym 135825 $abc$60912$n6142
.sym 135829 csrbank3_reload3_w[5]
.sym 135833 spiflash_bus_adr[7]
.sym 135834 basesoc_timer0_zero_trigger
.sym 135845 sram_bus_dat_w[2]
.sym 135853 $abc$60912$n8975
.sym 135862 $abc$60912$n4671
.sym 135874 $abc$60912$n4671
.sym 135875 $abc$60912$n5192
.sym 135881 $abc$60912$n8974
.sym 135942 basesoc_uart_phy_rx_busy
.sym 135943 $abc$60912$n10051
.sym 135946 basesoc_uart_phy_rx_busy
.sym 135947 $abc$60912$n10057
.sym 135954 basesoc_uart_phy_rx_busy
.sym 135955 $abc$60912$n10059
.sym 135959 csrbank5_tuning_word0_w[0]
.sym 135960 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 135962 basesoc_uart_phy_rx_busy
.sym 135963 $abc$60912$n10049
.sym 135969 csrbank5_tuning_word1_w[4]
.sym 135970 basesoc_uart_phy_rx_busy
.sym 135971 $abc$60912$n10053
.sym 135978 basesoc_uart_phy_rx_busy
.sym 135979 $abc$60912$n10077
.sym 135982 basesoc_uart_phy_rx_busy
.sym 135983 $abc$60912$n10079
.sym 135986 basesoc_uart_phy_rx_busy
.sym 135987 $abc$60912$n10073
.sym 135990 basesoc_uart_phy_rx_busy
.sym 135991 $abc$60912$n10067
.sym 135994 basesoc_uart_phy_rx_busy
.sym 135995 $abc$60912$n10069
.sym 135998 basesoc_uart_phy_rx_busy
.sym 135999 $abc$60912$n10075
.sym 136002 basesoc_uart_phy_rx_busy
.sym 136003 $abc$60912$n10065
.sym 136006 basesoc_uart_phy_rx_busy
.sym 136007 $abc$60912$n10081
.sym 136010 basesoc_uart_phy_rx_busy
.sym 136011 $abc$60912$n10083
.sym 136018 basesoc_uart_phy_rx_busy
.sym 136019 $abc$60912$n10093
.sym 136022 basesoc_uart_phy_rx_busy
.sym 136023 $abc$60912$n10089
.sym 136038 basesoc_uart_phy_rx_busy
.sym 136039 $abc$60912$n10109
.sym 136053 $abc$60912$n6126_1
.sym 136054 basesoc_uart_phy_rx_busy
.sym 136055 $abc$60912$n10097
.sym 136058 basesoc_uart_phy_rx_busy
.sym 136059 $abc$60912$n10107
.sym 136094 $PACKER_GND_NET
.sym 136098 $PACKER_GND_NET
.sym 136106 sram_bus_dat_w[5]
.sym 136110 sram_bus_dat_w[3]
.sym 136125 $abc$60912$n5937_1
.sym 136273 $abc$60912$n4703
.sym 136294 picorv32.reg_op2[31]
.sym 136295 picorv32.pcpi_mul.instr_rs2_signed
.sym 136296 picorv32.pcpi_mul.rs2[38]
.sym 136297 picorv32.pcpi_mul.mul_waiting
.sym 136302 picorv32.pcpi_mul.rs2[38]
.sym 136303 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136304 picorv32.pcpi_mul.rd[38]
.sym 136305 picorv32.pcpi_mul.rdx[38]
.sym 136306 $PACKER_GND_NET
.sym 136314 picorv32.pcpi_mul.rd[38]
.sym 136315 picorv32.pcpi_mul.rdx[38]
.sym 136316 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136317 picorv32.pcpi_mul.rs2[38]
.sym 136334 $PACKER_GND_NET
.sym 136342 picorv32.reg_op2[31]
.sym 136343 picorv32.pcpi_mul.instr_rs2_signed
.sym 136344 picorv32.pcpi_mul.rs2[37]
.sym 136345 picorv32.pcpi_mul.mul_waiting
.sym 136354 $PACKER_GND_NET
.sym 136358 picorv32.pcpi_mul.rs1[43]
.sym 136359 $abc$60912$n9181
.sym 136360 picorv32.pcpi_mul.mul_waiting
.sym 136362 picorv32.pcpi_mul.rs1[41]
.sym 136363 $abc$60912$n9181
.sym 136364 picorv32.pcpi_mul.mul_waiting
.sym 136366 picorv32.pcpi_mul.rs1[42]
.sym 136367 $abc$60912$n9181
.sym 136368 picorv32.pcpi_mul.mul_waiting
.sym 136374 picorv32.pcpi_mul.rs1[40]
.sym 136375 $abc$60912$n9181
.sym 136376 picorv32.pcpi_mul.mul_waiting
.sym 136378 $PACKER_GND_NET
.sym 136382 picorv32.pcpi_mul.rs1[46]
.sym 136383 $abc$60912$n9181
.sym 136384 picorv32.pcpi_mul.mul_waiting
.sym 136386 $PACKER_GND_NET
.sym 136390 picorv32.pcpi_mul.rd[59]
.sym 136391 picorv32.pcpi_mul.rdx[59]
.sym 136392 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136393 picorv32.pcpi_mul.rs2[59]
.sym 136394 $PACKER_GND_NET
.sym 136398 picorv32.pcpi_mul.rs1[48]
.sym 136399 $abc$60912$n9181
.sym 136400 picorv32.pcpi_mul.mul_waiting
.sym 136402 picorv32.reg_op2[31]
.sym 136403 picorv32.pcpi_mul.instr_rs2_signed
.sym 136404 picorv32.pcpi_mul.rs2[58]
.sym 136405 picorv32.pcpi_mul.mul_waiting
.sym 136406 picorv32.pcpi_mul.rs1[39]
.sym 136407 $abc$60912$n9181
.sym 136408 picorv32.pcpi_mul.mul_waiting
.sym 136410 picorv32.pcpi_mul.rs1[47]
.sym 136411 $abc$60912$n9181
.sym 136412 picorv32.pcpi_mul.mul_waiting
.sym 136414 picorv32.pcpi_mul.rs1[38]
.sym 136415 $abc$60912$n9181
.sym 136416 picorv32.pcpi_mul.mul_waiting
.sym 136418 picorv32.pcpi_mul.rs2[59]
.sym 136419 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136420 picorv32.pcpi_mul.rd[59]
.sym 136421 picorv32.pcpi_mul.rdx[59]
.sym 136422 $PACKER_GND_NET
.sym 136426 $PACKER_GND_NET
.sym 136430 picorv32.pcpi_mul.rs1[37]
.sym 136431 $abc$60912$n9181
.sym 136432 picorv32.pcpi_mul.mul_waiting
.sym 136434 picorv32.reg_op2[31]
.sym 136435 picorv32.pcpi_mul.instr_rs2_signed
.sym 136436 picorv32.pcpi_mul.rs2[33]
.sym 136437 picorv32.pcpi_mul.mul_waiting
.sym 136438 $PACKER_GND_NET
.sym 136442 picorv32.reg_op2[31]
.sym 136443 picorv32.pcpi_mul.instr_rs2_signed
.sym 136444 picorv32.pcpi_mul.rs2[32]
.sym 136445 picorv32.pcpi_mul.mul_waiting
.sym 136446 picorv32.reg_op2[31]
.sym 136447 picorv32.pcpi_mul.instr_rs2_signed
.sym 136448 picorv32.pcpi_mul.rs2[34]
.sym 136449 picorv32.pcpi_mul.mul_waiting
.sym 136450 picorv32.reg_op2[31]
.sym 136451 picorv32.pcpi_mul.instr_rs2_signed
.sym 136452 picorv32.pcpi_mul.rs2[31]
.sym 136453 picorv32.pcpi_mul.mul_waiting
.sym 136454 picorv32.pcpi_mul.rd[31]
.sym 136455 picorv32.pcpi_mul.rdx[31]
.sym 136456 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136457 picorv32.pcpi_mul.rs2[31]
.sym 136461 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136465 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136468 $abc$60912$n11720
.sym 136469 $auto$maccmap.cc:240:synth$11725.C[4]
.sym 136474 picorv32.pcpi_mul.rd[32]
.sym 136475 picorv32.pcpi_mul.rdx[32]
.sym 136476 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136477 picorv32.pcpi_mul.rs2[32]
.sym 136479 $abc$60912$n11809
.sym 136482 picorv32.pcpi_mul.rs2[32]
.sym 136483 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136484 picorv32.pcpi_mul.rd[32]
.sym 136485 picorv32.pcpi_mul.rdx[32]
.sym 136487 $abc$60912$n10466
.sym 136488 $abc$60912$n10468
.sym 136491 $abc$60912$n11722
.sym 136492 $abc$60912$n11718
.sym 136493 $auto$maccmap.cc:240:synth$11725.C[2]
.sym 136495 $abc$60912$n11723
.sym 136496 $abc$60912$n11719
.sym 136497 $auto$maccmap.cc:240:synth$11725.C[3]
.sym 136501 $nextpnr_ICESTORM_LC_81$I3
.sym 136502 picorv32.pcpi_mul.rs2[31]
.sym 136503 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136504 picorv32.pcpi_mul.rd[31]
.sym 136505 picorv32.pcpi_mul.rdx[31]
.sym 136506 picorv32.pcpi_mul.rd[30]
.sym 136507 picorv32.pcpi_mul.rdx[30]
.sym 136508 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136509 picorv32.pcpi_mul.rs2[30]
.sym 136510 $abc$60912$n10466
.sym 136511 $abc$60912$n10468
.sym 136514 picorv32.pcpi_mul.rs2[30]
.sym 136515 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136516 picorv32.pcpi_mul.rd[30]
.sym 136517 picorv32.pcpi_mul.rdx[30]
.sym 136518 picorv32.pcpi_mul.rd[29]
.sym 136519 picorv32.pcpi_mul.rdx[29]
.sym 136520 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136521 picorv32.pcpi_mul.rs2[29]
.sym 136522 $PACKER_GND_NET
.sym 136529 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136530 picorv32.pcpi_mul.rs2[29]
.sym 136531 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136532 picorv32.pcpi_mul.rd[29]
.sym 136533 picorv32.pcpi_mul.rdx[29]
.sym 136534 $PACKER_GND_NET
.sym 136541 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136542 $PACKER_GND_NET
.sym 136558 sram_bus_dat_w[2]
.sym 136569 picorv32.cpuregs_rs1[24]
.sym 136581 $abc$60912$n4713
.sym 136583 $abc$60912$n10414
.sym 136584 $abc$60912$n10416
.sym 136587 $abc$60912$n11497
.sym 136588 $abc$60912$n11486
.sym 136589 $auto$maccmap.cc:240:synth$11337.C[2]
.sym 136591 $abc$60912$n11499
.sym 136592 $abc$60912$n11489
.sym 136593 $auto$maccmap.cc:240:synth$11337.C[3]
.sym 136597 $nextpnr_ICESTORM_LC_68$I3
.sym 136598 picorv32.pcpi_mul.rd[2]
.sym 136599 picorv32.pcpi_mul.rdx[2]
.sym 136600 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136601 picorv32.pcpi_mul.rs2[2]
.sym 136605 $abc$60912$n4506
.sym 136606 picorv32.pcpi_mul.rs2[2]
.sym 136607 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 136608 picorv32.pcpi_mul.rd[2]
.sym 136609 picorv32.pcpi_mul.rdx[2]
.sym 136614 sram_bus_dat_w[3]
.sym 136621 storage[9][2]
.sym 136630 sram_bus_dat_w[7]
.sym 136634 sram_bus_dat_w[5]
.sym 136638 sram_bus_dat_w[0]
.sym 136646 basesoc_timer0_value[8]
.sym 136650 basesoc_timer0_value[1]
.sym 136654 csrbank3_reload1_w[1]
.sym 136655 $abc$60912$n5959
.sym 136656 basesoc_timer0_zero_trigger
.sym 136658 basesoc_timer0_value[0]
.sym 136659 basesoc_timer0_value[1]
.sym 136660 basesoc_timer0_value[2]
.sym 136661 basesoc_timer0_value[3]
.sym 136662 sys_rst
.sym 136663 basesoc_timer0_value[0]
.sym 136664 csrbank3_en0_w
.sym 136666 basesoc_timer0_value[3]
.sym 136673 csrbank3_reload1_w[6]
.sym 136674 basesoc_timer0_value[9]
.sym 136678 csrbank3_reload1_w[6]
.sym 136679 $abc$60912$n5974
.sym 136680 basesoc_timer0_zero_trigger
.sym 136686 basesoc_timer0_value[12]
.sym 136687 basesoc_timer0_value[13]
.sym 136688 basesoc_timer0_value[14]
.sym 136689 basesoc_timer0_value[15]
.sym 136690 csrbank3_reload1_w[4]
.sym 136691 $abc$60912$n5968
.sym 136692 basesoc_timer0_zero_trigger
.sym 136694 $abc$60912$n5187_1
.sym 136695 $abc$60912$n5188
.sym 136696 $abc$60912$n5189
.sym 136697 $abc$60912$n5190
.sym 136698 sram_bus_dat_w[6]
.sym 136702 basesoc_timer0_value[8]
.sym 136703 basesoc_timer0_value[9]
.sym 136704 basesoc_timer0_value[10]
.sym 136705 basesoc_timer0_value[11]
.sym 136706 sram_bus_dat_w[7]
.sym 136710 $abc$60912$n5181_1
.sym 136711 $abc$60912$n5186_1
.sym 136714 csrbank3_load2_w[4]
.sym 136715 $abc$60912$n5693_1
.sym 136716 csrbank3_en0_w
.sym 136718 csrbank3_reload2_w[5]
.sym 136719 $abc$60912$n5995
.sym 136720 basesoc_timer0_zero_trigger
.sym 136722 csrbank3_load0_w[5]
.sym 136723 $abc$60912$n5663_1
.sym 136724 csrbank3_en0_w
.sym 136726 csrbank3_load2_w[6]
.sym 136727 $abc$60912$n5697
.sym 136728 csrbank3_en0_w
.sym 136730 basesoc_timer0_value[4]
.sym 136731 basesoc_timer0_value[5]
.sym 136732 basesoc_timer0_value[6]
.sym 136733 basesoc_timer0_value[7]
.sym 136734 $abc$60912$n5168_1
.sym 136735 $abc$60912$n5154_1
.sym 136736 sys_rst
.sym 136738 csrbank3_load1_w[6]
.sym 136739 $abc$60912$n5681
.sym 136740 csrbank3_en0_w
.sym 136742 $abc$60912$n5182
.sym 136743 $abc$60912$n5183_1
.sym 136744 $abc$60912$n5184_1
.sym 136745 $abc$60912$n5185
.sym 136746 basesoc_timer0_value[30]
.sym 136750 $abc$60912$n5482
.sym 136751 csrbank3_value1_w[1]
.sym 136752 $abc$60912$n5168_1
.sym 136753 csrbank3_reload1_w[1]
.sym 136754 basesoc_timer0_value[20]
.sym 136755 basesoc_timer0_value[21]
.sym 136756 basesoc_timer0_value[22]
.sym 136757 basesoc_timer0_value[23]
.sym 136758 basesoc_timer0_value[15]
.sym 136762 $abc$60912$n5488
.sym 136763 csrbank3_value3_w[5]
.sym 136764 $abc$60912$n5168_1
.sym 136765 csrbank3_reload1_w[5]
.sym 136766 basesoc_timer0_value[10]
.sym 136770 basesoc_timer0_value[20]
.sym 136774 basesoc_timer0_value[31]
.sym 136778 basesoc_timer0_value[4]
.sym 136782 basesoc_timer0_value[11]
.sym 136786 basesoc_timer0_value[16]
.sym 136787 basesoc_timer0_value[17]
.sym 136788 basesoc_timer0_value[18]
.sym 136789 basesoc_timer0_value[19]
.sym 136790 $abc$60912$n5488
.sym 136791 csrbank3_value3_w[4]
.sym 136792 $abc$60912$n5476
.sym 136793 csrbank3_value0_w[4]
.sym 136794 basesoc_timer0_value[28]
.sym 136798 csrbank3_value0_w[3]
.sym 136799 $abc$60912$n5476
.sym 136800 $abc$60912$n5482
.sym 136801 csrbank3_value1_w[3]
.sym 136802 basesoc_timer0_value[28]
.sym 136803 basesoc_timer0_value[29]
.sym 136804 basesoc_timer0_value[30]
.sym 136805 basesoc_timer0_value[31]
.sym 136806 sram_bus_dat_w[6]
.sym 136810 csrbank3_reload2_w[5]
.sym 136811 $abc$60912$n5171_1
.sym 136812 $abc$60912$n5536
.sym 136813 $abc$60912$n5533
.sym 136814 $abc$60912$n5482
.sym 136815 csrbank3_value1_w[7]
.sym 136816 $abc$60912$n5171_1
.sym 136817 csrbank3_reload2_w[7]
.sym 136818 csrbank3_reload3_w[5]
.sym 136819 $abc$60912$n5174_1
.sym 136820 $abc$60912$n5534_1
.sym 136821 $abc$60912$n5535_1
.sym 136822 csrbank3_reload2_w[3]
.sym 136823 $abc$60912$n5171_1
.sym 136824 $abc$60912$n5514
.sym 136826 sram_bus_dat_w[7]
.sym 136830 $abc$60912$n5488
.sym 136831 csrbank3_value3_w[7]
.sym 136832 $abc$60912$n5476
.sym 136833 csrbank3_value0_w[7]
.sym 136834 $abc$60912$n5482
.sym 136835 csrbank3_value1_w[2]
.sym 136836 $abc$60912$n5171_1
.sym 136837 csrbank3_reload2_w[2]
.sym 136838 csrbank3_reload1_w[2]
.sym 136839 $abc$60912$n5168_1
.sym 136840 $abc$60912$n5503
.sym 136845 $PACKER_VCC_NET_$glb_clk
.sym 136846 csrbank3_load2_w[1]
.sym 136847 $abc$60912$n5687
.sym 136848 csrbank3_en0_w
.sym 136850 csrbank3_load0_w[0]
.sym 136851 $abc$60912$n5653
.sym 136852 csrbank3_en0_w
.sym 136854 csrbank3_reload0_w[0]
.sym 136855 $abc$60912$n5932
.sym 136856 basesoc_timer0_zero_trigger
.sym 136859 basesoc_timer0_value[0]
.sym 136861 $PACKER_VCC_NET_$glb_clk
.sym 136865 $abc$60912$n2699
.sym 136869 csrbank3_reload0_w[5]
.sym 136873 picorv32.alu_out_q[23]
.sym 136874 sram_bus_dat_w[1]
.sym 136881 $abc$60912$n5140
.sym 136885 $abc$60912$n7040_1
.sym 136889 $abc$60912$n6787
.sym 136890 sram_bus_dat_w[2]
.sym 136897 csrbank3_value3_w[0]
.sym 136901 $abc$60912$n11020
.sym 136917 $abc$60912$n4672
.sym 136922 sram_bus_dat_w[5]
.sym 136929 picorv32.reg_op2[20]
.sym 136950 $abc$60912$n7
.sym 136957 $abc$60912$n7617
.sym 136967 csrbank5_tuning_word0_w[0]
.sym 136968 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 136971 csrbank5_tuning_word0_w[1]
.sym 136972 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 136973 $auto$alumacc.cc:474:replace_alu$6695.C[1]
.sym 136975 csrbank5_tuning_word0_w[2]
.sym 136976 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 136977 $auto$alumacc.cc:474:replace_alu$6695.C[2]
.sym 136979 csrbank5_tuning_word0_w[3]
.sym 136980 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 136981 $auto$alumacc.cc:474:replace_alu$6695.C[3]
.sym 136983 csrbank5_tuning_word0_w[4]
.sym 136984 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 136985 $auto$alumacc.cc:474:replace_alu$6695.C[4]
.sym 136987 csrbank5_tuning_word0_w[5]
.sym 136988 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 136989 $auto$alumacc.cc:474:replace_alu$6695.C[5]
.sym 136991 csrbank5_tuning_word0_w[6]
.sym 136992 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 136993 $auto$alumacc.cc:474:replace_alu$6695.C[6]
.sym 136995 csrbank5_tuning_word0_w[7]
.sym 136996 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 136997 $auto$alumacc.cc:474:replace_alu$6695.C[7]
.sym 136999 csrbank5_tuning_word1_w[0]
.sym 137000 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 137001 $auto$alumacc.cc:474:replace_alu$6695.C[8]
.sym 137003 csrbank5_tuning_word1_w[1]
.sym 137004 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 137005 $auto$alumacc.cc:474:replace_alu$6695.C[9]
.sym 137007 csrbank5_tuning_word1_w[2]
.sym 137008 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 137009 $auto$alumacc.cc:474:replace_alu$6695.C[10]
.sym 137011 csrbank5_tuning_word1_w[3]
.sym 137012 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 137013 $auto$alumacc.cc:474:replace_alu$6695.C[11]
.sym 137015 csrbank5_tuning_word1_w[4]
.sym 137016 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 137017 $auto$alumacc.cc:474:replace_alu$6695.C[12]
.sym 137019 csrbank5_tuning_word1_w[5]
.sym 137020 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 137021 $auto$alumacc.cc:474:replace_alu$6695.C[13]
.sym 137023 csrbank5_tuning_word1_w[6]
.sym 137024 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 137025 $auto$alumacc.cc:474:replace_alu$6695.C[14]
.sym 137027 csrbank5_tuning_word1_w[7]
.sym 137028 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 137029 $auto$alumacc.cc:474:replace_alu$6695.C[15]
.sym 137031 csrbank5_tuning_word2_w[0]
.sym 137032 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 137033 $auto$alumacc.cc:474:replace_alu$6695.C[16]
.sym 137035 csrbank5_tuning_word2_w[1]
.sym 137036 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 137037 $auto$alumacc.cc:474:replace_alu$6695.C[17]
.sym 137039 csrbank5_tuning_word2_w[2]
.sym 137040 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 137041 $auto$alumacc.cc:474:replace_alu$6695.C[18]
.sym 137043 csrbank5_tuning_word2_w[3]
.sym 137044 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 137045 $auto$alumacc.cc:474:replace_alu$6695.C[19]
.sym 137047 csrbank5_tuning_word2_w[4]
.sym 137048 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 137049 $auto$alumacc.cc:474:replace_alu$6695.C[20]
.sym 137051 csrbank5_tuning_word2_w[5]
.sym 137052 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 137053 $auto$alumacc.cc:474:replace_alu$6695.C[21]
.sym 137055 csrbank5_tuning_word2_w[6]
.sym 137056 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 137057 $auto$alumacc.cc:474:replace_alu$6695.C[22]
.sym 137059 csrbank5_tuning_word2_w[7]
.sym 137060 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 137061 $auto$alumacc.cc:474:replace_alu$6695.C[23]
.sym 137063 csrbank5_tuning_word3_w[0]
.sym 137064 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 137065 $auto$alumacc.cc:474:replace_alu$6695.C[24]
.sym 137067 csrbank5_tuning_word3_w[1]
.sym 137068 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 137069 $auto$alumacc.cc:474:replace_alu$6695.C[25]
.sym 137071 csrbank5_tuning_word3_w[2]
.sym 137072 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 137073 $auto$alumacc.cc:474:replace_alu$6695.C[26]
.sym 137075 csrbank5_tuning_word3_w[3]
.sym 137076 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 137077 $auto$alumacc.cc:474:replace_alu$6695.C[27]
.sym 137079 csrbank5_tuning_word3_w[4]
.sym 137080 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 137081 $auto$alumacc.cc:474:replace_alu$6695.C[28]
.sym 137083 csrbank5_tuning_word3_w[5]
.sym 137084 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 137085 $auto$alumacc.cc:474:replace_alu$6695.C[29]
.sym 137087 csrbank5_tuning_word3_w[6]
.sym 137088 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 137089 $auto$alumacc.cc:474:replace_alu$6695.C[30]
.sym 137091 csrbank5_tuning_word3_w[7]
.sym 137092 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 137093 $auto$alumacc.cc:474:replace_alu$6695.C[31]
.sym 137097 $nextpnr_ICESTORM_LC_5$I3
.sym 137109 $auto$alumacc.cc:474:replace_alu$6695.C[32]
.sym 137110 sram_bus_dat_w[2]
.sym 137122 sram_bus_dat_w[5]
.sym 137130 $abc$60912$n7
.sym 137158 sram_bus_dat_w[3]
.sym 137194 sram_bus_dat_w[7]
.sym 137218 sram_bus_dat_w[2]
.sym 137238 picorv32.pcpi_mul.mul_counter[0]
.sym 137239 picorv32.pcpi_mul.mul_waiting
.sym 137240 $abc$60912$n765
.sym 137246 picorv32.pcpi_mul.mul_counter[1]
.sym 137255 picorv32.pcpi_mul.mul_counter[0]
.sym 137259 picorv32.pcpi_mul.mul_counter[1]
.sym 137260 $PACKER_VCC_NET_$glb_clk
.sym 137263 picorv32.pcpi_mul.mul_counter[2]
.sym 137264 $PACKER_VCC_NET_$glb_clk
.sym 137265 $auto$alumacc.cc:474:replace_alu$6811.C[2]
.sym 137267 picorv32.pcpi_mul.mul_counter[3]
.sym 137268 $PACKER_VCC_NET_$glb_clk
.sym 137269 $auto$alumacc.cc:474:replace_alu$6811.C[3]
.sym 137271 picorv32.pcpi_mul.mul_counter[4]
.sym 137272 $PACKER_VCC_NET_$glb_clk
.sym 137273 $auto$alumacc.cc:474:replace_alu$6811.C[4]
.sym 137275 picorv32.pcpi_mul.mul_counter[5]
.sym 137276 $PACKER_VCC_NET_$glb_clk
.sym 137277 $auto$alumacc.cc:474:replace_alu$6811.C[5]
.sym 137281 $nextpnr_ICESTORM_LC_66$I3
.sym 137283 picorv32.pcpi_mul.mul_counter[0]
.sym 137285 $PACKER_VCC_NET_$glb_clk
.sym 137286 picorv32.reg_op2[31]
.sym 137287 picorv32.pcpi_mul.instr_rs2_signed
.sym 137288 picorv32.pcpi_mul.rs2[39]
.sym 137289 picorv32.pcpi_mul.mul_waiting
.sym 137302 picorv32.pcpi_mul.rd[40]
.sym 137303 picorv32.pcpi_mul.rdx[40]
.sym 137304 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137305 picorv32.pcpi_mul.rs2[40]
.sym 137310 picorv32.pcpi_mul.rs2[40]
.sym 137311 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137312 picorv32.pcpi_mul.rd[40]
.sym 137313 picorv32.pcpi_mul.rdx[40]
.sym 137314 $abc$60912$n9370
.sym 137315 $abc$60912$n4954
.sym 137316 picorv32.pcpi_mul.mul_waiting
.sym 137319 $abc$60912$n10470
.sym 137320 $abc$60912$n10472
.sym 137323 $abc$60912$n11524
.sym 137324 $abc$60912$n11520
.sym 137325 $auto$maccmap.cc:240:synth$11831.C[2]
.sym 137327 $abc$60912$n11525
.sym 137328 $abc$60912$n11521
.sym 137329 $auto$maccmap.cc:240:synth$11831.C[3]
.sym 137333 $nextpnr_ICESTORM_LC_82$I3
.sym 137334 picorv32.pcpi_mul.rd[39]
.sym 137335 picorv32.pcpi_mul.rdx[39]
.sym 137336 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137337 picorv32.pcpi_mul.rs2[39]
.sym 137338 picorv32.pcpi_mul.rs2[39]
.sym 137339 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137340 picorv32.pcpi_mul.rd[39]
.sym 137341 picorv32.pcpi_mul.rdx[39]
.sym 137344 $abc$60912$n11522
.sym 137345 $auto$maccmap.cc:240:synth$11831.C[4]
.sym 137347 $abc$60912$n11787
.sym 137358 $abc$60912$n10470
.sym 137359 $abc$60912$n10472
.sym 137362 picorv32.pcpi_mul.rd[37]
.sym 137363 picorv32.pcpi_mul.rdx[37]
.sym 137364 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137365 picorv32.pcpi_mul.rs2[37]
.sym 137374 picorv32.pcpi_mul.rs2[37]
.sym 137375 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137376 picorv32.pcpi_mul.rd[37]
.sym 137377 picorv32.pcpi_mul.rdx[37]
.sym 137381 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137383 $abc$60912$n10418
.sym 137384 $abc$60912$n10420
.sym 137387 $abc$60912$n11475
.sym 137388 $abc$60912$n11467
.sym 137389 $auto$maccmap.cc:240:synth$11401.C[2]
.sym 137393 $nextpnr_ICESTORM_LC_69$I3
.sym 137394 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137395 picorv32.pcpi_mul.rs2[63]
.sym 137396 picorv32.pcpi_mul.rd[63]
.sym 137397 picorv32.pcpi_mul.rdx[63]
.sym 137399 $abc$60912$n11477
.sym 137400 $abc$60912$n11470
.sym 137401 $auto$maccmap.cc:240:synth$11401.C[3]
.sym 137402 $abc$60912$n10418
.sym 137403 $abc$60912$n10420
.sym 137406 picorv32.pcpi_mul.rs2[61]
.sym 137407 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137408 picorv32.pcpi_mul.rd[61]
.sym 137409 picorv32.pcpi_mul.rdx[61]
.sym 137410 picorv32.pcpi_mul.rd[61]
.sym 137411 picorv32.pcpi_mul.rdx[61]
.sym 137412 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137413 picorv32.pcpi_mul.rs2[61]
.sym 137414 picorv32.reg_op2[31]
.sym 137415 picorv32.pcpi_mul.instr_rs2_signed
.sym 137416 picorv32.pcpi_mul.rs2[57]
.sym 137417 picorv32.pcpi_mul.mul_waiting
.sym 137418 picorv32.pcpi_mul.rs2[60]
.sym 137419 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137420 picorv32.pcpi_mul.rd[60]
.sym 137421 picorv32.pcpi_mul.rdx[60]
.sym 137422 picorv32.reg_op2[31]
.sym 137423 picorv32.pcpi_mul.instr_rs2_signed
.sym 137424 picorv32.pcpi_mul.rs2[62]
.sym 137425 picorv32.pcpi_mul.mul_waiting
.sym 137426 picorv32.reg_op2[31]
.sym 137427 picorv32.pcpi_mul.instr_rs2_signed
.sym 137428 picorv32.pcpi_mul.rs2[61]
.sym 137429 picorv32.pcpi_mul.mul_waiting
.sym 137430 picorv32.reg_op2[31]
.sym 137431 picorv32.pcpi_mul.instr_rs2_signed
.sym 137432 picorv32.pcpi_mul.rs2[59]
.sym 137433 picorv32.pcpi_mul.mul_waiting
.sym 137434 picorv32.pcpi_mul.rd[60]
.sym 137435 picorv32.pcpi_mul.rdx[60]
.sym 137436 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137437 picorv32.pcpi_mul.rs2[60]
.sym 137438 picorv32.reg_op2[31]
.sym 137439 picorv32.pcpi_mul.instr_rs2_signed
.sym 137440 picorv32.pcpi_mul.rs2[56]
.sym 137441 picorv32.pcpi_mul.mul_waiting
.sym 137442 picorv32.reg_op2[31]
.sym 137443 picorv32.pcpi_mul.instr_rs2_signed
.sym 137444 picorv32.pcpi_mul.rs2[60]
.sym 137445 picorv32.pcpi_mul.mul_waiting
.sym 137446 picorv32.pcpi_mul.rs2[33]
.sym 137447 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137448 picorv32.pcpi_mul.rd[33]
.sym 137449 picorv32.pcpi_mul.rdx[33]
.sym 137450 picorv32.pcpi_mul.rd[62]
.sym 137451 picorv32.pcpi_mul.rd[30]
.sym 137452 $abc$60912$n4954
.sym 137454 picorv32.pcpi_mul.rd[33]
.sym 137455 picorv32.pcpi_mul.rd[1]
.sym 137456 $abc$60912$n4954
.sym 137458 picorv32.pcpi_mul.rs2[62]
.sym 137459 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137460 picorv32.pcpi_mul.rd[62]
.sym 137461 picorv32.pcpi_mul.rdx[62]
.sym 137462 picorv32.pcpi_mul.rd[61]
.sym 137463 picorv32.pcpi_mul.rd[29]
.sym 137464 $abc$60912$n4954
.sym 137466 picorv32.pcpi_mul.rd[62]
.sym 137467 picorv32.pcpi_mul.rdx[62]
.sym 137468 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137469 picorv32.pcpi_mul.rs2[62]
.sym 137470 picorv32.pcpi_mul.rs2[35]
.sym 137471 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137472 picorv32.pcpi_mul.rd[35]
.sym 137473 picorv32.pcpi_mul.rdx[35]
.sym 137474 picorv32.pcpi_mul.rd[33]
.sym 137475 picorv32.pcpi_mul.rdx[33]
.sym 137476 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137477 picorv32.pcpi_mul.rs2[33]
.sym 137479 $abc$60912$n10426
.sym 137480 $abc$60912$n10428
.sym 137483 $abc$60912$n11810
.sym 137484 $abc$60912$n11806
.sym 137485 $auto$maccmap.cc:240:synth$11453.C[2]
.sym 137487 $abc$60912$n11811
.sym 137488 $abc$60912$n11807
.sym 137489 $auto$maccmap.cc:240:synth$11453.C[3]
.sym 137493 $nextpnr_ICESTORM_LC_71$I3
.sym 137498 picorv32.pcpi_mul.rs2[34]
.sym 137499 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137500 picorv32.pcpi_mul.rd[34]
.sym 137501 picorv32.pcpi_mul.rdx[34]
.sym 137502 picorv32.pcpi_mul.rd[34]
.sym 137503 picorv32.pcpi_mul.rdx[34]
.sym 137504 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137505 picorv32.pcpi_mul.rs2[34]
.sym 137506 $abc$60912$n10426
.sym 137507 $abc$60912$n10428
.sym 137510 $PACKER_GND_NET
.sym 137518 $PACKER_GND_NET
.sym 137526 picorv32.pcpi_mul.rs1[36]
.sym 137527 $abc$60912$n9181
.sym 137528 picorv32.pcpi_mul.mul_waiting
.sym 137530 $PACKER_GND_NET
.sym 137534 $PACKER_GND_NET
.sym 137538 picorv32.pcpi_mul.rs2[30]
.sym 137539 picorv32.reg_op2[31]
.sym 137540 picorv32.pcpi_mul.mul_waiting
.sym 137542 picorv32.pcpi_mul.rs2[11]
.sym 137543 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137544 picorv32.pcpi_mul.rd[11]
.sym 137545 picorv32.pcpi_mul.rdx[11]
.sym 137546 picorv32.pcpi_mul.rd[14]
.sym 137547 picorv32.pcpi_mul.rdx[14]
.sym 137548 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137549 picorv32.pcpi_mul.rs2[14]
.sym 137550 basesoc_sram_we[3]
.sym 137554 picorv32.pcpi_mul.rd[10]
.sym 137555 picorv32.pcpi_mul.rdx[10]
.sym 137556 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137557 picorv32.pcpi_mul.rs2[10]
.sym 137558 picorv32.pcpi_mul.rd[11]
.sym 137559 picorv32.pcpi_mul.rdx[11]
.sym 137560 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137561 picorv32.pcpi_mul.rs2[11]
.sym 137562 picorv32.pcpi_mul.rs2[14]
.sym 137563 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137564 picorv32.pcpi_mul.rd[14]
.sym 137565 picorv32.pcpi_mul.rdx[14]
.sym 137566 picorv32.pcpi_mul.rs2[10]
.sym 137567 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137568 picorv32.pcpi_mul.rd[10]
.sym 137569 picorv32.pcpi_mul.rdx[10]
.sym 137573 picorv32.cpuregs_rs1[24]
.sym 137575 $abc$60912$n10438
.sym 137576 $abc$60912$n10440
.sym 137579 $abc$60912$n11678
.sym 137580 $abc$60912$n11674
.sym 137581 $auto$maccmap.cc:240:synth$11564.C[2]
.sym 137583 $abc$60912$n11679
.sym 137584 $abc$60912$n11675
.sym 137585 $auto$maccmap.cc:240:synth$11564.C[3]
.sym 137589 $nextpnr_ICESTORM_LC_74$I3
.sym 137590 $abc$60912$n10438
.sym 137591 $abc$60912$n10440
.sym 137594 picorv32.pcpi_mul.rs2[13]
.sym 137595 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137596 picorv32.pcpi_mul.rd[13]
.sym 137597 picorv32.pcpi_mul.rdx[13]
.sym 137598 picorv32.pcpi_mul.rd[13]
.sym 137599 picorv32.pcpi_mul.rdx[13]
.sym 137600 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137601 picorv32.pcpi_mul.rs2[13]
.sym 137602 $abc$60912$n10414
.sym 137603 $abc$60912$n10416
.sym 137606 $PACKER_GND_NET
.sym 137610 picorv32.pcpi_mul.rs1[55]
.sym 137611 $abc$60912$n9181
.sym 137612 picorv32.pcpi_mul.mul_waiting
.sym 137614 picorv32.pcpi_mul.rs2[3]
.sym 137615 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137616 picorv32.pcpi_mul.rd[3]
.sym 137617 picorv32.pcpi_mul.rdx[3]
.sym 137621 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137622 picorv32.pcpi_mul.rs1[56]
.sym 137623 $abc$60912$n9181
.sym 137624 picorv32.pcpi_mul.mul_waiting
.sym 137626 picorv32.pcpi_mul.rd[1]
.sym 137627 picorv32.pcpi_mul.rdx[1]
.sym 137628 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137629 picorv32.pcpi_mul.rs2[1]
.sym 137630 $PACKER_GND_NET
.sym 137634 picorv32.pcpi_mul.rs2[1]
.sym 137635 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 137636 picorv32.pcpi_mul.rd[1]
.sym 137637 picorv32.pcpi_mul.rdx[1]
.sym 137638 sram_bus_dat_w[1]
.sym 137645 csrbank3_load3_w[3]
.sym 137649 $abc$60912$n4792
.sym 137653 $abc$60912$n4783
.sym 137654 sram_bus_dat_w[7]
.sym 137658 sram_bus_dat_w[6]
.sym 137669 picorv32.cpu_state[2]
.sym 137671 basesoc_timer0_value[0]
.sym 137675 basesoc_timer0_value[1]
.sym 137676 $PACKER_VCC_NET_$glb_clk
.sym 137679 basesoc_timer0_value[2]
.sym 137680 $PACKER_VCC_NET_$glb_clk
.sym 137681 $auto$alumacc.cc:474:replace_alu$6731.C[2]
.sym 137683 basesoc_timer0_value[3]
.sym 137684 $PACKER_VCC_NET_$glb_clk
.sym 137685 $auto$alumacc.cc:474:replace_alu$6731.C[3]
.sym 137687 basesoc_timer0_value[4]
.sym 137688 $PACKER_VCC_NET_$glb_clk
.sym 137689 $auto$alumacc.cc:474:replace_alu$6731.C[4]
.sym 137691 basesoc_timer0_value[5]
.sym 137692 $PACKER_VCC_NET_$glb_clk
.sym 137693 $auto$alumacc.cc:474:replace_alu$6731.C[5]
.sym 137695 basesoc_timer0_value[6]
.sym 137696 $PACKER_VCC_NET_$glb_clk
.sym 137697 $auto$alumacc.cc:474:replace_alu$6731.C[6]
.sym 137699 basesoc_timer0_value[7]
.sym 137700 $PACKER_VCC_NET_$glb_clk
.sym 137701 $auto$alumacc.cc:474:replace_alu$6731.C[7]
.sym 137703 basesoc_timer0_value[8]
.sym 137704 $PACKER_VCC_NET_$glb_clk
.sym 137705 $auto$alumacc.cc:474:replace_alu$6731.C[8]
.sym 137707 basesoc_timer0_value[9]
.sym 137708 $PACKER_VCC_NET_$glb_clk
.sym 137709 $auto$alumacc.cc:474:replace_alu$6731.C[9]
.sym 137711 basesoc_timer0_value[10]
.sym 137712 $PACKER_VCC_NET_$glb_clk
.sym 137713 $auto$alumacc.cc:474:replace_alu$6731.C[10]
.sym 137715 basesoc_timer0_value[11]
.sym 137716 $PACKER_VCC_NET_$glb_clk
.sym 137717 $auto$alumacc.cc:474:replace_alu$6731.C[11]
.sym 137719 basesoc_timer0_value[12]
.sym 137720 $PACKER_VCC_NET_$glb_clk
.sym 137721 $auto$alumacc.cc:474:replace_alu$6731.C[12]
.sym 137723 basesoc_timer0_value[13]
.sym 137724 $PACKER_VCC_NET_$glb_clk
.sym 137725 $auto$alumacc.cc:474:replace_alu$6731.C[13]
.sym 137727 basesoc_timer0_value[14]
.sym 137728 $PACKER_VCC_NET_$glb_clk
.sym 137729 $auto$alumacc.cc:474:replace_alu$6731.C[14]
.sym 137731 basesoc_timer0_value[15]
.sym 137732 $PACKER_VCC_NET_$glb_clk
.sym 137733 $auto$alumacc.cc:474:replace_alu$6731.C[15]
.sym 137735 basesoc_timer0_value[16]
.sym 137736 $PACKER_VCC_NET_$glb_clk
.sym 137737 $auto$alumacc.cc:474:replace_alu$6731.C[16]
.sym 137739 basesoc_timer0_value[17]
.sym 137740 $PACKER_VCC_NET_$glb_clk
.sym 137741 $auto$alumacc.cc:474:replace_alu$6731.C[17]
.sym 137743 basesoc_timer0_value[18]
.sym 137744 $PACKER_VCC_NET_$glb_clk
.sym 137745 $auto$alumacc.cc:474:replace_alu$6731.C[18]
.sym 137747 basesoc_timer0_value[19]
.sym 137748 $PACKER_VCC_NET_$glb_clk
.sym 137749 $auto$alumacc.cc:474:replace_alu$6731.C[19]
.sym 137751 basesoc_timer0_value[20]
.sym 137752 $PACKER_VCC_NET_$glb_clk
.sym 137753 $auto$alumacc.cc:474:replace_alu$6731.C[20]
.sym 137755 basesoc_timer0_value[21]
.sym 137756 $PACKER_VCC_NET_$glb_clk
.sym 137757 $auto$alumacc.cc:474:replace_alu$6731.C[21]
.sym 137759 basesoc_timer0_value[22]
.sym 137760 $PACKER_VCC_NET_$glb_clk
.sym 137761 $auto$alumacc.cc:474:replace_alu$6731.C[22]
.sym 137763 basesoc_timer0_value[23]
.sym 137764 $PACKER_VCC_NET_$glb_clk
.sym 137765 $auto$alumacc.cc:474:replace_alu$6731.C[23]
.sym 137767 basesoc_timer0_value[24]
.sym 137768 $PACKER_VCC_NET_$glb_clk
.sym 137769 $auto$alumacc.cc:474:replace_alu$6731.C[24]
.sym 137771 basesoc_timer0_value[25]
.sym 137772 $PACKER_VCC_NET_$glb_clk
.sym 137773 $auto$alumacc.cc:474:replace_alu$6731.C[25]
.sym 137775 basesoc_timer0_value[26]
.sym 137776 $PACKER_VCC_NET_$glb_clk
.sym 137777 $auto$alumacc.cc:474:replace_alu$6731.C[26]
.sym 137779 basesoc_timer0_value[27]
.sym 137780 $PACKER_VCC_NET_$glb_clk
.sym 137781 $auto$alumacc.cc:474:replace_alu$6731.C[27]
.sym 137783 basesoc_timer0_value[28]
.sym 137784 $PACKER_VCC_NET_$glb_clk
.sym 137785 $auto$alumacc.cc:474:replace_alu$6731.C[28]
.sym 137787 basesoc_timer0_value[29]
.sym 137788 $PACKER_VCC_NET_$glb_clk
.sym 137789 $auto$alumacc.cc:474:replace_alu$6731.C[29]
.sym 137791 basesoc_timer0_value[30]
.sym 137792 $PACKER_VCC_NET_$glb_clk
.sym 137793 $auto$alumacc.cc:474:replace_alu$6731.C[30]
.sym 137797 $nextpnr_ICESTORM_LC_27$I3
.sym 137798 csrbank3_load3_w[7]
.sym 137799 $abc$60912$n5715_1
.sym 137800 csrbank3_en0_w
.sym 137802 csrbank3_reload2_w[3]
.sym 137803 $abc$60912$n5989
.sym 137804 basesoc_timer0_zero_trigger
.sym 137806 csrbank3_reload1_w[3]
.sym 137807 $abc$60912$n5965
.sym 137808 basesoc_timer0_zero_trigger
.sym 137810 csrbank3_load3_w[4]
.sym 137811 $abc$60912$n5709_1
.sym 137812 csrbank3_en0_w
.sym 137814 csrbank3_load2_w[7]
.sym 137815 $abc$60912$n5699
.sym 137816 csrbank3_en0_w
.sym 137819 basesoc_timer0_value[31]
.sym 137820 $PACKER_VCC_NET_$glb_clk
.sym 137821 $auto$alumacc.cc:474:replace_alu$6731.C[31]
.sym 137822 csrbank3_load1_w[4]
.sym 137823 $abc$60912$n5677
.sym 137824 csrbank3_en0_w
.sym 137826 csrbank3_load1_w[3]
.sym 137827 $abc$60912$n5675
.sym 137828 csrbank3_en0_w
.sym 137830 csrbank3_load2_w[1]
.sym 137831 $abc$60912$n5161
.sym 137832 $abc$60912$n5497
.sym 137833 $abc$60912$n5498
.sym 137834 csrbank3_reload0_w[7]
.sym 137835 $abc$60912$n5165_1
.sym 137836 $abc$60912$n5551
.sym 137837 $abc$60912$n5550
.sym 137838 $abc$60912$n5552
.sym 137839 $abc$60912$n5549
.sym 137840 $abc$60912$n5155
.sym 137842 csrbank3_reload2_w[7]
.sym 137843 $abc$60912$n6001
.sym 137844 basesoc_timer0_zero_trigger
.sym 137846 $abc$60912$n5174_1
.sym 137847 csrbank3_reload3_w[1]
.sym 137848 $abc$60912$n5165_1
.sym 137849 csrbank3_reload0_w[1]
.sym 137850 csrbank3_reload0_w[7]
.sym 137851 $abc$60912$n5953
.sym 137852 basesoc_timer0_zero_trigger
.sym 137854 csrbank3_load0_w[7]
.sym 137855 $abc$60912$n5667
.sym 137856 csrbank3_en0_w
.sym 137858 $abc$60912$n5165_1
.sym 137859 csrbank3_reload0_w[5]
.sym 137862 basesoc_timer0_value[22]
.sym 137866 $abc$60912$n5161
.sym 137867 $abc$60912$n5154_1
.sym 137868 sys_rst
.sym 137870 basesoc_timer0_value[24]
.sym 137874 basesoc_timer0_value[7]
.sym 137878 basesoc_timer0_zero_trigger
.sym 137879 csrbank3_value3_w[0]
.sym 137880 $abc$60912$n5081
.sym 137881 sram_bus_adr[2]
.sym 137882 basesoc_timer0_value[25]
.sym 137886 csrbank3_reload2_w[1]
.sym 137887 $abc$60912$n5983
.sym 137888 basesoc_timer0_zero_trigger
.sym 137890 $abc$60912$n5161
.sym 137891 csrbank3_load2_w[5]
.sym 137892 $abc$60912$n5157_1
.sym 137893 csrbank3_load0_w[5]
.sym 137901 $abc$60912$n5537_1
.sym 137902 csrbank3_value0_w[1]
.sym 137903 $abc$60912$n5476
.sym 137904 csrbank3_reload2_w[1]
.sym 137905 $abc$60912$n5171_1
.sym 137906 basesoc_timer0_value[0]
.sym 137910 basesoc_timer0_value[16]
.sym 137914 basesoc_timer0_value[17]
.sym 137918 csrbank3_value2_w[0]
.sym 137919 $abc$60912$n5078
.sym 137920 sram_bus_adr[2]
.sym 137921 $abc$60912$n8573
.sym 137922 csrbank3_value3_w[1]
.sym 137923 $abc$60912$n5081
.sym 137924 csrbank3_value2_w[1]
.sym 137925 $abc$60912$n5078
.sym 137929 picorv32.reg_op2[20]
.sym 137930 $abc$60912$n13
.sym 137937 $abc$60912$n6675_1
.sym 137941 $abc$60912$n11020
.sym 137945 $abc$60912$n4688
.sym 137949 $abc$60912$n5331_1
.sym 137950 $abc$60912$n3
.sym 137958 sram_bus_adr[0]
.sym 137959 sram_bus_adr[1]
.sym 137970 $abc$60912$n98
.sym 137974 sys_rst
.sym 137975 sram_bus_dat_w[0]
.sym 137978 sram_bus_dat_w[1]
.sym 137982 sram_bus_dat_w[0]
.sym 137986 $abc$60912$n96
.sym 137993 csrbank5_tuning_word0_w[4]
.sym 137994 $abc$60912$n78
.sym 137995 $abc$60912$n58
.sym 137996 sram_bus_adr[0]
.sym 137997 sram_bus_adr[1]
.sym 137998 basesoc_uart_phy_tx_busy
.sym 137999 $abc$60912$n10172
.sym 138003 csrbank5_tuning_word0_w[0]
.sym 138004 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 138006 basesoc_uart_phy_rx_busy
.sym 138007 $abc$60912$n10061
.sym 138010 basesoc_uart_phy_rx_busy
.sym 138011 $abc$60912$n10055
.sym 138014 basesoc_uart_phy_rx_busy
.sym 138015 $abc$60912$n10063
.sym 138018 $abc$60912$n58
.sym 138022 basesoc_uart_phy_rx_busy
.sym 138023 $abc$60912$n10095
.sym 138026 basesoc_uart_phy_rx_busy
.sym 138027 $abc$60912$n10091
.sym 138030 basesoc_uart_phy_tx_busy
.sym 138031 $abc$60912$n10178
.sym 138034 csrbank5_tuning_word3_w[2]
.sym 138035 csrbank5_tuning_word1_w[2]
.sym 138036 sram_bus_adr[0]
.sym 138037 sram_bus_adr[1]
.sym 138038 basesoc_uart_phy_tx_busy
.sym 138039 $abc$60912$n10180
.sym 138042 basesoc_uart_phy_rx_busy
.sym 138043 $abc$60912$n10071
.sym 138046 basesoc_uart_phy_tx_busy
.sym 138047 $abc$60912$n10200
.sym 138050 basesoc_uart_phy_tx_busy
.sym 138051 $abc$60912$n10190
.sym 138054 basesoc_uart_phy_rx_busy
.sym 138055 $abc$60912$n10101
.sym 138058 basesoc_uart_phy_rx_busy
.sym 138059 $abc$60912$n10085
.sym 138062 basesoc_uart_phy_tx_busy
.sym 138063 $abc$60912$n10196
.sym 138066 basesoc_uart_phy_tx_busy
.sym 138067 $abc$60912$n10218
.sym 138070 basesoc_uart_phy_tx_busy
.sym 138071 $abc$60912$n10192
.sym 138074 basesoc_uart_phy_tx_busy
.sym 138075 $abc$60912$n10194
.sym 138078 basesoc_uart_phy_tx_busy
.sym 138079 $abc$60912$n10188
.sym 138082 basesoc_uart_phy_rx_busy
.sym 138083 $abc$60912$n10087
.sym 138086 basesoc_uart_phy_tx_busy
.sym 138087 $abc$60912$n10208
.sym 138090 basesoc_uart_phy_rx_busy
.sym 138091 $abc$60912$n10099
.sym 138094 $abc$60912$n10111
.sym 138095 basesoc_uart_phy_rx_busy
.sym 138098 basesoc_uart_phy_tx_busy
.sym 138099 $abc$60912$n10214
.sym 138102 basesoc_uart_phy_rx_busy
.sym 138103 $abc$60912$n10103
.sym 138106 basesoc_uart_phy_rx_busy
.sym 138107 $abc$60912$n10105
.sym 138110 basesoc_uart_phy_tx_busy
.sym 138111 $abc$60912$n10212
.sym 138114 basesoc_uart_phy_tx_busy
.sym 138115 $abc$60912$n10210
.sym 138118 basesoc_uart_phy_tx_busy
.sym 138119 $abc$60912$n10232
.sym 138122 csrbank5_tuning_word2_w[3]
.sym 138123 csrbank5_tuning_word0_w[3]
.sym 138124 sram_bus_adr[1]
.sym 138125 sram_bus_adr[0]
.sym 138126 csrbank5_tuning_word3_w[5]
.sym 138127 csrbank5_tuning_word1_w[5]
.sym 138128 sram_bus_adr[0]
.sym 138129 sram_bus_adr[1]
.sym 138130 basesoc_uart_phy_tx_busy
.sym 138131 $abc$60912$n10222
.sym 138138 basesoc_uart_phy_tx_busy
.sym 138139 $abc$60912$n10226
.sym 138142 basesoc_uart_phy_tx_busy
.sym 138143 $abc$60912$n10220
.sym 138146 $abc$60912$n78
.sym 138162 csrbank5_tuning_word0_w[1]
.sym 138163 $abc$60912$n68
.sym 138164 sram_bus_adr[1]
.sym 138165 sram_bus_adr[0]
.sym 138166 $abc$60912$n68
.sym 138170 $abc$60912$n11
.sym 138186 sram_bus_dat_w[3]
.sym 138190 sram_bus_dat_w[1]
.sym 138202 sram_bus_dat_w[0]
.sym 138238 $PACKER_GND_NET
.sym 138286 picorv32.pcpi_mul.rd[39]
.sym 138287 picorv32.pcpi_mul.rd[7]
.sym 138288 $abc$60912$n4954
.sym 138306 picorv32.pcpi_mul.rd[41]
.sym 138307 picorv32.pcpi_mul.rd[9]
.sym 138308 $abc$60912$n4954
.sym 138310 $PACKER_GND_NET
.sym 138314 picorv32.pcpi_mul.rs2[47]
.sym 138315 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138316 picorv32.pcpi_mul.rd[47]
.sym 138317 picorv32.pcpi_mul.rdx[47]
.sym 138318 $PACKER_GND_NET
.sym 138322 picorv32.reg_op2[31]
.sym 138323 picorv32.pcpi_mul.instr_rs2_signed
.sym 138324 picorv32.pcpi_mul.rs2[40]
.sym 138325 picorv32.pcpi_mul.mul_waiting
.sym 138326 picorv32.pcpi_mul.rd[47]
.sym 138327 picorv32.pcpi_mul.rdx[47]
.sym 138328 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138329 picorv32.pcpi_mul.rs2[47]
.sym 138330 picorv32.reg_op2[31]
.sym 138331 picorv32.pcpi_mul.instr_rs2_signed
.sym 138332 picorv32.pcpi_mul.rs2[41]
.sym 138333 picorv32.pcpi_mul.mul_waiting
.sym 138334 picorv32.reg_op2[31]
.sym 138335 picorv32.pcpi_mul.instr_rs2_signed
.sym 138336 picorv32.pcpi_mul.rs2[46]
.sym 138337 picorv32.pcpi_mul.mul_waiting
.sym 138338 picorv32.reg_op2[31]
.sym 138339 picorv32.pcpi_mul.instr_rs2_signed
.sym 138340 picorv32.pcpi_mul.rs2[42]
.sym 138341 picorv32.pcpi_mul.mul_waiting
.sym 138343 $abc$60912$n10442
.sym 138344 $abc$60912$n10444
.sym 138347 $abc$60912$n11744
.sym 138348 $abc$60912$n11740
.sym 138349 $auto$maccmap.cc:240:synth$11585.C[2]
.sym 138351 $abc$60912$n11745
.sym 138352 $abc$60912$n11741
.sym 138353 $auto$maccmap.cc:240:synth$11585.C[3]
.sym 138357 $nextpnr_ICESTORM_LC_75$I3
.sym 138358 picorv32.pcpi_mul.rs2[45]
.sym 138359 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138360 picorv32.pcpi_mul.rd[45]
.sym 138361 picorv32.pcpi_mul.rdx[45]
.sym 138364 $abc$60912$n11786
.sym 138365 $auto$maccmap.cc:240:synth$10709.C[4]
.sym 138366 $abc$60912$n10442
.sym 138367 $abc$60912$n10444
.sym 138370 picorv32.pcpi_mul.rd[45]
.sym 138371 picorv32.pcpi_mul.rdx[45]
.sym 138372 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138373 picorv32.pcpi_mul.rs2[45]
.sym 138374 picorv32.reg_op2[31]
.sym 138375 picorv32.pcpi_mul.instr_rs2_signed
.sym 138376 picorv32.pcpi_mul.rs2[43]
.sym 138377 picorv32.pcpi_mul.mul_waiting
.sym 138378 picorv32.reg_op2[31]
.sym 138379 picorv32.pcpi_mul.instr_rs2_signed
.sym 138380 picorv32.pcpi_mul.rs2[44]
.sym 138381 picorv32.pcpi_mul.mul_waiting
.sym 138382 picorv32.pcpi_mul.rd[46]
.sym 138383 picorv32.pcpi_mul.rdx[46]
.sym 138384 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138385 picorv32.pcpi_mul.rs2[46]
.sym 138386 picorv32.reg_op2[31]
.sym 138387 picorv32.pcpi_mul.instr_rs2_signed
.sym 138388 picorv32.pcpi_mul.rs2[36]
.sym 138389 picorv32.pcpi_mul.mul_waiting
.sym 138394 picorv32.reg_op2[31]
.sym 138395 picorv32.pcpi_mul.instr_rs2_signed
.sym 138396 picorv32.pcpi_mul.rs2[45]
.sym 138397 picorv32.pcpi_mul.mul_waiting
.sym 138398 picorv32.pcpi_mul.rs2[46]
.sym 138399 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138400 picorv32.pcpi_mul.rd[46]
.sym 138401 picorv32.pcpi_mul.rdx[46]
.sym 138405 picorv32.pcpi_mul.instr_rs2_signed
.sym 138406 picorv32.pcpi_mul.rd[36]
.sym 138407 picorv32.pcpi_mul.rdx[36]
.sym 138408 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138409 picorv32.pcpi_mul.rs2[36]
.sym 138410 picorv32.pcpi_mul.rd[44]
.sym 138411 picorv32.pcpi_mul.rdx[44]
.sym 138412 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138413 picorv32.pcpi_mul.rs2[44]
.sym 138414 picorv32.pcpi_mul.rs2[36]
.sym 138415 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138416 picorv32.pcpi_mul.rd[36]
.sym 138417 picorv32.pcpi_mul.rdx[36]
.sym 138418 picorv32.reg_op2[31]
.sym 138419 picorv32.pcpi_mul.instr_rs2_signed
.sym 138420 picorv32.pcpi_mul.rs2[35]
.sym 138421 picorv32.pcpi_mul.mul_waiting
.sym 138422 picorv32.pcpi_mul.rs1[44]
.sym 138423 $abc$60912$n9181
.sym 138424 picorv32.pcpi_mul.mul_waiting
.sym 138426 picorv32.pcpi_mul.rs2[44]
.sym 138427 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138428 picorv32.pcpi_mul.rd[44]
.sym 138429 picorv32.pcpi_mul.rdx[44]
.sym 138430 picorv32.pcpi_mul.rs1[45]
.sym 138431 $abc$60912$n9181
.sym 138432 picorv32.pcpi_mul.mul_waiting
.sym 138440 $abc$60912$n11610
.sym 138441 $auto$maccmap.cc:240:synth$11652.C[4]
.sym 138443 $abc$60912$n11472
.sym 138446 picorv32.pcpi_mul.rd[56]
.sym 138447 picorv32.pcpi_mul.rdx[56]
.sym 138448 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138449 picorv32.pcpi_mul.rs2[56]
.sym 138452 $abc$60912$n11808
.sym 138453 $auto$maccmap.cc:240:synth$11453.C[4]
.sym 138455 $abc$60912$n11743
.sym 138460 $abc$60912$n11698
.sym 138461 $auto$maccmap.cc:240:synth$11513.C[4]
.sym 138466 picorv32.pcpi_mul.rs2[56]
.sym 138467 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138468 picorv32.pcpi_mul.rd[56]
.sym 138469 picorv32.pcpi_mul.rdx[56]
.sym 138470 picorv32.pcpi_mul.rd[35]
.sym 138471 picorv32.pcpi_mul.rdx[35]
.sym 138472 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138473 picorv32.pcpi_mul.rs2[35]
.sym 138474 picorv32.pcpi_mul.rd[52]
.sym 138475 picorv32.pcpi_mul.rd[20]
.sym 138476 $abc$60912$n4954
.sym 138478 picorv32.pcpi_mul.rd[56]
.sym 138479 picorv32.pcpi_mul.rd[24]
.sym 138480 $abc$60912$n4954
.sym 138482 picorv32.pcpi_mul.rd[44]
.sym 138483 picorv32.pcpi_mul.rd[12]
.sym 138484 $abc$60912$n4954
.sym 138490 picorv32.pcpi_mul.rd[45]
.sym 138491 picorv32.pcpi_mul.rd[13]
.sym 138492 $abc$60912$n4954
.sym 138498 picorv32.pcpi_mul.rd[40]
.sym 138499 picorv32.pcpi_mul.rd[8]
.sym 138500 $abc$60912$n4954
.sym 138503 $abc$60912$n10450
.sym 138504 $abc$60912$n10452
.sym 138507 $abc$60912$n11634
.sym 138508 $abc$60912$n11630
.sym 138509 $auto$maccmap.cc:240:synth$11633.C[2]
.sym 138511 $abc$60912$n11635
.sym 138512 $abc$60912$n11631
.sym 138513 $auto$maccmap.cc:240:synth$11633.C[3]
.sym 138517 $nextpnr_ICESTORM_LC_77$I3
.sym 138518 picorv32.pcpi_mul.rs2[17]
.sym 138519 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138520 picorv32.pcpi_mul.rd[17]
.sym 138521 picorv32.pcpi_mul.rdx[17]
.sym 138522 picorv32.pcpi_mul.rd[17]
.sym 138523 picorv32.pcpi_mul.rdx[17]
.sym 138524 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138525 picorv32.pcpi_mul.rs2[17]
.sym 138526 $abc$60912$n10450
.sym 138527 $abc$60912$n10452
.sym 138530 picorv32.pcpi_mul.rs2[18]
.sym 138531 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138532 picorv32.pcpi_mul.rd[18]
.sym 138533 picorv32.pcpi_mul.rdx[18]
.sym 138536 $abc$60912$n11632
.sym 138537 $auto$maccmap.cc:240:synth$11633.C[4]
.sym 138538 picorv32.pcpi_mul.rd[20]
.sym 138539 picorv32.pcpi_mul.rdx[20]
.sym 138540 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138541 picorv32.pcpi_mul.rs2[20]
.sym 138542 picorv32.pcpi_mul.rs2[20]
.sym 138543 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138544 picorv32.pcpi_mul.rd[20]
.sym 138545 picorv32.pcpi_mul.rdx[20]
.sym 138546 picorv32.pcpi_mul.rd[16]
.sym 138547 picorv32.pcpi_mul.rdx[16]
.sym 138548 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138549 picorv32.pcpi_mul.rs2[16]
.sym 138552 $abc$60912$n11676
.sym 138553 $auto$maccmap.cc:240:synth$11564.C[4]
.sym 138555 $abc$60912$n11633
.sym 138558 picorv32.pcpi_mul.rs2[16]
.sym 138559 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138560 picorv32.pcpi_mul.rd[16]
.sym 138561 picorv32.pcpi_mul.rdx[16]
.sym 138563 $abc$60912$n11567
.sym 138567 $abc$60912$n10430
.sym 138568 $abc$60912$n10432
.sym 138571 $abc$60912$n11766
.sym 138572 $abc$60912$n11762
.sym 138573 $auto$maccmap.cc:240:synth$11487.C[2]
.sym 138575 $abc$60912$n11767
.sym 138576 $abc$60912$n11763
.sym 138577 $auto$maccmap.cc:240:synth$11487.C[3]
.sym 138581 $nextpnr_ICESTORM_LC_72$I3
.sym 138582 picorv32.pcpi_mul.rd[9]
.sym 138583 picorv32.pcpi_mul.rdx[9]
.sym 138584 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138585 picorv32.pcpi_mul.rs2[9]
.sym 138586 $abc$60912$n10430
.sym 138587 $abc$60912$n10432
.sym 138590 picorv32.pcpi_mul.rs2[9]
.sym 138591 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138592 picorv32.pcpi_mul.rd[9]
.sym 138593 picorv32.pcpi_mul.rdx[9]
.sym 138596 $abc$60912$n11764
.sym 138597 $auto$maccmap.cc:240:synth$11487.C[4]
.sym 138599 $abc$60912$n10422
.sym 138600 $abc$60912$n10424
.sym 138603 $abc$60912$n11546
.sym 138604 $abc$60912$n11542
.sym 138605 $auto$maccmap.cc:240:synth$11427.C[2]
.sym 138607 $abc$60912$n11547
.sym 138608 $abc$60912$n11543
.sym 138609 $auto$maccmap.cc:240:synth$11427.C[3]
.sym 138613 $nextpnr_ICESTORM_LC_70$I3
.sym 138614 picorv32.pcpi_mul.rs2[12]
.sym 138615 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138616 picorv32.pcpi_mul.rd[12]
.sym 138617 picorv32.pcpi_mul.rdx[12]
.sym 138619 $abc$60912$n11677
.sym 138622 picorv32.pcpi_mul.rd[12]
.sym 138623 picorv32.pcpi_mul.rdx[12]
.sym 138624 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138625 picorv32.pcpi_mul.rs2[12]
.sym 138628 $abc$60912$n11492
.sym 138629 $auto$maccmap.cc:240:synth$11337.C[4]
.sym 138631 $abc$60912$n10462
.sym 138632 $abc$60912$n10464
.sym 138635 $abc$60912$n11568
.sym 138636 $abc$60912$n11564
.sym 138637 $auto$maccmap.cc:240:synth$11667.C[2]
.sym 138639 $abc$60912$n11569
.sym 138640 $abc$60912$n11565
.sym 138641 $auto$maccmap.cc:240:synth$11667.C[3]
.sym 138645 $nextpnr_ICESTORM_LC_80$I3
.sym 138646 picorv32.pcpi_mul.rs2[6]
.sym 138647 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138648 picorv32.pcpi_mul.rd[6]
.sym 138649 picorv32.pcpi_mul.rdx[6]
.sym 138650 picorv32.pcpi_mul.rd[6]
.sym 138651 picorv32.pcpi_mul.rdx[6]
.sym 138652 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138653 picorv32.pcpi_mul.rs2[6]
.sym 138654 picorv32.pcpi_mul.rd[3]
.sym 138655 picorv32.pcpi_mul.rdx[3]
.sym 138656 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138657 picorv32.pcpi_mul.rs2[3]
.sym 138658 $abc$60912$n10462
.sym 138659 $abc$60912$n10464
.sym 138669 $abc$60912$n8985
.sym 138674 picorv32.pcpi_mul.rd[22]
.sym 138675 picorv32.pcpi_mul.rdx[22]
.sym 138676 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138677 picorv32.pcpi_mul.rs2[22]
.sym 138678 sram_bus_dat_w[0]
.sym 138682 sram_bus_dat_w[2]
.sym 138689 spiflash_bus_adr[5]
.sym 138690 picorv32.pcpi_mul.rs2[22]
.sym 138691 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 138692 picorv32.pcpi_mul.rd[22]
.sym 138693 picorv32.pcpi_mul.rdx[22]
.sym 138694 csrbank3_load3_w[2]
.sym 138695 $abc$60912$n5705
.sym 138696 csrbank3_en0_w
.sym 138698 csrbank3_load3_w[0]
.sym 138699 $abc$60912$n5701
.sym 138700 csrbank3_en0_w
.sym 138702 csrbank3_load1_w[1]
.sym 138703 $abc$60912$n5671
.sym 138704 csrbank3_en0_w
.sym 138706 csrbank3_reload0_w[3]
.sym 138707 $abc$60912$n5941
.sym 138708 basesoc_timer0_zero_trigger
.sym 138710 csrbank3_load1_w[0]
.sym 138711 $abc$60912$n5669
.sym 138712 csrbank3_en0_w
.sym 138714 csrbank3_load1_w[2]
.sym 138715 $abc$60912$n5673
.sym 138716 csrbank3_en0_w
.sym 138718 csrbank3_load0_w[3]
.sym 138719 $abc$60912$n5659
.sym 138720 csrbank3_en0_w
.sym 138722 csrbank3_load3_w[3]
.sym 138723 $abc$60912$n5707
.sym 138724 csrbank3_en0_w
.sym 138726 csrbank3_reload1_w[7]
.sym 138727 $abc$60912$n5977
.sym 138728 basesoc_timer0_zero_trigger
.sym 138730 csrbank3_reload1_w[2]
.sym 138731 $abc$60912$n5962
.sym 138732 basesoc_timer0_zero_trigger
.sym 138734 csrbank3_reload3_w[0]
.sym 138735 $abc$60912$n6004
.sym 138736 basesoc_timer0_zero_trigger
.sym 138738 sram_bus_dat_w[5]
.sym 138745 $abc$60912$n5938
.sym 138746 sram_bus_dat_w[3]
.sym 138753 sram_bus_dat_w[3]
.sym 138754 csrbank3_reload1_w[0]
.sym 138755 $abc$60912$n5956
.sym 138756 basesoc_timer0_zero_trigger
.sym 138758 csrbank3_reload2_w[6]
.sym 138759 $abc$60912$n5998
.sym 138760 basesoc_timer0_zero_trigger
.sym 138762 csrbank3_reload3_w[2]
.sym 138763 $abc$60912$n6010
.sym 138764 basesoc_timer0_zero_trigger
.sym 138766 slave_sel[2]
.sym 138770 csrbank3_reload0_w[4]
.sym 138771 $abc$60912$n5944
.sym 138772 basesoc_timer0_zero_trigger
.sym 138774 csrbank3_load0_w[4]
.sym 138775 $abc$60912$n5661
.sym 138776 csrbank3_en0_w
.sym 138778 csrbank3_reload0_w[5]
.sym 138779 $abc$60912$n5947
.sym 138780 basesoc_timer0_zero_trigger
.sym 138782 csrbank3_reload2_w[4]
.sym 138783 $abc$60912$n5992
.sym 138784 basesoc_timer0_zero_trigger
.sym 138786 csrbank3_load1_w[7]
.sym 138787 $abc$60912$n5683
.sym 138788 csrbank3_en0_w
.sym 138790 csrbank3_reload3_w[3]
.sym 138791 $abc$60912$n6013
.sym 138792 basesoc_timer0_zero_trigger
.sym 138794 basesoc_timer0_value[12]
.sym 138798 basesoc_timer0_value[2]
.sym 138802 basesoc_timer0_value[29]
.sym 138806 basesoc_timer0_value[23]
.sym 138810 basesoc_timer0_value[26]
.sym 138814 basesoc_timer0_value[24]
.sym 138815 basesoc_timer0_value[25]
.sym 138816 basesoc_timer0_value[26]
.sym 138817 basesoc_timer0_value[27]
.sym 138818 $abc$60912$n5486
.sym 138819 csrbank3_value2_w[2]
.sym 138820 $abc$60912$n5476
.sym 138821 csrbank3_value0_w[2]
.sym 138822 csrbank3_load1_w[0]
.sym 138823 $abc$60912$n5159_1
.sym 138824 $abc$60912$n5163_1
.sym 138825 csrbank3_load3_w[0]
.sym 138826 sram_bus_dat_w[2]
.sym 138830 sram_bus_dat_w[4]
.sym 138834 $abc$60912$n5174_1
.sym 138835 csrbank3_reload3_w[3]
.sym 138836 $abc$60912$n5165_1
.sym 138837 csrbank3_reload0_w[3]
.sym 138838 csrbank3_reload1_w[3]
.sym 138839 $abc$60912$n5168_1
.sym 138840 $abc$60912$n5519
.sym 138841 $abc$60912$n5518
.sym 138842 $abc$60912$n5159_1
.sym 138843 csrbank3_load1_w[1]
.sym 138844 $abc$60912$n5157_1
.sym 138845 csrbank3_load0_w[1]
.sym 138846 csrbank3_reload3_w[7]
.sym 138847 $abc$60912$n6025
.sym 138848 basesoc_timer0_zero_trigger
.sym 138850 sram_bus_dat_w[6]
.sym 138854 $abc$60912$n5159_1
.sym 138855 csrbank3_load1_w[3]
.sym 138856 $abc$60912$n5157_1
.sym 138857 csrbank3_load0_w[3]
.sym 138858 sram_bus_dat_w[4]
.sym 138862 $abc$60912$n5161
.sym 138863 csrbank3_load2_w[4]
.sym 138864 $abc$60912$n5157_1
.sym 138865 csrbank3_load0_w[4]
.sym 138866 sram_bus_dat_w[0]
.sym 138870 csrbank3_reload1_w[6]
.sym 138871 $abc$60912$n5168_1
.sym 138872 $abc$60912$n5171_1
.sym 138873 csrbank3_reload2_w[6]
.sym 138874 csrbank3_load0_w[6]
.sym 138875 $abc$60912$n5157_1
.sym 138876 $abc$60912$n5540
.sym 138877 $abc$60912$n5541
.sym 138878 csrbank3_reload2_w[4]
.sym 138879 $abc$60912$n5171_1
.sym 138880 $abc$60912$n5527
.sym 138881 $abc$60912$n5524
.sym 138882 sram_bus_dat_w[2]
.sym 138886 sram_bus_dat_w[1]
.sym 138890 csrbank3_load3_w[1]
.sym 138891 $abc$60912$n5163_1
.sym 138892 $abc$60912$n5499
.sym 138893 $abc$60912$n5496
.sym 138894 $abc$60912$n5161
.sym 138895 csrbank3_load2_w[6]
.sym 138898 $abc$60912$n5482
.sym 138899 csrbank3_value1_w[4]
.sym 138900 $abc$60912$n5163_1
.sym 138901 csrbank3_load3_w[4]
.sym 138902 csrbank3_load3_w[3]
.sym 138903 $abc$60912$n5163_1
.sym 138904 $abc$60912$n5513
.sym 138905 $abc$60912$n5515
.sym 138906 csrbank3_load1_w[4]
.sym 138907 $abc$60912$n5159_1
.sym 138908 $abc$60912$n5522
.sym 138910 csrbank3_value2_w[6]
.sym 138911 $abc$60912$n5486
.sym 138912 $abc$60912$n5544
.sym 138913 $abc$60912$n5543
.sym 138914 csrbank3_load2_w[3]
.sym 138915 $abc$60912$n5161
.sym 138916 $abc$60912$n5516
.sym 138918 $abc$60912$n5154_1
.sym 138919 $abc$60912$n5171_1
.sym 138920 sys_rst
.sym 138922 $abc$60912$n5194
.sym 138923 $abc$60912$n8902
.sym 138924 sram_bus_adr[3]
.sym 138925 $abc$60912$n8574_1
.sym 138926 $abc$60912$n3
.sym 138930 sram_bus_adr[4]
.sym 138931 $abc$60912$n5194
.sym 138932 $abc$60912$n5084
.sym 138934 $abc$60912$n13
.sym 138938 sram_bus_dat_w[0]
.sym 138939 $abc$60912$n5154_1
.sym 138940 $abc$60912$n5193
.sym 138941 sys_rst
.sym 138942 sram_bus_adr[4]
.sym 138943 $abc$60912$n5194
.sym 138944 $abc$60912$n5078
.sym 138946 csrbank3_value0_w[0]
.sym 138947 $abc$60912$n5084
.sym 138948 basesoc_timer0_zero_pending
.sym 138949 $abc$60912$n5078
.sym 138950 sram_bus_adr[4]
.sym 138951 $abc$60912$n8903_1
.sym 138952 $abc$60912$n8904_1
.sym 138953 $abc$60912$n5155
.sym 138954 $abc$60912$n5521
.sym 138955 $abc$60912$n5523
.sym 138956 $abc$60912$n5528
.sym 138957 $abc$60912$n5155
.sym 138958 $abc$60912$n5539
.sym 138959 $abc$60912$n5542
.sym 138960 $abc$60912$n5545
.sym 138961 $abc$60912$n5155
.sym 138962 $abc$60912$n5530
.sym 138963 $abc$60912$n5532
.sym 138964 $abc$60912$n5537_1
.sym 138965 $abc$60912$n5155
.sym 138970 sram_bus_adr[4]
.sym 138971 sram_bus_adr[2]
.sym 138972 sram_bus_adr[3]
.sym 138973 $abc$60912$n8576
.sym 138977 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 138978 $abc$60912$n8578_1
.sym 138979 $abc$60912$n8577_1
.sym 138980 $abc$60912$n5495
.sym 138981 $abc$60912$n5155
.sym 138982 sram_bus_adr[1]
.sym 138983 sram_bus_adr[0]
.sym 138986 $abc$60912$n70
.sym 138990 $abc$60912$n98
.sym 138991 $abc$60912$n72
.sym 138992 sram_bus_adr[1]
.sym 138993 sram_bus_adr[0]
.sym 138994 $abc$60912$n72
.sym 138998 $abc$60912$n96
.sym 138999 $abc$60912$n70
.sym 139000 sram_bus_adr[1]
.sym 139001 sram_bus_adr[0]
.sym 139005 $abc$60912$n7897_1
.sym 139009 $abc$60912$n5155
.sym 139010 $abc$60912$n7
.sym 139014 basesoc_uart_phy_tx_busy
.sym 139015 $abc$60912$n10176
.sym 139018 csrbank5_tuning_word0_w[0]
.sym 139019 $abc$60912$n66
.sym 139020 sram_bus_adr[1]
.sym 139021 sram_bus_adr[0]
.sym 139022 $abc$60912$n66
.sym 139026 basesoc_uart_phy_tx_busy
.sym 139027 $abc$60912$n10174
.sym 139030 basesoc_uart_phy_tx_busy
.sym 139031 $abc$60912$n10186
.sym 139034 basesoc_uart_phy_tx_busy
.sym 139035 $abc$60912$n10184
.sym 139038 basesoc_uart_phy_tx_busy
.sym 139039 $abc$60912$n10182
.sym 139042 $abc$60912$n7892
.sym 139043 $abc$60912$n7891_1
.sym 139044 $abc$60912$n5102
.sym 139047 csrbank5_tuning_word0_w[0]
.sym 139048 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 139051 csrbank5_tuning_word0_w[1]
.sym 139052 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 139053 $auto$alumacc.cc:474:replace_alu$6689.C[1]
.sym 139055 csrbank5_tuning_word0_w[2]
.sym 139056 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 139057 $auto$alumacc.cc:474:replace_alu$6689.C[2]
.sym 139059 csrbank5_tuning_word0_w[3]
.sym 139060 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 139061 $auto$alumacc.cc:474:replace_alu$6689.C[3]
.sym 139063 csrbank5_tuning_word0_w[4]
.sym 139064 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 139065 $auto$alumacc.cc:474:replace_alu$6689.C[4]
.sym 139067 csrbank5_tuning_word0_w[5]
.sym 139068 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 139069 $auto$alumacc.cc:474:replace_alu$6689.C[5]
.sym 139071 csrbank5_tuning_word0_w[6]
.sym 139072 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 139073 $auto$alumacc.cc:474:replace_alu$6689.C[6]
.sym 139075 csrbank5_tuning_word0_w[7]
.sym 139076 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 139077 $auto$alumacc.cc:474:replace_alu$6689.C[7]
.sym 139079 csrbank5_tuning_word1_w[0]
.sym 139080 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 139081 $auto$alumacc.cc:474:replace_alu$6689.C[8]
.sym 139083 csrbank5_tuning_word1_w[1]
.sym 139084 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 139085 $auto$alumacc.cc:474:replace_alu$6689.C[9]
.sym 139087 csrbank5_tuning_word1_w[2]
.sym 139088 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 139089 $auto$alumacc.cc:474:replace_alu$6689.C[10]
.sym 139091 csrbank5_tuning_word1_w[3]
.sym 139092 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 139093 $auto$alumacc.cc:474:replace_alu$6689.C[11]
.sym 139095 csrbank5_tuning_word1_w[4]
.sym 139096 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 139097 $auto$alumacc.cc:474:replace_alu$6689.C[12]
.sym 139099 csrbank5_tuning_word1_w[5]
.sym 139100 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 139101 $auto$alumacc.cc:474:replace_alu$6689.C[13]
.sym 139103 csrbank5_tuning_word1_w[6]
.sym 139104 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 139105 $auto$alumacc.cc:474:replace_alu$6689.C[14]
.sym 139107 csrbank5_tuning_word1_w[7]
.sym 139108 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 139109 $auto$alumacc.cc:474:replace_alu$6689.C[15]
.sym 139111 csrbank5_tuning_word2_w[0]
.sym 139112 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 139113 $auto$alumacc.cc:474:replace_alu$6689.C[16]
.sym 139115 csrbank5_tuning_word2_w[1]
.sym 139116 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 139117 $auto$alumacc.cc:474:replace_alu$6689.C[17]
.sym 139119 csrbank5_tuning_word2_w[2]
.sym 139120 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 139121 $auto$alumacc.cc:474:replace_alu$6689.C[18]
.sym 139123 csrbank5_tuning_word2_w[3]
.sym 139124 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 139125 $auto$alumacc.cc:474:replace_alu$6689.C[19]
.sym 139127 csrbank5_tuning_word2_w[4]
.sym 139128 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 139129 $auto$alumacc.cc:474:replace_alu$6689.C[20]
.sym 139131 csrbank5_tuning_word2_w[5]
.sym 139132 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 139133 $auto$alumacc.cc:474:replace_alu$6689.C[21]
.sym 139135 csrbank5_tuning_word2_w[6]
.sym 139136 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 139137 $auto$alumacc.cc:474:replace_alu$6689.C[22]
.sym 139139 csrbank5_tuning_word2_w[7]
.sym 139140 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 139141 $auto$alumacc.cc:474:replace_alu$6689.C[23]
.sym 139143 csrbank5_tuning_word3_w[0]
.sym 139144 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 139145 $auto$alumacc.cc:474:replace_alu$6689.C[24]
.sym 139147 csrbank5_tuning_word3_w[1]
.sym 139148 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 139149 $auto$alumacc.cc:474:replace_alu$6689.C[25]
.sym 139151 csrbank5_tuning_word3_w[2]
.sym 139152 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 139153 $auto$alumacc.cc:474:replace_alu$6689.C[26]
.sym 139155 csrbank5_tuning_word3_w[3]
.sym 139156 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 139157 $auto$alumacc.cc:474:replace_alu$6689.C[27]
.sym 139159 csrbank5_tuning_word3_w[4]
.sym 139160 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 139161 $auto$alumacc.cc:474:replace_alu$6689.C[28]
.sym 139163 csrbank5_tuning_word3_w[5]
.sym 139164 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 139165 $auto$alumacc.cc:474:replace_alu$6689.C[29]
.sym 139167 csrbank5_tuning_word3_w[6]
.sym 139168 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 139169 $auto$alumacc.cc:474:replace_alu$6689.C[30]
.sym 139171 csrbank5_tuning_word3_w[7]
.sym 139172 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 139173 $auto$alumacc.cc:474:replace_alu$6689.C[31]
.sym 139177 $nextpnr_ICESTORM_LC_2$I3
.sym 139178 $abc$60912$n102
.sym 139182 sram_bus_dat_w[7]
.sym 139186 sram_bus_dat_w[0]
.sym 139190 $abc$60912$n60
.sym 139194 sram_bus_dat_w[3]
.sym 139198 sram_bus_dat_w[1]
.sym 139202 csrbank5_tuning_word3_w[1]
.sym 139203 $abc$60912$n60
.sym 139204 sram_bus_adr[0]
.sym 139205 sram_bus_adr[1]
.sym 139209 $abc$60912$n7339_1
.sym 139221 $abc$60912$n7156
.sym 139222 $abc$60912$n1
.sym 139226 $abc$60912$n11
.sym 139242 serial_rx
.sym 139281 $abc$60912$n5803
.sym 139305 $abc$60912$n6735_1
.sym 139310 $PACKER_GND_NET
.sym 139322 picorv32.pcpi_mul.rs2[41]
.sym 139323 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139324 picorv32.pcpi_mul.rd[41]
.sym 139325 picorv32.pcpi_mul.rdx[41]
.sym 139326 picorv32.pcpi_mul.rd[41]
.sym 139327 picorv32.pcpi_mul.rdx[41]
.sym 139328 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139329 picorv32.pcpi_mul.rs2[41]
.sym 139330 $PACKER_GND_NET
.sym 139335 $abc$60912$n10410
.sym 139336 $abc$60912$n10412
.sym 139339 $abc$60912$n11788
.sym 139340 $abc$60912$n11784
.sym 139341 $auto$maccmap.cc:240:synth$10709.C[2]
.sym 139343 $abc$60912$n11789
.sym 139344 $abc$60912$n11785
.sym 139345 $auto$maccmap.cc:240:synth$10709.C[3]
.sym 139349 $nextpnr_ICESTORM_LC_67$I3
.sym 139350 picorv32.pcpi_mul.rs2[42]
.sym 139351 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139352 picorv32.pcpi_mul.rd[42]
.sym 139353 picorv32.pcpi_mul.rdx[42]
.sym 139354 $abc$60912$n10410
.sym 139355 $abc$60912$n10412
.sym 139360 $abc$60912$n11742
.sym 139361 $auto$maccmap.cc:240:synth$11585.C[4]
.sym 139362 picorv32.pcpi_mul.rd[42]
.sym 139363 picorv32.pcpi_mul.rdx[42]
.sym 139364 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139365 picorv32.pcpi_mul.rs2[42]
.sym 139366 picorv32.pcpi_mul.rd[52]
.sym 139367 picorv32.pcpi_mul.rdx[52]
.sym 139368 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139369 picorv32.pcpi_mul.rs2[52]
.sym 139370 picorv32.pcpi_mul.rs2[43]
.sym 139371 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139372 picorv32.pcpi_mul.rd[43]
.sym 139373 picorv32.pcpi_mul.rdx[43]
.sym 139376 $abc$60912$n11588
.sym 139377 $auto$maccmap.cc:240:synth$11659.C[4]
.sym 139379 $abc$60912$n11611
.sym 139383 $abc$60912$n11589
.sym 139386 picorv32.pcpi_mul.rd[43]
.sym 139387 picorv32.pcpi_mul.rdx[43]
.sym 139388 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139389 picorv32.pcpi_mul.rs2[43]
.sym 139390 picorv32.pcpi_mul.rs2[52]
.sym 139391 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139392 picorv32.pcpi_mul.rd[52]
.sym 139393 picorv32.pcpi_mul.rdx[52]
.sym 139397 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139398 $PACKER_GND_NET
.sym 139402 picorv32.pcpi_mul.rd[53]
.sym 139403 picorv32.pcpi_mul.rdx[53]
.sym 139404 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139405 picorv32.pcpi_mul.rs2[53]
.sym 139406 $PACKER_GND_NET
.sym 139410 picorv32.reg_op2[31]
.sym 139411 picorv32.pcpi_mul.instr_rs2_signed
.sym 139412 picorv32.pcpi_mul.rs2[53]
.sym 139413 picorv32.pcpi_mul.mul_waiting
.sym 139414 picorv32.pcpi_mul.rd[54]
.sym 139415 picorv32.pcpi_mul.rdx[54]
.sym 139416 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139417 picorv32.pcpi_mul.rs2[54]
.sym 139418 picorv32.pcpi_mul.rs2[53]
.sym 139419 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139420 picorv32.pcpi_mul.rd[53]
.sym 139421 picorv32.pcpi_mul.rdx[53]
.sym 139422 picorv32.pcpi_mul.rs2[54]
.sym 139423 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139424 picorv32.pcpi_mul.rd[54]
.sym 139425 picorv32.pcpi_mul.rdx[54]
.sym 139426 picorv32.reg_op2[31]
.sym 139427 picorv32.pcpi_mul.instr_rs2_signed
.sym 139428 picorv32.pcpi_mul.rs2[54]
.sym 139429 picorv32.pcpi_mul.mul_waiting
.sym 139431 $abc$60912$n10454
.sym 139432 $abc$60912$n10456
.sym 139435 $abc$60912$n11612
.sym 139436 $abc$60912$n11608
.sym 139437 $auto$maccmap.cc:240:synth$11652.C[2]
.sym 139439 $abc$60912$n11613
.sym 139440 $abc$60912$n11609
.sym 139441 $auto$maccmap.cc:240:synth$11652.C[3]
.sym 139445 $nextpnr_ICESTORM_LC_78$I3
.sym 139446 picorv32.pcpi_mul.rd[55]
.sym 139447 picorv32.pcpi_mul.rdx[55]
.sym 139448 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139449 picorv32.pcpi_mul.rs2[55]
.sym 139451 $abc$60912$n11523
.sym 139454 $abc$60912$n10454
.sym 139455 $abc$60912$n10456
.sym 139458 picorv32.pcpi_mul.rs2[55]
.sym 139459 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139460 picorv32.pcpi_mul.rd[55]
.sym 139461 picorv32.pcpi_mul.rdx[55]
.sym 139463 $abc$60912$n10434
.sym 139464 $abc$60912$n10436
.sym 139467 $abc$60912$n11700
.sym 139468 $abc$60912$n11696
.sym 139469 $auto$maccmap.cc:240:synth$11513.C[2]
.sym 139471 $abc$60912$n11701
.sym 139472 $abc$60912$n11697
.sym 139473 $auto$maccmap.cc:240:synth$11513.C[3]
.sym 139477 $nextpnr_ICESTORM_LC_73$I3
.sym 139478 picorv32.pcpi_mul.rs2[57]
.sym 139479 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139480 picorv32.pcpi_mul.rd[57]
.sym 139481 picorv32.pcpi_mul.rdx[57]
.sym 139485 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139486 $abc$60912$n10434
.sym 139487 $abc$60912$n10436
.sym 139490 picorv32.pcpi_mul.rd[57]
.sym 139491 picorv32.pcpi_mul.rdx[57]
.sym 139492 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139493 picorv32.pcpi_mul.rs2[57]
.sym 139494 picorv32.pcpi_mul.rd[58]
.sym 139495 picorv32.pcpi_mul.rdx[58]
.sym 139496 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139497 picorv32.pcpi_mul.rs2[58]
.sym 139498 picorv32.pcpi_mul.rs2[58]
.sym 139499 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139500 picorv32.pcpi_mul.rd[58]
.sym 139501 picorv32.pcpi_mul.rdx[58]
.sym 139502 $PACKER_GND_NET
.sym 139506 $PACKER_GND_NET
.sym 139510 $PACKER_GND_NET
.sym 139514 $PACKER_GND_NET
.sym 139518 picorv32.reg_op2[31]
.sym 139519 picorv32.pcpi_mul.instr_rs2_signed
.sym 139520 picorv32.pcpi_mul.rs2[55]
.sym 139521 picorv32.pcpi_mul.mul_waiting
.sym 139525 $abc$60912$n11077
.sym 139527 $abc$60912$n11721
.sym 139530 picorv32.pcpi_mul.rs2[24]
.sym 139531 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139532 picorv32.pcpi_mul.rd[24]
.sym 139533 picorv32.pcpi_mul.rdx[24]
.sym 139534 picorv32.pcpi_mul.rs2[19]
.sym 139535 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139536 picorv32.pcpi_mul.rd[19]
.sym 139537 picorv32.pcpi_mul.rdx[19]
.sym 139539 $abc$60912$n11655
.sym 139542 picorv32.pcpi_mul.rd[24]
.sym 139543 picorv32.pcpi_mul.rdx[24]
.sym 139544 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139545 picorv32.pcpi_mul.rs2[24]
.sym 139546 picorv32.pcpi_mul.rd[18]
.sym 139547 picorv32.pcpi_mul.rdx[18]
.sym 139548 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139549 picorv32.pcpi_mul.rs2[18]
.sym 139552 $abc$60912$n11654
.sym 139553 $auto$maccmap.cc:240:synth$11625.C[4]
.sym 139554 picorv32.pcpi_mul.rd[19]
.sym 139555 picorv32.pcpi_mul.rdx[19]
.sym 139556 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139557 picorv32.pcpi_mul.rs2[19]
.sym 139561 sram_bus_dat_w[3]
.sym 139562 picorv32.pcpi_mul.rd[53]
.sym 139563 picorv32.pcpi_mul.rd[21]
.sym 139564 $abc$60912$n4954
.sym 139566 picorv32.pcpi_mul.rd[32]
.sym 139567 picorv32.pcpi_mul.rd[0]
.sym 139568 $abc$60912$n4954
.sym 139573 $abc$60912$n6801
.sym 139574 picorv32.pcpi_mul.rs2[28]
.sym 139575 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139576 picorv32.pcpi_mul.rd[28]
.sym 139577 picorv32.pcpi_mul.rdx[28]
.sym 139578 picorv32.pcpi_mul.rd[34]
.sym 139579 picorv32.pcpi_mul.rd[2]
.sym 139580 $abc$60912$n4954
.sym 139582 picorv32.pcpi_mul.rd[48]
.sym 139583 picorv32.pcpi_mul.rd[16]
.sym 139584 $abc$60912$n4954
.sym 139586 picorv32.pcpi_mul.rd[28]
.sym 139587 picorv32.pcpi_mul.rdx[28]
.sym 139588 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139589 picorv32.pcpi_mul.rs2[28]
.sym 139590 $abc$60912$n10422
.sym 139591 $abc$60912$n10424
.sym 139597 picorv32.reg_op2[13]
.sym 139600 $abc$60912$n11566
.sym 139601 $auto$maccmap.cc:240:synth$11667.C[4]
.sym 139607 $abc$60912$n11545
.sym 139611 $abc$60912$n11494
.sym 139617 $abc$60912$n11676
.sym 139621 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 139622 picorv32.pcpi_mul.rd[4]
.sym 139623 picorv32.pcpi_mul.rdx[4]
.sym 139624 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139625 picorv32.pcpi_mul.rs2[4]
.sym 139626 picorv32.pcpi_mul.rd[5]
.sym 139627 picorv32.pcpi_mul.rdx[5]
.sym 139628 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139629 picorv32.pcpi_mul.rs2[5]
.sym 139630 picorv32.pcpi_mul.rs2[0]
.sym 139631 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139632 picorv32.pcpi_mul.rd[0]
.sym 139633 picorv32.pcpi_mul.rdx[0]
.sym 139634 picorv32.pcpi_mul.rs2[5]
.sym 139635 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139636 picorv32.pcpi_mul.rd[5]
.sym 139637 picorv32.pcpi_mul.rdx[5]
.sym 139638 $PACKER_GND_NET
.sym 139642 $PACKER_GND_NET
.sym 139646 picorv32.pcpi_mul.rs2[4]
.sym 139647 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139648 picorv32.pcpi_mul.rd[4]
.sym 139649 picorv32.pcpi_mul.rdx[4]
.sym 139650 picorv32.pcpi_mul.rd[0]
.sym 139651 picorv32.pcpi_mul.rdx[0]
.sym 139652 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139653 picorv32.pcpi_mul.rs2[0]
.sym 139654 $PACKER_GND_NET
.sym 139658 picorv32.pcpi_mul.rs2[21]
.sym 139659 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139660 picorv32.pcpi_mul.rd[21]
.sym 139661 picorv32.pcpi_mul.rdx[21]
.sym 139662 picorv32.pcpi_mul.rd[7]
.sym 139663 picorv32.pcpi_mul.rdx[7]
.sym 139664 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139665 picorv32.pcpi_mul.rs2[7]
.sym 139666 picorv32.pcpi_mul.rs2[7]
.sym 139667 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139668 picorv32.pcpi_mul.rd[7]
.sym 139669 picorv32.pcpi_mul.rdx[7]
.sym 139670 $PACKER_GND_NET
.sym 139674 $PACKER_GND_NET
.sym 139678 $PACKER_GND_NET
.sym 139682 picorv32.pcpi_mul.rd[21]
.sym 139683 picorv32.pcpi_mul.rdx[21]
.sym 139684 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 139685 picorv32.pcpi_mul.rs2[21]
.sym 139686 picorv32.pcpi_mul.rs2[20]
.sym 139687 picorv32.reg_op2[21]
.sym 139688 picorv32.pcpi_mul.mul_waiting
.sym 139690 picorv32.pcpi_mul.rs2[28]
.sym 139691 picorv32.reg_op2[29]
.sym 139692 picorv32.pcpi_mul.mul_waiting
.sym 139694 picorv32.pcpi_mul.rs2[29]
.sym 139695 picorv32.reg_op2[30]
.sym 139696 picorv32.pcpi_mul.mul_waiting
.sym 139698 picorv32.pcpi_mul.rs2[5]
.sym 139699 picorv32.reg_op2[6]
.sym 139700 picorv32.pcpi_mul.mul_waiting
.sym 139702 picorv32.pcpi_mul.rs2[4]
.sym 139703 picorv32.reg_op2[5]
.sym 139704 picorv32.pcpi_mul.mul_waiting
.sym 139706 picorv32.pcpi_mul.rs2[19]
.sym 139707 picorv32.reg_op2[20]
.sym 139708 picorv32.pcpi_mul.mul_waiting
.sym 139710 picorv32.pcpi_mul.rs2[27]
.sym 139711 picorv32.reg_op2[28]
.sym 139712 picorv32.pcpi_mul.mul_waiting
.sym 139714 picorv32.pcpi_mul.rs2[3]
.sym 139715 picorv32.reg_op2[4]
.sym 139716 picorv32.pcpi_mul.mul_waiting
.sym 139730 csrbank3_reload0_w[6]
.sym 139731 $abc$60912$n5950
.sym 139732 basesoc_timer0_zero_trigger
.sym 139737 picorv32.instr_sub
.sym 139741 csrbank3_ev_enable0_w
.sym 139745 spiflash_bus_dat_w[10]
.sym 139746 csrbank3_load0_w[6]
.sym 139747 $abc$60912$n5665_1
.sym 139748 csrbank3_en0_w
.sym 139757 sram_bus_dat_w[0]
.sym 139761 csrbank3_reload2_w[6]
.sym 139765 csrbank3_load0_w[3]
.sym 139766 sram_bus_dat_w[0]
.sym 139773 $abc$60912$n4734
.sym 139777 csrbank3_load0_w[6]
.sym 139778 sram_bus_dat_w[4]
.sym 139782 csrbank3_reload0_w[2]
.sym 139783 $abc$60912$n5938
.sym 139784 basesoc_timer0_zero_trigger
.sym 139790 sram_bus_dat_w[3]
.sym 139797 $abc$60912$n4650
.sym 139798 sram_bus_dat_w[1]
.sym 139802 sram_bus_dat_w[5]
.sym 139806 sram_bus_dat_w[4]
.sym 139810 csrbank3_reload2_w[0]
.sym 139811 $abc$60912$n5980
.sym 139812 basesoc_timer0_zero_trigger
.sym 139814 csrbank3_value2_w[4]
.sym 139815 $abc$60912$n5486
.sym 139816 $abc$60912$n5525
.sym 139817 $abc$60912$n5526
.sym 139818 $abc$60912$n5174_1
.sym 139819 csrbank3_reload3_w[6]
.sym 139820 $abc$60912$n5165_1
.sym 139821 csrbank3_reload0_w[6]
.sym 139822 $abc$60912$n5174_1
.sym 139823 csrbank3_reload3_w[4]
.sym 139824 $abc$60912$n5168_1
.sym 139825 csrbank3_reload1_w[4]
.sym 139826 $abc$60912$n5165_1
.sym 139827 csrbank3_reload0_w[4]
.sym 139830 $abc$60912$n5486
.sym 139831 csrbank3_value2_w[7]
.sym 139832 $abc$60912$n5168_1
.sym 139833 csrbank3_reload1_w[7]
.sym 139834 csrbank3_reload3_w[4]
.sym 139835 $abc$60912$n6016
.sym 139836 basesoc_timer0_zero_trigger
.sym 139838 sram_bus_dat_w[4]
.sym 139842 csrbank3_reload3_w[6]
.sym 139843 $abc$60912$n6022
.sym 139844 basesoc_timer0_zero_trigger
.sym 139846 $abc$60912$n5163_1
.sym 139847 csrbank3_load3_w[2]
.sym 139848 $abc$60912$n8581_1
.sym 139849 $abc$60912$n5510
.sym 139850 csrbank3_reload3_w[1]
.sym 139851 $abc$60912$n6007
.sym 139852 basesoc_timer0_zero_trigger
.sym 139854 csrbank3_load3_w[1]
.sym 139855 $abc$60912$n5703
.sym 139856 csrbank3_en0_w
.sym 139858 csrbank3_reload3_w[7]
.sym 139859 $abc$60912$n5174_1
.sym 139860 $abc$60912$n5553
.sym 139861 $abc$60912$n5556
.sym 139862 csrbank3_load0_w[2]
.sym 139863 $abc$60912$n5657
.sym 139864 csrbank3_en0_w
.sym 139866 csrbank3_load2_w[0]
.sym 139867 $abc$60912$n5685
.sym 139868 csrbank3_en0_w
.sym 139870 csrbank3_load1_w[6]
.sym 139871 $abc$60912$n5159_1
.sym 139872 $abc$60912$n5163_1
.sym 139873 csrbank3_load3_w[6]
.sym 139874 csrbank3_load3_w[6]
.sym 139875 $abc$60912$n5713_1
.sym 139876 csrbank3_en0_w
.sym 139878 $abc$60912$n5157_1
.sym 139879 $abc$60912$n5154_1
.sym 139880 sys_rst
.sym 139882 sram_bus_dat_w[0]
.sym 139886 sram_bus_adr[4]
.sym 139887 $abc$60912$n5077_1
.sym 139890 csrbank3_load2_w[2]
.sym 139891 $abc$60912$n5083_1
.sym 139892 csrbank3_load0_w[2]
.sym 139893 $abc$60912$n5077_1
.sym 139894 $abc$60912$n5161
.sym 139895 csrbank3_load2_w[7]
.sym 139898 $abc$60912$n5159_1
.sym 139899 csrbank3_load1_w[7]
.sym 139900 $abc$60912$n5157_1
.sym 139901 csrbank3_load0_w[7]
.sym 139902 csrbank3_load1_w[2]
.sym 139903 $abc$60912$n5159_1
.sym 139904 sram_bus_adr[4]
.sym 139905 $abc$60912$n8584_1
.sym 139906 csrbank3_load3_w[7]
.sym 139907 $abc$60912$n5163_1
.sym 139908 $abc$60912$n5554
.sym 139909 $abc$60912$n5555
.sym 139910 $abc$60912$n8582
.sym 139911 $abc$60912$n5502
.sym 139912 $abc$60912$n8585
.sym 139913 $abc$60912$n5155
.sym 139914 $abc$60912$n5517
.sym 139915 $abc$60912$n5512
.sym 139916 $abc$60912$n5155
.sym 139918 $abc$60912$n4507
.sym 139919 $abc$60912$n5194
.sym 139920 csrbank3_value1_w[0]
.sym 139921 $abc$60912$n8567
.sym 139922 sram_bus_adr[12]
.sym 139923 sram_bus_adr[11]
.sym 139924 $abc$60912$n4504
.sym 139926 spiflash_bus_dat_w[0]
.sym 139930 sram_bus_adr[4]
.sym 139931 sram_bus_adr[2]
.sym 139932 sram_bus_adr[3]
.sym 139933 $abc$60912$n5078
.sym 139934 csrbank3_load2_w[0]
.sym 139935 $abc$60912$n5083_1
.sym 139936 csrbank3_load0_w[0]
.sym 139937 $abc$60912$n5077_1
.sym 139938 sel_r
.sym 139939 $abc$60912$n6206
.sym 139940 $abc$60912$n8085
.sym 139941 $abc$60912$n8101_1
.sym 139945 storage[13][7]
.sym 139946 sram_bus_adr[3]
.sym 139947 sram_bus_adr[2]
.sym 139953 csrbank3_load3_w[1]
.sym 139954 sram_bus_dat_w[5]
.sym 139962 $abc$60912$n5155
.sym 139963 sram_bus_we
.sym 139966 sram_bus_adr[4]
.sym 139967 $abc$60912$n5194
.sym 139968 $abc$60912$n4507
.sym 139973 $abc$60912$n5155
.sym 139974 $abc$60912$n6220
.sym 139975 $abc$60912$n6219
.sym 139976 sel_r
.sym 139978 interface1_bank_bus_dat_r[6]
.sym 139979 interface3_bank_bus_dat_r[6]
.sym 139980 interface4_bank_bus_dat_r[6]
.sym 139981 interface5_bank_bus_dat_r[6]
.sym 139982 $abc$60912$n6206
.sym 139983 $abc$60912$n6219
.sym 139984 $abc$60912$n6220
.sym 139985 sel_r
.sym 139986 sram_bus_dat_w[6]
.sym 139990 $abc$60912$n6220
.sym 139991 $abc$60912$n6206
.sym 139992 $abc$60912$n6219
.sym 139993 sel_r
.sym 139994 sram_bus_dat_w[7]
.sym 139998 $abc$60912$n6219
.sym 139999 $abc$60912$n6206
.sym 140000 $abc$60912$n6220
.sym 140001 sel_r
.sym 140002 $abc$60912$n6220
.sym 140003 $abc$60912$n6219
.sym 140004 $abc$60912$n6206
.sym 140005 sel_r
.sym 140006 sram_bus_we
.sym 140007 $abc$60912$n5102
.sym 140008 $abc$60912$n5084
.sym 140009 sys_rst
.sym 140010 interface3_bank_bus_dat_r[1]
.sym 140011 interface4_bank_bus_dat_r[1]
.sym 140012 interface5_bank_bus_dat_r[1]
.sym 140014 sram_bus_dat_w[1]
.sym 140018 sram_bus_dat_w[7]
.sym 140022 sram_bus_dat_w[4]
.sym 140029 $abc$60912$n5155
.sym 140030 interface3_bank_bus_dat_r[3]
.sym 140031 interface4_bank_bus_dat_r[3]
.sym 140032 interface5_bank_bus_dat_r[3]
.sym 140034 sram_bus_we
.sym 140035 $abc$60912$n5102
.sym 140036 $abc$60912$n5081
.sym 140037 sys_rst
.sym 140038 $abc$60912$n7910
.sym 140039 $abc$60912$n7909_1
.sym 140040 $abc$60912$n5102
.sym 140042 csrbank5_tuning_word3_w[4]
.sym 140043 $abc$60912$n104
.sym 140044 sram_bus_adr[0]
.sym 140045 sram_bus_adr[1]
.sym 140046 $abc$60912$n7904
.sym 140047 $abc$60912$n7903_1
.sym 140048 $abc$60912$n5102
.sym 140050 sram_bus_adr[0]
.sym 140051 sram_bus_adr[1]
.sym 140054 $abc$60912$n62
.sym 140058 $abc$60912$n104
.sym 140062 csrbank5_tuning_word3_w[6]
.sym 140063 $abc$60912$n62
.sym 140064 sram_bus_adr[0]
.sym 140065 sram_bus_adr[1]
.sym 140066 $abc$60912$n7898
.sym 140067 $abc$60912$n7897_1
.sym 140068 $abc$60912$n5102
.sym 140070 $abc$60912$n54
.sym 140074 $abc$60912$n9
.sym 140078 $abc$60912$n74
.sym 140079 $abc$60912$n54
.sym 140080 sram_bus_adr[1]
.sym 140081 sram_bus_adr[0]
.sym 140082 $abc$60912$n74
.sym 140086 $abc$60912$n5
.sym 140093 sram_bus_adr[1]
.sym 140094 $abc$60912$n56
.sym 140101 $abc$60912$n8462
.sym 140102 $abc$60912$n9
.sym 140109 sram_bus_dat_w[1]
.sym 140110 $abc$60912$n100
.sym 140114 sram_bus_we
.sym 140115 $abc$60912$n5102
.sym 140116 $abc$60912$n4507
.sym 140117 sys_rst
.sym 140118 $abc$60912$n76
.sym 140122 $abc$60912$n76
.sym 140123 $abc$60912$n56
.sym 140124 sram_bus_adr[1]
.sym 140125 sram_bus_adr[0]
.sym 140126 $abc$60912$n5
.sym 140133 $abc$60912$n4507
.sym 140137 basesoc_sram_we[1]
.sym 140138 basesoc_uart_phy_tx_busy
.sym 140139 $abc$60912$n10198
.sym 140142 $abc$60912$n7907
.sym 140143 $abc$60912$n7906_1
.sym 140144 $abc$60912$n5102
.sym 140146 basesoc_uart_phy_tx_busy
.sym 140147 $abc$60912$n10202
.sym 140150 basesoc_uart_phy_tx_busy
.sym 140151 $abc$60912$n10206
.sym 140154 basesoc_uart_phy_tx_busy
.sym 140155 $abc$60912$n10216
.sym 140162 csrbank5_tuning_word2_w[5]
.sym 140163 $abc$60912$n100
.sym 140164 sram_bus_adr[1]
.sym 140165 sram_bus_adr[0]
.sym 140166 $abc$60912$n7901
.sym 140167 $abc$60912$n7900_1
.sym 140168 $abc$60912$n5102
.sym 140170 $abc$60912$n7895
.sym 140171 $abc$60912$n7894_1
.sym 140172 $abc$60912$n5102
.sym 140174 basesoc_uart_phy_tx_busy
.sym 140175 $abc$60912$n10234
.sym 140178 basesoc_uart_phy_tx_busy
.sym 140179 $abc$60912$n10228
.sym 140186 basesoc_uart_phy_tx_busy
.sym 140187 $abc$60912$n10230
.sym 140190 basesoc_uart_phy_tx_busy
.sym 140191 $abc$60912$n10224
.sym 140197 $abc$60912$n4530
.sym 140202 sram_bus_dat_w[5]
.sym 140206 sram_bus_dat_w[3]
.sym 140210 csrbank5_tuning_word3_w[3]
.sym 140211 $abc$60912$n102
.sym 140212 sram_bus_adr[0]
.sym 140213 sram_bus_adr[1]
.sym 140218 sram_bus_dat_w[4]
.sym 140222 sram_bus_dat_w[1]
.sym 140226 sram_bus_dat_w[6]
.sym 140250 sram_bus_adr[1]
.sym 140273 $abc$60912$n5317_1
.sym 140314 $abc$60912$n765
.sym 140315 picorv32.pcpi_mul.mul_finish
.sym 140318 picorv32.pcpi_mul.mul_waiting
.sym 140319 picorv32.pcpi_mul.mul_counter[6]
.sym 140327 $abc$60912$n10458
.sym 140328 $abc$60912$n10460
.sym 140331 $abc$60912$n11590
.sym 140332 $abc$60912$n11586
.sym 140333 $auto$maccmap.cc:240:synth$11659.C[2]
.sym 140335 $abc$60912$n11591
.sym 140336 $abc$60912$n11587
.sym 140337 $auto$maccmap.cc:240:synth$11659.C[3]
.sym 140341 $nextpnr_ICESTORM_LC_79$I3
.sym 140343 picorv32.pcpi_mul.mul_counter[6]
.sym 140344 $PACKER_VCC_NET_$glb_clk
.sym 140345 $auto$alumacc.cc:474:replace_alu$6811.C[6]
.sym 140346 picorv32.pcpi_mul.rs2[49]
.sym 140347 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140348 picorv32.pcpi_mul.rd[49]
.sym 140349 picorv32.pcpi_mul.rdx[49]
.sym 140350 picorv32.pcpi_mul.rd[49]
.sym 140351 picorv32.pcpi_mul.rdx[49]
.sym 140352 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140353 picorv32.pcpi_mul.rs2[49]
.sym 140354 $abc$60912$n10458
.sym 140355 $abc$60912$n10460
.sym 140358 picorv32.reg_op2[31]
.sym 140359 picorv32.pcpi_mul.instr_rs2_signed
.sym 140360 picorv32.pcpi_mul.rs2[48]
.sym 140361 picorv32.pcpi_mul.mul_waiting
.sym 140362 picorv32.reg_op2[31]
.sym 140363 picorv32.pcpi_mul.instr_rs2_signed
.sym 140364 picorv32.pcpi_mul.rs2[47]
.sym 140365 picorv32.pcpi_mul.mul_waiting
.sym 140366 $PACKER_GND_NET
.sym 140370 picorv32.pcpi_mul.rs2[51]
.sym 140371 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140372 picorv32.pcpi_mul.rd[51]
.sym 140373 picorv32.pcpi_mul.rdx[51]
.sym 140374 picorv32.reg_op2[31]
.sym 140375 picorv32.pcpi_mul.instr_rs2_signed
.sym 140376 picorv32.pcpi_mul.rs2[50]
.sym 140377 picorv32.pcpi_mul.mul_waiting
.sym 140378 picorv32.reg_op2[31]
.sym 140379 picorv32.pcpi_mul.instr_rs2_signed
.sym 140380 picorv32.pcpi_mul.rs2[49]
.sym 140381 picorv32.pcpi_mul.mul_waiting
.sym 140382 picorv32.pcpi_mul.rs2[48]
.sym 140383 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140384 picorv32.pcpi_mul.rd[48]
.sym 140385 picorv32.pcpi_mul.rdx[48]
.sym 140386 picorv32.pcpi_mul.rd[48]
.sym 140387 picorv32.pcpi_mul.rdx[48]
.sym 140388 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140389 picorv32.pcpi_mul.rs2[48]
.sym 140390 picorv32.pcpi_mul.rd[51]
.sym 140391 picorv32.pcpi_mul.rdx[51]
.sym 140392 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140393 picorv32.pcpi_mul.rs2[51]
.sym 140394 $PACKER_GND_NET
.sym 140402 picorv32.reg_op2[31]
.sym 140403 picorv32.pcpi_mul.instr_rs2_signed
.sym 140404 picorv32.pcpi_mul.rs2[51]
.sym 140405 picorv32.pcpi_mul.mul_waiting
.sym 140406 picorv32.pcpi_mul.rs1[60]
.sym 140407 $abc$60912$n9181
.sym 140408 picorv32.pcpi_mul.mul_waiting
.sym 140410 $PACKER_GND_NET
.sym 140414 picorv32.pcpi_mul.rs1[59]
.sym 140415 $abc$60912$n9181
.sym 140416 picorv32.pcpi_mul.mul_waiting
.sym 140418 picorv32.reg_op2[31]
.sym 140419 picorv32.pcpi_mul.instr_rs2_signed
.sym 140420 picorv32.pcpi_mul.rs2[52]
.sym 140421 picorv32.pcpi_mul.mul_waiting
.sym 140426 picorv32.pcpi_mul.rd[42]
.sym 140427 picorv32.pcpi_mul.rd[10]
.sym 140428 $abc$60912$n4954
.sym 140434 picorv32.pcpi_mul.rd[46]
.sym 140435 picorv32.pcpi_mul.rd[14]
.sym 140436 $abc$60912$n4954
.sym 140442 picorv32.pcpi_mul.rd[38]
.sym 140443 picorv32.pcpi_mul.rd[6]
.sym 140444 $abc$60912$n4954
.sym 140450 picorv32.pcpi_mul.rd[37]
.sym 140451 picorv32.pcpi_mul.rd[5]
.sym 140452 $abc$60912$n4954
.sym 140454 picorv32.pcpi_mul.rd[63]
.sym 140455 picorv32.pcpi_mul.rd[31]
.sym 140456 $abc$60912$n4954
.sym 140458 picorv32.pcpi_mul.rd[43]
.sym 140459 picorv32.pcpi_mul.rd[11]
.sym 140460 $abc$60912$n4954
.sym 140462 picorv32.pcpi_mul.rd[49]
.sym 140463 picorv32.pcpi_mul.rd[17]
.sym 140464 $abc$60912$n4954
.sym 140466 picorv32.pcpi_mul.rd[36]
.sym 140467 picorv32.pcpi_mul.rd[4]
.sym 140468 $abc$60912$n4954
.sym 140470 picorv32.pcpi_mul.rd[51]
.sym 140471 picorv32.pcpi_mul.rd[19]
.sym 140472 $abc$60912$n4954
.sym 140478 picorv32.pcpi_mul.rd[54]
.sym 140479 picorv32.pcpi_mul.rd[22]
.sym 140480 $abc$60912$n4954
.sym 140486 picorv32.pcpi_mul.rd[55]
.sym 140487 picorv32.pcpi_mul.rd[23]
.sym 140488 $abc$60912$n4954
.sym 140490 picorv32.pcpi_mul.rs2[26]
.sym 140491 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140492 picorv32.pcpi_mul.rd[26]
.sym 140493 picorv32.pcpi_mul.rdx[26]
.sym 140494 picorv32.pcpi_mul.rd[58]
.sym 140495 picorv32.pcpi_mul.rd[26]
.sym 140496 $abc$60912$n4954
.sym 140502 picorv32.pcpi_mul.rd[57]
.sym 140503 picorv32.pcpi_mul.rd[25]
.sym 140504 $abc$60912$n4954
.sym 140506 picorv32.pcpi_mul.rd[59]
.sym 140507 picorv32.pcpi_mul.rd[27]
.sym 140508 $abc$60912$n4954
.sym 140510 picorv32.pcpi_mul.rd[60]
.sym 140511 picorv32.pcpi_mul.rd[28]
.sym 140512 $abc$60912$n4954
.sym 140514 picorv32.pcpi_mul.rd[35]
.sym 140515 picorv32.pcpi_mul.rd[3]
.sym 140516 $abc$60912$n4954
.sym 140519 $abc$60912$n10446
.sym 140520 $abc$60912$n10448
.sym 140523 $abc$60912$n11656
.sym 140524 $abc$60912$n11652
.sym 140525 $auto$maccmap.cc:240:synth$11625.C[2]
.sym 140527 $abc$60912$n11657
.sym 140528 $abc$60912$n11653
.sym 140529 $auto$maccmap.cc:240:synth$11625.C[3]
.sym 140533 $nextpnr_ICESTORM_LC_76$I3
.sym 140534 picorv32.pcpi_mul.rd[25]
.sym 140535 picorv32.pcpi_mul.rdx[25]
.sym 140536 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140537 picorv32.pcpi_mul.rs2[25]
.sym 140538 $abc$60912$n10446
.sym 140539 $abc$60912$n10448
.sym 140542 picorv32.pcpi_mul.rd[26]
.sym 140543 picorv32.pcpi_mul.rdx[26]
.sym 140544 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140545 picorv32.pcpi_mul.rs2[26]
.sym 140546 picorv32.pcpi_mul.rs2[25]
.sym 140547 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140548 picorv32.pcpi_mul.rd[25]
.sym 140549 picorv32.pcpi_mul.rdx[25]
.sym 140553 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 140557 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140561 $abc$60912$n6135_1
.sym 140562 sram_bus_dat_w[3]
.sym 140570 sram_bus_dat_w[6]
.sym 140574 picorv32.pcpi_mul.rs2[27]
.sym 140575 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140576 picorv32.pcpi_mul.rd[27]
.sym 140577 picorv32.pcpi_mul.rdx[27]
.sym 140578 picorv32.pcpi_mul.rd[27]
.sym 140579 picorv32.pcpi_mul.rdx[27]
.sym 140580 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140581 picorv32.pcpi_mul.rs2[27]
.sym 140582 picorv32.pcpi_mul.rs1[62]
.sym 140583 $abc$60912$n9181
.sym 140584 picorv32.pcpi_mul.mul_waiting
.sym 140586 picorv32.pcpi_mul.rs1[58]
.sym 140587 $abc$60912$n9181
.sym 140588 picorv32.pcpi_mul.mul_waiting
.sym 140593 $abc$60912$n4658
.sym 140594 picorv32.pcpi_mul.rs1[61]
.sym 140595 $abc$60912$n9181
.sym 140596 picorv32.pcpi_mul.mul_waiting
.sym 140598 $PACKER_GND_NET
.sym 140605 $abc$60912$n8891_1
.sym 140606 picorv32.pcpi_mul.rs1[50]
.sym 140607 $abc$60912$n9181
.sym 140608 picorv32.pcpi_mul.mul_waiting
.sym 140610 picorv32.pcpi_mul.rs1[49]
.sym 140611 $abc$60912$n9181
.sym 140612 picorv32.pcpi_mul.mul_waiting
.sym 140616 $abc$60912$n11544
.sym 140617 $auto$maccmap.cc:240:synth$11427.C[4]
.sym 140621 $abc$60912$n11072
.sym 140625 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140629 $abc$60912$n11064
.sym 140630 picorv32.pcpi_mul.rd[8]
.sym 140631 picorv32.pcpi_mul.rdx[8]
.sym 140632 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140633 picorv32.pcpi_mul.rs2[8]
.sym 140634 picorv32.pcpi_mul.rs2[8]
.sym 140635 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140636 picorv32.pcpi_mul.rd[8]
.sym 140637 picorv32.pcpi_mul.rdx[8]
.sym 140639 $abc$60912$n11765
.sym 140645 $abc$60912$n8979
.sym 140646 $PACKER_GND_NET
.sym 140650 picorv32.pcpi_mul.rs2[15]
.sym 140651 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140652 picorv32.pcpi_mul.rd[15]
.sym 140653 picorv32.pcpi_mul.rdx[15]
.sym 140654 picorv32.pcpi_mul.rs1[35]
.sym 140655 $abc$60912$n9181
.sym 140656 picorv32.pcpi_mul.mul_waiting
.sym 140658 picorv32.pcpi_mul.rd[15]
.sym 140659 picorv32.pcpi_mul.rdx[15]
.sym 140660 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140661 picorv32.pcpi_mul.rs2[15]
.sym 140662 picorv32.pcpi_mul.rs1[63]
.sym 140663 $abc$60912$n9181
.sym 140664 picorv32.pcpi_mul.mul_waiting
.sym 140666 $PACKER_GND_NET
.sym 140673 $abc$60912$n11060
.sym 140677 $abc$60912$n11566
.sym 140681 picorv32.pcpi_mul.rs2[27]
.sym 140682 $PACKER_GND_NET
.sym 140686 picorv32.pcpi_mul.rs2[9]
.sym 140687 picorv32.reg_op2[10]
.sym 140688 picorv32.pcpi_mul.mul_waiting
.sym 140694 picorv32.pcpi_mul.rs2[7]
.sym 140695 picorv32.reg_op2[8]
.sym 140696 picorv32.pcpi_mul.mul_waiting
.sym 140698 picorv32.pcpi_mul.rs2[23]
.sym 140699 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140700 picorv32.pcpi_mul.rd[23]
.sym 140701 picorv32.pcpi_mul.rdx[23]
.sym 140702 picorv32.pcpi_mul.rd[23]
.sym 140703 picorv32.pcpi_mul.rdx[23]
.sym 140704 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 140705 picorv32.pcpi_mul.rs2[23]
.sym 140706 picorv32.pcpi_mul.rs2[8]
.sym 140707 picorv32.reg_op2[9]
.sym 140708 picorv32.pcpi_mul.mul_waiting
.sym 140710 picorv32.pcpi_mul.mul_waiting
.sym 140717 picorv32.pcpi_mul.rs2[22]
.sym 140721 picorv32.pcpi_mul.rs2[10]
.sym 140725 picorv32.pcpi_mul.rs2[6]
.sym 140729 csrbank3_load3_w[6]
.sym 140730 $abc$60912$n9181
.sym 140737 picorv32.pcpi_mul.rs2[7]
.sym 140738 picorv32.reg_op2[0]
.sym 140742 picorv32.pcpi_mul.rs2[24]
.sym 140743 picorv32.reg_op2[25]
.sym 140744 picorv32.pcpi_mul.mul_waiting
.sym 140746 picorv32.pcpi_mul.rs2[11]
.sym 140747 picorv32.reg_op2[12]
.sym 140748 picorv32.pcpi_mul.mul_waiting
.sym 140750 picorv32.pcpi_mul.rs2[13]
.sym 140751 picorv32.reg_op2[14]
.sym 140752 picorv32.pcpi_mul.mul_waiting
.sym 140757 storage_1[0][0]
.sym 140758 picorv32.pcpi_mul.rs2[12]
.sym 140759 picorv32.reg_op2[13]
.sym 140760 picorv32.pcpi_mul.mul_waiting
.sym 140762 picorv32.pcpi_mul.rs2[25]
.sym 140763 picorv32.reg_op2[26]
.sym 140764 picorv32.pcpi_mul.mul_waiting
.sym 140766 picorv32.pcpi_mul.rs2[23]
.sym 140767 picorv32.reg_op2[24]
.sym 140768 picorv32.pcpi_mul.mul_waiting
.sym 140773 picorv32.reg_op2[12]
.sym 140774 sram_bus_dat_w[0]
.sym 140781 storage[15][0]
.sym 140785 $abc$60912$n11032
.sym 140786 sram_bus_dat_w[4]
.sym 140793 $abc$60912$n11004
.sym 140797 sram_bus_dat_w[3]
.sym 140801 picorv32.reg_op2[5]
.sym 140805 sram_bus_dat_w[6]
.sym 140809 $abc$60912$n4774_1
.sym 140813 picorv32.reg_op2[31]
.sym 140821 csrbank3_reload1_w[4]
.sym 140825 $abc$60912$n7257
.sym 140826 sram_bus_dat_w[0]
.sym 140833 $abc$60912$n5166_1
.sym 140838 slave_sel_r[2]
.sym 140839 spiflash_sr[6]
.sym 140840 slave_sel_r[1]
.sym 140841 basesoc_bus_wishbone_dat_r[6]
.sym 140842 spiflash_sr[4]
.sym 140846 spiflash_sr[3]
.sym 140850 spiflash_sr[2]
.sym 140854 spiflash_sr[1]
.sym 140858 slave_sel_r[2]
.sym 140859 spiflash_sr[2]
.sym 140860 slave_sel_r[1]
.sym 140861 basesoc_bus_wishbone_dat_r[2]
.sym 140862 spiflash_sr[6]
.sym 140866 spiflash_sr[5]
.sym 140870 spiflash_sr[0]
.sym 140874 csrbank3_reload3_w[0]
.sym 140875 $abc$60912$n5174_1
.sym 140876 sram_bus_adr[4]
.sym 140877 $abc$60912$n8570
.sym 140878 sram_bus_adr[4]
.sym 140879 $abc$60912$n4505
.sym 140882 slave_sel_r[2]
.sym 140883 spiflash_sr[1]
.sym 140884 slave_sel_r[1]
.sym 140885 basesoc_bus_wishbone_dat_r[1]
.sym 140886 spiflash_miso1
.sym 140890 csrbank3_ev_enable0_w
.sym 140891 $abc$60912$n4505
.sym 140892 $abc$60912$n8900_1
.sym 140893 sram_bus_adr[4]
.sym 140894 $abc$60912$n5159_1
.sym 140895 $abc$60912$n5154_1
.sym 140896 sys_rst
.sym 140898 $abc$60912$n5471
.sym 140899 $abc$60912$n5473
.sym 140900 $abc$60912$n8571_1
.sym 140901 $abc$60912$n8901_1
.sym 140902 sram_bus_adr[4]
.sym 140903 $abc$60912$n5075
.sym 140906 sram_bus_adr[4]
.sym 140907 sram_bus_adr[2]
.sym 140908 sram_bus_adr[3]
.sym 140909 $abc$60912$n5081
.sym 140910 $abc$60912$n5075
.sym 140911 csrbank3_reload3_w[2]
.sym 140912 csrbank3_reload0_w[2]
.sym 140913 $abc$60912$n5166_1
.sym 140914 $abc$60912$n5154_1
.sym 140915 $abc$60912$n5163_1
.sym 140916 sys_rst
.sym 140918 csrbank3_reload1_w[0]
.sym 140919 $abc$60912$n5168_1
.sym 140920 $abc$60912$n5171_1
.sym 140921 csrbank3_reload2_w[0]
.sym 140922 csrbank3_en0_w
.sym 140923 $abc$60912$n5176
.sym 140924 csrbank3_reload0_w[0]
.sym 140925 $abc$60912$n5166_1
.sym 140926 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 140930 $abc$60912$n5174_1
.sym 140931 $abc$60912$n5154_1
.sym 140932 sys_rst
.sym 140934 sram_bus_adr[3]
.sym 140935 sram_bus_adr[2]
.sym 140936 $abc$60912$n5078
.sym 140938 sram_bus_dat_w[1]
.sym 140942 sram_bus_dat_w[4]
.sym 140946 sram_bus_adr[4]
.sym 140947 $abc$60912$n5080_1
.sym 140950 sram_bus_dat_w[0]
.sym 140954 sram_bus_dat_w[3]
.sym 140958 sram_bus_adr[3]
.sym 140959 $abc$60912$n4507
.sym 140960 sram_bus_adr[2]
.sym 140965 csrbank3_load0_w[0]
.sym 140966 sram_bus_adr[4]
.sym 140967 $abc$60912$n5169_1
.sym 140970 sram_bus_dat_w[6]
.sym 140974 $abc$60912$n5154_1
.sym 140975 $abc$60912$n5178_1
.sym 140976 sys_rst
.sym 140985 picorv32.reg_op2[12]
.sym 140986 sram_bus_adr[4]
.sym 140987 $abc$60912$n5172_1
.sym 140990 sram_bus_dat_w[7]
.sym 140997 $abc$60912$n7957
.sym 140998 $abc$60912$n5202
.sym 140999 $abc$60912$n4507
.sym 141000 spiflash_bitbang_storage_full[1]
.sym 141002 $abc$60912$n8090
.sym 141003 interface1_bank_bus_dat_r[2]
.sym 141004 interface2_bank_bus_dat_r[2]
.sym 141005 $abc$60912$n8091
.sym 141009 $abc$60912$n8084
.sym 141010 interface3_bank_bus_dat_r[2]
.sym 141011 interface4_bank_bus_dat_r[2]
.sym 141012 interface5_bank_bus_dat_r[2]
.sym 141014 $abc$60912$n6220
.sym 141015 $abc$60912$n6206
.sym 141016 $abc$60912$n8085
.sym 141018 $abc$60912$n8087
.sym 141019 interface1_bank_bus_dat_r[1]
.sym 141020 interface2_bank_bus_dat_r[1]
.sym 141021 $abc$60912$n8088
.sym 141022 spiflash_bus_adr[4]
.sym 141026 $abc$60912$n5202
.sym 141027 $abc$60912$n4507
.sym 141028 spiflash_bitbang_storage_full[2]
.sym 141030 sys_rst
.sym 141031 sram_bus_dat_w[4]
.sym 141034 sram_bus_adr[12]
.sym 141035 sram_bus_adr[11]
.sym 141036 $abc$60912$n5156_1
.sym 141038 $abc$60912$n7934
.sym 141039 $abc$60912$n8866_1
.sym 141040 $abc$60912$n5129
.sym 141042 sram_bus_adr[3]
.sym 141043 $abc$60912$n5135_1
.sym 141046 csrbank4_ev_enable0_w[0]
.sym 141047 $abc$60912$n5135_1
.sym 141048 $abc$60912$n8855_1
.sym 141049 sram_bus_adr[2]
.sym 141050 $abc$60912$n8922_1
.sym 141051 $abc$60912$n8856_1
.sym 141052 $abc$60912$n5129
.sym 141054 sram_bus_we
.sym 141055 $abc$60912$n5129
.sym 141056 $abc$60912$n5135_1
.sym 141057 sys_rst
.sym 141058 $abc$60912$n5084
.sym 141059 sram_bus_adr[2]
.sym 141065 $abc$60912$n920
.sym 141069 spiflash_bus_dat_w[12]
.sym 141073 $abc$60912$n5102
.sym 141077 $abc$60912$n4524
.sym 141081 $abc$60912$n4734
.sym 141085 picorv32.reg_op2[12]
.sym 141089 $abc$60912$n5537
.sym 141094 sram_bus_adr[0]
.sym 141095 sram_bus_adr[1]
.sym 141098 sram_bus_adr[13]
.sym 141099 $abc$60912$n5103_1
.sym 141100 sram_bus_adr[9]
.sym 141102 sram_bus_adr[13]
.sym 141103 sram_bus_adr[10]
.sym 141104 sram_bus_adr[9]
.sym 141106 spiflash_bus_adr[13]
.sym 141110 interface1_bank_bus_dat_r[5]
.sym 141111 interface3_bank_bus_dat_r[5]
.sym 141112 interface4_bank_bus_dat_r[5]
.sym 141113 interface5_bank_bus_dat_r[5]
.sym 141114 sram_bus_adr[11]
.sym 141115 sram_bus_adr[12]
.sym 141116 sram_bus_adr[10]
.sym 141118 sram_bus_adr[13]
.sym 141119 sram_bus_adr[9]
.sym 141120 $abc$60912$n5103_1
.sym 141122 sram_bus_adr[13]
.sym 141123 sram_bus_adr[9]
.sym 141124 sram_bus_adr[10]
.sym 141133 $abc$60912$n5538
.sym 141141 sram_bus_dat_w[7]
.sym 141142 $abc$60912$n7913
.sym 141143 $abc$60912$n7912_1
.sym 141144 $abc$60912$n5102
.sym 141146 spiflash_bus_adr[1]
.sym 141153 $abc$60912$n5538
.sym 141157 interface1_bank_bus_dat_r[7]
.sym 141161 picorv32.reg_op1[24]
.sym 141165 $abc$60912$n5538
.sym 141166 sram_bus_dat_w[1]
.sym 141170 sram_bus_dat_w[5]
.sym 141174 sram_bus_dat_w[3]
.sym 141181 spiflash_bus_adr[1]
.sym 141189 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 141193 $abc$60912$n5639
.sym 141205 spiflash_sr[25]
.sym 141222 $abc$60912$n5
.sym 141233 $auto$alumacc.cc:474:replace_alu$6689.C[32]
.sym 141234 sys_rst
.sym 141235 sram_bus_dat_w[7]
.sym 141241 $abc$60912$n5324
.sym 141250 csrbank5_tuning_word3_w[7]
.sym 141251 $abc$60912$n64
.sym 141252 sram_bus_adr[0]
.sym 141253 sram_bus_adr[1]
.sym 141257 $abc$60912$n5597
.sym 141258 $abc$60912$n137
.sym 141259 $abc$60912$n5597
.sym 141270 picorv32.pcpi_timeout_counter[1]
.sym 141282 $abc$60912$n5597
.sym 141283 picorv32.pcpi_timeout_counter[0]
.sym 141284 $abc$60912$n137
.sym 141287 picorv32.pcpi_timeout_counter[0]
.sym 141291 picorv32.pcpi_timeout_counter[1]
.sym 141292 $PACKER_VCC_NET_$glb_clk
.sym 141295 picorv32.pcpi_timeout_counter[2]
.sym 141296 $PACKER_VCC_NET_$glb_clk
.sym 141297 $auto$alumacc.cc:474:replace_alu$6784.C[2]
.sym 141301 $nextpnr_ICESTORM_LC_50$I3
.sym 141303 picorv32.pcpi_timeout_counter[0]
.sym 141305 $PACKER_VCC_NET_$glb_clk
.sym 141309 $PACKER_VCC_NET_$glb_clk
.sym 141310 picorv32.pcpi_timeout_counter[0]
.sym 141311 picorv32.pcpi_timeout_counter[1]
.sym 141312 picorv32.pcpi_timeout_counter[2]
.sym 141313 picorv32.pcpi_timeout_counter[3]
.sym 141315 picorv32.pcpi_timeout_counter[3]
.sym 141316 $PACKER_VCC_NET_$glb_clk
.sym 141317 $auto$alumacc.cc:474:replace_alu$6784.C[3]
.sym 141358 picorv32.pcpi_mul.rd[50]
.sym 141359 picorv32.pcpi_mul.rdx[50]
.sym 141360 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 141361 picorv32.pcpi_mul.rs2[50]
.sym 141362 picorv32.pcpi_mul.rs2[50]
.sym 141363 picorv32.pcpi_mul.rs1[0]_$glb_clk
.sym 141364 picorv32.pcpi_mul.rd[50]
.sym 141365 picorv32.pcpi_mul.rdx[50]
.sym 141373 $abc$60912$n4728
.sym 141374 $PACKER_GND_NET
.sym 141389 picorv32.pcpi_mul.mul_waiting
.sym 141417 picorv32.reg_op2[31]
.sym 141450 picorv32.pcpi_div.quotient[29]
.sym 141454 picorv32.pcpi_div.divisor[5]
.sym 141462 picorv32.pcpi_mul.rd[50]
.sym 141463 picorv32.pcpi_mul.rd[18]
.sym 141464 $abc$60912$n4954
.sym 141477 $abc$60912$n5333
.sym 141478 $PACKER_GND_NET
.sym 141493 storage[3][6]
.sym 141502 $PACKER_GND_NET
.sym 141514 $abc$60912$n6910
.sym 141515 $abc$60912$n6911
.sym 141516 $abc$60912$n6890
.sym 141521 spiflash_bus_adr[8]
.sym 141522 $abc$60912$n6904
.sym 141523 $abc$60912$n6905
.sym 141524 $abc$60912$n6890
.sym 141526 basesoc_sram_we[3]
.sym 141530 $abc$60912$n8523
.sym 141531 $abc$60912$n6905
.sym 141532 $abc$60912$n8513
.sym 141533 $abc$60912$n2699
.sym 141534 $abc$60912$n6901
.sym 141535 $abc$60912$n6902
.sym 141536 $abc$60912$n6890
.sym 141538 $abc$60912$n8521
.sym 141539 $abc$60912$n6902
.sym 141540 $abc$60912$n8513
.sym 141541 $abc$60912$n2699
.sym 141545 sram_bus_dat_w[6]
.sym 141546 $abc$60912$n4768
.sym 141547 $abc$60912$n4667
.sym 141548 $abc$60912$n4767
.sym 141549 $abc$60912$n4769
.sym 141550 $abc$60912$n6892
.sym 141551 $abc$60912$n6893
.sym 141552 $abc$60912$n6890
.sym 141553 $abc$60912$n4667
.sym 141554 $abc$60912$n8517
.sym 141555 $abc$60912$n6896
.sym 141556 $abc$60912$n8513
.sym 141557 $abc$60912$n2699
.sym 141558 $abc$60912$n8515
.sym 141559 $abc$60912$n6893
.sym 141560 $abc$60912$n8513
.sym 141561 $abc$60912$n2699
.sym 141562 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 141566 $abc$60912$n4741
.sym 141567 $abc$60912$n4667
.sym 141568 $abc$60912$n4740
.sym 141569 $abc$60912$n4742
.sym 141570 $abc$60912$n6889
.sym 141571 $abc$60912$n6888
.sym 141572 $abc$60912$n6890
.sym 141573 $abc$60912$n4667
.sym 141574 $abc$60912$n8530
.sym 141575 $abc$60912$n6889
.sym 141576 $abc$60912$n8531
.sym 141577 $abc$60912$n2698
.sym 141578 $abc$60912$n8535
.sym 141579 $abc$60912$n6896
.sym 141580 $abc$60912$n8531
.sym 141581 $abc$60912$n2698
.sym 141582 spiflash_bus_dat_w[28]
.sym 141586 $abc$60912$n6895
.sym 141587 $abc$60912$n6896
.sym 141588 $abc$60912$n6890
.sym 141589 $abc$60912$n4667
.sym 141590 spiflash_bus_dat_w[26]
.sym 141594 spiflash_bus_dat_w[24]
.sym 141598 $abc$60912$n8533
.sym 141599 $abc$60912$n6893
.sym 141600 $abc$60912$n8531
.sym 141601 $abc$60912$n2698
.sym 141602 spiflash_bus_dat_w[25]
.sym 141606 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 141610 $abc$60912$n4794
.sym 141611 $abc$60912$n4795
.sym 141612 $abc$60912$n4796
.sym 141613 $abc$60912$n4797
.sym 141614 $abc$60912$n6105_1
.sym 141615 $abc$60912$n6100_1
.sym 141616 slave_sel_r[0]
.sym 141618 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 141622 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 141626 storage_1[8][2]
.sym 141627 storage_1[9][2]
.sym 141628 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 141629 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 141630 basesoc_sram_we[3]
.sym 141631 $abc$60912$n5639
.sym 141634 $abc$60912$n4786
.sym 141635 $abc$60912$n4787
.sym 141636 $abc$60912$n4788
.sym 141637 $abc$60912$n4789_1
.sym 141638 $abc$60912$n6929
.sym 141639 $abc$60912$n6911
.sym 141640 $abc$60912$n6915
.sym 141641 $abc$60912$n2702
.sym 141642 sram_bus_dat_w[1]
.sym 141646 $abc$60912$n6917
.sym 141647 $abc$60912$n6893
.sym 141648 $abc$60912$n6915
.sym 141649 $abc$60912$n2702
.sym 141650 $abc$60912$n6935
.sym 141651 $abc$60912$n6893
.sym 141652 $abc$60912$n6933
.sym 141653 $abc$60912$n2701
.sym 141654 $abc$60912$n6919
.sym 141655 $abc$60912$n6896
.sym 141656 $abc$60912$n6915
.sym 141657 $abc$60912$n2702
.sym 141658 $abc$60912$n6921
.sym 141659 $abc$60912$n6899
.sym 141660 $abc$60912$n6915
.sym 141661 $abc$60912$n2702
.sym 141662 $abc$60912$n6932
.sym 141663 $abc$60912$n6889
.sym 141664 $abc$60912$n6933
.sym 141665 $abc$60912$n2701
.sym 141666 basesoc_sram_we[3]
.sym 141667 $abc$60912$n5535
.sym 141673 spiflash_bus_adr[8]
.sym 141681 $abc$60912$n11060
.sym 141682 $abc$60912$n6937
.sym 141683 $abc$60912$n6896
.sym 141684 $abc$60912$n6933
.sym 141685 $abc$60912$n2701
.sym 141689 $abc$60912$n2702
.sym 141690 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 141697 $abc$60912$n924
.sym 141698 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 141702 storage[2][6]
.sym 141703 storage[6][6]
.sym 141704 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141705 $abc$60912$n8839_1
.sym 141710 sram_bus_dat_w[6]
.sym 141714 $abc$60912$n4798
.sym 141715 $abc$60912$n4793
.sym 141716 slave_sel_r[0]
.sym 141721 $abc$60912$n5639
.sym 141722 basesoc_sram_we[3]
.sym 141723 $abc$60912$n5537
.sym 141733 spiflash_bus_adr[6]
.sym 141734 picorv32.pcpi_mul.rs2[2]
.sym 141735 picorv32.reg_op2[3]
.sym 141736 picorv32.pcpi_mul.mul_waiting
.sym 141738 picorv32.pcpi_mul.rs2[1]
.sym 141739 picorv32.reg_op2[2]
.sym 141740 picorv32.pcpi_mul.mul_waiting
.sym 141742 picorv32.pcpi_mul.rs2[0]
.sym 141743 picorv32.reg_op2[1]
.sym 141744 picorv32.pcpi_mul.mul_waiting
.sym 141746 picorv32.pcpi_mul.rs2[18]
.sym 141747 picorv32.reg_op2[19]
.sym 141748 picorv32.pcpi_mul.mul_waiting
.sym 141750 picorv32.pcpi_mul.rs2[16]
.sym 141751 picorv32.reg_op2[17]
.sym 141752 picorv32.pcpi_mul.mul_waiting
.sym 141754 picorv32.pcpi_mul.rs2[17]
.sym 141755 picorv32.reg_op2[18]
.sym 141756 picorv32.pcpi_mul.mul_waiting
.sym 141758 picorv32.pcpi_mul.rs2[15]
.sym 141759 picorv32.reg_op2[16]
.sym 141760 picorv32.pcpi_mul.mul_waiting
.sym 141765 picorv32.pcpi_mul.rs1[51]
.sym 141766 picorv32.pcpi_mul.rs2[14]
.sym 141767 picorv32.reg_op2[15]
.sym 141768 picorv32.pcpi_mul.mul_waiting
.sym 141770 picorv32.pcpi_mul.rs2[6]
.sym 141771 picorv32.reg_op2[7]
.sym 141772 picorv32.pcpi_mul.mul_waiting
.sym 141774 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141775 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141776 $abc$60912$n8103_1
.sym 141778 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141779 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141780 $abc$60912$n8103_1
.sym 141782 picorv32.pcpi_mul.rs2[22]
.sym 141783 picorv32.reg_op2[23]
.sym 141784 picorv32.pcpi_mul.mul_waiting
.sym 141786 picorv32.pcpi_mul.rs2[10]
.sym 141787 picorv32.reg_op2[11]
.sym 141788 picorv32.pcpi_mul.mul_waiting
.sym 141790 picorv32.pcpi_mul.rs1[52]
.sym 141791 $abc$60912$n9181
.sym 141792 picorv32.pcpi_mul.mul_waiting
.sym 141794 $abc$60912$n8103_1
.sym 141795 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141796 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141801 spiflash_bus_dat_w[9]
.sym 141802 storage[1][1]
.sym 141803 storage[5][1]
.sym 141804 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141805 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141806 sram_bus_dat_w[6]
.sym 141810 storage[11][4]
.sym 141811 storage[15][4]
.sym 141812 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141813 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141814 storage[3][6]
.sym 141815 storage[7][6]
.sym 141816 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141817 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141818 sram_bus_dat_w[7]
.sym 141822 sram_bus_dat_w[1]
.sym 141826 sram_bus_dat_w[3]
.sym 141830 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141831 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141832 $abc$60912$n8108
.sym 141834 $abc$60912$n8117
.sym 141835 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141836 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141838 storage[1][4]
.sym 141839 storage[5][4]
.sym 141840 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141841 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141842 $abc$60912$n8108
.sym 141843 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141844 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141846 storage[13][0]
.sym 141847 storage[15][0]
.sym 141848 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141849 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 141854 sram_bus_dat_w[6]
.sym 141858 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141859 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141860 $abc$60912$n8108
.sym 141862 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 141863 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 141864 $abc$60912$n8117
.sym 141866 $abc$60912$n5165_1
.sym 141867 $abc$60912$n5154_1
.sym 141868 sys_rst
.sym 141870 slave_sel_r[2]
.sym 141871 spiflash_sr[3]
.sym 141872 slave_sel_r[1]
.sym 141873 basesoc_bus_wishbone_dat_r[3]
.sym 141874 storage[1][0]
.sym 141875 storage[5][0]
.sym 141876 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141877 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141878 sram_bus_dat_w[0]
.sym 141882 slave_sel_r[2]
.sym 141883 spiflash_sr[5]
.sym 141884 slave_sel_r[1]
.sym 141885 basesoc_bus_wishbone_dat_r[5]
.sym 141886 sram_bus_dat_w[5]
.sym 141890 sram_bus_dat_w[4]
.sym 141894 storage_1[3][6]
.sym 141895 storage_1[7][6]
.sym 141896 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 141897 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 141898 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 141902 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 141906 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 141910 slave_sel_r[2]
.sym 141911 spiflash_sr[0]
.sym 141912 slave_sel_r[1]
.sym 141913 basesoc_bus_wishbone_dat_r[0]
.sym 141914 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 141921 spiflash_bus_dat_w[12]
.sym 141922 storage_1[3][5]
.sym 141923 storage_1[7][5]
.sym 141924 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 141925 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 141926 sram_bus_dat_w[6]
.sym 141930 sram_bus_dat_w[7]
.sym 141934 storage[10][4]
.sym 141935 storage[14][4]
.sym 141936 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 141937 $abc$60912$n8825
.sym 141938 sys_rst
.sym 141939 spiflash_i
.sym 141942 sram_bus_adr[3]
.sym 141943 $abc$60912$n4506
.sym 141946 sram_bus_dat_w[0]
.sym 141950 $abc$60912$n6169
.sym 141951 $abc$60912$n6170
.sym 141952 $abc$60912$n6152
.sym 141953 $abc$60912$n4667
.sym 141957 $abc$60912$n8013
.sym 141958 picorv32.pcpi_mul.rs1[51]
.sym 141959 $abc$60912$n9181
.sym 141960 picorv32.pcpi_mul.mul_waiting
.sym 141962 picorv32.pcpi_mul.rs1[54]
.sym 141963 $abc$60912$n9181
.sym 141964 picorv32.pcpi_mul.mul_waiting
.sym 141966 picorv32.pcpi_mul.rs2[26]
.sym 141967 picorv32.reg_op2[27]
.sym 141968 picorv32.pcpi_mul.mul_waiting
.sym 141970 $abc$60912$n6154
.sym 141971 $abc$60912$n6155
.sym 141972 $abc$60912$n6152
.sym 141973 $abc$60912$n4667
.sym 141974 picorv32.pcpi_mul.rs1[57]
.sym 141975 $abc$60912$n9181
.sym 141976 picorv32.pcpi_mul.mul_waiting
.sym 141978 storage[12][3]
.sym 141979 storage[14][3]
.sym 141980 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141981 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 141982 picorv32.pcpi_mul.rs1[53]
.sym 141983 $abc$60912$n9181
.sym 141984 picorv32.pcpi_mul.mul_waiting
.sym 141986 storage[12][1]
.sym 141987 storage[14][1]
.sym 141988 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 141989 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 141993 spiflash_bus_adr[7]
.sym 141997 picorv32.reg_op2[12]
.sym 141998 $abc$60912$n4506
.sym 141999 sram_bus_adr[3]
.sym 142002 $abc$60912$n8476
.sym 142003 $abc$60912$n6173
.sym 142004 $abc$60912$n8462
.sym 142005 $abc$60912$n2702
.sym 142006 $abc$60912$n5336
.sym 142007 $abc$60912$n5337_1
.sym 142008 $abc$60912$n5338_1
.sym 142009 $abc$60912$n5339
.sym 142013 $abc$60912$n8776_1
.sym 142014 $abc$60912$n4506
.sym 142015 $abc$60912$n5129
.sym 142018 spiflash_bus_dat_w[9]
.sym 142022 $abc$60912$n8083_1
.sym 142023 interface2_bank_bus_dat_r[0]
.sym 142024 interface5_bank_bus_dat_r[0]
.sym 142025 $abc$60912$n8084
.sym 142026 $abc$60912$n8093
.sym 142027 interface1_bank_bus_dat_r[3]
.sym 142028 interface2_bank_bus_dat_r[3]
.sym 142029 $abc$60912$n8094_1
.sym 142030 $abc$60912$n7957
.sym 142031 $abc$60912$n7951_1
.sym 142032 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 142033 $abc$60912$n5140
.sym 142034 $abc$60912$n5202
.sym 142035 $abc$60912$n4507
.sym 142036 spiflash_bitbang_storage_full[3]
.sym 142038 spiflash_i
.sym 142042 $abc$60912$n8096
.sym 142043 $abc$60912$n8097_1
.sym 142046 $abc$60912$n8410
.sym 142047 $abc$60912$n6155
.sym 142048 $abc$60912$n8408
.sym 142049 $abc$60912$n2698
.sym 142050 $abc$60912$n8083_1
.sym 142051 $abc$60912$n8093
.sym 142052 $abc$60912$n8099
.sym 142054 $abc$60912$n4502
.sym 142055 $abc$60912$n5075
.sym 142056 sys_rst
.sym 142058 interface0_bank_bus_dat_r[0]
.sym 142059 interface1_bank_bus_dat_r[0]
.sym 142060 interface3_bank_bus_dat_r[0]
.sym 142061 interface4_bank_bus_dat_r[0]
.sym 142062 $abc$60912$n8434
.sym 142063 $abc$60912$n6164
.sym 142064 $abc$60912$n8426
.sym 142065 $abc$60912$n2699
.sym 142066 storage[8][2]
.sym 142067 storage[10][2]
.sym 142068 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142069 $abc$60912$n8807
.sym 142070 sram_bus_dat_w[0]
.sym 142074 sram_bus_adr[11]
.sym 142075 sram_bus_adr[12]
.sym 142078 storage[0][0]
.sym 142079 storage[4][0]
.sym 142080 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 142081 $abc$60912$n8779_1
.sym 142082 $abc$60912$n5081
.sym 142083 csrbank4_rxempty_w
.sym 142084 sram_bus_adr[0]
.sym 142085 csrbank4_txfull_w
.sym 142089 spiflash_bus_adr[6]
.sym 142090 sram_bus_adr[0]
.sym 142091 $abc$60912$n5199
.sym 142092 $abc$60912$n5156_1
.sym 142094 $abc$60912$n5537
.sym 142098 csrbank4_txfull_w
.sym 142099 basesoc_uart_tx_old_trigger
.sym 142102 $abc$60912$n8428
.sym 142103 $abc$60912$n6155
.sym 142104 $abc$60912$n8426
.sym 142105 $abc$60912$n2699
.sym 142106 csrbank4_txfull_w
.sym 142110 $abc$60912$n8430
.sym 142111 $abc$60912$n6158
.sym 142112 $abc$60912$n8426
.sym 142113 $abc$60912$n2699
.sym 142114 interface1_bank_bus_dat_r[4]
.sym 142115 interface3_bank_bus_dat_r[4]
.sym 142116 interface4_bank_bus_dat_r[4]
.sym 142117 interface5_bank_bus_dat_r[4]
.sym 142118 sram_bus_adr[11]
.sym 142119 sram_bus_adr[12]
.sym 142120 $abc$60912$n4504
.sym 142122 spiflash_bus_adr[10]
.sym 142126 $abc$60912$n5573
.sym 142127 $abc$60912$n5569
.sym 142128 $abc$60912$n4503
.sym 142130 spiflash_bus_adr[11]
.sym 142134 $abc$60912$n5129
.sym 142135 $abc$60912$n4507
.sym 142136 sram_bus_adr[2]
.sym 142137 sram_bus_we
.sym 142138 interface1_bank_bus_dat_r[7]
.sym 142139 interface3_bank_bus_dat_r[7]
.sym 142140 interface4_bank_bus_dat_r[7]
.sym 142141 interface5_bank_bus_dat_r[7]
.sym 142142 spiflash_bus_adr[12]
.sym 142146 spiflash_bus_adr[0]
.sym 142150 storage[8][3]
.sym 142151 storage[10][3]
.sym 142152 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142153 $abc$60912$n8819
.sym 142157 spiflash_bus_adr[11]
.sym 142158 sys_rst
.sym 142159 sram_bus_dat_w[3]
.sym 142162 spiflash_bus_adr[11]
.sym 142163 spiflash_bus_adr[10]
.sym 142164 spiflash_bus_adr[9]
.sym 142166 $abc$60912$n1
.sym 142170 $abc$60912$n5198
.sym 142171 sram_bus_we
.sym 142172 sys_rst
.sym 142178 storage[12][6]
.sym 142179 storage[14][6]
.sym 142180 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142181 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 142182 sram_bus_dat_w[5]
.sym 142186 storage[8][5]
.sym 142187 storage[10][5]
.sym 142188 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142189 $abc$60912$n8835_1
.sym 142190 storage[12][2]
.sym 142191 storage[14][2]
.sym 142192 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142193 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 142194 storage[12][5]
.sym 142195 storage[14][5]
.sym 142196 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142197 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 142198 storage[8][1]
.sym 142199 storage[10][1]
.sym 142200 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142201 $abc$60912$n8795
.sym 142202 sram_bus_dat_w[6]
.sym 142206 spiflash_bus_adr[11]
.sym 142207 spiflash_bus_adr[9]
.sym 142208 spiflash_bus_adr[10]
.sym 142210 sram_bus_dat_w[2]
.sym 142214 sram_bus_dat_w[0]
.sym 142221 storage[10][5]
.sym 142225 $abc$60912$n8819
.sym 142229 slave_sel[2]
.sym 142241 $abc$60912$n5586
.sym 142242 sram_bus_dat_w[5]
.sym 142246 sram_bus_dat_w[3]
.sym 142250 sys_rst
.sym 142251 $abc$60912$n5146
.sym 142252 $abc$60912$n5148_1
.sym 142261 spiflash_bus_adr[7]
.sym 142266 sram_bus_dat_w[5]
.sym 142273 $abc$60912$n10656
.sym 142277 $abc$60912$n5324
.sym 142281 picorv32.reg_op2[29]
.sym 142282 sram_bus_dat_w[2]
.sym 142302 sram_bus_dat_w[5]
.sym 142325 $abc$60912$n4763
.sym 142337 $abc$60912$n4478
.sym 142361 picorv32.pcpi_mul.mul_waiting
.sym 142438 picorv32.pcpi_div.divisor[8]
.sym 142450 picorv32.pcpi_div.divisor[7]
.sym 142458 picorv32.pcpi_div.divisor[6]
.sym 142481 $abc$60912$n5534
.sym 142482 picorv32.pcpi_div.divisor[7]
.sym 142493 $abc$60912$n4784_1
.sym 142494 picorv32.pcpi_mul.rd[47]
.sym 142495 picorv32.pcpi_mul.rd[15]
.sym 142496 $abc$60912$n4954
.sym 142498 basesoc_sram_we[3]
.sym 142499 $abc$60912$n5534
.sym 142522 basesoc_sram_we[3]
.sym 142533 $abc$60912$n5292
.sym 142537 spiflash_bus_adr[2]
.sym 142541 $abc$60912$n7473
.sym 142542 $abc$60912$n8525
.sym 142543 $abc$60912$n6908
.sym 142544 $abc$60912$n8513
.sym 142545 $abc$60912$n2699
.sym 142546 $abc$60912$n8527
.sym 142547 $abc$60912$n6911
.sym 142548 $abc$60912$n8513
.sym 142549 $abc$60912$n2699
.sym 142550 $abc$60912$n6907
.sym 142551 $abc$60912$n6908
.sym 142552 $abc$60912$n6890
.sym 142554 basesoc_sram_we[3]
.sym 142555 $abc$60912$n5538
.sym 142562 basesoc_sram_we[3]
.sym 142570 $abc$60912$n8512
.sym 142571 $abc$60912$n6889
.sym 142572 $abc$60912$n8513
.sym 142573 $abc$60912$n2699
.sym 142574 spiflash_bus_dat_w[31]
.sym 142578 spiflash_bus_dat_w[27]
.sym 142582 spiflash_bus_dat_w[29]
.sym 142586 spiflash_bus_dat_w[30]
.sym 142590 $abc$60912$n8519
.sym 142591 $abc$60912$n6899
.sym 142592 $abc$60912$n8513
.sym 142593 $abc$60912$n2699
.sym 142594 $abc$60912$n4759
.sym 142595 $abc$60912$n4667
.sym 142596 $abc$60912$n4758_1
.sym 142597 $abc$60912$n4760
.sym 142598 $abc$60912$n8545
.sym 142599 $abc$60912$n6911
.sym 142600 $abc$60912$n8531
.sym 142601 $abc$60912$n2698
.sym 142602 $abc$60912$n6898
.sym 142603 $abc$60912$n6899
.sym 142604 $abc$60912$n6890
.sym 142605 $abc$60912$n4667
.sym 142606 sram_bus_dat_w[1]
.sym 142610 $abc$60912$n8537
.sym 142611 $abc$60912$n6899
.sym 142612 $abc$60912$n8531
.sym 142613 $abc$60912$n2698
.sym 142614 $abc$60912$n8543
.sym 142615 $abc$60912$n6908
.sym 142616 $abc$60912$n8531
.sym 142617 $abc$60912$n2698
.sym 142618 $abc$60912$n8541
.sym 142619 $abc$60912$n6905
.sym 142620 $abc$60912$n8531
.sym 142621 $abc$60912$n2698
.sym 142622 sram_bus_dat_w[4]
.sym 142626 $abc$60912$n8539
.sym 142627 $abc$60912$n6902
.sym 142628 $abc$60912$n8531
.sym 142629 $abc$60912$n2698
.sym 142630 $abc$60912$n4770
.sym 142631 $abc$60912$n4771_1
.sym 142632 $abc$60912$n4766
.sym 142633 slave_sel_r[0]
.sym 142634 $abc$60912$n4781_1
.sym 142635 $abc$60912$n4776
.sym 142636 $abc$60912$n4777_1
.sym 142637 slave_sel_r[0]
.sym 142638 $abc$60912$n4750
.sym 142639 $abc$60912$n4667
.sym 142640 $abc$60912$n4749
.sym 142641 $abc$60912$n4751_1
.sym 142642 $abc$60912$n4884_1
.sym 142643 $abc$60912$n4885
.sym 142644 $abc$60912$n4886_1
.sym 142645 $abc$60912$n4887_1
.sym 142646 $abc$60912$n4778_1
.sym 142647 $abc$60912$n4779_1
.sym 142648 $abc$60912$n4780
.sym 142650 sram_bus_dat_w[1]
.sym 142654 sram_bus_dat_w[7]
.sym 142658 $abc$60912$n4743
.sym 142659 $abc$60912$n4744
.sym 142660 $abc$60912$n4739
.sym 142661 slave_sel_r[0]
.sym 142662 $abc$60912$n4752_1
.sym 142663 $abc$60912$n4753_1
.sym 142664 $abc$60912$n4748
.sym 142665 slave_sel_r[0]
.sym 142666 $abc$60912$n6945
.sym 142667 $abc$60912$n6908
.sym 142668 $abc$60912$n6933
.sym 142669 $abc$60912$n2701
.sym 142670 $abc$60912$n6914
.sym 142671 $abc$60912$n6889
.sym 142672 $abc$60912$n6915
.sym 142673 $abc$60912$n2702
.sym 142674 $abc$60912$n4790
.sym 142675 $abc$60912$n4785
.sym 142676 slave_sel_r[0]
.sym 142678 $abc$60912$n6925
.sym 142679 $abc$60912$n6905
.sym 142680 $abc$60912$n6915
.sym 142681 $abc$60912$n2702
.sym 142682 sram_bus_dat_w[6]
.sym 142686 $abc$60912$n6923
.sym 142687 $abc$60912$n6902
.sym 142688 $abc$60912$n6915
.sym 142689 $abc$60912$n2702
.sym 142690 $abc$60912$n6927
.sym 142691 $abc$60912$n6908
.sym 142692 $abc$60912$n6915
.sym 142693 $abc$60912$n2702
.sym 142694 $abc$60912$n6943
.sym 142695 $abc$60912$n6905
.sym 142696 $abc$60912$n6933
.sym 142697 $abc$60912$n2701
.sym 142698 $abc$60912$n6947
.sym 142699 $abc$60912$n6911
.sym 142700 $abc$60912$n6933
.sym 142701 $abc$60912$n2701
.sym 142702 sram_bus_dat_w[2]
.sym 142706 $abc$60912$n6941
.sym 142707 $abc$60912$n6902
.sym 142708 $abc$60912$n6933
.sym 142709 $abc$60912$n2701
.sym 142710 storage[1][2]
.sym 142711 storage[5][2]
.sym 142712 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 142713 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142714 $abc$60912$n6939
.sym 142715 $abc$60912$n6899
.sym 142716 $abc$60912$n6933
.sym 142717 $abc$60912$n2701
.sym 142721 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142725 spiflash_bus_adr[1]
.sym 142733 spiflash_bus_adr[3]
.sym 142734 $abc$60912$n4761
.sym 142735 $abc$60912$n4762
.sym 142736 $abc$60912$n4757
.sym 142737 slave_sel_r[0]
.sym 142741 $abc$60912$n6931
.sym 142749 picorv32.reg_op2[30]
.sym 142750 sram_bus_dat_w[2]
.sym 142757 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 142761 $abc$60912$n5946_1
.sym 142765 picorv32.reg_op2[20]
.sym 142769 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142770 picorv32.pcpi_mul.rs2[21]
.sym 142771 picorv32.reg_op2[22]
.sym 142772 picorv32.pcpi_mul.mul_waiting
.sym 142774 $abc$60912$n7961
.sym 142775 $abc$60912$n7962
.sym 142776 $abc$60912$n8873_1
.sym 142777 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 142781 picorv32.reg_op2[1]
.sym 142782 sys_rst
.sym 142783 sram_bus_dat_w[2]
.sym 142789 picorv32.reg_op2[29]
.sym 142793 spiflash_bus_adr[7]
.sym 142794 sram_bus_dat_w[0]
.sym 142798 sram_bus_dat_w[6]
.sym 142802 sram_bus_dat_w[7]
.sym 142806 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 142807 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 142808 $abc$60912$n5139_1
.sym 142810 storage[1][7]
.sym 142811 storage[5][7]
.sym 142812 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 142813 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142814 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 142815 $abc$60912$n8103_1
.sym 142816 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 142822 picorv32.mem_wordsize[2]
.sym 142823 picorv32.reg_op2[7]
.sym 142824 picorv32.reg_op2[31]
.sym 142825 picorv32.mem_wordsize[0]
.sym 142826 picorv32.reg_op2[29]
.sym 142827 picorv32.mem_wordsize[0]
.sym 142828 $abc$60912$n6613_1
.sym 142830 picorv32.mem_wordsize[2]
.sym 142831 picorv32.reg_op2[6]
.sym 142832 picorv32.reg_op2[30]
.sym 142833 picorv32.mem_wordsize[0]
.sym 142834 picorv32.reg_op2[15]
.sym 142835 picorv32.mem_wordsize[2]
.sym 142836 $abc$60912$n6617_1
.sym 142838 picorv32.mem_wordsize[0]
.sym 142839 picorv32.reg_op2[5]
.sym 142840 picorv32.reg_op2[13]
.sym 142841 picorv32.mem_wordsize[2]
.sym 142845 sram_bus_dat_w[3]
.sym 142846 picorv32.reg_op2[2]
.sym 142847 picorv32.reg_op2[10]
.sym 142848 picorv32.mem_wordsize[2]
.sym 142849 picorv32.mem_wordsize[0]
.sym 142850 picorv32.reg_op2[14]
.sym 142851 picorv32.mem_wordsize[2]
.sym 142852 $abc$60912$n6615_1
.sym 142854 storage[1][3]
.sym 142855 storage[5][3]
.sym 142856 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 142857 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 142858 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 142859 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 142860 $abc$60912$n5139_1
.sym 142865 picorv32.reg_op2[7]
.sym 142866 sram_bus_dat_w[4]
.sym 142870 $abc$60912$n5139_1
.sym 142871 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 142872 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 142874 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 142875 $abc$60912$n8108
.sym 142876 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 142878 storage[0][7]
.sym 142879 storage[4][7]
.sym 142880 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 142881 $abc$60912$n8851_1
.sym 142882 sram_bus_dat_w[3]
.sym 142886 slave_sel_r[2]
.sym 142887 spiflash_sr[4]
.sym 142888 slave_sel_r[1]
.sym 142889 basesoc_bus_wishbone_dat_r[4]
.sym 142890 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 142891 $abc$60912$n8117
.sym 142892 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 142894 $abc$60912$n3
.sym 142901 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 142905 $abc$60912$n8117
.sym 142906 $abc$60912$n9
.sym 142910 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 142911 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 142912 $abc$60912$n8117
.sym 142917 $abc$60912$n6262
.sym 142918 spiflash_i
.sym 142925 sram_bus_dat_w[3]
.sym 142926 $abc$60912$n8009_1
.sym 142927 $abc$60912$n8003_1
.sym 142928 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 142929 $abc$60912$n5140
.sym 142930 storage_1[3][2]
.sym 142931 storage_1[7][2]
.sym 142932 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 142933 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 142934 storage_1[3][7]
.sym 142935 storage_1[7][7]
.sym 142936 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 142937 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 142938 basesoc_sram_we[1]
.sym 142939 $abc$60912$n5534
.sym 142942 csrbank3_value3_w[2]
.sym 142943 $abc$60912$n5488
.sym 142944 sram_bus_adr[4]
.sym 142945 $abc$60912$n8580_1
.sym 142946 spiflash_bus_adr[3]
.sym 142950 sram_bus_adr[4]
.sym 142951 $abc$60912$n5083_1
.sym 142954 sram_bus_dat_w[1]
.sym 142958 sram_bus_adr[4]
.sym 142959 $abc$60912$n5166_1
.sym 142962 sram_bus_adr[4]
.sym 142963 $abc$60912$n5154_1
.sym 142964 $abc$60912$n5176
.sym 142965 sys_rst
.sym 142966 sram_bus_dat_w[4]
.sym 142970 sram_bus_dat_w[0]
.sym 142974 $abc$60912$n6157
.sym 142975 $abc$60912$n6158
.sym 142976 $abc$60912$n6152
.sym 142977 $abc$60912$n4667
.sym 142978 sram_bus_dat_w[3]
.sym 142982 sram_bus_dat_w[2]
.sym 142986 $abc$60912$n6160
.sym 142987 $abc$60912$n6161
.sym 142988 $abc$60912$n6152
.sym 142989 $abc$60912$n4667
.sym 142990 $abc$60912$n8464
.sym 142991 $abc$60912$n6155
.sym 142992 $abc$60912$n8462
.sym 142993 $abc$60912$n2702
.sym 142994 basesoc_bus_wishbone_dat_r[7]
.sym 142995 slave_sel_r[1]
.sym 142996 spiflash_sr[7]
.sym 142997 slave_sel_r[2]
.sym 142998 basesoc_sram_we[1]
.sym 142999 $abc$60912$n5535
.sym 143002 $abc$60912$n8468
.sym 143003 $abc$60912$n6161
.sym 143004 $abc$60912$n8462
.sym 143005 $abc$60912$n2702
.sym 143006 sram_bus_dat_w[4]
.sym 143010 $abc$60912$n8474
.sym 143011 $abc$60912$n6170
.sym 143012 $abc$60912$n8462
.sym 143013 $abc$60912$n2702
.sym 143014 sram_bus_dat_w[5]
.sym 143018 $abc$60912$n6129_1
.sym 143019 $abc$60912$n6130
.sym 143020 $abc$60912$n6131_1
.sym 143021 $abc$60912$n6132_1
.sym 143022 $abc$60912$n5318_1
.sym 143023 $abc$60912$n5319
.sym 143024 $abc$60912$n5320_1
.sym 143025 $abc$60912$n5321_1
.sym 143026 sram_bus_dat_w[6]
.sym 143030 $abc$60912$n8470
.sym 143031 $abc$60912$n6164
.sym 143032 $abc$60912$n8462
.sym 143033 $abc$60912$n2702
.sym 143034 $abc$60912$n6163
.sym 143035 $abc$60912$n6164
.sym 143036 $abc$60912$n6152
.sym 143037 $abc$60912$n4667
.sym 143038 $abc$60912$n6120
.sym 143039 $abc$60912$n6121
.sym 143040 $abc$60912$n6122
.sym 143041 $abc$60912$n6123_1
.sym 143042 $abc$60912$n6172
.sym 143043 $abc$60912$n6173
.sym 143044 $abc$60912$n6152
.sym 143045 $abc$60912$n4667
.sym 143046 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 143050 $abc$60912$n4840
.sym 143051 $abc$60912$n4841
.sym 143052 $abc$60912$n4842
.sym 143053 $abc$60912$n4843
.sym 143054 $abc$60912$n8412
.sym 143055 $abc$60912$n6158
.sym 143056 $abc$60912$n8408
.sym 143057 $abc$60912$n2698
.sym 143058 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 143062 $abc$60912$n8416
.sym 143063 $abc$60912$n6164
.sym 143064 $abc$60912$n8408
.sym 143065 $abc$60912$n2698
.sym 143066 $abc$60912$n8422
.sym 143067 $abc$60912$n6173
.sym 143068 $abc$60912$n8408
.sym 143069 $abc$60912$n2698
.sym 143070 $abc$60912$n8420
.sym 143071 $abc$60912$n6170
.sym 143072 $abc$60912$n8408
.sym 143073 $abc$60912$n2698
.sym 143074 $abc$60912$n4504
.sym 143075 $abc$60912$n5199
.sym 143078 $abc$60912$n6138_1
.sym 143079 $abc$60912$n6139
.sym 143080 $abc$60912$n6140_1
.sym 143081 $abc$60912$n6141_1
.sym 143082 sram_bus_adr[0]
.sym 143086 spiflash_bus_dat_w[11]
.sym 143090 $abc$60912$n8438
.sym 143091 $abc$60912$n6170
.sym 143092 $abc$60912$n8426
.sym 143093 $abc$60912$n2699
.sym 143094 spiflash_bus_dat_w[12]
.sym 143098 spiflash_bus_dat_w[15]
.sym 143102 $abc$60912$n8456
.sym 143103 $abc$60912$n6170
.sym 143104 $abc$60912$n8444
.sym 143105 $abc$60912$n2701
.sym 143106 $abc$60912$n8414
.sym 143107 $abc$60912$n6161
.sym 143108 $abc$60912$n8408
.sym 143109 $abc$60912$n2698
.sym 143110 picorv32.reg_op2[7]
.sym 143111 picorv32.reg_op2[15]
.sym 143112 picorv32.mem_wordsize[2]
.sym 143113 picorv32.mem_wordsize[0]
.sym 143114 $abc$60912$n8440
.sym 143115 $abc$60912$n6173
.sym 143116 $abc$60912$n8426
.sym 143117 $abc$60912$n2699
.sym 143118 $abc$60912$n8458
.sym 143119 $abc$60912$n6173
.sym 143120 $abc$60912$n8444
.sym 143121 $abc$60912$n2701
.sym 143122 $abc$60912$n8432
.sym 143123 $abc$60912$n6161
.sym 143124 $abc$60912$n8426
.sym 143125 $abc$60912$n2699
.sym 143126 picorv32.reg_op2[3]
.sym 143127 picorv32.reg_op2[11]
.sym 143128 picorv32.mem_wordsize[2]
.sym 143129 picorv32.mem_wordsize[0]
.sym 143130 picorv32.mem_wordsize[2]
.sym 143131 picorv32.reg_op2[19]
.sym 143132 picorv32.mem_wordsize[0]
.sym 143133 picorv32.reg_op2[3]
.sym 143134 picorv32.reg_op2[4]
.sym 143135 picorv32.reg_op2[12]
.sym 143136 picorv32.mem_wordsize[2]
.sym 143137 picorv32.mem_wordsize[0]
.sym 143138 picorv32.reg_op2[7]
.sym 143142 $abc$60912$n4587
.sym 143146 $abc$60912$n8450
.sym 143147 $abc$60912$n6161
.sym 143148 $abc$60912$n8444
.sym 143149 $abc$60912$n2701
.sym 143150 $abc$60912$n8446
.sym 143151 $abc$60912$n6155
.sym 143152 $abc$60912$n8444
.sym 143153 $abc$60912$n2701
.sym 143154 sram_bus_dat_w[0]
.sym 143155 $abc$60912$n5128
.sym 143156 sys_rst
.sym 143157 $abc$60912$n4587
.sym 143158 $abc$60912$n8448
.sym 143159 $abc$60912$n6158
.sym 143160 $abc$60912$n8444
.sym 143161 $abc$60912$n2701
.sym 143162 basesoc_sram_we[1]
.sym 143163 $abc$60912$n5537
.sym 143166 $abc$60912$n8452
.sym 143167 $abc$60912$n6164
.sym 143168 $abc$60912$n8444
.sym 143169 $abc$60912$n2701
.sym 143173 $abc$60912$n8454
.sym 143174 spiflash_bus_adr[9]
.sym 143178 spiflash_bus_dat_w[7]
.sym 143182 slave_sel[1]
.sym 143186 $abc$60912$n5535
.sym 143190 $abc$60912$n5198
.sym 143191 user_led0
.sym 143197 picorv32.reg_op2[21]
.sym 143198 sram_bus_we
.sym 143199 $abc$60912$n5102
.sym 143200 $abc$60912$n5078
.sym 143201 sys_rst
.sym 143202 spiflash_bus_adr[2]
.sym 143206 basesoc_uart_rx_fifo_level[4]
.sym 143207 $abc$60912$n5132_1
.sym 143208 basesoc_uart_rx_fifo_syncfifo_we
.sym 143210 csrbank4_rxempty_w
.sym 143211 $abc$60912$n5128
.sym 143212 sram_bus_dat_w[1]
.sym 143214 basesoc_uart_rx_fifo_level[4]
.sym 143215 $abc$60912$n5132_1
.sym 143221 $abc$60912$n4842
.sym 143225 spiflash_bus_dat_w[22]
.sym 143229 picorv32.reg_op2[18]
.sym 143230 $abc$60912$n44
.sym 143231 $abc$60912$n5075
.sym 143234 $abc$60912$n15
.sym 143238 sram_bus_dat_w[2]
.sym 143249 $abc$60912$n8462
.sym 143257 $abc$60912$n8801
.sym 143259 basesoc_uart_rx_fifo_level[4]
.sym 143260 $PACKER_VCC_NET_$glb_clk
.sym 143261 $auto$alumacc.cc:474:replace_alu$6728.C[4]
.sym 143262 sram_bus_dat_w[1]
.sym 143272 basesoc_uart_rx_fifo_level[4]
.sym 143273 $auto$alumacc.cc:474:replace_alu$6713.C[4]
.sym 143274 $abc$60912$n6105
.sym 143275 $abc$60912$n6106
.sym 143276 $abc$60912$n5148_1
.sym 143281 $abc$60912$n6161
.sym 143283 basesoc_uart_rx_fifo_level[0]
.sym 143285 $PACKER_VCC_NET_$glb_clk
.sym 143286 $abc$60912$n64
.sym 143291 $PACKER_VCC_NET_$glb_clk
.sym 143292 basesoc_uart_rx_fifo_level[0]
.sym 143297 picorv32.reg_op2[2]
.sym 143298 $abc$60912$n6096
.sym 143299 $abc$60912$n6097
.sym 143300 $abc$60912$n5148_1
.sym 143302 sys_rst
.sym 143303 sram_bus_dat_w[1]
.sym 143317 spiflash_bus_dat_w[18]
.sym 143321 $abc$60912$n5315_1
.sym 143326 sram_bus_dat_w[0]
.sym 143357 picorv32.reg_op2[26]
.sym 143426 picorv32.pcpi_div.quotient_msk[23]
.sym 143427 picorv32.pcpi_div.quotient[23]
.sym 143441 picorv32.pcpi_mul.mul_waiting
.sym 143445 $abc$60912$n765
.sym 143450 picorv32.pcpi_mul.pcpi_wait_q
.sym 143451 picorv32.pcpi_mul_wait
.sym 143452 picorv32.pcpi_mul.mul_counter[6]
.sym 143453 picorv32.pcpi_mul.mul_waiting
.sym 143458 picorv32.pcpi_div.quotient[23]
.sym 143462 picorv32.pcpi_div.divisor[9]
.sym 143466 picorv32.pcpi_div.divisor[24]
.sym 143470 picorv32.pcpi_div.divisor[28]
.sym 143474 picorv32.pcpi_div.divisor[15]
.sym 143478 picorv32.pcpi_div.divisor[14]
.sym 143482 picorv32.pcpi_div.divisor[13]
.sym 143486 picorv32.pcpi_div.divisor[9]
.sym 143490 picorv32.pcpi_div.divisor[16]
.sym 143494 picorv32.pcpi_div.dividend[18]
.sym 143495 picorv32.pcpi_div.divisor[18]
.sym 143496 picorv32.pcpi_div.dividend[24]
.sym 143497 picorv32.pcpi_div.divisor[24]
.sym 143498 picorv32.pcpi_div.dividend[12]
.sym 143499 picorv32.pcpi_div.divisor[12]
.sym 143500 picorv32.pcpi_div.dividend[14]
.sym 143501 picorv32.pcpi_div.divisor[14]
.sym 143502 picorv32.pcpi_div.dividend[7]
.sym 143503 picorv32.pcpi_div.divisor[7]
.sym 143504 $abc$60912$n5289
.sym 143505 $abc$60912$n5292
.sym 143506 $abc$60912$n5277
.sym 143507 $abc$60912$n5288
.sym 143508 $abc$60912$n5293
.sym 143509 $abc$60912$n5298
.sym 143510 $abc$60912$n5278_1
.sym 143511 $abc$60912$n5283
.sym 143512 $abc$60912$n5286
.sym 143513 $abc$60912$n5287
.sym 143514 picorv32.pcpi_mul_rd[20]
.sym 143515 picorv32.pcpi_div_rd[20]
.sym 143516 picorv32.pcpi_div_wr
.sym 143517 $abc$60912$n4553
.sym 143518 $abc$60912$n8557
.sym 143519 $abc$60912$n6203
.sym 143520 picorv32.pcpi_div.start
.sym 143522 picorv32.pcpi_div.divisor[14]
.sym 143526 picorv32.pcpi_div.divisor[29]
.sym 143530 picorv32.pcpi_div.divisor[8]
.sym 143534 picorv32.pcpi_div.divisor[12]
.sym 143538 picorv32.pcpi_div.divisor[25]
.sym 143542 picorv32.pcpi_div.divisor[12]
.sym 143546 picorv32.pcpi_div.divisor[13]
.sym 143550 picorv32.pcpi_div.dividend[8]
.sym 143551 picorv32.pcpi_div.divisor[8]
.sym 143552 picorv32.pcpi_div.dividend[13]
.sym 143553 picorv32.pcpi_div.divisor[13]
.sym 143554 picorv32.pcpi_div.divisor[11]
.sym 143558 picorv32.pcpi_div.quotient[23]
.sym 143559 picorv32.pcpi_div.dividend[23]
.sym 143560 picorv32.pcpi_div.outsign
.sym 143561 $abc$60912$n8651
.sym 143562 picorv32.pcpi_div.divisor[24]
.sym 143566 picorv32.pcpi_div.divisor[15]
.sym 143570 picorv32.pcpi_div.quotient[29]
.sym 143571 picorv32.pcpi_div.dividend[29]
.sym 143572 picorv32.pcpi_div.outsign
.sym 143573 $abc$60912$n8663
.sym 143574 picorv32.pcpi_mul_rd[29]
.sym 143575 picorv32.pcpi_div_rd[29]
.sym 143576 picorv32.pcpi_div_wr
.sym 143577 $abc$60912$n4553
.sym 143578 picorv32.pcpi_div.divisor[20]
.sym 143582 picorv32.pcpi_div.divisor[26]
.sym 143583 picorv32.pcpi_div.dividend[26]
.sym 143584 $abc$60912$n5279_1
.sym 143585 $abc$60912$n5281_1
.sym 143586 picorv32.pcpi_div.dividend[15]
.sym 143587 picorv32.pcpi_div.divisor[15]
.sym 143588 $abc$60912$n5282_1
.sym 143590 picorv32.pcpi_mul_rd[23]
.sym 143591 picorv32.pcpi_div_rd[23]
.sym 143592 picorv32.pcpi_div_wr
.sym 143593 $abc$60912$n4553
.sym 143594 picorv32.pcpi_mul_rd[24]
.sym 143595 picorv32.pcpi_div_rd[24]
.sym 143596 picorv32.pcpi_div_wr
.sym 143597 $abc$60912$n4553
.sym 143598 picorv32.pcpi_div.divisor[27]
.sym 143602 picorv32.pcpi_mul_rd[1]
.sym 143603 picorv32.pcpi_div_rd[1]
.sym 143604 picorv32.pcpi_div_wr
.sym 143605 $abc$60912$n4553
.sym 143606 picorv32.pcpi_div.divisor[23]
.sym 143610 picorv32.pcpi_div.dividend[27]
.sym 143611 picorv32.pcpi_div.divisor[27]
.sym 143612 picorv32.pcpi_div.dividend[26]
.sym 143613 picorv32.pcpi_div.divisor[26]
.sym 143614 picorv32.pcpi_div.divisor[22]
.sym 143618 basesoc_sram_we[3]
.sym 143622 picorv32.pcpi_div.dividend[24]
.sym 143629 $abc$60912$n4553
.sym 143633 picorv32.reg_op2[3]
.sym 143637 picorv32.pcpi_div.dividend[27]
.sym 143638 sram_bus_dat_w[0]
.sym 143645 $abc$60912$n8531
.sym 143649 $abc$60912$n10708
.sym 143650 sram_bus_dat_w[4]
.sym 143658 sys_rst
.sym 143659 $abc$60912$n5137
.sym 143662 sram_bus_dat_w[4]
.sym 143666 sram_bus_dat_w[1]
.sym 143677 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 143681 $abc$60912$n5377
.sym 143685 $abc$60912$n4743
.sym 143687 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143692 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 143696 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143697 $auto$alumacc.cc:474:replace_alu$6701.C[2]
.sym 143701 $nextpnr_ICESTORM_LC_9$I3
.sym 143702 storage_1[7][1]
.sym 143703 storage_1[15][1]
.sym 143704 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 143708 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 143709 $auto$alumacc.cc:474:replace_alu$6701.C[3]
.sym 143710 storage[3][1]
.sym 143711 storage[7][1]
.sym 143712 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143713 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143717 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143721 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 143722 picorv32.pcpi_div.divisor[52]
.sym 143726 picorv32.pcpi_div.divisor[53]
.sym 143733 storage[6][3]
.sym 143737 picorv32.reg_op2[24]
.sym 143738 sram_bus_dat_w[3]
.sym 143745 $abc$60912$n2702
.sym 143749 picorv32.reg_op1[27]
.sym 143750 storage[2][4]
.sym 143751 storage[6][4]
.sym 143752 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143753 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143754 picorv32.pcpi_div.divisor[35]
.sym 143761 picorv32.pcpi_mul.rs1[2]
.sym 143765 spiflash_bus_dat_w[14]
.sym 143769 picorv32.reg_op2[22]
.sym 143770 sram_bus_dat_w[6]
.sym 143777 sram_bus_dat_w[2]
.sym 143778 sram_bus_dat_w[5]
.sym 143782 $abc$60912$n13
.sym 143789 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 143790 picorv32.pcpi_div.divisor[46]
.sym 143794 picorv32.pcpi_div.divisor[44]
.sym 143798 $abc$60912$n5299
.sym 143799 $abc$60912$n5300
.sym 143800 $abc$60912$n5301_1
.sym 143801 $abc$60912$n5302
.sym 143802 picorv32.pcpi_div.divisor[47]
.sym 143809 sram_bus_dat_w[6]
.sym 143810 picorv32.pcpi_div.divisor[44]
.sym 143811 picorv32.pcpi_div.divisor[46]
.sym 143812 picorv32.pcpi_div.divisor[47]
.sym 143814 picorv32.pcpi_mul.rs1[21]
.sym 143815 picorv32.reg_op1[20]
.sym 143816 picorv32.pcpi_mul.mul_waiting
.sym 143821 csrbank1_scratch1_w[5]
.sym 143822 picorv32.pcpi_mul.rs1[17]
.sym 143823 picorv32.reg_op1[16]
.sym 143824 picorv32.pcpi_mul.mul_waiting
.sym 143826 picorv32.pcpi_mul.rs1[20]
.sym 143827 picorv32.reg_op1[19]
.sym 143828 picorv32.pcpi_mul.mul_waiting
.sym 143830 picorv32.pcpi_mul.rs1[16]
.sym 143831 picorv32.reg_op1[15]
.sym 143832 picorv32.pcpi_mul.mul_waiting
.sym 143837 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 143838 picorv32.pcpi_mul.rs1[19]
.sym 143839 picorv32.reg_op1[18]
.sym 143840 picorv32.pcpi_mul.mul_waiting
.sym 143842 picorv32.pcpi_mul.rs1[18]
.sym 143843 picorv32.reg_op1[17]
.sym 143844 picorv32.pcpi_mul.mul_waiting
.sym 143846 storage[1][6]
.sym 143847 storage[5][6]
.sym 143848 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143849 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143850 $abc$60912$n8844_1
.sym 143851 $abc$60912$n8840_1
.sym 143852 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 143853 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 143854 picorv32.pcpi_mul.rs1[22]
.sym 143855 picorv32.reg_op1[21]
.sym 143856 picorv32.pcpi_mul.mul_waiting
.sym 143858 picorv32.pcpi_mul.rs1[23]
.sym 143859 picorv32.reg_op1[22]
.sym 143860 picorv32.pcpi_mul.mul_waiting
.sym 143862 picorv32.pcpi_mul.rs1[34]
.sym 143863 $abc$60912$n9181
.sym 143864 picorv32.pcpi_mul.mul_waiting
.sym 143869 picorv32.reg_op2[15]
.sym 143870 picorv32.pcpi_mul.rs1[24]
.sym 143871 picorv32.reg_op1[23]
.sym 143872 picorv32.pcpi_mul.mul_waiting
.sym 143874 storage[0][6]
.sym 143875 storage[4][6]
.sym 143876 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143877 $abc$60912$n8843_1
.sym 143878 picorv32.reg_op2[15]
.sym 143879 picorv32.reg_op2[14]
.sym 143880 picorv32.reg_op2[13]
.sym 143881 picorv32.reg_op2[12]
.sym 143882 picorv32.pcpi_mul.rs1[5]
.sym 143883 picorv32.reg_op1[4]
.sym 143884 picorv32.pcpi_mul.mul_waiting
.sym 143889 $abc$60912$n5139_1
.sym 143890 picorv32.pcpi_mul.rs1[6]
.sym 143891 picorv32.reg_op1[5]
.sym 143892 picorv32.pcpi_mul.mul_waiting
.sym 143894 $abc$60912$n7795_1
.sym 143895 $abc$60912$n7796_1
.sym 143896 $abc$60912$n8826
.sym 143897 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 143898 picorv32.pcpi_mul.rs1[8]
.sym 143899 picorv32.reg_op1[7]
.sym 143900 picorv32.pcpi_mul.mul_waiting
.sym 143905 picorv32.reg_op2[31]
.sym 143906 picorv32.pcpi_mul.rs1[7]
.sym 143907 picorv32.reg_op1[6]
.sym 143908 picorv32.pcpi_mul.mul_waiting
.sym 143910 sram_bus_dat_w[4]
.sym 143917 $abc$60912$n8816
.sym 143918 sram_bus_dat_w[2]
.sym 143925 picorv32.reg_op2[7]
.sym 143926 storage[0][2]
.sym 143927 storage[4][2]
.sym 143928 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143929 $abc$60912$n8803_1
.sym 143930 storage[1][5]
.sym 143931 storage[5][5]
.sym 143932 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143933 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143934 sram_bus_dat_w[3]
.sym 143938 storage[9][0]
.sym 143939 storage[11][0]
.sym 143940 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143941 $abc$60912$n8781
.sym 143942 spiflash_bus_dat_w[14]
.sym 143946 sram_bus_adr[4]
.sym 143947 $abc$60912$n5154_1
.sym 143948 $abc$60912$n4505
.sym 143949 sys_rst
.sym 143953 sram_bus_dat_w[7]
.sym 143954 sram_bus_adr[2]
.sym 143961 $abc$60912$n8782_1
.sym 143962 spiflash_bus_dat_w[10]
.sym 143966 $abc$60912$n8013
.sym 143967 $abc$60912$n8014_1
.sym 143968 $abc$60912$n8889_1
.sym 143969 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 143973 $abc$60912$n6158
.sym 143974 $abc$60912$n8784
.sym 143975 $abc$60912$n8782_1
.sym 143976 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 143977 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 143978 sram_bus_dat_w[0]
.sym 143982 sram_bus_dat_w[2]
.sym 143986 $abc$60912$n4505
.sym 143987 $abc$60912$n4502
.sym 143988 sys_rst
.sym 143990 csrbank4_txfull_w
.sym 143991 $abc$60912$n5140
.sym 143992 sram_bus_we
.sym 143994 storage[8][0]
.sym 143995 storage[10][0]
.sym 143996 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 143997 $abc$60912$n8783
.sym 143998 sram_bus_dat_w[6]
.sym 144002 storage[12][0]
.sym 144003 storage[14][0]
.sym 144004 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 144005 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 144006 $abc$60912$n8466
.sym 144007 $abc$60912$n6158
.sym 144008 $abc$60912$n8462
.sym 144009 $abc$60912$n2702
.sym 144010 $abc$60912$n8461
.sym 144011 $abc$60912$n6151
.sym 144012 $abc$60912$n8462
.sym 144013 $abc$60912$n2702
.sym 144017 $abc$60912$n8831
.sym 144018 $abc$60912$n15
.sym 144022 $abc$60912$n3
.sym 144026 $abc$60912$n6151
.sym 144027 $abc$60912$n6150
.sym 144028 $abc$60912$n6152
.sym 144029 $abc$60912$n4667
.sym 144030 $abc$60912$n86
.sym 144031 $abc$60912$n5080_1
.sym 144032 $abc$60912$n80
.sym 144033 $abc$60912$n5077_1
.sym 144034 $abc$60912$n13
.sym 144038 sram_bus_adr[4]
.sym 144039 sram_bus_adr[2]
.sym 144040 sram_bus_adr[3]
.sym 144041 $abc$60912$n5084
.sym 144042 $abc$60912$n5080_1
.sym 144043 csrbank1_scratch2_w[0]
.sym 144044 $abc$60912$n5077_1
.sym 144045 csrbank1_scratch1_w[0]
.sym 144046 $abc$60912$n4844
.sym 144047 $abc$60912$n4839
.sym 144048 slave_sel_r[0]
.sym 144050 storage[0][5]
.sym 144051 storage[4][5]
.sym 144052 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 144053 $abc$60912$n8831
.sym 144054 $abc$60912$n5083_1
.sym 144055 csrbank1_scratch3_w[3]
.sym 144058 sram_bus_dat_w[0]
.sym 144065 $abc$60912$n5319
.sym 144066 $abc$60912$n6111_1
.sym 144067 $abc$60912$n6112_1
.sym 144068 $abc$60912$n6113_1
.sym 144069 $abc$60912$n6114_1
.sym 144070 $abc$60912$n8407
.sym 144071 $abc$60912$n6151
.sym 144072 $abc$60912$n8408
.sym 144073 $abc$60912$n2698
.sym 144074 $abc$60912$n5327
.sym 144075 $abc$60912$n5328_1
.sym 144076 $abc$60912$n5329_1
.sym 144077 $abc$60912$n5330
.sym 144078 sram_bus_dat_w[3]
.sym 144082 $abc$60912$n8472
.sym 144083 $abc$60912$n6167
.sym 144084 $abc$60912$n8462
.sym 144085 $abc$60912$n2702
.sym 144086 $abc$60912$n8418
.sym 144087 $abc$60912$n6167
.sym 144088 $abc$60912$n8408
.sym 144089 $abc$60912$n2698
.sym 144090 basesoc_sram_we[1]
.sym 144091 $abc$60912$n5639
.sym 144094 $abc$60912$n6166
.sym 144095 $abc$60912$n6167
.sym 144096 $abc$60912$n6152
.sym 144097 $abc$60912$n4667
.sym 144098 sram_bus_dat_w[0]
.sym 144102 $abc$60912$n8443
.sym 144103 $abc$60912$n6151
.sym 144104 $abc$60912$n8444
.sym 144105 $abc$60912$n2701
.sym 144106 $abc$60912$n5534
.sym 144110 csrbank4_ev_enable0_w[1]
.sym 144111 $abc$60912$n5084
.sym 144112 basesoc_uart_rx_pending
.sym 144113 $abc$60912$n4507
.sym 144114 $abc$60912$n5078
.sym 144115 csrbank4_rxempty_w
.sym 144116 $abc$60912$n8865_1
.sym 144117 sram_bus_adr[2]
.sym 144118 basesoc_uart_rx_pending
.sym 144119 csrbank4_ev_enable0_w[1]
.sym 144120 basesoc_uart_tx_pending
.sym 144121 csrbank4_ev_enable0_w[0]
.sym 144122 $abc$60912$n8921_1
.sym 144123 basesoc_uart_tx_pending
.sym 144124 sram_bus_adr[2]
.sym 144125 $abc$60912$n4507
.sym 144126 $abc$60912$n8425
.sym 144127 $abc$60912$n6151
.sym 144128 $abc$60912$n8426
.sym 144129 $abc$60912$n2699
.sym 144130 basesoc_sram_we[1]
.sym 144134 $abc$60912$n4502
.sym 144135 $abc$60912$n5083_1
.sym 144136 sys_rst
.sym 144138 $abc$60912$n8436
.sym 144139 $abc$60912$n6167
.sym 144140 $abc$60912$n8426
.sym 144141 $abc$60912$n2699
.sym 144142 sys_rst
.sym 144143 sram_bus_dat_w[6]
.sym 144149 $abc$60912$n8444
.sym 144150 $abc$60912$n4502
.sym 144151 $abc$60912$n5077_1
.sym 144152 sys_rst
.sym 144154 basesoc_sram_we[1]
.sym 144155 $abc$60912$n5538
.sym 144158 basesoc_sram_we[1]
.sym 144162 $abc$60912$n8454
.sym 144163 $abc$60912$n6167
.sym 144164 $abc$60912$n8444
.sym 144165 $abc$60912$n2701
.sym 144166 $abc$60912$n88
.sym 144167 $abc$60912$n5080_1
.sym 144168 $abc$60912$n8592_1
.sym 144169 $abc$60912$n5078
.sym 144170 picorv32.mem_wordsize[2]
.sym 144171 picorv32.reg_op2[21]
.sym 144172 picorv32.mem_wordsize[0]
.sym 144173 picorv32.reg_op2[5]
.sym 144177 $abc$60912$n4734
.sym 144181 spiflash_bus_adr[9]
.sym 144185 basesoc_uart_phy_tx_busy
.sym 144186 $abc$60912$n4503
.sym 144187 sram_bus_we
.sym 144190 $abc$60912$n4502
.sym 144191 $abc$60912$n5080_1
.sym 144192 sys_rst
.sym 144194 picorv32.mem_wordsize[2]
.sym 144195 picorv32.reg_op2[22]
.sym 144196 picorv32.mem_wordsize[0]
.sym 144197 picorv32.reg_op2[6]
.sym 144198 $abc$60912$n5579
.sym 144199 $abc$60912$n5575
.sym 144200 $abc$60912$n4503
.sym 144202 csrbank4_rxempty_w
.sym 144203 basesoc_uart_rx_old_trigger
.sym 144206 $abc$60912$n5606
.sym 144207 $abc$60912$n8597
.sym 144208 $abc$60912$n4503
.sym 144210 $abc$60912$n4507
.sym 144211 $abc$60912$n8586_1
.sym 144212 $abc$60912$n5585
.sym 144213 $abc$60912$n5586
.sym 144214 $abc$60912$n5623
.sym 144215 $abc$60912$n5619
.sym 144216 $abc$60912$n4503
.sym 144218 $abc$60912$n5583
.sym 144219 $abc$60912$n8587_1
.sym 144220 $abc$60912$n4503
.sym 144222 $abc$60912$n5538
.sym 144226 csrbank4_rxempty_w
.sym 144230 regs1
.sym 144231 basesoc_uart_phy_rx_busy
.sym 144232 basesoc_uart_phy_rx_r
.sym 144233 sys_rst
.sym 144234 $abc$60912$n5639
.sym 144241 $abc$60912$n5585
.sym 144242 basesoc_uart_phy_tx_busy
.sym 144243 $abc$60912$n10204
.sym 144246 basesoc_uart_phy_rx_busy
.sym 144247 $abc$60912$n5928
.sym 144250 regs1
.sym 144254 regs1
.sym 144255 basesoc_uart_phy_rx_r
.sym 144256 $abc$60912$n5725
.sym 144257 basesoc_uart_phy_rx_busy
.sym 144258 $abc$60912$n5857
.sym 144263 basesoc_uart_rx_fifo_level[0]
.sym 144268 basesoc_uart_rx_fifo_level[1]
.sym 144272 basesoc_uart_rx_fifo_level[2]
.sym 144273 $auto$alumacc.cc:474:replace_alu$6713.C[2]
.sym 144276 basesoc_uart_rx_fifo_level[3]
.sym 144277 $auto$alumacc.cc:474:replace_alu$6713.C[3]
.sym 144281 $nextpnr_ICESTORM_LC_17$I3
.sym 144282 $abc$60912$n11
.sym 144286 basesoc_uart_rx_fifo_level[0]
.sym 144287 basesoc_uart_rx_fifo_level[1]
.sym 144288 basesoc_uart_rx_fifo_level[2]
.sym 144289 basesoc_uart_rx_fifo_level[3]
.sym 144294 regs0
.sym 144298 sys_rst
.sym 144299 $abc$60912$n5146
.sym 144300 $abc$60912$n5148_1
.sym 144301 basesoc_uart_rx_fifo_level[0]
.sym 144302 $abc$60912$n122
.sym 144310 $abc$60912$n120
.sym 144314 $abc$60912$n118
.sym 144326 por_rst
.sym 144327 $abc$60912$n10291
.sym 144330 $abc$60912$n118
.sym 144331 $abc$60912$n120
.sym 144332 $abc$60912$n122
.sym 144333 $abc$60912$n124
.sym 144334 por_rst
.sym 144335 $abc$60912$n10292
.sym 144341 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 144342 $abc$60912$n124
.sym 144346 por_rst
.sym 144347 $abc$60912$n10289
.sym 144353 sram_bus_dat_w[2]
.sym 144354 por_rst
.sym 144355 $abc$60912$n10290
.sym 144366 sys_rst
.sym 144367 por_rst
.sym 144373 $abc$60912$n4482
.sym 144386 basesoc_uart_rx_fifo_level[1]
.sym 144425 $abc$60912$n7129
.sym 144426 picorv32.pcpi_div.quotient_msk[24]
.sym 144433 $abc$60912$n4862
.sym 144434 picorv32.pcpi_div.quotient_msk[23]
.sym 144438 picorv32.pcpi_div.quotient_msk[22]
.sym 144439 picorv32.pcpi_div.quotient_msk[23]
.sym 144440 picorv32.pcpi_div.quotient_msk[24]
.sym 144441 picorv32.pcpi_div.quotient_msk[25]
.sym 144453 $abc$60912$n6069_1
.sym 144458 picorv32.pcpi_div.quotient_msk[25]
.sym 144470 picorv32.pcpi_div.dividend[0]
.sym 144471 picorv32.pcpi_div.divisor[0]
.sym 144472 picorv32.pcpi_div.dividend[4]
.sym 144473 picorv32.pcpi_div.divisor[4]
.sym 144474 picorv32.pcpi_div.divisor[5]
.sym 144478 picorv32.pcpi_div.divisor[4]
.sym 144482 picorv32.pcpi_div.divisor[0]
.sym 144486 picorv32.pcpi_div.divisor[20]
.sym 144490 picorv32.pcpi_div.divisor[11]
.sym 144491 picorv32.pcpi_div.dividend[11]
.sym 144492 picorv32.pcpi_div.dividend[9]
.sym 144493 picorv32.pcpi_div.divisor[9]
.sym 144494 picorv32.pcpi_div.divisor[6]
.sym 144498 picorv32.pcpi_div.divisor[10]
.sym 144499 picorv32.pcpi_div.dividend[10]
.sym 144500 picorv32.pcpi_div.dividend[5]
.sym 144501 picorv32.pcpi_div.divisor[5]
.sym 144502 picorv32.pcpi_div.divisor[11]
.sym 144506 picorv32.pcpi_div.divisor[10]
.sym 144510 picorv32.pcpi_div.dividend[6]
.sym 144511 picorv32.pcpi_div.divisor[6]
.sym 144512 $abc$60912$n5290
.sym 144513 $abc$60912$n5291
.sym 144514 picorv32.pcpi_div.divisor[19]
.sym 144518 picorv32.pcpi_div.dividend[11]
.sym 144519 picorv32.pcpi_div.divisor[11]
.sym 144520 picorv32.pcpi_div.dividend[10]
.sym 144521 picorv32.pcpi_div.divisor[10]
.sym 144522 picorv32.pcpi_div.quotient_msk[24]
.sym 144523 picorv32.pcpi_div.quotient[24]
.sym 144526 picorv32.pcpi_div.divisor[19]
.sym 144530 picorv32.pcpi_div.divisor[18]
.sym 144534 picorv32.pcpi_div.divisor[5]
.sym 144535 picorv32.pcpi_div.dividend[5]
.sym 144536 $abc$60912$n5294
.sym 144537 $abc$60912$n5297
.sym 144538 picorv32.pcpi_div.dividend[19]
.sym 144539 picorv32.pcpi_div.divisor[19]
.sym 144540 $abc$60912$n5284_1
.sym 144541 $abc$60912$n5285
.sym 144542 picorv32.pcpi_div.divisor[10]
.sym 144546 picorv32.pcpi_div.quotient_msk[29]
.sym 144547 picorv32.pcpi_div.quotient[29]
.sym 144551 $PACKER_VCC_NET_$glb_clk
.sym 144555 picorv32.pcpi_div.dividend[0]
.sym 144556 $abc$60912$n10662
.sym 144559 picorv32.pcpi_div.dividend[1]
.sym 144560 $abc$60912$n10664
.sym 144563 picorv32.pcpi_div.dividend[2]
.sym 144564 $abc$60912$n10666
.sym 144567 picorv32.pcpi_div.dividend[3]
.sym 144568 $abc$60912$n10668
.sym 144571 picorv32.pcpi_div.dividend[4]
.sym 144572 $abc$60912$n10670
.sym 144575 picorv32.pcpi_div.dividend[5]
.sym 144576 $abc$60912$n10672
.sym 144579 picorv32.pcpi_div.dividend[6]
.sym 144580 $abc$60912$n10674
.sym 144583 picorv32.pcpi_div.dividend[7]
.sym 144584 $abc$60912$n10676
.sym 144587 picorv32.pcpi_div.dividend[8]
.sym 144588 $abc$60912$n10678
.sym 144591 picorv32.pcpi_div.dividend[9]
.sym 144592 $abc$60912$n10680
.sym 144595 picorv32.pcpi_div.dividend[10]
.sym 144596 $abc$60912$n10682
.sym 144599 picorv32.pcpi_div.dividend[11]
.sym 144600 $abc$60912$n10684
.sym 144603 picorv32.pcpi_div.dividend[12]
.sym 144604 $abc$60912$n10686
.sym 144607 picorv32.pcpi_div.dividend[13]
.sym 144608 $abc$60912$n10688
.sym 144611 picorv32.pcpi_div.dividend[14]
.sym 144612 $abc$60912$n10690
.sym 144615 picorv32.pcpi_div.dividend[15]
.sym 144616 $abc$60912$n10692
.sym 144619 picorv32.pcpi_div.dividend[16]
.sym 144620 $abc$60912$n10694
.sym 144623 picorv32.pcpi_div.dividend[17]
.sym 144624 $abc$60912$n10696
.sym 144627 picorv32.pcpi_div.dividend[18]
.sym 144628 $abc$60912$n10698
.sym 144631 picorv32.pcpi_div.dividend[19]
.sym 144632 $abc$60912$n10700
.sym 144635 picorv32.pcpi_div.dividend[20]
.sym 144636 $abc$60912$n10702
.sym 144639 picorv32.pcpi_div.dividend[21]
.sym 144640 $abc$60912$n10704
.sym 144643 picorv32.pcpi_div.dividend[22]
.sym 144644 $abc$60912$n10706
.sym 144647 picorv32.pcpi_div.dividend[23]
.sym 144648 $abc$60912$n10708
.sym 144651 picorv32.pcpi_div.dividend[24]
.sym 144652 $abc$60912$n10710
.sym 144655 picorv32.pcpi_div.dividend[25]
.sym 144656 $abc$60912$n10712
.sym 144659 picorv32.pcpi_div.dividend[26]
.sym 144660 $abc$60912$n10714
.sym 144663 picorv32.pcpi_div.dividend[27]
.sym 144664 $abc$60912$n10716
.sym 144667 picorv32.pcpi_div.dividend[28]
.sym 144668 $abc$60912$n10718
.sym 144671 picorv32.pcpi_div.dividend[29]
.sym 144672 $abc$60912$n10720
.sym 144675 picorv32.pcpi_div.dividend[30]
.sym 144676 $abc$60912$n10722
.sym 144679 picorv32.pcpi_div.dividend[31]
.sym 144680 $abc$60912$n10724
.sym 144684 $abc$60912$n4928
.sym 144688 $abc$60912$n4926
.sym 144692 $abc$60912$n4925
.sym 144696 $abc$60912$n4923
.sym 144700 $abc$60912$n4922
.sym 144704 $abc$60912$n4920
.sym 144708 $abc$60912$n4919
.sym 144712 $abc$60912$n4917
.sym 144716 $abc$60912$n4916
.sym 144720 $abc$60912$n4914
.sym 144724 $abc$60912$n4913
.sym 144728 $abc$60912$n4911
.sym 144732 $abc$60912$n4910
.sym 144736 $abc$60912$n4908
.sym 144740 $abc$60912$n4907
.sym 144744 $abc$60912$n4905
.sym 144748 $abc$60912$n4904
.sym 144752 $abc$60912$n4902
.sym 144756 $abc$60912$n4901
.sym 144760 $abc$60912$n4899
.sym 144764 $abc$60912$n4898
.sym 144768 $abc$60912$n4896
.sym 144772 $abc$60912$n4895
.sym 144776 $abc$60912$n4893
.sym 144780 $abc$60912$n4892
.sym 144784 $abc$60912$n4890
.sym 144788 $abc$60912$n4889
.sym 144792 $abc$60912$n4887
.sym 144796 $abc$60912$n4886
.sym 144800 $abc$60912$n4884
.sym 144804 $abc$60912$n4883
.sym 144809 $nextpnr_ICESTORM_LC_84$I3
.sym 144810 picorv32.pcpi_div.divisor[45]
.sym 144814 picorv32.pcpi_mul.rs1[3]
.sym 144815 picorv32.reg_op1[2]
.sym 144816 picorv32.pcpi_mul.mul_waiting
.sym 144818 picorv32.pcpi_mul.rs1[15]
.sym 144819 picorv32.reg_op1[14]
.sym 144820 picorv32.pcpi_mul.mul_waiting
.sym 144822 picorv32.pcpi_mul.rs1[12]
.sym 144823 picorv32.reg_op1[11]
.sym 144824 picorv32.pcpi_mul.mul_waiting
.sym 144826 picorv32.pcpi_div.divisor[57]
.sym 144830 picorv32.pcpi_mul.rs1[13]
.sym 144831 picorv32.reg_op1[12]
.sym 144832 picorv32.pcpi_mul.mul_waiting
.sym 144834 picorv32.pcpi_div.divisor[59]
.sym 144838 picorv32.pcpi_div.divisor[61]
.sym 144842 picorv32.pcpi_div.divisor[46]
.sym 144843 $abc$60912$n6290
.sym 144844 picorv32.pcpi_div.start
.sym 144846 picorv32.pcpi_div.divisor[45]
.sym 144847 picorv32.pcpi_div.divisor[57]
.sym 144848 picorv32.pcpi_div.divisor[60]
.sym 144849 picorv32.pcpi_div.divisor[61]
.sym 144850 picorv32.pcpi_div.divisor[60]
.sym 144851 $abc$60912$n6318
.sym 144852 picorv32.pcpi_div.start
.sym 144854 picorv32.pcpi_div.divisor[45]
.sym 144855 $abc$60912$n6288
.sym 144856 picorv32.pcpi_div.start
.sym 144858 picorv32.pcpi_div.divisor[47]
.sym 144859 $abc$60912$n6292
.sym 144860 picorv32.pcpi_div.start
.sym 144862 picorv32.pcpi_div.divisor[60]
.sym 144866 picorv32.pcpi_div.divisor[61]
.sym 144867 $abc$60912$n6320_1
.sym 144868 picorv32.pcpi_div.start
.sym 144870 picorv32.pcpi_mul.rs1[11]
.sym 144871 picorv32.reg_op1[10]
.sym 144872 picorv32.pcpi_mul.mul_waiting
.sym 144874 picorv32.pcpi_mul.rs1[29]
.sym 144875 picorv32.reg_op1[28]
.sym 144876 picorv32.pcpi_mul.mul_waiting
.sym 144878 picorv32.pcpi_mul.rs1[25]
.sym 144879 picorv32.reg_op1[24]
.sym 144880 picorv32.pcpi_mul.mul_waiting
.sym 144882 picorv32.pcpi_mul.rs1[27]
.sym 144883 picorv32.reg_op1[26]
.sym 144884 picorv32.pcpi_mul.mul_waiting
.sym 144886 picorv32.pcpi_mul.rs1[28]
.sym 144887 picorv32.reg_op1[27]
.sym 144888 picorv32.pcpi_mul.mul_waiting
.sym 144890 picorv32.pcpi_mul.rs1[31]
.sym 144891 picorv32.reg_op1[30]
.sym 144892 picorv32.pcpi_mul.mul_waiting
.sym 144894 picorv32.pcpi_mul.rs1[26]
.sym 144895 picorv32.reg_op1[25]
.sym 144896 picorv32.pcpi_mul.mul_waiting
.sym 144898 picorv32.pcpi_mul.rs1[30]
.sym 144899 picorv32.reg_op1[29]
.sym 144900 picorv32.pcpi_mul.mul_waiting
.sym 144902 sram_bus_dat_w[0]
.sym 144906 sram_bus_dat_w[4]
.sym 144910 $abc$60912$n5455
.sym 144911 $abc$60912$n5456
.sym 144912 $abc$60912$n5457
.sym 144913 $abc$60912$n5458
.sym 144914 picorv32.reg_op2[19]
.sym 144915 picorv32.reg_op2[18]
.sym 144916 picorv32.reg_op2[17]
.sym 144917 picorv32.reg_op2[16]
.sym 144918 picorv32.reg_op2[11]
.sym 144919 picorv32.reg_op2[10]
.sym 144920 picorv32.reg_op2[9]
.sym 144921 picorv32.reg_op2[8]
.sym 144922 sram_bus_dat_w[3]
.sym 144926 storage[9][4]
.sym 144927 storage[13][4]
.sym 144928 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 144929 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 144930 picorv32.reg_op2[7]
.sym 144931 picorv32.reg_op2[6]
.sym 144932 picorv32.reg_op2[5]
.sym 144933 picorv32.reg_op2[0]
.sym 144934 storage[0][3]
.sym 144935 storage[4][3]
.sym 144936 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 144937 $abc$60912$n8815_1
.sym 144938 storage[0][4]
.sym 144939 storage[4][4]
.sym 144940 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 144941 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 144942 sram_bus_dat_w[2]
.sym 144946 sram_bus_dat_w[1]
.sym 144950 $abc$60912$n7789_1
.sym 144951 $abc$60912$n7790_1
.sym 144952 $abc$60912$n8824_1
.sym 144953 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 144954 $abc$60912$n7791
.sym 144955 $abc$60912$n7785
.sym 144956 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 144957 $abc$60912$n4532
.sym 144958 sram_bus_dat_w[4]
.sym 144962 sram_bus_dat_w[3]
.sym 144966 storage[8][4]
.sym 144967 storage[12][4]
.sym 144968 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 144969 $abc$60912$n8823
.sym 144973 picorv32.reg_op2[2]
.sym 144974 $abc$60912$n8020_1
.sym 144975 $abc$60912$n8021
.sym 144976 $abc$60912$n8891_1
.sym 144977 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 144981 $abc$60912$n5139_1
.sym 144982 sram_bus_dat_w[0]
.sym 144986 sram_bus_dat_w[5]
.sym 144993 $abc$60912$n4475
.sym 144994 spiflash_bitbang_storage_full[1]
.sym 144995 spiflash_clk1
.sym 144996 spiflash_bitbang_en_storage_full
.sym 144998 sram_bus_dat_w[5]
.sym 145005 picorv32.reg_op2[16]
.sym 145006 sram_bus_dat_w[4]
.sym 145013 picorv32.reg_op2[0]
.sym 145014 sram_bus_dat_w[0]
.sym 145018 sram_bus_dat_w[1]
.sym 145022 sram_bus_dat_w[2]
.sym 145026 sram_bus_dat_w[7]
.sym 145030 sram_bus_dat_w[6]
.sym 145034 sram_bus_dat_w[1]
.sym 145038 sram_bus_adr[2]
.sym 145039 $abc$60912$n4507
.sym 145042 sram_bus_dat_w[2]
.sym 145046 sram_bus_dat_w[5]
.sym 145050 sram_bus_dat_w[7]
.sym 145054 $abc$60912$n90
.sym 145055 $abc$60912$n5080_1
.sym 145056 $abc$60912$n5077_1
.sym 145057 csrbank1_scratch1_w[5]
.sym 145058 sram_bus_adr[3]
.sym 145059 $abc$60912$n5078
.sym 145060 sram_bus_adr[2]
.sym 145062 $abc$60912$n5084
.sym 145063 spiflash_miso
.sym 145066 $abc$60912$n3
.sym 145070 storage[14][7]
.sym 145071 storage[15][7]
.sym 145072 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145073 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145074 sram_bus_we
.sym 145075 $abc$60912$n5202
.sym 145076 $abc$60912$n5081
.sym 145077 sys_rst
.sym 145081 $abc$60912$n15
.sym 145082 $abc$60912$n9
.sym 145086 $abc$60912$n5564
.sym 145087 spiflash_bitbang_storage_full[1]
.sym 145088 $abc$60912$n5081
.sym 145089 spiflash_bitbang_en_storage_full
.sym 145093 $abc$60912$n8805
.sym 145097 $abc$60912$n5083_1
.sym 145098 $abc$60912$n8085
.sym 145099 $abc$60912$n6206
.sym 145100 $abc$60912$n8082
.sym 145102 storage[13][6]
.sym 145103 storage[15][6]
.sym 145104 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145105 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145106 sram_bus_adr[3]
.sym 145107 sram_bus_adr[2]
.sym 145108 $abc$60912$n5081
.sym 145110 $abc$60912$n4507
.sym 145111 spiflash_bitbang_storage_full[0]
.sym 145112 $abc$60912$n5563
.sym 145113 $abc$60912$n5202
.sym 145117 $abc$60912$n5202
.sym 145118 sram_bus_we
.sym 145119 $abc$60912$n5202
.sym 145120 $abc$60912$n4507
.sym 145121 sys_rst
.sym 145122 $abc$60912$n5560
.sym 145123 basesoc_counter[1]
.sym 145124 basesoc_counter[0]
.sym 145129 picorv32.reg_op1[14]
.sym 145133 picorv32.reg_op2[26]
.sym 145134 sram_bus_adr[3]
.sym 145135 sram_bus_adr[2]
.sym 145136 $abc$60912$n5084
.sym 145141 $abc$60912$n5329_1
.sym 145142 spiflash_bus_dat_w[13]
.sym 145149 $abc$60912$n8908_1
.sym 145150 sram_bus_adr[3]
.sym 145151 $abc$60912$n5081
.sym 145152 sram_bus_adr[2]
.sym 145154 spiflash_bus_dat_w[8]
.sym 145161 $abc$60912$n8776_1
.sym 145165 picorv32.reg_op2[0]
.sym 145169 picorv32.mem_wordsize[0]
.sym 145173 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145177 spiflash_bus_adr[3]
.sym 145178 basesoc_sram_we[1]
.sym 145185 picorv32.reg_op1[23]
.sym 145189 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145190 $abc$60912$n7983_1
.sym 145191 $abc$60912$n7977_1
.sym 145192 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 145193 $abc$60912$n5140
.sym 145194 $abc$60912$n7996
.sym 145195 $abc$60912$n7990
.sym 145196 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 145197 $abc$60912$n5140
.sym 145198 $abc$60912$n8022_1
.sym 145199 $abc$60912$n8016
.sym 145200 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 145201 $abc$60912$n5140
.sym 145202 $abc$60912$n5601
.sym 145203 $abc$60912$n5597_1
.sym 145204 $abc$60912$n8593_1
.sym 145205 $abc$60912$n4503
.sym 145206 $abc$60912$n5593_1
.sym 145207 $abc$60912$n5589_1
.sym 145208 $abc$60912$n8590_1
.sym 145209 $abc$60912$n4503
.sym 145210 $abc$60912$n5616
.sym 145211 $abc$60912$n5612
.sym 145212 $abc$60912$n8600
.sym 145213 $abc$60912$n4503
.sym 145214 $abc$60912$n7970
.sym 145215 $abc$60912$n7964
.sym 145216 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 145217 $abc$60912$n5140
.sym 145218 spiflash_bus_dat_w[5]
.sym 145225 picorv32.instr_sub
.sym 145226 spiflash_bus_adr[11]
.sym 145227 spiflash_bus_adr[9]
.sym 145228 spiflash_bus_adr[10]
.sym 145233 $abc$60912$n4575
.sym 145234 $abc$60912$n4591
.sym 145238 $abc$60912$n4507
.sym 145239 $abc$60912$n8595_1
.sym 145240 $abc$60912$n8596_1
.sym 145241 $abc$60912$n5609
.sym 145242 $abc$60912$n46
.sym 145243 $abc$60912$n5075
.sym 145246 sram_bus_dat_w[1]
.sym 145247 $abc$60912$n5128
.sym 145248 sys_rst
.sym 145249 $abc$60912$n4591
.sym 145253 picorv32.instr_sub
.sym 145254 csrbank1_scratch0_w[7]
.sym 145255 $abc$60912$n5075
.sym 145256 $abc$60912$n5620
.sym 145257 $abc$60912$n5622
.sym 145258 basesoc_uart_phy_uart_clk_rxen
.sym 145259 basesoc_uart_phy_rx_busy
.sym 145262 basesoc_uart_phy_rx_bitcount[1]
.sym 145263 basesoc_uart_phy_rx_busy
.sym 145269 $abc$60912$n4581
.sym 145270 $abc$60912$n5121
.sym 145271 regs1
.sym 145272 $abc$60912$n5118
.sym 145273 basesoc_uart_phy_uart_clk_rxen
.sym 145274 $abc$60912$n5118
.sym 145275 $abc$60912$n5119
.sym 145276 regs1
.sym 145281 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145282 csrbank1_scratch0_w[2]
.sym 145283 csrbank1_bus_errors0_w[2]
.sym 145284 sram_bus_adr[3]
.sym 145285 sram_bus_adr[2]
.sym 145287 basesoc_uart_rx_fifo_level[0]
.sym 145291 basesoc_uart_rx_fifo_level[1]
.sym 145292 $PACKER_VCC_NET_$glb_clk
.sym 145295 basesoc_uart_rx_fifo_level[2]
.sym 145296 $PACKER_VCC_NET_$glb_clk
.sym 145297 $auto$alumacc.cc:474:replace_alu$6728.C[2]
.sym 145299 basesoc_uart_rx_fifo_level[3]
.sym 145300 $PACKER_VCC_NET_$glb_clk
.sym 145301 $auto$alumacc.cc:474:replace_alu$6728.C[3]
.sym 145305 $nextpnr_ICESTORM_LC_25$I3
.sym 145306 $abc$60912$n6099
.sym 145307 $abc$60912$n6100
.sym 145308 $abc$60912$n5148_1
.sym 145310 $abc$60912$n6102
.sym 145311 $abc$60912$n6103
.sym 145312 $abc$60912$n5148_1
.sym 145317 $abc$60912$n5537
.sym 145319 crg_reset_delay[0]
.sym 145323 crg_reset_delay[1]
.sym 145324 $PACKER_VCC_NET_$glb_clk
.sym 145327 crg_reset_delay[2]
.sym 145328 $PACKER_VCC_NET_$glb_clk
.sym 145329 $auto$alumacc.cc:474:replace_alu$6737.C[2]
.sym 145331 crg_reset_delay[3]
.sym 145332 $PACKER_VCC_NET_$glb_clk
.sym 145333 $auto$alumacc.cc:474:replace_alu$6737.C[3]
.sym 145335 crg_reset_delay[4]
.sym 145336 $PACKER_VCC_NET_$glb_clk
.sym 145337 $auto$alumacc.cc:474:replace_alu$6737.C[4]
.sym 145339 crg_reset_delay[5]
.sym 145340 $PACKER_VCC_NET_$glb_clk
.sym 145341 $auto$alumacc.cc:474:replace_alu$6737.C[5]
.sym 145343 crg_reset_delay[6]
.sym 145344 $PACKER_VCC_NET_$glb_clk
.sym 145345 $auto$alumacc.cc:474:replace_alu$6737.C[6]
.sym 145347 crg_reset_delay[7]
.sym 145348 $PACKER_VCC_NET_$glb_clk
.sym 145349 $auto$alumacc.cc:474:replace_alu$6737.C[7]
.sym 145351 crg_reset_delay[8]
.sym 145352 $PACKER_VCC_NET_$glb_clk
.sym 145353 $auto$alumacc.cc:474:replace_alu$6737.C[8]
.sym 145355 crg_reset_delay[9]
.sym 145356 $PACKER_VCC_NET_$glb_clk
.sym 145357 $auto$alumacc.cc:474:replace_alu$6737.C[9]
.sym 145359 crg_reset_delay[10]
.sym 145360 $PACKER_VCC_NET_$glb_clk
.sym 145361 $auto$alumacc.cc:474:replace_alu$6737.C[10]
.sym 145365 $nextpnr_ICESTORM_LC_31$I3
.sym 145366 $abc$60912$n126
.sym 145370 por_rst
.sym 145371 $abc$60912$n10293
.sym 145374 por_rst
.sym 145375 $abc$60912$n10294
.sym 145378 por_rst
.sym 145379 $abc$60912$n10295
.sym 145385 picorv32.reg_op1[23]
.sym 145386 sram_bus_dat_w[7]
.sym 145393 picorv32.reg_op2[18]
.sym 145397 picorv32.reg_op1[20]
.sym 145398 sram_bus_dat_w[2]
.sym 145409 picorv32.instr_sub
.sym 145410 sram_bus_dat_w[1]
.sym 145426 picorv32.pcpi_div.start
.sym 145457 $abc$60912$n4865
.sym 145462 picorv32.pcpi_div.start
.sym 145463 $abc$60912$n5262
.sym 145478 picorv32.pcpi_div.quotient_msk[28]
.sym 145486 picorv32.pcpi_div.start
.sym 145487 $abc$60912$n5261
.sym 145490 picorv32.pcpi_div.quotient_msk[29]
.sym 145494 picorv32.pcpi_div.divisor[1]
.sym 145498 picorv32.pcpi_div.quotient_msk[27]
.sym 145502 picorv32.pcpi_div.divisor[4]
.sym 145506 $abc$60912$n5262
.sym 145507 $abc$60912$n765
.sym 145510 picorv32.pcpi_div.divisor[3]
.sym 145514 picorv32.pcpi_div.divisor[2]
.sym 145518 picorv32.pcpi_div.divisor[31]
.sym 145522 picorv32.pcpi_div.quotient_msk[26]
.sym 145526 picorv32.pcpi_div.divisor[27]
.sym 145530 picorv32.pcpi_div.divisor[18]
.sym 145534 picorv32.pcpi_div.divisor[23]
.sym 145538 picorv32.pcpi_div.divisor[30]
.sym 145542 picorv32.pcpi_div.divisor[3]
.sym 145546 picorv32.pcpi_div.divisor[1]
.sym 145550 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 145554 picorv32.pcpi_div.dividend[17]
.sym 145555 picorv32.pcpi_div.divisor[17]
.sym 145556 picorv32.pcpi_div.dividend[20]
.sym 145557 picorv32.pcpi_div.divisor[20]
.sym 145558 picorv32.pcpi_div.divisor[2]
.sym 145562 picorv32.pcpi_div.dividend[2]
.sym 145563 picorv32.pcpi_div.divisor[2]
.sym 145564 picorv32.pcpi_div.dividend[3]
.sym 145565 picorv32.pcpi_div.divisor[3]
.sym 145566 $abc$60912$n8565_1
.sym 145567 $abc$60912$n4865
.sym 145570 $abc$60912$n5276
.sym 145571 $abc$60912$n8564
.sym 145572 $abc$60912$n4862
.sym 145573 $abc$60912$n10475
.sym 145574 picorv32.pcpi_div.divisor[22]
.sym 145578 picorv32.pcpi_div.divisor[21]
.sym 145582 picorv32.pcpi_div.divisor[27]
.sym 145583 picorv32.pcpi_div.dividend[27]
.sym 145584 picorv32.pcpi_div.dividend[25]
.sym 145585 picorv32.pcpi_div.divisor[25]
.sym 145586 picorv32.pcpi_div.divisor[17]
.sym 145590 picorv32.pcpi_div.divisor[26]
.sym 145594 picorv32.pcpi_div.dividend[1]
.sym 145595 picorv32.pcpi_div.divisor[1]
.sym 145596 $abc$60912$n5305
.sym 145598 picorv32.pcpi_div.divisor[17]
.sym 145602 picorv32.pcpi_div.divisor[25]
.sym 145606 picorv32.pcpi_div.dividend[30]
.sym 145607 picorv32.pcpi_div.divisor[30]
.sym 145608 picorv32.pcpi_div.dividend[31]
.sym 145609 picorv32.pcpi_div.divisor[31]
.sym 145610 $abc$60912$n8572
.sym 145611 $abc$60912$n6213
.sym 145612 picorv32.pcpi_div.start
.sym 145614 $abc$60912$n8566
.sym 145615 $abc$60912$n6209
.sym 145616 picorv32.pcpi_div.start
.sym 145618 picorv32.pcpi_div.dividend[29]
.sym 145619 picorv32.pcpi_div.divisor[29]
.sym 145620 $abc$60912$n8563_1
.sym 145621 $abc$60912$n5303
.sym 145622 picorv32.pcpi_mul_rd[25]
.sym 145623 picorv32.pcpi_div_rd[25]
.sym 145624 picorv32.pcpi_div_wr
.sym 145625 $abc$60912$n4553
.sym 145626 picorv32.pcpi_div.divisor[30]
.sym 145630 picorv32.pcpi_div.divisor[29]
.sym 145634 $abc$60912$n8587
.sym 145635 $abc$60912$n6223_1
.sym 145636 picorv32.pcpi_div.start
.sym 145638 picorv32.pcpi_div.divisor[21]
.sym 145642 $abc$60912$n8560
.sym 145643 $abc$60912$n6205
.sym 145644 picorv32.pcpi_div.start
.sym 145646 picorv32.pcpi_div.dividend[22]
.sym 145647 picorv32.pcpi_div.divisor[22]
.sym 145648 picorv32.pcpi_div.dividend[28]
.sym 145649 picorv32.pcpi_div.divisor[28]
.sym 145650 picorv32.pcpi_div.divisor[16]
.sym 145654 picorv32.pcpi_div.divisor[26]
.sym 145658 picorv32.pcpi_div.dividend[21]
.sym 145659 picorv32.pcpi_div.divisor[21]
.sym 145660 $abc$60912$n5304
.sym 145661 $abc$60912$n5307_1
.sym 145662 picorv32.pcpi_div.divisor[28]
.sym 145666 picorv32.pcpi_div.dividend[16]
.sym 145667 picorv32.pcpi_div.divisor[16]
.sym 145668 picorv32.pcpi_div.dividend[23]
.sym 145669 picorv32.pcpi_div.divisor[23]
.sym 145670 picorv32.reg_op1[6]
.sym 145671 $abc$60912$n9002
.sym 145672 $abc$60912$n6197
.sym 145674 picorv32.reg_op1[3]
.sym 145675 $abc$60912$n8999
.sym 145676 $abc$60912$n6197
.sym 145678 $abc$60912$n8629
.sym 145679 $abc$60912$n6251
.sym 145680 picorv32.pcpi_div.start
.sym 145682 picorv32.pcpi_div.dividend[26]
.sym 145686 $abc$60912$n8620
.sym 145687 $abc$60912$n6245
.sym 145688 picorv32.pcpi_div.start
.sym 145690 picorv32.pcpi_div.dividend[27]
.sym 145694 $abc$60912$n8617
.sym 145695 $abc$60912$n6243
.sym 145696 picorv32.pcpi_div.start
.sym 145702 sram_bus_dat_w[5]
.sym 145709 picorv32.reg_op1[7]
.sym 145710 sram_bus_dat_w[3]
.sym 145717 $abc$60912$n4922
.sym 145721 $abc$60912$n6243
.sym 145722 $abc$60912$n5137
.sym 145723 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145724 sys_rst
.sym 145726 picorv32.pcpi_div.divisor[50]
.sym 145727 picorv32.pcpi_div.divisor[52]
.sym 145728 $abc$60912$n5306
.sym 145730 picorv32.pcpi_div.divisor[31]
.sym 145737 $abc$60912$n4925
.sym 145738 storage[2][1]
.sym 145739 storage[6][1]
.sym 145740 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145741 $abc$60912$n8787
.sym 145745 $abc$60912$n4926
.sym 145746 picorv32.pcpi_mul.rs1[14]
.sym 145747 picorv32.reg_op1[13]
.sym 145748 picorv32.pcpi_mul.mul_waiting
.sym 145750 picorv32.pcpi_div.divisor[53]
.sym 145751 picorv32.pcpi_div.divisor[58]
.sym 145752 $abc$60912$n5308_1
.sym 145753 $abc$60912$n5309
.sym 145754 picorv32.pcpi_mul.rs1[4]
.sym 145755 picorv32.reg_op1[3]
.sym 145756 picorv32.pcpi_mul.mul_waiting
.sym 145758 storage[3][4]
.sym 145759 storage[7][4]
.sym 145760 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145761 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145762 storage[3][5]
.sym 145763 storage[7][5]
.sym 145764 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145765 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145766 picorv32.pcpi_div.divisor[52]
.sym 145767 $abc$60912$n6302
.sym 145768 picorv32.pcpi_div.start
.sym 145770 picorv32.pcpi_div.divisor[50]
.sym 145774 picorv32.pcpi_div.divisor[53]
.sym 145775 $abc$60912$n6304
.sym 145776 picorv32.pcpi_div.start
.sym 145778 picorv32.pcpi_div.divisor[49]
.sym 145782 picorv32.pcpi_div.divisor[51]
.sym 145786 picorv32.pcpi_div.divisor[50]
.sym 145787 $abc$60912$n6298
.sym 145788 picorv32.pcpi_div.start
.sym 145790 picorv32.pcpi_div.divisor[51]
.sym 145791 $abc$60912$n6300
.sym 145792 picorv32.pcpi_div.start
.sym 145794 picorv32.pcpi_div.divisor[49]
.sym 145795 picorv32.pcpi_div.divisor[55]
.sym 145796 $abc$60912$n5295
.sym 145797 $abc$60912$n5296
.sym 145798 picorv32.pcpi_div.divisor[38]
.sym 145802 picorv32.pcpi_div.divisor[35]
.sym 145803 picorv32.pcpi_div.divisor[38]
.sym 145804 picorv32.pcpi_div.divisor[59]
.sym 145805 $abc$60912$n5280
.sym 145806 picorv32.pcpi_div.divisor[55]
.sym 145810 picorv32.pcpi_div.divisor[58]
.sym 145814 sram_bus_dat_w[3]
.sym 145818 picorv32.pcpi_div.divisor[48]
.sym 145819 picorv32.pcpi_div.divisor[51]
.sym 145820 picorv32.pcpi_div.divisor[54]
.sym 145822 picorv32.pcpi_div.divisor[48]
.sym 145826 picorv32.pcpi_div.divisor[54]
.sym 145830 picorv32.pcpi_div.divisor[59]
.sym 145831 $abc$60912$n6316
.sym 145832 picorv32.pcpi_div.start
.sym 145834 storage[13][3]
.sym 145835 storage[15][3]
.sym 145836 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145837 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145838 picorv32.pcpi_div.divisor[48]
.sym 145839 $abc$60912$n6294
.sym 145840 picorv32.pcpi_div.start
.sym 145842 picorv32.pcpi_div.divisor[49]
.sym 145843 $abc$60912$n6296
.sym 145844 picorv32.pcpi_div.start
.sym 145846 picorv32.pcpi_div.divisor[58]
.sym 145847 $abc$60912$n6314
.sym 145848 picorv32.pcpi_div.start
.sym 145850 picorv32.pcpi_div.divisor[39]
.sym 145854 picorv32.pcpi_div.divisor[32]
.sym 145858 picorv32.pcpi_div.divisor[32]
.sym 145859 $abc$60912$n6261
.sym 145860 picorv32.pcpi_div.start
.sym 145862 picorv32.reg_op2[28]
.sym 145863 picorv32.mem_wordsize[0]
.sym 145864 $abc$60912$n6611_1
.sym 145866 picorv32.mem_wordsize[0]
.sym 145867 picorv32.reg_op2[2]
.sym 145868 picorv32.reg_op2[10]
.sym 145869 picorv32.mem_wordsize[2]
.sym 145870 picorv32.pcpi_div.divisor[41]
.sym 145874 picorv32.pcpi_div.divisor[40]
.sym 145878 picorv32.reg_op2[26]
.sym 145879 picorv32.mem_wordsize[0]
.sym 145880 $abc$60912$n6607_1
.sym 145882 picorv32.pcpi_div.divisor[43]
.sym 145886 picorv32.pcpi_div.divisor[42]
.sym 145890 picorv32.pcpi_div.divisor[40]
.sym 145891 picorv32.pcpi_div.divisor[41]
.sym 145892 picorv32.pcpi_div.divisor[42]
.sym 145893 picorv32.pcpi_div.divisor[43]
.sym 145894 picorv32.reg_op2[4]
.sym 145901 sram_bus_dat_w[3]
.sym 145902 picorv32.reg_op2[6]
.sym 145903 picorv32.reg_op2[14]
.sym 145904 picorv32.mem_wordsize[2]
.sym 145905 picorv32.mem_wordsize[0]
.sym 145906 picorv32.reg_op2[20]
.sym 145907 $abc$60912$n8983
.sym 145908 $abc$60912$n6262
.sym 145910 picorv32.reg_op2[0]
.sym 145911 picorv32.reg_op2[8]
.sym 145912 picorv32.mem_wordsize[2]
.sym 145913 picorv32.mem_wordsize[0]
.sym 145914 picorv32.reg_op2[5]
.sym 145915 picorv32.reg_op2[13]
.sym 145916 picorv32.mem_wordsize[2]
.sym 145917 picorv32.mem_wordsize[0]
.sym 145921 $abc$60912$n5942
.sym 145922 picorv32.reg_op2[1]
.sym 145923 picorv32.reg_op2[9]
.sym 145924 picorv32.mem_wordsize[2]
.sym 145925 picorv32.mem_wordsize[0]
.sym 145929 picorv32.reg_op2[18]
.sym 145930 $abc$60912$n7832_1
.sym 145931 $abc$60912$n7833
.sym 145932 $abc$60912$n8852_1
.sym 145933 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145934 picorv32.reg_op2[2]
.sym 145935 picorv32.reg_op2[1]
.sym 145938 storage[3][7]
.sym 145939 storage[7][7]
.sym 145940 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 145941 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145942 sram_bus_dat_w[0]
.sym 145946 sram_bus_dat_w[7]
.sym 145953 picorv32.reg_op2[19]
.sym 145954 $abc$60912$n7955
.sym 145955 $abc$60912$n7956
.sym 145956 $abc$60912$n8871_1
.sym 145957 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 145958 $abc$60912$n6099_1
.sym 145959 $abc$60912$n4475
.sym 145960 $abc$60912$n6106_1
.sym 145962 storage_1[2][2]
.sym 145963 storage_1[6][2]
.sym 145964 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 145965 $abc$60912$n8870_1
.sym 145966 sram_bus_dat_w[1]
.sym 145970 storage[0][1]
.sym 145971 storage[4][1]
.sym 145972 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 145973 $abc$60912$n8791_1
.sym 145974 $abc$60912$n7941
.sym 145975 $abc$60912$n7935
.sym 145976 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 145977 $abc$60912$n4506
.sym 145978 sram_bus_dat_w[7]
.sym 145982 $abc$60912$n8804
.sym 145983 $abc$60912$n8800_1
.sym 145984 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 145985 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145986 $abc$60912$n8792
.sym 145987 $abc$60912$n8788_1
.sym 145988 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 145989 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 145990 picorv32.reg_op2[14]
.sym 145991 $abc$60912$n8977
.sym 145992 $abc$60912$n6262
.sym 145994 picorv32.reg_op2[26]
.sym 145995 $abc$60912$n8989
.sym 145996 $abc$60912$n6262
.sym 145998 storage_1[2][5]
.sym 145999 storage_1[6][5]
.sym 146000 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 146001 $abc$60912$n8882_1
.sym 146002 sys_rst
.sym 146003 spiflash_i
.sym 146006 spiflash_miso
.sym 146013 spiflash_bitbang_en_storage_full
.sym 146014 picorv32.reg_op2[27]
.sym 146015 $abc$60912$n8990
.sym 146016 $abc$60912$n6262
.sym 146018 storage_1[2][7]
.sym 146019 storage_1[6][7]
.sym 146020 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 146021 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 146022 $abc$60912$n8816
.sym 146023 $abc$60912$n8812_1
.sym 146024 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146025 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146026 picorv32.reg_op2[16]
.sym 146027 $abc$60912$n8979
.sym 146028 $abc$60912$n6262
.sym 146030 slave_sel[2]
.sym 146031 spiflash_i
.sym 146034 $abc$60912$n3
.sym 146038 picorv32.reg_op1[3]
.sym 146039 picorv32.reg_op1[4]
.sym 146040 picorv32.reg_op2[0]
.sym 146041 $abc$60912$n5461
.sym 146042 $abc$60912$n6729_1
.sym 146043 $abc$60912$n8673_1
.sym 146044 $abc$60912$n6723_1
.sym 146045 picorv32.reg_op2[3]
.sym 146046 picorv32.reg_op2[17]
.sym 146047 $abc$60912$n8980
.sym 146048 $abc$60912$n6262
.sym 146050 storage[2][5]
.sym 146051 storage[6][5]
.sym 146052 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146053 $abc$60912$n8827_1
.sym 146054 $abc$60912$n6727
.sym 146055 $abc$60912$n6724_1
.sym 146056 picorv32.reg_op2[2]
.sym 146058 storage[13][2]
.sym 146059 storage[15][2]
.sym 146060 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146061 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146062 $abc$60912$n6725_1
.sym 146063 $abc$60912$n6724_1
.sym 146064 picorv32.reg_op2[2]
.sym 146066 sram_bus_dat_w[2]
.sym 146070 picorv32.reg_op1[5]
.sym 146071 picorv32.reg_op1[6]
.sym 146072 picorv32.reg_op2[0]
.sym 146074 $abc$60912$n6686_1
.sym 146075 picorv32.reg_op2[1]
.sym 146076 $abc$60912$n6727
.sym 146077 picorv32.reg_op2[2]
.sym 146078 $abc$60912$n6115_1
.sym 146079 $abc$60912$n6110_1
.sym 146080 slave_sel_r[0]
.sym 146081 $abc$60912$n6109_1
.sym 146082 slave_sel_r[2]
.sym 146083 spiflash_sr[8]
.sym 146084 $abc$60912$n4475
.sym 146086 $abc$60912$n5322
.sym 146087 $abc$60912$n5317_1
.sym 146088 slave_sel_r[0]
.sym 146089 $abc$60912$n5316_1
.sym 146090 picorv32.reg_op1[11]
.sym 146091 picorv32.reg_op1[12]
.sym 146092 picorv32.reg_op2[0]
.sym 146094 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 146098 $abc$60912$n6682_1
.sym 146099 $abc$60912$n6680_1
.sym 146100 picorv32.reg_op2[1]
.sym 146102 $abc$60912$n6680_1
.sym 146103 $abc$60912$n6679_1
.sym 146104 picorv32.reg_op2[1]
.sym 146106 $abc$60912$n6687_1
.sym 146107 $abc$60912$n6679_1
.sym 146108 picorv32.reg_op2[1]
.sym 146110 $abc$60912$n8832
.sym 146111 $abc$60912$n8828
.sym 146112 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146113 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146114 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 146118 sram_bus_dat_w[1]
.sym 146122 $abc$60912$n6683_1
.sym 146123 $abc$60912$n6671_1
.sym 146124 picorv32.reg_op2[1]
.sym 146126 storage[9][6]
.sym 146127 storage[11][6]
.sym 146128 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146129 $abc$60912$n8845_1
.sym 146130 picorv32.reg_op1[15]
.sym 146131 picorv32.reg_op1[16]
.sym 146132 picorv32.reg_op2[0]
.sym 146134 picorv32.reg_op1[13]
.sym 146135 picorv32.reg_op1[14]
.sym 146136 picorv32.reg_op2[0]
.sym 146138 picorv32.reg_op1[17]
.sym 146139 picorv32.reg_op1[18]
.sym 146140 picorv32.reg_op2[0]
.sym 146142 storage[9][2]
.sym 146143 storage[11][2]
.sym 146144 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146145 $abc$60912$n8805
.sym 146146 $abc$60912$n6683_1
.sym 146147 $abc$60912$n6682_1
.sym 146148 picorv32.reg_op2[1]
.sym 146150 $abc$60912$n8914_1
.sym 146151 $abc$60912$n8829
.sym 146152 basesoc_uart_phy_tx_reg[6]
.sym 146153 $abc$60912$n4532
.sym 146154 $abc$60912$n8808
.sym 146155 $abc$60912$n8806_1
.sym 146156 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146157 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146158 sys_rst
.sym 146159 sram_bus_dat_w[5]
.sym 146162 $abc$60912$n8780
.sym 146163 $abc$60912$n8776_1
.sym 146164 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146165 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146166 $abc$60912$n7838_1
.sym 146167 $abc$60912$n7839
.sym 146168 $abc$60912$n8854_1
.sym 146169 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146170 $abc$60912$n8912_1
.sym 146171 $abc$60912$n8813
.sym 146172 basesoc_uart_phy_tx_reg[4]
.sym 146173 $abc$60912$n4532
.sym 146174 $abc$60912$n7834_1
.sym 146175 $abc$60912$n7828_1
.sym 146176 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146177 $abc$60912$n4532
.sym 146178 $abc$60912$n8906_1
.sym 146179 $abc$60912$n8777
.sym 146180 basesoc_uart_phy_tx_reg[1]
.sym 146181 $abc$60912$n4532
.sym 146182 $abc$60912$n8836_1
.sym 146183 $abc$60912$n8834_1
.sym 146184 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146185 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146186 storage[13][1]
.sym 146187 storage[15][1]
.sym 146188 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146189 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146190 storage[9][1]
.sym 146191 storage[11][1]
.sym 146192 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146193 $abc$60912$n8793
.sym 146194 sram_bus_dat_w[2]
.sym 146198 $abc$60912$n8796
.sym 146199 $abc$60912$n8794_1
.sym 146200 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146201 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 146202 sram_bus_dat_w[1]
.sym 146209 $abc$60912$n5083_1
.sym 146210 storage[13][5]
.sym 146211 storage[15][5]
.sym 146212 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146213 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 146217 $abc$60912$n8834_1
.sym 146221 picorv32.reg_op2[1]
.sym 146225 $abc$60912$n4592
.sym 146226 $abc$60912$n94
.sym 146227 $abc$60912$n5083_1
.sym 146233 sram_bus_dat_w[5]
.sym 146234 sram_bus_dat_w[0]
.sym 146241 $abc$60912$n5537
.sym 146242 sram_bus_dat_w[6]
.sym 146247 basesoc_uart_phy_rx_bitcount[0]
.sym 146252 basesoc_uart_phy_rx_bitcount[1]
.sym 146256 basesoc_uart_phy_rx_bitcount[2]
.sym 146257 $auto$alumacc.cc:474:replace_alu$6692.C[2]
.sym 146261 $nextpnr_ICESTORM_LC_4$I3
.sym 146262 basesoc_uart_phy_rx_busy
.sym 146263 $abc$60912$n10042
.sym 146269 $abc$60912$n5589_1
.sym 146273 $abc$60912$n5620
.sym 146277 $abc$60912$n5616
.sym 146278 $abc$60912$n5119
.sym 146279 basesoc_uart_phy_rx_bitcount[0]
.sym 146280 $abc$60912$n5123
.sym 146282 basesoc_uart_phy_rx_bitcount[1]
.sym 146283 basesoc_uart_phy_rx_bitcount[2]
.sym 146284 basesoc_uart_phy_rx_bitcount[0]
.sym 146285 basesoc_uart_phy_rx_bitcount[3]
.sym 146286 $abc$60912$n11
.sym 146290 $abc$60912$n5118
.sym 146291 $abc$60912$n5121
.sym 146292 $abc$60912$n5119
.sym 146293 sys_rst
.sym 146294 $abc$60912$n5119
.sym 146295 $abc$60912$n5123
.sym 146298 $abc$60912$n9
.sym 146302 basesoc_uart_phy_rx_bitcount[1]
.sym 146303 basesoc_uart_phy_rx_bitcount[2]
.sym 146304 basesoc_uart_phy_rx_bitcount[0]
.sym 146305 basesoc_uart_phy_rx_bitcount[3]
.sym 146306 $abc$60912$n3
.sym 146310 basesoc_sram_we[2]
.sym 146311 $abc$60912$n5534
.sym 146317 picorv32.reg_op2[20]
.sym 146321 $abc$60912$n4575
.sym 146322 basesoc_uart_phy_rx_busy
.sym 146323 $abc$60912$n10044
.sym 146328 basesoc_uart_phy_rx_bitcount[3]
.sym 146329 $auto$alumacc.cc:474:replace_alu$6692.C[3]
.sym 146333 $abc$60912$n8789
.sym 146338 basesoc_uart_phy_rx_busy
.sym 146339 $abc$60912$n10038
.sym 146342 $abc$60912$n110
.sym 146343 $abc$60912$n112
.sym 146344 $abc$60912$n114
.sym 146345 $abc$60912$n116
.sym 146346 $abc$60912$n114
.sym 146350 por_rst
.sym 146351 $abc$60912$n10287
.sym 146354 por_rst
.sym 146355 $abc$60912$n10286
.sym 146358 $abc$60912$n110
.sym 146362 por_rst
.sym 146363 $abc$60912$n10288
.sym 146366 $abc$60912$n116
.sym 146371 crg_reset_delay[0]
.sym 146373 $PACKER_VCC_NET_$glb_clk
.sym 146377 picorv32.reg_op2[8]
.sym 146378 $abc$60912$n128
.sym 146382 $abc$60912$n110
.sym 146383 sys_rst
.sym 146384 por_rst
.sym 146386 $abc$60912$n112
.sym 146387 por_rst
.sym 146390 $abc$60912$n4459
.sym 146391 $abc$60912$n4460
.sym 146392 $abc$60912$n4461
.sym 146394 $abc$60912$n126
.sym 146395 $abc$60912$n128
.sym 146396 $abc$60912$n130
.sym 146397 $abc$60912$n132
.sym 146398 $abc$60912$n130
.sym 146402 $abc$60912$n112
.sym 146406 por_rst
.sym 146407 $abc$60912$n10296
.sym 146411 crg_reset_delay[11]
.sym 146412 $PACKER_VCC_NET_$glb_clk
.sym 146413 $auto$alumacc.cc:474:replace_alu$6737.C[11]
.sym 146414 $abc$60912$n132
.sym 146421 $abc$60912$n11049
.sym 146429 basesoc_uart_phy_tx_reg[5]
.sym 146433 $abc$60912$n4829
.sym 146437 $abc$60912$n4903
.sym 146449 picorv32.latched_rd[0]
.sym 146450 picorv32.pcpi_div.quotient_msk[4]
.sym 146451 picorv32.pcpi_div.quotient[4]
.sym 146465 picorv32.reg_op2[13]
.sym 146466 picorv32.pcpi_div.quotient_msk[3]
.sym 146467 picorv32.pcpi_div.quotient[3]
.sym 146473 $abc$60912$n7129
.sym 146474 picorv32.pcpi_div.quotient[4]
.sym 146482 picorv32.pcpi_div.quotient_msk[22]
.sym 146486 picorv32.pcpi_div.quotient[3]
.sym 146490 picorv32.pcpi_div.quotient_msk[21]
.sym 146494 $abc$60912$n5263
.sym 146495 $abc$60912$n5270_1
.sym 146496 $abc$60912$n5271_1
.sym 146497 $abc$60912$n5272
.sym 146498 picorv32.pcpi_div.quotient_msk[20]
.sym 146510 picorv32.pcpi_div.quotient_msk[26]
.sym 146511 picorv32.pcpi_div.quotient_msk[27]
.sym 146512 picorv32.pcpi_div.quotient_msk[28]
.sym 146513 picorv32.pcpi_div.quotient_msk[29]
.sym 146517 $PACKER_VCC_NET_$glb_clk
.sym 146518 $abc$60912$n5803
.sym 146522 picorv32.pcpi_mul_wr
.sym 146523 picorv32.pcpi_div_wr
.sym 146529 $PACKER_VCC_NET_$glb_clk
.sym 146530 picorv32.pcpi_div.quotient[4]
.sym 146531 picorv32.pcpi_div.dividend[4]
.sym 146532 picorv32.pcpi_div.outsign
.sym 146533 $abc$60912$n8613_1
.sym 146534 picorv32.pcpi_div.quotient_msk[25]
.sym 146535 picorv32.pcpi_div.quotient[25]
.sym 146538 picorv32.pcpi_div.quotient_msk[26]
.sym 146539 picorv32.pcpi_div.quotient[26]
.sym 146542 picorv32.pcpi_div.quotient_msk[28]
.sym 146543 picorv32.pcpi_div.quotient[28]
.sym 146546 $abc$60912$n4859
.sym 146547 $abc$60912$n5261
.sym 146550 picorv32.pcpi_mul_rd[4]
.sym 146551 picorv32.pcpi_div_rd[4]
.sym 146552 picorv32.pcpi_div_wr
.sym 146553 $abc$60912$n4553
.sym 146554 picorv32.pcpi_div.quotient[27]
.sym 146558 picorv32.pcpi_div.quotient_msk[27]
.sym 146559 picorv32.pcpi_div.quotient[27]
.sym 146566 picorv32.pcpi_div.quotient[24]
.sym 146567 picorv32.pcpi_div.dividend[24]
.sym 146568 picorv32.pcpi_div.outsign
.sym 146569 $abc$60912$n8653_1
.sym 146570 picorv32.pcpi_div.dividend[3]
.sym 146574 picorv32.pcpi_div.dividend[4]
.sym 146578 picorv32.pcpi_mul_rd[3]
.sym 146579 picorv32.pcpi_div_rd[3]
.sym 146580 picorv32.pcpi_div_wr
.sym 146581 $abc$60912$n4553
.sym 146582 picorv32.pcpi_mul_wait
.sym 146586 picorv32.pcpi_div.quotient[27]
.sym 146587 picorv32.pcpi_div.dividend[27]
.sym 146588 picorv32.pcpi_div.outsign
.sym 146589 $abc$60912$n8659_1
.sym 146590 picorv32.pcpi_div.quotient[24]
.sym 146594 picorv32.pcpi_div.quotient[3]
.sym 146595 picorv32.pcpi_div.dividend[3]
.sym 146596 picorv32.pcpi_div.outsign
.sym 146597 $abc$60912$n8611_1
.sym 146599 $PACKER_VCC_NET_$glb_clk
.sym 146603 picorv32.pcpi_div.dividend[0]
.sym 146604 $abc$60912$n10662
.sym 146607 picorv32.pcpi_div.dividend[1]
.sym 146608 $abc$60912$n10664
.sym 146609 $auto$alumacc.cc:474:replace_alu$6808.C[1]
.sym 146611 picorv32.pcpi_div.dividend[2]
.sym 146612 $abc$60912$n10666
.sym 146613 $auto$alumacc.cc:474:replace_alu$6808.C[2]
.sym 146615 picorv32.pcpi_div.dividend[3]
.sym 146616 $abc$60912$n10668
.sym 146617 $auto$alumacc.cc:474:replace_alu$6808.C[3]
.sym 146619 picorv32.pcpi_div.dividend[4]
.sym 146620 $abc$60912$n10670
.sym 146621 $auto$alumacc.cc:474:replace_alu$6808.C[4]
.sym 146623 picorv32.pcpi_div.dividend[5]
.sym 146624 $abc$60912$n10672
.sym 146625 $auto$alumacc.cc:474:replace_alu$6808.C[5]
.sym 146627 picorv32.pcpi_div.dividend[6]
.sym 146628 $abc$60912$n10674
.sym 146629 $auto$alumacc.cc:474:replace_alu$6808.C[6]
.sym 146631 picorv32.pcpi_div.dividend[7]
.sym 146632 $abc$60912$n10676
.sym 146633 $auto$alumacc.cc:474:replace_alu$6808.C[7]
.sym 146635 picorv32.pcpi_div.dividend[8]
.sym 146636 $abc$60912$n10678
.sym 146637 $auto$alumacc.cc:474:replace_alu$6808.C[8]
.sym 146639 picorv32.pcpi_div.dividend[9]
.sym 146640 $abc$60912$n10680
.sym 146641 $auto$alumacc.cc:474:replace_alu$6808.C[9]
.sym 146643 picorv32.pcpi_div.dividend[10]
.sym 146644 $abc$60912$n10682
.sym 146645 $auto$alumacc.cc:474:replace_alu$6808.C[10]
.sym 146647 picorv32.pcpi_div.dividend[11]
.sym 146648 $abc$60912$n10684
.sym 146649 $auto$alumacc.cc:474:replace_alu$6808.C[11]
.sym 146651 picorv32.pcpi_div.dividend[12]
.sym 146652 $abc$60912$n10686
.sym 146653 $auto$alumacc.cc:474:replace_alu$6808.C[12]
.sym 146655 picorv32.pcpi_div.dividend[13]
.sym 146656 $abc$60912$n10688
.sym 146657 $auto$alumacc.cc:474:replace_alu$6808.C[13]
.sym 146659 picorv32.pcpi_div.dividend[14]
.sym 146660 $abc$60912$n10690
.sym 146661 $auto$alumacc.cc:474:replace_alu$6808.C[14]
.sym 146663 picorv32.pcpi_div.dividend[15]
.sym 146664 $abc$60912$n10692
.sym 146665 $auto$alumacc.cc:474:replace_alu$6808.C[15]
.sym 146667 picorv32.pcpi_div.dividend[16]
.sym 146668 $abc$60912$n10694
.sym 146669 $auto$alumacc.cc:474:replace_alu$6808.C[16]
.sym 146671 picorv32.pcpi_div.dividend[17]
.sym 146672 $abc$60912$n10696
.sym 146673 $auto$alumacc.cc:474:replace_alu$6808.C[17]
.sym 146675 picorv32.pcpi_div.dividend[18]
.sym 146676 $abc$60912$n10698
.sym 146677 $auto$alumacc.cc:474:replace_alu$6808.C[18]
.sym 146679 picorv32.pcpi_div.dividend[19]
.sym 146680 $abc$60912$n10700
.sym 146681 $auto$alumacc.cc:474:replace_alu$6808.C[19]
.sym 146683 picorv32.pcpi_div.dividend[20]
.sym 146684 $abc$60912$n10702
.sym 146685 $auto$alumacc.cc:474:replace_alu$6808.C[20]
.sym 146687 picorv32.pcpi_div.dividend[21]
.sym 146688 $abc$60912$n10704
.sym 146689 $auto$alumacc.cc:474:replace_alu$6808.C[21]
.sym 146691 picorv32.pcpi_div.dividend[22]
.sym 146692 $abc$60912$n10706
.sym 146693 $auto$alumacc.cc:474:replace_alu$6808.C[22]
.sym 146695 picorv32.pcpi_div.dividend[23]
.sym 146696 $abc$60912$n10708
.sym 146697 $auto$alumacc.cc:474:replace_alu$6808.C[23]
.sym 146699 picorv32.pcpi_div.dividend[24]
.sym 146700 $abc$60912$n10710
.sym 146701 $auto$alumacc.cc:474:replace_alu$6808.C[24]
.sym 146703 picorv32.pcpi_div.dividend[25]
.sym 146704 $abc$60912$n10712
.sym 146705 $auto$alumacc.cc:474:replace_alu$6808.C[25]
.sym 146707 picorv32.pcpi_div.dividend[26]
.sym 146708 $abc$60912$n10714
.sym 146709 $auto$alumacc.cc:474:replace_alu$6808.C[26]
.sym 146711 picorv32.pcpi_div.dividend[27]
.sym 146712 $abc$60912$n10716
.sym 146713 $auto$alumacc.cc:474:replace_alu$6808.C[27]
.sym 146715 picorv32.pcpi_div.dividend[28]
.sym 146716 $abc$60912$n10718
.sym 146717 $auto$alumacc.cc:474:replace_alu$6808.C[28]
.sym 146719 picorv32.pcpi_div.dividend[29]
.sym 146720 $abc$60912$n10720
.sym 146721 $auto$alumacc.cc:474:replace_alu$6808.C[29]
.sym 146723 picorv32.pcpi_div.dividend[30]
.sym 146724 $abc$60912$n10722
.sym 146725 $auto$alumacc.cc:474:replace_alu$6808.C[30]
.sym 146729 $nextpnr_ICESTORM_LC_64$I3
.sym 146731 picorv32.pcpi_div.dividend[31]
.sym 146732 $abc$60912$n10724
.sym 146733 $auto$alumacc.cc:474:replace_alu$6808.C[31]
.sym 146734 picorv32.reg_op1[13]
.sym 146735 $abc$60912$n9009
.sym 146736 $abc$60912$n6197
.sym 146738 picorv32.reg_op1[8]
.sym 146739 $abc$60912$n9004
.sym 146740 $abc$60912$n6197
.sym 146742 picorv32.pcpi_mul.rs1[1]
.sym 146743 picorv32.reg_op1[0]
.sym 146744 picorv32.pcpi_mul.mul_waiting
.sym 146753 spiflash_bus_dat_w[24]
.sym 146754 picorv32.pcpi_mul.rs1[2]
.sym 146755 picorv32.reg_op1[1]
.sym 146756 picorv32.pcpi_mul.mul_waiting
.sym 146758 $abc$60912$n7938
.sym 146759 $abc$60912$n7937
.sym 146760 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 146761 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 146762 sram_bus_dat_w[3]
.sym 146766 sram_bus_dat_w[7]
.sym 146770 storage[3][3]
.sym 146771 storage[7][3]
.sym 146772 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146773 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146774 storage_1[3][1]
.sym 146775 storage_1[11][1]
.sym 146776 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 146778 picorv32.reg_op1[23]
.sym 146779 $abc$60912$n9019
.sym 146780 $abc$60912$n6197
.sym 146782 sram_bus_dat_w[5]
.sym 146786 sram_bus_dat_w[4]
.sym 146790 picorv32.reg_op1[27]
.sym 146791 $abc$60912$n9023
.sym 146792 $abc$60912$n6197
.sym 146794 picorv32.pcpi_div.divisor[33]
.sym 146795 picorv32.pcpi_div.divisor[34]
.sym 146796 picorv32.pcpi_div.divisor[36]
.sym 146797 picorv32.pcpi_div.divisor[37]
.sym 146798 picorv32.pcpi_div.divisor[36]
.sym 146802 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 146806 picorv32.pcpi_div.divisor[33]
.sym 146810 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 146814 picorv32.pcpi_div.divisor[37]
.sym 146818 picorv32.pcpi_div.divisor[34]
.sym 146822 picorv32.pcpi_div.divisor[35]
.sym 146823 $abc$60912$n6268
.sym 146824 picorv32.pcpi_div.start
.sym 146826 picorv32.pcpi_div.divisor[34]
.sym 146827 $abc$60912$n6266
.sym 146828 picorv32.pcpi_div.start
.sym 146830 picorv32.pcpi_div.divisor[54]
.sym 146831 $abc$60912$n6306
.sym 146832 picorv32.pcpi_div.start
.sym 146834 picorv32.pcpi_div.divisor[62]
.sym 146838 picorv32.pcpi_div.divisor[36]
.sym 146839 $abc$60912$n6270
.sym 146840 picorv32.pcpi_div.start
.sym 146842 picorv32.pcpi_div.divisor[37]
.sym 146843 $abc$60912$n6272
.sym 146844 picorv32.pcpi_div.start
.sym 146846 picorv32.pcpi_div.divisor[38]
.sym 146847 $abc$60912$n6274
.sym 146848 picorv32.pcpi_div.start
.sym 146850 picorv32.pcpi_div.divisor[55]
.sym 146851 $abc$60912$n6308
.sym 146852 picorv32.pcpi_div.start
.sym 146854 picorv32.pcpi_div.divisor[56]
.sym 146858 $abc$60912$n6262
.sym 146859 picorv32.reg_op2[0]
.sym 146862 storage_1[6][1]
.sym 146863 storage_1[14][1]
.sym 146864 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 146865 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 146866 picorv32.pcpi_div.divisor[32]
.sym 146867 picorv32.pcpi_div.divisor[39]
.sym 146868 picorv32.pcpi_div.divisor[56]
.sym 146869 picorv32.pcpi_div.divisor[62]
.sym 146870 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 146871 $abc$60912$n7939_1
.sym 146872 $abc$60912$n7940
.sym 146873 $abc$60912$n7936_1
.sym 146874 picorv32.pcpi_div.divisor[56]
.sym 146875 $abc$60912$n6310
.sym 146876 picorv32.pcpi_div.start
.sym 146878 picorv32.pcpi_div.divisor[39]
.sym 146879 $abc$60912$n6276
.sym 146880 picorv32.pcpi_div.start
.sym 146882 picorv32.pcpi_div.divisor[33]
.sym 146883 $abc$60912$n6264
.sym 146884 picorv32.reg_op2[1]
.sym 146885 picorv32.pcpi_div.start
.sym 146886 picorv32.pcpi_div.divisor[62]
.sym 146887 $abc$60912$n6322_1
.sym 146888 picorv32.pcpi_div.start
.sym 146890 picorv32.mem_wordsize[0]
.sym 146891 picorv32.reg_op2[4]
.sym 146892 picorv32.reg_op2[12]
.sym 146893 picorv32.mem_wordsize[2]
.sym 146894 picorv32.pcpi_div.divisor[41]
.sym 146895 $abc$60912$n6280
.sym 146896 picorv32.pcpi_div.start
.sym 146898 picorv32.pcpi_div.divisor[43]
.sym 146899 $abc$60912$n6284
.sym 146900 picorv32.pcpi_div.start
.sym 146902 picorv32.pcpi_div.divisor[42]
.sym 146903 $abc$60912$n6282
.sym 146904 picorv32.pcpi_div.start
.sym 146906 picorv32.pcpi_div.divisor[57]
.sym 146907 $abc$60912$n6312
.sym 146908 picorv32.pcpi_div.start
.sym 146910 picorv32.pcpi_div.divisor[44]
.sym 146911 $abc$60912$n6286
.sym 146912 picorv32.pcpi_div.start
.sym 146914 picorv32.pcpi_div.divisor[40]
.sym 146915 $abc$60912$n6278
.sym 146916 picorv32.pcpi_div.start
.sym 146918 sram_bus_dat_w[0]
.sym 146925 picorv32.reg_op2[19]
.sym 146926 sram_bus_dat_w[6]
.sym 146930 picorv32.reg_op2[21]
.sym 146931 $abc$60912$n8984
.sym 146932 $abc$60912$n6262
.sym 146934 storage[3][0]
.sym 146935 storage[7][0]
.sym 146936 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146937 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146938 sram_bus_dat_w[2]
.sym 146942 storage[2][0]
.sym 146943 storage[6][0]
.sym 146944 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146945 $abc$60912$n8775
.sym 146946 storage[3][2]
.sym 146947 storage[7][2]
.sym 146948 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146949 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146950 storage[2][2]
.sym 146951 storage[6][2]
.sym 146952 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146953 $abc$60912$n8799
.sym 146954 sram_bus_dat_w[7]
.sym 146958 sram_bus_dat_w[0]
.sym 146962 sram_bus_dat_w[5]
.sym 146966 $abc$60912$n7994
.sym 146967 $abc$60912$n7995
.sym 146968 $abc$60912$n8883_1
.sym 146969 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 146970 sram_bus_dat_w[2]
.sym 146974 sram_bus_dat_w[3]
.sym 146978 storage[2][7]
.sym 146979 storage[6][7]
.sym 146980 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 146981 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 146982 $abc$60912$n6639
.sym 146983 $abc$60912$n6638
.sym 146984 picorv32.reg_op2[1]
.sym 146986 picorv32.reg_op2[2]
.sym 146987 $abc$60912$n6644_1
.sym 146988 $abc$60912$n6647_1
.sym 146990 picorv32.reg_op1[10]
.sym 146991 picorv32.reg_op1[11]
.sym 146992 picorv32.reg_op2[0]
.sym 146994 $abc$60912$n6646_1
.sym 146995 $abc$60912$n6638
.sym 146996 picorv32.reg_op2[1]
.sym 146998 $abc$60912$n6646_1
.sym 146999 $abc$60912$n6645_1
.sym 147000 picorv32.reg_op2[1]
.sym 147002 picorv32.reg_op1[8]
.sym 147003 picorv32.reg_op1[9]
.sym 147004 picorv32.reg_op2[0]
.sym 147006 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 147010 picorv32.reg_op1[6]
.sym 147011 picorv32.reg_op1[7]
.sym 147012 picorv32.reg_op2[0]
.sym 147014 $abc$60912$n6641
.sym 147015 $abc$60912$n6639
.sym 147016 picorv32.reg_op2[1]
.sym 147018 picorv32.reg_op1[12]
.sym 147019 picorv32.reg_op1[13]
.sym 147020 picorv32.reg_op2[0]
.sym 147022 $abc$60912$n6708_1
.sym 147023 $abc$60912$n6705_1
.sym 147024 picorv32.reg_op2[2]
.sym 147026 $abc$60912$n6706_1
.sym 147027 $abc$60912$n6705_1
.sym 147028 picorv32.reg_op2[2]
.sym 147030 $abc$60912$n6645_1
.sym 147031 picorv32.reg_op2[1]
.sym 147032 $abc$60912$n6708_1
.sym 147033 picorv32.reg_op2[2]
.sym 147034 $abc$60912$n6642
.sym 147035 $abc$60912$n6641
.sym 147036 picorv32.reg_op2[1]
.sym 147038 picorv32.reg_op1[14]
.sym 147039 picorv32.reg_op1[15]
.sym 147040 picorv32.reg_op2[0]
.sym 147042 sram_bus_dat_w[0]
.sym 147046 picorv32.reg_op1[2]
.sym 147047 picorv32.reg_op1[3]
.sym 147048 picorv32.reg_op2[0]
.sym 147049 $abc$60912$n6648_1
.sym 147050 picorv32.reg_op1[2]
.sym 147051 picorv32.reg_op1[3]
.sym 147052 picorv32.reg_op2[0]
.sym 147053 $abc$60912$n5461
.sym 147054 picorv32.reg_op1[4]
.sym 147055 picorv32.reg_op1[5]
.sym 147056 picorv32.reg_op2[0]
.sym 147058 picorv32.reg_op2[2]
.sym 147059 picorv32.reg_op2[1]
.sym 147062 picorv32.reg_op2[11]
.sym 147063 $abc$60912$n8974
.sym 147064 $abc$60912$n6262
.sym 147066 $abc$60912$n6710_1
.sym 147067 $abc$60912$n8669
.sym 147068 $abc$60912$n6704_1
.sym 147069 picorv32.reg_op2[3]
.sym 147070 storage[2][3]
.sym 147071 storage[6][3]
.sym 147072 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147073 $abc$60912$n8811
.sym 147074 sram_bus_dat_w[7]
.sym 147078 $abc$60912$n6142
.sym 147079 $abc$60912$n6137_1
.sym 147080 slave_sel_r[0]
.sym 147081 $abc$60912$n6136
.sym 147082 sram_bus_dat_w[0]
.sym 147086 $abc$60912$n6770_1
.sym 147087 $abc$60912$n6769
.sym 147088 picorv32.reg_op2[3]
.sym 147090 $abc$60912$n6689_1
.sym 147091 $abc$60912$n6684_1
.sym 147092 $abc$60912$n6677_1
.sym 147093 picorv32.reg_op2[3]
.sym 147094 picorv32.reg_op2[2]
.sym 147095 $abc$60912$n6685_1
.sym 147096 $abc$60912$n6688_1
.sym 147098 picorv32.reg_op1[2]
.sym 147099 picorv32.reg_op1[1]
.sym 147100 picorv32.reg_op2[0]
.sym 147101 $abc$60912$n5461
.sym 147102 $abc$60912$n6725_1
.sym 147103 $abc$60912$n6718_1
.sym 147104 picorv32.reg_op2[2]
.sym 147106 picorv32.reg_op1[3]
.sym 147107 picorv32.reg_op1[4]
.sym 147108 picorv32.reg_op2[0]
.sym 147109 $abc$60912$n6648_1
.sym 147110 $abc$60912$n6681_1
.sym 147111 $abc$60912$n6678_1
.sym 147112 picorv32.reg_op2[2]
.sym 147114 $abc$60912$n8916_1
.sym 147115 $abc$60912$n8841_1
.sym 147116 basesoc_uart_phy_tx_reg[7]
.sym 147117 $abc$60912$n4532
.sym 147118 $abc$60912$n6687_1
.sym 147119 $abc$60912$n6686_1
.sym 147120 picorv32.reg_op2[1]
.sym 147122 picorv32.reg_op1[9]
.sym 147123 picorv32.reg_op1[10]
.sym 147124 picorv32.reg_op2[0]
.sym 147129 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147130 picorv32.reg_op1[7]
.sym 147131 picorv32.reg_op1[8]
.sym 147132 picorv32.reg_op2[0]
.sym 147134 $abc$60912$n6685_1
.sym 147135 $abc$60912$n6678_1
.sym 147136 picorv32.reg_op2[2]
.sym 147138 basesoc_uart_phy_tx_reg[5]
.sym 147139 $abc$60912$n4532
.sym 147140 $abc$60912$n7784_1
.sym 147142 sram_bus_dat_w[3]
.sym 147146 $abc$60912$n6681_1
.sym 147147 $abc$60912$n6670_1
.sym 147148 picorv32.reg_op2[2]
.sym 147150 $abc$60912$n6672_1
.sym 147151 $abc$60912$n6671_1
.sym 147152 picorv32.reg_op2[1]
.sym 147154 $abc$60912$n8848_1
.sym 147155 $abc$60912$n8846_1
.sym 147156 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147157 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 147158 picorv32.reg_op1[19]
.sym 147159 picorv32.reg_op1[20]
.sym 147160 picorv32.reg_op2[0]
.sym 147162 $abc$60912$n6674_1
.sym 147163 $abc$60912$n6672_1
.sym 147164 picorv32.reg_op2[1]
.sym 147166 picorv32.reg_op1[21]
.sym 147167 picorv32.reg_op1[22]
.sym 147168 picorv32.reg_op2[0]
.sym 147170 sram_bus_dat_w[5]
.sym 147174 picorv32.pcpi_mul.rs1[32]
.sym 147175 picorv32.reg_op1[31]
.sym 147176 picorv32.pcpi_mul.mul_waiting
.sym 147178 storage[9][7]
.sym 147179 storage[13][7]
.sym 147180 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147181 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 147182 $abc$60912$n50
.sym 147183 $abc$60912$n5075
.sym 147186 storage[8][7]
.sym 147187 storage[12][7]
.sym 147188 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147189 $abc$60912$n8853_1
.sym 147190 picorv32.pcpi_mul.rs1[9]
.sym 147191 picorv32.reg_op1[8]
.sym 147192 picorv32.pcpi_mul.mul_waiting
.sym 147194 picorv32.pcpi_mul.rs1[10]
.sym 147195 picorv32.reg_op1[9]
.sym 147196 picorv32.pcpi_mul.mul_waiting
.sym 147198 $abc$60912$n8820
.sym 147199 $abc$60912$n8818_1
.sym 147200 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147201 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 147202 picorv32.pcpi_mul.rs1[33]
.sym 147203 $abc$60912$n9181
.sym 147204 picorv32.pcpi_mul.mul_waiting
.sym 147206 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 147213 storage[9][1]
.sym 147214 storage[9][5]
.sym 147215 storage[11][5]
.sym 147216 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 147217 $abc$60912$n8833_1
.sym 147218 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 147222 storage_1[2][3]
.sym 147223 storage_1[6][3]
.sym 147224 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147225 $abc$60912$n8874_1
.sym 147226 storage_1[2][6]
.sym 147227 storage_1[6][6]
.sym 147228 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147229 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 147233 $abc$60912$n8836_1
.sym 147237 slave_sel_r[0]
.sym 147238 csrbank1_scratch1_w[3]
.sym 147239 csrbank1_bus_errors1_w[3]
.sym 147240 sram_bus_adr[3]
.sym 147241 sram_bus_adr[2]
.sym 147242 $abc$60912$n5083_1
.sym 147243 csrbank1_scratch3_w[6]
.sym 147246 slave_sel_r[2]
.sym 147247 spiflash_sr[12]
.sym 147248 $abc$60912$n4475
.sym 147250 sram_bus_dat_w[5]
.sym 147254 sram_bus_dat_w[1]
.sym 147261 $abc$60912$n6152
.sym 147262 csrbank1_scratch2_w[3]
.sym 147263 $abc$60912$n5080_1
.sym 147264 $abc$60912$n8589_1
.sym 147265 $abc$60912$n5078
.sym 147266 slave_sel_r[2]
.sym 147267 spiflash_sr[11]
.sym 147268 $abc$60912$n4475
.sym 147270 csrbank1_scratch2_w[6]
.sym 147271 $abc$60912$n5080_1
.sym 147272 $abc$60912$n8599_1
.sym 147273 $abc$60912$n5078
.sym 147277 csrbank1_bus_errors0_w[5]
.sym 147281 sram_bus_dat_w[1]
.sym 147285 csrbank1_scratch3_w[6]
.sym 147286 csrbank1_bus_errors0_w[5]
.sym 147287 $abc$60912$n48
.sym 147288 sram_bus_adr[2]
.sym 147289 sram_bus_adr[3]
.sym 147290 csrbank1_scratch2_w[1]
.sym 147291 $abc$60912$n5080_1
.sym 147292 $abc$60912$n5576
.sym 147293 $abc$60912$n5578
.sym 147294 csrbank1_scratch2_w[7]
.sym 147295 $abc$60912$n5080_1
.sym 147296 $abc$60912$n5621_1
.sym 147298 $abc$60912$n15
.sym 147305 spiflash_sr[12]
.sym 147306 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 147310 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 147317 sram_bus_dat_w[3]
.sym 147318 csrbank1_bus_errors3_w[3]
.sym 147319 $abc$60912$n5172_1
.sym 147320 $abc$60912$n5591_1
.sym 147321 $abc$60912$n5590
.sym 147322 csrbank1_bus_errors1_w[6]
.sym 147323 $abc$60912$n84
.sym 147324 sram_bus_adr[3]
.sym 147325 sram_bus_adr[2]
.sym 147326 csrbank1_bus_errors1_w[4]
.sym 147327 $abc$60912$n82
.sym 147328 sram_bus_adr[3]
.sym 147329 sram_bus_adr[2]
.sym 147330 $abc$60912$n52
.sym 147331 $abc$60912$n5077_1
.sym 147332 $abc$60912$n5577
.sym 147341 basesoc_uart_phy_uart_clk_txen
.sym 147345 picorv32.reg_op2[2]
.sym 147349 $abc$60912$n5083_1
.sym 147353 $abc$60912$n5077_1
.sym 147357 basesoc_uart_phy_tx_reg[6]
.sym 147358 $abc$60912$n5075
.sym 147359 csrbank1_scratch0_w[1]
.sym 147360 $abc$60912$n5172_1
.sym 147361 csrbank1_bus_errors3_w[1]
.sym 147362 basesoc_uart_phy_tx_busy
.sym 147363 $abc$60912$n10047
.sym 147369 basesoc_uart_phy_tx_reg[7]
.sym 147373 $abc$60912$n10489
.sym 147374 sram_bus_dat_w[7]
.sym 147381 storage[8][7]
.sym 147393 csrbank1_scratch2_w[1]
.sym 147397 picorv32.decoded_imm[20]
.sym 147405 $abc$60912$n8134
.sym 147413 $abc$60912$n7097
.sym 147418 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 147422 $abc$60912$n5146
.sym 147423 sys_rst
.sym 147426 $abc$60912$n5146
.sym 147427 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 147428 sys_rst
.sym 147433 sys_rst
.sym 147441 $abc$60912$n4648
.sym 147445 $abc$60912$n10654
.sym 147457 picorv32.reg_next_pc[12]
.sym 147461 picorv32.reg_op1[17]
.sym 147462 picorv32.pcpi_div.quotient_msk[1]
.sym 147466 picorv32.pcpi_div.quotient_msk[2]
.sym 147470 picorv32.pcpi_div.quotient_msk[2]
.sym 147471 picorv32.pcpi_div.quotient_msk[3]
.sym 147472 picorv32.pcpi_div.quotient_msk[4]
.sym 147473 picorv32.pcpi_div.quotient_msk[5]
.sym 147474 picorv32.pcpi_div.quotient_msk[5]
.sym 147478 picorv32.pcpi_div.quotient_msk[3]
.sym 147482 picorv32.pcpi_div.quotient_msk[4]
.sym 147493 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 147494 picorv32.pcpi_div.quotient_msk[18]
.sym 147495 picorv32.pcpi_div.quotient_msk[19]
.sym 147496 picorv32.pcpi_div.quotient_msk[20]
.sym 147497 picorv32.pcpi_div.quotient_msk[21]
.sym 147498 picorv32.pcpi_div.quotient_msk[21]
.sym 147499 picorv32.pcpi_div.quotient[21]
.sym 147502 picorv32.pcpi_div.quotient_msk[19]
.sym 147503 picorv32.pcpi_div.quotient[19]
.sym 147506 picorv32.pcpi_div.quotient_msk[0]
.sym 147507 picorv32.pcpi_div.quotient_msk[1]
.sym 147508 $abc$60912$n5264
.sym 147509 $abc$60912$n5269
.sym 147510 picorv32.pcpi_div.quotient[1]
.sym 147514 picorv32.pcpi_div.quotient_msk[18]
.sym 147515 picorv32.pcpi_div.quotient[18]
.sym 147518 picorv32.pcpi_div.quotient_msk[1]
.sym 147519 picorv32.pcpi_div.quotient[1]
.sym 147522 picorv32.pcpi_div.quotient_msk[22]
.sym 147523 picorv32.pcpi_div.quotient[22]
.sym 147526 picorv32.pcpi_div.quotient[13]
.sym 147527 picorv32.pcpi_div.dividend[13]
.sym 147528 picorv32.pcpi_div.outsign
.sym 147529 $abc$60912$n8631_1
.sym 147530 $abc$60912$n8900
.sym 147531 $abc$60912$n8835
.sym 147532 picorv32.pcpi_div.outsign
.sym 147533 $abc$60912$n5466
.sym 147534 picorv32.pcpi_div.quotient[18]
.sym 147538 picorv32.pcpi_div.quotient[7]
.sym 147539 picorv32.pcpi_div.dividend[7]
.sym 147540 picorv32.pcpi_div.outsign
.sym 147541 $abc$60912$n8619_1
.sym 147542 picorv32.pcpi_div.quotient[0]
.sym 147543 picorv32.pcpi_div.dividend[0]
.sym 147544 picorv32.pcpi_div.outsign
.sym 147545 $abc$60912$n8605_1
.sym 147546 picorv32.pcpi_div.quotient[0]
.sym 147552 $abc$60912$n10562
.sym 147553 $PACKER_VCC_NET_$glb_clk
.sym 147554 picorv32.pcpi_div.quotient[0]
.sym 147555 $abc$60912$n8607_1
.sym 147556 $abc$60912$n5466
.sym 147557 picorv32.pcpi_div.quotient[1]
.sym 147560 $abc$60912$n10600
.sym 147561 $PACKER_VCC_NET_$glb_clk
.sym 147562 picorv32.pcpi_mul_rd[7]
.sym 147563 picorv32.pcpi_div_rd[7]
.sym 147564 picorv32.pcpi_div_wr
.sym 147565 $abc$60912$n4553
.sym 147566 picorv32.pcpi_div.quotient[20]
.sym 147570 picorv32.pcpi_div.quotient[22]
.sym 147574 picorv32.pcpi_div.dividend[0]
.sym 147575 picorv32.pcpi_div.outsign
.sym 147576 $abc$60912$n5466
.sym 147577 picorv32.pcpi_div.dividend[1]
.sym 147578 picorv32.pcpi_div.quotient_msk[20]
.sym 147579 picorv32.pcpi_div.quotient[20]
.sym 147582 picorv32.pcpi_div.quotient_msk[0]
.sym 147583 picorv32.pcpi_div.quotient[0]
.sym 147586 picorv32.pcpi_div.dividend[0]
.sym 147590 picorv32.pcpi_div.quotient[22]
.sym 147591 picorv32.pcpi_div.dividend[22]
.sym 147592 picorv32.pcpi_div.outsign
.sym 147593 $abc$60912$n8649_1
.sym 147594 picorv32.pcpi_div.quotient[19]
.sym 147595 picorv32.pcpi_div.dividend[19]
.sym 147596 picorv32.pcpi_div.outsign
.sym 147597 $abc$60912$n8643_1
.sym 147598 picorv32.pcpi_mul_rd[18]
.sym 147599 picorv32.pcpi_div_rd[18]
.sym 147600 picorv32.pcpi_div_wr
.sym 147601 $abc$60912$n4553
.sym 147602 picorv32.pcpi_div.quotient[26]
.sym 147606 picorv32.pcpi_div.quotient[18]
.sym 147607 picorv32.pcpi_div.dividend[18]
.sym 147608 picorv32.pcpi_div.outsign
.sym 147609 $abc$60912$n8641_1
.sym 147610 picorv32.pcpi_div.quotient[25]
.sym 147614 $abc$60912$n8906
.sym 147615 $abc$60912$n8842
.sym 147616 picorv32.pcpi_div.outsign
.sym 147617 $abc$60912$n5466
.sym 147618 picorv32.pcpi_div.instr_rem
.sym 147619 picorv32.pcpi_div.instr_remu
.sym 147620 $abc$60912$n5466
.sym 147621 $abc$60912$n765
.sym 147622 picorv32.pcpi_mul_rd[19]
.sym 147623 picorv32.pcpi_div_rd[19]
.sym 147624 picorv32.pcpi_div_wr
.sym 147625 $abc$60912$n4553
.sym 147626 picorv32.pcpi_mul_rd[22]
.sym 147627 picorv32.pcpi_div_rd[22]
.sym 147628 picorv32.pcpi_div_wr
.sym 147629 $abc$60912$n4553
.sym 147630 picorv32.pcpi_div.quotient[25]
.sym 147631 picorv32.pcpi_div.dividend[25]
.sym 147632 picorv32.pcpi_div.outsign
.sym 147633 $abc$60912$n8655_1
.sym 147634 picorv32.pcpi_div.quotient[26]
.sym 147635 picorv32.pcpi_div.dividend[26]
.sym 147636 picorv32.pcpi_div.outsign
.sym 147637 $abc$60912$n8657
.sym 147638 picorv32.pcpi_mul_rd[13]
.sym 147639 picorv32.pcpi_div_rd[13]
.sym 147640 picorv32.pcpi_div_wr
.sym 147641 $abc$60912$n4553
.sym 147643 picorv32.pcpi_div.dividend[0]
.sym 147644 $abc$60912$n10662
.sym 147645 $PACKER_VCC_NET_$glb_clk
.sym 147646 picorv32.pcpi_div.dividend[1]
.sym 147650 picorv32.pcpi_div.dividend[7]
.sym 147654 $abc$60912$n8575
.sym 147655 $abc$60912$n6215
.sym 147656 picorv32.pcpi_div.start
.sym 147658 $abc$60912$n8578
.sym 147659 $abc$60912$n6217
.sym 147660 picorv32.pcpi_div.start
.sym 147662 $abc$60912$n8569
.sym 147663 $abc$60912$n6211
.sym 147664 picorv32.pcpi_div.start
.sym 147666 $abc$60912$n8551
.sym 147667 $abc$60912$n6199_1
.sym 147668 picorv32.pcpi_div.start
.sym 147670 $abc$60912$n8590
.sym 147671 $abc$60912$n6225
.sym 147672 picorv32.pcpi_div.start
.sym 147674 picorv32.pcpi_div.dividend[13]
.sym 147678 picorv32.pcpi_mul_rd[26]
.sym 147679 picorv32.pcpi_div_rd[26]
.sym 147680 picorv32.pcpi_div_wr
.sym 147681 $abc$60912$n4553
.sym 147682 $abc$60912$n8584
.sym 147683 $abc$60912$n6221
.sym 147684 picorv32.pcpi_div.start
.sym 147686 $abc$60912$n8599
.sym 147687 $abc$60912$n6231
.sym 147688 picorv32.pcpi_div.start
.sym 147690 $abc$60912$n8605
.sym 147691 $abc$60912$n6235
.sym 147692 picorv32.pcpi_div.start
.sym 147694 $abc$60912$n8593
.sym 147695 $abc$60912$n6227
.sym 147696 picorv32.pcpi_div.start
.sym 147698 $abc$60912$n8614
.sym 147699 $abc$60912$n6241
.sym 147700 picorv32.pcpi_div.start
.sym 147702 $abc$60912$n8608
.sym 147703 $abc$60912$n6237
.sym 147704 picorv32.pcpi_div.start
.sym 147706 $abc$60912$n8611
.sym 147707 $abc$60912$n6239
.sym 147708 picorv32.pcpi_div.start
.sym 147710 picorv32.pcpi_div.dividend[19]
.sym 147714 picorv32.pcpi_div.dividend[23]
.sym 147718 picorv32.reg_op1[6]
.sym 147722 $abc$60912$n8626
.sym 147723 $abc$60912$n6249
.sym 147724 picorv32.pcpi_div.start
.sym 147726 $abc$60912$n8632
.sym 147727 $abc$60912$n6253
.sym 147728 picorv32.pcpi_div.start
.sym 147730 $abc$60912$n8623
.sym 147731 $abc$60912$n6247
.sym 147732 picorv32.pcpi_div.start
.sym 147734 $abc$60912$n8635
.sym 147735 $abc$60912$n6255
.sym 147736 picorv32.pcpi_div.start
.sym 147738 $abc$60912$n8641
.sym 147739 $abc$60912$n6259
.sym 147740 picorv32.pcpi_div.start
.sym 147742 picorv32.reg_op1[7]
.sym 147743 $abc$60912$n9003
.sym 147744 $abc$60912$n6197
.sym 147746 $abc$60912$n8638
.sym 147747 $abc$60912$n6257
.sym 147748 picorv32.pcpi_div.start
.sym 147751 $PACKER_VCC_NET_$glb_clk
.sym 147752 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 147754 picorv32.reg_op1[9]
.sym 147755 $abc$60912$n9005
.sym 147756 $abc$60912$n6197
.sym 147758 picorv32.reg_op1[10]
.sym 147759 $abc$60912$n9006
.sym 147760 $abc$60912$n6197
.sym 147762 picorv32.reg_op1[13]
.sym 147766 picorv32.reg_op1[8]
.sym 147770 picorv32.reg_op1[9]
.sym 147774 picorv32.reg_op1[14]
.sym 147775 $abc$60912$n9010
.sym 147776 $abc$60912$n6197
.sym 147778 $abc$60912$n6197
.sym 147779 picorv32.reg_op1[0]
.sym 147780 picorv32.reg_op1[1]
.sym 147782 picorv32.reg_op1[15]
.sym 147783 $abc$60912$n9011
.sym 147784 $abc$60912$n6197
.sym 147786 picorv32.reg_op1[22]
.sym 147787 $abc$60912$n9018
.sym 147788 $abc$60912$n6197
.sym 147790 picorv32.reg_op1[21]
.sym 147791 $abc$60912$n9017
.sym 147792 $abc$60912$n6197
.sym 147794 picorv32.reg_op1[17]
.sym 147795 $abc$60912$n9013
.sym 147796 $abc$60912$n6197
.sym 147798 picorv32.reg_op1[20]
.sym 147799 $abc$60912$n9016
.sym 147800 $abc$60912$n6197
.sym 147802 picorv32.reg_op1[7]
.sym 147806 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 147810 picorv32.reg_op1[15]
.sym 147814 picorv32.reg_op1[30]
.sym 147815 $abc$60912$n9026
.sym 147816 $abc$60912$n6197
.sym 147818 picorv32.reg_op1[26]
.sym 147819 $abc$60912$n9022
.sym 147820 $abc$60912$n6197
.sym 147822 sram_bus_dat_w[0]
.sym 147826 picorv32.reg_op1[30]
.sym 147830 picorv32.reg_op1[24]
.sym 147831 $abc$60912$n9020
.sym 147832 $abc$60912$n6197
.sym 147834 picorv32.reg_op1[25]
.sym 147838 picorv32.reg_op1[25]
.sym 147839 $abc$60912$n9021
.sym 147840 $abc$60912$n6197
.sym 147842 picorv32.reg_op1[28]
.sym 147843 $abc$60912$n9024
.sym 147844 $abc$60912$n6197
.sym 147846 sram_bus_dat_w[4]
.sym 147853 sram_bus_dat_w[4]
.sym 147854 sram_bus_dat_w[0]
.sym 147858 picorv32.reg_op1[29]
.sym 147859 $abc$60912$n9025
.sym 147860 $abc$60912$n6197
.sym 147865 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 147866 picorv32.reg_op1[19]
.sym 147867 $abc$60912$n9015
.sym 147868 $abc$60912$n6197
.sym 147870 sram_bus_dat_w[1]
.sym 147877 $abc$60912$n6622_1
.sym 147881 spiflash_bus_dat_w[24]
.sym 147885 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 147886 sram_bus_dat_w[6]
.sym 147893 $abc$60912$n6664_1
.sym 147894 storage[9][3]
.sym 147895 storage[11][3]
.sym 147896 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 147897 $abc$60912$n8817
.sym 147901 picorv32.reg_op1[0]
.sym 147902 sram_bus_dat_w[3]
.sym 147906 picorv32.reg_op2[0]
.sym 147907 $abc$60912$n8963
.sym 147908 $abc$60912$n6262
.sym 147910 picorv32.reg_op2[29]
.sym 147911 $abc$60912$n8992
.sym 147912 $abc$60912$n6262
.sym 147914 picorv32.reg_op2[8]
.sym 147915 picorv32.mem_wordsize[2]
.sym 147916 $abc$60912$n6603_1
.sym 147918 picorv32.mem_wordsize[2]
.sym 147919 picorv32.reg_op2[0]
.sym 147920 picorv32.reg_op2[24]
.sym 147921 picorv32.mem_wordsize[0]
.sym 147922 picorv32.reg_op2[24]
.sym 147923 $abc$60912$n8987
.sym 147924 $abc$60912$n6262
.sym 147926 picorv32.reg_op2[5]
.sym 147930 picorv32.mem_wordsize[2]
.sym 147931 picorv32.reg_op2[1]
.sym 147932 picorv32.reg_op2[25]
.sym 147933 picorv32.mem_wordsize[0]
.sym 147934 picorv32.reg_op2[25]
.sym 147935 $abc$60912$n8988
.sym 147936 $abc$60912$n6262
.sym 147938 picorv32.reg_op2[9]
.sym 147939 picorv32.mem_wordsize[2]
.sym 147940 $abc$60912$n6605_1
.sym 147945 $abc$60912$n6286
.sym 147946 picorv32.reg_op2[7]
.sym 147947 $abc$60912$n8970
.sym 147948 $abc$60912$n6262
.sym 147950 sram_bus_dat_w[2]
.sym 147954 picorv32.reg_op2[4]
.sym 147955 $abc$60912$n8967
.sym 147956 $abc$60912$n6262
.sym 147961 $abc$60912$n5463
.sym 147965 $abc$60912$n7994
.sym 147966 picorv32.reg_op2[5]
.sym 147967 $abc$60912$n8968
.sym 147968 $abc$60912$n6262
.sym 147970 picorv32.reg_op2[3]
.sym 147971 $abc$60912$n8966
.sym 147972 $abc$60912$n6262
.sym 147974 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 147975 $abc$60912$n5139_1
.sym 147976 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 147978 picorv32.reg_op2[10]
.sym 147979 $abc$60912$n8973
.sym 147980 $abc$60912$n6262
.sym 147982 sram_bus_dat_w[2]
.sym 147986 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 147987 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 147988 $abc$60912$n8113_1
.sym 147993 spiflash_sr[26]
.sym 147994 picorv32.reg_op2[13]
.sym 147995 $abc$60912$n8976
.sym 147996 $abc$60912$n6262
.sym 148001 $abc$60912$n6262
.sym 148002 $abc$60912$n8113_1
.sym 148003 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 148004 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 148006 $abc$60912$n6640
.sym 148007 $abc$60912$n6637
.sym 148008 picorv32.reg_op2[2]
.sym 148010 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 148011 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 148012 $abc$60912$n8113_1
.sym 148014 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 148015 $abc$60912$n8113_1
.sym 148016 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 148018 $abc$60912$n6649_1
.sym 148019 $abc$60912$n6643_1
.sym 148020 $abc$60912$n6636
.sym 148021 picorv32.reg_op2[3]
.sym 148022 picorv32.reg_op1[0]
.sym 148023 picorv32.reg_op1[1]
.sym 148024 picorv32.reg_op2[0]
.sym 148025 $abc$60912$n5461
.sym 148026 $abc$60912$n6644_1
.sym 148027 $abc$60912$n6637
.sym 148028 picorv32.reg_op2[2]
.sym 148030 storage_1[3][3]
.sym 148031 storage_1[7][3]
.sym 148032 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 148033 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 148034 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 148038 $abc$60912$n6624_1
.sym 148039 $abc$60912$n6623_1
.sym 148040 picorv32.reg_op2[1]
.sym 148042 $abc$60912$n6706_1
.sym 148043 $abc$60912$n6697_1
.sym 148044 picorv32.reg_op2[2]
.sym 148046 picorv32.reg_op1[18]
.sym 148047 picorv32.reg_op1[19]
.sym 148048 picorv32.reg_op2[0]
.sym 148050 picorv32.reg_op1[16]
.sym 148051 picorv32.reg_op1[17]
.sym 148052 picorv32.reg_op2[0]
.sym 148054 $abc$60912$n6762_1
.sym 148055 $abc$60912$n6761_1
.sym 148056 picorv32.reg_op2[3]
.sym 148058 $abc$60912$n6642
.sym 148059 $abc$60912$n6623_1
.sym 148060 picorv32.reg_op2[1]
.sym 148062 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 148066 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 148070 $abc$60912$n6723_1
.sym 148071 $abc$60912$n6717_1
.sym 148072 picorv32.reg_op2[3]
.sym 148074 sram_bus_dat_w[0]
.sym 148078 picorv32.reg_op1[31]
.sym 148079 picorv32.reg_op2[0]
.sym 148080 $abc$60912$n6664_1
.sym 148082 $abc$60912$n6700_1
.sym 148083 $abc$60912$n6663_1
.sym 148084 $abc$60912$n6721_1
.sym 148085 picorv32.reg_op2[2]
.sym 148086 $abc$60912$n6665_1
.sym 148087 $abc$60912$n6663_1
.sym 148088 picorv32.reg_op2[1]
.sym 148090 $abc$60912$n6721_1
.sym 148091 $abc$60912$n6719_1
.sym 148092 picorv32.reg_op2[2]
.sym 148094 $abc$60912$n6665_1
.sym 148095 $abc$60912$n6668_1
.sym 148096 picorv32.reg_op2[1]
.sym 148098 picorv32.reg_op1[29]
.sym 148099 picorv32.reg_op1[30]
.sym 148100 picorv32.reg_op2[0]
.sym 148102 $abc$60912$n6772
.sym 148103 $abc$60912$n6770_1
.sym 148104 picorv32.reg_op2[4]
.sym 148105 picorv32.reg_op2[3]
.sym 148106 $abc$60912$n6124_1
.sym 148107 $abc$60912$n6119_1
.sym 148108 slave_sel_r[0]
.sym 148109 $abc$60912$n6118_1
.sym 148110 $abc$60912$n5212
.sym 148111 spiflash_sr[7]
.sym 148114 $abc$60912$n4695
.sym 148115 $abc$60912$n5212
.sym 148118 slave_sel_r[2]
.sym 148119 spiflash_sr[9]
.sym 148120 $abc$60912$n4475
.sym 148122 $abc$60912$n6719_1
.sym 148123 $abc$60912$n6718_1
.sym 148124 picorv32.reg_op2[2]
.sym 148126 $abc$60912$n5340
.sym 148127 $abc$60912$n5335_1
.sym 148128 slave_sel_r[0]
.sym 148129 $abc$60912$n5334_1
.sym 148130 $abc$60912$n5212
.sym 148131 spiflash_sr[8]
.sym 148134 picorv32.reg_op1[25]
.sym 148135 picorv32.reg_op1[26]
.sym 148136 picorv32.reg_op2[0]
.sym 148138 sram_bus_dat_w[3]
.sym 148142 $abc$60912$n6668_1
.sym 148143 $abc$60912$n6667_1
.sym 148144 picorv32.reg_op2[1]
.sym 148146 sram_bus_dat_w[7]
.sym 148150 $abc$60912$n6667_1
.sym 148151 $abc$60912$n6675_1
.sym 148152 picorv32.reg_op2[1]
.sym 148154 picorv32.reg_op1[27]
.sym 148155 picorv32.reg_op1[28]
.sym 148156 picorv32.reg_op2[0]
.sym 148158 $abc$60912$n6677_1
.sym 148159 $abc$60912$n6669_1
.sym 148160 picorv32.reg_op2[3]
.sym 148162 $abc$60912$n6133
.sym 148163 $abc$60912$n6128_1
.sym 148164 slave_sel_r[0]
.sym 148165 $abc$60912$n6127
.sym 148166 $abc$60912$n5331_1
.sym 148167 $abc$60912$n5326
.sym 148168 slave_sel_r[0]
.sym 148169 $abc$60912$n5325_1
.sym 148170 basesoc_counter[0]
.sym 148174 $abc$60912$n6664_1
.sym 148175 $abc$60912$n6662_1
.sym 148176 picorv32.reg_op2[2]
.sym 148178 $abc$60912$n6666_1
.sym 148179 $abc$60912$n6673_1
.sym 148180 picorv32.reg_op2[2]
.sym 148182 $abc$60912$n6673_1
.sym 148183 $abc$60912$n6670_1
.sym 148184 picorv32.reg_op2[2]
.sym 148186 picorv32.reg_op2[13]
.sym 148190 $abc$60912$n6675_1
.sym 148191 $abc$60912$n6674_1
.sym 148192 picorv32.reg_op2[1]
.sym 148194 picorv32.reg_op1[23]
.sym 148195 picorv32.reg_op1[24]
.sym 148196 picorv32.reg_op2[0]
.sym 148198 $abc$60912$n8910_1
.sym 148199 $abc$60912$n8801
.sym 148200 basesoc_uart_phy_tx_reg[3]
.sym 148201 $abc$60912$n4532
.sym 148202 $abc$60912$n6748
.sym 148203 $abc$60912$n6747_1
.sym 148204 picorv32.reg_op2[3]
.sym 148206 $abc$60912$n7017_1
.sym 148207 picorv32.reg_op1[9]
.sym 148208 $abc$60912$n7016_1
.sym 148209 picorv32.reg_op1[11]
.sym 148210 picorv32.reg_op2[30]
.sym 148214 $abc$60912$n7017_1
.sym 148215 picorv32.reg_op1[6]
.sym 148216 $abc$60912$n7016_1
.sym 148217 picorv32.reg_op1[14]
.sym 148218 picorv32.reg_op2[19]
.sym 148222 $abc$60912$n7099_1
.sym 148223 $abc$60912$n7098
.sym 148224 $abc$60912$n5251
.sym 148225 $abc$60912$n4922_1
.sym 148226 $abc$60912$n8908_1
.sym 148227 $abc$60912$n8789
.sym 148228 basesoc_uart_phy_tx_reg[2]
.sym 148229 $abc$60912$n4532
.sym 148230 storage[10][7]
.sym 148231 storage[11][7]
.sym 148232 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 148233 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 148234 sram_bus_dat_w[7]
.sym 148238 picorv32.reg_op2[28]
.sym 148242 $abc$60912$n6751
.sym 148243 $abc$60912$n6750_1
.sym 148244 picorv32.reg_op2[3]
.sym 148246 $abc$60912$n7968
.sym 148247 $abc$60912$n7969
.sym 148248 $abc$60912$n8875_1
.sym 148249 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 148250 $abc$60912$n6751
.sym 148251 $abc$60912$n6748
.sym 148252 picorv32.reg_op2[4]
.sym 148253 picorv32.reg_op2[3]
.sym 148254 picorv32.mem_wordsize[0]
.sym 148255 picorv32.reg_op2[3]
.sym 148256 picorv32.reg_op2[11]
.sym 148257 picorv32.mem_wordsize[2]
.sym 148258 picorv32.reg_op2[26]
.sym 148263 picorv32.reg_op1[31]
.sym 148264 picorv32.reg_op2[31]
.sym 148265 $auto$alumacc.cc:474:replace_alu$6774.C[31]
.sym 148266 $abc$60912$n7017_1
.sym 148267 picorv32.reg_op1[22]
.sym 148268 $abc$60912$n7016_1
.sym 148269 picorv32.reg_op1[24]
.sym 148270 sram_bus_dat_w[5]
.sym 148274 sram_bus_dat_w[1]
.sym 148281 $abc$60912$n7016_1
.sym 148282 sram_bus_dat_w[7]
.sym 148289 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 148290 $abc$60912$n7017_1
.sym 148291 picorv32.reg_op1[19]
.sym 148292 $abc$60912$n7016_1
.sym 148293 picorv32.reg_op1[27]
.sym 148294 csrbank1_bus_errors3_w[4]
.sym 148295 $abc$60912$n5172_1
.sym 148296 $abc$60912$n5599
.sym 148297 $abc$60912$n5598
.sym 148298 csrbank1_bus_errors3_w[6]
.sym 148299 $abc$60912$n5172_1
.sym 148300 $abc$60912$n5614
.sym 148301 $abc$60912$n5613
.sym 148305 picorv32.reg_op2[20]
.sym 148309 $abc$60912$n4475
.sym 148310 sram_bus_dat_w[7]
.sym 148314 sram_bus_dat_w[3]
.sym 148318 slave_sel_r[2]
.sym 148319 spiflash_sr[14]
.sym 148320 $abc$60912$n4475
.sym 148325 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 148326 csrbank1_scratch0_w[0]
.sym 148327 $abc$60912$n5075
.sym 148328 $abc$60912$n5571
.sym 148334 sram_bus_dat_w[2]
.sym 148338 $abc$60912$n5077_1
.sym 148339 csrbank1_scratch1_w[7]
.sym 148340 $abc$60912$n5176
.sym 148341 csrbank1_bus_errors0_w[7]
.sym 148342 $abc$60912$n92
.sym 148343 $abc$60912$n5083_1
.sym 148344 $abc$60912$n5176
.sym 148345 csrbank1_bus_errors0_w[1]
.sym 148346 csrbank1_bus_errors2_w[0]
.sym 148347 $abc$60912$n5169_1
.sym 148348 $abc$60912$n5570
.sym 148349 $abc$60912$n5572
.sym 148350 csrbank1_bus_errors2_w[2]
.sym 148351 $abc$60912$n5169_1
.sym 148352 $abc$60912$n5083_1
.sym 148353 csrbank1_scratch3_w[2]
.sym 148357 $abc$60912$n5621_1
.sym 148358 sram_bus_dat_w[6]
.sym 148362 $abc$60912$n5083_1
.sym 148363 csrbank1_scratch3_w[0]
.sym 148364 $abc$60912$n5172_1
.sym 148365 csrbank1_bus_errors3_w[0]
.sym 148366 csrbank1_bus_errors1_w[2]
.sym 148367 $abc$60912$n5166_1
.sym 148368 $abc$60912$n5172_1
.sym 148369 csrbank1_bus_errors3_w[2]
.sym 148373 $abc$60912$n5166_1
.sym 148374 csrbank1_bus_errors1_w[7]
.sym 148375 $abc$60912$n5166_1
.sym 148376 $abc$60912$n5172_1
.sym 148377 csrbank1_bus_errors3_w[7]
.sym 148378 sram_bus_dat_w[1]
.sym 148385 basesoc_uart_phy_uart_clk_txen
.sym 148386 $abc$60912$n5083_1
.sym 148387 csrbank1_scratch3_w[5]
.sym 148388 $abc$60912$n5172_1
.sym 148389 csrbank1_bus_errors3_w[5]
.sym 148393 $abc$60912$n5169_1
.sym 148401 $abc$60912$n4511
.sym 148405 $abc$60912$n7099_1
.sym 148409 $abc$60912$n4478
.sym 148413 $abc$60912$n8106
.sym 148417 spiflash_bitbang_storage_full[0]
.sym 148418 csrbank1_bus_errors0_w[1]
.sym 148425 picorv32.decoded_imm[20]
.sym 148431 $PACKER_VCC_NET_$glb_clk
.sym 148432 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 148437 picorv32.reg_op2[28]
.sym 148441 picorv32.reg_op1[2]
.sym 148445 $abc$60912$n8134
.sym 148449 $abc$60912$n10642
.sym 148452 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 148453 $auto$alumacc.cc:474:replace_alu$6710.C[3]
.sym 148455 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 148460 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 148464 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 148465 $auto$alumacc.cc:474:replace_alu$6710.C[2]
.sym 148469 $nextpnr_ICESTORM_LC_15$I3
.sym 148481 $abc$60912$n6760
.sym 148485 picorv32.reg_out[13]
.sym 148486 picorv32.pcpi_div.quotient_msk[30]
.sym 148487 picorv32.pcpi_div.quotient_msk[31]
.sym 148488 picorv32.pcpi_div.running
.sym 148494 picorv32.pcpi_div.quotient_msk[5]
.sym 148495 picorv32.pcpi_div.quotient[5]
.sym 148498 picorv32.pcpi_div.quotient_msk[13]
.sym 148499 picorv32.pcpi_div.quotient[13]
.sym 148506 picorv32.pcpi_div.quotient_msk[9]
.sym 148507 picorv32.pcpi_div.quotient[9]
.sym 148514 picorv32.pcpi_div.quotient_msk[2]
.sym 148515 picorv32.pcpi_div.quotient[2]
.sym 148518 picorv32.pcpi_div.quotient_msk[6]
.sym 148522 picorv32.pcpi_div.quotient_msk[19]
.sym 148526 picorv32.pcpi_div.quotient[5]
.sym 148533 picorv32.pcpi_div.quotient[13]
.sym 148537 $abc$60912$n7587_1
.sym 148538 picorv32.pcpi_div.quotient[13]
.sym 148542 picorv32.pcpi_div.quotient_msk[10]
.sym 148546 picorv32.pcpi_div.quotient_msk[31]
.sym 148550 picorv32.pcpi_div.quotient[9]
.sym 148554 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 148558 $abc$60912$n8914
.sym 148559 $abc$60912$n8850
.sym 148560 picorv32.pcpi_div.outsign
.sym 148561 $abc$60912$n5466
.sym 148562 $abc$60912$n8910
.sym 148563 $abc$60912$n8846
.sym 148564 picorv32.pcpi_div.outsign
.sym 148565 $abc$60912$n5466
.sym 148566 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 148570 $abc$60912$n8926
.sym 148571 $abc$60912$n8862
.sym 148572 picorv32.pcpi_div.outsign
.sym 148573 $abc$60912$n5466
.sym 148574 picorv32.pcpi_div.quotient[19]
.sym 148578 picorv32.pcpi_div.quotient[21]
.sym 148582 $abc$60912$n8912
.sym 148583 $abc$60912$n8848
.sym 148584 picorv32.pcpi_div.outsign
.sym 148585 $abc$60912$n5466
.sym 148586 $abc$60912$n8920
.sym 148587 $abc$60912$n8856
.sym 148588 picorv32.pcpi_div.outsign
.sym 148589 $abc$60912$n5466
.sym 148590 picorv32.pcpi_div.quotient[16]
.sym 148591 picorv32.pcpi_div.dividend[16]
.sym 148592 picorv32.pcpi_div.outsign
.sym 148593 $abc$60912$n8637_1
.sym 148594 picorv32.pcpi_div.quotient[12]
.sym 148595 picorv32.pcpi_div.dividend[12]
.sym 148596 picorv32.pcpi_div.outsign
.sym 148597 $abc$60912$n8629_1
.sym 148598 picorv32.pcpi_div.quotient[5]
.sym 148599 picorv32.pcpi_div.dividend[5]
.sym 148600 picorv32.pcpi_div.outsign
.sym 148601 $abc$60912$n8615
.sym 148602 picorv32.pcpi_div.quotient[9]
.sym 148603 picorv32.pcpi_div.dividend[9]
.sym 148604 picorv32.pcpi_div.outsign
.sym 148605 $abc$60912$n8623_1
.sym 148606 picorv32.pcpi_mul_rd[9]
.sym 148607 picorv32.pcpi_div_rd[9]
.sym 148608 picorv32.pcpi_div_wr
.sym 148609 $abc$60912$n4553
.sym 148610 picorv32.pcpi_div.quotient[10]
.sym 148611 picorv32.pcpi_div.dividend[10]
.sym 148612 picorv32.pcpi_div.outsign
.sym 148613 $abc$60912$n8625_1
.sym 148614 picorv32.pcpi_div.instr_rem
.sym 148615 picorv32.reg_op1[31]
.sym 148616 $abc$60912$n5452
.sym 148618 $abc$60912$n8940
.sym 148619 $abc$60912$n8876
.sym 148620 picorv32.pcpi_div.outsign
.sym 148621 $abc$60912$n5466
.sym 148622 $abc$60912$n8948
.sym 148623 $abc$60912$n8884
.sym 148624 picorv32.pcpi_div.outsign
.sym 148625 $abc$60912$n5466
.sym 148628 $abc$60912$n10592
.sym 148629 $auto$alumacc.cc:474:replace_alu$6802.C[31]
.sym 148630 $abc$60912$n8944
.sym 148631 $abc$60912$n8880
.sym 148632 picorv32.pcpi_div.outsign
.sym 148633 $abc$60912$n5466
.sym 148634 $abc$60912$n8938
.sym 148635 $abc$60912$n8874
.sym 148636 picorv32.pcpi_div.outsign
.sym 148637 $abc$60912$n5466
.sym 148638 $abc$60912$n8936
.sym 148639 $abc$60912$n8872
.sym 148640 picorv32.pcpi_div.outsign
.sym 148641 $abc$60912$n5466
.sym 148642 picorv32.pcpi_div.quotient[31]
.sym 148646 picorv32.pcpi_div.dividend[6]
.sym 148650 picorv32.pcpi_mul_rd[15]
.sym 148651 picorv32.pcpi_div_rd[15]
.sym 148652 picorv32.pcpi_div_wr
.sym 148653 $abc$60912$n4553
.sym 148654 $abc$60912$n8554
.sym 148655 $abc$60912$n6201_1
.sym 148656 picorv32.pcpi_div.start
.sym 148658 picorv32.pcpi_div.dividend[5]
.sym 148662 $abc$60912$n8563
.sym 148663 $abc$60912$n6207
.sym 148664 picorv32.pcpi_div.start
.sym 148666 picorv32.pcpi_div.dividend[2]
.sym 148670 $abc$60912$n8548
.sym 148671 $abc$60912$n6196_1
.sym 148672 picorv32.pcpi_div.start
.sym 148674 $abc$60912$n8942
.sym 148675 $abc$60912$n8878
.sym 148676 picorv32.pcpi_div.outsign
.sym 148677 $abc$60912$n5466
.sym 148678 $abc$60912$n8946
.sym 148679 $abc$60912$n8882
.sym 148680 picorv32.pcpi_div.outsign
.sym 148681 $abc$60912$n5466
.sym 148682 picorv32.pcpi_div.dividend[15]
.sym 148686 picorv32.pcpi_div.dividend[8]
.sym 148690 $abc$60912$n5597
.sym 148694 picorv32.pcpi_div.dividend[10]
.sym 148698 picorv32.pcpi_div.dividend[9]
.sym 148702 picorv32.pcpi_div.dividend[17]
.sym 148706 picorv32.pcpi_mul_rd[16]
.sym 148707 picorv32.pcpi_div_rd[16]
.sym 148708 picorv32.pcpi_div_wr
.sym 148709 $abc$60912$n4553
.sym 148710 picorv32.reg_op1[2]
.sym 148711 $abc$60912$n8998
.sym 148712 $abc$60912$n6197
.sym 148714 picorv32.pcpi_div.dividend[22]
.sym 148718 $abc$60912$n8602
.sym 148719 $abc$60912$n6233
.sym 148720 picorv32.pcpi_div.start
.sym 148722 picorv32.pcpi_div.dividend[20]
.sym 148726 picorv32.reg_sh[1]
.sym 148730 picorv32.pcpi_div.dividend[16]
.sym 148734 picorv32.pcpi_mul_rd[12]
.sym 148735 picorv32.pcpi_div_rd[12]
.sym 148736 picorv32.pcpi_div_wr
.sym 148737 $abc$60912$n4553
.sym 148738 picorv32.pcpi_div.dividend[21]
.sym 148743 $abc$60912$n10725
.sym 148748 $abc$60912$n10404
.sym 148752 $abc$60912$n10726
.sym 148753 $auto$alumacc.cc:474:replace_alu$6796.C[2]
.sym 148756 $abc$60912$n10727
.sym 148757 $auto$alumacc.cc:474:replace_alu$6796.C[3]
.sym 148760 $abc$60912$n10728
.sym 148761 $auto$alumacc.cc:474:replace_alu$6796.C[4]
.sym 148764 $abc$60912$n10729
.sym 148765 $auto$alumacc.cc:474:replace_alu$6796.C[5]
.sym 148768 $abc$60912$n10730
.sym 148769 $auto$alumacc.cc:474:replace_alu$6796.C[6]
.sym 148772 $abc$60912$n10731
.sym 148773 $auto$alumacc.cc:474:replace_alu$6796.C[7]
.sym 148776 $abc$60912$n10732
.sym 148777 $auto$alumacc.cc:474:replace_alu$6796.C[8]
.sym 148780 $abc$60912$n10733
.sym 148781 $auto$alumacc.cc:474:replace_alu$6796.C[9]
.sym 148784 $abc$60912$n10734
.sym 148785 $auto$alumacc.cc:474:replace_alu$6796.C[10]
.sym 148788 $abc$60912$n10735
.sym 148789 $auto$alumacc.cc:474:replace_alu$6796.C[11]
.sym 148792 $abc$60912$n10736
.sym 148793 $auto$alumacc.cc:474:replace_alu$6796.C[12]
.sym 148796 $abc$60912$n10737
.sym 148797 $auto$alumacc.cc:474:replace_alu$6796.C[13]
.sym 148800 $abc$60912$n10738
.sym 148801 $auto$alumacc.cc:474:replace_alu$6796.C[14]
.sym 148804 $abc$60912$n10739
.sym 148805 $auto$alumacc.cc:474:replace_alu$6796.C[15]
.sym 148808 $abc$60912$n10740
.sym 148809 $auto$alumacc.cc:474:replace_alu$6796.C[16]
.sym 148812 $abc$60912$n10741
.sym 148813 $auto$alumacc.cc:474:replace_alu$6796.C[17]
.sym 148816 $abc$60912$n10742
.sym 148817 $auto$alumacc.cc:474:replace_alu$6796.C[18]
.sym 148820 $abc$60912$n10743
.sym 148821 $auto$alumacc.cc:474:replace_alu$6796.C[19]
.sym 148824 $abc$60912$n10744
.sym 148825 $auto$alumacc.cc:474:replace_alu$6796.C[20]
.sym 148828 $abc$60912$n10745
.sym 148829 $auto$alumacc.cc:474:replace_alu$6796.C[21]
.sym 148832 $abc$60912$n10746
.sym 148833 $auto$alumacc.cc:474:replace_alu$6796.C[22]
.sym 148836 $abc$60912$n10747
.sym 148837 $auto$alumacc.cc:474:replace_alu$6796.C[23]
.sym 148840 $abc$60912$n10748
.sym 148841 $auto$alumacc.cc:474:replace_alu$6796.C[24]
.sym 148844 $abc$60912$n10559
.sym 148845 $auto$alumacc.cc:474:replace_alu$6796.C[25]
.sym 148848 $abc$60912$n10749
.sym 148849 $auto$alumacc.cc:474:replace_alu$6796.C[26]
.sym 148852 $abc$60912$n10750
.sym 148853 $auto$alumacc.cc:474:replace_alu$6796.C[27]
.sym 148856 $abc$60912$n10751
.sym 148857 $auto$alumacc.cc:474:replace_alu$6796.C[28]
.sym 148860 $abc$60912$n10560
.sym 148861 $auto$alumacc.cc:474:replace_alu$6796.C[29]
.sym 148864 $abc$60912$n10561
.sym 148865 $auto$alumacc.cc:474:replace_alu$6796.C[30]
.sym 148869 $nextpnr_ICESTORM_LC_56$I3
.sym 148870 picorv32.pcpi_div.start
.sym 148874 picorv32.reg_op1[29]
.sym 148878 picorv32.pcpi_div.instr_div
.sym 148879 picorv32.pcpi_div.instr_rem
.sym 148880 $abc$60912$n8994
.sym 148881 picorv32.reg_op2[31]
.sym 148882 picorv32.reg_op1[19]
.sym 148886 picorv32.reg_op1[18]
.sym 148887 $abc$60912$n9014
.sym 148888 $abc$60912$n6197
.sym 148890 picorv32.pcpi_div.instr_rem
.sym 148891 picorv32.pcpi_div.instr_div
.sym 148892 picorv32.reg_op2[31]
.sym 148894 picorv32.reg_op1[18]
.sym 148898 picorv32.reg_op1[27]
.sym 148904 $abc$60912$n10631
.sym 148905 $PACKER_VCC_NET_$glb_clk
.sym 148906 sram_bus_dat_w[4]
.sym 148913 $abc$60912$n6262
.sym 148914 sram_bus_dat_w[2]
.sym 148918 sram_bus_dat_w[3]
.sym 148925 $abc$60912$n8988
.sym 148926 picorv32.reg_op1[16]
.sym 148930 picorv32.reg_op2[18]
.sym 148931 $abc$60912$n8981
.sym 148932 $abc$60912$n6262
.sym 148934 picorv32.reg_op2[19]
.sym 148935 $abc$60912$n8982
.sym 148936 $abc$60912$n6262
.sym 148938 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 148945 $abc$60912$n11053
.sym 148946 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 148950 $abc$60912$n5559
.sym 148951 spiflash_bus_sel[3]
.sym 148954 picorv32.reg_op2[28]
.sym 148955 $abc$60912$n8991
.sym 148956 $abc$60912$n6262
.sym 148958 picorv32.reg_op2[30]
.sym 148959 $abc$60912$n8993
.sym 148960 $abc$60912$n6262
.sym 148962 $abc$60912$n5453_1
.sym 148963 $abc$60912$n5046
.sym 148964 picorv32.pcpi_div.instr_div
.sym 148966 picorv32.reg_op2[15]
.sym 148967 $abc$60912$n8978
.sym 148968 $abc$60912$n6262
.sym 148970 picorv32.reg_op2[12]
.sym 148971 $abc$60912$n8975
.sym 148972 $abc$60912$n6262
.sym 148974 picorv32.reg_op2[6]
.sym 148975 $abc$60912$n8969
.sym 148976 $abc$60912$n6262
.sym 148981 picorv32.reg_op1[1]
.sym 148984 $abc$60912$n10753
.sym 148985 $auto$alumacc.cc:474:replace_alu$6799.C[31]
.sym 148986 picorv32.reg_op2[8]
.sym 148987 $abc$60912$n8971
.sym 148988 $abc$60912$n6262
.sym 148990 picorv32.reg_op2[1]
.sym 148994 picorv32.reg_op2[9]
.sym 148995 $abc$60912$n8972
.sym 148996 $abc$60912$n6262
.sym 148998 picorv32.reg_op2[4]
.sym 148999 picorv32.reg_op2[3]
.sym 149000 $abc$60912$n5460
.sym 149001 $abc$60912$n5461
.sym 149006 picorv32.reg_op2[23]
.sym 149007 $abc$60912$n8986
.sym 149008 $abc$60912$n6262
.sym 149010 picorv32.reg_op2[22]
.sym 149011 $abc$60912$n8985
.sym 149012 $abc$60912$n6262
.sym 149014 picorv32.reg_op2[23]
.sym 149015 picorv32.reg_op2[22]
.sym 149016 picorv32.reg_op2[21]
.sym 149017 picorv32.reg_op2[20]
.sym 149018 picorv32.reg_op2[31]
.sym 149019 picorv32.reg_op2[30]
.sym 149020 picorv32.reg_op2[29]
.sym 149021 picorv32.reg_op2[28]
.sym 149022 picorv32.reg_op2[2]
.sym 149023 $abc$60912$n8965
.sym 149024 $abc$60912$n6262
.sym 149026 $abc$60912$n5454
.sym 149027 $abc$60912$n5459
.sym 149028 $abc$60912$n5462
.sym 149029 $abc$60912$n5463
.sym 149033 sram_bus_dat_w[6]
.sym 149034 $abc$60912$n6627
.sym 149035 $abc$60912$n6626_1
.sym 149036 picorv32.reg_op2[1]
.sym 149038 picorv32.reg_op1[26]
.sym 149039 picorv32.reg_op1[27]
.sym 149040 picorv32.reg_op2[0]
.sym 149042 $abc$60912$n6630
.sym 149043 $abc$60912$n6627
.sym 149044 picorv32.reg_op2[1]
.sym 149046 picorv32.reg_op1[24]
.sym 149047 picorv32.reg_op1[25]
.sym 149048 picorv32.reg_op2[0]
.sym 149050 $abc$60912$n6631
.sym 149051 $abc$60912$n6630
.sym 149052 picorv32.reg_op2[1]
.sym 149054 picorv32.reg_op1[22]
.sym 149055 picorv32.reg_op1[23]
.sym 149056 picorv32.reg_op2[0]
.sym 149058 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 149062 picorv32.reg_op1[30]
.sym 149063 picorv32.reg_op1[31]
.sym 149064 picorv32.reg_op2[0]
.sym 149066 $abc$60912$n6701_1
.sym 149067 $abc$60912$n6698_1
.sym 149068 picorv32.reg_op2[2]
.sym 149070 $abc$60912$n6633
.sym 149071 $abc$60912$n6631
.sym 149072 picorv32.reg_op2[1]
.sym 149074 picorv32.reg_op2[27]
.sym 149075 picorv32.reg_op2[26]
.sym 149076 picorv32.reg_op2[25]
.sym 149077 picorv32.reg_op2[24]
.sym 149078 $abc$60912$n6626_1
.sym 149079 $abc$60912$n6624_1
.sym 149080 picorv32.reg_op2[1]
.sym 149082 $abc$60912$n6704_1
.sym 149083 $abc$60912$n6696_1
.sym 149084 picorv32.reg_op2[4]
.sym 149085 picorv32.reg_op2[3]
.sym 149086 picorv32.reg_op1[20]
.sym 149087 picorv32.reg_op1[21]
.sym 149088 picorv32.reg_op2[0]
.sym 149090 $abc$60912$n6698_1
.sym 149091 $abc$60912$n6697_1
.sym 149092 picorv32.reg_op2[2]
.sym 149094 $abc$60912$n6720_1
.sym 149095 $abc$60912$n6717_1
.sym 149096 picorv32.reg_op2[3]
.sym 149098 picorv32.reg_op2[0]
.sym 149099 $abc$60912$n5461
.sym 149100 picorv32.reg_op1[31]
.sym 149102 $abc$60912$n8674_1
.sym 149103 $abc$60912$n6716_1
.sym 149104 picorv32.reg_op2[4]
.sym 149105 $abc$60912$n6650_1
.sym 149106 $abc$60912$n6664_1
.sym 149107 picorv32.reg_op2[1]
.sym 149110 picorv32.reg_op2[1]
.sym 149111 $abc$60912$n6634
.sym 149114 $abc$60912$n6700_1
.sym 149115 $abc$60912$n6702_1
.sym 149116 $abc$60912$n6701_1
.sym 149117 picorv32.reg_op2[2]
.sym 149118 picorv32.mem_wordsize[2]
.sym 149119 picorv32.reg_op2[16]
.sym 149120 picorv32.mem_wordsize[0]
.sym 149121 picorv32.reg_op2[0]
.sym 149122 $abc$60912$n6699_1
.sym 149123 $abc$60912$n6696_1
.sym 149124 picorv32.reg_op2[3]
.sym 149127 $abc$60912$n10631
.sym 149132 $abc$60912$n10405
.sym 149136 $abc$60912$n10632
.sym 149137 $auto$alumacc.cc:474:replace_alu$6799.C[2]
.sym 149140 $abc$60912$n10633
.sym 149141 $auto$alumacc.cc:474:replace_alu$6799.C[3]
.sym 149144 $abc$60912$n10634
.sym 149145 $auto$alumacc.cc:474:replace_alu$6799.C[4]
.sym 149148 $abc$60912$n10635
.sym 149149 $auto$alumacc.cc:474:replace_alu$6799.C[5]
.sym 149152 $abc$60912$n10636
.sym 149153 $auto$alumacc.cc:474:replace_alu$6799.C[6]
.sym 149156 $abc$60912$n10637
.sym 149157 $auto$alumacc.cc:474:replace_alu$6799.C[7]
.sym 149160 $abc$60912$n10638
.sym 149161 $auto$alumacc.cc:474:replace_alu$6799.C[8]
.sym 149164 $abc$60912$n10639
.sym 149165 $auto$alumacc.cc:474:replace_alu$6799.C[9]
.sym 149168 $abc$60912$n10640
.sym 149169 $auto$alumacc.cc:474:replace_alu$6799.C[10]
.sym 149172 $abc$60912$n10641
.sym 149173 $auto$alumacc.cc:474:replace_alu$6799.C[11]
.sym 149176 $abc$60912$n10642
.sym 149177 $auto$alumacc.cc:474:replace_alu$6799.C[12]
.sym 149180 $abc$60912$n10643
.sym 149181 $auto$alumacc.cc:474:replace_alu$6799.C[13]
.sym 149184 $abc$60912$n10644
.sym 149185 $auto$alumacc.cc:474:replace_alu$6799.C[14]
.sym 149188 $abc$60912$n10645
.sym 149189 $auto$alumacc.cc:474:replace_alu$6799.C[15]
.sym 149192 $abc$60912$n10646
.sym 149193 $auto$alumacc.cc:474:replace_alu$6799.C[16]
.sym 149196 $abc$60912$n10647
.sym 149197 $auto$alumacc.cc:474:replace_alu$6799.C[17]
.sym 149200 $abc$60912$n10648
.sym 149201 $auto$alumacc.cc:474:replace_alu$6799.C[18]
.sym 149204 $abc$60912$n10649
.sym 149205 $auto$alumacc.cc:474:replace_alu$6799.C[19]
.sym 149208 $abc$60912$n10650
.sym 149209 $auto$alumacc.cc:474:replace_alu$6799.C[20]
.sym 149212 $abc$60912$n10651
.sym 149213 $auto$alumacc.cc:474:replace_alu$6799.C[21]
.sym 149216 $abc$60912$n10652
.sym 149217 $auto$alumacc.cc:474:replace_alu$6799.C[22]
.sym 149220 $abc$60912$n10653
.sym 149221 $auto$alumacc.cc:474:replace_alu$6799.C[23]
.sym 149224 $abc$60912$n10654
.sym 149225 $auto$alumacc.cc:474:replace_alu$6799.C[24]
.sym 149228 $abc$60912$n10655
.sym 149229 $auto$alumacc.cc:474:replace_alu$6799.C[25]
.sym 149232 $abc$60912$n10656
.sym 149233 $auto$alumacc.cc:474:replace_alu$6799.C[26]
.sym 149236 $abc$60912$n10657
.sym 149237 $auto$alumacc.cc:474:replace_alu$6799.C[27]
.sym 149240 $abc$60912$n10658
.sym 149241 $auto$alumacc.cc:474:replace_alu$6799.C[28]
.sym 149244 $abc$60912$n10659
.sym 149245 $auto$alumacc.cc:474:replace_alu$6799.C[29]
.sym 149248 $abc$60912$n10660
.sym 149249 $auto$alumacc.cc:474:replace_alu$6799.C[30]
.sym 149253 $nextpnr_ICESTORM_LC_58$I3
.sym 149254 picorv32.mem_wordsize[2]
.sym 149255 picorv32.reg_op2[17]
.sym 149256 picorv32.mem_wordsize[0]
.sym 149257 picorv32.reg_op2[1]
.sym 149258 picorv32.mem_wordsize[2]
.sym 149259 picorv32.reg_op2[18]
.sym 149260 picorv32.mem_wordsize[0]
.sym 149261 picorv32.reg_op2[2]
.sym 149262 $abc$60912$n7017_1
.sym 149263 picorv32.reg_op1[10]
.sym 149264 $abc$60912$n7016_1
.sym 149265 picorv32.reg_op1[18]
.sym 149266 picorv32.reg_op2[27]
.sym 149267 picorv32.mem_wordsize[0]
.sym 149268 $abc$60912$n6609_1
.sym 149270 $abc$60912$n4549
.sym 149271 $abc$60912$n6653_1
.sym 149272 picorv32.reg_op2[2]
.sym 149273 picorv32.reg_op1[2]
.sym 149274 $abc$60912$n8670_1
.sym 149275 $abc$60912$n6695_1
.sym 149276 picorv32.reg_op2[4]
.sym 149277 $abc$60912$n6650_1
.sym 149278 picorv32.mem_wordsize[2]
.sym 149279 picorv32.reg_op2[23]
.sym 149280 picorv32.mem_wordsize[0]
.sym 149281 picorv32.reg_op2[7]
.sym 149282 picorv32.mem_wordsize[2]
.sym 149283 picorv32.reg_op2[20]
.sym 149284 picorv32.mem_wordsize[0]
.sym 149285 picorv32.reg_op2[4]
.sym 149286 $abc$60912$n7017_1
.sym 149287 picorv32.reg_op1[15]
.sym 149288 $abc$60912$n7016_1
.sym 149289 picorv32.reg_op1[23]
.sym 149290 $abc$60912$n4549
.sym 149291 picorv32.reg_op2[20]
.sym 149292 picorv32.reg_op1[20]
.sym 149293 $abc$60912$n6855
.sym 149294 $abc$60912$n4549
.sym 149295 picorv32.reg_op2[30]
.sym 149296 picorv32.reg_op1[30]
.sym 149298 $abc$60912$n6652_1
.sym 149299 $abc$60912$n6653_1
.sym 149300 picorv32.reg_op2[20]
.sym 149301 picorv32.reg_op1[20]
.sym 149302 basesoc_sram_we[1]
.sym 149306 $abc$60912$n8184
.sym 149307 $abc$60912$n8185
.sym 149308 picorv32.instr_sub
.sym 149309 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 149310 $abc$60912$n6652_1
.sym 149311 $abc$60912$n6653_1
.sym 149312 picorv32.reg_op2[30]
.sym 149313 picorv32.reg_op1[30]
.sym 149314 $abc$60912$n6903
.sym 149315 $abc$60912$n6905_1
.sym 149316 $abc$60912$n6904_1
.sym 149318 sram_bus_dat_w[5]
.sym 149322 $abc$60912$n7017_1
.sym 149323 picorv32.reg_op1[20]
.sym 149324 $abc$60912$n7016_1
.sym 149325 picorv32.reg_op1[22]
.sym 149326 sram_bus_dat_w[7]
.sym 149330 $abc$60912$n6652_1
.sym 149331 $abc$60912$n6653_1
.sym 149332 picorv32.reg_op2[25]
.sym 149333 picorv32.reg_op1[25]
.sym 149334 $abc$60912$n4549
.sym 149335 picorv32.reg_op2[18]
.sym 149336 picorv32.reg_op1[18]
.sym 149337 $abc$60912$n6846_1
.sym 149338 $abc$60912$n4549
.sym 149339 picorv32.reg_op2[25]
.sym 149340 picorv32.reg_op1[25]
.sym 149341 $abc$60912$n6879
.sym 149342 $abc$60912$n8169
.sym 149343 $abc$60912$n8170
.sym 149344 picorv32.instr_sub
.sym 149345 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 149346 $abc$60912$n6652_1
.sym 149347 $abc$60912$n6653_1
.sym 149348 picorv32.reg_op2[18]
.sym 149349 picorv32.reg_op1[18]
.sym 149350 csrbank1_bus_errors0_w[4]
.sym 149351 csrbank1_bus_errors0_w[5]
.sym 149352 csrbank1_bus_errors0_w[6]
.sym 149353 csrbank1_bus_errors0_w[7]
.sym 149354 $abc$60912$n5169_1
.sym 149355 csrbank1_bus_errors2_w[6]
.sym 149356 $abc$60912$n5176
.sym 149357 csrbank1_bus_errors0_w[6]
.sym 149358 csrbank1_bus_errors0_w[0]
.sym 149359 csrbank1_bus_errors0_w[1]
.sym 149360 csrbank1_bus_errors0_w[2]
.sym 149361 csrbank1_bus_errors0_w[3]
.sym 149362 $abc$60912$n5169_1
.sym 149363 csrbank1_bus_errors2_w[3]
.sym 149364 $abc$60912$n5176
.sym 149365 csrbank1_bus_errors0_w[3]
.sym 149366 basesoc_sram_bus_ack
.sym 149367 $abc$60912$n5559
.sym 149370 $abc$60912$n5166_1
.sym 149371 csrbank1_bus_errors1_w[0]
.sym 149372 $abc$60912$n5176
.sym 149373 csrbank1_bus_errors0_w[0]
.sym 149374 $abc$60912$n5092_1
.sym 149375 $abc$60912$n5087
.sym 149376 $abc$60912$n4475
.sym 149378 $abc$60912$n5169_1
.sym 149379 csrbank1_bus_errors2_w[4]
.sym 149380 $abc$60912$n5176
.sym 149381 csrbank1_bus_errors0_w[4]
.sym 149382 csrbank1_bus_errors2_w[5]
.sym 149383 $abc$60912$n5169_1
.sym 149384 csrbank1_bus_errors1_w[5]
.sym 149385 $abc$60912$n5166_1
.sym 149386 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 149390 $abc$60912$n5169_1
.sym 149391 csrbank1_bus_errors2_w[1]
.sym 149392 $abc$60912$n5166_1
.sym 149393 csrbank1_bus_errors1_w[1]
.sym 149394 csrbank1_bus_errors2_w[7]
.sym 149395 $abc$60912$n5169_1
.sym 149396 $abc$60912$n5083_1
.sym 149397 csrbank1_scratch3_w[7]
.sym 149398 csrbank1_bus_errors1_w[4]
.sym 149399 csrbank1_bus_errors1_w[5]
.sym 149400 csrbank1_bus_errors1_w[6]
.sym 149401 csrbank1_bus_errors1_w[7]
.sym 149402 $abc$60912$n5093
.sym 149403 $abc$60912$n5094_1
.sym 149404 $abc$60912$n5095_1
.sym 149405 $abc$60912$n5096
.sym 149406 $abc$60912$n5086_1
.sym 149407 sys_rst
.sym 149410 csrbank1_bus_errors1_w[0]
.sym 149411 csrbank1_bus_errors1_w[1]
.sym 149412 csrbank1_bus_errors1_w[2]
.sym 149413 csrbank1_bus_errors1_w[3]
.sym 149414 csrbank1_bus_errors2_w[4]
.sym 149415 csrbank1_bus_errors2_w[5]
.sym 149416 csrbank1_bus_errors2_w[6]
.sym 149417 csrbank1_bus_errors2_w[7]
.sym 149418 $abc$60912$n5088_1
.sym 149419 $abc$60912$n5089_1
.sym 149420 $abc$60912$n5090
.sym 149421 $abc$60912$n5091_1
.sym 149422 csrbank1_bus_errors2_w[0]
.sym 149423 csrbank1_bus_errors2_w[1]
.sym 149424 csrbank1_bus_errors2_w[2]
.sym 149425 csrbank1_bus_errors2_w[3]
.sym 149426 csrbank1_bus_errors3_w[4]
.sym 149427 csrbank1_bus_errors3_w[5]
.sym 149428 csrbank1_bus_errors3_w[6]
.sym 149429 csrbank1_bus_errors3_w[7]
.sym 149430 csrbank1_bus_errors3_w[0]
.sym 149431 csrbank1_bus_errors3_w[1]
.sym 149432 csrbank1_bus_errors3_w[2]
.sym 149433 csrbank1_bus_errors3_w[3]
.sym 149434 $abc$60912$n5086_1
.sym 149435 csrbank1_bus_errors0_w[0]
.sym 149436 sys_rst
.sym 149439 $PACKER_VCC_NET_$glb_clk
.sym 149440 csrbank1_bus_errors0_w[0]
.sym 149444 csrbank1_bus_errors3_w[7]
.sym 149445 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 149449 $abc$60912$n6711_1
.sym 149457 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149458 $abc$60912$n8000
.sym 149459 $abc$60912$n8001_1
.sym 149460 $abc$60912$n8885_1
.sym 149461 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 149462 storage_1[14][5]
.sym 149463 storage_1[15][5]
.sym 149464 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149465 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149466 basesoc_sram_we[2]
.sym 149467 $abc$60912$n5639
.sym 149473 $auto$alumacc.cc:474:replace_alu$6722.C[31]
.sym 149474 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 149481 $abc$60912$n5094_1
.sym 149485 picorv32.reg_op2[24]
.sym 149489 picorv32.reg_op2[18]
.sym 149490 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 149497 spiflash_bus_dat_w[18]
.sym 149501 storage[11][5]
.sym 149505 $abc$60912$n6774_1
.sym 149509 $abc$60912$n6828_1
.sym 149513 $abc$60912$n6653_1
.sym 149517 $abc$60912$n11072
.sym 149518 picorv32.pcpi_div.quotient_msk[12]
.sym 149519 picorv32.pcpi_div.quotient[12]
.sym 149522 picorv32.pcpi_div.quotient_msk[30]
.sym 149523 picorv32.pcpi_div.quotient[30]
.sym 149526 picorv32.pcpi_div.quotient[12]
.sym 149533 picorv32.pcpi_div.quotient_msk[10]
.sym 149538 picorv32.pcpi_div.quotient[2]
.sym 149543 $abc$60912$n10562
.sym 149548 $abc$60912$n10406
.sym 149552 $abc$60912$n10563
.sym 149553 $auto$alumacc.cc:474:replace_alu$6802.C[2]
.sym 149556 $abc$60912$n10564
.sym 149557 $auto$alumacc.cc:474:replace_alu$6802.C[3]
.sym 149560 $abc$60912$n10565
.sym 149561 $auto$alumacc.cc:474:replace_alu$6802.C[4]
.sym 149564 $abc$60912$n10566
.sym 149565 $auto$alumacc.cc:474:replace_alu$6802.C[5]
.sym 149568 $abc$60912$n10567
.sym 149569 $auto$alumacc.cc:474:replace_alu$6802.C[6]
.sym 149572 $abc$60912$n10568
.sym 149573 $auto$alumacc.cc:474:replace_alu$6802.C[7]
.sym 149576 $abc$60912$n10569
.sym 149577 $auto$alumacc.cc:474:replace_alu$6802.C[8]
.sym 149580 $abc$60912$n10570
.sym 149581 $auto$alumacc.cc:474:replace_alu$6802.C[9]
.sym 149584 $abc$60912$n10571
.sym 149585 $auto$alumacc.cc:474:replace_alu$6802.C[10]
.sym 149588 $abc$60912$n10572
.sym 149589 $auto$alumacc.cc:474:replace_alu$6802.C[11]
.sym 149592 $abc$60912$n10573
.sym 149593 $auto$alumacc.cc:474:replace_alu$6802.C[12]
.sym 149596 $abc$60912$n10574
.sym 149597 $auto$alumacc.cc:474:replace_alu$6802.C[13]
.sym 149600 $abc$60912$n10575
.sym 149601 $auto$alumacc.cc:474:replace_alu$6802.C[14]
.sym 149604 $abc$60912$n10576
.sym 149605 $auto$alumacc.cc:474:replace_alu$6802.C[15]
.sym 149608 $abc$60912$n10577
.sym 149609 $auto$alumacc.cc:474:replace_alu$6802.C[16]
.sym 149612 $abc$60912$n10578
.sym 149613 $auto$alumacc.cc:474:replace_alu$6802.C[17]
.sym 149616 $abc$60912$n10579
.sym 149617 $auto$alumacc.cc:474:replace_alu$6802.C[18]
.sym 149620 $abc$60912$n10580
.sym 149621 $auto$alumacc.cc:474:replace_alu$6802.C[19]
.sym 149624 $abc$60912$n10581
.sym 149625 $auto$alumacc.cc:474:replace_alu$6802.C[20]
.sym 149628 $abc$60912$n10582
.sym 149629 $auto$alumacc.cc:474:replace_alu$6802.C[21]
.sym 149632 $abc$60912$n10583
.sym 149633 $auto$alumacc.cc:474:replace_alu$6802.C[22]
.sym 149636 $abc$60912$n10584
.sym 149637 $auto$alumacc.cc:474:replace_alu$6802.C[23]
.sym 149640 $abc$60912$n10585
.sym 149641 $auto$alumacc.cc:474:replace_alu$6802.C[24]
.sym 149644 $abc$60912$n10586
.sym 149645 $auto$alumacc.cc:474:replace_alu$6802.C[25]
.sym 149648 $abc$60912$n10587
.sym 149649 $auto$alumacc.cc:474:replace_alu$6802.C[26]
.sym 149652 $abc$60912$n10588
.sym 149653 $auto$alumacc.cc:474:replace_alu$6802.C[27]
.sym 149656 $abc$60912$n10589
.sym 149657 $auto$alumacc.cc:474:replace_alu$6802.C[28]
.sym 149660 $abc$60912$n10590
.sym 149661 $auto$alumacc.cc:474:replace_alu$6802.C[29]
.sym 149664 $abc$60912$n10591
.sym 149665 $auto$alumacc.cc:474:replace_alu$6802.C[30]
.sym 149669 $nextpnr_ICESTORM_LC_60$I3
.sym 149671 $abc$60912$n10600
.sym 149676 $abc$60912$n10407
.sym 149680 $abc$60912$n10601
.sym 149681 $auto$alumacc.cc:474:replace_alu$6805.C[2]
.sym 149684 $abc$60912$n10602
.sym 149685 $auto$alumacc.cc:474:replace_alu$6805.C[3]
.sym 149688 $abc$60912$n10603
.sym 149689 $auto$alumacc.cc:474:replace_alu$6805.C[4]
.sym 149692 $abc$60912$n10604
.sym 149693 $auto$alumacc.cc:474:replace_alu$6805.C[5]
.sym 149696 $abc$60912$n10605
.sym 149697 $auto$alumacc.cc:474:replace_alu$6805.C[6]
.sym 149700 $abc$60912$n10606
.sym 149701 $auto$alumacc.cc:474:replace_alu$6805.C[7]
.sym 149704 $abc$60912$n10607
.sym 149705 $auto$alumacc.cc:474:replace_alu$6805.C[8]
.sym 149708 $abc$60912$n10608
.sym 149709 $auto$alumacc.cc:474:replace_alu$6805.C[9]
.sym 149712 $abc$60912$n10609
.sym 149713 $auto$alumacc.cc:474:replace_alu$6805.C[10]
.sym 149716 $abc$60912$n10610
.sym 149717 $auto$alumacc.cc:474:replace_alu$6805.C[11]
.sym 149720 $abc$60912$n10611
.sym 149721 $auto$alumacc.cc:474:replace_alu$6805.C[12]
.sym 149724 $abc$60912$n10612
.sym 149725 $auto$alumacc.cc:474:replace_alu$6805.C[13]
.sym 149728 $abc$60912$n10613
.sym 149729 $auto$alumacc.cc:474:replace_alu$6805.C[14]
.sym 149732 $abc$60912$n10614
.sym 149733 $auto$alumacc.cc:474:replace_alu$6805.C[15]
.sym 149736 $abc$60912$n10615
.sym 149737 $auto$alumacc.cc:474:replace_alu$6805.C[16]
.sym 149740 $abc$60912$n10616
.sym 149741 $auto$alumacc.cc:474:replace_alu$6805.C[17]
.sym 149744 $abc$60912$n10617
.sym 149745 $auto$alumacc.cc:474:replace_alu$6805.C[18]
.sym 149748 $abc$60912$n10618
.sym 149749 $auto$alumacc.cc:474:replace_alu$6805.C[19]
.sym 149752 $abc$60912$n10619
.sym 149753 $auto$alumacc.cc:474:replace_alu$6805.C[20]
.sym 149756 $abc$60912$n10620
.sym 149757 $auto$alumacc.cc:474:replace_alu$6805.C[21]
.sym 149760 $abc$60912$n10621
.sym 149761 $auto$alumacc.cc:474:replace_alu$6805.C[22]
.sym 149764 $abc$60912$n10622
.sym 149765 $auto$alumacc.cc:474:replace_alu$6805.C[23]
.sym 149768 $abc$60912$n10623
.sym 149769 $auto$alumacc.cc:474:replace_alu$6805.C[24]
.sym 149772 $abc$60912$n10624
.sym 149773 $auto$alumacc.cc:474:replace_alu$6805.C[25]
.sym 149776 $abc$60912$n10625
.sym 149777 $auto$alumacc.cc:474:replace_alu$6805.C[26]
.sym 149780 $abc$60912$n10626
.sym 149781 $auto$alumacc.cc:474:replace_alu$6805.C[27]
.sym 149784 $abc$60912$n10627
.sym 149785 $auto$alumacc.cc:474:replace_alu$6805.C[28]
.sym 149788 $abc$60912$n10628
.sym 149789 $auto$alumacc.cc:474:replace_alu$6805.C[29]
.sym 149792 $abc$60912$n10629
.sym 149793 $auto$alumacc.cc:474:replace_alu$6805.C[30]
.sym 149797 $nextpnr_ICESTORM_LC_62$I3
.sym 149798 picorv32.reg_op1[14]
.sym 149802 picorv32.reg_op1[4]
.sym 149806 picorv32.reg_op1[5]
.sym 149807 $abc$60912$n9001
.sym 149808 $abc$60912$n6197
.sym 149810 picorv32.pcpi_div.instr_rem
.sym 149811 picorv32.pcpi_div.instr_div
.sym 149812 $abc$60912$n9027
.sym 149813 picorv32.reg_op1[31]
.sym 149814 picorv32.reg_op1[11]
.sym 149818 spiflash_bus_dat_w[1]
.sym 149822 picorv32.reg_op1[12]
.sym 149823 $abc$60912$n9008
.sym 149824 $abc$60912$n6197
.sym 149826 picorv32.reg_op1[1]
.sym 149830 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 149834 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 149838 picorv32.reg_op1[23]
.sym 149842 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 149846 picorv32.reg_op1[17]
.sym 149850 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 149854 picorv32.reg_op1[5]
.sym 149858 storage_1[4][5]
.sym 149859 storage_1[5][5]
.sym 149860 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149861 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149862 sram_bus_dat_w[4]
.sym 149866 picorv32.reg_op1[22]
.sym 149870 picorv32.reg_op1[26]
.sym 149874 picorv32.reg_op1[20]
.sym 149878 picorv32.reg_op1[21]
.sym 149884 $abc$60912$n10752
.sym 149885 $auto$alumacc.cc:474:replace_alu$6796.C[31]
.sym 149886 sram_bus_dat_w[1]
.sym 149890 picorv32.reg_op1[31]
.sym 149894 picorv32.reg_op1[24]
.sym 149898 $abc$60912$n8862_1
.sym 149899 $abc$60912$n8894_1
.sym 149900 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149902 storage_1[8][6]
.sym 149903 storage_1[12][6]
.sym 149904 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149905 $abc$60912$n8886_1
.sym 149909 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 149910 storage_1[8][0]
.sym 149911 storage_1[10][0]
.sym 149912 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149913 $abc$60912$n8861_1
.sym 149914 picorv32.pcpi_div.instr_rem
.sym 149915 picorv32.pcpi_div.instr_div
.sym 149916 picorv32.reg_op1[31]
.sym 149918 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 149922 $abc$60912$n8007_1
.sym 149923 $abc$60912$n8008_1
.sym 149924 $abc$60912$n8887_1
.sym 149925 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 149926 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 149933 $abc$60912$n7977_1
.sym 149934 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 149938 $abc$60912$n5148_1
.sym 149939 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 149940 sys_rst
.sym 149942 storage_1[2][1]
.sym 149943 storage_1[10][1]
.sym 149944 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 149945 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 149946 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 149953 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 149954 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 149958 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 149962 $abc$60912$n8895_1
.sym 149963 $abc$60912$n8920_1
.sym 149964 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 149966 picorv32.mem_wordsize[2]
.sym 149967 picorv32.reg_op1[0]
.sym 149968 picorv32.reg_op1[1]
.sym 149969 picorv32.mem_wordsize[0]
.sym 149970 storage_1[10][6]
.sym 149971 storage_1[14][6]
.sym 149972 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 149973 $abc$60912$n8888_1
.sym 149974 $abc$60912$n8128_1
.sym 149975 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 149976 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 149978 $abc$60912$n8123
.sym 149979 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 149980 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 149982 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 149986 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 149987 $abc$60912$n8128_1
.sym 149988 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 149990 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 149991 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 149992 $abc$60912$n5148_1
.sym 149994 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 149998 storage_1[4][2]
.sym 149999 storage_1[5][2]
.sym 150000 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150001 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150002 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 150003 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 150004 $abc$60912$n5148_1
.sym 150006 $abc$60912$n5148_1
.sym 150007 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 150008 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 150010 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 150011 $abc$60912$n5148_1
.sym 150012 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 150014 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 150018 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 150019 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 150020 $abc$60912$n8133_1
.sym 150023 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 150028 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 150032 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 150033 $auto$alumacc.cc:474:replace_alu$6707.C[2]
.sym 150037 $nextpnr_ICESTORM_LC_13$I3
.sym 150038 storage_1[4][3]
.sym 150039 storage_1[5][3]
.sym 150040 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150041 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150042 sys_rst
.sym 150043 $abc$60912$n5148_1
.sym 150048 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 150049 $auto$alumacc.cc:474:replace_alu$6707.C[3]
.sym 150051 $PACKER_VCC_NET_$glb_clk
.sym 150052 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 150054 $abc$60912$n6632
.sym 150055 $abc$60912$n6629
.sym 150056 picorv32.reg_op2[2]
.sym 150058 $abc$60912$n6629
.sym 150059 $abc$60912$n6625_1
.sym 150060 picorv32.reg_op2[2]
.sym 150062 $abc$60912$n6636
.sym 150063 $abc$60912$n6621_1
.sym 150064 picorv32.reg_op2[4]
.sym 150065 picorv32.reg_op2[3]
.sym 150066 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 150070 storage_1[9][6]
.sym 150071 storage_1[13][6]
.sym 150072 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150073 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150074 $abc$60912$n6640
.sym 150075 $abc$60912$n6622_1
.sym 150076 picorv32.reg_op2[2]
.sym 150078 $abc$60912$n6740_1
.sym 150079 $abc$60912$n6739
.sym 150080 picorv32.reg_op2[3]
.sym 150082 $abc$60912$n6625_1
.sym 150083 $abc$60912$n6622_1
.sym 150084 picorv32.reg_op2[2]
.sym 150086 $abc$60912$n6634
.sym 150087 $abc$60912$n6664_1
.sym 150088 picorv32.reg_op2[2]
.sym 150089 picorv32.reg_op2[1]
.sym 150090 $abc$60912$n6762_1
.sym 150091 $abc$60912$n6758_1
.sym 150092 picorv32.reg_op2[3]
.sym 150094 $abc$60912$n6634
.sym 150095 $abc$60912$n6633
.sym 150096 picorv32.reg_op2[1]
.sym 150098 picorv32.reg_op2[3]
.sym 150099 $abc$60912$n6759_1
.sym 150100 $abc$60912$n6773_1
.sym 150102 $abc$60912$n6759_1
.sym 150103 $abc$60912$n6758_1
.sym 150104 picorv32.reg_op2[3]
.sym 150106 picorv32.reg_op1[28]
.sym 150107 picorv32.reg_op1[29]
.sym 150108 picorv32.reg_op2[0]
.sym 150110 $abc$60912$n6822_1
.sym 150111 $abc$60912$n6821_1
.sym 150112 picorv32.reg_op2[4]
.sym 150113 $abc$60912$n6650_1
.sym 150114 basesoc_uart_phy_rx_reg[7]
.sym 150118 $abc$60912$n6820
.sym 150119 $abc$60912$n6823
.sym 150120 $abc$60912$n6825_1
.sym 150121 $abc$60912$n6824_1
.sym 150122 $abc$60912$n6652_1
.sym 150123 $abc$60912$n6653_1
.sym 150124 picorv32.reg_op2[14]
.sym 150125 picorv32.reg_op1[14]
.sym 150126 $abc$60912$n4549
.sym 150127 picorv32.reg_op2[14]
.sym 150128 picorv32.reg_op1[14]
.sym 150130 $abc$60912$n6760
.sym 150131 $abc$60912$n6757
.sym 150132 picorv32.reg_op2[4]
.sym 150133 $abc$60912$n6650_1
.sym 150134 $abc$60912$n6774_1
.sym 150135 $abc$60912$n6772
.sym 150136 $abc$60912$n6773_1
.sym 150137 picorv32.reg_op2[3]
.sym 150138 picorv32.reg_op2[4]
.sym 150139 $abc$60912$n6822_1
.sym 150140 $abc$60912$n6828_1
.sym 150141 $abc$60912$n6902_1
.sym 150142 $abc$60912$n6771_1
.sym 150143 $abc$60912$n6768_1
.sym 150144 picorv32.reg_op2[4]
.sym 150145 $abc$60912$n6650_1
.sym 150146 picorv32.reg_op2[4]
.sym 150147 $abc$60912$n6771_1
.sym 150148 $abc$60912$n6828_1
.sym 150150 picorv32.reg_op2[11]
.sym 150154 $abc$60912$n6652_1
.sym 150155 $abc$60912$n6653_1
.sym 150156 picorv32.reg_op2[9]
.sym 150157 picorv32.reg_op1[9]
.sym 150158 $abc$60912$n4549
.sym 150159 picorv32.reg_op2[9]
.sym 150160 picorv32.reg_op1[9]
.sym 150162 $abc$60912$n6756_1
.sym 150163 $abc$60912$n6763
.sym 150164 $abc$60912$n6765_1
.sym 150165 $abc$60912$n6764_1
.sym 150166 $abc$60912$n6786_1
.sym 150167 $abc$60912$n6789
.sym 150168 $abc$60912$n6791
.sym 150169 $abc$60912$n6790_1
.sym 150170 $abc$60912$n4549
.sym 150171 picorv32.reg_op2[6]
.sym 150172 picorv32.reg_op1[6]
.sym 150174 $abc$60912$n6652_1
.sym 150175 $abc$60912$n6653_1
.sym 150176 picorv32.reg_op2[6]
.sym 150177 picorv32.reg_op1[6]
.sym 150178 picorv32.reg_op2[4]
.sym 150179 $abc$60912$n6757
.sym 150180 $abc$60912$n6828_1
.sym 150182 picorv32.reg_op2[16]
.sym 150186 $abc$60912$n6666_1
.sym 150187 $abc$60912$n6662_1
.sym 150188 picorv32.reg_op2[2]
.sym 150190 picorv32.reg_op2[8]
.sym 150194 $abc$60912$n6788_1
.sym 150195 $abc$60912$n6787
.sym 150196 picorv32.reg_op2[4]
.sym 150197 $abc$60912$n6650_1
.sym 150198 regs1
.sym 150202 $abc$60912$n8112
.sym 150203 $abc$60912$n8113
.sym 150204 picorv32.instr_sub
.sym 150205 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150206 $abc$60912$n6669_1
.sym 150207 $abc$60912$n6661_1
.sym 150208 picorv32.reg_op2[3]
.sym 150210 picorv32.reg_op2[3]
.sym 150211 $abc$60912$n6661_1
.sym 150212 $abc$60912$n6773_1
.sym 150214 $abc$60912$n8109
.sym 150215 $abc$60912$n8110
.sym 150216 picorv32.instr_sub
.sym 150217 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150218 $abc$60912$n8136
.sym 150219 $abc$60912$n8137
.sym 150220 picorv32.instr_sub
.sym 150221 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150222 $abc$60912$n8130
.sym 150223 $abc$60912$n8131
.sym 150224 picorv32.instr_sub
.sym 150225 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150226 sram_bus_dat_w[6]
.sym 150230 $abc$60912$n8121
.sym 150231 $abc$60912$n8122
.sym 150232 picorv32.instr_sub
.sym 150233 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150234 sram_bus_dat_w[0]
.sym 150238 $abc$60912$n8172
.sym 150239 $abc$60912$n8173
.sym 150240 picorv32.instr_sub
.sym 150241 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 150242 picorv32.reg_op2[17]
.sym 150247 picorv32.reg_op1[0]
.sym 150248 picorv32.reg_op2[0]
.sym 150251 picorv32.reg_op1[1]
.sym 150252 picorv32.reg_op2[1]
.sym 150253 $auto$alumacc.cc:474:replace_alu$6774.C[1]
.sym 150255 picorv32.reg_op1[2]
.sym 150256 picorv32.reg_op2[2]
.sym 150257 $auto$alumacc.cc:474:replace_alu$6774.C[2]
.sym 150259 picorv32.reg_op1[3]
.sym 150260 picorv32.reg_op2[3]
.sym 150261 $auto$alumacc.cc:474:replace_alu$6774.C[3]
.sym 150263 picorv32.reg_op1[4]
.sym 150264 picorv32.reg_op2[4]
.sym 150265 $auto$alumacc.cc:474:replace_alu$6774.C[4]
.sym 150267 picorv32.reg_op1[5]
.sym 150268 picorv32.reg_op2[5]
.sym 150269 $auto$alumacc.cc:474:replace_alu$6774.C[5]
.sym 150271 picorv32.reg_op1[6]
.sym 150272 picorv32.reg_op2[6]
.sym 150273 $auto$alumacc.cc:474:replace_alu$6774.C[6]
.sym 150275 picorv32.reg_op1[7]
.sym 150276 picorv32.reg_op2[7]
.sym 150277 $auto$alumacc.cc:474:replace_alu$6774.C[7]
.sym 150279 picorv32.reg_op1[8]
.sym 150280 picorv32.reg_op2[8]
.sym 150281 $auto$alumacc.cc:474:replace_alu$6774.C[8]
.sym 150283 picorv32.reg_op1[9]
.sym 150284 picorv32.reg_op2[9]
.sym 150285 $auto$alumacc.cc:474:replace_alu$6774.C[9]
.sym 150287 picorv32.reg_op1[10]
.sym 150288 picorv32.reg_op2[10]
.sym 150289 $auto$alumacc.cc:474:replace_alu$6774.C[10]
.sym 150291 picorv32.reg_op1[11]
.sym 150292 picorv32.reg_op2[11]
.sym 150293 $auto$alumacc.cc:474:replace_alu$6774.C[11]
.sym 150295 picorv32.reg_op1[12]
.sym 150296 picorv32.reg_op2[12]
.sym 150297 $auto$alumacc.cc:474:replace_alu$6774.C[12]
.sym 150299 picorv32.reg_op1[13]
.sym 150300 picorv32.reg_op2[13]
.sym 150301 $auto$alumacc.cc:474:replace_alu$6774.C[13]
.sym 150303 picorv32.reg_op1[14]
.sym 150304 picorv32.reg_op2[14]
.sym 150305 $auto$alumacc.cc:474:replace_alu$6774.C[14]
.sym 150307 picorv32.reg_op1[15]
.sym 150308 picorv32.reg_op2[15]
.sym 150309 $auto$alumacc.cc:474:replace_alu$6774.C[15]
.sym 150311 picorv32.reg_op1[16]
.sym 150312 picorv32.reg_op2[16]
.sym 150313 $auto$alumacc.cc:474:replace_alu$6774.C[16]
.sym 150315 picorv32.reg_op1[17]
.sym 150316 picorv32.reg_op2[17]
.sym 150317 $auto$alumacc.cc:474:replace_alu$6774.C[17]
.sym 150319 picorv32.reg_op1[18]
.sym 150320 picorv32.reg_op2[18]
.sym 150321 $auto$alumacc.cc:474:replace_alu$6774.C[18]
.sym 150323 picorv32.reg_op1[19]
.sym 150324 picorv32.reg_op2[19]
.sym 150325 $auto$alumacc.cc:474:replace_alu$6774.C[19]
.sym 150327 picorv32.reg_op1[20]
.sym 150328 picorv32.reg_op2[20]
.sym 150329 $auto$alumacc.cc:474:replace_alu$6774.C[20]
.sym 150331 picorv32.reg_op1[21]
.sym 150332 picorv32.reg_op2[21]
.sym 150333 $auto$alumacc.cc:474:replace_alu$6774.C[21]
.sym 150335 picorv32.reg_op1[22]
.sym 150336 picorv32.reg_op2[22]
.sym 150337 $auto$alumacc.cc:474:replace_alu$6774.C[22]
.sym 150339 picorv32.reg_op1[23]
.sym 150340 picorv32.reg_op2[23]
.sym 150341 $auto$alumacc.cc:474:replace_alu$6774.C[23]
.sym 150343 picorv32.reg_op1[24]
.sym 150344 picorv32.reg_op2[24]
.sym 150345 $auto$alumacc.cc:474:replace_alu$6774.C[24]
.sym 150347 picorv32.reg_op1[25]
.sym 150348 picorv32.reg_op2[25]
.sym 150349 $auto$alumacc.cc:474:replace_alu$6774.C[25]
.sym 150351 picorv32.reg_op1[26]
.sym 150352 picorv32.reg_op2[26]
.sym 150353 $auto$alumacc.cc:474:replace_alu$6774.C[26]
.sym 150355 picorv32.reg_op1[27]
.sym 150356 picorv32.reg_op2[27]
.sym 150357 $auto$alumacc.cc:474:replace_alu$6774.C[27]
.sym 150359 picorv32.reg_op1[28]
.sym 150360 picorv32.reg_op2[28]
.sym 150361 $auto$alumacc.cc:474:replace_alu$6774.C[28]
.sym 150363 picorv32.reg_op1[29]
.sym 150364 picorv32.reg_op2[29]
.sym 150365 $auto$alumacc.cc:474:replace_alu$6774.C[29]
.sym 150367 picorv32.reg_op1[30]
.sym 150368 picorv32.reg_op2[30]
.sym 150369 $auto$alumacc.cc:474:replace_alu$6774.C[30]
.sym 150373 $nextpnr_ICESTORM_LC_46$I3
.sym 150375 csrbank1_bus_errors0_w[0]
.sym 150380 csrbank1_bus_errors0_w[1]
.sym 150384 csrbank1_bus_errors0_w[2]
.sym 150385 $auto$alumacc.cc:474:replace_alu$6722.C[2]
.sym 150388 csrbank1_bus_errors0_w[3]
.sym 150389 $auto$alumacc.cc:474:replace_alu$6722.C[3]
.sym 150392 csrbank1_bus_errors0_w[4]
.sym 150393 $auto$alumacc.cc:474:replace_alu$6722.C[4]
.sym 150396 csrbank1_bus_errors0_w[5]
.sym 150397 $auto$alumacc.cc:474:replace_alu$6722.C[5]
.sym 150400 csrbank1_bus_errors0_w[6]
.sym 150401 $auto$alumacc.cc:474:replace_alu$6722.C[6]
.sym 150404 csrbank1_bus_errors0_w[7]
.sym 150405 $auto$alumacc.cc:474:replace_alu$6722.C[7]
.sym 150408 csrbank1_bus_errors1_w[0]
.sym 150409 $auto$alumacc.cc:474:replace_alu$6722.C[8]
.sym 150412 csrbank1_bus_errors1_w[1]
.sym 150413 $auto$alumacc.cc:474:replace_alu$6722.C[9]
.sym 150416 csrbank1_bus_errors1_w[2]
.sym 150417 $auto$alumacc.cc:474:replace_alu$6722.C[10]
.sym 150420 csrbank1_bus_errors1_w[3]
.sym 150421 $auto$alumacc.cc:474:replace_alu$6722.C[11]
.sym 150424 csrbank1_bus_errors1_w[4]
.sym 150425 $auto$alumacc.cc:474:replace_alu$6722.C[12]
.sym 150428 csrbank1_bus_errors1_w[5]
.sym 150429 $auto$alumacc.cc:474:replace_alu$6722.C[13]
.sym 150432 csrbank1_bus_errors1_w[6]
.sym 150433 $auto$alumacc.cc:474:replace_alu$6722.C[14]
.sym 150436 csrbank1_bus_errors1_w[7]
.sym 150437 $auto$alumacc.cc:474:replace_alu$6722.C[15]
.sym 150440 csrbank1_bus_errors2_w[0]
.sym 150441 $auto$alumacc.cc:474:replace_alu$6722.C[16]
.sym 150444 csrbank1_bus_errors2_w[1]
.sym 150445 $auto$alumacc.cc:474:replace_alu$6722.C[17]
.sym 150448 csrbank1_bus_errors2_w[2]
.sym 150449 $auto$alumacc.cc:474:replace_alu$6722.C[18]
.sym 150452 csrbank1_bus_errors2_w[3]
.sym 150453 $auto$alumacc.cc:474:replace_alu$6722.C[19]
.sym 150456 csrbank1_bus_errors2_w[4]
.sym 150457 $auto$alumacc.cc:474:replace_alu$6722.C[20]
.sym 150460 csrbank1_bus_errors2_w[5]
.sym 150461 $auto$alumacc.cc:474:replace_alu$6722.C[21]
.sym 150464 csrbank1_bus_errors2_w[6]
.sym 150465 $auto$alumacc.cc:474:replace_alu$6722.C[22]
.sym 150468 csrbank1_bus_errors2_w[7]
.sym 150469 $auto$alumacc.cc:474:replace_alu$6722.C[23]
.sym 150472 csrbank1_bus_errors3_w[0]
.sym 150473 $auto$alumacc.cc:474:replace_alu$6722.C[24]
.sym 150476 csrbank1_bus_errors3_w[1]
.sym 150477 $auto$alumacc.cc:474:replace_alu$6722.C[25]
.sym 150480 csrbank1_bus_errors3_w[2]
.sym 150481 $auto$alumacc.cc:474:replace_alu$6722.C[26]
.sym 150484 csrbank1_bus_errors3_w[3]
.sym 150485 $auto$alumacc.cc:474:replace_alu$6722.C[27]
.sym 150488 csrbank1_bus_errors3_w[4]
.sym 150489 $auto$alumacc.cc:474:replace_alu$6722.C[28]
.sym 150492 csrbank1_bus_errors3_w[5]
.sym 150493 $auto$alumacc.cc:474:replace_alu$6722.C[29]
.sym 150496 csrbank1_bus_errors3_w[6]
.sym 150497 $auto$alumacc.cc:474:replace_alu$6722.C[30]
.sym 150501 $nextpnr_ICESTORM_LC_21$I3
.sym 150505 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150506 count[1]
.sym 150507 $abc$60912$n4473
.sym 150513 $abc$60912$n6811
.sym 150517 $abc$60912$n11077
.sym 150521 $abc$60912$n8142
.sym 150522 sys_rst
.sym 150523 $abc$60912$n4473
.sym 150524 count[0]
.sym 150529 spiflash_bus_adr[13]
.sym 150533 $abc$60912$n8166
.sym 150537 $abc$60912$n8020
.sym 150538 picorv32.pcpi_div.quotient_msk[14]
.sym 150542 picorv32.pcpi_div.quotient_msk[11]
.sym 150549 picorv32.irq_mask[1]
.sym 150550 picorv32.pcpi_div.quotient_msk[12]
.sym 150554 picorv32.pcpi_div.quotient_msk[10]
.sym 150555 picorv32.pcpi_div.quotient_msk[11]
.sym 150556 picorv32.pcpi_div.quotient_msk[12]
.sym 150557 picorv32.pcpi_div.quotient_msk[13]
.sym 150558 picorv32.pcpi_div.quotient_msk[13]
.sym 150565 $abc$60912$n11072
.sym 150566 picorv32.pcpi_div.quotient_msk[30]
.sym 150570 $abc$60912$n5265
.sym 150571 $abc$60912$n5266
.sym 150572 $abc$60912$n5267_1
.sym 150573 $abc$60912$n5268_1
.sym 150574 picorv32.pcpi_div.quotient_msk[8]
.sym 150578 picorv32.pcpi_div.quotient_msk[9]
.sym 150582 picorv32.pcpi_div.quotient_msk[6]
.sym 150583 picorv32.pcpi_div.quotient_msk[7]
.sym 150584 picorv32.pcpi_div.quotient_msk[8]
.sym 150585 picorv32.pcpi_div.quotient_msk[9]
.sym 150586 picorv32.pcpi_div.quotient[7]
.sym 150590 picorv32.pcpi_div.quotient_msk[18]
.sym 150594 picorv32.pcpi_div.quotient_msk[7]
.sym 150598 picorv32.pcpi_div.quotient[10]
.sym 150602 picorv32.pcpi_div.quotient_msk[15]
.sym 150603 picorv32.pcpi_div.quotient[15]
.sym 150606 picorv32.pcpi_div.quotient_msk[10]
.sym 150607 picorv32.pcpi_div.quotient[10]
.sym 150610 picorv32.pcpi_div.quotient_msk[17]
.sym 150611 picorv32.pcpi_div.quotient[17]
.sym 150614 picorv32.pcpi_div.quotient_msk[8]
.sym 150615 picorv32.pcpi_div.quotient[8]
.sym 150618 $abc$60912$n8908
.sym 150619 $abc$60912$n8844
.sym 150620 picorv32.pcpi_div.outsign
.sym 150621 $abc$60912$n5466
.sym 150622 picorv32.pcpi_div.quotient_msk[16]
.sym 150623 picorv32.pcpi_div.quotient[16]
.sym 150626 picorv32.pcpi_div.quotient[15]
.sym 150630 $abc$60912$n8924
.sym 150631 $abc$60912$n8860
.sym 150632 picorv32.pcpi_div.outsign
.sym 150633 $abc$60912$n5466
.sym 150634 picorv32.pcpi_div.quotient[6]
.sym 150635 picorv32.pcpi_div.dividend[6]
.sym 150636 picorv32.pcpi_div.outsign
.sym 150637 $abc$60912$n8617_1
.sym 150638 picorv32.pcpi_div.quotient[17]
.sym 150642 $abc$60912$n765
.sym 150643 picorv32.pcpi_div.start
.sym 150646 picorv32.pcpi_div.quotient[8]
.sym 150650 $abc$60912$n8932
.sym 150651 $abc$60912$n8868
.sym 150652 picorv32.pcpi_div.outsign
.sym 150653 $abc$60912$n5466
.sym 150654 $abc$60912$n8918
.sym 150655 $abc$60912$n8854
.sym 150656 picorv32.pcpi_div.outsign
.sym 150657 $abc$60912$n5466
.sym 150658 picorv32.pcpi_div.quotient[16]
.sym 150662 picorv32.pcpi_div.quotient[20]
.sym 150663 picorv32.pcpi_div.dividend[20]
.sym 150664 picorv32.pcpi_div.outsign
.sym 150665 $abc$60912$n8645
.sym 150666 $abc$60912$n8904
.sym 150667 $abc$60912$n8840
.sym 150668 picorv32.pcpi_div.outsign
.sym 150669 $abc$60912$n5466
.sym 150670 picorv32.pcpi_div.quotient[17]
.sym 150671 picorv32.pcpi_div.dividend[17]
.sym 150672 picorv32.pcpi_div.outsign
.sym 150673 $abc$60912$n8639
.sym 150674 $abc$60912$n8928
.sym 150675 $abc$60912$n8864
.sym 150676 picorv32.pcpi_div.outsign
.sym 150677 $abc$60912$n5466
.sym 150678 $abc$60912$n8934
.sym 150679 $abc$60912$n8870
.sym 150680 picorv32.pcpi_div.outsign
.sym 150681 $abc$60912$n5466
.sym 150682 picorv32.pcpi_div.quotient[30]
.sym 150686 picorv32.pcpi_div.quotient[28]
.sym 150690 picorv32.pcpi_div.quotient[2]
.sym 150691 picorv32.pcpi_div.dividend[2]
.sym 150692 picorv32.pcpi_div.outsign
.sym 150693 $abc$60912$n8609
.sym 150694 $abc$60912$n8950
.sym 150695 $abc$60912$n8886
.sym 150696 picorv32.pcpi_div.outsign
.sym 150697 $abc$60912$n5466
.sym 150698 $abc$60912$n8930
.sym 150699 $abc$60912$n8866
.sym 150700 picorv32.pcpi_div.outsign
.sym 150701 $abc$60912$n5466
.sym 150702 $abc$60912$n8952
.sym 150703 $abc$60912$n8888
.sym 150704 picorv32.pcpi_div.outsign
.sym 150705 $abc$60912$n5466
.sym 150706 picorv32.pcpi_div.quotient[21]
.sym 150707 picorv32.pcpi_div.dividend[21]
.sym 150708 picorv32.pcpi_div.outsign
.sym 150709 $abc$60912$n8647_1
.sym 150710 picorv32.pcpi_div.quotient[15]
.sym 150711 picorv32.pcpi_div.dividend[15]
.sym 150712 picorv32.pcpi_div.outsign
.sym 150713 $abc$60912$n8635_1
.sym 150714 $abc$60912$n8954
.sym 150715 $abc$60912$n8890
.sym 150716 picorv32.pcpi_div.outsign
.sym 150717 $abc$60912$n5466
.sym 150718 $abc$60912$n8916
.sym 150719 $abc$60912$n8852
.sym 150720 picorv32.pcpi_div.outsign
.sym 150721 $abc$60912$n5466
.sym 150722 picorv32.pcpi_div.quotient[8]
.sym 150723 picorv32.pcpi_div.dividend[8]
.sym 150724 picorv32.pcpi_div.outsign
.sym 150725 $abc$60912$n8621
.sym 150726 picorv32.pcpi_div.quotient[30]
.sym 150727 picorv32.pcpi_div.dividend[30]
.sym 150728 picorv32.pcpi_div.outsign
.sym 150729 $abc$60912$n8665_1
.sym 150730 $abc$60912$n8960
.sym 150731 $abc$60912$n8896
.sym 150732 picorv32.pcpi_div.outsign
.sym 150733 $abc$60912$n5466
.sym 150734 $abc$60912$n8958
.sym 150735 $abc$60912$n8894
.sym 150736 picorv32.pcpi_div.outsign
.sym 150737 $abc$60912$n5466
.sym 150738 picorv32.pcpi_div.dividend[12]
.sym 150742 picorv32.pcpi_mul_rd[27]
.sym 150743 picorv32.pcpi_div_rd[27]
.sym 150744 picorv32.pcpi_div_wr
.sym 150745 $abc$60912$n4553
.sym 150746 picorv32.pcpi_div.dividend[14]
.sym 150750 picorv32.pcpi_div.quotient[28]
.sym 150751 picorv32.pcpi_div.dividend[28]
.sym 150752 picorv32.pcpi_div.outsign
.sym 150753 $abc$60912$n8661_1
.sym 150754 $abc$60912$n8956
.sym 150755 $abc$60912$n8892
.sym 150756 picorv32.pcpi_div.outsign
.sym 150757 $abc$60912$n5466
.sym 150758 $abc$60912$n8581
.sym 150759 $abc$60912$n6219_1
.sym 150760 picorv32.pcpi_div.start
.sym 150762 picorv32.pcpi_div.dividend[18]
.sym 150766 picorv32.pcpi_mul_rd[0]
.sym 150767 picorv32.pcpi_div_rd[0]
.sym 150768 picorv32.pcpi_div_wr
.sym 150769 $abc$60912$n4553
.sym 150770 picorv32.pcpi_div.dividend[11]
.sym 150774 $abc$60912$n8596
.sym 150775 $abc$60912$n6229
.sym 150776 picorv32.pcpi_div.start
.sym 150778 picorv32.pcpi_mul_rd[30]
.sym 150779 picorv32.pcpi_div_rd[30]
.sym 150780 picorv32.pcpi_div_wr
.sym 150781 $abc$60912$n4553
.sym 150782 picorv32.pcpi_mul_rd[2]
.sym 150783 picorv32.pcpi_div_rd[2]
.sym 150784 picorv32.pcpi_div_wr
.sym 150785 $abc$60912$n4553
.sym 150789 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 150792 $abc$60912$n10725
.sym 150793 $PACKER_VCC_NET_$glb_clk
.sym 150794 picorv32.reg_op1[3]
.sym 150798 picorv32.pcpi_div.dividend[30]
.sym 150802 picorv32.reg_op1[4]
.sym 150803 $abc$60912$n9000
.sym 150804 $abc$60912$n6197
.sym 150806 picorv32.pcpi_div.dividend[29]
.sym 150810 picorv32.pcpi_div.dividend[25]
.sym 150814 picorv32.reg_op1[0]
.sym 150815 $abc$60912$n8996
.sym 150816 $abc$60912$n6197
.sym 150818 picorv32.pcpi_div.dividend[28]
.sym 150822 storage_1[0][7]
.sym 150823 storage_1[4][7]
.sym 150824 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150825 $abc$60912$n8890_1
.sym 150826 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 150830 picorv32.reg_op1[11]
.sym 150831 $abc$60912$n9007
.sym 150832 $abc$60912$n6197
.sym 150834 picorv32.reg_op1[16]
.sym 150835 $abc$60912$n9012
.sym 150836 $abc$60912$n6197
.sym 150838 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 150842 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 150846 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 150850 picorv32.reg_op1[12]
.sym 150854 storage_1[0][1]
.sym 150855 storage_1[4][1]
.sym 150856 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 150857 $abc$60912$n8868_1
.sym 150858 storage_1[0][4]
.sym 150859 storage_1[1][4]
.sym 150860 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150861 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150862 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 150866 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 150870 storage_1[0][3]
.sym 150871 storage_1[1][3]
.sym 150872 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150873 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150874 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 150878 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 150882 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 150886 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 150890 storage_1[9][1]
.sym 150891 storage_1[13][1]
.sym 150892 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150893 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 150894 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 150901 $abc$60912$n4617
.sym 150902 $abc$60912$n7945_1
.sym 150903 $abc$60912$n7946
.sym 150904 $abc$60912$n8869_1
.sym 150905 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150909 picorv32.reg_op1[10]
.sym 150910 picorv32.reg_op1[28]
.sym 150914 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 150921 storage_1[12][6]
.sym 150922 storage_1[9][4]
.sym 150923 storage_1[13][4]
.sym 150924 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150925 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150926 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 150930 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 150934 $abc$60912$n7981_1
.sym 150935 $abc$60912$n7982
.sym 150936 $abc$60912$n8879_1
.sym 150937 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 150938 storage_1[13][0]
.sym 150939 storage_1[15][0]
.sym 150940 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150941 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 150942 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 150946 storage_1[11][0]
.sym 150947 storage_1[9][0]
.sym 150948 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150949 $abc$60912$n8859_1
.sym 150950 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 150951 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 150952 $abc$60912$n8123
.sym 150954 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 150958 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 150962 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 150963 $abc$60912$n8123
.sym 150964 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 150966 $abc$60912$n2698
.sym 150967 $abc$60912$n2699
.sym 150968 $abc$60912$n2701
.sym 150969 $abc$60912$n2702
.sym 150973 spiflash_bus_adr[6]
.sym 150974 storage_1[10][2]
.sym 150975 storage_1[14][2]
.sym 150976 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150977 $abc$60912$n8872_1
.sym 150978 storage_1[11][6]
.sym 150979 storage_1[15][6]
.sym 150980 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150981 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150982 picorv32.reg_op1[0]
.sym 150983 picorv32.mem_wordsize[2]
.sym 150984 picorv32.reg_op1[1]
.sym 150985 picorv32.mem_wordsize[0]
.sym 150986 storage_1[3][0]
.sym 150987 storage_1[7][0]
.sym 150988 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 150989 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 150990 spiflash_bus_sel[0]
.sym 150991 spiflash_bus_sel[1]
.sym 150992 spiflash_bus_sel[2]
.sym 150993 spiflash_bus_sel[3]
.sym 150994 spiflash_bus_sel[3]
.sym 150995 $abc$60912$n5748
.sym 150996 $abc$60912$n5021_1
.sym 150997 $abc$60912$n5224
.sym 150998 spiflash_bus_sel[0]
.sym 150999 $abc$60912$n5739_1
.sym 151000 $abc$60912$n5021_1
.sym 151001 $abc$60912$n5224
.sym 151002 spiflash_bus_sel[2]
.sym 151003 $abc$60912$n5745
.sym 151004 $abc$60912$n5021_1
.sym 151005 $abc$60912$n5224
.sym 151006 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151007 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151008 $abc$60912$n8123
.sym 151010 $abc$60912$n5224
.sym 151011 spiflash_bus_sel[1]
.sym 151012 $abc$60912$n5742
.sym 151013 $abc$60912$n5021_1
.sym 151014 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151015 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151016 $abc$60912$n8128_1
.sym 151018 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151019 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151020 $abc$60912$n8138
.sym 151022 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151023 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151024 $abc$60912$n8128_1
.sym 151026 $abc$60912$n8133_1
.sym 151027 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151028 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151030 storage_1[3][4]
.sym 151031 storage_1[7][4]
.sym 151032 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151033 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151034 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 151038 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 151042 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151043 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151044 $abc$60912$n8138
.sym 151046 $abc$60912$n5559
.sym 151047 spiflash_bus_sel[2]
.sym 151053 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151054 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 151058 $abc$60912$n5559
.sym 151059 spiflash_bus_sel[1]
.sym 151062 $abc$60912$n8138
.sym 151063 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151064 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151066 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151067 $abc$60912$n8133_1
.sym 151068 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151070 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151071 $abc$60912$n8138
.sym 151072 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151074 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 151075 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 151076 $abc$60912$n8133_1
.sym 151078 $abc$60912$n5051
.sym 151079 $abc$60912$n5054
.sym 151080 $abc$60912$n5055
.sym 151081 $abc$60912$n5056_1
.sym 151082 picorv32.reg_op2[30]
.sym 151083 picorv32.reg_op1[30]
.sym 151084 picorv32.reg_op1[17]
.sym 151085 picorv32.reg_op2[17]
.sym 151086 $abc$60912$n6740_1
.sym 151087 $abc$60912$n6736
.sym 151088 picorv32.reg_op2[4]
.sym 151089 picorv32.reg_op2[3]
.sym 151090 picorv32.reg_op2[22]
.sym 151091 picorv32.reg_op1[22]
.sym 151092 picorv32.reg_op1[21]
.sym 151093 picorv32.reg_op2[21]
.sym 151094 picorv32.reg_op2[23]
.sym 151095 picorv32.reg_op1[23]
.sym 151096 picorv32.reg_op1[9]
.sym 151097 picorv32.reg_op2[9]
.sym 151098 picorv32.reg_op2[11]
.sym 151099 picorv32.reg_op1[11]
.sym 151100 picorv32.reg_op1[8]
.sym 151101 picorv32.reg_op2[8]
.sym 151102 $abc$60912$n5052
.sym 151103 picorv32.reg_op2[20]
.sym 151104 picorv32.reg_op1[20]
.sym 151105 $abc$60912$n5053
.sym 151106 $abc$60912$n6628
.sym 151107 $abc$60912$n6621_1
.sym 151108 picorv32.reg_op2[3]
.sym 151110 $abc$60912$n5052
.sym 151111 $abc$60912$n4549
.sym 151112 $abc$60912$n6797
.sym 151113 $abc$60912$n6796_1
.sym 151114 picorv32.reg_op2[3]
.sym 151115 $abc$60912$n6628
.sym 151116 $abc$60912$n6773_1
.sym 151118 $abc$60912$n6664_1
.sym 151119 $abc$60912$n6632
.sym 151120 picorv32.reg_op2[2]
.sym 151122 picorv32.reg_op2[3]
.sym 151123 $abc$60912$n6699_1
.sym 151124 $abc$60912$n6773_1
.sym 151125 picorv32.reg_op2[4]
.sym 151126 $abc$60912$n6652_1
.sym 151127 $abc$60912$n6653_1
.sym 151128 picorv32.reg_op2[10]
.sym 151129 picorv32.reg_op1[10]
.sym 151130 picorv32.reg_op2[10]
.sym 151131 picorv32.reg_op1[10]
.sym 151134 $abc$60912$n6780_1
.sym 151135 picorv32.reg_op2[4]
.sym 151136 $abc$60912$n6781
.sym 151137 $abc$60912$n6650_1
.sym 151138 $abc$60912$n6793
.sym 151139 $abc$60912$n6650_1
.sym 151140 $abc$60912$n6794_1
.sym 151141 $abc$60912$n6795
.sym 151142 $abc$60912$n4549
.sym 151143 picorv32.reg_op2[26]
.sym 151144 picorv32.reg_op1[26]
.sym 151145 $abc$60912$n6884_1
.sym 151146 picorv32.reg_op2[3]
.sym 151147 $abc$60912$n6720_1
.sym 151148 $abc$60912$n6773_1
.sym 151150 picorv32.reg_op2[3]
.sym 151151 $abc$60912$n6699_1
.sym 151152 picorv32.reg_op2[4]
.sym 151153 $abc$60912$n6773_1
.sym 151154 $abc$60912$n6652_1
.sym 151155 $abc$60912$n6653_1
.sym 151156 picorv32.reg_op2[23]
.sym 151157 picorv32.reg_op1[23]
.sym 151158 $abc$60912$n4549
.sym 151159 picorv32.reg_op2[23]
.sym 151160 picorv32.reg_op1[23]
.sym 151161 $abc$60912$n6870_1
.sym 151162 $abc$60912$n6882_1
.sym 151163 $abc$60912$n6828_1
.sym 151164 $abc$60912$n6885
.sym 151165 $abc$60912$n6883
.sym 151166 $abc$60912$n6652_1
.sym 151167 $abc$60912$n6653_1
.sym 151168 picorv32.reg_op2[26]
.sym 151169 picorv32.reg_op1[26]
.sym 151170 $abc$60912$n6801
.sym 151171 $abc$60912$n6800_1
.sym 151172 picorv32.reg_op2[4]
.sym 151173 $abc$60912$n6650_1
.sym 151174 $abc$60912$n6676_1
.sym 151175 $abc$60912$n6660_1
.sym 151176 picorv32.reg_op2[4]
.sym 151177 $abc$60912$n6650_1
.sym 151178 $abc$60912$n8097
.sym 151179 $abc$60912$n8098
.sym 151180 picorv32.instr_sub
.sym 151181 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151182 $abc$60912$n8127
.sym 151183 $abc$60912$n8128
.sym 151184 picorv32.instr_sub
.sym 151185 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151186 $abc$60912$n8106
.sym 151187 $abc$60912$n8107
.sym 151188 picorv32.instr_sub
.sym 151189 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151190 picorv32.reg_op2[4]
.sym 151191 $abc$60912$n6660_1
.sym 151192 $abc$60912$n6828_1
.sym 151194 picorv32.reg_op2[2]
.sym 151198 $abc$60912$n395
.sym 151202 $abc$60912$n8103
.sym 151203 $abc$60912$n8104
.sym 151204 picorv32.instr_sub
.sym 151205 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151207 $PACKER_VCC_NET_$glb_clk
.sym 151211 picorv32.reg_op1[0]
.sym 151212 $abc$60912$n10631
.sym 151215 picorv32.reg_op1[1]
.sym 151216 $abc$60912$n10405
.sym 151217 $auto$alumacc.cc:474:replace_alu$6777.C[1]
.sym 151219 picorv32.reg_op1[2]
.sym 151220 $abc$60912$n10632
.sym 151221 $auto$alumacc.cc:474:replace_alu$6777.C[2]
.sym 151223 picorv32.reg_op1[3]
.sym 151224 $abc$60912$n10633
.sym 151225 $auto$alumacc.cc:474:replace_alu$6777.C[3]
.sym 151227 picorv32.reg_op1[4]
.sym 151228 $abc$60912$n10634
.sym 151229 $auto$alumacc.cc:474:replace_alu$6777.C[4]
.sym 151231 picorv32.reg_op1[5]
.sym 151232 $abc$60912$n10635
.sym 151233 $auto$alumacc.cc:474:replace_alu$6777.C[5]
.sym 151235 picorv32.reg_op1[6]
.sym 151236 $abc$60912$n10636
.sym 151237 $auto$alumacc.cc:474:replace_alu$6777.C[6]
.sym 151239 picorv32.reg_op1[7]
.sym 151240 $abc$60912$n10637
.sym 151241 $auto$alumacc.cc:474:replace_alu$6777.C[7]
.sym 151243 picorv32.reg_op1[8]
.sym 151244 $abc$60912$n10638
.sym 151245 $auto$alumacc.cc:474:replace_alu$6777.C[8]
.sym 151247 picorv32.reg_op1[9]
.sym 151248 $abc$60912$n10639
.sym 151249 $auto$alumacc.cc:474:replace_alu$6777.C[9]
.sym 151251 picorv32.reg_op1[10]
.sym 151252 $abc$60912$n10640
.sym 151253 $auto$alumacc.cc:474:replace_alu$6777.C[10]
.sym 151255 picorv32.reg_op1[11]
.sym 151256 $abc$60912$n10641
.sym 151257 $auto$alumacc.cc:474:replace_alu$6777.C[11]
.sym 151259 picorv32.reg_op1[12]
.sym 151260 $abc$60912$n10642
.sym 151261 $auto$alumacc.cc:474:replace_alu$6777.C[12]
.sym 151263 picorv32.reg_op1[13]
.sym 151264 $abc$60912$n10643
.sym 151265 $auto$alumacc.cc:474:replace_alu$6777.C[13]
.sym 151267 picorv32.reg_op1[14]
.sym 151268 $abc$60912$n10644
.sym 151269 $auto$alumacc.cc:474:replace_alu$6777.C[14]
.sym 151271 picorv32.reg_op1[15]
.sym 151272 $abc$60912$n10645
.sym 151273 $auto$alumacc.cc:474:replace_alu$6777.C[15]
.sym 151275 picorv32.reg_op1[16]
.sym 151276 $abc$60912$n10646
.sym 151277 $auto$alumacc.cc:474:replace_alu$6777.C[16]
.sym 151279 picorv32.reg_op1[17]
.sym 151280 $abc$60912$n10647
.sym 151281 $auto$alumacc.cc:474:replace_alu$6777.C[17]
.sym 151283 picorv32.reg_op1[18]
.sym 151284 $abc$60912$n10648
.sym 151285 $auto$alumacc.cc:474:replace_alu$6777.C[18]
.sym 151287 picorv32.reg_op1[19]
.sym 151288 $abc$60912$n10649
.sym 151289 $auto$alumacc.cc:474:replace_alu$6777.C[19]
.sym 151291 picorv32.reg_op1[20]
.sym 151292 $abc$60912$n10650
.sym 151293 $auto$alumacc.cc:474:replace_alu$6777.C[20]
.sym 151295 picorv32.reg_op1[21]
.sym 151296 $abc$60912$n10651
.sym 151297 $auto$alumacc.cc:474:replace_alu$6777.C[21]
.sym 151299 picorv32.reg_op1[22]
.sym 151300 $abc$60912$n10652
.sym 151301 $auto$alumacc.cc:474:replace_alu$6777.C[22]
.sym 151303 picorv32.reg_op1[23]
.sym 151304 $abc$60912$n10653
.sym 151305 $auto$alumacc.cc:474:replace_alu$6777.C[23]
.sym 151307 picorv32.reg_op1[24]
.sym 151308 $abc$60912$n10654
.sym 151309 $auto$alumacc.cc:474:replace_alu$6777.C[24]
.sym 151311 picorv32.reg_op1[25]
.sym 151312 $abc$60912$n10655
.sym 151313 $auto$alumacc.cc:474:replace_alu$6777.C[25]
.sym 151315 picorv32.reg_op1[26]
.sym 151316 $abc$60912$n10656
.sym 151317 $auto$alumacc.cc:474:replace_alu$6777.C[26]
.sym 151319 picorv32.reg_op1[27]
.sym 151320 $abc$60912$n10657
.sym 151321 $auto$alumacc.cc:474:replace_alu$6777.C[27]
.sym 151323 picorv32.reg_op1[28]
.sym 151324 $abc$60912$n10658
.sym 151325 $auto$alumacc.cc:474:replace_alu$6777.C[28]
.sym 151327 picorv32.reg_op1[29]
.sym 151328 $abc$60912$n10659
.sym 151329 $auto$alumacc.cc:474:replace_alu$6777.C[29]
.sym 151331 picorv32.reg_op1[30]
.sym 151332 $abc$60912$n10660
.sym 151333 $auto$alumacc.cc:474:replace_alu$6777.C[30]
.sym 151335 picorv32.reg_op1[31]
.sym 151336 $abc$60912$n10753
.sym 151337 $auto$alumacc.cc:474:replace_alu$6777.C[31]
.sym 151341 $nextpnr_ICESTORM_LC_48$I3
.sym 151342 $abc$60912$n8124
.sym 151343 $abc$60912$n8125
.sym 151344 picorv32.instr_sub
.sym 151345 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151346 $abc$60912$n8157
.sym 151347 $abc$60912$n8158
.sym 151348 picorv32.instr_sub
.sym 151349 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151350 $abc$60912$n8187
.sym 151351 $abc$60912$n8188
.sym 151352 picorv32.instr_sub
.sym 151353 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151354 basesoc_sram_we[1]
.sym 151358 $abc$60912$n8178
.sym 151359 $abc$60912$n8179
.sym 151360 picorv32.instr_sub
.sym 151361 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151362 $abc$60912$n8151
.sym 151363 $abc$60912$n8152
.sym 151364 picorv32.instr_sub
.sym 151365 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151366 $abc$60912$n8175
.sym 151367 $abc$60912$n8176
.sym 151368 picorv32.instr_sub
.sym 151369 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151370 basesoc_counter[1]
.sym 151371 basesoc_counter[0]
.sym 151374 slave_sel[1]
.sym 151375 $abc$60912$n4483
.sym 151376 $abc$60912$n4515
.sym 151377 basesoc_counter[0]
.sym 151378 $abc$60912$n8148
.sym 151379 $abc$60912$n8149
.sym 151380 picorv32.instr_sub
.sym 151381 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151382 slave_sel_r[2]
.sym 151383 spiflash_sr[13]
.sym 151384 $abc$60912$n4475
.sym 151386 $abc$60912$n8160
.sym 151387 $abc$60912$n8161
.sym 151388 picorv32.instr_sub
.sym 151389 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151390 $abc$60912$n8145
.sym 151391 $abc$60912$n8146
.sym 151392 picorv32.instr_sub
.sym 151393 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151394 $abc$60912$n8181
.sym 151395 $abc$60912$n8182
.sym 151396 picorv32.instr_sub
.sym 151397 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 151398 basesoc_sram_bus_ack
.sym 151399 basesoc_bus_wishbone_ack
.sym 151400 spiflash_bus_ack
.sym 151402 basesoc_counter[1]
.sym 151403 basesoc_counter[0]
.sym 151406 sys_rst
.sym 151407 $abc$60912$n5857
.sym 151410 sys_rst
.sym 151411 basesoc_counter[1]
.sym 151417 spiflash_sr[13]
.sym 151418 slave_sel_r[2]
.sym 151419 spiflash_sr[10]
.sym 151420 $abc$60912$n4475
.sym 151422 storage[8][6]
.sym 151423 storage[10][6]
.sym 151424 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 151425 $abc$60912$n8847_1
.sym 151429 picorv32.reg_op1[24]
.sym 151433 basesoc_sram_we[2]
.sym 151437 $abc$60912$n10655
.sym 151445 storage[8][6]
.sym 151446 sram_bus_dat_w[7]
.sym 151451 $PACKER_VCC_NET_$glb_clk
.sym 151452 basesoc_uart_phy_rx_bitcount[0]
.sym 151454 sram_bus_dat_w[5]
.sym 151461 $abc$60912$n6861
.sym 151463 count[0]
.sym 151467 count[1]
.sym 151468 $PACKER_VCC_NET_$glb_clk
.sym 151471 count[2]
.sym 151472 $PACKER_VCC_NET_$glb_clk
.sym 151473 $auto$alumacc.cc:474:replace_alu$6734.C[2]
.sym 151475 count[3]
.sym 151476 $PACKER_VCC_NET_$glb_clk
.sym 151477 $auto$alumacc.cc:474:replace_alu$6734.C[3]
.sym 151479 count[4]
.sym 151480 $PACKER_VCC_NET_$glb_clk
.sym 151481 $auto$alumacc.cc:474:replace_alu$6734.C[4]
.sym 151483 count[5]
.sym 151484 $PACKER_VCC_NET_$glb_clk
.sym 151485 $auto$alumacc.cc:474:replace_alu$6734.C[5]
.sym 151487 count[6]
.sym 151488 $PACKER_VCC_NET_$glb_clk
.sym 151489 $auto$alumacc.cc:474:replace_alu$6734.C[6]
.sym 151491 count[7]
.sym 151492 $PACKER_VCC_NET_$glb_clk
.sym 151493 $auto$alumacc.cc:474:replace_alu$6734.C[7]
.sym 151495 count[8]
.sym 151496 $PACKER_VCC_NET_$glb_clk
.sym 151497 $auto$alumacc.cc:474:replace_alu$6734.C[8]
.sym 151499 count[9]
.sym 151500 $PACKER_VCC_NET_$glb_clk
.sym 151501 $auto$alumacc.cc:474:replace_alu$6734.C[9]
.sym 151503 count[10]
.sym 151504 $PACKER_VCC_NET_$glb_clk
.sym 151505 $auto$alumacc.cc:474:replace_alu$6734.C[10]
.sym 151507 count[11]
.sym 151508 $PACKER_VCC_NET_$glb_clk
.sym 151509 $auto$alumacc.cc:474:replace_alu$6734.C[11]
.sym 151511 count[12]
.sym 151512 $PACKER_VCC_NET_$glb_clk
.sym 151513 $auto$alumacc.cc:474:replace_alu$6734.C[12]
.sym 151515 count[13]
.sym 151516 $PACKER_VCC_NET_$glb_clk
.sym 151517 $auto$alumacc.cc:474:replace_alu$6734.C[13]
.sym 151519 count[14]
.sym 151520 $PACKER_VCC_NET_$glb_clk
.sym 151521 $auto$alumacc.cc:474:replace_alu$6734.C[14]
.sym 151523 count[15]
.sym 151524 $PACKER_VCC_NET_$glb_clk
.sym 151525 $auto$alumacc.cc:474:replace_alu$6734.C[15]
.sym 151529 $nextpnr_ICESTORM_LC_29$I3
.sym 151530 $abc$60912$n4473
.sym 151531 $abc$60912$n5871
.sym 151534 $abc$60912$n4473
.sym 151535 $abc$60912$n5877
.sym 151538 $abc$60912$n4473
.sym 151539 $abc$60912$n5867
.sym 151542 $abc$60912$n4473
.sym 151543 $abc$60912$n5875
.sym 151546 $abc$60912$n4473
.sym 151547 $abc$60912$n5885
.sym 151550 $abc$60912$n4473
.sym 151551 $abc$60912$n5869
.sym 151554 count[1]
.sym 151555 count[2]
.sym 151556 count[3]
.sym 151557 count[4]
.sym 151562 picorv32.pcpi_div.start
.sym 151569 $abc$60912$n6664_1
.sym 151585 $PACKER_VCC_NET_$glb_clk
.sym 151590 picorv32.pcpi_div.quotient_msk[7]
.sym 151591 picorv32.pcpi_div.quotient[7]
.sym 151594 picorv32.pcpi_div.quotient[6]
.sym 151598 picorv32.pcpi_div.quotient_msk[14]
.sym 151599 picorv32.pcpi_div.quotient[14]
.sym 151602 picorv32.pcpi_div.quotient_msk[11]
.sym 151603 picorv32.pcpi_div.quotient[11]
.sym 151606 picorv32.pcpi_div.quotient_msk[31]
.sym 151607 picorv32.pcpi_div.quotient[31]
.sym 151610 picorv32.pcpi_div.quotient_msk[6]
.sym 151611 picorv32.pcpi_div.quotient[6]
.sym 151621 picorv32.mem_do_rinst
.sym 151622 picorv32.pcpi_div.quotient[14]
.sym 151626 picorv32.pcpi_div.quotient_msk[15]
.sym 151630 picorv32.pcpi_div.quotient_msk[17]
.sym 151634 picorv32.pcpi_div.quotient[11]
.sym 151642 picorv32.pcpi_div.quotient_msk[14]
.sym 151643 picorv32.pcpi_div.quotient_msk[15]
.sym 151644 picorv32.pcpi_div.quotient_msk[16]
.sym 151645 picorv32.pcpi_div.quotient_msk[17]
.sym 151650 picorv32.pcpi_div.quotient_msk[16]
.sym 151654 $abc$60912$n8922
.sym 151655 $abc$60912$n8858
.sym 151656 picorv32.pcpi_div.outsign
.sym 151657 $abc$60912$n5466
.sym 151665 $abc$60912$n5466
.sym 151669 picorv32.pcpi_div.outsign
.sym 151673 $abc$60912$n4565
.sym 151674 picorv32.pcpi_div.quotient[11]
.sym 151675 picorv32.pcpi_div.dividend[11]
.sym 151676 picorv32.pcpi_div.outsign
.sym 151677 $abc$60912$n8627
.sym 151678 picorv32.pcpi_mul_rd[5]
.sym 151679 picorv32.pcpi_div_rd[5]
.sym 151680 picorv32.pcpi_div_wr
.sym 151681 $abc$60912$n4553
.sym 151685 picorv32.reg_op1[0]
.sym 151689 picorv32.pcpi_div.outsign
.sym 151690 picorv32.pcpi_mul.instr_mul
.sym 151691 $abc$60912$n4954
.sym 151694 picorv32.pcpi_div.quotient[14]
.sym 151695 picorv32.pcpi_div.dividend[14]
.sym 151696 picorv32.pcpi_div.outsign
.sym 151697 $abc$60912$n8633
.sym 151698 picorv32.pcpi_mul_rd[14]
.sym 151699 picorv32.pcpi_div_rd[14]
.sym 151700 picorv32.pcpi_div_wr
.sym 151701 $abc$60912$n4553
.sym 151702 picorv32.pcpi_mul_rd[6]
.sym 151703 picorv32.pcpi_div_rd[6]
.sym 151704 picorv32.pcpi_div_wr
.sym 151705 $abc$60912$n4553
.sym 151706 picorv32.pcpi_div.pcpi_wait_q
.sym 151707 picorv32.pcpi_div_wait
.sym 151710 $abc$60912$n765
.sym 151711 picorv32.pcpi_div_wait
.sym 151714 picorv32.pcpi_mul_rd[10]
.sym 151715 picorv32.pcpi_div_rd[10]
.sym 151716 picorv32.pcpi_div_wr
.sym 151717 $abc$60912$n4553
.sym 151718 $abc$60912$n8962
.sym 151719 $abc$60912$n8898
.sym 151720 picorv32.pcpi_div.outsign
.sym 151721 $abc$60912$n5466
.sym 151725 $abc$60912$n5466
.sym 151726 picorv32.pcpi_mul_rd[31]
.sym 151727 picorv32.pcpi_div_rd[31]
.sym 151728 picorv32.pcpi_div_wr
.sym 151729 $abc$60912$n4553
.sym 151730 picorv32.pcpi_mul_rd[17]
.sym 151731 picorv32.pcpi_div_rd[17]
.sym 151732 picorv32.pcpi_div_wr
.sym 151733 $abc$60912$n4553
.sym 151734 picorv32.pcpi_mul_wait
.sym 151735 picorv32.pcpi_div_wait
.sym 151736 $abc$60912$n765
.sym 151737 picorv32.pcpi_valid
.sym 151738 picorv32.pcpi_mul_rd[11]
.sym 151739 picorv32.pcpi_div_rd[11]
.sym 151740 picorv32.pcpi_div_wr
.sym 151741 $abc$60912$n4553
.sym 151745 picorv32.pcpi_div.dividend[2]
.sym 151746 picorv32.pcpi_div.quotient[31]
.sym 151747 picorv32.pcpi_div.dividend[31]
.sym 151748 picorv32.pcpi_div.outsign
.sym 151749 $abc$60912$n8667_1
.sym 151751 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 151756 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 151760 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 151761 $auto$alumacc.cc:474:replace_alu$6698.C[2]
.sym 151765 $nextpnr_ICESTORM_LC_7$I3
.sym 151766 picorv32.pcpi_div.dividend[31]
.sym 151770 picorv32.pcpi_mul_rd[28]
.sym 151771 picorv32.pcpi_div_rd[28]
.sym 151772 picorv32.pcpi_div_wr
.sym 151773 $abc$60912$n4553
.sym 151776 $abc$60912$n10630
.sym 151777 $auto$alumacc.cc:474:replace_alu$6805.C[31]
.sym 151778 picorv32.pcpi_mul_rd[21]
.sym 151779 picorv32.pcpi_div_rd[21]
.sym 151780 picorv32.pcpi_div_wr
.sym 151781 $abc$60912$n4553
.sym 151785 $abc$60912$n6117_1
.sym 151786 picorv32.pcpi_mul_rd[8]
.sym 151787 picorv32.pcpi_div_rd[8]
.sym 151788 picorv32.pcpi_div_wr
.sym 151789 $abc$60912$n4553
.sym 151790 $abc$60912$n5139_1
.sym 151791 sys_rst
.sym 151797 $abc$60912$n5537
.sym 151800 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 151801 $auto$alumacc.cc:474:replace_alu$6698.C[3]
.sym 151809 $abc$60912$n5251
.sym 151811 $PACKER_VCC_NET_$glb_clk
.sym 151812 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 151817 $abc$60912$n6197
.sym 151821 $abc$60912$n2699
.sym 151822 $abc$60912$n5538
.sym 151829 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151830 picorv32.reg_op1[0]
.sym 151837 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151841 $abc$60912$n4932
.sym 151842 picorv32.reg_op1[2]
.sym 151847 picorv32.reg_sh[2]
.sym 151851 picorv32.reg_sh[3]
.sym 151852 $PACKER_VCC_NET_$glb_clk
.sym 151857 $nextpnr_ICESTORM_LC_88$I3
.sym 151860 $PACKER_VCC_NET_$glb_clk
.sym 151862 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 151866 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 151870 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 151874 picorv32.reg_op1[10]
.sym 151878 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 151882 storage_1[8][1]
.sym 151883 storage_1[12][1]
.sym 151884 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 151885 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151889 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 151893 picorv32.mem_wordsize[0]
.sym 151894 storage_1[0][2]
.sym 151895 storage_1[1][2]
.sym 151896 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151897 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151898 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 151902 storage_1[1][1]
.sym 151903 storage_1[5][1]
.sym 151904 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 151905 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151906 storage_1[8][3]
.sym 151907 storage_1[9][3]
.sym 151908 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151909 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151913 $abc$60912$n5137
.sym 151914 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 151921 $abc$60912$n11043
.sym 151922 storage_1[4][4]
.sym 151923 storage_1[5][4]
.sym 151924 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151925 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151929 storage_1[15][2]
.sym 151930 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 151937 picorv32.mem_do_rinst
.sym 151938 storage_1[11][2]
.sym 151939 storage_1[15][2]
.sym 151940 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151941 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151945 $abc$60912$n5739_1
.sym 151949 $abc$60912$n4922_1
.sym 151953 $abc$60912$n11049
.sym 151957 storage_1[11][6]
.sym 151958 $abc$60912$n5139_1
.sym 151959 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 151960 sys_rst
.sym 151965 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151969 $abc$60912$n5535
.sym 151970 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 151974 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 151978 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 151982 $abc$60912$n6652_1
.sym 151983 $abc$60912$n6653_1
.sym 151984 picorv32.reg_op1[0]
.sym 151985 picorv32.reg_op2[0]
.sym 151986 storage_1[0][6]
.sym 151987 storage_1[4][6]
.sym 151988 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 151989 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 151993 picorv32.reg_op1[0]
.sym 151994 $abc$60912$n4549
.sym 151995 picorv32.reg_op1[0]
.sym 151996 picorv32.reg_op2[0]
.sym 151999 picorv32.reg_op1[0]
.sym 152000 $abc$60912$n10631
.sym 152001 $PACKER_VCC_NET_$glb_clk
.sym 152002 $abc$60912$n6655_1
.sym 152003 $abc$60912$n6657_1
.sym 152004 $abc$60912$n6656_1
.sym 152006 $abc$60912$n8897_1
.sym 152007 $abc$60912$n8919_1
.sym 152008 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 152010 $abc$60912$n8094
.sym 152011 $abc$60912$n8095
.sym 152012 picorv32.instr_sub
.sym 152013 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152014 storage_1[6][0]
.sym 152015 storage_1[2][0]
.sym 152016 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152017 $abc$60912$n8918_1
.sym 152019 picorv32.reg_op1[0]
.sym 152020 picorv32.reg_op2[0]
.sym 152022 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 152026 storage_1[0][0]
.sym 152027 storage_1[4][0]
.sym 152028 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152029 $abc$60912$n8896_1
.sym 152030 storage_1[1][0]
.sym 152031 storage_1[5][0]
.sym 152032 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152033 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 152034 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152039 $abc$60912$n11037
.sym 152043 picorv32.reg_op1[31]
.sym 152044 $abc$60912$n10753
.sym 152045 $abc$60912$n11037
.sym 152049 $nextpnr_ICESTORM_LC_45$I3
.sym 152050 spiflash_bus_dat_w[4]
.sym 152054 spiflash_bus_dat_w[6]
.sym 152058 spiflash_bus_dat_w[3]
.sym 152065 $abc$60912$n5559
.sym 152066 $abc$60912$n11035
.sym 152067 $abc$60912$n11036
.sym 152068 $abc$60912$n11037
.sym 152070 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152074 picorv32.reg_op2[19]
.sym 152075 picorv32.reg_op1[19]
.sym 152078 picorv32.reg_op1[0]
.sym 152079 picorv32.reg_op2[0]
.sym 152080 picorv32.reg_op2[6]
.sym 152081 picorv32.reg_op1[6]
.sym 152082 $abc$60912$n5042_1
.sym 152083 picorv32.reg_op2[28]
.sym 152084 picorv32.reg_op1[28]
.sym 152085 $abc$60912$n5037
.sym 152086 picorv32.reg_op2[5]
.sym 152087 picorv32.reg_op1[5]
.sym 152088 $abc$60912$n5045
.sym 152089 $abc$60912$n5048
.sym 152090 picorv32.reg_op2[7]
.sym 152091 picorv32.reg_op1[7]
.sym 152092 $abc$60912$n5044
.sym 152093 $abc$60912$n5049
.sym 152094 picorv32.reg_op1[1]
.sym 152095 picorv32.reg_op2[1]
.sym 152096 picorv32.reg_op2[4]
.sym 152097 picorv32.reg_op1[4]
.sym 152098 $abc$60912$n5036_1
.sym 152099 $abc$60912$n5043
.sym 152100 $abc$60912$n5050
.sym 152101 $abc$60912$n5057
.sym 152102 $abc$60912$n6738_1
.sym 152103 $abc$60912$n6735_1
.sym 152104 picorv32.reg_op2[4]
.sym 152105 $abc$60912$n6650_1
.sym 152106 $abc$60912$n6652_1
.sym 152107 $abc$60912$n6653_1
.sym 152108 picorv32.reg_op2[4]
.sym 152109 picorv32.reg_op1[4]
.sym 152110 $abc$60912$n6652_1
.sym 152111 $abc$60912$n6653_1
.sym 152112 picorv32.reg_op2[12]
.sym 152113 picorv32.reg_op1[12]
.sym 152114 $abc$60912$n6734_1
.sym 152115 $abc$60912$n6741_1
.sym 152116 $abc$60912$n6743_1
.sym 152117 $abc$60912$n6742
.sym 152118 $abc$60912$n6635
.sym 152119 $abc$60912$n6620_1
.sym 152120 picorv32.reg_op2[4]
.sym 152121 $abc$60912$n6650_1
.sym 152122 $abc$60912$n4549
.sym 152123 picorv32.reg_op2[4]
.sym 152124 picorv32.reg_op1[4]
.sym 152129 picorv32.reg_op2[19]
.sym 152130 $abc$60912$n4549
.sym 152131 picorv32.reg_op2[12]
.sym 152132 picorv32.reg_op1[12]
.sym 152133 $abc$60912$n6810_1
.sym 152134 picorv32.reg_op2[3]
.sym 152135 $abc$60912$n6737_1
.sym 152136 $abc$60912$n6773_1
.sym 152138 $abc$60912$n6807_1
.sym 152139 picorv32.reg_op2[4]
.sym 152140 $abc$60912$n6808
.sym 152141 $abc$60912$n6650_1
.sym 152142 $abc$60912$n6652_1
.sym 152143 $abc$60912$n6653_1
.sym 152144 picorv32.reg_op2[24]
.sym 152145 picorv32.reg_op1[24]
.sym 152146 picorv32.reg_op2[29]
.sym 152147 picorv32.reg_op1[29]
.sym 152148 picorv32.reg_op1[18]
.sym 152149 picorv32.reg_op2[18]
.sym 152150 $abc$60912$n5058_1
.sym 152151 picorv32.reg_op2[27]
.sym 152152 picorv32.reg_op1[27]
.sym 152153 $abc$60912$n5059_1
.sym 152154 $abc$60912$n6737_1
.sym 152155 $abc$60912$n6736
.sym 152156 picorv32.reg_op2[3]
.sym 152158 picorv32.reg_op2[24]
.sym 152159 picorv32.reg_op1[24]
.sym 152162 $abc$60912$n5058_1
.sym 152163 $abc$60912$n4549
.sym 152164 $abc$60912$n6875
.sym 152165 $abc$60912$n6874_1
.sym 152166 $abc$60912$n6652_1
.sym 152167 $abc$60912$n6653_1
.sym 152168 picorv32.reg_op2[19]
.sym 152169 picorv32.reg_op1[19]
.sym 152170 picorv32.reg_op2[4]
.sym 152171 $abc$60912$n6780_1
.sym 152172 $abc$60912$n6828_1
.sym 152173 $abc$60912$n6873
.sym 152174 picorv32.reg_op2[0]
.sym 152178 $abc$60912$n5042_1
.sym 152179 $abc$60912$n4549
.sym 152180 $abc$60912$n6851_1
.sym 152181 $abc$60912$n6850
.sym 152182 $abc$60912$n6806_1
.sym 152183 $abc$60912$n6811
.sym 152184 $abc$60912$n6809_1
.sym 152186 $abc$60912$n6868_1
.sym 152187 $abc$60912$n6871
.sym 152188 $abc$60912$n6869
.sym 152190 picorv32.reg_op2[31]
.sym 152191 picorv32.reg_op1[31]
.sym 152194 picorv32.reg_op2[31]
.sym 152199 $PACKER_VCC_NET_$glb_clk
.sym 152203 picorv32.reg_op1[0]
.sym 152204 $abc$60912$n10631
.sym 152207 picorv32.reg_op1[1]
.sym 152208 $abc$60912$n10405
.sym 152211 picorv32.reg_op1[2]
.sym 152212 $abc$60912$n10632
.sym 152215 picorv32.reg_op1[3]
.sym 152216 $abc$60912$n10633
.sym 152219 picorv32.reg_op1[4]
.sym 152220 $abc$60912$n10634
.sym 152223 picorv32.reg_op1[5]
.sym 152224 $abc$60912$n10635
.sym 152227 picorv32.reg_op1[6]
.sym 152228 $abc$60912$n10636
.sym 152231 picorv32.reg_op1[7]
.sym 152232 $abc$60912$n10637
.sym 152235 picorv32.reg_op1[8]
.sym 152236 $abc$60912$n10638
.sym 152239 picorv32.reg_op1[9]
.sym 152240 $abc$60912$n10639
.sym 152243 picorv32.reg_op1[10]
.sym 152244 $abc$60912$n10640
.sym 152247 picorv32.reg_op1[11]
.sym 152248 $abc$60912$n10641
.sym 152251 picorv32.reg_op1[12]
.sym 152252 $abc$60912$n10642
.sym 152255 picorv32.reg_op1[13]
.sym 152256 $abc$60912$n10643
.sym 152259 picorv32.reg_op1[14]
.sym 152260 $abc$60912$n10644
.sym 152263 picorv32.reg_op1[15]
.sym 152264 $abc$60912$n10645
.sym 152267 picorv32.reg_op1[16]
.sym 152268 $abc$60912$n10646
.sym 152271 picorv32.reg_op1[17]
.sym 152272 $abc$60912$n10647
.sym 152275 picorv32.reg_op1[18]
.sym 152276 $abc$60912$n10648
.sym 152279 picorv32.reg_op1[19]
.sym 152280 $abc$60912$n10649
.sym 152283 picorv32.reg_op1[20]
.sym 152284 $abc$60912$n10650
.sym 152287 picorv32.reg_op1[21]
.sym 152288 $abc$60912$n10651
.sym 152291 picorv32.reg_op1[22]
.sym 152292 $abc$60912$n10652
.sym 152295 picorv32.reg_op1[23]
.sym 152296 $abc$60912$n10653
.sym 152299 picorv32.reg_op1[24]
.sym 152300 $abc$60912$n10654
.sym 152303 picorv32.reg_op1[25]
.sym 152304 $abc$60912$n10655
.sym 152307 picorv32.reg_op1[26]
.sym 152308 $abc$60912$n10656
.sym 152311 picorv32.reg_op1[27]
.sym 152312 $abc$60912$n10657
.sym 152315 picorv32.reg_op1[28]
.sym 152316 $abc$60912$n10658
.sym 152319 picorv32.reg_op1[29]
.sym 152320 $abc$60912$n10659
.sym 152323 picorv32.reg_op1[30]
.sym 152324 $abc$60912$n10660
.sym 152329 $nextpnr_ICESTORM_LC_43$I3
.sym 152330 $abc$60912$n8163
.sym 152331 $abc$60912$n8164
.sym 152332 picorv32.instr_sub
.sym 152333 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152334 picorv32.reg_op2[29]
.sym 152338 picorv32.reg_op2[25]
.sym 152342 $abc$60912$n6749_1
.sym 152343 $abc$60912$n6746_1
.sym 152344 picorv32.reg_op2[4]
.sym 152345 $abc$60912$n6650_1
.sym 152346 picorv32.reg_op2[27]
.sym 152350 picorv32.reg_op2[24]
.sym 152354 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 152358 $abc$60912$n8154
.sym 152359 $abc$60912$n8155
.sym 152360 picorv32.instr_sub
.sym 152361 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152362 picorv32.reg_op2[4]
.sym 152363 $abc$60912$n6787
.sym 152364 $abc$60912$n6828_1
.sym 152366 picorv32.reg_op2[4]
.sym 152367 $abc$60912$n6735_1
.sym 152368 $abc$60912$n6828_1
.sym 152370 picorv32.reg_op2[4]
.sym 152371 $abc$60912$n6695_1
.sym 152372 $abc$60912$n6828_1
.sym 152374 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 152378 $abc$60912$n8166
.sym 152379 $abc$60912$n8167
.sym 152380 picorv32.instr_sub
.sym 152381 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152382 $abc$60912$n7202_1
.sym 152383 $abc$60912$n7201_1
.sym 152384 $abc$60912$n5251
.sym 152386 picorv32.reg_op2[4]
.sym 152387 $abc$60912$n6746_1
.sym 152388 $abc$60912$n6828_1
.sym 152390 $abc$60912$n6877
.sym 152391 $abc$60912$n6880_1
.sym 152392 $abc$60912$n6878_1
.sym 152394 $abc$60912$n4549
.sym 152395 picorv32.reg_op2[22]
.sym 152396 picorv32.reg_op1[22]
.sym 152397 $abc$60912$n6865
.sym 152398 spiflash_bus_adr[11]
.sym 152399 spiflash_bus_adr[9]
.sym 152400 spiflash_bus_adr[10]
.sym 152402 $abc$60912$n6652_1
.sym 152403 $abc$60912$n6653_1
.sym 152404 picorv32.reg_op2[22]
.sym 152405 picorv32.reg_op1[22]
.sym 152406 $abc$60912$n7017_1
.sym 152407 picorv32.reg_op1[17]
.sym 152408 $abc$60912$n7016_1
.sym 152409 picorv32.reg_op1[25]
.sym 152410 $abc$60912$n7188
.sym 152411 $abc$60912$n7187_1
.sym 152412 $abc$60912$n5251
.sym 152413 $abc$60912$n4922_1
.sym 152414 $abc$60912$n6863
.sym 152415 $abc$60912$n6866_1
.sym 152416 $abc$60912$n6864_1
.sym 152418 $abc$60912$n6844
.sym 152419 $abc$60912$n6847
.sym 152420 $abc$60912$n6845_1
.sym 152425 $abc$60912$n6828_1
.sym 152426 $abc$60912$n7974
.sym 152427 $abc$60912$n7975_1
.sym 152428 $abc$60912$n8877_1
.sym 152429 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 152433 spiflash_sr[14]
.sym 152434 basesoc_sram_we[2]
.sym 152441 $abc$60912$n4483
.sym 152445 sram_bus_dat_w[6]
.sym 152449 $abc$60912$n4515
.sym 152453 $abc$60912$n8161
.sym 152457 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152461 $abc$60912$n4859_1
.sym 152465 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 152469 $abc$60912$n4573
.sym 152473 spiflash_bus_adr[5]
.sym 152474 sram_bus_dat_w[7]
.sym 152478 sram_bus_dat_w[6]
.sym 152485 basesoc_uart_phy_tx_busy
.sym 152489 picorv32.reg_op1[20]
.sym 152493 $abc$60912$n6652_1
.sym 152497 $abc$60912$n11073
.sym 152501 $abc$60912$n6653_1
.sym 152505 $abc$60912$n6653_1
.sym 152506 sram_bus_dat_w[4]
.sym 152513 $abc$60912$n6653_1
.sym 152514 sram_bus_dat_w[6]
.sym 152518 count[5]
.sym 152519 count[6]
.sym 152520 count[7]
.sym 152521 count[8]
.sym 152522 $abc$60912$n4473
.sym 152523 $abc$60912$n5879
.sym 152526 count[9]
.sym 152527 count[10]
.sym 152528 count[11]
.sym 152529 count[12]
.sym 152530 $abc$60912$n4473
.sym 152531 $abc$60912$n5887
.sym 152534 $abc$60912$n4473
.sym 152535 $abc$60912$n5883
.sym 152538 $abc$60912$n4473
.sym 152539 $abc$60912$n5893
.sym 152542 $abc$60912$n4473
.sym 152543 $abc$60912$n5881
.sym 152546 $abc$60912$n4473
.sym 152547 $abc$60912$n5873
.sym 152553 picorv32.reg_op1[23]
.sym 152554 count[0]
.sym 152555 $abc$60912$n108
.sym 152556 $abc$60912$n4477
.sym 152558 sys_rst
.sym 152559 $abc$60912$n5896
.sym 152560 $abc$60912$n4473
.sym 152562 $abc$60912$n108
.sym 152569 $abc$60912$n4476
.sym 152571 count[16]
.sym 152572 $PACKER_VCC_NET_$glb_clk
.sym 152573 $auto$alumacc.cc:474:replace_alu$6734.C[16]
.sym 152577 $abc$60912$n6877
.sym 152581 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 152585 $abc$60912$n6664_1
.sym 152589 spiflash_bus_dat_w[3]
.sym 152601 $abc$60912$n6664_1
.sym 152609 spiflash_bus_dat_w[6]
.sym 152613 picorv32.reg_op2[17]
.sym 152622 $abc$60912$n6108
.sym 152623 $abc$60912$n6109
.sym 152624 $abc$60912$n5139_1
.sym 152627 basesoc_uart_tx_fifo_level[0]
.sym 152629 $PACKER_VCC_NET_$glb_clk
.sym 152631 $PACKER_VCC_NET_$glb_clk
.sym 152632 basesoc_uart_tx_fifo_level[0]
.sym 152641 basesoc_uart_tx_fifo_level[4]
.sym 152653 $abc$60912$n9084
.sym 152654 basesoc_uart_tx_fifo_level[1]
.sym 152669 $abc$60912$n5046
.sym 152670 sys_rst
.sym 152671 $abc$60912$n5139_1
.sym 152672 basesoc_uart_tx_fifo_level[0]
.sym 152673 $abc$60912$n5137
.sym 152674 sys_rst
.sym 152675 $abc$60912$n5139_1
.sym 152676 $abc$60912$n5137
.sym 152681 $abc$60912$n4554
.sym 152689 $abc$60912$n7544
.sym 152697 picorv32.pcpi_div.start
.sym 152701 $abc$60912$n7017_1
.sym 152709 picorv32.reg_op2[15]
.sym 152710 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152711 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152712 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152717 picorv32.reg_op2[16]
.sym 152718 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152719 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152720 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152722 picorv32.pcpi_mul.instr_mulhsu
.sym 152723 picorv32.pcpi_mul.instr_rs2_signed
.sym 152724 picorv32.reg_op1[31]
.sym 152729 basesoc_sram_we[0]
.sym 152730 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152731 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152732 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152734 picorv32.pcpi_mul.instr_rs2_signed
.sym 152735 picorv32.pcpi_mul.instr_mulhsu
.sym 152736 picorv32.pcpi_mul.instr_mulhu
.sym 152738 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152739 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152740 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152742 $abc$60912$n143
.sym 152743 picorv32.pcpi_div_wr
.sym 152746 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152747 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152748 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152750 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152751 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152752 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152754 picorv32.pcpi_div.instr_div
.sym 152755 picorv32.pcpi_div.instr_divu
.sym 152765 picorv32.reg_op2[30]
.sym 152766 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152767 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152768 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152770 picorv32.pcpi_mul.pcpi_insn[13]
.sym 152771 picorv32.pcpi_mul.pcpi_insn[14]
.sym 152772 picorv32.pcpi_mul.pcpi_insn[12]
.sym 152775 $abc$60912$n877
.sym 152780 $abc$60912$n874
.sym 152783 $PACKER_VCC_NET_$glb_clk
.sym 152784 $abc$60912$n8009
.sym 152788 $abc$60912$n871
.sym 152792 $abc$60912$n870
.sym 152797 $nextpnr_ICESTORM_LC_86$I3
.sym 152800 $PACKER_VCC_NET_$glb_clk
.sym 152802 picorv32.reg_sh[2]
.sym 152806 $abc$60912$n8012
.sym 152807 $abc$60912$n8011
.sym 152808 $abc$60912$n5251
.sym 152810 picorv32.reg_sh[0]
.sym 152815 picorv32.reg_sh[4]
.sym 152816 $PACKER_VCC_NET_$glb_clk
.sym 152817 $auto$alumacc.cc:474:replace_alu$6790.C[4]
.sym 152818 basesoc_sram_we[0]
.sym 152822 $abc$60912$n765
.sym 152823 $abc$60912$n4510
.sym 152824 picorv32.pcpi_valid
.sym 152826 picorv32.reg_sh[4]
.sym 152831 picorv32.reg_sh[4]
.sym 152832 $PACKER_VCC_NET_$glb_clk
.sym 152833 $auto$alumacc.cc:474:replace_alu$6793.C[4]
.sym 152834 picorv32.reg_sh[3]
.sym 152839 picorv32.reg_sh[0]
.sym 152843 picorv32.reg_sh[1]
.sym 152844 $PACKER_VCC_NET_$glb_clk
.sym 152847 picorv32.reg_sh[2]
.sym 152848 $PACKER_VCC_NET_$glb_clk
.sym 152849 $auto$alumacc.cc:474:replace_alu$6793.C[2]
.sym 152851 picorv32.reg_sh[3]
.sym 152852 $PACKER_VCC_NET_$glb_clk
.sym 152853 $auto$alumacc.cc:474:replace_alu$6793.C[3]
.sym 152857 $nextpnr_ICESTORM_LC_54$I3
.sym 152858 spiflash_bus_dat_w[2]
.sym 152862 picorv32.reg_sh[3]
.sym 152863 $abc$60912$n8010
.sym 152864 $abc$60912$n5251
.sym 152869 picorv32.reg_sh[3]
.sym 152870 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 152874 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 152881 picorv32.reg_op1[2]
.sym 152882 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 152886 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152893 $abc$60912$n4529
.sym 152897 $abc$60912$n4529
.sym 152898 storage_1[1][7]
.sym 152899 storage_1[5][7]
.sym 152900 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152901 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 152902 $abc$60912$n4529
.sym 152903 $abc$60912$n4526_1
.sym 152904 $abc$60912$n765
.sym 152909 $abc$60912$n7995
.sym 152910 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 152914 $abc$60912$n765
.sym 152915 $abc$60912$n4525
.sym 152916 $abc$60912$n4529
.sym 152921 $abc$60912$n765
.sym 152922 $abc$60912$n4526_1
.sym 152923 $abc$60912$n4534
.sym 152924 $abc$60912$n765
.sym 152926 $abc$60912$n4535
.sym 152927 $abc$60912$n4526_1
.sym 152928 $abc$60912$n4533
.sym 152929 $abc$60912$n4530_1
.sym 152933 storage_1[5][4]
.sym 152937 $abc$60912$n7016_1
.sym 152941 $abc$60912$n4922_1
.sym 152942 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152946 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152953 $abc$60912$n7016_1
.sym 152954 picorv32.reg_op1[0]
.sym 152955 picorv32.reg_op1[1]
.sym 152956 $abc$60912$n4525
.sym 152957 picorv32.mem_wordsize[0]
.sym 152961 $abc$60912$n8892_1
.sym 152965 $abc$60912$n6652_1
.sym 152966 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 152970 basesoc_uart_tx_fifo_level[4]
.sym 152971 $abc$60912$n5110
.sym 152972 basesoc_uart_tx_fifo_syncfifo_re
.sym 152974 storage_1[2][4]
.sym 152975 storage_1[6][4]
.sym 152976 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 152977 $abc$60912$n8878_1
.sym 152978 $abc$60912$n7017_1
.sym 152979 picorv32.reg_op1[4]
.sym 152980 $abc$60912$n7016_1
.sym 152981 picorv32.reg_op1[12]
.sym 152982 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 152986 $abc$60912$n7017_1
.sym 152987 picorv32.reg_op1[7]
.sym 152988 $abc$60912$n7016_1
.sym 152989 picorv32.reg_op1[9]
.sym 152990 $abc$60912$n7084
.sym 152991 $abc$60912$n7083
.sym 152992 $abc$60912$n5251
.sym 152993 $abc$60912$n4922_1
.sym 152997 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 152998 picorv32.reg_op2[0]
.sym 153002 picorv32.reg_op2[2]
.sym 153009 storage_1[0][6]
.sym 153010 picorv32.trap
.sym 153011 $abc$60912$n765
.sym 153014 picorv32.mem_state[1]
.sym 153015 picorv32.mem_state[0]
.sym 153018 picorv32.reg_op1[0]
.sym 153019 picorv32.reg_op1[1]
.sym 153020 $abc$60912$n5740
.sym 153022 picorv32.mem_state[1]
.sym 153023 picorv32.mem_state[0]
.sym 153026 $abc$60912$n4730
.sym 153030 $abc$60912$n4542
.sym 153031 $abc$60912$n5027_1
.sym 153032 picorv32.trap
.sym 153033 $abc$60912$n765
.sym 153034 $abc$60912$n6651_1
.sym 153035 $abc$60912$n6653_1
.sym 153038 $abc$60912$n5778
.sym 153039 $abc$60912$n4526_1
.sym 153040 $abc$60912$n4541
.sym 153041 picorv32.mem_valid
.sym 153042 picorv32.trap
.sym 153043 $abc$60912$n5222_1
.sym 153046 $abc$60912$n5027_1
.sym 153047 picorv32.mem_state[1]
.sym 153048 picorv32.mem_state[0]
.sym 153049 $abc$60912$n5028
.sym 153050 $abc$60912$n5559
.sym 153051 spiflash_bus_sel[0]
.sym 153054 picorv32.reg_op1[1]
.sym 153055 picorv32.reg_op1[0]
.sym 153056 $abc$60912$n5740
.sym 153057 $abc$60912$n5222_1
.sym 153058 csrbank3_ev_enable0_w
.sym 153059 basesoc_timer0_zero_pending
.sym 153060 picorv32.irq_pending[1]
.sym 153062 picorv32.reg_op1[3]
.sym 153063 $abc$60912$n7017_1
.sym 153064 $abc$60912$n7028_1
.sym 153066 $abc$60912$n7016_1
.sym 153067 picorv32.reg_op1[5]
.sym 153070 picorv32.reg_op2[3]
.sym 153074 $abc$60912$n7017_1
.sym 153075 picorv32.reg_op1[0]
.sym 153076 $abc$60912$n7016_1
.sym 153077 picorv32.reg_op1[8]
.sym 153078 $abc$60912$n7017_1
.sym 153079 picorv32.reg_op1[0]
.sym 153080 $abc$60912$n7016_1
.sym 153081 picorv32.reg_op1[2]
.sym 153082 $abc$60912$n7028_1
.sym 153083 $abc$60912$n7027
.sym 153084 $abc$60912$n5251
.sym 153085 $abc$60912$n4922_1
.sym 153086 picorv32.reg_op2[6]
.sym 153090 $abc$60912$n7050
.sym 153091 $abc$60912$n7049
.sym 153092 $abc$60912$n5251
.sym 153093 $abc$60912$n4922_1
.sym 153094 grant
.sym 153095 picorv32.mem_instr
.sym 153096 picorv32.mem_valid
.sym 153098 picorv32.reg_op2[26]
.sym 153099 picorv32.reg_op1[26]
.sym 153100 picorv32.reg_op1[25]
.sym 153101 picorv32.reg_op2[25]
.sym 153102 $abc$60912$n5860
.sym 153106 picorv32.mem_instr
.sym 153107 grant
.sym 153108 picorv32.mem_valid
.sym 153110 basesoc_uart_tx_fifo_level[4]
.sym 153111 $abc$60912$n5110
.sym 153112 basesoc_uart_phy_tx_busy
.sym 153113 basesoc_uart_tx_fifo_syncfifo_re
.sym 153114 $abc$60912$n5110
.sym 153115 basesoc_uart_tx_fifo_level[4]
.sym 153118 $abc$60912$n5046
.sym 153119 picorv32.reg_op2[16]
.sym 153120 picorv32.reg_op1[16]
.sym 153121 $abc$60912$n5047
.sym 153122 $abc$60912$n4474
.sym 153123 picorv32.mem_instr
.sym 153124 grant
.sym 153126 picorv32.reg_op2[3]
.sym 153127 picorv32.reg_op1[3]
.sym 153130 $abc$60912$n4549
.sym 153131 $abc$60912$n5041_1
.sym 153134 slave_sel[0]
.sym 153138 picorv32.reg_op2[15]
.sym 153139 picorv32.reg_op1[15]
.sym 153140 $abc$60912$n5038_1
.sym 153141 $abc$60912$n5040
.sym 153142 $abc$60912$n5041_1
.sym 153143 picorv32.reg_op2[12]
.sym 153144 picorv32.reg_op1[12]
.sym 153146 picorv32.reg_op2[2]
.sym 153147 picorv32.reg_op1[2]
.sym 153148 $abc$60912$n5039_1
.sym 153150 $abc$60912$n4478
.sym 153151 $abc$60912$n4476
.sym 153152 $abc$60912$n4674_1
.sym 153154 $abc$60912$n4478
.sym 153155 $abc$60912$n4476
.sym 153156 $abc$60912$n4684
.sym 153158 picorv32.reg_op2[14]
.sym 153159 picorv32.reg_op1[14]
.sym 153160 picorv32.reg_op1[13]
.sym 153161 picorv32.reg_op2[13]
.sym 153162 $abc$60912$n6652_1
.sym 153163 $abc$60912$n6653_1
.sym 153164 picorv32.reg_op2[7]
.sym 153165 picorv32.reg_op1[7]
.sym 153166 $abc$60912$n6652_1
.sym 153167 $abc$60912$n6653_1
.sym 153168 picorv32.reg_op2[8]
.sym 153169 picorv32.reg_op1[8]
.sym 153170 $abc$60912$n4549
.sym 153171 picorv32.reg_op2[7]
.sym 153172 picorv32.reg_op1[7]
.sym 153174 $abc$60912$n4549
.sym 153175 picorv32.reg_op2[8]
.sym 153176 picorv32.reg_op1[8]
.sym 153177 $abc$60912$n6783
.sym 153178 $abc$60912$n4483
.sym 153179 slave_sel[0]
.sym 153182 $abc$60912$n6779
.sym 153183 $abc$60912$n6784_1
.sym 153184 $abc$60912$n6782_1
.sym 153186 $abc$60912$n6767_1
.sym 153187 $abc$60912$n6775
.sym 153188 $abc$60912$n6777
.sym 153189 $abc$60912$n6776_1
.sym 153190 $abc$60912$n6730
.sym 153191 $abc$60912$n6732_1
.sym 153192 $abc$60912$n6731_1
.sym 153193 $abc$60912$n8675
.sym 153194 $abc$60912$n6652_1
.sym 153195 $abc$60912$n6653_1
.sym 153196 picorv32.reg_op2[3]
.sym 153197 picorv32.reg_op1[3]
.sym 153198 $abc$60912$n6652_1
.sym 153199 $abc$60912$n6653_1
.sym 153200 picorv32.reg_op2[11]
.sym 153201 picorv32.reg_op1[11]
.sym 153202 picorv32.reg_op2[4]
.sym 153203 $abc$60912$n6716_1
.sym 153204 $abc$60912$n6828_1
.sym 153205 $abc$60912$n6849_1
.sym 153206 picorv32.reg_op2[4]
.sym 153207 $abc$60912$n6620_1
.sym 153208 $abc$60912$n6828_1
.sym 153209 $abc$60912$n6834_1
.sym 153210 $abc$60912$n4549
.sym 153211 picorv32.reg_op2[11]
.sym 153212 picorv32.reg_op1[11]
.sym 153214 picorv32.reg_op2[4]
.sym 153215 $abc$60912$n6664_1
.sym 153216 $abc$60912$n6650_1
.sym 153218 $abc$60912$n6799
.sym 153219 $abc$60912$n6802_1
.sym 153220 $abc$60912$n6804_1
.sym 153221 $abc$60912$n6803
.sym 153222 picorv32.reg_op2[7]
.sym 153226 $abc$60912$n4549
.sym 153227 picorv32.reg_op2[16]
.sym 153228 picorv32.reg_op1[16]
.sym 153230 picorv32.reg_op2[3]
.sym 153234 picorv32.decoded_imm[0]
.sym 153235 $abc$60912$n5936
.sym 153236 $abc$60912$n4564
.sym 153238 $abc$60912$n6652_1
.sym 153239 $abc$60912$n6653_1
.sym 153240 picorv32.reg_op2[16]
.sym 153241 picorv32.reg_op1[16]
.sym 153242 picorv32.decoded_imm[31]
.sym 153243 $abc$60912$n6000_1
.sym 153244 $abc$60912$n4564
.sym 153246 $abc$60912$n6835
.sym 153247 $abc$60912$n6837_1
.sym 153248 $abc$60912$n6836_1
.sym 153250 picorv32.reg_op2[6]
.sym 153254 slave_sel_r[2]
.sym 153255 spiflash_sr[15]
.sym 153256 $abc$60912$n4838
.sym 153257 $abc$60912$n4475
.sym 153258 picorv32.reg_op2[5]
.sym 153262 picorv32.reg_op2[14]
.sym 153266 picorv32.reg_op2[4]
.sym 153270 $abc$60912$n6664_1
.sym 153271 picorv32.reg_op2[3]
.sym 153274 picorv32.reg_op2[4]
.sym 153275 $abc$60912$n6807_1
.sym 153276 $abc$60912$n6828_1
.sym 153278 picorv32.reg_op2[12]
.sym 153282 picorv32.reg_op2[15]
.sym 153286 $abc$60912$n8118
.sym 153287 $abc$60912$n8119
.sym 153288 picorv32.instr_sub
.sym 153289 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153290 picorv32.reg_op2[10]
.sym 153294 picorv32.reg_op2[20]
.sym 153298 picorv32.reg_op2[3]
.sym 153299 $abc$60912$n6747_1
.sym 153300 $abc$60912$n6773_1
.sym 153302 sram_bus_dat_w[2]
.sym 153306 $abc$60912$n8115
.sym 153307 $abc$60912$n8116
.sym 153308 picorv32.instr_sub
.sym 153309 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153310 picorv32.reg_op2[22]
.sym 153314 picorv32.reg_op2[18]
.sym 153318 picorv32.decoded_imm[24]
.sym 153319 $abc$60912$n5986_1
.sym 153320 $abc$60912$n4564
.sym 153322 picorv32.decoded_imm[30]
.sym 153323 $abc$60912$n5998_1
.sym 153324 $abc$60912$n4564
.sym 153326 $abc$60912$n8100
.sym 153327 $abc$60912$n8101
.sym 153328 picorv32.instr_sub
.sym 153329 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153330 $abc$60912$n8142
.sym 153331 $abc$60912$n8143
.sym 153332 picorv32.instr_sub
.sym 153333 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153334 picorv32.decoded_imm[25]
.sym 153335 $abc$60912$n5988_1
.sym 153336 $abc$60912$n4564
.sym 153338 picorv32.decoded_imm[27]
.sym 153339 $abc$60912$n5992_1
.sym 153340 $abc$60912$n4564
.sym 153342 picorv32.decoded_imm[29]
.sym 153343 $abc$60912$n5996
.sym 153344 $abc$60912$n4564
.sym 153346 picorv32.reg_op2[21]
.sym 153350 picorv32.reg_op2[3]
.sym 153351 $abc$60912$n6774_1
.sym 153352 $abc$60912$n6650_1
.sym 153353 $abc$60912$n6828_1
.sym 153354 $abc$60912$n6814
.sym 153355 picorv32.reg_op2[4]
.sym 153356 $abc$60912$n6815_1
.sym 153357 $abc$60912$n6650_1
.sym 153358 $abc$60912$n8133
.sym 153359 $abc$60912$n8134
.sym 153360 picorv32.instr_sub
.sym 153361 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153362 basesoc_uart_phy_rx_reg[5]
.sym 153366 $abc$60912$n8139
.sym 153367 $abc$60912$n8140
.sym 153368 picorv32.instr_sub
.sym 153369 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153370 $abc$60912$n6652_1
.sym 153371 picorv32.reg_op2[2]
.sym 153372 picorv32.reg_op1[2]
.sym 153373 $abc$60912$n6713_1
.sym 153374 picorv32.reg_op2[3]
.sym 153375 $abc$60912$n6774_1
.sym 153376 $abc$60912$n6664_1
.sym 153377 $abc$60912$n6828_1
.sym 153378 picorv32.reg_op2[23]
.sym 153382 $abc$60912$n7017_1
.sym 153383 picorv32.reg_op1[13]
.sym 153384 $abc$60912$n7016_1
.sym 153385 picorv32.reg_op1[15]
.sym 153386 $abc$60912$n6858_1
.sym 153387 $abc$60912$n6861
.sym 153388 $abc$60912$n6859
.sym 153390 $abc$60912$n7131_1
.sym 153391 $abc$60912$n7130_1
.sym 153392 $abc$60912$n5251
.sym 153393 $abc$60912$n4922_1
.sym 153394 $abc$60912$n6853
.sym 153395 $abc$60912$n6856_1
.sym 153396 $abc$60912$n6854_1
.sym 153398 picorv32.reg_op2[4]
.sym 153399 $abc$60912$n6814
.sym 153400 $abc$60912$n6828_1
.sym 153402 picorv32.reg_op2[4]
.sym 153403 $abc$60912$n6800_1
.sym 153404 $abc$60912$n6828_1
.sym 153406 $abc$60912$n5046
.sym 153407 $abc$60912$n4549
.sym 153408 $abc$60912$n6910_1
.sym 153409 $abc$60912$n6909
.sym 153410 $abc$60912$n6652_1
.sym 153411 $abc$60912$n6653_1
.sym 153412 picorv32.reg_op2[31]
.sym 153413 picorv32.reg_op1[31]
.sym 153414 $abc$60912$n6652_1
.sym 153415 $abc$60912$n6653_1
.sym 153416 picorv32.reg_op2[27]
.sym 153417 picorv32.reg_op1[27]
.sym 153418 $abc$60912$n4475
.sym 153419 $abc$60912$n4482
.sym 153422 $abc$60912$n4474
.sym 153423 $abc$60912$n4483
.sym 153426 $abc$60912$n4549
.sym 153427 picorv32.reg_op2[27]
.sym 153428 picorv32.reg_op1[27]
.sym 153429 $abc$60912$n6889_1
.sym 153430 $abc$60912$n6839_1
.sym 153431 $abc$60912$n6842_1
.sym 153432 $abc$60912$n6840_1
.sym 153434 $abc$60912$n6897
.sym 153435 $abc$60912$n6900
.sym 153436 $abc$60912$n6898_1
.sym 153438 $abc$60912$n6652_1
.sym 153439 $abc$60912$n6653_1
.sym 153440 picorv32.reg_op2[29]
.sym 153441 picorv32.reg_op1[29]
.sym 153442 $abc$60912$n4549
.sym 153443 picorv32.reg_op2[29]
.sym 153444 picorv32.reg_op1[29]
.sym 153445 $abc$60912$n6899_1
.sym 153446 spiflash_sr[15]
.sym 153447 spiflash_bus_adr[6]
.sym 153448 $abc$60912$n5212
.sym 153450 spiflash_sr[10]
.sym 153451 spiflash_bus_adr[1]
.sym 153452 $abc$60912$n5212
.sym 153454 spiflash_sr[11]
.sym 153455 spiflash_bus_adr[2]
.sym 153456 $abc$60912$n5212
.sym 153458 spiflash_sr[14]
.sym 153459 spiflash_bus_adr[5]
.sym 153460 $abc$60912$n5212
.sym 153462 spiflash_sr[12]
.sym 153463 spiflash_bus_adr[3]
.sym 153464 $abc$60912$n5212
.sym 153466 spiflash_sr[9]
.sym 153467 spiflash_bus_adr[0]
.sym 153468 $abc$60912$n5212
.sym 153470 spiflash_sr[13]
.sym 153471 spiflash_bus_adr[4]
.sym 153472 $abc$60912$n5212
.sym 153477 $abc$60912$n7186_1
.sym 153481 picorv32.reg_op2[1]
.sym 153485 $abc$60912$n6804
.sym 153493 spiflash_bus_adr[0]
.sym 153494 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 153498 storage_1[8][4]
.sym 153499 storage_1[12][4]
.sym 153500 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153501 $abc$60912$n8880_1
.sym 153502 $abc$60912$n7987
.sym 153503 $abc$60912$n7988
.sym 153504 $abc$60912$n8881_1
.sym 153505 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 153506 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 153510 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 153514 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 153521 $abc$60912$n4549
.sym 153522 storage_1[9][5]
.sym 153523 storage_1[13][5]
.sym 153524 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153525 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 153526 storage_1[8][5]
.sym 153527 storage_1[12][5]
.sym 153528 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153529 $abc$60912$n8884_1
.sym 153533 $abc$60912$n4532
.sym 153538 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 153542 $abc$60912$n4473
.sym 153543 $abc$60912$n5863
.sym 153550 $abc$60912$n4473
.sym 153551 $abc$60912$n5891
.sym 153554 $abc$60912$n4479
.sym 153555 $abc$60912$n4480
.sym 153556 $abc$60912$n4481
.sym 153559 count[0]
.sym 153561 $PACKER_VCC_NET_$glb_clk
.sym 153562 $abc$60912$n4473
.sym 153563 $abc$60912$n5889
.sym 153570 count[13]
.sym 153571 count[14]
.sym 153572 count[15]
.sym 153577 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 153581 $abc$60912$n4474
.sym 153585 picorv32.alu_out_q[20]
.sym 153589 $abc$60912$n6129
.sym 153590 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 153597 $abc$60912$n10648
.sym 153601 $abc$60912$n6650_1
.sym 153607 basesoc_uart_tx_fifo_level[0]
.sym 153611 basesoc_uart_tx_fifo_level[1]
.sym 153612 $PACKER_VCC_NET_$glb_clk
.sym 153615 basesoc_uart_tx_fifo_level[2]
.sym 153616 $PACKER_VCC_NET_$glb_clk
.sym 153617 $auto$alumacc.cc:474:replace_alu$6725.C[2]
.sym 153619 basesoc_uart_tx_fifo_level[3]
.sym 153620 $PACKER_VCC_NET_$glb_clk
.sym 153621 $auto$alumacc.cc:474:replace_alu$6725.C[3]
.sym 153625 $nextpnr_ICESTORM_LC_23$I3
.sym 153629 $abc$60912$n4665
.sym 153633 $abc$60912$n6664_1
.sym 153637 $PACKER_VCC_NET_$glb_clk
.sym 153640 basesoc_uart_tx_fifo_level[4]
.sym 153641 $auto$alumacc.cc:474:replace_alu$6704.C[4]
.sym 153649 $abc$60912$n4540
.sym 153650 $abc$60912$n6114
.sym 153651 $abc$60912$n6115
.sym 153652 $abc$60912$n5139_1
.sym 153655 basesoc_uart_tx_fifo_level[4]
.sym 153656 $PACKER_VCC_NET_$glb_clk
.sym 153657 $auto$alumacc.cc:474:replace_alu$6725.C[4]
.sym 153658 $abc$60912$n6117
.sym 153659 $abc$60912$n6118
.sym 153660 $abc$60912$n5139_1
.sym 153662 $abc$60912$n6111
.sym 153663 $abc$60912$n6112
.sym 153664 $abc$60912$n5139_1
.sym 153671 basesoc_uart_tx_fifo_level[0]
.sym 153676 basesoc_uart_tx_fifo_level[1]
.sym 153680 basesoc_uart_tx_fifo_level[2]
.sym 153681 $auto$alumacc.cc:474:replace_alu$6704.C[2]
.sym 153684 basesoc_uart_tx_fifo_level[3]
.sym 153685 $auto$alumacc.cc:474:replace_alu$6704.C[3]
.sym 153689 $nextpnr_ICESTORM_LC_11$I3
.sym 153690 basesoc_uart_tx_fifo_level[0]
.sym 153691 basesoc_uart_tx_fifo_level[1]
.sym 153692 basesoc_uart_tx_fifo_level[2]
.sym 153693 basesoc_uart_tx_fifo_level[3]
.sym 153702 $abc$60912$n6002
.sym 153703 $abc$60912$n5145
.sym 153704 picorv32.cpuregs_rs1[3]
.sym 153705 $abc$60912$n6013_1
.sym 153706 $abc$60912$n5148
.sym 153707 $abc$60912$n5150
.sym 153708 $abc$60912$n5151
.sym 153709 $abc$60912$n5153
.sym 153713 picorv32.mem_do_rinst
.sym 153721 $abc$60912$n2702
.sym 153725 picorv32.pcpi_mul.pcpi_insn[14]
.sym 153730 $abc$60912$n5141
.sym 153731 $abc$60912$n5144
.sym 153732 $abc$60912$n5145
.sym 153733 $abc$60912$n5147
.sym 153734 $abc$60912$n4554
.sym 153735 picorv32.cpuregs_rs1[3]
.sym 153736 $abc$60912$n7328_1
.sym 153741 $abc$60912$n4667
.sym 153745 spiflash_bus_dat_w[3]
.sym 153749 $abc$60912$n2702
.sym 153750 $abc$60912$n5160
.sym 153751 $abc$60912$n5162
.sym 153752 $abc$60912$n5163
.sym 153753 $abc$60912$n5165
.sym 153754 $abc$60912$n6079_1
.sym 153755 $abc$60912$n6084_1
.sym 153756 $abc$60912$n6085_1
.sym 153761 picorv32.timer[20]
.sym 153762 $abc$60912$n6080_1
.sym 153763 $abc$60912$n6081_1
.sym 153764 $abc$60912$n6082_1
.sym 153765 $abc$60912$n6083_1
.sym 153769 picorv32.reg_op2[22]
.sym 153773 basesoc_sram_we[0]
.sym 153777 spiflash_bus_dat_w[4]
.sym 153781 $abc$60912$n9181
.sym 153782 $abc$60912$n6002
.sym 153783 $abc$60912$n5160
.sym 153784 picorv32.cpuregs_rs1[13]
.sym 153785 $abc$60912$n6013_1
.sym 153789 $abc$60912$n6193
.sym 153793 $abc$60912$n7461
.sym 153794 $abc$60912$n5172
.sym 153795 $abc$60912$n5174
.sym 153796 $abc$60912$n5175
.sym 153797 $abc$60912$n5177
.sym 153802 $abc$60912$n6002
.sym 153803 $abc$60912$n5183
.sym 153804 picorv32.cpuregs_rs1[28]
.sym 153805 $abc$60912$n6013_1
.sym 153806 $abc$60912$n7501
.sym 153807 $abc$60912$n7502_1
.sym 153808 $abc$60912$n7503
.sym 153809 $abc$60912$n7506
.sym 153810 $abc$60912$n6002
.sym 153811 $abc$60912$n5184
.sym 153812 picorv32.cpuregs_rs1[29]
.sym 153813 $abc$60912$n6013_1
.sym 153817 picorv32.pcpi_mul.pcpi_insn[14]
.sym 153818 $abc$60912$n6002
.sym 153819 $abc$60912$n5165
.sym 153820 picorv32.cpuregs_rs1[16]
.sym 153821 $abc$60912$n6013_1
.sym 153825 spiflash_bus_adr[8]
.sym 153829 picorv32.cpuregs_rs1[16]
.sym 153830 $abc$60912$n8008
.sym 153831 $abc$60912$n4619
.sym 153832 $abc$60912$n10490
.sym 153833 picorv32.reg_sh[2]
.sym 153834 $abc$60912$n6070_1
.sym 153835 $abc$60912$n6069_1
.sym 153836 picorv32.cpu_state[4]
.sym 153838 $abc$60912$n4554
.sym 153839 picorv32.cpuregs_rs1[16]
.sym 153842 picorv32.reg_sh[0]
.sym 153843 picorv32.reg_sh[1]
.sym 153844 picorv32.reg_sh[3]
.sym 153845 picorv32.reg_sh[4]
.sym 153846 picorv32.reg_sh[2]
.sym 153847 $abc$60912$n4619
.sym 153848 $abc$60912$n10490
.sym 153853 $abc$60912$n6103_1
.sym 153854 $abc$60912$n6064_1
.sym 153855 $abc$60912$n6063_1
.sym 153856 picorv32.cpu_state[4]
.sym 153861 spiflash_bus_dat_w[7]
.sym 153862 $abc$60912$n5251
.sym 153863 picorv32.cpu_state[4]
.sym 153864 picorv32.reg_sh[2]
.sym 153866 $abc$60912$n8007
.sym 153867 $abc$60912$n8006
.sym 153868 $abc$60912$n5251
.sym 153873 picorv32.reg_next_pc[8]
.sym 153875 picorv32.reg_sh[0]
.sym 153877 $PACKER_VCC_NET_$glb_clk
.sym 153878 $abc$60912$n6067_1
.sym 153879 $abc$60912$n6066_1
.sym 153880 picorv32.cpu_state[4]
.sym 153882 picorv32.instr_ecall_ebreak
.sym 153883 picorv32.pcpi_timeout
.sym 153884 $abc$60912$n4611
.sym 153887 picorv32.reg_sh[0]
.sym 153888 $PACKER_VCC_NET_$glb_clk
.sym 153889 $PACKER_VCC_NET_$glb_clk
.sym 153890 picorv32.pcpi_timeout
.sym 153891 picorv32.instr_ecall_ebreak
.sym 153892 $abc$60912$n4611
.sym 153894 $abc$60912$n4553
.sym 153895 picorv32.cpu_state[2]
.sym 153896 $abc$60912$n4654_1
.sym 153897 $abc$60912$n4656_1
.sym 153898 $abc$60912$n4654_1
.sym 153899 $abc$60912$n4632
.sym 153900 $abc$60912$n4522_1
.sym 153901 $abc$60912$n8554_1
.sym 153902 $abc$60912$n4523
.sym 153903 $abc$60912$n4527
.sym 153906 picorv32.reg_sh[2]
.sym 153907 picorv32.cpu_state[4]
.sym 153908 $abc$60912$n4619
.sym 153910 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 153914 picorv32.reg_sh[2]
.sym 153915 $abc$60912$n4619
.sym 153916 picorv32.cpu_state[4]
.sym 153918 $abc$60912$n4536_1
.sym 153919 $abc$60912$n4527
.sym 153920 $abc$60912$n4553
.sym 153921 $abc$60912$n4627
.sym 153922 $abc$60912$n4530_1
.sym 153923 $abc$60912$n4522_1
.sym 153926 $abc$60912$n4526_1
.sym 153927 $abc$60912$n4524_1
.sym 153928 $abc$60912$n765
.sym 153930 $abc$60912$n4526_1
.sym 153931 $abc$60912$n4529
.sym 153932 $abc$60912$n4528
.sym 153933 $abc$60912$n765
.sym 153934 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 153938 $abc$60912$n4526_1
.sym 153939 $abc$60912$n4535
.sym 153940 $abc$60912$n4528
.sym 153942 $abc$60912$n4526_1
.sym 153943 $abc$60912$n4535
.sym 153946 $abc$60912$n4526_1
.sym 153947 $abc$60912$n4535
.sym 153948 $abc$60912$n4528
.sym 153949 $abc$60912$n4533
.sym 153950 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 153954 $abc$60912$n4533
.sym 153955 $abc$60912$n4628
.sym 153956 $abc$60912$n4531
.sym 153957 $abc$60912$n4523
.sym 153961 $abc$60912$n8029
.sym 153965 picorv32.reg_op1[0]
.sym 153966 $abc$60912$n4526_1
.sym 153967 $abc$60912$n4528
.sym 153968 $abc$60912$n4529
.sym 153969 $abc$60912$n765
.sym 153970 $abc$60912$n5535
.sym 153974 picorv32.mem_wordsize[0]
.sym 153975 picorv32.reg_op1[0]
.sym 153976 picorv32.mem_wordsize[2]
.sym 153977 $abc$60912$n4525
.sym 153978 storage_1[0][5]
.sym 153979 storage_1[1][5]
.sym 153980 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 153981 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 153982 $abc$60912$n5537
.sym 153993 $abc$60912$n2702
.sym 153994 $abc$60912$n7017_1
.sym 153995 picorv32.reg_op1[21]
.sym 153996 $abc$60912$n7016_1
.sym 153997 picorv32.reg_op1[29]
.sym 153998 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 154002 $abc$60912$n7219_1
.sym 154003 $abc$60912$n7218
.sym 154004 $abc$60912$n5251
.sym 154005 $abc$60912$n4922_1
.sym 154006 $abc$60912$n765
.sym 154007 picorv32.trap
.sym 154010 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 154014 storage_1[9][7]
.sym 154015 storage_1[13][7]
.sym 154016 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154017 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154018 $abc$60912$n7017_1
.sym 154019 picorv32.reg_op1[24]
.sym 154020 $abc$60912$n7016_1
.sym 154021 picorv32.reg_op1[26]
.sym 154022 picorv32.mem_do_wdata
.sym 154023 $abc$60912$n5021_1
.sym 154024 $abc$60912$n5023_1
.sym 154025 $abc$60912$n5022
.sym 154026 picorv32.mem_do_rdata
.sym 154027 picorv32.mem_do_wdata
.sym 154030 picorv32.mem_state[0]
.sym 154031 picorv32.mem_state[1]
.sym 154032 $abc$60912$n5023_1
.sym 154033 $abc$60912$n4540
.sym 154034 picorv32.mem_do_rinst
.sym 154035 $abc$60912$n4542
.sym 154038 $abc$60912$n4540
.sym 154039 picorv32.mem_state[1]
.sym 154040 picorv32.mem_state[0]
.sym 154041 $abc$60912$n5020_1
.sym 154042 $abc$60912$n4542
.sym 154043 $abc$60912$n4526_1
.sym 154044 $abc$60912$n4539
.sym 154045 picorv32.mem_do_rinst
.sym 154046 picorv32.mem_state[1]
.sym 154047 picorv32.mem_do_rdata
.sym 154048 picorv32.mem_do_rinst
.sym 154049 picorv32.mem_state[0]
.sym 154050 picorv32.mem_do_wdata
.sym 154051 $abc$60912$n4541
.sym 154052 $abc$60912$n5025
.sym 154053 $abc$60912$n5022
.sym 154054 $abc$60912$n5021_1
.sym 154055 $abc$60912$n765
.sym 154056 $abc$60912$n5222_1
.sym 154058 $abc$60912$n5224
.sym 154059 picorv32.trap
.sym 154062 $abc$60912$n4541
.sym 154063 $abc$60912$n4540
.sym 154066 $abc$60912$n765
.sym 154067 $abc$60912$n4541
.sym 154068 picorv32.mem_do_wdata
.sym 154070 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 154074 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 154078 $abc$60912$n4888
.sym 154079 $abc$60912$n4883_1
.sym 154080 slave_sel_r[0]
.sym 154081 $abc$60912$n4882
.sym 154082 storage_1[12][0]
.sym 154083 storage_1[14][0]
.sym 154084 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154085 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 154086 $abc$60912$n7017_1
.sym 154087 picorv32.reg_op1[6]
.sym 154088 $abc$60912$n7016_1
.sym 154089 picorv32.reg_op1[8]
.sym 154090 picorv32.reg_op1[4]
.sym 154091 picorv32.reg_op1[1]
.sym 154092 $abc$60912$n7016_1
.sym 154093 $abc$60912$n5251
.sym 154094 $abc$60912$n4935
.sym 154095 $abc$60912$n8029
.sym 154096 $abc$60912$n7726
.sym 154097 $abc$60912$n8677_1
.sym 154098 $abc$60912$n7074
.sym 154099 $abc$60912$n7073
.sym 154100 $abc$60912$n5251
.sym 154102 $abc$60912$n7015
.sym 154103 $abc$60912$n4922_1
.sym 154104 $abc$60912$n7019_1
.sym 154105 picorv32.cpu_state[2]
.sym 154106 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 154110 $abc$60912$n7017_1
.sym 154111 picorv32.reg_op1[3]
.sym 154112 $abc$60912$n7016_1
.sym 154113 picorv32.reg_op1[11]
.sym 154115 picorv32.decoded_imm[0]
.sym 154116 picorv32.reg_op1[0]
.sym 154118 $abc$60912$n7072
.sym 154119 $abc$60912$n4922_1
.sym 154120 $abc$60912$n7076
.sym 154121 picorv32.cpu_state[2]
.sym 154122 $abc$60912$n4475
.sym 154123 $abc$60912$n4724
.sym 154126 $abc$60912$n7066
.sym 154127 $abc$60912$n7065
.sym 154128 $abc$60912$n5251
.sym 154130 $abc$60912$n7017_1
.sym 154131 picorv32.reg_op1[2]
.sym 154134 $abc$60912$n7017_1
.sym 154135 picorv32.reg_op1[5]
.sym 154136 $abc$60912$n7016_1
.sym 154137 picorv32.reg_op1[7]
.sym 154138 $abc$60912$n5778
.sym 154142 slave_sel_r[2]
.sym 154143 spiflash_sr[25]
.sym 154144 $abc$60912$n4784_1
.sym 154145 $abc$60912$n4475
.sym 154146 picorv32.reg_op1[10]
.sym 154147 $abc$60912$n7016_1
.sym 154148 $abc$60912$n7041_1
.sym 154150 $abc$60912$n4478
.sym 154151 $abc$60912$n4476
.sym 154152 $abc$60912$n4703
.sym 154154 $abc$60912$n7064
.sym 154155 $abc$60912$n4922_1
.sym 154156 $abc$60912$n7068
.sym 154157 picorv32.cpu_state[2]
.sym 154158 $abc$60912$n7091
.sym 154159 $abc$60912$n7090
.sym 154160 $abc$60912$n5251
.sym 154161 $abc$60912$n4922_1
.sym 154162 $abc$60912$n7017_1
.sym 154163 picorv32.reg_op1[5]
.sym 154164 $abc$60912$n7016_1
.sym 154165 picorv32.reg_op1[13]
.sym 154166 $abc$60912$n4931
.sym 154167 $abc$60912$n7020_1
.sym 154168 picorv32.reg_op1[0]
.sym 154169 $abc$60912$n8678
.sym 154170 $abc$60912$n7017_1
.sym 154171 picorv32.reg_op1[8]
.sym 154172 $abc$60912$n7016_1
.sym 154173 picorv32.reg_op1[10]
.sym 154174 $abc$60912$n4931
.sym 154175 $abc$60912$n7020_1
.sym 154176 picorv32.reg_op1[6]
.sym 154177 $abc$60912$n8696
.sym 154178 $abc$60912$n4935
.sym 154179 $abc$60912$n8029
.sym 154180 $abc$60912$n7732
.sym 154181 $abc$60912$n8695_1
.sym 154182 $abc$60912$n7017_1
.sym 154183 picorv32.reg_op1[1]
.sym 154184 $abc$60912$n7016_1
.sym 154185 picorv32.reg_op1[3]
.sym 154186 slave_sel_r[2]
.sym 154187 spiflash_sr[24]
.sym 154188 $abc$60912$n4475
.sym 154190 $abc$60912$n7033
.sym 154191 $abc$60912$n4922_1
.sym 154194 $abc$60912$n7016_1
.sym 154195 picorv32.reg_op1[6]
.sym 154196 $abc$60912$n7034_1
.sym 154197 $abc$60912$n5251
.sym 154198 $abc$60912$n5205_1
.sym 154199 $abc$60912$n17
.sym 154202 $abc$60912$n4935
.sym 154203 $abc$60912$n8029
.sym 154204 $abc$60912$n7733
.sym 154205 $abc$60912$n8698_1
.sym 154206 spiflash_bitbang_storage_full[2]
.sym 154207 $abc$60912$n106
.sym 154208 spiflash_bitbang_en_storage_full
.sym 154210 $abc$60912$n17
.sym 154214 $abc$60912$n5206
.sym 154215 $abc$60912$n5208_1
.sym 154216 $abc$60912$n4483
.sym 154218 picorv32.reg_op1[4]
.sym 154219 $abc$60912$n7016_1
.sym 154220 $abc$60912$n7041_1
.sym 154221 $abc$60912$n5251
.sym 154222 $abc$60912$n7036
.sym 154223 picorv32.cpu_state[2]
.sym 154224 $abc$60912$n8684
.sym 154225 $abc$60912$n8683_1
.sym 154226 $abc$60912$n4483
.sym 154227 $abc$60912$n5206
.sym 154228 sys_rst
.sym 154229 $abc$60912$n5208_1
.sym 154230 $abc$60912$n765
.sym 154231 picorv32.cpu_state[2]
.sym 154234 $abc$60912$n4931
.sym 154235 $abc$60912$n7020_1
.sym 154236 picorv32.reg_op1[7]
.sym 154237 $abc$60912$n8699
.sym 154238 $abc$60912$n4931
.sym 154239 $abc$60912$n7020_1
.sym 154240 picorv32.reg_op1[2]
.sym 154242 $abc$60912$n4935
.sym 154243 $abc$60912$n8029
.sym 154244 $abc$60912$n7728
.sym 154245 $abc$60912$n7032_1
.sym 154246 picorv32.decoded_imm[11]
.sym 154247 $abc$60912$n5960
.sym 154248 $abc$60912$n4564
.sym 154250 $abc$60912$n7017_1
.sym 154251 picorv32.reg_op1[1]
.sym 154252 $abc$60912$n7016_1
.sym 154253 picorv32.reg_op1[9]
.sym 154254 $abc$60912$n7059
.sym 154255 $abc$60912$n7058
.sym 154256 $abc$60912$n5251
.sym 154257 $abc$60912$n4922_1
.sym 154258 $abc$60912$n17
.sym 154259 $abc$60912$n395
.sym 154262 picorv32.decoded_imm[14]
.sym 154263 $abc$60912$n5966
.sym 154264 $abc$60912$n4564
.sym 154266 picorv32.decoded_imm[3]
.sym 154267 $abc$60912$n5944_1
.sym 154268 $abc$60912$n4564
.sym 154270 picorv32.reg_op2[1]
.sym 154274 $abc$60912$n7017_1
.sym 154275 picorv32.reg_op1[4]
.sym 154276 $abc$60912$n7016_1
.sym 154277 picorv32.reg_op1[6]
.sym 154278 picorv32.decoded_imm[4]
.sym 154279 $abc$60912$n5946_1
.sym 154280 $abc$60912$n4564
.sym 154282 picorv32.decoded_imm[12]
.sym 154283 $abc$60912$n5962_1
.sym 154284 $abc$60912$n4564
.sym 154286 picorv32.decoded_imm[2]
.sym 154287 $abc$60912$n5942
.sym 154288 $abc$60912$n4564
.sym 154290 picorv32.decoded_imm[5]
.sym 154291 $abc$60912$n5948
.sym 154292 $abc$60912$n4564
.sym 154294 picorv32.decoded_imm[7]
.sym 154295 $abc$60912$n5952_1
.sym 154296 $abc$60912$n4564
.sym 154298 picorv32.decoded_imm[16]
.sym 154299 $abc$60912$n5970_1
.sym 154300 $abc$60912$n4564
.sym 154302 $abc$60912$n4549
.sym 154303 picorv32.reg_op2[28]
.sym 154304 picorv32.reg_op1[28]
.sym 154305 $abc$60912$n6894
.sym 154306 picorv32.decoded_imm[6]
.sym 154307 $abc$60912$n5950_1
.sym 154308 $abc$60912$n4564
.sym 154310 picorv32.decoded_imm[17]
.sym 154311 $abc$60912$n5972
.sym 154312 $abc$60912$n4564
.sym 154314 $abc$60912$n4478
.sym 154315 $abc$60912$n4476
.sym 154316 $abc$60912$n4482
.sym 154317 $abc$60912$n4483
.sym 154318 picorv32.decoded_imm[13]
.sym 154319 $abc$60912$n5964_1
.sym 154320 $abc$60912$n4564
.sym 154322 picorv32.reg_op2[9]
.sym 154326 picorv32.decoded_imm[28]
.sym 154327 $abc$60912$n5994_1
.sym 154328 $abc$60912$n4564
.sym 154330 picorv32.decoded_imm[15]
.sym 154331 $abc$60912$n5968_1
.sym 154332 $abc$60912$n4564
.sym 154334 picorv32.decoded_imm[10]
.sym 154335 $abc$60912$n5958_1
.sym 154336 $abc$60912$n4564
.sym 154338 picorv32.decoded_imm[20]
.sym 154339 $abc$60912$n5978
.sym 154340 $abc$60912$n4564
.sym 154342 picorv32.decoded_imm[18]
.sym 154343 $abc$60912$n5974_1
.sym 154344 $abc$60912$n4564
.sym 154346 picorv32.decoded_imm[22]
.sym 154347 $abc$60912$n5982_1
.sym 154348 $abc$60912$n4564
.sym 154350 picorv32.decoded_imm[26]
.sym 154351 $abc$60912$n5990
.sym 154352 $abc$60912$n4564
.sym 154354 $abc$60912$n6652_1
.sym 154355 $abc$60912$n6653_1
.sym 154356 picorv32.reg_op2[5]
.sym 154357 picorv32.reg_op1[5]
.sym 154358 picorv32.decoded_imm[19]
.sym 154359 $abc$60912$n5976_1
.sym 154360 $abc$60912$n4564
.sym 154362 picorv32.decoded_imm[23]
.sym 154363 $abc$60912$n5984
.sym 154364 $abc$60912$n4564
.sym 154366 $abc$60912$n4935
.sym 154367 $abc$60912$n8029
.sym 154368 $abc$60912$n7736
.sym 154369 $abc$60912$n7097
.sym 154370 picorv32.decoded_imm[21]
.sym 154371 $abc$60912$n5980_1
.sym 154372 $abc$60912$n4564
.sym 154374 $abc$60912$n8671_1
.sym 154375 $abc$60912$n6711_1
.sym 154376 $abc$60912$n6712_1
.sym 154378 $abc$60912$n6745
.sym 154379 $abc$60912$n6752_1
.sym 154380 $abc$60912$n6754
.sym 154381 $abc$60912$n6753_1
.sym 154382 $abc$60912$n6652_1
.sym 154383 $abc$60912$n6653_1
.sym 154384 picorv32.reg_op2[13]
.sym 154385 picorv32.reg_op1[13]
.sym 154386 $abc$60912$n4549
.sym 154387 picorv32.reg_op2[13]
.sym 154388 picorv32.reg_op1[13]
.sym 154389 $abc$60912$n6817
.sym 154390 $abc$60912$n6652_1
.sym 154391 $abc$60912$n6653_1
.sym 154392 picorv32.reg_op2[15]
.sym 154393 picorv32.reg_op1[15]
.sym 154394 $abc$60912$n4549
.sym 154395 picorv32.reg_op2[5]
.sym 154396 picorv32.reg_op1[5]
.sym 154398 $abc$60912$n6829
.sym 154399 $abc$60912$n6827_1
.sym 154400 $abc$60912$n6832
.sym 154401 $abc$60912$n6830_1
.sym 154402 $abc$60912$n4549
.sym 154403 picorv32.reg_op2[15]
.sym 154404 picorv32.reg_op1[15]
.sym 154405 $abc$60912$n6831_1
.sym 154406 $abc$60912$n6652_1
.sym 154407 $abc$60912$n6653_1
.sym 154408 picorv32.reg_op2[17]
.sym 154409 picorv32.reg_op1[17]
.sym 154410 $abc$60912$n6652_1
.sym 154411 $abc$60912$n6653_1
.sym 154412 picorv32.reg_op2[21]
.sym 154413 picorv32.reg_op1[21]
.sym 154414 $abc$60912$n7171_1
.sym 154415 $abc$60912$n7170
.sym 154416 $abc$60912$n5251
.sym 154417 $abc$60912$n4922_1
.sym 154418 $abc$60912$n4532
.sym 154422 $abc$60912$n7017_1
.sym 154423 picorv32.reg_op1[18]
.sym 154424 $abc$60912$n7016_1
.sym 154425 picorv32.reg_op1[20]
.sym 154426 $abc$60912$n7017_1
.sym 154427 picorv32.reg_op1[23]
.sym 154428 $abc$60912$n7016_1
.sym 154429 picorv32.reg_op1[25]
.sym 154430 $abc$60912$n4549
.sym 154431 picorv32.reg_op2[21]
.sym 154432 picorv32.reg_op1[21]
.sym 154433 $abc$60912$n6860_1
.sym 154434 $abc$60912$n4549
.sym 154435 picorv32.reg_op2[17]
.sym 154436 picorv32.reg_op1[17]
.sym 154437 $abc$60912$n6841
.sym 154438 $abc$60912$n7017_1
.sym 154439 picorv32.reg_op1[20]
.sym 154440 $abc$60912$n7016_1
.sym 154441 picorv32.reg_op1[28]
.sym 154442 $abc$60912$n4935
.sym 154443 $abc$60912$n8029
.sym 154444 $abc$60912$n7740
.sym 154445 $abc$60912$n7129_1
.sym 154446 spiflash_bus_adr[28]
.sym 154447 spiflash_bus_adr[26]
.sym 154448 spiflash_bus_adr[27]
.sym 154450 spiflash_bus_adr[26]
.sym 154451 spiflash_bus_adr[28]
.sym 154452 spiflash_bus_adr[27]
.sym 154454 spiflash_bus_adr[27]
.sym 154455 spiflash_bus_adr[28]
.sym 154456 spiflash_bus_adr[26]
.sym 154458 $abc$60912$n7212
.sym 154459 $abc$60912$n7211_1
.sym 154460 $abc$60912$n5251
.sym 154461 $abc$60912$n4922_1
.sym 154462 $abc$60912$n6652_1
.sym 154463 $abc$60912$n6653_1
.sym 154464 picorv32.reg_op2[28]
.sym 154465 picorv32.reg_op1[28]
.sym 154466 basesoc_sram_we[2]
.sym 154470 spiflash_sr[23]
.sym 154471 $abc$60912$n5205_1
.sym 154472 spiflash_bus_adr[14]
.sym 154473 $abc$60912$n5212
.sym 154474 spiflash_sr[18]
.sym 154475 spiflash_bus_adr[9]
.sym 154476 $abc$60912$n5212
.sym 154478 $abc$60912$n5205_1
.sym 154479 spiflash_sr[25]
.sym 154480 spiflash_bus_adr[16]
.sym 154481 $abc$60912$n5212
.sym 154482 spiflash_sr[19]
.sym 154483 spiflash_bus_adr[10]
.sym 154484 $abc$60912$n5212
.sym 154486 spiflash_sr[20]
.sym 154487 spiflash_bus_adr[11]
.sym 154488 $abc$60912$n5212
.sym 154490 spiflash_sr[21]
.sym 154491 spiflash_bus_adr[12]
.sym 154492 $abc$60912$n5212
.sym 154494 spiflash_sr[24]
.sym 154495 $abc$60912$n5205_1
.sym 154496 spiflash_bus_adr[15]
.sym 154497 $abc$60912$n5212
.sym 154498 spiflash_sr[22]
.sym 154499 spiflash_bus_adr[13]
.sym 154500 $abc$60912$n5212
.sym 154505 spiflash_sr[18]
.sym 154506 sys_rst
.sym 154507 $abc$60912$n4532
.sym 154510 $abc$60912$n5860
.sym 154511 $abc$60912$n5108
.sym 154517 $abc$60912$n9047
.sym 154518 $abc$60912$n5111
.sym 154519 basesoc_uart_phy_tx_busy
.sym 154520 basesoc_uart_phy_uart_clk_txen
.sym 154521 $abc$60912$n5108
.sym 154522 basesoc_sram_we[2]
.sym 154529 spiflash_sr[16]
.sym 154533 spiflash_bus_adr[3]
.sym 154538 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 154545 spiflash_bus_adr[3]
.sym 154546 $abc$60912$n8026
.sym 154547 $abc$60912$n8027
.sym 154548 $abc$60912$n8893_1
.sym 154549 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 154550 storage_1[8][7]
.sym 154551 storage_1[12][7]
.sym 154552 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154553 $abc$60912$n8892_1
.sym 154557 $abc$60912$n7987
.sym 154561 spiflash_bus_adr[9]
.sym 154565 $abc$60912$n11073
.sym 154566 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 154570 storage_1[10][5]
.sym 154571 storage_1[11][5]
.sym 154572 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154573 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154577 $PACKER_VCC_NET
.sym 154578 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 154582 storage_1[10][4]
.sym 154583 storage_1[11][4]
.sym 154584 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 154585 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 154589 picorv32.reg_op1[8]
.sym 154593 $abc$60912$n8764_1
.sym 154594 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 154601 $abc$60912$n7253
.sym 154605 picorv32.reg_op1[29]
.sym 154613 $abc$60912$n2702
.sym 154614 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 154621 picorv32.decoded_imm[25]
.sym 154625 picorv32.reg_op2[13]
.sym 154629 slave_sel[1]
.sym 154641 picorv32.irq_mask[24]
.sym 154649 $abc$60912$n9086
.sym 154657 $abc$60912$n7217_1
.sym 154673 $abc$60912$n7498
.sym 154677 $abc$60912$n4541
.sym 154685 picorv32.decoded_rs2[3]
.sym 154693 $abc$60912$n6184
.sym 154697 storage_1[12][0]
.sym 154701 $abc$60912$n7751
.sym 154713 $abc$60912$n7082
.sym 154721 picorv32.cpuregs_rs1[10]
.sym 154725 picorv32.irq_pending[0]
.sym 154727 picorv32.timer[0]
.sym 154731 picorv32.timer[1]
.sym 154732 $PACKER_VCC_NET_$glb_clk
.sym 154735 picorv32.timer[2]
.sym 154736 $PACKER_VCC_NET_$glb_clk
.sym 154737 $auto$alumacc.cc:474:replace_alu$6787.C[2]
.sym 154739 picorv32.timer[3]
.sym 154740 $PACKER_VCC_NET_$glb_clk
.sym 154741 $auto$alumacc.cc:474:replace_alu$6787.C[3]
.sym 154743 picorv32.timer[4]
.sym 154744 $PACKER_VCC_NET_$glb_clk
.sym 154745 $auto$alumacc.cc:474:replace_alu$6787.C[4]
.sym 154747 picorv32.timer[5]
.sym 154748 $PACKER_VCC_NET_$glb_clk
.sym 154749 $auto$alumacc.cc:474:replace_alu$6787.C[5]
.sym 154751 picorv32.timer[6]
.sym 154752 $PACKER_VCC_NET_$glb_clk
.sym 154753 $auto$alumacc.cc:474:replace_alu$6787.C[6]
.sym 154755 picorv32.timer[7]
.sym 154756 $PACKER_VCC_NET_$glb_clk
.sym 154757 $auto$alumacc.cc:474:replace_alu$6787.C[7]
.sym 154759 picorv32.timer[8]
.sym 154760 $PACKER_VCC_NET_$glb_clk
.sym 154761 $auto$alumacc.cc:474:replace_alu$6787.C[8]
.sym 154763 picorv32.timer[9]
.sym 154764 $PACKER_VCC_NET_$glb_clk
.sym 154765 $auto$alumacc.cc:474:replace_alu$6787.C[9]
.sym 154767 picorv32.timer[10]
.sym 154768 $PACKER_VCC_NET_$glb_clk
.sym 154769 $auto$alumacc.cc:474:replace_alu$6787.C[10]
.sym 154771 picorv32.timer[11]
.sym 154772 $PACKER_VCC_NET_$glb_clk
.sym 154773 $auto$alumacc.cc:474:replace_alu$6787.C[11]
.sym 154775 picorv32.timer[12]
.sym 154776 $PACKER_VCC_NET_$glb_clk
.sym 154777 $auto$alumacc.cc:474:replace_alu$6787.C[12]
.sym 154779 picorv32.timer[13]
.sym 154780 $PACKER_VCC_NET_$glb_clk
.sym 154781 $auto$alumacc.cc:474:replace_alu$6787.C[13]
.sym 154783 picorv32.timer[14]
.sym 154784 $PACKER_VCC_NET_$glb_clk
.sym 154785 $auto$alumacc.cc:474:replace_alu$6787.C[14]
.sym 154787 picorv32.timer[15]
.sym 154788 $PACKER_VCC_NET_$glb_clk
.sym 154789 $auto$alumacc.cc:474:replace_alu$6787.C[15]
.sym 154791 picorv32.timer[16]
.sym 154792 $PACKER_VCC_NET_$glb_clk
.sym 154793 $auto$alumacc.cc:474:replace_alu$6787.C[16]
.sym 154795 picorv32.timer[17]
.sym 154796 $PACKER_VCC_NET_$glb_clk
.sym 154797 $auto$alumacc.cc:474:replace_alu$6787.C[17]
.sym 154799 picorv32.timer[18]
.sym 154800 $PACKER_VCC_NET_$glb_clk
.sym 154801 $auto$alumacc.cc:474:replace_alu$6787.C[18]
.sym 154803 picorv32.timer[19]
.sym 154804 $PACKER_VCC_NET_$glb_clk
.sym 154805 $auto$alumacc.cc:474:replace_alu$6787.C[19]
.sym 154807 picorv32.timer[20]
.sym 154808 $PACKER_VCC_NET_$glb_clk
.sym 154809 $auto$alumacc.cc:474:replace_alu$6787.C[20]
.sym 154811 picorv32.timer[21]
.sym 154812 $PACKER_VCC_NET_$glb_clk
.sym 154813 $auto$alumacc.cc:474:replace_alu$6787.C[21]
.sym 154815 picorv32.timer[22]
.sym 154816 $PACKER_VCC_NET_$glb_clk
.sym 154817 $auto$alumacc.cc:474:replace_alu$6787.C[22]
.sym 154819 picorv32.timer[23]
.sym 154820 $PACKER_VCC_NET_$glb_clk
.sym 154821 $auto$alumacc.cc:474:replace_alu$6787.C[23]
.sym 154823 picorv32.timer[24]
.sym 154824 $PACKER_VCC_NET_$glb_clk
.sym 154825 $auto$alumacc.cc:474:replace_alu$6787.C[24]
.sym 154827 picorv32.timer[25]
.sym 154828 $PACKER_VCC_NET_$glb_clk
.sym 154829 $auto$alumacc.cc:474:replace_alu$6787.C[25]
.sym 154831 picorv32.timer[26]
.sym 154832 $PACKER_VCC_NET_$glb_clk
.sym 154833 $auto$alumacc.cc:474:replace_alu$6787.C[26]
.sym 154835 picorv32.timer[27]
.sym 154836 $PACKER_VCC_NET_$glb_clk
.sym 154837 $auto$alumacc.cc:474:replace_alu$6787.C[27]
.sym 154839 picorv32.timer[28]
.sym 154840 $PACKER_VCC_NET_$glb_clk
.sym 154841 $auto$alumacc.cc:474:replace_alu$6787.C[28]
.sym 154843 picorv32.timer[29]
.sym 154844 $PACKER_VCC_NET_$glb_clk
.sym 154845 $auto$alumacc.cc:474:replace_alu$6787.C[29]
.sym 154847 picorv32.timer[30]
.sym 154848 $PACKER_VCC_NET_$glb_clk
.sym 154849 $auto$alumacc.cc:474:replace_alu$6787.C[30]
.sym 154853 $nextpnr_ICESTORM_LC_52$I3
.sym 154857 $abc$60912$n4634_1
.sym 154858 picorv32.reg_sh[1]
.sym 154859 $abc$60912$n6061_1
.sym 154860 picorv32.cpu_state[4]
.sym 154865 $abc$60912$n7154
.sym 154869 $abc$60912$n4857
.sym 154870 $abc$60912$n8059
.sym 154871 $abc$60912$n6202
.sym 154872 $abc$60912$n8045
.sym 154873 $abc$60912$n4667
.sym 154874 $abc$60912$n4554
.sym 154875 picorv32.cpuregs_rs1[23]
.sym 154876 $abc$60912$n7579
.sym 154878 picorv32.reg_sh[0]
.sym 154879 $abc$60912$n5251
.sym 154880 picorv32.cpu_state[4]
.sym 154885 $abc$60912$n7281
.sym 154886 $abc$60912$n6059_1
.sym 154887 $abc$60912$n6058_1
.sym 154888 picorv32.cpu_state[4]
.sym 154893 $abc$60912$n4634_1
.sym 154894 spiflash_bus_dat_w[5]
.sym 154901 $abc$60912$n4618_1
.sym 154902 $abc$60912$n6101_1
.sym 154903 $abc$60912$n6102_1
.sym 154904 $abc$60912$n6103_1
.sym 154905 $abc$60912$n6104_1
.sym 154909 picorv32.cpuregs_wrdata[13]
.sym 154910 $abc$60912$n5639
.sym 154914 spiflash_bus_dat_w[7]
.sym 154918 $abc$60912$n4527
.sym 154919 $abc$60912$n4617_1
.sym 154920 $abc$60912$n4536_1
.sym 154921 $abc$60912$n4639
.sym 154922 $abc$60912$n4618_1
.sym 154923 $abc$60912$n4632
.sym 154924 $abc$60912$n4630
.sym 154925 $abc$60912$n4531
.sym 154926 $abc$60912$n4523
.sym 154927 $abc$60912$n4644_1
.sym 154928 $abc$60912$n4536_1
.sym 154930 $abc$60912$n8555
.sym 154931 $abc$60912$n4613_1
.sym 154932 $abc$60912$n4625
.sym 154933 $abc$60912$n8559_1
.sym 154934 $abc$60912$n4637
.sym 154935 $abc$60912$n4521
.sym 154936 $abc$60912$n4638
.sym 154937 $abc$60912$n4640_1
.sym 154938 $abc$60912$n4641
.sym 154939 $abc$60912$n4626
.sym 154940 $abc$60912$n4629
.sym 154941 $abc$60912$n4636
.sym 154942 $abc$60912$n4615
.sym 154943 $abc$60912$n4630
.sym 154944 $abc$60912$n4632
.sym 154946 $abc$60912$n4650_1
.sym 154947 $abc$60912$n4651
.sym 154948 $abc$60912$n8558
.sym 154949 $abc$60912$n4530_1
.sym 154950 $abc$60912$n4628
.sym 154951 $abc$60912$n4553
.sym 154952 picorv32.cpu_state[2]
.sym 154954 $abc$60912$n4618_1
.sym 154955 $abc$60912$n4523
.sym 154956 $abc$60912$n765
.sym 154958 $abc$60912$n4615
.sym 154959 $abc$60912$n4616_1
.sym 154960 $abc$60912$n4527
.sym 154961 $abc$60912$n4621_1
.sym 154962 $abc$60912$n4523
.sym 154963 $abc$60912$n4531
.sym 154964 $abc$60912$n4624_1
.sym 154965 $abc$60912$n4614
.sym 154966 $abc$60912$n4537_1
.sym 154967 $abc$60912$n4565
.sym 154970 $abc$60912$n4536_1
.sym 154971 $abc$60912$n4531
.sym 154972 $abc$60912$n4521
.sym 154974 $abc$60912$n4623
.sym 154975 picorv32.mem_do_prefetch
.sym 154976 $abc$60912$n4537_1
.sym 154978 $abc$60912$n4622
.sym 154979 $abc$60912$n4623
.sym 154980 picorv32.mem_do_prefetch
.sym 154981 $abc$60912$n4537_1
.sym 154982 $abc$60912$n6052_1
.sym 154983 $abc$60912$n4609
.sym 154984 picorv32.mem_do_rinst
.sym 154986 picorv32.mem_do_prefetch
.sym 154987 $abc$60912$n4618_1
.sym 154988 $abc$60912$n4639
.sym 154989 $abc$60912$n6051_1
.sym 154990 $abc$60912$n4628
.sym 154991 picorv32.cpu_state[2]
.sym 154994 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 154998 $abc$60912$n4611
.sym 154999 $abc$60912$n4544
.sym 155002 $abc$60912$n4544
.sym 155003 picorv32.cpu_state[2]
.sym 155006 picorv32.mem_wordsize[2]
.sym 155007 picorv32.reg_op1[1]
.sym 155008 picorv32.reg_op1[0]
.sym 155009 picorv32.mem_wordsize[0]
.sym 155010 picorv32.is_slli_srli_srai
.sym 155011 $abc$60912$n4553
.sym 155012 picorv32.cpu_state[2]
.sym 155013 $abc$60912$n4922_1
.sym 155014 picorv32.mem_do_prefetch
.sym 155015 $abc$60912$n4537_1
.sym 155016 picorv32.mem_do_wdata
.sym 155018 $abc$60912$n4932
.sym 155019 picorv32.cpu_state[5]
.sym 155022 $abc$60912$n4538
.sym 155023 $abc$60912$n765
.sym 155026 picorv32.cpu_state[5]
.sym 155027 picorv32.cpu_state[6]
.sym 155030 $abc$60912$n8029
.sym 155031 $abc$60912$n4779
.sym 155034 $abc$60912$n8028
.sym 155035 $abc$60912$n4779
.sym 155038 $abc$60912$n8029
.sym 155042 $abc$60912$n4932
.sym 155043 picorv32.cpu_state[5]
.sym 155046 $abc$60912$n4934
.sym 155047 $abc$60912$n4935
.sym 155050 picorv32.instr_srl
.sym 155051 picorv32.instr_srli
.sym 155052 $abc$60912$n7017_1
.sym 155053 picorv32.reg_op1[31]
.sym 155054 picorv32.mem_wordsize[2]
.sym 155055 picorv32.reg_op1[1]
.sym 155056 picorv32.mem_wordsize[0]
.sym 155058 picorv32.mem_do_rinst
.sym 155059 picorv32.mem_do_rdata
.sym 155060 picorv32.mem_do_prefetch
.sym 155061 $abc$60912$n4541
.sym 155062 picorv32.mem_do_prefetch
.sym 155063 $abc$60912$n4537_1
.sym 155064 picorv32.mem_do_rdata
.sym 155066 $abc$60912$n4538
.sym 155067 $abc$60912$n765
.sym 155070 $abc$60912$n8028
.sym 155074 picorv32.instr_srli
.sym 155075 picorv32.instr_srl
.sym 155076 picorv32.reg_op1[31]
.sym 155078 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 155082 $abc$60912$n7017_1
.sym 155083 picorv32.reg_op1[29]
.sym 155084 $abc$60912$n7262
.sym 155085 $abc$60912$n5251
.sym 155086 $abc$60912$n7243_1
.sym 155087 $abc$60912$n7261
.sym 155088 $abc$60912$n7260
.sym 155089 $abc$60912$n4922_1
.sym 155090 $abc$60912$n5251
.sym 155091 $abc$60912$n7017_1
.sym 155092 picorv32.reg_op1[26]
.sym 155094 $abc$60912$n4935
.sym 155095 $abc$60912$n8029
.sym 155096 $abc$60912$n7737
.sym 155097 $abc$60912$n7106
.sym 155098 $abc$60912$n7108_1
.sym 155099 $abc$60912$n7107
.sym 155100 $abc$60912$n5251
.sym 155101 $abc$60912$n4922_1
.sym 155102 $abc$60912$n7017_1
.sym 155103 picorv32.reg_op1[7]
.sym 155104 $abc$60912$n7016_1
.sym 155105 picorv32.reg_op1[15]
.sym 155106 $abc$60912$n7017_1
.sym 155107 picorv32.reg_op1[10]
.sym 155108 $abc$60912$n7016_1
.sym 155109 picorv32.reg_op1[12]
.sym 155110 $abc$60912$n4931
.sym 155111 $abc$60912$n7020_1
.sym 155112 picorv32.reg_op1[11]
.sym 155114 $abc$60912$n4931
.sym 155115 $abc$60912$n7020_1
.sym 155116 picorv32.reg_op1[4]
.sym 155118 $abc$60912$n7025_1
.sym 155119 picorv32.cpu_state[2]
.sym 155120 $abc$60912$n8681
.sym 155121 $abc$60912$n8680_1
.sym 155122 $abc$60912$n4935
.sym 155123 $abc$60912$n8029
.sym 155124 $abc$60912$n7730
.sym 155125 $abc$60912$n7048
.sym 155126 $abc$60912$n7052
.sym 155127 picorv32.cpu_state[2]
.sym 155128 $abc$60912$n8690
.sym 155129 $abc$60912$n8689_1
.sym 155130 $abc$60912$n4931
.sym 155131 $abc$60912$n7020_1
.sym 155132 picorv32.reg_op1[1]
.sym 155134 $abc$60912$n4935
.sym 155135 $abc$60912$n8029
.sym 155136 $abc$60912$n7727
.sym 155137 $abc$60912$n7026_1
.sym 155138 $abc$60912$n7105_1
.sym 155139 picorv32.cpu_state[2]
.sym 155140 $abc$60912$n8711
.sym 155141 $abc$60912$n8710_1
.sym 155142 $abc$60912$n7020_1
.sym 155143 $abc$60912$n4931
.sym 155144 picorv32.reg_op1[30]
.sym 155146 picorv32.decoded_rs2[3]
.sym 155147 $abc$60912$n5944_1
.sym 155148 picorv32.is_slli_srli_srai
.sym 155150 $abc$60912$n7336_1
.sym 155151 picorv32.mem_wordsize[2]
.sym 155152 picorv32.mem_wordsize[0]
.sym 155154 $abc$60912$n7255
.sym 155155 $abc$60912$n7256
.sym 155156 $abc$60912$n7257
.sym 155157 $abc$60912$n7259
.sym 155158 $abc$60912$n4475
.sym 155159 $abc$60912$n4734_1
.sym 155162 picorv32.decoded_rs2[1]
.sym 155163 $abc$60912$n5940_1
.sym 155164 picorv32.is_slli_srli_srai
.sym 155166 picorv32.decoded_rs2[4]
.sym 155167 $abc$60912$n5946_1
.sym 155168 picorv32.is_slli_srli_srai
.sym 155170 $abc$60912$n4935
.sym 155171 $abc$60912$n8029
.sym 155172 $abc$60912$n7756
.sym 155174 $abc$60912$n4931
.sym 155175 $abc$60912$n7020_1
.sym 155176 picorv32.reg_op1[9]
.sym 155178 $abc$60912$n7092
.sym 155179 picorv32.cpu_state[2]
.sym 155180 $abc$60912$n8705
.sym 155181 $abc$60912$n8704_1
.sym 155182 $abc$60912$n4478
.sym 155183 $abc$60912$n4476
.sym 155184 $abc$60912$n4694_1
.sym 155186 $abc$60912$n7220_1
.sym 155187 picorv32.cpu_state[2]
.sym 155188 $abc$60912$n8753
.sym 155189 $abc$60912$n8752_1
.sym 155190 $abc$60912$n4935
.sym 155191 $abc$60912$n8029
.sym 155192 $abc$60912$n7735
.sym 155193 $abc$60912$n7089
.sym 155194 $abc$60912$n4931
.sym 155195 $abc$60912$n7020_1
.sym 155196 picorv32.reg_op1[25]
.sym 155198 $abc$60912$n4478
.sym 155199 $abc$60912$n4476
.sym 155200 $abc$60912$n4714
.sym 155202 $abc$60912$n4935
.sym 155203 $abc$60912$n8029
.sym 155204 $abc$60912$n7751
.sym 155205 $abc$60912$n7217_1
.sym 155206 $abc$60912$n6652_1
.sym 155207 $abc$60912$n6653_1
.sym 155208 picorv32.reg_op1[1]
.sym 155209 picorv32.reg_op2[1]
.sym 155210 $abc$60912$n7244_1
.sym 155211 $abc$60912$n7242
.sym 155212 $abc$60912$n5251
.sym 155213 $abc$60912$n4922_1
.sym 155214 $abc$60912$n7337_1
.sym 155215 $abc$60912$n5315_1
.sym 155216 picorv32.reg_op1[1]
.sym 155217 picorv32.reg_op1[0]
.sym 155218 $abc$60912$n6659_1
.sym 155219 $abc$60912$n6690_1
.sym 155220 $abc$60912$n6692_1
.sym 155221 $abc$60912$n6691_1
.sym 155222 $abc$60912$n4549
.sym 155223 picorv32.reg_op1[1]
.sym 155224 picorv32.reg_op2[1]
.sym 155226 picorv32.reg_op1[24]
.sym 155227 $abc$60912$n7017_1
.sym 155228 $abc$60912$n7243_1
.sym 155230 $abc$60912$n7258
.sym 155231 picorv32.cpu_state[2]
.sym 155234 $abc$60912$n7017_1
.sym 155235 picorv32.reg_op1[27]
.sym 155236 $abc$60912$n7016_1
.sym 155237 picorv32.reg_op1[29]
.sym 155238 $abc$60912$n4931
.sym 155239 $abc$60912$n7020_1
.sym 155240 picorv32.reg_op1[13]
.sym 155241 $abc$60912$n8717
.sym 155242 $abc$60912$n4931
.sym 155243 $abc$60912$n7020_1
.sym 155244 picorv32.reg_op1[28]
.sym 155246 $abc$60912$n7268
.sym 155247 $abc$60912$n7243_1
.sym 155248 $abc$60912$n4922_1
.sym 155249 $abc$60912$n7266
.sym 155250 $abc$60912$n7245
.sym 155251 picorv32.cpu_state[2]
.sym 155252 $abc$60912$n8762
.sym 155253 $abc$60912$n8761_1
.sym 155254 picorv32.reg_op1[25]
.sym 155255 $abc$60912$n7017_1
.sym 155256 $abc$60912$n7243_1
.sym 155258 $abc$60912$n4935
.sym 155259 $abc$60912$n8029
.sym 155260 $abc$60912$n7754
.sym 155261 $abc$60912$n7241_1
.sym 155262 picorv32.reg_op1[27]
.sym 155263 picorv32.reg_op1[30]
.sym 155264 $abc$60912$n7017_1
.sym 155265 $abc$60912$n5251
.sym 155266 $abc$60912$n7016_1
.sym 155267 picorv32.reg_op1[7]
.sym 155268 $abc$60912$n5251
.sym 155269 $abc$60912$n4922_1
.sym 155270 $abc$60912$n4931
.sym 155271 $abc$60912$n7020_1
.sym 155272 picorv32.reg_op1[12]
.sym 155274 $abc$60912$n7060
.sym 155275 picorv32.cpu_state[2]
.sym 155276 $abc$60912$n8693
.sym 155277 $abc$60912$n8692_1
.sym 155278 $abc$60912$n4935
.sym 155279 $abc$60912$n8029
.sym 155280 $abc$60912$n7731
.sym 155281 $abc$60912$n7057
.sym 155282 $abc$60912$n4931
.sym 155283 $abc$60912$n7020_1
.sym 155284 picorv32.reg_op1[17]
.sym 155286 $abc$60912$n7153
.sym 155287 picorv32.cpu_state[2]
.sym 155288 $abc$60912$n8729
.sym 155289 $abc$60912$n8728_1
.sym 155290 $abc$60912$n7113
.sym 155291 picorv32.cpu_state[2]
.sym 155292 $abc$60912$n8714
.sym 155293 $abc$60912$n8713_1
.sym 155294 $abc$60912$n7040_1
.sym 155295 $abc$60912$n7042
.sym 155296 $abc$60912$n7044_1
.sym 155297 picorv32.cpu_state[2]
.sym 155298 $abc$60912$n4931
.sym 155299 $abc$60912$n7020_1
.sym 155300 picorv32.reg_op1[5]
.sym 155302 $abc$60912$n4935
.sym 155303 $abc$60912$n8029
.sym 155304 $abc$60912$n7739
.sym 155305 $abc$60912$n8716_1
.sym 155306 picorv32.decoded_imm[1]
.sym 155307 $abc$60912$n5940_1
.sym 155308 $abc$60912$n4564
.sym 155310 $abc$60912$n7017_1
.sym 155311 picorv32.reg_op1[28]
.sym 155312 $abc$60912$n7016_1
.sym 155313 picorv32.reg_op1[30]
.sym 155314 $abc$60912$n4935
.sym 155315 $abc$60912$n8029
.sym 155316 $abc$60912$n7729
.sym 155317 $abc$60912$n8686_1
.sym 155318 spiflash_sr[31]
.sym 155319 spiflash_bitbang_storage_full[0]
.sym 155320 spiflash_bitbang_en_storage_full
.sym 155322 picorv32.decoded_imm[8]
.sym 155323 $abc$60912$n5954
.sym 155324 $abc$60912$n4564
.sym 155326 picorv32.decoded_imm[9]
.sym 155327 $abc$60912$n5956_1
.sym 155328 $abc$60912$n4564
.sym 155330 $abc$60912$n7251
.sym 155331 $abc$60912$n7250_1
.sym 155332 $abc$60912$n5251
.sym 155334 $abc$60912$n7017_1
.sym 155335 picorv32.reg_op1[15]
.sym 155336 $abc$60912$n7016_1
.sym 155337 picorv32.reg_op1[17]
.sym 155338 $abc$60912$n7120
.sym 155339 $abc$60912$n4922_1
.sym 155340 $abc$60912$n7124_1
.sym 155341 picorv32.cpu_state[2]
.sym 155342 $abc$60912$n7146_1
.sym 155343 $abc$60912$n7145_1
.sym 155344 $abc$60912$n5251
.sym 155346 basesoc_uart_phy_rx_reg[4]
.sym 155350 $abc$60912$n7017_1
.sym 155351 picorv32.reg_op1[11]
.sym 155352 $abc$60912$n7016_1
.sym 155353 picorv32.reg_op1[13]
.sym 155354 $abc$60912$n4935
.sym 155355 $abc$60912$n8029
.sym 155356 $abc$60912$n7738
.sym 155357 $abc$60912$n7114
.sym 155358 $abc$60912$n7017_1
.sym 155359 picorv32.reg_op1[12]
.sym 155360 $abc$60912$n7016_1
.sym 155361 picorv32.reg_op1[20]
.sym 155362 $abc$60912$n4935
.sym 155363 $abc$60912$n8029
.sym 155364 $abc$60912$n7742
.sym 155365 $abc$60912$n8725_1
.sym 155366 $abc$60912$n4931
.sym 155367 $abc$60912$n7020_1
.sym 155368 picorv32.reg_op1[10]
.sym 155370 $abc$60912$n4935
.sym 155371 $abc$60912$n8029
.sym 155372 $abc$60912$n7746
.sym 155373 $abc$60912$n7177_1
.sym 155374 $abc$60912$n7249_1
.sym 155375 $abc$60912$n4922_1
.sym 155376 $abc$60912$n7253
.sym 155377 picorv32.cpu_state[2]
.sym 155378 $abc$60912$n4931
.sym 155379 $abc$60912$n7020_1
.sym 155380 picorv32.reg_op1[3]
.sym 155381 $abc$60912$n8687
.sym 155382 $abc$60912$n4931
.sym 155383 $abc$60912$n7020_1
.sym 155384 picorv32.reg_op1[27]
.sym 155385 $abc$60912$n8759
.sym 155386 $abc$60912$n7100
.sym 155387 picorv32.cpu_state[2]
.sym 155388 $abc$60912$n8708
.sym 155389 $abc$60912$n8707_1
.sym 155390 $abc$60912$n4935
.sym 155391 $abc$60912$n8029
.sym 155392 $abc$60912$n7745
.sym 155393 $abc$60912$n7169_1
.sym 155394 $abc$60912$n7122
.sym 155395 $abc$60912$n7121
.sym 155396 $abc$60912$n5251
.sym 155398 picorv32.reg_op1[8]
.sym 155399 $abc$60912$n6156
.sym 155400 $abc$60912$n5778
.sym 155402 picorv32.reg_op1[7]
.sym 155403 $abc$60912$n6154_1
.sym 155404 $abc$60912$n5778
.sym 155406 $abc$60912$n4935
.sym 155407 $abc$60912$n8029
.sym 155408 $abc$60912$n7753
.sym 155409 $abc$60912$n8758_1
.sym 155410 $abc$60912$n7017_1
.sym 155411 picorv32.reg_op1[9]
.sym 155412 $abc$60912$n7016_1
.sym 155413 picorv32.reg_op1[17]
.sym 155414 picorv32.reg_op1[5]
.sym 155415 $abc$60912$n6150_1
.sym 155416 $abc$60912$n5778
.sym 155418 picorv32.reg_op1[2]
.sym 155419 $abc$60912$n6144_1
.sym 155420 $abc$60912$n5778
.sym 155422 $abc$60912$n7017_1
.sym 155423 picorv32.reg_op1[12]
.sym 155424 $abc$60912$n7016_1
.sym 155425 picorv32.reg_op1[14]
.sym 155426 picorv32.reg_op1[12]
.sym 155427 $abc$60912$n6164_1
.sym 155428 $abc$60912$n5778
.sym 155430 picorv32.reg_op1[11]
.sym 155431 $abc$60912$n6162
.sym 155432 $abc$60912$n5778
.sym 155434 $abc$60912$n4935
.sym 155435 $abc$60912$n8029
.sym 155436 $abc$60912$n7755
.sym 155437 $abc$60912$n8764_1
.sym 155438 picorv32.reg_op1[14]
.sym 155439 $abc$60912$n6168
.sym 155440 $abc$60912$n5778
.sym 155442 picorv32.reg_op1[16]
.sym 155443 $abc$60912$n6172_1
.sym 155444 $abc$60912$n5778
.sym 155446 $abc$60912$n7179
.sym 155447 $abc$60912$n7178_1
.sym 155448 $abc$60912$n5251
.sym 155449 $abc$60912$n4922_1
.sym 155450 $abc$60912$n7017_1
.sym 155451 picorv32.reg_op1[19]
.sym 155452 $abc$60912$n7016_1
.sym 155453 picorv32.reg_op1[21]
.sym 155454 $abc$60912$n7017_1
.sym 155455 picorv32.reg_op1[16]
.sym 155456 $abc$60912$n7016_1
.sym 155457 picorv32.reg_op1[24]
.sym 155458 picorv32.reg_op1[20]
.sym 155459 $abc$60912$n6180_1
.sym 155460 $abc$60912$n5778
.sym 155462 picorv32.reg_op1[22]
.sym 155463 $abc$60912$n6184_1
.sym 155464 $abc$60912$n5778
.sym 155466 $abc$60912$n4935
.sym 155467 $abc$60912$n8029
.sym 155468 $abc$60912$n7752
.sym 155469 $abc$60912$n7226_1
.sym 155470 $abc$60912$n7228_1
.sym 155471 $abc$60912$n7227
.sym 155472 $abc$60912$n5251
.sym 155473 $abc$60912$n4922_1
.sym 155474 picorv32.reg_op1[17]
.sym 155475 $abc$60912$n6174
.sym 155476 $abc$60912$n5778
.sym 155478 picorv32.reg_op1[28]
.sym 155479 $abc$60912$n6188
.sym 155480 $abc$60912$n5778
.sym 155482 $abc$60912$n7017_1
.sym 155483 picorv32.reg_op1[22]
.sym 155484 $abc$60912$n7016_1
.sym 155485 picorv32.reg_op1[30]
.sym 155486 picorv32.reg_op1[30]
.sym 155487 $abc$60912$n6192_1
.sym 155488 $abc$60912$n5778
.sym 155490 $abc$60912$n7017_1
.sym 155491 picorv32.reg_op1[25]
.sym 155492 $abc$60912$n7016_1
.sym 155493 picorv32.reg_op1[27]
.sym 155494 slave_sel_r[2]
.sym 155495 spiflash_sr[21]
.sym 155496 $abc$60912$n4475
.sym 155498 $abc$60912$n4931
.sym 155499 $abc$60912$n7020_1
.sym 155500 picorv32.reg_op1[14]
.sym 155502 $abc$60912$n7225_1
.sym 155503 picorv32.cpu_state[2]
.sym 155504 $abc$60912$n8756
.sym 155505 $abc$60912$n8755_1
.sym 155506 $abc$60912$n4931
.sym 155507 $abc$60912$n7020_1
.sym 155508 picorv32.reg_op1[26]
.sym 155510 $abc$60912$n4931
.sym 155511 $abc$60912$n7020_1
.sym 155512 picorv32.reg_op1[29]
.sym 155513 $abc$60912$n8765
.sym 155514 spiflash_bus_adr[9]
.sym 155515 spiflash_bus_adr[10]
.sym 155516 spiflash_bus_adr[11]
.sym 155518 $abc$60912$n7132_1
.sym 155519 picorv32.cpu_state[2]
.sym 155520 $abc$60912$n8720
.sym 155521 $abc$60912$n8719_1
.sym 155522 slave_sel_r[2]
.sym 155523 spiflash_sr[16]
.sym 155524 $abc$60912$n4475
.sym 155526 storage_1[14][4]
.sym 155527 storage_1[15][4]
.sym 155528 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155529 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 155530 spiflash_sr[16]
.sym 155531 spiflash_bus_adr[7]
.sym 155532 $abc$60912$n5212
.sym 155537 spiflash_bus_adr[11]
.sym 155538 spiflash_sr[17]
.sym 155539 spiflash_bus_adr[8]
.sym 155540 $abc$60912$n5212
.sym 155545 $abc$60912$n7225_1
.sym 155546 $abc$60912$n9031
.sym 155547 $abc$60912$n6129
.sym 155548 $abc$60912$n9029
.sym 155549 $abc$60912$n4667
.sym 155553 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 155557 $abc$60912$n4697
.sym 155558 basesoc_uart_phy_rx_reg[4]
.sym 155565 $abc$60912$n7017_1
.sym 155566 basesoc_uart_phy_rx_reg[3]
.sym 155577 spiflash_bus_adr[3]
.sym 155581 $abc$60912$n2698
.sym 155585 picorv32.reg_op1[29]
.sym 155586 basesoc_uart_phy_rx_reg[1]
.sym 155590 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 155594 storage_1[14][7]
.sym 155595 storage_1[15][7]
.sym 155596 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155597 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 155598 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 155602 storage_1[10][3]
.sym 155603 storage_1[14][3]
.sym 155604 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155605 $abc$60912$n8876_1
.sym 155609 spiflash_bus_dat_w[19]
.sym 155610 storage_1[11][3]
.sym 155611 storage_1[15][3]
.sym 155612 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155613 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 155617 picorv32.decoded_imm[29]
.sym 155621 spiflash_bus_adr[3]
.sym 155625 $abc$60912$n7245
.sym 155626 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 155630 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 155637 $abc$60912$n7177_1
.sym 155641 $abc$60912$n4931
.sym 155646 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 155653 $abc$60912$n11077
.sym 155657 $abc$60912$n4475
.sym 155665 $abc$60912$n4938
.sym 155669 $abc$60912$n5034
.sym 155697 $abc$60912$n7319_1
.sym 155705 $abc$60912$n7659
.sym 155709 $abc$60912$n7449
.sym 155717 picorv32.irq_mask[10]
.sym 155719 picorv32.timer[0]
.sym 155721 $PACKER_VCC_NET_$glb_clk
.sym 155722 $abc$60912$n6003_1
.sym 155723 $abc$60912$n6008
.sym 155726 $abc$60912$n6002
.sym 155727 $abc$60912$n6015_1
.sym 155728 picorv32.cpuregs_rs1[1]
.sym 155729 $abc$60912$n6013_1
.sym 155733 $PACKER_VCC_NET_$glb_clk
.sym 155734 picorv32.timer[0]
.sym 155735 picorv32.timer[1]
.sym 155741 $PACKER_VCC_NET_$glb_clk
.sym 155742 $abc$60912$n6002
.sym 155743 $abc$60912$n5141
.sym 155744 picorv32.cpuregs_rs1[0]
.sym 155745 $abc$60912$n6013_1
.sym 155750 picorv32.timer[4]
.sym 155751 picorv32.timer[5]
.sym 155752 picorv32.timer[6]
.sym 155753 picorv32.timer[7]
.sym 155754 $abc$60912$n6002
.sym 155755 $abc$60912$n5151
.sym 155756 picorv32.cpuregs_rs1[7]
.sym 155757 $abc$60912$n6013_1
.sym 155758 $abc$60912$n6002
.sym 155759 $abc$60912$n5148
.sym 155760 picorv32.cpuregs_rs1[5]
.sym 155761 $abc$60912$n6013_1
.sym 155762 $abc$60912$n6002
.sym 155763 $abc$60912$n5150
.sym 155764 picorv32.cpuregs_rs1[6]
.sym 155765 $abc$60912$n6013_1
.sym 155766 picorv32.timer[0]
.sym 155767 picorv32.timer[1]
.sym 155768 picorv32.timer[2]
.sym 155769 picorv32.timer[3]
.sym 155770 picorv32.instr_timer
.sym 155771 picorv32.timer[1]
.sym 155772 $abc$60912$n4554
.sym 155773 picorv32.cpuregs_rs1[1]
.sym 155774 $abc$60912$n6002
.sym 155775 $abc$60912$n5144
.sym 155776 picorv32.cpuregs_rs1[2]
.sym 155777 $abc$60912$n6013_1
.sym 155778 $abc$60912$n6004_1
.sym 155779 $abc$60912$n6005
.sym 155780 $abc$60912$n6006_1
.sym 155781 $abc$60912$n6007_1
.sym 155782 picorv32.timer[8]
.sym 155783 picorv32.timer[9]
.sym 155784 picorv32.timer[10]
.sym 155785 picorv32.timer[11]
.sym 155786 $abc$60912$n6002
.sym 155787 $abc$60912$n5163
.sym 155788 picorv32.cpuregs_rs1[15]
.sym 155789 $abc$60912$n6013_1
.sym 155790 $abc$60912$n6002
.sym 155791 $abc$60912$n5162
.sym 155792 picorv32.cpuregs_rs1[14]
.sym 155793 $abc$60912$n6013_1
.sym 155794 $abc$60912$n6002
.sym 155795 $abc$60912$n5153
.sym 155796 picorv32.cpuregs_rs1[8]
.sym 155797 $abc$60912$n6013_1
.sym 155798 picorv32.timer[12]
.sym 155799 picorv32.timer[13]
.sym 155800 picorv32.timer[14]
.sym 155801 picorv32.timer[15]
.sym 155802 $abc$60912$n6002
.sym 155803 $abc$60912$n5156
.sym 155804 picorv32.cpuregs_rs1[10]
.sym 155805 $abc$60912$n6013_1
.sym 155806 $abc$60912$n5154
.sym 155807 $abc$60912$n5156
.sym 155808 $abc$60912$n5157
.sym 155809 $abc$60912$n5159
.sym 155810 $abc$60912$n6078_1
.sym 155811 $abc$60912$n6086_1
.sym 155812 $abc$60912$n6015_1
.sym 155814 $abc$60912$n6002
.sym 155815 $abc$60912$n5175
.sym 155816 picorv32.cpuregs_rs1[23]
.sym 155817 $abc$60912$n6013_1
.sym 155818 $abc$60912$n6002
.sym 155819 $abc$60912$n5174
.sym 155820 picorv32.cpuregs_rs1[22]
.sym 155821 $abc$60912$n6013_1
.sym 155822 $abc$60912$n6002
.sym 155823 $abc$60912$n5172
.sym 155824 picorv32.cpuregs_rs1[21]
.sym 155825 $abc$60912$n6013_1
.sym 155826 $abc$60912$n6009_1
.sym 155827 $abc$60912$n6010_1
.sym 155828 $abc$60912$n6011
.sym 155829 $abc$60912$n6012_1
.sym 155830 $abc$60912$n5166
.sym 155831 $abc$60912$n5168
.sym 155832 $abc$60912$n5169
.sym 155833 $abc$60912$n5171
.sym 155834 picorv32.timer[20]
.sym 155835 picorv32.timer[21]
.sym 155836 picorv32.timer[22]
.sym 155837 picorv32.timer[23]
.sym 155838 picorv32.timer[16]
.sym 155839 picorv32.timer[17]
.sym 155840 picorv32.timer[18]
.sym 155841 picorv32.timer[19]
.sym 155842 $abc$60912$n6002
.sym 155843 $abc$60912$n5157
.sym 155844 picorv32.cpuregs_rs1[11]
.sym 155845 $abc$60912$n6013_1
.sym 155846 $abc$60912$n6002
.sym 155847 $abc$60912$n5177
.sym 155848 picorv32.cpuregs_rs1[24]
.sym 155849 $abc$60912$n6013_1
.sym 155850 picorv32.timer[28]
.sym 155851 picorv32.timer[29]
.sym 155852 picorv32.timer[30]
.sym 155853 picorv32.timer[31]
.sym 155854 picorv32.timer[24]
.sym 155855 picorv32.timer[25]
.sym 155856 picorv32.timer[26]
.sym 155857 picorv32.timer[27]
.sym 155858 $abc$60912$n5178
.sym 155859 $abc$60912$n5180
.sym 155860 $abc$60912$n5181
.sym 155861 $abc$60912$n5183
.sym 155863 picorv32.timer[31]
.sym 155864 $PACKER_VCC_NET_$glb_clk
.sym 155865 $auto$alumacc.cc:474:replace_alu$6787.C[31]
.sym 155866 $abc$60912$n6002
.sym 155867 $abc$60912$n5181
.sym 155868 picorv32.cpuregs_rs1[27]
.sym 155869 $abc$60912$n6013_1
.sym 155870 $abc$60912$n5184
.sym 155871 $abc$60912$n5186
.sym 155872 $abc$60912$n5187
.sym 155873 $abc$60912$n6087_1
.sym 155874 $abc$60912$n6002
.sym 155875 $abc$60912$n5186
.sym 155876 picorv32.cpuregs_rs1[30]
.sym 155877 $abc$60912$n6013_1
.sym 155878 $abc$60912$n7455
.sym 155879 $abc$60912$n7450
.sym 155880 picorv32.cpu_state[2]
.sym 155881 $abc$60912$n7456
.sym 155882 $abc$60912$n7154
.sym 155886 $abc$60912$n4554
.sym 155887 picorv32.cpuregs_rs1[30]
.sym 155888 $abc$60912$n7654
.sym 155889 $abc$60912$n7655
.sym 155890 picorv32.instr_maskirq
.sym 155891 picorv32.irq_mask[30]
.sym 155892 picorv32.instr_timer
.sym 155893 picorv32.timer[30]
.sym 155894 picorv32.timer[11]
.sym 155895 picorv32.instr_timer
.sym 155896 $abc$60912$n7440
.sym 155897 $abc$60912$n7439_1
.sym 155898 picorv32.instr_maskirq
.sym 155899 picorv32.irq_mask[2]
.sym 155900 picorv32.instr_timer
.sym 155901 picorv32.timer[2]
.sym 155902 $abc$60912$n7284
.sym 155903 $abc$60912$n7288
.sym 155904 $abc$60912$n7282
.sym 155905 picorv32.cpu_state[2]
.sym 155906 $abc$60912$n7317_1
.sym 155907 $abc$60912$n7318_1
.sym 155908 $abc$60912$n7313
.sym 155909 picorv32.cpu_state[2]
.sym 155910 storage_1[12][2]
.sym 155911 storage_1[13][2]
.sym 155912 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155913 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 155914 $abc$60912$n4609
.sym 155915 $abc$60912$n765
.sym 155918 $abc$60912$n4554
.sym 155919 picorv32.cpuregs_rs1[7]
.sym 155920 $abc$60912$n7387_1
.sym 155921 picorv32.cpu_state[2]
.sym 155922 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 155926 picorv32.irq_mask[1]
.sym 155927 picorv32.instr_maskirq
.sym 155928 $abc$60912$n7300
.sym 155929 $abc$60912$n7299
.sym 155930 storage_1[1][6]
.sym 155931 storage_1[5][6]
.sym 155932 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 155933 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 155934 $abc$60912$n7656
.sym 155935 $abc$60912$n7653
.sym 155936 picorv32.cpu_state[2]
.sym 155937 $abc$60912$n7659
.sym 155938 $abc$60912$n6201
.sym 155939 $abc$60912$n6202
.sym 155940 $abc$60912$n6181
.sym 155941 $abc$60912$n2698
.sym 155942 basesoc_sram_we[0]
.sym 155946 $abc$60912$n4609
.sym 155947 $abc$60912$n4634_1
.sym 155950 $abc$60912$n4618_1
.sym 155951 $abc$60912$n4620
.sym 155954 $abc$60912$n4608
.sym 155955 $abc$60912$n4570
.sym 155956 picorv32.cpu_state[1]
.sym 155958 $abc$60912$n4618_1
.sym 155959 $abc$60912$n4644_1
.sym 155960 $abc$60912$n4632
.sym 155961 $abc$60912$n8557_1
.sym 155962 picorv32.reg_op1[7]
.sym 155963 picorv32.cpu_state[4]
.sym 155964 $abc$60912$n7386_1
.sym 155965 $abc$60912$n7393_1
.sym 155966 $abc$60912$n4608
.sym 155967 $abc$60912$n4570
.sym 155968 picorv32.cpu_state[1]
.sym 155969 $abc$60912$n4617_1
.sym 155970 $abc$60912$n4635
.sym 155971 $abc$60912$n4609
.sym 155972 $abc$60912$n4634_1
.sym 155973 $abc$60912$n4633_1
.sym 155974 $abc$60912$n4635
.sym 155975 $abc$60912$n4925_1
.sym 155976 picorv32.cpu_state[0]
.sym 155978 picorv32.cpu_state[0]
.sym 155982 picorv32.irq_pending[2]
.sym 155983 $abc$60912$n6091_1
.sym 155984 picorv32.irq_mask[2]
.sym 155985 $abc$60912$n5247_1
.sym 155986 $abc$60912$n4537_1
.sym 155987 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 155988 picorv32.cpu_state[3]
.sym 155990 picorv32.irq_mask[0]
.sym 155991 $abc$60912$n5247_1
.sym 155992 $abc$60912$n6077_1
.sym 155993 picorv32.irq_pending[0]
.sym 155994 $abc$60912$n4635
.sym 155995 $abc$60912$n4925_1
.sym 155996 $abc$60912$n7673
.sym 155997 $abc$60912$n7672
.sym 155998 $abc$60912$n4537_1
.sym 155999 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 156000 picorv32.cpu_state[3]
.sym 156001 $abc$60912$n4641
.sym 156002 picorv32.cpu_state[2]
.sym 156003 picorv32.irq_mask[1]
.sym 156004 $abc$60912$n5247_1
.sym 156006 picorv32.cpu_state[2]
.sym 156007 $abc$60912$n4916_1
.sym 156008 picorv32.is_sll_srl_sra
.sym 156009 $abc$60912$n4921
.sym 156010 $abc$60912$n4926_1
.sym 156011 $abc$60912$n4924
.sym 156012 $abc$60912$n4520_1
.sym 156014 $abc$60912$n7154
.sym 156015 $abc$60912$n4609
.sym 156016 $abc$60912$n4568
.sym 156017 $abc$60912$n4520_1
.sym 156018 $abc$60912$n4537_1
.sym 156019 $abc$60912$n4565
.sym 156020 $abc$60912$n4543
.sym 156021 $abc$60912$n4520_1
.sym 156022 $abc$60912$n6090_1
.sym 156023 $abc$60912$n765
.sym 156024 $abc$60912$n4926_1
.sym 156025 $abc$60912$n4525
.sym 156026 picorv32.cpu_state[4]
.sym 156027 picorv32.reg_op1[0]
.sym 156028 $abc$60912$n7281
.sym 156029 $abc$60912$n7289
.sym 156030 $abc$60912$n4618_1
.sym 156031 picorv32.cpu_state[0]
.sym 156032 picorv32.cpu_state[1]
.sym 156033 picorv32.cpu_state[3]
.sym 156034 picorv32.irq_pending[2]
.sym 156035 picorv32.cpu_state[1]
.sym 156036 picorv32.cpu_state[4]
.sym 156037 picorv32.reg_op1[2]
.sym 156038 $abc$60912$n4520_1
.sym 156039 $abc$60912$n4919_1
.sym 156040 picorv32.cpu_state[5]
.sym 156042 picorv32.cpu_state[2]
.sym 156043 $abc$60912$n4916_1
.sym 156044 picorv32.is_sb_sh_sw
.sym 156045 $abc$60912$n4918
.sym 156046 picorv32.mem_wordsize[2]
.sym 156047 $abc$60912$n4930
.sym 156048 $abc$60912$n4947
.sym 156049 $abc$60912$n4946
.sym 156050 picorv32.mem_do_prefetch
.sym 156051 $abc$60912$n4537_1
.sym 156054 $abc$60912$n4944
.sym 156055 $abc$60912$n8028
.sym 156056 picorv32.cpu_state[1]
.sym 156057 $abc$60912$n8560_1
.sym 156058 $abc$60912$n4919_1
.sym 156059 picorv32.cpu_state[6]
.sym 156060 $abc$60912$n4928_1
.sym 156061 $abc$60912$n4520_1
.sym 156062 picorv32.is_slli_srli_srai
.sym 156063 picorv32.cpu_state[2]
.sym 156064 $abc$60912$n4922_1
.sym 156065 $abc$60912$n4520_1
.sym 156066 $abc$60912$n4930
.sym 156067 picorv32.mem_wordsize[0]
.sym 156068 $abc$60912$n8561
.sym 156069 $abc$60912$n765
.sym 156070 picorv32.mem_do_prefetch
.sym 156071 picorv32.mem_do_rinst
.sym 156074 picorv32.reg_out[0]
.sym 156075 picorv32.alu_out_q[0]
.sym 156076 picorv32.latched_stalu
.sym 156077 $abc$60912$n5371
.sym 156078 $abc$60912$n7276
.sym 156079 $abc$60912$n7278
.sym 156080 $abc$60912$n7290
.sym 156081 $abc$60912$n7280
.sym 156082 $abc$60912$n7277
.sym 156083 picorv32.mem_wordsize[2]
.sym 156084 picorv32.mem_wordsize[0]
.sym 156086 $abc$60912$n11433
.sym 156087 picorv32.cpu_state[3]
.sym 156088 $abc$60912$n7312
.sym 156089 $abc$60912$n7319_1
.sym 156090 picorv32.is_compare
.sym 156091 $abc$60912$n5034
.sym 156092 $abc$60912$n6619_1
.sym 156093 $abc$60912$n6654_1
.sym 156094 $abc$60912$n4934
.sym 156095 $abc$60912$n765
.sym 156096 $abc$60912$n4935
.sym 156098 $abc$60912$n4547_1
.sym 156099 $abc$60912$n765
.sym 156100 $abc$60912$n8028
.sym 156102 $abc$60912$n6108_1
.sym 156103 $abc$60912$n4881
.sym 156104 picorv32.reg_op1[1]
.sym 156105 picorv32.reg_op1[0]
.sym 156106 picorv32.reg_op1[1]
.sym 156107 picorv32.mem_wordsize[2]
.sym 156110 $abc$60912$n4931
.sym 156111 $abc$60912$n7020_1
.sym 156112 picorv32.reg_op1[8]
.sym 156114 $abc$60912$n4935
.sym 156115 $abc$60912$n8029
.sym 156116 $abc$60912$n7734
.sym 156117 $abc$60912$n7082
.sym 156118 $abc$60912$n4935
.sym 156119 $abc$60912$n4934
.sym 156120 $abc$60912$n765
.sym 156122 $abc$60912$n7294
.sym 156123 picorv32.mem_wordsize[2]
.sym 156124 picorv32.mem_wordsize[0]
.sym 156126 picorv32.latched_stalu
.sym 156127 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 156128 picorv32.cpu_state[3]
.sym 156130 picorv32.is_compare
.sym 156131 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 156132 $abc$60912$n4549
.sym 156133 $abc$60912$n6652_1
.sym 156134 $abc$60912$n4792
.sym 156135 $abc$60912$n4799
.sym 156138 $abc$60912$n6126_1
.sym 156139 $abc$60912$n7308
.sym 156140 picorv32.reg_op1[1]
.sym 156141 picorv32.reg_op1[0]
.sym 156142 $abc$60912$n6117_1
.sym 156143 $abc$60912$n4783_1
.sym 156144 picorv32.reg_op1[1]
.sym 156145 picorv32.reg_op1[0]
.sym 156146 $abc$60912$n7322_1
.sym 156147 picorv32.mem_wordsize[2]
.sym 156148 picorv32.mem_wordsize[0]
.sym 156150 $abc$60912$n7081
.sym 156151 picorv32.cpu_state[2]
.sym 156152 $abc$60912$n8702
.sym 156153 $abc$60912$n8701_1
.sym 156154 $abc$60912$n7307
.sym 156155 picorv32.mem_wordsize[2]
.sym 156156 picorv32.mem_wordsize[0]
.sym 156158 $abc$60912$n4774_1
.sym 156159 $abc$60912$n6135_1
.sym 156160 picorv32.reg_op1[1]
.sym 156161 picorv32.reg_op1[0]
.sym 156162 $abc$60912$n5740
.sym 156163 $abc$60912$n6126_1
.sym 156164 $abc$60912$n7308
.sym 156165 $abc$60912$n7399_1
.sym 156166 $abc$60912$n4747_1
.sym 156167 $abc$60912$n4754_1
.sym 156168 picorv32.mem_rdata_q[30]
.sym 156169 $abc$60912$n4540
.sym 156170 picorv32.decoded_rs2[0]
.sym 156171 $abc$60912$n5936
.sym 156172 picorv32.is_slli_srli_srai
.sym 156174 slave_sel_r[2]
.sym 156175 spiflash_sr[27]
.sym 156176 $abc$60912$n4475
.sym 156177 $abc$60912$n4775
.sym 156178 slave_sel_r[2]
.sym 156179 spiflash_sr[26]
.sym 156180 $abc$60912$n4475
.sym 156182 $abc$60912$n4738_1
.sym 156183 $abc$60912$n4745
.sym 156184 picorv32.mem_rdata_q[29]
.sym 156185 $abc$60912$n4540
.sym 156186 $abc$60912$n4738_1
.sym 156187 $abc$60912$n4745
.sym 156190 $abc$60912$n4747_1
.sym 156191 $abc$60912$n4754_1
.sym 156194 picorv32.decoded_rs2[2]
.sym 156195 $abc$60912$n5942
.sym 156196 picorv32.is_slli_srli_srai
.sym 156198 $abc$60912$n7368
.sym 156199 $abc$60912$n7498
.sym 156200 $abc$60912$n7496_1
.sym 156201 $abc$60912$n7290
.sym 156202 $abc$60912$n7368
.sym 156203 $abc$60912$n7399_1
.sym 156204 $abc$60912$n5333
.sym 156205 $abc$60912$n5740
.sym 156206 $abc$60912$n4756
.sym 156207 $abc$60912$n4763_1
.sym 156210 $abc$60912$n7351
.sym 156211 picorv32.mem_wordsize[2]
.sym 156212 picorv32.mem_wordsize[0]
.sym 156214 $abc$60912$n7352
.sym 156215 $abc$60912$n5324
.sym 156216 picorv32.reg_op1[1]
.sym 156217 picorv32.reg_op1[0]
.sym 156218 $abc$60912$n7367
.sym 156219 picorv32.mem_wordsize[2]
.sym 156220 picorv32.mem_wordsize[0]
.sym 156222 $abc$60912$n7368
.sym 156223 $abc$60912$n5333
.sym 156224 picorv32.reg_op1[1]
.sym 156225 picorv32.reg_op1[0]
.sym 156226 picorv32.reg_op1[4]
.sym 156227 $abc$60912$n6148
.sym 156228 $abc$60912$n5778
.sym 156230 picorv32.reg_out[7]
.sym 156231 picorv32.alu_out_q[7]
.sym 156232 picorv32.latched_stalu
.sym 156234 $abc$60912$n7337_1
.sym 156235 $abc$60912$n7399_1
.sym 156236 $abc$60912$n5315_1
.sym 156237 $abc$60912$n5740
.sym 156238 $abc$60912$n7448_1
.sym 156239 $abc$60912$n7380_1
.sym 156240 $abc$60912$n7396_1
.sym 156242 $abc$60912$n7447
.sym 156243 $abc$60912$n7290
.sym 156244 $abc$60912$n7449
.sym 156246 spiflash_sr[31]
.sym 156247 slave_sel_r[2]
.sym 156248 $abc$60912$n4476
.sym 156249 $abc$60912$n4478
.sym 156250 $abc$60912$n7380_1
.sym 156251 $abc$60912$n7290
.sym 156252 $abc$60912$n7385_1
.sym 156254 $abc$60912$n7472_1
.sym 156255 $abc$60912$n7396_1
.sym 156258 picorv32.reg_op1[30]
.sym 156259 picorv32.cpu_state[4]
.sym 156260 $abc$60912$n7651
.sym 156261 $abc$60912$n7652
.sym 156262 $abc$60912$n7164
.sym 156263 picorv32.cpu_state[2]
.sym 156264 $abc$60912$n8732
.sym 156265 $abc$60912$n8731_1
.sym 156266 $abc$60912$n7757
.sym 156267 $abc$60912$n8029
.sym 156268 $abc$60912$n7265
.sym 156270 picorv32.reg_out[12]
.sym 156271 picorv32.alu_out_q[12]
.sym 156272 picorv32.latched_stalu
.sym 156274 spiflash_sr[29]
.sym 156275 slave_sel_r[2]
.sym 156276 $abc$60912$n4476
.sym 156277 $abc$60912$n4478
.sym 156278 picorv32.reg_out[30]
.sym 156279 picorv32.alu_out_q[30]
.sym 156280 picorv32.latched_stalu
.sym 156282 $abc$60912$n4931
.sym 156283 $abc$60912$n7020_1
.sym 156284 picorv32.reg_op1[31]
.sym 156285 $abc$60912$n7264
.sym 156286 picorv32.reg_next_pc[12]
.sym 156287 picorv32.reg_out[12]
.sym 156288 $abc$60912$n5775
.sym 156290 spiflash_sr[30]
.sym 156291 slave_sel_r[2]
.sym 156292 $abc$60912$n4476
.sym 156293 $abc$60912$n4478
.sym 156294 picorv32.reg_next_pc[7]
.sym 156295 picorv32.reg_out[7]
.sym 156296 $abc$60912$n5775
.sym 156298 $abc$60912$n7017_1
.sym 156299 picorv32.reg_op1[14]
.sym 156300 $abc$60912$n7016_1
.sym 156301 picorv32.reg_op1[22]
.sym 156302 $abc$60912$n7017_1
.sym 156303 picorv32.reg_op1[17]
.sym 156304 $abc$60912$n7016_1
.sym 156305 picorv32.reg_op1[19]
.sym 156306 $abc$60912$n4935
.sym 156307 $abc$60912$n8029
.sym 156308 $abc$60912$n7744
.sym 156309 $abc$60912$n7161
.sym 156310 spiflash_sr[28]
.sym 156311 slave_sel_r[2]
.sym 156312 $abc$60912$n4476
.sym 156313 $abc$60912$n4478
.sym 156314 $abc$60912$n7163_1
.sym 156315 $abc$60912$n7162_1
.sym 156316 $abc$60912$n5251
.sym 156317 $abc$60912$n4922_1
.sym 156318 spiflash_sr[26]
.sym 156319 $abc$60912$n5205_1
.sym 156320 spiflash_bus_adr[17]
.sym 156321 $abc$60912$n5212
.sym 156322 $abc$60912$n4935
.sym 156323 $abc$60912$n8029
.sym 156324 $abc$60912$n7743
.sym 156325 $abc$60912$n7154_1
.sym 156327 picorv32.decoded_imm[0]
.sym 156328 picorv32.reg_op1[0]
.sym 156331 picorv32.decoded_imm[1]
.sym 156332 picorv32.reg_op1[1]
.sym 156333 $auto$alumacc.cc:474:replace_alu$6758.C[1]
.sym 156335 picorv32.decoded_imm[2]
.sym 156336 picorv32.reg_op1[2]
.sym 156337 $auto$alumacc.cc:474:replace_alu$6758.C[2]
.sym 156339 picorv32.decoded_imm[3]
.sym 156340 picorv32.reg_op1[3]
.sym 156341 $auto$alumacc.cc:474:replace_alu$6758.C[3]
.sym 156343 picorv32.decoded_imm[4]
.sym 156344 picorv32.reg_op1[4]
.sym 156345 $auto$alumacc.cc:474:replace_alu$6758.C[4]
.sym 156347 picorv32.decoded_imm[5]
.sym 156348 picorv32.reg_op1[5]
.sym 156349 $auto$alumacc.cc:474:replace_alu$6758.C[5]
.sym 156351 picorv32.decoded_imm[6]
.sym 156352 picorv32.reg_op1[6]
.sym 156353 $auto$alumacc.cc:474:replace_alu$6758.C[6]
.sym 156355 picorv32.decoded_imm[7]
.sym 156356 picorv32.reg_op1[7]
.sym 156357 $auto$alumacc.cc:474:replace_alu$6758.C[7]
.sym 156359 picorv32.decoded_imm[8]
.sym 156360 picorv32.reg_op1[8]
.sym 156361 $auto$alumacc.cc:474:replace_alu$6758.C[8]
.sym 156363 picorv32.decoded_imm[9]
.sym 156364 picorv32.reg_op1[9]
.sym 156365 $auto$alumacc.cc:474:replace_alu$6758.C[9]
.sym 156367 picorv32.decoded_imm[10]
.sym 156368 picorv32.reg_op1[10]
.sym 156369 $auto$alumacc.cc:474:replace_alu$6758.C[10]
.sym 156371 picorv32.decoded_imm[11]
.sym 156372 picorv32.reg_op1[11]
.sym 156373 $auto$alumacc.cc:474:replace_alu$6758.C[11]
.sym 156375 picorv32.decoded_imm[12]
.sym 156376 picorv32.reg_op1[12]
.sym 156377 $auto$alumacc.cc:474:replace_alu$6758.C[12]
.sym 156379 picorv32.decoded_imm[13]
.sym 156380 picorv32.reg_op1[13]
.sym 156381 $auto$alumacc.cc:474:replace_alu$6758.C[13]
.sym 156383 picorv32.decoded_imm[14]
.sym 156384 picorv32.reg_op1[14]
.sym 156385 $auto$alumacc.cc:474:replace_alu$6758.C[14]
.sym 156387 picorv32.decoded_imm[15]
.sym 156388 picorv32.reg_op1[15]
.sym 156389 $auto$alumacc.cc:474:replace_alu$6758.C[15]
.sym 156391 picorv32.decoded_imm[16]
.sym 156392 picorv32.reg_op1[16]
.sym 156393 $auto$alumacc.cc:474:replace_alu$6758.C[16]
.sym 156395 picorv32.decoded_imm[17]
.sym 156396 picorv32.reg_op1[17]
.sym 156397 $auto$alumacc.cc:474:replace_alu$6758.C[17]
.sym 156399 picorv32.decoded_imm[18]
.sym 156400 picorv32.reg_op1[18]
.sym 156401 $auto$alumacc.cc:474:replace_alu$6758.C[18]
.sym 156403 picorv32.decoded_imm[19]
.sym 156404 picorv32.reg_op1[19]
.sym 156405 $auto$alumacc.cc:474:replace_alu$6758.C[19]
.sym 156407 picorv32.decoded_imm[20]
.sym 156408 picorv32.reg_op1[20]
.sym 156409 $auto$alumacc.cc:474:replace_alu$6758.C[20]
.sym 156411 picorv32.decoded_imm[21]
.sym 156412 picorv32.reg_op1[21]
.sym 156413 $auto$alumacc.cc:474:replace_alu$6758.C[21]
.sym 156415 picorv32.decoded_imm[22]
.sym 156416 picorv32.reg_op1[22]
.sym 156417 $auto$alumacc.cc:474:replace_alu$6758.C[22]
.sym 156419 picorv32.decoded_imm[23]
.sym 156420 picorv32.reg_op1[23]
.sym 156421 $auto$alumacc.cc:474:replace_alu$6758.C[23]
.sym 156423 picorv32.decoded_imm[24]
.sym 156424 picorv32.reg_op1[24]
.sym 156425 $auto$alumacc.cc:474:replace_alu$6758.C[24]
.sym 156427 picorv32.decoded_imm[25]
.sym 156428 picorv32.reg_op1[25]
.sym 156429 $auto$alumacc.cc:474:replace_alu$6758.C[25]
.sym 156431 picorv32.decoded_imm[26]
.sym 156432 picorv32.reg_op1[26]
.sym 156433 $auto$alumacc.cc:474:replace_alu$6758.C[26]
.sym 156435 picorv32.decoded_imm[27]
.sym 156436 picorv32.reg_op1[27]
.sym 156437 $auto$alumacc.cc:474:replace_alu$6758.C[27]
.sym 156439 picorv32.decoded_imm[28]
.sym 156440 picorv32.reg_op1[28]
.sym 156441 $auto$alumacc.cc:474:replace_alu$6758.C[28]
.sym 156443 picorv32.decoded_imm[29]
.sym 156444 picorv32.reg_op1[29]
.sym 156445 $auto$alumacc.cc:474:replace_alu$6758.C[29]
.sym 156447 picorv32.decoded_imm[30]
.sym 156448 picorv32.reg_op1[30]
.sym 156449 $auto$alumacc.cc:474:replace_alu$6758.C[30]
.sym 156453 $nextpnr_ICESTORM_LC_39$I3
.sym 156454 $abc$60912$n4931
.sym 156455 $abc$60912$n7020_1
.sym 156456 picorv32.reg_op1[21]
.sym 156458 $abc$60912$n4935
.sym 156459 $abc$60912$n8029
.sym 156460 $abc$60912$n7747
.sym 156461 $abc$60912$n7186_1
.sym 156462 $abc$60912$n7017_1
.sym 156463 picorv32.reg_op1[23]
.sym 156464 $abc$60912$n7016_1
.sym 156465 picorv32.reg_op1[31]
.sym 156466 $abc$60912$n5205_1
.sym 156467 spiflash_sr[30]
.sym 156468 spiflash_bus_adr[21]
.sym 156469 $abc$60912$n5212
.sym 156470 picorv32.reg_next_pc[30]
.sym 156471 picorv32.reg_out[30]
.sym 156472 $abc$60912$n5775
.sym 156474 $abc$60912$n5205_1
.sym 156475 spiflash_sr[29]
.sym 156476 spiflash_bus_adr[20]
.sym 156477 $abc$60912$n5212
.sym 156478 $abc$60912$n5205_1
.sym 156479 spiflash_sr[28]
.sym 156480 spiflash_bus_adr[19]
.sym 156481 $abc$60912$n5212
.sym 156482 $abc$60912$n5205_1
.sym 156483 spiflash_sr[27]
.sym 156484 spiflash_bus_adr[18]
.sym 156485 $abc$60912$n5212
.sym 156486 $abc$60912$n6887_1
.sym 156487 $abc$60912$n6890_1
.sym 156488 $abc$60912$n6888_1
.sym 156490 picorv32.reg_op1[17]
.sym 156491 picorv32.cpu_state[4]
.sym 156492 $abc$60912$n7509_1
.sym 156493 $abc$60912$n7510
.sym 156494 picorv32.reg_out[17]
.sym 156495 picorv32.alu_out_q[17]
.sym 156496 picorv32.latched_stalu
.sym 156498 $abc$60912$n4935
.sym 156499 $abc$60912$n8029
.sym 156500 $abc$60912$n7750
.sym 156501 $abc$60912$n7210_1
.sym 156502 $abc$60912$n4476
.sym 156503 $abc$60912$n4478
.sym 156506 slave_sel_r[2]
.sym 156507 spiflash_sr[22]
.sym 156508 $abc$60912$n4904_1
.sym 156509 $abc$60912$n4475
.sym 156510 spiflash_bus_dat_w[17]
.sym 156514 picorv32.reg_next_pc[17]
.sym 156515 picorv32.reg_out[17]
.sym 156516 $abc$60912$n5775
.sym 156518 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 156522 slave_sel_r[2]
.sym 156523 spiflash_sr[18]
.sym 156524 $abc$60912$n4475
.sym 156526 slave_sel_r[2]
.sym 156527 spiflash_sr[20]
.sym 156528 $abc$60912$n4475
.sym 156530 slave_sel_r[2]
.sym 156531 spiflash_sr[17]
.sym 156532 $abc$60912$n4475
.sym 156534 slave_sel_r[2]
.sym 156535 spiflash_sr[23]
.sym 156536 $abc$60912$n4894
.sym 156537 $abc$60912$n4475
.sym 156541 $abc$60912$n7020_1
.sym 156542 slave_sel_r[2]
.sym 156543 spiflash_sr[19]
.sym 156544 $abc$60912$n4475
.sym 156546 storage_1[12][3]
.sym 156547 storage_1[13][3]
.sym 156548 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 156549 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 156550 $abc$60912$n9035
.sym 156551 $abc$60912$n6135
.sym 156552 $abc$60912$n9029
.sym 156553 $abc$60912$n4667
.sym 156554 $abc$60912$n9043
.sym 156555 $abc$60912$n6147
.sym 156556 $abc$60912$n9029
.sym 156557 $abc$60912$n4667
.sym 156558 $abc$60912$n9028
.sym 156559 $abc$60912$n6125
.sym 156560 $abc$60912$n9029
.sym 156561 $abc$60912$n4667
.sym 156562 $abc$60912$n9039
.sym 156563 $abc$60912$n6141
.sym 156564 $abc$60912$n9029
.sym 156565 $abc$60912$n4667
.sym 156566 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 156570 $abc$60912$n9033
.sym 156571 $abc$60912$n6132
.sym 156572 $abc$60912$n9029
.sym 156573 $abc$60912$n4667
.sym 156574 $abc$60912$n9037
.sym 156575 $abc$60912$n6138
.sym 156576 $abc$60912$n9029
.sym 156577 $abc$60912$n4667
.sym 156578 $abc$60912$n9041
.sym 156579 $abc$60912$n6144
.sym 156580 $abc$60912$n9029
.sym 156581 $abc$60912$n4667
.sym 156582 spiflash_bus_dat_w[21]
.sym 156586 spiflash_bus_dat_w[18]
.sym 156590 storage_1[10][7]
.sym 156591 storage_1[11][7]
.sym 156592 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 156593 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 156594 spiflash_bus_dat_w[20]
.sym 156598 spiflash_bus_dat_w[19]
.sym 156602 $abc$60912$n6907_1
.sym 156603 $abc$60912$n6908_1
.sym 156609 $abc$60912$n5778
.sym 156610 spiflash_bus_dat_w[22]
.sym 156614 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 156621 basesoc_uart_phy_rx_reg[3]
.sym 156625 spiflash_sr[27]
.sym 156626 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 156630 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 156637 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 156641 spiflash_sr[28]
.sym 156645 $abc$60912$n6129
.sym 156649 picorv32.reg_op1[0]
.sym 156657 $abc$60912$n7752
.sym 156661 $abc$60912$n4811
.sym 156665 $abc$60912$n5778
.sym 156673 picorv32.cpu_state[3]
.sym 156677 $abc$60912$n9046
.sym 156681 $abc$60912$n5902
.sym 156693 $abc$60912$n4520_1
.sym 156713 $abc$60912$n6187
.sym 156717 picorv32.reg_out[10]
.sym 156721 $abc$60912$n7355
.sym 156725 spiflash_bus_adr[4]
.sym 156729 picorv32.reg_op1[16]
.sym 156741 $abc$60912$n2702
.sym 156745 picorv32.irq_mask[3]
.sym 156749 $abc$60912$n7326_1
.sym 156757 $abc$60912$n6013_1
.sym 156761 picorv32.cpuregs_rs1[2]
.sym 156762 picorv32.count_cycle[37]
.sym 156763 picorv32.instr_rdcycleh
.sym 156764 $abc$60912$n7361
.sym 156769 $abc$60912$n8073
.sym 156773 $abc$60912$n7451_1
.sym 156774 picorv32.cpu_state[2]
.sym 156775 picorv32.instr_timer
.sym 156778 $abc$60912$n7388_1
.sym 156779 $abc$60912$n7389_1
.sym 156780 $abc$60912$n7392_1
.sym 156782 picorv32.count_instr[37]
.sym 156783 $abc$60912$n7360
.sym 156784 $abc$60912$n7287
.sym 156785 picorv32.instr_rdinstrh
.sym 156786 $abc$60912$n7359
.sym 156787 $abc$60912$n7362
.sym 156788 $abc$60912$n7357
.sym 156789 picorv32.cpu_state[2]
.sym 156790 picorv32.instr_maskirq
.sym 156791 picorv32.irq_mask[7]
.sym 156792 picorv32.instr_timer
.sym 156793 picorv32.timer[7]
.sym 156794 picorv32.instr_maskirq
.sym 156795 picorv32.irq_mask[5]
.sym 156796 picorv32.instr_timer
.sym 156797 picorv32.timer[5]
.sym 156798 picorv32.instr_maskirq
.sym 156799 picorv32.irq_mask[3]
.sym 156800 picorv32.instr_timer
.sym 156801 picorv32.timer[3]
.sym 156802 $abc$60912$n6002
.sym 156803 $abc$60912$n5147
.sym 156804 picorv32.cpuregs_rs1[4]
.sym 156805 $abc$60912$n6013_1
.sym 156806 $abc$60912$n4554
.sym 156807 picorv32.cpuregs_rs1[20]
.sym 156808 $abc$60912$n7546
.sym 156810 $abc$60912$n4554
.sym 156811 picorv32.cpuregs_rs1[14]
.sym 156812 $abc$60912$n7476
.sym 156814 $abc$60912$n6002
.sym 156815 $abc$60912$n5159
.sym 156816 picorv32.cpuregs_rs1[12]
.sym 156817 $abc$60912$n6013_1
.sym 156818 $abc$60912$n6002
.sym 156819 $abc$60912$n5154
.sym 156820 picorv32.cpuregs_rs1[9]
.sym 156821 $abc$60912$n6013_1
.sym 156822 picorv32.instr_timer
.sym 156823 picorv32.timer[15]
.sym 156824 $abc$60912$n4554
.sym 156825 picorv32.cpuregs_rs1[15]
.sym 156826 $abc$60912$n7329_1
.sym 156827 $abc$60912$n7332_1
.sym 156828 $abc$60912$n7327_1
.sym 156829 picorv32.cpu_state[2]
.sym 156830 picorv32.timer[10]
.sym 156831 picorv32.instr_timer
.sym 156832 $abc$60912$n7428
.sym 156833 $abc$60912$n7427_1
.sym 156834 picorv32.instr_maskirq
.sym 156835 picorv32.irq_mask[9]
.sym 156836 picorv32.instr_timer
.sym 156837 picorv32.timer[9]
.sym 156838 $abc$60912$n6002
.sym 156839 $abc$60912$n5168
.sym 156840 picorv32.cpuregs_rs1[18]
.sym 156841 $abc$60912$n6013_1
.sym 156842 $abc$60912$n6002
.sym 156843 $abc$60912$n5169
.sym 156844 picorv32.cpuregs_rs1[19]
.sym 156845 $abc$60912$n6013_1
.sym 156846 $abc$60912$n7549
.sym 156847 $abc$60912$n7550
.sym 156848 $abc$60912$n7545_1
.sym 156849 picorv32.cpu_state[2]
.sym 156850 $abc$60912$n7464
.sym 156851 $abc$60912$n7467
.sym 156852 $abc$60912$n7468
.sym 156854 $abc$60912$n6002
.sym 156855 $abc$60912$n5166
.sym 156856 picorv32.cpuregs_rs1[17]
.sym 156857 $abc$60912$n6013_1
.sym 156858 picorv32.count_cycle[53]
.sym 156859 picorv32.instr_rdcycleh
.sym 156860 $abc$60912$n7559
.sym 156862 picorv32.instr_maskirq
.sym 156863 picorv32.irq_mask[22]
.sym 156864 picorv32.instr_timer
.sym 156865 picorv32.timer[22]
.sym 156866 picorv32.timer[12]
.sym 156867 picorv32.instr_timer
.sym 156868 $abc$60912$n7452
.sym 156869 $abc$60912$n7451_1
.sym 156870 $abc$60912$n6002
.sym 156871 $abc$60912$n5180
.sym 156872 picorv32.cpuregs_rs1[26]
.sym 156873 $abc$60912$n6013_1
.sym 156874 basesoc_sram_we[0]
.sym 156875 $abc$60912$n5538
.sym 156878 picorv32.instr_maskirq
.sym 156879 picorv32.irq_mask[28]
.sym 156880 picorv32.instr_timer
.sym 156881 picorv32.timer[28]
.sym 156882 $abc$60912$n4554
.sym 156883 picorv32.cpuregs_rs1[26]
.sym 156884 $abc$60912$n7612
.sym 156886 $abc$60912$n6002
.sym 156887 $abc$60912$n5178
.sym 156888 picorv32.cpuregs_rs1[25]
.sym 156889 $abc$60912$n6013_1
.sym 156890 $abc$60912$n7615
.sym 156891 $abc$60912$n7616
.sym 156892 $abc$60912$n7611
.sym 156893 picorv32.cpu_state[2]
.sym 156894 $abc$60912$n7636
.sym 156895 $abc$60912$n7637
.sym 156896 $abc$60912$n7632
.sym 156897 picorv32.cpu_state[2]
.sym 156898 $abc$60912$n6002
.sym 156899 $abc$60912$n5187
.sym 156900 picorv32.cpuregs_rs1[31]
.sym 156901 $abc$60912$n6013_1
.sym 156902 picorv32.instr_maskirq
.sym 156903 picorv32.irq_mask[10]
.sym 156904 $abc$60912$n4554
.sym 156905 picorv32.cpuregs_rs1[10]
.sym 156906 picorv32.mem_rdata_q[13]
.sym 156910 $abc$60912$n7580
.sym 156911 $abc$60912$n7583
.sym 156912 $abc$60912$n7578_1
.sym 156913 picorv32.cpu_state[2]
.sym 156914 $abc$60912$n8055
.sym 156915 $abc$60912$n6196
.sym 156916 $abc$60912$n8045
.sym 156918 $abc$60912$n7429
.sym 156919 $abc$60912$n7426
.sym 156920 picorv32.cpu_state[2]
.sym 156921 $abc$60912$n8767_1
.sym 156922 $abc$60912$n8073
.sym 156923 $abc$60912$n6196
.sym 156924 $abc$60912$n8063
.sym 156925 $abc$60912$n2699
.sym 156926 $abc$60912$n8077
.sym 156927 $abc$60912$n6202
.sym 156928 $abc$60912$n8063
.sym 156929 $abc$60912$n2699
.sym 156930 picorv32.instr_maskirq
.sym 156931 picorv32.irq_mask[24]
.sym 156932 picorv32.instr_timer
.sym 156933 picorv32.timer[24]
.sym 156934 picorv32.irq_pending[5]
.sym 156935 picorv32.cpu_state[1]
.sym 156936 $abc$60912$n7356
.sym 156937 $abc$60912$n7363
.sym 156938 $abc$60912$n4554
.sym 156939 picorv32.cpuregs_rs1[13]
.sym 156940 $abc$60912$n7463_1
.sym 156941 picorv32.cpu_state[2]
.sym 156942 $abc$60912$n4554
.sym 156943 picorv32.cpuregs_rs1[27]
.sym 156944 $abc$60912$n7622
.sym 156945 $abc$60912$n7625
.sym 156946 $abc$60912$n8075
.sym 156947 $abc$60912$n6199
.sym 156948 $abc$60912$n8063
.sym 156949 $abc$60912$n2699
.sym 156950 $abc$60912$n4678
.sym 156951 $abc$60912$n4667
.sym 156952 $abc$60912$n4679
.sym 156953 $abc$60912$n4680_1
.sym 156954 $abc$60912$n8057
.sym 156955 $abc$60912$n6199
.sym 156956 $abc$60912$n8045
.sym 156958 $abc$60912$n4668_1
.sym 156959 $abc$60912$n4667
.sym 156960 $abc$60912$n4669
.sym 156961 $abc$60912$n4670
.sym 156962 picorv32.instr_maskirq
.sym 156963 picorv32.irq_mask[27]
.sym 156964 picorv32.instr_timer
.sym 156965 picorv32.timer[27]
.sym 156966 picorv32.irq_pending[3]
.sym 156967 picorv32.irq_mask[3]
.sym 156970 picorv32.irq_pending[12]
.sym 156971 picorv32.cpu_state[1]
.sym 156972 picorv32.cpu_state[4]
.sym 156973 picorv32.reg_op1[12]
.sym 156974 picorv32.cpu_state[2]
.sym 156975 $abc$60912$n7500
.sym 156976 $abc$60912$n7507
.sym 156978 picorv32.irq_mask[3]
.sym 156979 picorv32.irq_pending[3]
.sym 156982 picorv32.irq_pending[16]
.sym 156983 picorv32.cpu_state[1]
.sym 156984 picorv32.cpu_state[4]
.sym 156985 picorv32.reg_op1[16]
.sym 156986 $abc$60912$n11443
.sym 156987 picorv32.cpu_state[3]
.sym 156988 $abc$60912$n7457_1
.sym 156990 picorv32.reg_op1[13]
.sym 156991 picorv32.cpu_state[4]
.sym 156992 $abc$60912$n7462
.sym 156993 $abc$60912$n7469_1
.sym 156994 picorv32.reg_op1[14]
.sym 156995 picorv32.cpu_state[4]
.sym 156996 $abc$60912$n7474
.sym 156997 $abc$60912$n7481_1
.sym 156998 picorv32.irq_pending[0]
.sym 156999 picorv32.irq_pending[1]
.sym 157000 picorv32.irq_pending[2]
.sym 157001 picorv32.irq_pending[3]
.sym 157002 picorv32.irq_pending[3]
.sym 157003 picorv32.cpu_state[1]
.sym 157004 $abc$60912$n7326_1
.sym 157005 $abc$60912$n7333_1
.sym 157006 $abc$60912$n9096
.sym 157007 $abc$60912$n6202
.sym 157008 $abc$60912$n9082
.sym 157009 $abc$60912$n2701
.sym 157010 picorv32.irq_pending[10]
.sym 157011 picorv32.irq_mask[10]
.sym 157014 basesoc_sram_we[0]
.sym 157015 $abc$60912$n5535
.sym 157018 picorv32.reg_op1[8]
.sym 157019 picorv32.cpu_state[4]
.sym 157020 $abc$60912$n7401_1
.sym 157021 $abc$60912$n7408_1
.sym 157022 picorv32.cpu_state[4]
.sym 157023 picorv32.reg_op1[21]
.sym 157026 $abc$60912$n10376
.sym 157027 $abc$60912$n6202
.sym 157028 $abc$60912$n10362
.sym 157029 $abc$60912$n2702
.sym 157030 $abc$60912$n4917_1
.sym 157031 picorv32.cpu_state[2]
.sym 157034 picorv32.cpu_state[3]
.sym 157035 $abc$60912$n11431
.sym 157036 picorv32.cpu_state[1]
.sym 157037 picorv32.irq_pending[0]
.sym 157038 $abc$60912$n4544
.sym 157039 picorv32.is_lb_lh_lw_lbu_lhu
.sym 157042 picorv32.is_sll_srl_sra
.sym 157043 picorv32.is_sb_sh_sw
.sym 157044 picorv32.is_lb_lh_lw_lbu_lhu
.sym 157045 $abc$60912$n4563_1
.sym 157046 $abc$60912$n4520_1
.sym 157047 $abc$60912$n4917_1
.sym 157048 $abc$60912$n4563_1
.sym 157050 $abc$60912$n4544
.sym 157051 $abc$60912$n4562
.sym 157052 $abc$60912$n4564
.sym 157053 picorv32.cpu_state[2]
.sym 157054 basesoc_sram_we[0]
.sym 157058 picorv32.reg_op1[20]
.sym 157059 picorv32.cpu_state[4]
.sym 157060 $abc$60912$n7544
.sym 157061 $abc$60912$n7551_1
.sym 157062 picorv32.cpu_state[0]
.sym 157063 picorv32.cpu_state[1]
.sym 157064 $abc$60912$n4938
.sym 157066 picorv32.cpu_state[0]
.sym 157067 picorv32.cpu_state[5]
.sym 157070 picorv32.cpu_state[4]
.sym 157071 picorv32.cpu_state[2]
.sym 157074 picorv32.reg_op1[23]
.sym 157075 picorv32.cpu_state[4]
.sym 157076 $abc$60912$n7577
.sym 157077 $abc$60912$n7584_1
.sym 157078 picorv32.instr_sh
.sym 157079 picorv32.instr_sb
.sym 157080 picorv32.cpu_state[5]
.sym 157081 $abc$60912$n4932
.sym 157082 $abc$60912$n4931
.sym 157083 picorv32.cpu_state[0]
.sym 157084 $abc$60912$n4937
.sym 157085 $abc$60912$n4834
.sym 157086 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 157090 $abc$60912$n4932
.sym 157091 $abc$60912$n765
.sym 157092 picorv32.instr_sh
.sym 157093 picorv32.cpu_state[5]
.sym 157094 picorv32.reg_op1[0]
.sym 157095 picorv32.mem_wordsize[0]
.sym 157096 picorv32.mem_wordsize[2]
.sym 157097 picorv32.reg_op1[1]
.sym 157098 picorv32.cpu_state[1]
.sym 157099 $abc$60912$n4936
.sym 157102 $abc$60912$n4774
.sym 157103 picorv32.cpu_state[2]
.sym 157106 $abc$60912$n4777
.sym 157107 picorv32.cpu_state[3]
.sym 157110 $abc$60912$n4937
.sym 157111 $abc$60912$n4939
.sym 157114 $abc$60912$n8769
.sym 157115 picorv32.irq_pending[10]
.sym 157116 picorv32.cpu_state[1]
.sym 157117 $abc$60912$n8768
.sym 157118 picorv32.cpuregs_wrdata[0]
.sym 157122 picorv32.mem_wordsize[0]
.sym 157123 picorv32.latched_is_lu
.sym 157126 $abc$60912$n6833
.sym 157127 $abc$60912$n6834
.sym 157128 $abc$60912$n5902
.sym 157129 $abc$60912$n6726
.sym 157131 picorv32.decoded_imm[0]
.sym 157132 picorv32.reg_pc[0]
.sym 157134 $abc$60912$n6830
.sym 157135 $abc$60912$n6831
.sym 157136 $abc$60912$n5902
.sym 157137 $abc$60912$n6726
.sym 157138 $abc$60912$n6842
.sym 157139 $abc$60912$n6843
.sym 157140 $abc$60912$n5902
.sym 157141 $abc$60912$n6726
.sym 157142 picorv32.reg_op1[10]
.sym 157143 $abc$60912$n6160_1
.sym 157144 $abc$60912$n5778
.sym 157146 $abc$60912$n6812
.sym 157147 $abc$60912$n6813
.sym 157148 $abc$60912$n5902
.sym 157149 $abc$60912$n6726
.sym 157150 $abc$60912$n6851
.sym 157151 $abc$60912$n6852
.sym 157152 $abc$60912$n5902
.sym 157153 $abc$60912$n6726
.sym 157154 picorv32.cpu_state[3]
.sym 157155 $abc$60912$n11434
.sym 157156 picorv32.cpu_state[4]
.sym 157157 picorv32.reg_op1[3]
.sym 157158 picorv32.instr_lui
.sym 157159 picorv32.reg_pc[0]
.sym 157160 picorv32.cpuregs_rs1[0]
.sym 157161 picorv32.is_lui_auipc_jal
.sym 157162 $abc$60912$n7306
.sym 157163 $abc$60912$n7309
.sym 157164 $abc$60912$n7290
.sym 157165 $abc$60912$n7311
.sym 157166 picorv32.cpuregs_wrdata[13]
.sym 157170 $abc$60912$n7424_1
.sym 157171 $abc$60912$n7380_1
.sym 157172 $abc$60912$n7396_1
.sym 157173 $abc$60912$n4937
.sym 157174 picorv32.cpuregs_wrdata[7]
.sym 157178 $abc$60912$n4783_1
.sym 157179 $abc$60912$n7498
.sym 157182 picorv32.cpuregs_wrdata[3]
.sym 157186 picorv32.cpuregs_wrdata[6]
.sym 157190 $abc$60912$n6870
.sym 157191 $abc$60912$n6831
.sym 157192 $abc$60912$n5937_1
.sym 157193 $abc$60912$n6774
.sym 157194 $abc$60912$n6858
.sym 157195 $abc$60912$n6813
.sym 157196 $abc$60912$n5937_1
.sym 157197 $abc$60912$n6774
.sym 157198 $abc$60912$n6872
.sym 157199 $abc$60912$n6834
.sym 157200 $abc$60912$n5937_1
.sym 157201 $abc$60912$n6774
.sym 157202 $abc$60912$n6878
.sym 157203 $abc$60912$n6843
.sym 157204 $abc$60912$n5937_1
.sym 157205 $abc$60912$n6774
.sym 157206 $abc$60912$n6884
.sym 157207 $abc$60912$n6852
.sym 157208 $abc$60912$n5937_1
.sym 157209 $abc$60912$n6774
.sym 157210 $abc$60912$n7597
.sym 157211 $abc$60912$n7496_1
.sym 157212 $abc$60912$n7290
.sym 157213 $abc$60912$n7598
.sym 157214 $abc$60912$n7335_1
.sym 157215 $abc$60912$n7338_1
.sym 157216 $abc$60912$n7290
.sym 157217 $abc$60912$n7340_1
.sym 157218 $abc$60912$n6880
.sym 157219 $abc$60912$n6846
.sym 157220 $abc$60912$n5937_1
.sym 157221 $abc$60912$n6774
.sym 157222 $abc$60912$n4765_1
.sym 157223 $abc$60912$n4772
.sym 157224 picorv32.mem_rdata_q[31]
.sym 157225 $abc$60912$n4540
.sym 157226 $abc$60912$n7383_1
.sym 157227 $abc$60912$n4837
.sym 157228 picorv32.reg_op1[1]
.sym 157229 picorv32.reg_op1[0]
.sym 157230 $abc$60912$n7397_1
.sym 157231 $abc$60912$n7395_1
.sym 157232 $abc$60912$n7290
.sym 157233 $abc$60912$n7400_1
.sym 157234 $abc$60912$n7350
.sym 157235 $abc$60912$n7353
.sym 157236 $abc$60912$n7290
.sym 157237 $abc$60912$n7355
.sym 157238 picorv32.reg_next_pc[4]
.sym 157239 picorv32.reg_out[4]
.sym 157240 $abc$60912$n5775
.sym 157242 picorv32.reg_out[4]
.sym 157243 picorv32.alu_out_q[4]
.sym 157244 picorv32.latched_stalu
.sym 157246 $abc$60912$n4765_1
.sym 157247 $abc$60912$n4772
.sym 157250 $abc$60912$n7382_1
.sym 157251 picorv32.mem_wordsize[2]
.sym 157252 picorv32.mem_wordsize[0]
.sym 157254 $abc$60912$n7459
.sym 157255 $abc$60912$n7395_1
.sym 157256 $abc$60912$n7290
.sym 157257 $abc$60912$n7461
.sym 157258 $abc$60912$n7471
.sym 157259 $abc$60912$n7395_1
.sym 157260 $abc$60912$n7290
.sym 157261 $abc$60912$n7473
.sym 157262 $abc$60912$n7380_1
.sym 157263 $abc$60912$n7396_1
.sym 157266 picorv32.reg_out[8]
.sym 157267 picorv32.alu_out_q[8]
.sym 157268 picorv32.latched_stalu
.sym 157270 picorv32.reg_out[10]
.sym 157271 picorv32.alu_out_q[10]
.sym 157272 picorv32.latched_stalu
.sym 157274 $abc$60912$n7352
.sym 157275 $abc$60912$n7399_1
.sym 157276 $abc$60912$n5324
.sym 157277 $abc$60912$n5740
.sym 157278 picorv32.reg_next_pc[8]
.sym 157279 picorv32.reg_out[8]
.sym 157280 $abc$60912$n5775
.sym 157282 $abc$60912$n7460_1
.sym 157283 $abc$60912$n7396_1
.sym 157286 $abc$60912$n7337_1
.sym 157287 $abc$60912$n7498
.sym 157288 $abc$60912$n7496_1
.sym 157289 $abc$60912$n7290
.sym 157290 $abc$60912$n7267
.sym 157291 picorv32.cpu_state[2]
.sym 157292 $abc$60912$n4935
.sym 157293 $abc$60912$n7757
.sym 157294 picorv32.cpu_state[3]
.sym 157295 $abc$60912$n11436
.sym 157296 picorv32.cpu_state[4]
.sym 157297 picorv32.reg_op1[5]
.sym 157298 $abc$60912$n4931
.sym 157299 $abc$60912$n7020_1
.sym 157300 picorv32.reg_op1[18]
.sym 157302 basesoc_uart_phy_rx_reg[7]
.sym 157306 basesoc_uart_phy_rx_reg[6]
.sym 157310 picorv32.instr_lui
.sym 157311 picorv32.reg_pc[2]
.sym 157312 picorv32.cpuregs_rs1[2]
.sym 157313 picorv32.is_lui_auipc_jal
.sym 157314 picorv32.instr_lui
.sym 157315 picorv32.reg_pc[31]
.sym 157316 picorv32.cpuregs_rs1[31]
.sym 157317 picorv32.is_lui_auipc_jal
.sym 157318 picorv32.reg_op1[9]
.sym 157319 $abc$60912$n6158_1
.sym 157320 $abc$60912$n5778
.sym 157322 picorv32.reg_out[9]
.sym 157323 picorv32.alu_out_q[9]
.sym 157324 picorv32.latched_stalu
.sym 157326 picorv32.reg_next_pc[9]
.sym 157327 picorv32.reg_out[9]
.sym 157328 $abc$60912$n5775
.sym 157330 picorv32.reg_op1[6]
.sym 157331 $abc$60912$n6152_1
.sym 157332 $abc$60912$n5778
.sym 157334 $abc$60912$n7017_1
.sym 157335 picorv32.reg_op1[13]
.sym 157336 $abc$60912$n7016_1
.sym 157337 picorv32.reg_op1[21]
.sym 157338 picorv32.reg_op1[19]
.sym 157339 $abc$60912$n6178_1
.sym 157340 $abc$60912$n5778
.sym 157342 $abc$60912$n7017_1
.sym 157343 picorv32.reg_op1[16]
.sym 157344 $abc$60912$n7016_1
.sym 157345 picorv32.reg_op1[18]
.sym 157346 $abc$60912$n7156_1
.sym 157347 $abc$60912$n7155
.sym 157348 $abc$60912$n5251
.sym 157349 $abc$60912$n4922_1
.sym 157350 $abc$60912$n4811
.sym 157351 $abc$60912$n7498
.sym 157352 $abc$60912$n7496_1
.sym 157353 $abc$60912$n7290
.sym 157355 picorv32.decoded_imm[31]
.sym 157356 picorv32.reg_op1[31]
.sym 157357 $auto$alumacc.cc:474:replace_alu$6758.C[31]
.sym 157358 picorv32.reg_out[16]
.sym 157359 picorv32.alu_out_q[16]
.sym 157360 picorv32.latched_stalu
.sym 157362 $abc$60912$n11447
.sym 157363 picorv32.cpu_state[3]
.sym 157364 $abc$60912$n7495
.sym 157365 $abc$60912$n7499_1
.sym 157366 $abc$60912$n7575_1
.sym 157367 $abc$60912$n7576
.sym 157370 picorv32.reg_out[23]
.sym 157371 picorv32.alu_out_q[23]
.sym 157372 picorv32.latched_stalu
.sym 157374 $abc$60912$n6892_1
.sym 157375 $abc$60912$n6895_1
.sym 157376 $abc$60912$n6893_1
.sym 157378 $abc$60912$n4893_1
.sym 157379 $abc$60912$n7498
.sym 157380 $abc$60912$n7496_1
.sym 157381 $abc$60912$n7290
.sym 157382 $abc$60912$n7137_1
.sym 157383 picorv32.cpu_state[2]
.sym 157384 $abc$60912$n8723
.sym 157385 $abc$60912$n8722_1
.sym 157386 $abc$60912$n7144
.sym 157387 $abc$60912$n4922_1
.sym 157388 $abc$60912$n7148_1
.sym 157389 picorv32.cpu_state[2]
.sym 157390 $abc$60912$n7116
.sym 157391 $abc$60912$n7115
.sym 157392 $abc$60912$n5251
.sym 157393 $abc$60912$n4922_1
.sym 157394 $abc$60912$n7017_1
.sym 157395 picorv32.reg_op1[8]
.sym 157396 $abc$60912$n7016_1
.sym 157397 picorv32.reg_op1[16]
.sym 157398 picorv32.reg_next_pc[16]
.sym 157399 picorv32.reg_out[16]
.sym 157400 $abc$60912$n5775
.sym 157402 $abc$60912$n4931
.sym 157403 $abc$60912$n7020_1
.sym 157404 picorv32.reg_op1[15]
.sym 157406 $abc$60912$n4935
.sym 157407 $abc$60912$n8029
.sym 157408 $abc$60912$n7741
.sym 157409 $abc$60912$n7138
.sym 157410 $abc$60912$n4931
.sym 157411 $abc$60912$n7020_1
.sym 157412 picorv32.reg_op1[16]
.sym 157413 $abc$60912$n8726
.sym 157414 $abc$60912$n4931
.sym 157415 $abc$60912$n7020_1
.sym 157416 picorv32.reg_op1[22]
.sym 157417 $abc$60912$n8744
.sym 157418 $abc$60912$n4931
.sym 157419 $abc$60912$n7020_1
.sym 157420 picorv32.reg_op1[19]
.sym 157422 picorv32.reg_next_pc[2]
.sym 157423 picorv32.reg_out[2]
.sym 157424 $abc$60912$n5775
.sym 157426 $abc$60912$n7172_1
.sym 157427 picorv32.cpu_state[2]
.sym 157428 $abc$60912$n8735
.sym 157429 $abc$60912$n8734_1
.sym 157430 $abc$60912$n4935
.sym 157431 $abc$60912$n8029
.sym 157432 $abc$60912$n7748
.sym 157433 $abc$60912$n8743_1
.sym 157434 picorv32.reg_out[2]
.sym 157435 picorv32.alu_out_q[2]
.sym 157436 picorv32.latched_stalu
.sym 157438 $abc$60912$n7180_1
.sym 157439 picorv32.cpu_state[2]
.sym 157440 $abc$60912$n8738
.sym 157441 $abc$60912$n8737_1
.sym 157442 $abc$60912$n7192_1
.sym 157443 $abc$60912$n4922_1
.sym 157444 $abc$60912$n7196_1
.sym 157445 picorv32.cpu_state[2]
.sym 157446 $abc$60912$n4931
.sym 157447 $abc$60912$n7020_1
.sym 157448 picorv32.reg_op1[20]
.sym 157450 $abc$60912$n4935
.sym 157451 $abc$60912$n8029
.sym 157452 $abc$60912$n7749
.sym 157453 $abc$60912$n8746_1
.sym 157454 $abc$60912$n7232_1
.sym 157455 $abc$60912$n4922_1
.sym 157456 $abc$60912$n7236
.sym 157457 picorv32.cpu_state[2]
.sym 157458 $abc$60912$n7017_1
.sym 157459 picorv32.reg_op1[18]
.sym 157460 $abc$60912$n7016_1
.sym 157461 picorv32.reg_op1[26]
.sym 157462 $abc$60912$n7194
.sym 157463 $abc$60912$n7193_1
.sym 157464 $abc$60912$n5251
.sym 157466 $abc$60912$n7017_1
.sym 157467 picorv32.reg_op1[21]
.sym 157468 $abc$60912$n7016_1
.sym 157469 picorv32.reg_op1[23]
.sym 157470 $abc$60912$n4931
.sym 157471 $abc$60912$n7020_1
.sym 157472 picorv32.reg_op1[23]
.sym 157473 $abc$60912$n8747
.sym 157474 picorv32.reg_out[5]
.sym 157475 picorv32.alu_out_q[5]
.sym 157476 picorv32.latched_stalu
.sym 157478 $abc$60912$n7234_1
.sym 157479 $abc$60912$n7233
.sym 157480 $abc$60912$n5251
.sym 157482 $abc$60912$n7200
.sym 157483 $abc$60912$n4922_1
.sym 157484 $abc$60912$n7204_1
.sym 157485 picorv32.cpu_state[2]
.sym 157486 $abc$60912$n4826_1
.sym 157487 $abc$60912$n7498
.sym 157488 $abc$60912$n7496_1
.sym 157489 $abc$60912$n7290
.sym 157490 $abc$60912$n7185
.sym 157491 picorv32.cpu_state[2]
.sym 157492 $abc$60912$n8741
.sym 157493 $abc$60912$n8740_1
.sym 157494 $abc$60912$n7140
.sym 157495 $abc$60912$n7139_1
.sym 157496 $abc$60912$n5251
.sym 157497 $abc$60912$n4922_1
.sym 157498 $abc$60912$n7017_1
.sym 157499 picorv32.reg_op1[14]
.sym 157500 $abc$60912$n7016_1
.sym 157501 picorv32.reg_op1[16]
.sym 157502 $abc$60912$n7017_1
.sym 157503 picorv32.reg_op1[26]
.sym 157504 $abc$60912$n7016_1
.sym 157505 picorv32.reg_op1[28]
.sym 157506 $abc$60912$n7017_1
.sym 157507 picorv32.reg_op1[11]
.sym 157508 $abc$60912$n7016_1
.sym 157509 picorv32.reg_op1[19]
.sym 157510 $abc$60912$n9049
.sym 157511 $abc$60912$n6129
.sym 157512 $abc$60912$n9047
.sym 157513 $abc$60912$n2702
.sym 157514 picorv32.reg_out[25]
.sym 157515 picorv32.alu_out_q[25]
.sym 157516 picorv32.latched_stalu
.sym 157517 $abc$60912$n5371
.sym 157518 $abc$60912$n9059
.sym 157519 $abc$60912$n6144
.sym 157520 $abc$60912$n9047
.sym 157521 $abc$60912$n2702
.sym 157522 picorv32.reg_op1[18]
.sym 157523 $abc$60912$n6176_1
.sym 157524 $abc$60912$n5778
.sym 157526 picorv32.reg_out[25]
.sym 157527 picorv32.alu_out_q[25]
.sym 157528 picorv32.latched_stalu
.sym 157529 $abc$60912$n5775
.sym 157530 $abc$60912$n4910_1
.sym 157531 $abc$60912$n4905_1
.sym 157532 slave_sel_r[0]
.sym 157534 picorv32.reg_op1[29]
.sym 157535 $abc$60912$n6190_1
.sym 157536 $abc$60912$n5778
.sym 157538 picorv32.reg_op1[13]
.sym 157539 $abc$60912$n6166_1
.sym 157540 $abc$60912$n5778
.sym 157542 $abc$60912$n4833
.sym 157543 $abc$60912$n4828_1
.sym 157544 slave_sel_r[0]
.sym 157545 $abc$60912$n4827
.sym 157546 $abc$60912$n9046
.sym 157547 $abc$60912$n6125
.sym 157548 $abc$60912$n9047
.sym 157549 $abc$60912$n2702
.sym 157550 $abc$60912$n4866
.sym 157551 $abc$60912$n4861
.sym 157552 slave_sel_r[0]
.sym 157553 $abc$60912$n4860
.sym 157554 $abc$60912$n4931
.sym 157555 $abc$60912$n7020_1
.sym 157556 picorv32.reg_op1[24]
.sym 157558 $abc$60912$n4818
.sym 157559 $abc$60912$n4813_1
.sym 157560 slave_sel_r[0]
.sym 157561 $abc$60912$n4812
.sym 157562 $abc$60912$n4900
.sym 157563 $abc$60912$n4895_1
.sym 157564 slave_sel_r[0]
.sym 157566 $abc$60912$n9061
.sym 157567 $abc$60912$n6147
.sym 157568 $abc$60912$n9047
.sym 157569 $abc$60912$n2702
.sym 157570 $abc$60912$n7209
.sym 157571 picorv32.cpu_state[2]
.sym 157572 $abc$60912$n8750
.sym 157573 $abc$60912$n8749_1
.sym 157574 $abc$60912$n4829_1
.sym 157575 $abc$60912$n4830
.sym 157576 $abc$60912$n4831
.sym 157577 $abc$60912$n4832
.sym 157578 $abc$60912$n4862_1
.sym 157579 $abc$60912$n4863
.sym 157580 $abc$60912$n4864
.sym 157581 $abc$60912$n4865_1
.sym 157582 $abc$60912$n9067
.sym 157583 $abc$60912$n6129
.sym 157584 $abc$60912$n9065
.sym 157585 $abc$60912$n2701
.sym 157586 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 157590 $abc$60912$n5111
.sym 157591 basesoc_uart_phy_tx_bitcount[0]
.sym 157592 basesoc_uart_phy_tx_busy
.sym 157593 basesoc_uart_phy_uart_clk_txen
.sym 157594 $abc$60912$n9075
.sym 157595 $abc$60912$n6141
.sym 157596 $abc$60912$n9065
.sym 157597 $abc$60912$n2701
.sym 157598 $abc$60912$n4906
.sym 157599 $abc$60912$n4907_1
.sym 157600 $abc$60912$n4908_1
.sym 157601 $abc$60912$n4909
.sym 157602 $abc$60912$n4814
.sym 157603 $abc$60912$n4815
.sym 157604 $abc$60912$n4816
.sym 157605 $abc$60912$n4817_1
.sym 157606 basesoc_uart_phy_rx_reg[5]
.sym 157613 spiflash_bus_adr[4]
.sym 157617 $abc$60912$n7177
.sym 157618 basesoc_uart_phy_rx_reg[6]
.sym 157622 basesoc_uart_phy_rx_reg[3]
.sym 157629 $abc$60912$n2701
.sym 157633 $abc$60912$n4832
.sym 157634 basesoc_uart_phy_rx_reg[0]
.sym 157641 $abc$60912$n6908_1
.sym 157645 picorv32.reg_next_pc[4]
.sym 157649 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 157653 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 157661 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 157665 $abc$60912$n6135
.sym 157669 spiflash_bus_adr[8]
.sym 157673 slave_sel_r[0]
.sym 157681 $abc$60912$n4922_1
.sym 157685 $abc$60912$n7498
.sym 157689 $abc$60912$n9826
.sym 157693 $abc$60912$n4830
.sym 157697 $abc$60912$n5968_1
.sym 157701 $abc$60912$n7177
.sym 157703 picorv32.count_cycle[0]
.sym 157708 picorv32.count_cycle[1]
.sym 157712 picorv32.count_cycle[2]
.sym 157713 $auto$alumacc.cc:474:replace_alu$6743.C[2]
.sym 157716 picorv32.count_cycle[3]
.sym 157717 $auto$alumacc.cc:474:replace_alu$6743.C[3]
.sym 157720 picorv32.count_cycle[4]
.sym 157721 $auto$alumacc.cc:474:replace_alu$6743.C[4]
.sym 157724 picorv32.count_cycle[5]
.sym 157725 $auto$alumacc.cc:474:replace_alu$6743.C[5]
.sym 157728 picorv32.count_cycle[6]
.sym 157729 $auto$alumacc.cc:474:replace_alu$6743.C[6]
.sym 157732 picorv32.count_cycle[7]
.sym 157733 $auto$alumacc.cc:474:replace_alu$6743.C[7]
.sym 157736 picorv32.count_cycle[8]
.sym 157737 $auto$alumacc.cc:474:replace_alu$6743.C[8]
.sym 157740 picorv32.count_cycle[9]
.sym 157741 $auto$alumacc.cc:474:replace_alu$6743.C[9]
.sym 157744 picorv32.count_cycle[10]
.sym 157745 $auto$alumacc.cc:474:replace_alu$6743.C[10]
.sym 157748 picorv32.count_cycle[11]
.sym 157749 $auto$alumacc.cc:474:replace_alu$6743.C[11]
.sym 157752 picorv32.count_cycle[12]
.sym 157753 $auto$alumacc.cc:474:replace_alu$6743.C[12]
.sym 157756 picorv32.count_cycle[13]
.sym 157757 $auto$alumacc.cc:474:replace_alu$6743.C[13]
.sym 157760 picorv32.count_cycle[14]
.sym 157761 $auto$alumacc.cc:474:replace_alu$6743.C[14]
.sym 157764 picorv32.count_cycle[15]
.sym 157765 $auto$alumacc.cc:474:replace_alu$6743.C[15]
.sym 157768 picorv32.count_cycle[16]
.sym 157769 $auto$alumacc.cc:474:replace_alu$6743.C[16]
.sym 157772 picorv32.count_cycle[17]
.sym 157773 $auto$alumacc.cc:474:replace_alu$6743.C[17]
.sym 157776 picorv32.count_cycle[18]
.sym 157777 $auto$alumacc.cc:474:replace_alu$6743.C[18]
.sym 157780 picorv32.count_cycle[19]
.sym 157781 $auto$alumacc.cc:474:replace_alu$6743.C[19]
.sym 157784 picorv32.count_cycle[20]
.sym 157785 $auto$alumacc.cc:474:replace_alu$6743.C[20]
.sym 157788 picorv32.count_cycle[21]
.sym 157789 $auto$alumacc.cc:474:replace_alu$6743.C[21]
.sym 157792 picorv32.count_cycle[22]
.sym 157793 $auto$alumacc.cc:474:replace_alu$6743.C[22]
.sym 157796 picorv32.count_cycle[23]
.sym 157797 $auto$alumacc.cc:474:replace_alu$6743.C[23]
.sym 157800 picorv32.count_cycle[24]
.sym 157801 $auto$alumacc.cc:474:replace_alu$6743.C[24]
.sym 157804 picorv32.count_cycle[25]
.sym 157805 $auto$alumacc.cc:474:replace_alu$6743.C[25]
.sym 157808 picorv32.count_cycle[26]
.sym 157809 $auto$alumacc.cc:474:replace_alu$6743.C[26]
.sym 157812 picorv32.count_cycle[27]
.sym 157813 $auto$alumacc.cc:474:replace_alu$6743.C[27]
.sym 157816 picorv32.count_cycle[28]
.sym 157817 $auto$alumacc.cc:474:replace_alu$6743.C[28]
.sym 157820 picorv32.count_cycle[29]
.sym 157821 $auto$alumacc.cc:474:replace_alu$6743.C[29]
.sym 157824 picorv32.count_cycle[30]
.sym 157825 $auto$alumacc.cc:474:replace_alu$6743.C[30]
.sym 157828 picorv32.count_cycle[31]
.sym 157829 $auto$alumacc.cc:474:replace_alu$6743.C[31]
.sym 157832 picorv32.count_cycle[32]
.sym 157833 $auto$alumacc.cc:474:replace_alu$6743.C[32]
.sym 157836 picorv32.count_cycle[33]
.sym 157837 $auto$alumacc.cc:474:replace_alu$6743.C[33]
.sym 157840 picorv32.count_cycle[34]
.sym 157841 $auto$alumacc.cc:474:replace_alu$6743.C[34]
.sym 157844 picorv32.count_cycle[35]
.sym 157845 $auto$alumacc.cc:474:replace_alu$6743.C[35]
.sym 157848 picorv32.count_cycle[36]
.sym 157849 $auto$alumacc.cc:474:replace_alu$6743.C[36]
.sym 157852 picorv32.count_cycle[37]
.sym 157853 $auto$alumacc.cc:474:replace_alu$6743.C[37]
.sym 157856 picorv32.count_cycle[38]
.sym 157857 $auto$alumacc.cc:474:replace_alu$6743.C[38]
.sym 157860 picorv32.count_cycle[39]
.sym 157861 $auto$alumacc.cc:474:replace_alu$6743.C[39]
.sym 157864 picorv32.count_cycle[40]
.sym 157865 $auto$alumacc.cc:474:replace_alu$6743.C[40]
.sym 157868 picorv32.count_cycle[41]
.sym 157869 $auto$alumacc.cc:474:replace_alu$6743.C[41]
.sym 157872 picorv32.count_cycle[42]
.sym 157873 $auto$alumacc.cc:474:replace_alu$6743.C[42]
.sym 157876 picorv32.count_cycle[43]
.sym 157877 $auto$alumacc.cc:474:replace_alu$6743.C[43]
.sym 157880 picorv32.count_cycle[44]
.sym 157881 $auto$alumacc.cc:474:replace_alu$6743.C[44]
.sym 157884 picorv32.count_cycle[45]
.sym 157885 $auto$alumacc.cc:474:replace_alu$6743.C[45]
.sym 157888 picorv32.count_cycle[46]
.sym 157889 $auto$alumacc.cc:474:replace_alu$6743.C[46]
.sym 157892 picorv32.count_cycle[47]
.sym 157893 $auto$alumacc.cc:474:replace_alu$6743.C[47]
.sym 157896 picorv32.count_cycle[48]
.sym 157897 $auto$alumacc.cc:474:replace_alu$6743.C[48]
.sym 157900 picorv32.count_cycle[49]
.sym 157901 $auto$alumacc.cc:474:replace_alu$6743.C[49]
.sym 157904 picorv32.count_cycle[50]
.sym 157905 $auto$alumacc.cc:474:replace_alu$6743.C[50]
.sym 157908 picorv32.count_cycle[51]
.sym 157909 $auto$alumacc.cc:474:replace_alu$6743.C[51]
.sym 157912 picorv32.count_cycle[52]
.sym 157913 $auto$alumacc.cc:474:replace_alu$6743.C[52]
.sym 157916 picorv32.count_cycle[53]
.sym 157917 $auto$alumacc.cc:474:replace_alu$6743.C[53]
.sym 157920 picorv32.count_cycle[54]
.sym 157921 $auto$alumacc.cc:474:replace_alu$6743.C[54]
.sym 157924 picorv32.count_cycle[55]
.sym 157925 $auto$alumacc.cc:474:replace_alu$6743.C[55]
.sym 157928 picorv32.count_cycle[56]
.sym 157929 $auto$alumacc.cc:474:replace_alu$6743.C[56]
.sym 157932 picorv32.count_cycle[57]
.sym 157933 $auto$alumacc.cc:474:replace_alu$6743.C[57]
.sym 157936 picorv32.count_cycle[58]
.sym 157937 $auto$alumacc.cc:474:replace_alu$6743.C[58]
.sym 157940 picorv32.count_cycle[59]
.sym 157941 $auto$alumacc.cc:474:replace_alu$6743.C[59]
.sym 157944 picorv32.count_cycle[60]
.sym 157945 $auto$alumacc.cc:474:replace_alu$6743.C[60]
.sym 157948 picorv32.count_cycle[61]
.sym 157949 $auto$alumacc.cc:474:replace_alu$6743.C[61]
.sym 157952 picorv32.count_cycle[62]
.sym 157953 $auto$alumacc.cc:474:replace_alu$6743.C[62]
.sym 157957 $nextpnr_ICESTORM_LC_34$I3
.sym 157958 $abc$60912$n6198
.sym 157959 $abc$60912$n6199
.sym 157960 $abc$60912$n6181
.sym 157961 $abc$60912$n2698
.sym 157962 $abc$60912$n8062
.sym 157963 $abc$60912$n6180
.sym 157964 $abc$60912$n8063
.sym 157965 $abc$60912$n2699
.sym 157966 $abc$60912$n4708_1
.sym 157967 $abc$60912$n4667
.sym 157968 $abc$60912$n4709_1
.sym 157969 $abc$60912$n4710
.sym 157970 $abc$60912$n6195
.sym 157971 $abc$60912$n6196
.sym 157972 $abc$60912$n6181
.sym 157973 $abc$60912$n2698
.sym 157974 $abc$60912$n8069
.sym 157975 $abc$60912$n6190
.sym 157976 $abc$60912$n8063
.sym 157977 $abc$60912$n2699
.sym 157978 $abc$60912$n6183
.sym 157979 $abc$60912$n6184
.sym 157980 $abc$60912$n6181
.sym 157981 $abc$60912$n2698
.sym 157982 $abc$60912$n6186
.sym 157983 $abc$60912$n6187
.sym 157984 $abc$60912$n6181
.sym 157985 $abc$60912$n2698
.sym 157986 $abc$60912$n8053
.sym 157987 $abc$60912$n6193
.sym 157988 $abc$60912$n8045
.sym 157989 $abc$60912$n4667
.sym 157990 picorv32.irq_mask[30]
.sym 157991 picorv32.irq_pending[30]
.sym 157994 spiflash_bus_dat_w[4]
.sym 157998 spiflash_bus_dat_w[2]
.sym 158002 $abc$60912$n6180
.sym 158003 $abc$60912$n6179
.sym 158004 $abc$60912$n6181
.sym 158005 $abc$60912$n2698
.sym 158006 $abc$60912$n6189
.sym 158007 $abc$60912$n6190
.sym 158008 $abc$60912$n6181
.sym 158009 $abc$60912$n2698
.sym 158010 spiflash_bus_dat_w[6]
.sym 158014 spiflash_bus_dat_w[3]
.sym 158018 $abc$60912$n4728_1
.sym 158019 $abc$60912$n4729
.sym 158020 $abc$60912$n4730_1
.sym 158021 $abc$60912$n4731
.sym 158022 $abc$60912$n10370
.sym 158023 $abc$60912$n6193
.sym 158024 $abc$60912$n10362
.sym 158025 $abc$60912$n2702
.sym 158026 $abc$60912$n9086
.sym 158027 $abc$60912$n6187
.sym 158028 $abc$60912$n9082
.sym 158029 $abc$60912$n2701
.sym 158030 $abc$60912$n10372
.sym 158031 $abc$60912$n6196
.sym 158032 $abc$60912$n10362
.sym 158033 $abc$60912$n2702
.sym 158034 $abc$60912$n4671_1
.sym 158035 $abc$60912$n4672_1
.sym 158036 $abc$60912$n4666_1
.sym 158037 slave_sel_r[0]
.sym 158038 $abc$60912$n4698
.sym 158039 $abc$60912$n4699
.sym 158040 $abc$60912$n4700_1
.sym 158041 $abc$60912$n4701
.sym 158042 $abc$60912$n4732_1
.sym 158043 $abc$60912$n4727_1
.sym 158044 slave_sel_r[0]
.sym 158046 $abc$60912$n9088
.sym 158047 $abc$60912$n6190
.sym 158048 $abc$60912$n9082
.sym 158049 $abc$60912$n2701
.sym 158050 $abc$60912$n9081
.sym 158051 $abc$60912$n6180
.sym 158052 $abc$60912$n9082
.sym 158053 $abc$60912$n2701
.sym 158054 $abc$60912$n6055_1
.sym 158055 $abc$60912$n4563_1
.sym 158056 picorv32.is_lb_lh_lw_lbu_lhu
.sym 158057 $abc$60912$n4544
.sym 158058 picorv32.irq_mask[0]
.sym 158059 picorv32.irq_state[1]
.sym 158060 picorv32.irq_pending[0]
.sym 158061 $abc$60912$n6914_1
.sym 158062 $abc$60912$n9092
.sym 158063 $abc$60912$n6196
.sym 158064 $abc$60912$n9082
.sym 158065 $abc$60912$n2701
.sym 158066 $abc$60912$n4681
.sym 158067 $abc$60912$n4682_1
.sym 158068 $abc$60912$n4677
.sym 158069 slave_sel_r[0]
.sym 158070 picorv32.mem_do_prefetch
.sym 158071 picorv32.mem_do_rinst
.sym 158072 picorv32.is_sb_sh_sw
.sym 158073 picorv32.is_sll_srl_sra
.sym 158074 picorv32.irq_pending[26]
.sym 158075 picorv32.cpu_state[1]
.sym 158076 $abc$60912$n7610
.sym 158077 $abc$60912$n7617
.sym 158078 spiflash_bus_dat_w[1]
.sym 158082 picorv32.is_slli_srli_srai
.sym 158083 $abc$60912$n4564
.sym 158084 $abc$60912$n4553
.sym 158086 picorv32.cpu_state[3]
.sym 158087 $abc$60912$n6073_1
.sym 158088 $abc$60912$n4919_1
.sym 158090 $abc$60912$n4630
.sym 158091 $abc$60912$n5755_1
.sym 158092 $abc$60912$n6049_1
.sym 158093 picorv32.cpu_state[1]
.sym 158094 $abc$60912$n4564
.sym 158095 picorv32.mem_do_prefetch
.sym 158096 $abc$60912$n6054_1
.sym 158097 picorv32.cpu_state[2]
.sym 158098 picorv32.cpu_state[3]
.sym 158099 $abc$60912$n11442
.sym 158100 picorv32.cpu_state[4]
.sym 158101 picorv32.reg_op1[11]
.sym 158102 $abc$60912$n11435
.sym 158103 picorv32.cpu_state[3]
.sym 158104 $abc$60912$n7341_1
.sym 158105 $abc$60912$n7348
.sym 158106 picorv32.irq_pending[25]
.sym 158107 picorv32.cpu_state[1]
.sym 158108 picorv32.cpu_state[4]
.sym 158109 picorv32.reg_op1[25]
.sym 158110 $abc$60912$n4704
.sym 158111 $abc$60912$n4697_1
.sym 158112 slave_sel_r[0]
.sym 158113 $abc$60912$n4702_1
.sym 158114 $abc$60912$n4637
.sym 158115 $abc$60912$n5033_1
.sym 158116 $abc$60912$n5063
.sym 158118 $abc$60912$n5371
.sym 158119 $abc$60912$n8220
.sym 158122 $abc$60912$n9778
.sym 158123 $abc$60912$n5370
.sym 158124 $abc$60912$n6912
.sym 158125 $abc$60912$n6913_1
.sym 158126 $abc$60912$n4538
.sym 158127 $abc$60912$n765
.sym 158128 picorv32.mem_do_rinst
.sym 158130 picorv32.latched_branch
.sym 158131 picorv32.latched_store
.sym 158134 $abc$60912$n4686_1
.sym 158135 $abc$60912$n4693_1
.sym 158138 picorv32.instr_slt
.sym 158139 $abc$60912$n5750_1
.sym 158140 $abc$60912$n4754
.sym 158142 $abc$60912$n5739_1
.sym 158143 $abc$60912$n4696
.sym 158144 $abc$60912$n4811
.sym 158145 $abc$60912$n7279
.sym 158146 $abc$60912$n8020
.sym 158150 $abc$60912$n4665
.sym 158151 $abc$60912$n4673
.sym 158154 $abc$60912$n4665
.sym 158155 $abc$60912$n4673
.sym 158156 picorv32.mem_rdata_q[6]
.sym 158157 $abc$60912$n4540
.sym 158158 $abc$60912$n4676
.sym 158159 $abc$60912$n4683
.sym 158160 picorv32.mem_rdata_q[5]
.sym 158161 $abc$60912$n4540
.sym 158162 $abc$60912$n4683
.sym 158163 $abc$60912$n4676
.sym 158164 $abc$60912$n5739_1
.sym 158166 $abc$60912$n6821
.sym 158167 $abc$60912$n6822
.sym 158168 $abc$60912$n5902
.sym 158169 $abc$60912$n6726
.sym 158170 picorv32.cpuregs_wrdata[10]
.sym 158174 $abc$60912$n11456
.sym 158175 picorv32.cpu_state[3]
.sym 158176 $abc$60912$n7599
.sym 158177 $abc$60912$n7606
.sym 158178 $abc$60912$n7293
.sym 158179 $abc$60912$n7295
.sym 158180 $abc$60912$n7290
.sym 158181 $abc$60912$n7297
.sym 158182 $abc$60912$n4774_1
.sym 158183 $abc$60912$n7399_1
.sym 158184 $abc$60912$n6135_1
.sym 158185 $abc$60912$n5740
.sym 158186 $abc$60912$n6827
.sym 158187 $abc$60912$n6828
.sym 158188 $abc$60912$n5902
.sym 158189 $abc$60912$n6726
.sym 158190 $abc$60912$n6818
.sym 158191 $abc$60912$n6819
.sym 158192 $abc$60912$n5902
.sym 158193 $abc$60912$n6726
.sym 158194 $abc$60912$n6839
.sym 158195 $abc$60912$n6840
.sym 158196 $abc$60912$n5902
.sym 158197 $abc$60912$n6726
.sym 158198 picorv32.instr_lui
.sym 158199 picorv32.reg_pc[4]
.sym 158200 picorv32.cpuregs_rs1[4]
.sym 158201 picorv32.is_lui_auipc_jal
.sym 158202 picorv32.cpuregs_wrdata[11]
.sym 158206 $abc$60912$n4733
.sym 158207 $abc$60912$n4726_1
.sym 158208 $abc$60912$n5739_1
.sym 158210 $abc$60912$n7321_1
.sym 158211 $abc$60912$n7323_1
.sym 158212 $abc$60912$n7290
.sym 158213 $abc$60912$n7325_1
.sym 158214 $abc$60912$n6874
.sym 158215 $abc$60912$n6837
.sym 158216 $abc$60912$n5937_1
.sym 158217 $abc$60912$n6774
.sym 158218 $abc$60912$n6854
.sym 158219 $abc$60912$n6807
.sym 158220 $abc$60912$n5937_1
.sym 158221 $abc$60912$n6774
.sym 158222 $abc$60912$n6860
.sym 158223 $abc$60912$n6816
.sym 158224 $abc$60912$n5937_1
.sym 158225 $abc$60912$n6774
.sym 158226 $abc$60912$n6876
.sym 158227 $abc$60912$n6840
.sym 158228 $abc$60912$n5937_1
.sym 158229 $abc$60912$n6774
.sym 158230 $abc$60912$n6868
.sym 158231 $abc$60912$n6828
.sym 158232 $abc$60912$n5937_1
.sym 158233 $abc$60912$n6774
.sym 158234 $abc$60912$n7398_1
.sym 158235 $abc$60912$n7396_1
.sym 158238 $abc$60912$n6864
.sym 158239 $abc$60912$n6822
.sym 158240 $abc$60912$n5937_1
.sym 158241 $abc$60912$n6774
.sym 158242 $abc$60912$n5739_1
.sym 158243 $abc$60912$n7339_1
.sym 158244 $abc$60912$n4870_1
.sym 158245 $abc$60912$n7279
.sym 158246 $abc$60912$n7366
.sym 158247 $abc$60912$n7369
.sym 158248 $abc$60912$n7290
.sym 158249 $abc$60912$n7371
.sym 158250 $abc$60912$n5739_1
.sym 158251 $abc$60912$n6098_1
.sym 158252 $abc$60912$n4893_1
.sym 158253 $abc$60912$n7279
.sym 158254 $abc$60912$n7131
.sym 158258 picorv32.instr_lui
.sym 158259 picorv32.reg_pc[9]
.sym 158260 picorv32.cpuregs_rs1[9]
.sym 158261 picorv32.is_lui_auipc_jal
.sym 158262 $abc$60912$n6862
.sym 158263 $abc$60912$n6819
.sym 158264 $abc$60912$n5937_1
.sym 158265 $abc$60912$n6774
.sym 158266 $abc$60912$n5739_1
.sym 158267 $abc$60912$n7370
.sym 158268 $abc$60912$n4903
.sym 158269 $abc$60912$n7279
.sym 158270 $abc$60912$n7125
.sym 158274 $abc$60912$n7279
.sym 158275 $abc$60912$n4859_1
.sym 158276 $abc$60912$n7354
.sym 158278 picorv32.instr_lui
.sym 158279 picorv32.reg_pc[30]
.sym 158280 picorv32.cpuregs_rs1[30]
.sym 158281 picorv32.is_lui_auipc_jal
.sym 158282 picorv32.cpuregs_wrdata[26]
.sym 158286 $abc$60912$n6746
.sym 158287 $abc$60912$n6747
.sym 158288 $abc$60912$n5902
.sym 158289 $abc$60912$n6726
.sym 158290 $abc$60912$n6728
.sym 158291 $abc$60912$n6729
.sym 158292 $abc$60912$n5902
.sym 158293 $abc$60912$n6726
.sym 158294 picorv32.mem_rdata_q[20]
.sym 158295 $abc$60912$n4870_1
.sym 158296 $abc$60912$n4540
.sym 158298 $abc$60912$n6755
.sym 158299 $abc$60912$n6756
.sym 158300 $abc$60912$n5902
.sym 158301 $abc$60912$n6726
.sym 158302 $abc$60912$n6740
.sym 158303 $abc$60912$n6741
.sym 158304 $abc$60912$n5902
.sym 158305 $abc$60912$n6726
.sym 158306 $abc$60912$n6743
.sym 158307 $abc$60912$n6744
.sym 158308 $abc$60912$n5902
.sym 158309 $abc$60912$n6726
.sym 158310 $abc$60912$n6749
.sym 158311 $abc$60912$n6750
.sym 158312 $abc$60912$n5902
.sym 158313 $abc$60912$n6726
.sym 158314 $abc$60912$n6764
.sym 158315 $abc$60912$n6765
.sym 158316 $abc$60912$n5902
.sym 158317 $abc$60912$n6726
.sym 158318 picorv32.cpuregs_wrdata[23]
.sym 158322 $abc$60912$n6767
.sym 158323 $abc$60912$n6768
.sym 158324 $abc$60912$n5902
.sym 158325 $abc$60912$n6726
.sym 158326 picorv32.reg_out[11]
.sym 158327 picorv32.alu_out_q[11]
.sym 158328 picorv32.latched_stalu
.sym 158330 $abc$60912$n6731
.sym 158331 $abc$60912$n6732
.sym 158332 $abc$60912$n5902
.sym 158333 $abc$60912$n6726
.sym 158334 $abc$60912$n6734
.sym 158335 $abc$60912$n6735
.sym 158336 $abc$60912$n5902
.sym 158337 $abc$60912$n6726
.sym 158338 $abc$60912$n6737
.sym 158339 $abc$60912$n6738
.sym 158340 $abc$60912$n5902
.sym 158341 $abc$60912$n6726
.sym 158342 $abc$60912$n6778
.sym 158343 $abc$60912$n6732
.sym 158344 $abc$60912$n5937_1
.sym 158345 $abc$60912$n6774
.sym 158346 $abc$60912$n6776
.sym 158347 $abc$60912$n6729
.sym 158348 $abc$60912$n5937_1
.sym 158349 $abc$60912$n6774
.sym 158350 $abc$60912$n6798
.sym 158351 $abc$60912$n6762
.sym 158352 $abc$60912$n5937_1
.sym 158353 $abc$60912$n6774
.sym 158354 picorv32.cpuregs_wrdata[27]
.sym 158358 $abc$60912$n6792
.sym 158359 $abc$60912$n6753
.sym 158360 $abc$60912$n5937_1
.sym 158361 $abc$60912$n6774
.sym 158362 $abc$60912$n6802
.sym 158363 $abc$60912$n6768
.sym 158364 $abc$60912$n5937_1
.sym 158365 $abc$60912$n6774
.sym 158366 $abc$60912$n6796
.sym 158367 $abc$60912$n6759
.sym 158368 $abc$60912$n5937_1
.sym 158369 $abc$60912$n6774
.sym 158370 $abc$60912$n6780
.sym 158371 $abc$60912$n6735
.sym 158372 $abc$60912$n5937_1
.sym 158373 $abc$60912$n6774
.sym 158374 picorv32.reg_out[6]
.sym 158375 picorv32.alu_out_q[6]
.sym 158376 picorv32.latched_stalu
.sym 158378 picorv32.cpu_state[3]
.sym 158379 $abc$60912$n11437
.sym 158380 $abc$60912$n7365
.sym 158382 picorv32.cpuregs_wrdata[25]
.sym 158386 $abc$60912$n6786
.sym 158387 $abc$60912$n6744
.sym 158388 $abc$60912$n5937_1
.sym 158389 $abc$60912$n6774
.sym 158390 $abc$60912$n6788
.sym 158391 $abc$60912$n6747
.sym 158392 $abc$60912$n5937_1
.sym 158393 $abc$60912$n6774
.sym 158394 picorv32.cpuregs_wrdata[18]
.sym 158398 picorv32.cpu_state[3]
.sym 158399 $abc$60912$n11432
.sym 158400 picorv32.reg_op1[1]
.sym 158401 picorv32.cpu_state[4]
.sym 158402 picorv32.cpuregs_wrdata[24]
.sym 158406 $abc$60912$n6784
.sym 158407 $abc$60912$n6741
.sym 158408 $abc$60912$n5937_1
.sym 158409 $abc$60912$n6774
.sym 158410 $abc$60912$n6800
.sym 158411 $abc$60912$n6765
.sym 158412 $abc$60912$n5937_1
.sym 158413 $abc$60912$n6774
.sym 158414 picorv32.reg_next_pc[11]
.sym 158415 picorv32.reg_out[11]
.sym 158416 $abc$60912$n5775
.sym 158418 $abc$60912$n6794
.sym 158419 $abc$60912$n6756
.sym 158420 $abc$60912$n5937_1
.sym 158421 $abc$60912$n6774
.sym 158422 picorv32.mem_rdata_latched_noshuffle[28]
.sym 158426 picorv32.instr_lui
.sym 158427 picorv32.reg_pc[28]
.sym 158428 picorv32.cpuregs_rs1[28]
.sym 158429 picorv32.is_lui_auipc_jal
.sym 158430 picorv32.instr_lui
.sym 158431 picorv32.reg_pc[16]
.sym 158432 picorv32.cpuregs_rs1[16]
.sym 158433 picorv32.is_lui_auipc_jal
.sym 158434 picorv32.mem_rdata_latched_noshuffle[7]
.sym 158438 picorv32.instr_lui
.sym 158439 picorv32.reg_pc[21]
.sym 158440 picorv32.cpuregs_rs1[21]
.sym 158441 picorv32.is_lui_auipc_jal
.sym 158442 picorv32.reg_next_pc[23]
.sym 158443 picorv32.reg_out[23]
.sym 158444 $abc$60912$n5775
.sym 158446 picorv32.instr_lui
.sym 158447 picorv32.reg_pc[23]
.sym 158448 picorv32.cpuregs_rs1[23]
.sym 158449 picorv32.is_lui_auipc_jal
.sym 158450 picorv32.reg_op1[23]
.sym 158451 $abc$60912$n6186_1
.sym 158452 $abc$60912$n5778
.sym 158454 $abc$60912$n5370
.sym 158455 $abc$60912$n9826
.sym 158456 $abc$60912$n6986_1
.sym 158458 picorv32.reg_op1[3]
.sym 158459 $abc$60912$n6146_1
.sym 158460 $abc$60912$n5778
.sym 158462 picorv32.instr_lui
.sym 158463 picorv32.reg_pc[20]
.sym 158464 picorv32.cpuregs_rs1[20]
.sym 158465 picorv32.is_lui_auipc_jal
.sym 158466 picorv32.cpu_state[3]
.sym 158467 $abc$60912$n11457
.sym 158468 picorv32.cpu_state[4]
.sym 158469 picorv32.reg_op1[26]
.sym 158470 $abc$60912$n4870_1
.sym 158471 $abc$60912$n7498
.sym 158474 picorv32.reg_out[15]
.sym 158475 picorv32.alu_out_q[15]
.sym 158476 picorv32.latched_stalu
.sym 158478 $abc$60912$n7542_1
.sym 158479 $abc$60912$n7496_1
.sym 158480 $abc$60912$n7290
.sym 158481 $abc$60912$n7543
.sym 158482 picorv32.cpu_state[3]
.sym 158483 $abc$60912$n11460
.sym 158484 picorv32.cpu_state[4]
.sym 158485 picorv32.reg_op1[29]
.sym 158486 basesoc_sram_we[2]
.sym 158487 $abc$60912$n5535
.sym 158490 picorv32.reg_next_pc[15]
.sym 158491 picorv32.reg_out[15]
.sym 158492 $abc$60912$n5775
.sym 158494 picorv32.cpuregs_wrdata[21]
.sym 158498 picorv32.instr_lui
.sym 158499 picorv32.reg_pc[27]
.sym 158500 picorv32.cpuregs_rs1[27]
.sym 158501 picorv32.is_lui_auipc_jal
.sym 158502 picorv32.reg_out[20]
.sym 158503 picorv32.alu_out_q[20]
.sym 158504 picorv32.latched_stalu
.sym 158506 picorv32.reg_next_pc[21]
.sym 158507 picorv32.reg_out[21]
.sym 158508 $abc$60912$n5775
.sym 158510 $abc$60912$n6977_1
.sym 158511 $abc$60912$n6978_1
.sym 158514 $abc$60912$n9828
.sym 158515 $abc$60912$n5370
.sym 158516 $abc$60912$n6990_1
.sym 158517 $abc$60912$n6991
.sym 158518 picorv32.reg_next_pc[20]
.sym 158519 picorv32.reg_out[20]
.sym 158520 $abc$60912$n5775
.sym 158522 picorv32.reg_op1[21]
.sym 158523 $abc$60912$n6182
.sym 158524 $abc$60912$n5778
.sym 158526 $abc$60912$n4801
.sym 158527 $abc$60912$n7498
.sym 158530 picorv32.reg_op1[15]
.sym 158531 $abc$60912$n6170_1
.sym 158532 $abc$60912$n5778
.sym 158534 $abc$60912$n9108
.sym 158535 $abc$60912$n6138
.sym 158536 $abc$60912$n9100
.sym 158537 $abc$60912$n2699
.sym 158538 basesoc_sram_we[2]
.sym 158539 $abc$60912$n5538
.sym 158542 basesoc_uart_phy_rx_reg[2]
.sym 158546 $abc$60912$n9112
.sym 158547 $abc$60912$n6144
.sym 158548 $abc$60912$n9100
.sym 158549 $abc$60912$n2699
.sym 158550 $abc$60912$n9055
.sym 158551 $abc$60912$n6138
.sym 158552 $abc$60912$n9047
.sym 158553 $abc$60912$n2702
.sym 158554 $abc$60912$n9102
.sym 158555 $abc$60912$n6129
.sym 158556 $abc$60912$n9100
.sym 158557 $abc$60912$n2699
.sym 158558 picorv32.reg_next_pc[17]
.sym 158559 $abc$60912$n5841
.sym 158560 $abc$60912$n5775
.sym 158561 $abc$60912$n5752_1
.sym 158562 basesoc_uart_phy_rx_reg[1]
.sym 158566 $abc$60912$n9057
.sym 158567 $abc$60912$n6141
.sym 158568 $abc$60912$n9047
.sym 158569 $abc$60912$n2702
.sym 158570 basesoc_sram_we[2]
.sym 158574 $abc$60912$n9051
.sym 158575 $abc$60912$n6132
.sym 158576 $abc$60912$n9047
.sym 158577 $abc$60912$n2702
.sym 158578 $abc$60912$n9110
.sym 158579 $abc$60912$n6141
.sym 158580 $abc$60912$n9100
.sym 158581 $abc$60912$n2699
.sym 158582 $abc$60912$n4808
.sym 158583 $abc$60912$n4803
.sym 158584 slave_sel_r[0]
.sym 158585 $abc$60912$n4802
.sym 158586 $abc$60912$n9106
.sym 158587 $abc$60912$n6135
.sym 158588 $abc$60912$n9100
.sym 158589 $abc$60912$n2699
.sym 158590 $abc$60912$n4877
.sym 158591 $abc$60912$n4872
.sym 158592 slave_sel_r[0]
.sym 158593 $abc$60912$n4871
.sym 158594 $abc$60912$n9053
.sym 158595 $abc$60912$n6135
.sym 158596 $abc$60912$n9047
.sym 158597 $abc$60912$n2702
.sym 158598 basesoc_sram_we[2]
.sym 158599 $abc$60912$n5537
.sym 158602 $abc$60912$n4804
.sym 158603 $abc$60912$n4805
.sym 158604 $abc$60912$n4806
.sym 158605 $abc$60912$n4807
.sym 158606 $abc$60912$n4873
.sym 158607 $abc$60912$n4874
.sym 158608 $abc$60912$n4875_1
.sym 158609 $abc$60912$n4876_1
.sym 158610 $abc$60912$n4850
.sym 158611 $abc$60912$n4851_1
.sym 158612 $abc$60912$n4852_1
.sym 158613 $abc$60912$n4853_1
.sym 158614 $abc$60912$n9073
.sym 158615 $abc$60912$n6138
.sym 158616 $abc$60912$n9065
.sym 158617 $abc$60912$n2701
.sym 158618 $abc$60912$n9077
.sym 158619 $abc$60912$n6144
.sym 158620 $abc$60912$n9065
.sym 158621 $abc$60912$n2701
.sym 158622 basesoc_uart_phy_rx_reg[2]
.sym 158626 $abc$60912$n9071
.sym 158627 $abc$60912$n6135
.sym 158628 $abc$60912$n9065
.sym 158629 $abc$60912$n2701
.sym 158630 $abc$60912$n6143
.sym 158631 $abc$60912$n6144
.sym 158632 $abc$60912$n6126
.sym 158633 $abc$60912$n2698
.sym 158634 $abc$60912$n6125
.sym 158635 $abc$60912$n6124
.sym 158636 $abc$60912$n6126
.sym 158637 $abc$60912$n2698
.sym 158638 basesoc_sram_we[2]
.sym 158642 $abc$60912$n6137
.sym 158643 $abc$60912$n6138
.sym 158644 $abc$60912$n6126
.sym 158645 $abc$60912$n2698
.sym 158646 $abc$60912$n6134
.sym 158647 $abc$60912$n6135
.sym 158648 $abc$60912$n6126
.sym 158649 $abc$60912$n2698
.sym 158650 $abc$60912$n6128
.sym 158651 $abc$60912$n6129
.sym 158652 $abc$60912$n6126
.sym 158653 $abc$60912$n2698
.sym 158654 $abc$60912$n6140
.sym 158655 $abc$60912$n6141
.sym 158656 $abc$60912$n6126
.sym 158657 $abc$60912$n2698
.sym 158658 $abc$60912$n6131
.sym 158659 $abc$60912$n6132
.sym 158660 $abc$60912$n6126
.sym 158661 $abc$60912$n2698
.sym 158665 picorv32.reg_pc[16]
.sym 158669 $abc$60912$n6138
.sym 158673 spiflash_bus_adr[7]
.sym 158677 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 158681 spiflash_bus_adr[13]
.sym 158685 $abc$60912$n4922_1
.sym 158689 $abc$60912$n7521_1
.sym 158693 spiflash_bus_adr[7]
.sym 158697 $abc$60912$n7648
.sym 158701 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 158705 $abc$60912$n5962_1
.sym 158709 $abc$60912$n9061
.sym 158713 $abc$60912$n4738
.sym 158729 $abc$60912$n6178
.sym 158730 picorv32.count_cycle[1]
.sym 158734 picorv32.count_cycle[1]
.sym 158735 picorv32.instr_rdcycle
.sym 158736 $abc$60912$n7303
.sym 158738 picorv32.count_cycle[5]
.sym 158739 picorv32.instr_rdcycle
.sym 158740 picorv32.instr_rdinstr
.sym 158741 picorv32.count_instr[5]
.sym 158742 picorv32.count_cycle[0]
.sym 158743 $abc$60912$n765
.sym 158749 picorv32.irq_mask[27]
.sym 158753 $abc$60912$n7630
.sym 158758 picorv32.count_cycle[12]
.sym 158759 picorv32.instr_rdcycle
.sym 158760 $abc$60912$n7454_1
.sym 158762 picorv32.instr_rdcycleh
.sym 158763 picorv32.count_cycle[33]
.sym 158764 picorv32.instr_rdinstr
.sym 158765 picorv32.count_instr[1]
.sym 158766 picorv32.count_cycle[15]
.sym 158767 picorv32.instr_rdcycle
.sym 158768 picorv32.instr_rdinstr
.sym 158769 picorv32.count_instr[15]
.sym 158770 picorv32.count_cycle[9]
.sym 158771 picorv32.instr_rdcycle
.sym 158772 $abc$60912$n7417
.sym 158774 picorv32.count_cycle[41]
.sym 158775 picorv32.instr_rdcycleh
.sym 158776 picorv32.instr_rdinstr
.sym 158777 picorv32.count_instr[9]
.sym 158778 picorv32.count_cycle[44]
.sym 158779 picorv32.instr_rdcycleh
.sym 158780 picorv32.instr_rdinstr
.sym 158781 picorv32.count_instr[12]
.sym 158785 picorv32.count_cycle[13]
.sym 158786 picorv32.count_cycle[14]
.sym 158787 picorv32.instr_rdcycle
.sym 158788 picorv32.instr_rdinstr
.sym 158789 picorv32.count_instr[14]
.sym 158790 picorv32.count_cycle[13]
.sym 158791 picorv32.instr_rdcycle
.sym 158792 picorv32.instr_rdcycleh
.sym 158793 picorv32.count_cycle[45]
.sym 158794 picorv32.count_cycle[20]
.sym 158795 picorv32.instr_rdcycle
.sym 158796 $abc$60912$n7548_1
.sym 158798 picorv32.count_cycle[16]
.sym 158799 picorv32.instr_rdcycle
.sym 158800 picorv32.instr_rdinstr
.sym 158801 picorv32.count_instr[16]
.sym 158805 $abc$60912$n6117_1
.sym 158809 picorv32.irq_mask[10]
.sym 158813 picorv32.cpuregs_rs1[19]
.sym 158814 picorv32.count_cycle[21]
.sym 158815 picorv32.instr_rdcycle
.sym 158816 picorv32.instr_rdinstr
.sym 158817 picorv32.count_instr[21]
.sym 158818 picorv32.count_cycle[52]
.sym 158819 picorv32.instr_rdcycleh
.sym 158820 picorv32.instr_rdinstr
.sym 158821 picorv32.count_instr[20]
.sym 158822 picorv32.cpuregs_rs1[5]
.sym 158826 picorv32.count_cycle[26]
.sym 158827 picorv32.instr_rdcycle
.sym 158828 $abc$60912$n7614
.sym 158830 $abc$60912$n4554
.sym 158831 picorv32.cpuregs_rs1[5]
.sym 158832 $abc$60912$n7358
.sym 158834 picorv32.cpuregs_rs1[3]
.sym 158838 picorv32.count_cycle[58]
.sym 158839 picorv32.instr_rdcycleh
.sym 158840 picorv32.instr_rdinstr
.sym 158841 picorv32.count_instr[26]
.sym 158842 picorv32.count_cycle[17]
.sym 158843 picorv32.instr_rdcycle
.sym 158844 picorv32.instr_rdcycleh
.sym 158845 picorv32.count_cycle[49]
.sym 158846 $abc$60912$n7346
.sym 158847 $abc$60912$n7347
.sym 158848 $abc$60912$n7342_1
.sym 158849 picorv32.cpu_state[2]
.sym 158850 picorv32.instr_maskirq
.sym 158851 picorv32.irq_mask[4]
.sym 158852 picorv32.instr_timer
.sym 158853 picorv32.timer[4]
.sym 158854 picorv32.count_instr[52]
.sym 158855 $abc$60912$n7547
.sym 158856 $abc$60912$n7287
.sym 158857 picorv32.instr_rdinstrh
.sym 158858 $abc$60912$n7477
.sym 158859 $abc$60912$n7480
.sym 158860 $abc$60912$n7475_1
.sym 158861 picorv32.cpu_state[2]
.sym 158862 basesoc_sram_we[0]
.sym 158863 $abc$60912$n5534
.sym 158866 picorv32.count_cycle[46]
.sym 158867 picorv32.instr_rdcycleh
.sym 158868 $abc$60912$n7479
.sym 158870 picorv32.count_instr[46]
.sym 158871 $abc$60912$n7478_1
.sym 158872 $abc$60912$n7287
.sym 158873 picorv32.instr_rdinstrh
.sym 158874 picorv32.count_instr[44]
.sym 158875 $abc$60912$n7453
.sym 158876 $abc$60912$n7287
.sym 158877 picorv32.instr_rdinstrh
.sym 158878 $abc$60912$n6002
.sym 158879 $abc$60912$n5171
.sym 158880 picorv32.cpuregs_rs1[20]
.sym 158881 $abc$60912$n6013_1
.sym 158882 picorv32.count_instr[33]
.sym 158883 $abc$60912$n7302
.sym 158884 $abc$60912$n7287
.sym 158885 picorv32.instr_rdinstrh
.sym 158886 $abc$60912$n4554
.sym 158887 picorv32.cpuregs_rs1[22]
.sym 158888 $abc$60912$n7568
.sym 158890 picorv32.instr_maskirq
.sym 158891 picorv32.irq_mask[20]
.sym 158892 picorv32.instr_timer
.sym 158893 picorv32.timer[20]
.sym 158894 $abc$60912$n7571
.sym 158895 $abc$60912$n7572_1
.sym 158896 $abc$60912$n7567
.sym 158897 picorv32.cpu_state[2]
.sym 158898 $abc$60912$n7377_1
.sym 158899 $abc$60912$n7372
.sym 158900 picorv32.cpu_state[2]
.sym 158901 $abc$60912$n7378_1
.sym 158902 picorv32.instr_maskirq
.sym 158903 picorv32.irq_mask[13]
.sym 158904 picorv32.instr_timer
.sym 158905 picorv32.timer[13]
.sym 158906 picorv32.count_cycle[23]
.sym 158907 picorv32.instr_rdcycle
.sym 158908 picorv32.instr_rdcycleh
.sym 158909 picorv32.count_cycle[55]
.sym 158910 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 158914 picorv32.count_cycle[47]
.sym 158915 picorv32.instr_rdcycleh
.sym 158916 $abc$60912$n7490_1
.sym 158918 picorv32.instr_maskirq
.sym 158919 picorv32.irq_mask[23]
.sym 158920 picorv32.instr_timer
.sym 158921 picorv32.timer[23]
.sym 158922 picorv32.count_cycle[48]
.sym 158923 picorv32.instr_rdcycleh
.sym 158924 $abc$60912$n7505
.sym 158926 $abc$60912$n8067
.sym 158927 $abc$60912$n6187
.sym 158928 $abc$60912$n8063
.sym 158929 $abc$60912$n2699
.sym 158930 picorv32.instr_maskirq
.sym 158931 picorv32.irq_mask[16]
.sym 158932 picorv32.instr_timer
.sym 158933 picorv32.timer[16]
.sym 158934 basesoc_sram_we[0]
.sym 158938 picorv32.count_instr[48]
.sym 158939 $abc$60912$n7504
.sym 158940 $abc$60912$n7287
.sym 158941 picorv32.instr_rdinstrh
.sym 158942 picorv32.instr_maskirq
.sym 158943 picorv32.irq_mask[26]
.sym 158944 picorv32.instr_timer
.sym 158945 picorv32.timer[26]
.sym 158946 picorv32.count_instr[58]
.sym 158947 $abc$60912$n7613
.sym 158948 $abc$60912$n7287
.sym 158949 picorv32.instr_rdinstrh
.sym 158950 $abc$60912$n8047
.sym 158951 $abc$60912$n6184
.sym 158952 $abc$60912$n8045
.sym 158954 $abc$60912$n8071
.sym 158955 $abc$60912$n6193
.sym 158956 $abc$60912$n8063
.sym 158957 $abc$60912$n2699
.sym 158958 $abc$60912$n8044
.sym 158959 $abc$60912$n6180
.sym 158960 $abc$60912$n8045
.sym 158961 $abc$60912$n4667
.sym 158962 $abc$60912$n8049
.sym 158963 $abc$60912$n6187
.sym 158964 $abc$60912$n8045
.sym 158965 $abc$60912$n4667
.sym 158966 $abc$60912$n7441
.sym 158967 $abc$60912$n7438
.sym 158968 picorv32.cpu_state[2]
.sym 158969 $abc$60912$n8771
.sym 158970 picorv32.cpuregs_rs1[22]
.sym 158974 picorv32.cpuregs_rs1[30]
.sym 158978 $abc$60912$n8065
.sym 158979 $abc$60912$n6184
.sym 158980 $abc$60912$n8063
.sym 158981 $abc$60912$n2699
.sym 158982 basesoc_sram_we[0]
.sym 158983 $abc$60912$n5639
.sym 158986 picorv32.irq_pending[4]
.sym 158987 picorv32.cpu_state[1]
.sym 158988 picorv32.cpu_state[4]
.sym 158989 picorv32.reg_op1[4]
.sym 158990 picorv32.irq_pending[6]
.sym 158991 picorv32.cpu_state[1]
.sym 158992 picorv32.cpu_state[4]
.sym 158993 picorv32.reg_op1[6]
.sym 158994 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 158998 $abc$60912$n4718_1
.sym 158999 $abc$60912$n4719_1
.sym 159000 $abc$60912$n4720
.sym 159001 $abc$60912$n4721
.sym 159002 $abc$60912$n7626
.sym 159003 $abc$60912$n7621
.sym 159004 picorv32.cpu_state[2]
.sym 159005 $abc$60912$n7627
.sym 159006 $abc$60912$n6192
.sym 159007 $abc$60912$n6193
.sym 159008 $abc$60912$n6181
.sym 159009 $abc$60912$n2698
.sym 159010 $abc$60912$n8051
.sym 159011 $abc$60912$n6190
.sym 159012 $abc$60912$n8045
.sym 159013 $abc$60912$n4667
.sym 159014 picorv32.cpuregs_rs1[13]
.sym 159018 picorv32.irq_pending[28]
.sym 159019 picorv32.cpu_state[1]
.sym 159020 $abc$60912$n7631
.sym 159021 $abc$60912$n7638
.sym 159022 picorv32.cpuregs_rs1[10]
.sym 159026 picorv32.cpuregs_rs1[24]
.sym 159030 picorv32.cpuregs_rs1[27]
.sym 159034 $abc$60912$n4689
.sym 159035 $abc$60912$n4690_1
.sym 159036 $abc$60912$n4691
.sym 159038 $abc$60912$n4722_1
.sym 159039 $abc$60912$n4717
.sym 159040 slave_sel_r[0]
.sym 159042 $abc$60912$n4692
.sym 159043 $abc$60912$n4687
.sym 159044 $abc$60912$n4688_1
.sym 159045 slave_sel_r[0]
.sym 159046 $abc$60912$n10368
.sym 159047 $abc$60912$n6190
.sym 159048 $abc$60912$n10362
.sym 159049 $abc$60912$n2702
.sym 159050 basesoc_sram_we[0]
.sym 159054 $abc$60912$n10364
.sym 159055 $abc$60912$n6184
.sym 159056 $abc$60912$n10362
.sym 159057 $abc$60912$n2702
.sym 159058 $abc$60912$n10374
.sym 159059 $abc$60912$n6199
.sym 159060 $abc$60912$n10362
.sym 159061 $abc$60912$n2702
.sym 159062 $abc$60912$n9094
.sym 159063 $abc$60912$n6199
.sym 159064 $abc$60912$n9082
.sym 159065 $abc$60912$n2701
.sym 159066 $abc$60912$n10366
.sym 159067 $abc$60912$n6187
.sym 159068 $abc$60912$n10362
.sym 159069 $abc$60912$n2702
.sym 159070 $abc$60912$n10361
.sym 159071 $abc$60912$n6180
.sym 159072 $abc$60912$n10362
.sym 159073 $abc$60912$n2702
.sym 159074 $abc$60912$n9090
.sym 159075 $abc$60912$n6193
.sym 159076 $abc$60912$n9082
.sym 159077 $abc$60912$n2701
.sym 159078 picorv32.cpu_state[4]
.sym 159079 picorv32.reg_op1[28]
.sym 159082 $abc$60912$n9084
.sym 159083 $abc$60912$n6184
.sym 159084 $abc$60912$n9082
.sym 159085 $abc$60912$n2701
.sym 159086 $abc$60912$n7487_1
.sym 159087 $abc$60912$n7486
.sym 159088 picorv32.cpu_state[2]
.sym 159089 $abc$60912$n7492
.sym 159090 picorv32.reg_op1[15]
.sym 159091 picorv32.cpu_state[4]
.sym 159092 $abc$60912$n7493_1
.sym 159094 picorv32.cpu_state[3]
.sym 159095 $abc$60912$n11441
.sym 159096 picorv32.cpu_state[4]
.sym 159097 picorv32.reg_op1[10]
.sym 159098 picorv32.irq_pending[26]
.sym 159099 picorv32.irq_mask[26]
.sym 159102 $abc$60912$n7301
.sym 159103 $abc$60912$n7298
.sym 159104 picorv32.cpu_state[2]
.sym 159105 $abc$60912$n7304
.sym 159106 $abc$60912$n4711
.sym 159107 $abc$60912$n4712
.sym 159108 $abc$60912$n4707
.sym 159109 slave_sel_r[0]
.sym 159110 $abc$60912$n5033_1
.sym 159111 $abc$60912$n765
.sym 159114 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 159115 picorv32.cpu_state[3]
.sym 159118 $abc$60912$n5033_1
.sym 159119 $abc$60912$n4538
.sym 159120 $abc$60912$n4777
.sym 159121 $abc$60912$n4938
.sym 159122 picorv32.cpu_state[3]
.sym 159123 $abc$60912$n4938
.sym 159126 $abc$60912$n5034
.sym 159127 $abc$60912$n4565
.sym 159130 basesoc_sram_we[0]
.sym 159131 $abc$60912$n5537
.sym 159134 $abc$60912$n4706
.sym 159135 $abc$60912$n4713
.sym 159138 $abc$60912$n6047_1
.sym 159139 $abc$60912$n6053_1
.sym 159140 $abc$60912$n6050_1
.sym 159141 $abc$60912$n4779
.sym 159142 picorv32.latched_is_lh
.sym 159143 picorv32.latched_is_lu
.sym 159146 picorv32.cpu_state[1]
.sym 159147 $abc$60912$n4937
.sym 159150 $abc$60912$n7017_1
.sym 159151 picorv32.instr_srl
.sym 159152 picorv32.instr_srli
.sym 159155 picorv32.reg_pc[0]
.sym 159158 picorv32.reg_pc[0]
.sym 159159 picorv32.reg_pc[1]
.sym 159160 picorv32.mem_do_rinst
.sym 159162 picorv32.cpu_state[1]
.sym 159163 picorv32.is_lbu_lhu_lw
.sym 159164 picorv32.latched_is_lu
.sym 159165 $abc$60912$n4936
.sym 159166 picorv32.cpu_state[1]
.sym 159167 picorv32.instr_lh
.sym 159168 picorv32.latched_is_lh
.sym 159169 $abc$60912$n4936
.sym 159170 $abc$60912$n4723
.sym 159171 $abc$60912$n4716
.sym 159172 $abc$60912$n5739_1
.sym 159174 picorv32.cpuregs_wrdata[15]
.sym 159178 $abc$60912$n6806
.sym 159179 $abc$60912$n6807
.sym 159180 $abc$60912$n5902
.sym 159181 $abc$60912$n6726
.sym 159182 picorv32.reg_next_pc[10]
.sym 159183 picorv32.reg_out[10]
.sym 159184 $abc$60912$n5775
.sym 159186 $abc$60912$n6848
.sym 159187 $abc$60912$n6849
.sym 159188 $abc$60912$n5902
.sym 159189 $abc$60912$n6726
.sym 159190 $abc$60912$n6836
.sym 159191 $abc$60912$n6837
.sym 159192 $abc$60912$n5902
.sym 159193 $abc$60912$n6726
.sym 159194 $abc$60912$n6809
.sym 159195 $abc$60912$n6810
.sym 159196 $abc$60912$n5902
.sym 159197 $abc$60912$n6726
.sym 159198 $abc$60912$n6824
.sym 159199 $abc$60912$n6825
.sym 159200 $abc$60912$n5902
.sym 159201 $abc$60912$n6726
.sym 159202 $abc$60912$n5739_1
.sym 159203 $abc$60912$n7296
.sym 159204 $abc$60912$n4826_1
.sym 159205 $abc$60912$n7279
.sym 159206 picorv32.cpuregs_wrdata[5]
.sym 159210 $abc$60912$n7436_1
.sym 159211 $abc$60912$n7380_1
.sym 159212 $abc$60912$n7396_1
.sym 159213 $abc$60912$n4937
.sym 159214 $abc$60912$n7279
.sym 159215 $abc$60912$n4847
.sym 159216 $abc$60912$n7324_1
.sym 159218 picorv32.instr_lui
.sym 159219 picorv32.reg_pc[1]
.sym 159220 picorv32.cpuregs_rs1[1]
.sym 159221 picorv32.is_lui_auipc_jal
.sym 159222 picorv32.cpuregs_wrdata[8]
.sym 159226 picorv32.cpuregs_wrdata[4]
.sym 159230 $abc$60912$n7279
.sym 159231 $abc$60912$n4801
.sym 159232 $abc$60912$n7310
.sym 159234 $abc$60912$n8773_1
.sym 159235 picorv32.irq_pending[11]
.sym 159236 picorv32.cpu_state[1]
.sym 159237 $abc$60912$n8772
.sym 159238 $abc$60912$n5740
.sym 159239 $abc$60912$n6108_1
.sym 159240 $abc$60912$n4881
.sym 159241 $abc$60912$n7399_1
.sym 159242 $abc$60912$n7411
.sym 159243 $abc$60912$n7380_1
.sym 159244 $abc$60912$n7396_1
.sym 159246 $abc$60912$n6882
.sym 159247 $abc$60912$n6849
.sym 159248 $abc$60912$n5937_1
.sym 159249 $abc$60912$n6774
.sym 159250 $abc$60912$n5740
.sym 159251 $abc$60912$n6117_1
.sym 159252 $abc$60912$n4783_1
.sym 159253 $abc$60912$n7399_1
.sym 159254 $abc$60912$n4774_1
.sym 159255 $abc$60912$n7498
.sym 159256 $abc$60912$n7496_1
.sym 159257 $abc$60912$n7290
.sym 159258 $abc$60912$n7484_1
.sym 159259 picorv32.latched_is_lh
.sym 159262 $abc$60912$n6866
.sym 159263 $abc$60912$n6825
.sym 159264 $abc$60912$n5937_1
.sym 159265 $abc$60912$n6774
.sym 159266 $abc$60912$n6856
.sym 159267 $abc$60912$n6810
.sym 159268 $abc$60912$n5937_1
.sym 159269 $abc$60912$n6774
.sym 159270 $abc$60912$n7381_1
.sym 159271 $abc$60912$n7384_1
.sym 159272 $abc$60912$n7396_1
.sym 159273 $abc$60912$n7497
.sym 159274 $abc$60912$n5704
.sym 159278 picorv32.decoded_rs2[0]
.sym 159279 picorv32.decoded_rs2[1]
.sym 159280 $abc$60912$n5938_1
.sym 159282 $abc$60912$n7484_1
.sym 159283 $abc$60912$n7380_1
.sym 159284 $abc$60912$n7396_1
.sym 159286 $abc$60912$n7381_1
.sym 159287 $abc$60912$n7384_1
.sym 159290 $abc$60912$n7383_1
.sym 159291 $abc$60912$n7399_1
.sym 159292 $abc$60912$n4837
.sym 159293 $abc$60912$n5740
.sym 159294 $abc$60912$n7483
.sym 159295 $abc$60912$n7290
.sym 159296 $abc$60912$n7485
.sym 159298 $abc$60912$n7410
.sym 159299 $abc$60912$n7290
.sym 159300 $abc$60912$n7412_1
.sym 159302 $abc$60912$n6770
.sym 159303 $abc$60912$n6771
.sym 159304 $abc$60912$n5902
.sym 159305 $abc$60912$n6726
.sym 159306 $abc$60912$n6761
.sym 159307 $abc$60912$n6762
.sym 159308 $abc$60912$n5902
.sym 159309 $abc$60912$n6726
.sym 159310 picorv32.decoded_rs2[0]
.sym 159311 picorv32.mem_rdata_latched_noshuffle[20]
.sym 159312 $abc$60912$n4752
.sym 159314 $abc$60912$n6758
.sym 159315 $abc$60912$n6759
.sym 159316 $abc$60912$n5902
.sym 159317 $abc$60912$n6726
.sym 159318 picorv32.cpuregs_wrdata[19]
.sym 159322 picorv32.reg_op1[27]
.sym 159323 picorv32.cpu_state[4]
.sym 159324 $abc$60912$n7619
.sym 159325 $abc$60912$n7620
.sym 159326 picorv32.cpuregs_wrdata[20]
.sym 159330 $abc$60912$n6752
.sym 159331 $abc$60912$n6753
.sym 159332 $abc$60912$n5902
.sym 159333 $abc$60912$n6726
.sym 159334 picorv32.cpuregs_wrdata[17]
.sym 159338 picorv32.cpuregs_wrdata[28]
.sym 159342 picorv32.cpuregs_wrdata[22]
.sym 159346 $abc$60912$n6725
.sym 159347 $abc$60912$n6724
.sym 159348 $abc$60912$n5902
.sym 159349 $abc$60912$n6726
.sym 159350 picorv32.reg_next_pc[14]
.sym 159351 picorv32.reg_out[14]
.sym 159352 $abc$60912$n5775
.sym 159354 picorv32.reg_out[14]
.sym 159355 picorv32.alu_out_q[14]
.sym 159356 picorv32.latched_stalu
.sym 159358 picorv32.cpuregs_wrdata[16]
.sym 159362 picorv32.cpuregs_wrdata[29]
.sym 159366 picorv32.cpuregs_wrdata[30]
.sym 159370 picorv32.instr_lui
.sym 159371 picorv32.reg_pc[3]
.sym 159372 picorv32.cpuregs_rs1[3]
.sym 159373 picorv32.is_lui_auipc_jal
.sym 159374 $abc$60912$n6790
.sym 159375 $abc$60912$n6750
.sym 159376 $abc$60912$n5937_1
.sym 159377 $abc$60912$n6774
.sym 159378 $abc$60912$n11459
.sym 159379 picorv32.cpu_state[3]
.sym 159380 $abc$60912$n7629
.sym 159381 $abc$60912$n7630
.sym 159382 $abc$60912$n6804
.sym 159383 $abc$60912$n6771
.sym 159384 $abc$60912$n5937_1
.sym 159385 $abc$60912$n6774
.sym 159386 $abc$60912$n6773
.sym 159387 $abc$60912$n6725
.sym 159388 $abc$60912$n5937_1
.sym 159389 $abc$60912$n6774
.sym 159390 picorv32.instr_lui
.sym 159391 picorv32.reg_pc[5]
.sym 159392 picorv32.cpuregs_rs1[5]
.sym 159393 picorv32.is_lui_auipc_jal
.sym 159394 picorv32.cpuregs_wrdata[31]
.sym 159398 picorv32.instr_lui
.sym 159399 picorv32.reg_pc[12]
.sym 159400 picorv32.cpuregs_rs1[12]
.sym 159401 picorv32.is_lui_auipc_jal
.sym 159402 picorv32.reg_out[24]
.sym 159403 picorv32.alu_out_q[24]
.sym 159404 picorv32.latched_stalu
.sym 159405 $abc$60912$n5775
.sym 159406 $abc$60912$n7156
.sym 159410 picorv32.reg_out[24]
.sym 159411 picorv32.alu_out_q[24]
.sym 159412 picorv32.latched_stalu
.sym 159413 $abc$60912$n5371
.sym 159414 picorv32.reg_next_pc[6]
.sym 159415 picorv32.reg_out[6]
.sym 159416 $abc$60912$n5775
.sym 159418 picorv32.reg_out[28]
.sym 159419 picorv32.alu_out_q[28]
.sym 159420 picorv32.latched_stalu
.sym 159422 $abc$60912$n7171
.sym 159426 $abc$60912$n6782
.sym 159427 $abc$60912$n6738
.sym 159428 $abc$60912$n5937_1
.sym 159429 $abc$60912$n6774
.sym 159430 picorv32.decoded_imm_uj[20]
.sym 159431 picorv32.instr_jal
.sym 159432 $abc$60912$n4977
.sym 159433 $abc$60912$n4995
.sym 159434 $abc$60912$n8220
.sym 159435 $abc$60912$n9810
.sym 159436 $abc$60912$n5837
.sym 159437 $abc$60912$n5371
.sym 159438 $abc$60912$n6968_1
.sym 159439 $abc$60912$n6969_1
.sym 159442 picorv32.instr_lui
.sym 159443 picorv32.reg_pc[15]
.sym 159444 picorv32.cpuregs_rs1[15]
.sym 159445 picorv32.is_lui_auipc_jal
.sym 159446 picorv32.irq_state[0]
.sym 159447 picorv32.reg_next_pc[18]
.sym 159448 $abc$60912$n4600
.sym 159449 picorv32.irq_state[1]
.sym 159450 $abc$60912$n6965_1
.sym 159451 $abc$60912$n6966_1
.sym 159454 $abc$60912$n6962_1
.sym 159455 $abc$60912$n6963_1
.sym 159458 picorv32.instr_lui
.sym 159459 picorv32.reg_pc[13]
.sym 159460 picorv32.cpuregs_rs1[13]
.sym 159461 picorv32.is_lui_auipc_jal
.sym 159462 picorv32.instr_lui
.sym 159463 picorv32.reg_pc[22]
.sym 159464 picorv32.cpuregs_rs1[22]
.sym 159465 picorv32.is_lui_auipc_jal
.sym 159466 picorv32.reg_next_pc[24]
.sym 159467 picorv32.irq_state[0]
.sym 159468 $abc$60912$n6987_1
.sym 159469 $abc$60912$n6988
.sym 159470 picorv32.instr_lui
.sym 159471 picorv32.reg_pc[24]
.sym 159472 picorv32.cpuregs_rs1[24]
.sym 159473 picorv32.is_lui_auipc_jal
.sym 159474 picorv32.instr_lui
.sym 159475 picorv32.reg_pc[29]
.sym 159476 picorv32.cpuregs_rs1[29]
.sym 159477 picorv32.is_lui_auipc_jal
.sym 159478 $abc$60912$n7162
.sym 159482 picorv32.reg_next_pc[2]
.sym 159483 $abc$60912$n5778_1
.sym 159484 $abc$60912$n5775
.sym 159485 $abc$60912$n5752_1
.sym 159486 $abc$60912$n7210
.sym 159490 picorv32.instr_lui
.sym 159491 picorv32.reg_pc[19]
.sym 159492 picorv32.cpuregs_rs1[19]
.sym 159493 picorv32.is_lui_auipc_jal
.sym 159494 picorv32.instr_lui
.sym 159495 picorv32.reg_pc[26]
.sym 159496 picorv32.cpuregs_rs1[26]
.sym 159497 picorv32.is_lui_auipc_jal
.sym 159498 picorv32.reg_next_pc[5]
.sym 159499 picorv32.reg_out[5]
.sym 159500 $abc$60912$n5775
.sym 159502 picorv32.reg_next_pc[13]
.sym 159503 picorv32.reg_out[13]
.sym 159504 $abc$60912$n5775
.sym 159506 picorv32.reg_out[13]
.sym 159507 picorv32.alu_out_q[13]
.sym 159508 picorv32.latched_stalu
.sym 159510 picorv32.reg_next_pc[5]
.sym 159511 $abc$60912$n5793
.sym 159512 $abc$60912$n5775
.sym 159513 $abc$60912$n5752_1
.sym 159514 $abc$60912$n5833
.sym 159515 $abc$60912$n5371
.sym 159516 $abc$60912$n6960_1
.sym 159517 $abc$60912$n6959_1
.sym 159518 picorv32.irq_state[0]
.sym 159519 picorv32.reg_next_pc[5]
.sym 159520 $abc$60912$n5793
.sym 159521 $abc$60912$n5371
.sym 159522 $abc$60912$n6813_1
.sym 159523 $abc$60912$n6818_1
.sym 159524 $abc$60912$n6816_1
.sym 159526 picorv32.reg_out[21]
.sym 159527 picorv32.alu_out_q[21]
.sym 159528 picorv32.latched_stalu
.sym 159530 $abc$60912$n7520
.sym 159531 $abc$60912$n7496_1
.sym 159532 $abc$60912$n7290
.sym 159533 $abc$60912$n7521_1
.sym 159534 $abc$60912$n7564
.sym 159535 $abc$60912$n7565
.sym 159538 picorv32.reg_next_pc[21]
.sym 159539 picorv32.irq_state[0]
.sym 159540 $abc$60912$n5370
.sym 159541 $abc$60912$n9820
.sym 159542 $abc$60912$n5857_1
.sym 159543 $abc$60912$n5371
.sym 159544 $abc$60912$n4593
.sym 159545 picorv32.irq_state[1]
.sym 159546 $abc$60912$n8220
.sym 159547 $abc$60912$n9812
.sym 159548 $abc$60912$n5841
.sym 159549 $abc$60912$n5371
.sym 159550 $abc$60912$n4903
.sym 159551 $abc$60912$n7498
.sym 159552 $abc$60912$n7496_1
.sym 159553 $abc$60912$n7290
.sym 159554 $abc$60912$n8220
.sym 159555 $abc$60912$n9814
.sym 159556 $abc$60912$n5845
.sym 159557 $abc$60912$n5371
.sym 159558 picorv32.reg_out[27]
.sym 159559 picorv32.alu_out_q[27]
.sym 159560 picorv32.latched_stalu
.sym 159561 $abc$60912$n5371
.sym 159562 picorv32.reg_next_pc[18]
.sym 159563 picorv32.reg_out[18]
.sym 159564 $abc$60912$n5775
.sym 159566 picorv32.reg_next_pc[16]
.sym 159567 $abc$60912$n5837
.sym 159568 $abc$60912$n5775
.sym 159569 $abc$60912$n5752_1
.sym 159570 picorv32.reg_out[18]
.sym 159571 picorv32.alu_out_q[18]
.sym 159572 picorv32.latched_stalu
.sym 159574 picorv32.reg_next_pc[28]
.sym 159575 picorv32.reg_out[28]
.sym 159576 $abc$60912$n5775
.sym 159578 picorv32.reg_out[27]
.sym 159579 picorv32.alu_out_q[27]
.sym 159580 picorv32.latched_stalu
.sym 159581 $abc$60912$n5775
.sym 159582 picorv32.reg_out[22]
.sym 159583 picorv32.alu_out_q[22]
.sym 159584 picorv32.latched_stalu
.sym 159586 picorv32.reg_next_pc[22]
.sym 159587 picorv32.reg_out[22]
.sym 159588 $abc$60912$n5775
.sym 159590 $abc$60912$n9104
.sym 159591 $abc$60912$n6132
.sym 159592 $abc$60912$n9100
.sym 159593 $abc$60912$n2699
.sym 159594 $abc$60912$n9114
.sym 159595 $abc$60912$n6147
.sym 159596 $abc$60912$n9100
.sym 159597 $abc$60912$n2699
.sym 159598 $abc$60912$n4854
.sym 159599 $abc$60912$n4849
.sym 159600 slave_sel_r[0]
.sym 159601 $abc$60912$n4848
.sym 159605 $abc$60912$n5752_1
.sym 159606 picorv32.reg_next_pc[18]
.sym 159607 $abc$60912$n5845
.sym 159608 $abc$60912$n5775
.sym 159609 $abc$60912$n5752_1
.sym 159610 $abc$60912$n5752_1
.sym 159611 picorv32.reg_next_pc[24]
.sym 159612 $abc$60912$n5869_1
.sym 159614 basesoc_uart_phy_tx_reg[0]
.sym 159615 $abc$60912$n5111
.sym 159616 $abc$60912$n4532
.sym 159618 $abc$60912$n9099
.sym 159619 $abc$60912$n6125
.sym 159620 $abc$60912$n9100
.sym 159621 $abc$60912$n2699
.sym 159622 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 159626 $abc$60912$n9064
.sym 159627 $abc$60912$n6125
.sym 159628 $abc$60912$n9065
.sym 159629 $abc$60912$n2701
.sym 159630 basesoc_uart_phy_tx_busy
.sym 159631 basesoc_uart_phy_uart_clk_txen
.sym 159632 $abc$60912$n5108
.sym 159634 $abc$60912$n9079
.sym 159635 $abc$60912$n6147
.sym 159636 $abc$60912$n9065
.sym 159637 $abc$60912$n2701
.sym 159638 basesoc_uart_phy_uart_clk_txen
.sym 159639 basesoc_uart_phy_tx_bitcount[0]
.sym 159640 basesoc_uart_phy_tx_busy
.sym 159641 $abc$60912$n5108
.sym 159642 $abc$60912$n4896_1
.sym 159643 $abc$60912$n4897
.sym 159644 $abc$60912$n4898_1
.sym 159645 $abc$60912$n4899_1
.sym 159650 $abc$60912$n9069
.sym 159651 $abc$60912$n6132
.sym 159652 $abc$60912$n9065
.sym 159653 $abc$60912$n2701
.sym 159661 spiflash_bus_adr[2]
.sym 159665 $abc$60912$n4826_1
.sym 159666 spiflash_bus_dat_w[16]
.sym 159673 $abc$60912$n7498
.sym 159674 $abc$60912$n6146
.sym 159675 $abc$60912$n6147
.sym 159676 $abc$60912$n6126
.sym 159677 $abc$60912$n2698
.sym 159678 spiflash_bus_dat_w[23]
.sym 159685 picorv32.reg_pc[7]
.sym 159689 $abc$60912$n6750
.sym 159693 $abc$60912$n6969_1
.sym 159701 $abc$60912$n5860
.sym 159705 picorv32.reg_next_pc[14]
.sym 159709 $abc$60912$n6653_1
.sym 159713 spiflash_bus_adr[0]
.sym 159717 $abc$60912$n6125
.sym 159721 picorv32.cpuregs_rs1[20]
.sym 159722 rst1
.sym 159729 $abc$60912$n6966_1
.sym 159733 picorv32.reg_pc[5]
.sym 159734 $PACKER_GND_NET
.sym 159741 $abc$60912$n9826
.sym 159745 $abc$60912$n7016_1
.sym 159749 $abc$60912$n6986_1
.sym 159773 picorv32.cpuregs_rs1[12]
.sym 159774 $abc$60912$n765
.sym 159782 picorv32.count_cycle[7]
.sym 159783 picorv32.instr_rdcycle
.sym 159784 $abc$60912$n7391_1
.sym 159786 picorv32.count_cycle[11]
.sym 159787 picorv32.instr_rdcycle
.sym 159788 picorv32.instr_rdinstr
.sym 159789 picorv32.count_instr[11]
.sym 159794 picorv32.count_cycle[39]
.sym 159795 picorv32.instr_rdcycleh
.sym 159796 picorv32.instr_rdinstr
.sym 159797 picorv32.count_instr[7]
.sym 159798 picorv32.count_cycle[36]
.sym 159799 picorv32.instr_rdcycleh
.sym 159800 picorv32.instr_rdinstr
.sym 159801 picorv32.count_instr[4]
.sym 159802 picorv32.count_cycle[4]
.sym 159803 picorv32.instr_rdcycle
.sym 159804 $abc$60912$n7345
.sym 159806 picorv32.count_cycle[10]
.sym 159807 picorv32.instr_rdcycle
.sym 159808 picorv32.instr_rdinstr
.sym 159809 picorv32.count_instr[10]
.sym 159829 $abc$60912$n6930
.sym 159837 picorv32.cpuregs_rs1[1]
.sym 159845 picorv32.irq_mask[5]
.sym 159846 picorv32.count_cycle[24]
.sym 159847 picorv32.instr_rdcycle
.sym 159848 $abc$60912$n7592
.sym 159850 picorv32.count_cycle[57]
.sym 159851 picorv32.instr_rdcycleh
.sym 159852 picorv32.instr_rdinstr
.sym 159853 picorv32.count_instr[25]
.sym 159854 picorv32.count_instr[36]
.sym 159855 $abc$60912$n7287
.sym 159856 $abc$60912$n7344_1
.sym 159862 $abc$60912$n7343_1
.sym 159863 $abc$60912$n4555
.sym 159864 $abc$60912$n4554
.sym 159865 picorv32.cpuregs_rs1[4]
.sym 159866 picorv32.count_cycle[25]
.sym 159867 picorv32.instr_rdcycle
.sym 159868 $abc$60912$n7603
.sym 159870 picorv32.count_cycle[56]
.sym 159871 picorv32.instr_rdcycleh
.sym 159872 picorv32.instr_rdinstr
.sym 159873 picorv32.count_instr[24]
.sym 159874 picorv32.cpuregs_rs1[4]
.sym 159878 $abc$60912$n7414
.sym 159879 $abc$60912$n7415_1
.sym 159880 $abc$60912$n7418_1
.sym 159881 $abc$60912$n7419
.sym 159882 picorv32.instr_rdcycleh
.sym 159883 picorv32.count_cycle[35]
.sym 159884 $abc$60912$n7330_1
.sym 159885 $abc$60912$n4555
.sym 159886 picorv32.count_instr[41]
.sym 159887 $abc$60912$n7416
.sym 159888 $abc$60912$n7287
.sym 159889 picorv32.instr_rdinstrh
.sym 159890 spiflash_bus_dat_w[0]
.sym 159894 $abc$60912$n4554
.sym 159895 picorv32.cpuregs_rs1[2]
.sym 159896 $abc$60912$n7314_1
.sym 159898 $abc$60912$n4554
.sym 159899 picorv32.cpuregs_rs1[9]
.sym 159902 $abc$60912$n4554
.sym 159903 picorv32.cpuregs_rs1[6]
.sym 159904 $abc$60912$n7373
.sym 159905 $abc$60912$n7376
.sym 159906 picorv32.instr_maskirq
.sym 159907 picorv32.irq_mask[6]
.sym 159908 picorv32.instr_timer
.sym 159909 picorv32.timer[6]
.sym 159910 picorv32.count_cycle[43]
.sym 159911 picorv32.instr_rdcycleh
.sym 159912 $abc$60912$n7443
.sym 159914 picorv32.count_instr[57]
.sym 159915 $abc$60912$n7602
.sym 159916 $abc$60912$n7287
.sym 159917 picorv32.instr_rdinstrh
.sym 159918 picorv32.count_instr[42]
.sym 159919 $abc$60912$n7430_1
.sym 159920 $abc$60912$n7287
.sym 159921 picorv32.instr_rdinstrh
.sym 159922 $abc$60912$n4554
.sym 159923 picorv32.cpuregs_rs1[21]
.sym 159924 $abc$60912$n7557_1
.sym 159926 picorv32.count_instr[43]
.sym 159927 $abc$60912$n7442_1
.sym 159928 $abc$60912$n7287
.sym 159929 picorv32.instr_rdinstrh
.sym 159930 picorv32.count_cycle[42]
.sym 159931 picorv32.instr_rdcycleh
.sym 159932 $abc$60912$n7431
.sym 159934 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 159938 $abc$60912$n4554
.sym 159939 picorv32.cpuregs_rs1[18]
.sym 159940 $abc$60912$n7524_1
.sym 159942 $abc$60912$n7604
.sym 159943 $abc$60912$n7605
.sym 159944 $abc$60912$n7600
.sym 159945 picorv32.cpu_state[2]
.sym 159946 $abc$60912$n4554
.sym 159947 picorv32.cpuregs_rs1[25]
.sym 159948 $abc$60912$n7601
.sym 159950 picorv32.cpuregs_rs1[25]
.sym 159954 picorv32.cpuregs_rs1[23]
.sym 159958 picorv32.instr_maskirq
.sym 159959 picorv32.irq_mask[25]
.sym 159960 picorv32.instr_timer
.sym 159961 picorv32.timer[25]
.sym 159962 $abc$60912$n7560_1
.sym 159963 $abc$60912$n7561
.sym 159964 $abc$60912$n7556
.sym 159965 picorv32.cpu_state[2]
.sym 159966 picorv32.cpuregs_rs1[26]
.sym 159970 picorv32.cpuregs_rs1[20]
.sym 159974 picorv32.cpuregs_rs1[6]
.sym 159978 picorv32.cpuregs_rs1[7]
.sym 159982 picorv32.instr_maskirq
.sym 159983 picorv32.irq_mask[11]
.sym 159984 $abc$60912$n4554
.sym 159985 picorv32.cpuregs_rs1[11]
.sym 159986 $abc$60912$n7593_1
.sym 159987 $abc$60912$n7594
.sym 159988 $abc$60912$n7589
.sym 159989 picorv32.cpu_state[2]
.sym 159990 picorv32.cpuregs_rs1[11]
.sym 159994 picorv32.count_cycle[62]
.sym 159995 picorv32.instr_rdcycleh
.sym 159996 $abc$60912$n7658
.sym 159998 picorv32.cpuregs_rs1[2]
.sym 160002 picorv32.count_instr[62]
.sym 160003 $abc$60912$n7657
.sym 160004 $abc$60912$n7287
.sym 160005 picorv32.instr_rdinstrh
.sym 160006 picorv32.irq_mask[7]
.sym 160007 picorv32.irq_pending[7]
.sym 160010 picorv32.irq_mask[6]
.sym 160011 picorv32.irq_pending[6]
.sym 160014 picorv32.irq_pending[7]
.sym 160015 picorv32.irq_mask[7]
.sym 160018 picorv32.irq_mask[5]
.sym 160019 picorv32.irq_state[1]
.sym 160020 picorv32.irq_pending[5]
.sym 160022 picorv32.irq_mask[22]
.sym 160023 picorv32.irq_pending[22]
.sym 160024 picorv32.irq_mask[5]
.sym 160025 picorv32.irq_pending[5]
.sym 160026 picorv32.irq_pending[5]
.sym 160027 picorv32.irq_mask[5]
.sym 160030 picorv32.irq_pending[4]
.sym 160031 picorv32.irq_pending[5]
.sym 160032 picorv32.irq_pending[6]
.sym 160033 picorv32.irq_pending[7]
.sym 160034 picorv32.irq_pending[6]
.sym 160035 picorv32.irq_mask[6]
.sym 160038 picorv32.irq_pending[30]
.sym 160039 picorv32.irq_mask[30]
.sym 160042 picorv32.irq_pending[22]
.sym 160043 picorv32.irq_mask[22]
.sym 160046 picorv32.irq_mask[22]
.sym 160047 picorv32.irq_state[1]
.sym 160048 picorv32.irq_pending[22]
.sym 160050 $abc$60912$n5762_1
.sym 160051 $abc$60912$n5763_1
.sym 160052 $abc$60912$n5764_1
.sym 160053 $abc$60912$n5765_1
.sym 160054 picorv32.cpu_state[3]
.sym 160055 $abc$60912$n11438
.sym 160056 picorv32.cpu_state[1]
.sym 160057 picorv32.irq_pending[7]
.sym 160058 picorv32.cpu_state[3]
.sym 160059 $abc$60912$n11444
.sym 160060 picorv32.cpu_state[1]
.sym 160061 picorv32.irq_pending[13]
.sym 160062 picorv32.cpu_state[3]
.sym 160063 $abc$60912$n11461
.sym 160064 picorv32.cpu_state[1]
.sym 160065 picorv32.irq_pending[30]
.sym 160066 picorv32.irq_pending[21]
.sym 160067 picorv32.cpu_state[1]
.sym 160068 $abc$60912$n7555
.sym 160069 $abc$60912$n7562
.sym 160070 picorv32.irq_pending[24]
.sym 160071 picorv32.irq_mask[24]
.sym 160074 picorv32.irq_mask[10]
.sym 160075 picorv32.irq_pending[10]
.sym 160078 picorv32.irq_mask[27]
.sym 160079 picorv32.irq_pending[27]
.sym 160080 picorv32.irq_mask[24]
.sym 160081 picorv32.irq_pending[24]
.sym 160082 picorv32.cpu_state[3]
.sym 160083 $abc$60912$n11439
.sym 160084 picorv32.cpu_state[1]
.sym 160085 picorv32.irq_pending[8]
.sym 160086 picorv32.irq_mask[24]
.sym 160087 picorv32.irq_state[1]
.sym 160088 picorv32.irq_pending[24]
.sym 160090 picorv32.irq_mask[2]
.sym 160091 picorv32.irq_pending[2]
.sym 160094 picorv32.irq_pending[8]
.sym 160095 picorv32.irq_pending[9]
.sym 160096 picorv32.irq_pending[10]
.sym 160097 picorv32.irq_pending[11]
.sym 160098 picorv32.irq_pending[22]
.sym 160099 picorv32.cpu_state[1]
.sym 160100 picorv32.cpu_state[4]
.sym 160101 picorv32.reg_op1[22]
.sym 160102 picorv32.irq_mask[25]
.sym 160103 picorv32.irq_pending[25]
.sym 160106 picorv32.irq_pending[27]
.sym 160107 picorv32.irq_mask[27]
.sym 160110 picorv32.irq_pending[24]
.sym 160111 picorv32.cpu_state[1]
.sym 160112 $abc$60912$n7588
.sym 160113 $abc$60912$n7595
.sym 160114 picorv32.irq_mask[27]
.sym 160115 picorv32.irq_state[1]
.sym 160116 picorv32.irq_pending[27]
.sym 160118 picorv32.irq_pending[24]
.sym 160119 picorv32.irq_pending[25]
.sym 160120 picorv32.irq_pending[26]
.sym 160121 picorv32.irq_pending[27]
.sym 160122 picorv32.irq_pending[25]
.sym 160123 picorv32.irq_mask[25]
.sym 160126 picorv32.irq_mask[26]
.sym 160127 picorv32.irq_pending[26]
.sym 160130 picorv32.cpu_state[3]
.sym 160131 $abc$60912$n11458
.sym 160132 picorv32.cpu_state[1]
.sym 160133 picorv32.irq_pending[27]
.sym 160134 picorv32.irq_pending[9]
.sym 160135 picorv32.cpu_state[1]
.sym 160136 $abc$60912$n7421_1
.sym 160138 picorv32.cpu_state[2]
.sym 160139 $abc$60912$n7413
.sym 160140 $abc$60912$n7420
.sym 160142 $abc$60912$n4706
.sym 160143 $abc$60912$n4713
.sym 160144 picorv32.mem_rdata_q[1]
.sym 160145 $abc$60912$n4540
.sym 160146 $abc$60912$n5033_1
.sym 160147 $abc$60912$n6073_1
.sym 160148 $abc$60912$n8020
.sym 160149 $abc$60912$n4752
.sym 160150 $abc$60912$n11453
.sym 160151 picorv32.cpu_state[3]
.sym 160152 $abc$60912$n7566_1
.sym 160153 $abc$60912$n7573
.sym 160154 $abc$60912$n4608
.sym 160155 $abc$60912$n4570
.sym 160156 $abc$60912$n4631
.sym 160157 picorv32.cpu_state[1]
.sym 160158 $abc$60912$n4608
.sym 160159 $abc$60912$n4631
.sym 160160 $abc$60912$n4570
.sym 160161 picorv32.cpu_state[1]
.sym 160162 picorv32.cpu_state[3]
.sym 160163 $abc$60912$n11449
.sym 160164 picorv32.cpu_state[4]
.sym 160165 picorv32.reg_op1[18]
.sym 160166 picorv32.decoder_pseudo_trigger
.sym 160167 picorv32.decoder_trigger
.sym 160170 $abc$60912$n5772_1
.sym 160171 $abc$60912$n4569
.sym 160172 $abc$60912$n5033_1
.sym 160173 $abc$60912$n7270
.sym 160174 picorv32.decoder_trigger
.sym 160175 $abc$60912$n4608
.sym 160176 $abc$60912$n5755_1
.sym 160178 $abc$60912$n5801
.sym 160179 $abc$60912$n5371
.sym 160180 $abc$60912$n4582
.sym 160181 picorv32.irq_state[1]
.sym 160182 $abc$60912$n4620
.sym 160183 $abc$60912$n7271
.sym 160184 $abc$60912$n4641
.sym 160186 $abc$60912$n5756_1
.sym 160187 $abc$60912$n4570
.sym 160190 picorv32.cpu_state[2]
.sym 160191 picorv32.cpu_state[1]
.sym 160192 picorv32.cpu_state[3]
.sym 160193 $abc$60912$n4939
.sym 160194 picorv32.cpu_state[2]
.sym 160195 $abc$60912$n4939
.sym 160196 picorv32.latched_store
.sym 160197 $abc$60912$n7272
.sym 160198 picorv32.cpu_state[3]
.sym 160199 $abc$60912$n11455
.sym 160200 picorv32.cpu_state[4]
.sym 160201 picorv32.reg_op1[24]
.sym 160202 $abc$60912$n4764
.sym 160203 $abc$60912$n765
.sym 160206 picorv32.cpu_state[3]
.sym 160207 $abc$60912$n11440
.sym 160208 picorv32.cpu_state[4]
.sym 160209 picorv32.reg_op1[9]
.sym 160210 picorv32.cpu_state[1]
.sym 160211 picorv32.irq_pending[1]
.sym 160212 $abc$60912$n7292
.sym 160214 picorv32.mem_rdata_latched_noshuffle[5]
.sym 160218 picorv32.cpuregs_wrdata[1]
.sym 160222 $abc$60912$n6845
.sym 160223 $abc$60912$n6846
.sym 160224 $abc$60912$n5902
.sym 160225 $abc$60912$n6726
.sym 160226 picorv32.cpuregs_wrdata[9]
.sym 160230 picorv32.cpuregs_wrdata[2]
.sym 160234 picorv32.instr_lui
.sym 160235 picorv32.reg_pc[11]
.sym 160236 picorv32.cpuregs_rs1[11]
.sym 160237 picorv32.is_lui_auipc_jal
.sym 160238 $abc$60912$n6935_1
.sym 160239 $abc$60912$n6936
.sym 160242 $abc$60912$n4792
.sym 160243 $abc$60912$n4799
.sym 160244 picorv32.mem_rdata_q[26]
.sym 160245 $abc$60912$n4540
.sym 160246 picorv32.instr_lui
.sym 160247 picorv32.reg_pc[8]
.sym 160248 picorv32.cpuregs_rs1[8]
.sym 160249 picorv32.is_lui_auipc_jal
.sym 160250 $abc$60912$n6815
.sym 160251 $abc$60912$n6816
.sym 160252 $abc$60912$n5902
.sym 160253 $abc$60912$n6726
.sym 160254 $abc$60912$n7308
.sym 160255 $abc$60912$n7498
.sym 160258 picorv32.cpuregs_wrdata[12]
.sym 160262 $abc$60912$n7133
.sym 160266 $abc$60912$n4881
.sym 160267 $abc$60912$n7498
.sym 160270 picorv32.mem_rdata_q[24]
.sym 160271 $abc$60912$n4881
.sym 160272 $abc$60912$n4540
.sym 160274 picorv32.instr_lui
.sym 160275 picorv32.reg_pc[7]
.sym 160276 picorv32.cpuregs_rs1[7]
.sym 160277 picorv32.is_lui_auipc_jal
.sym 160278 $abc$60912$n9788
.sym 160279 $abc$60912$n5370
.sym 160280 $abc$60912$n6930
.sym 160281 $abc$60912$n6929_1
.sym 160282 $abc$60912$n7586
.sym 160283 $abc$60912$n7496_1
.sym 160284 $abc$60912$n7290
.sym 160285 $abc$60912$n7587_1
.sym 160286 $abc$60912$n7129
.sym 160290 $abc$60912$n7608
.sym 160291 $abc$60912$n7496_1
.sym 160292 $abc$60912$n7290
.sym 160293 $abc$60912$n7609
.sym 160294 $abc$60912$n7383_1
.sym 160295 $abc$60912$n7498
.sym 160296 $abc$60912$n7496_1
.sym 160297 $abc$60912$n7290
.sym 160298 picorv32.instr_lui
.sym 160299 picorv32.reg_pc[25]
.sym 160300 picorv32.cpuregs_rs1[25]
.sym 160301 picorv32.is_lui_auipc_jal
.sym 160302 picorv32.decoded_rs2[2]
.sym 160303 picorv32.decoded_rs2[3]
.sym 160304 picorv32.decoded_rs2[4]
.sym 160305 picorv32.decoded_rs2[5]
.sym 160306 $abc$60912$n4756
.sym 160307 $abc$60912$n4763_1
.sym 160308 picorv32.mem_rdata_q[28]
.sym 160309 $abc$60912$n4540
.sym 160310 picorv32.decoded_rs2[4]
.sym 160311 picorv32.mem_rdata_latched_noshuffle[24]
.sym 160312 $abc$60912$n4752
.sym 160314 $abc$60912$n4752
.sym 160315 picorv32.decoded_rs2[5]
.sym 160318 picorv32.decoded_rs2[5]
.sym 160322 picorv32.instr_lui
.sym 160323 picorv32.reg_pc[6]
.sym 160324 picorv32.cpuregs_rs1[6]
.sym 160325 picorv32.is_lui_auipc_jal
.sym 160326 picorv32.decoded_rs2[2]
.sym 160327 picorv32.mem_rdata_latched_noshuffle[22]
.sym 160328 $abc$60912$n4752
.sym 160330 picorv32.decoded_rs2[3]
.sym 160331 picorv32.mem_rdata_latched_noshuffle[23]
.sym 160332 $abc$60912$n4752
.sym 160334 picorv32.reg_op1[31]
.sym 160335 picorv32.cpu_state[4]
.sym 160336 $abc$60912$n7661
.sym 160337 $abc$60912$n7662
.sym 160338 $abc$60912$n7127
.sym 160342 picorv32.reg_op1[19]
.sym 160343 picorv32.cpu_state[4]
.sym 160344 $abc$60912$n7531
.sym 160345 $abc$60912$n7532
.sym 160346 $abc$60912$n4847
.sym 160347 $abc$60912$n7498
.sym 160348 $abc$60912$n7496_1
.sym 160349 $abc$60912$n7290
.sym 160350 $abc$60912$n7352
.sym 160351 $abc$60912$n7498
.sym 160354 $abc$60912$n7649
.sym 160355 $abc$60912$n7496_1
.sym 160356 $abc$60912$n7290
.sym 160357 $abc$60912$n7640
.sym 160358 $abc$60912$n7131
.sym 160359 picorv32.latched_rd[3]
.sym 160360 picorv32.latched_rd[2]
.sym 160361 $abc$60912$n7129
.sym 160362 $abc$60912$n4856
.sym 160363 $abc$60912$n4867
.sym 160364 $abc$60912$n4878
.sym 160365 $abc$60912$n4890_1
.sym 160366 $abc$60912$n5894_1
.sym 160367 $abc$60912$n5371
.sym 160368 $abc$60912$n4605
.sym 160369 picorv32.irq_state[1]
.sym 160370 $abc$60912$n7127
.sym 160371 picorv32.latched_rd[1]
.sym 160374 $abc$60912$n7133
.sym 160375 picorv32.latched_rd[4]
.sym 160376 $abc$60912$n7134
.sym 160377 picorv32.latched_rd[5]
.sym 160378 $abc$60912$n7125
.sym 160379 picorv32.latched_rd[0]
.sym 160382 $abc$60912$n5704
.sym 160386 picorv32.reg_out[19]
.sym 160387 picorv32.alu_out_q[19]
.sym 160388 picorv32.latched_stalu
.sym 160390 picorv32.reg_next_pc[7]
.sym 160391 $abc$60912$n5801
.sym 160392 $abc$60912$n5775
.sym 160393 $abc$60912$n5752_1
.sym 160394 picorv32.instr_lui
.sym 160395 picorv32.reg_pc[17]
.sym 160396 picorv32.cpuregs_rs1[17]
.sym 160397 picorv32.is_lui_auipc_jal
.sym 160398 picorv32.reg_next_pc[19]
.sym 160399 picorv32.reg_out[19]
.sym 160400 $abc$60912$n5775
.sym 160402 picorv32.decoded_rs2[1]
.sym 160403 picorv32.mem_rdata_latched_noshuffle[21]
.sym 160404 $abc$60912$n4752
.sym 160406 picorv32.mem_rdata_q[22]
.sym 160407 $abc$60912$n4903
.sym 160408 $abc$60912$n4540
.sym 160410 picorv32.reg_next_pc[7]
.sym 160411 picorv32.irq_state[0]
.sym 160412 $abc$60912$n5370
.sym 160413 $abc$60912$n9792
.sym 160414 $abc$60912$n7007_1
.sym 160415 $abc$60912$n7008_1
.sym 160418 picorv32.mem_rdata_q[21]
.sym 160419 $abc$60912$n4859_1
.sym 160420 $abc$60912$n4540
.sym 160423 picorv32.decoded_imm[0]
.sym 160424 picorv32.reg_pc[0]
.sym 160427 picorv32.decoded_imm[1]
.sym 160428 picorv32.reg_pc[1]
.sym 160429 $auto$alumacc.cc:474:replace_alu$6755.C[1]
.sym 160431 picorv32.decoded_imm[2]
.sym 160432 picorv32.reg_pc[2]
.sym 160433 $auto$alumacc.cc:474:replace_alu$6755.C[2]
.sym 160435 picorv32.decoded_imm[3]
.sym 160436 picorv32.reg_pc[3]
.sym 160437 $auto$alumacc.cc:474:replace_alu$6755.C[3]
.sym 160439 picorv32.decoded_imm[4]
.sym 160440 picorv32.reg_pc[4]
.sym 160441 $auto$alumacc.cc:474:replace_alu$6755.C[4]
.sym 160443 picorv32.decoded_imm[5]
.sym 160444 picorv32.reg_pc[5]
.sym 160445 $auto$alumacc.cc:474:replace_alu$6755.C[5]
.sym 160447 picorv32.decoded_imm[6]
.sym 160448 picorv32.reg_pc[6]
.sym 160449 $auto$alumacc.cc:474:replace_alu$6755.C[6]
.sym 160451 picorv32.decoded_imm[7]
.sym 160452 picorv32.reg_pc[7]
.sym 160453 $auto$alumacc.cc:474:replace_alu$6755.C[7]
.sym 160455 picorv32.decoded_imm[8]
.sym 160456 picorv32.reg_pc[8]
.sym 160457 $auto$alumacc.cc:474:replace_alu$6755.C[8]
.sym 160459 picorv32.decoded_imm[9]
.sym 160460 picorv32.reg_pc[9]
.sym 160461 $auto$alumacc.cc:474:replace_alu$6755.C[9]
.sym 160463 picorv32.decoded_imm[10]
.sym 160464 picorv32.reg_pc[10]
.sym 160465 $auto$alumacc.cc:474:replace_alu$6755.C[10]
.sym 160467 picorv32.decoded_imm[11]
.sym 160468 picorv32.reg_pc[11]
.sym 160469 $auto$alumacc.cc:474:replace_alu$6755.C[11]
.sym 160471 picorv32.decoded_imm[12]
.sym 160472 picorv32.reg_pc[12]
.sym 160473 $auto$alumacc.cc:474:replace_alu$6755.C[12]
.sym 160475 picorv32.decoded_imm[13]
.sym 160476 picorv32.reg_pc[13]
.sym 160477 $auto$alumacc.cc:474:replace_alu$6755.C[13]
.sym 160479 picorv32.decoded_imm[14]
.sym 160480 picorv32.reg_pc[14]
.sym 160481 $auto$alumacc.cc:474:replace_alu$6755.C[14]
.sym 160483 picorv32.decoded_imm[15]
.sym 160484 picorv32.reg_pc[15]
.sym 160485 $auto$alumacc.cc:474:replace_alu$6755.C[15]
.sym 160487 picorv32.decoded_imm[16]
.sym 160488 picorv32.reg_pc[16]
.sym 160489 $auto$alumacc.cc:474:replace_alu$6755.C[16]
.sym 160491 picorv32.decoded_imm[17]
.sym 160492 picorv32.reg_pc[17]
.sym 160493 $auto$alumacc.cc:474:replace_alu$6755.C[17]
.sym 160495 picorv32.decoded_imm[18]
.sym 160496 picorv32.reg_pc[18]
.sym 160497 $auto$alumacc.cc:474:replace_alu$6755.C[18]
.sym 160499 picorv32.decoded_imm[19]
.sym 160500 picorv32.reg_pc[19]
.sym 160501 $auto$alumacc.cc:474:replace_alu$6755.C[19]
.sym 160503 picorv32.decoded_imm[20]
.sym 160504 picorv32.reg_pc[20]
.sym 160505 $auto$alumacc.cc:474:replace_alu$6755.C[20]
.sym 160507 picorv32.decoded_imm[21]
.sym 160508 picorv32.reg_pc[21]
.sym 160509 $auto$alumacc.cc:474:replace_alu$6755.C[21]
.sym 160511 picorv32.decoded_imm[22]
.sym 160512 picorv32.reg_pc[22]
.sym 160513 $auto$alumacc.cc:474:replace_alu$6755.C[22]
.sym 160515 picorv32.decoded_imm[23]
.sym 160516 picorv32.reg_pc[23]
.sym 160517 $auto$alumacc.cc:474:replace_alu$6755.C[23]
.sym 160519 picorv32.decoded_imm[24]
.sym 160520 picorv32.reg_pc[24]
.sym 160521 $auto$alumacc.cc:474:replace_alu$6755.C[24]
.sym 160523 picorv32.decoded_imm[25]
.sym 160524 picorv32.reg_pc[25]
.sym 160525 $auto$alumacc.cc:474:replace_alu$6755.C[25]
.sym 160527 picorv32.decoded_imm[26]
.sym 160528 picorv32.reg_pc[26]
.sym 160529 $auto$alumacc.cc:474:replace_alu$6755.C[26]
.sym 160531 picorv32.decoded_imm[27]
.sym 160532 picorv32.reg_pc[27]
.sym 160533 $auto$alumacc.cc:474:replace_alu$6755.C[27]
.sym 160535 picorv32.decoded_imm[28]
.sym 160536 picorv32.reg_pc[28]
.sym 160537 $auto$alumacc.cc:474:replace_alu$6755.C[28]
.sym 160539 picorv32.decoded_imm[29]
.sym 160540 picorv32.reg_pc[29]
.sym 160541 $auto$alumacc.cc:474:replace_alu$6755.C[29]
.sym 160543 picorv32.decoded_imm[30]
.sym 160544 picorv32.reg_pc[30]
.sym 160545 $auto$alumacc.cc:474:replace_alu$6755.C[30]
.sym 160549 $nextpnr_ICESTORM_LC_38$I3
.sym 160550 $abc$60912$n11452
.sym 160551 picorv32.cpu_state[3]
.sym 160552 $abc$60912$n7553
.sym 160553 $abc$60912$n7554_1
.sym 160554 $abc$60912$n8220
.sym 160555 $abc$60912$n9822
.sym 160556 $abc$60912$n5861_1
.sym 160557 $abc$60912$n5371
.sym 160558 picorv32.reg_next_pc[22]
.sym 160559 picorv32.irq_state[0]
.sym 160560 $abc$60912$n6981_1
.sym 160561 $abc$60912$n6980_1
.sym 160562 picorv32.reg_next_pc[30]
.sym 160563 picorv32.irq_state[0]
.sym 160564 $abc$60912$n5370
.sym 160565 $abc$60912$n9838
.sym 160566 $abc$60912$n5370
.sym 160567 $abc$60912$n9836
.sym 160568 $abc$60912$n7003
.sym 160570 $abc$60912$n4859_1
.sym 160571 $abc$60912$n7498
.sym 160572 $abc$60912$n7496_1
.sym 160573 $abc$60912$n7290
.sym 160574 $abc$60912$n5370
.sym 160575 $abc$60912$n9832
.sym 160576 $abc$60912$n6996_1
.sym 160578 picorv32.reg_next_pc[30]
.sym 160579 $abc$60912$n5894_1
.sym 160580 $abc$60912$n5775
.sym 160581 $abc$60912$n5752_1
.sym 160582 $abc$60912$n7204
.sym 160586 $abc$60912$n5754_1
.sym 160587 $abc$60912$n7177
.sym 160588 $abc$60912$n5803_1
.sym 160590 picorv32.reg_next_pc[27]
.sym 160591 picorv32.irq_state[0]
.sym 160592 $abc$60912$n6997
.sym 160593 $abc$60912$n6998_1
.sym 160594 picorv32.reg_out[29]
.sym 160595 picorv32.alu_out_q[29]
.sym 160596 picorv32.latched_stalu
.sym 160597 $abc$60912$n5371
.sym 160598 picorv32.reg_out[29]
.sym 160599 picorv32.alu_out_q[29]
.sym 160600 picorv32.latched_stalu
.sym 160601 $abc$60912$n5775
.sym 160602 $abc$60912$n7222
.sym 160606 picorv32.reg_next_pc[29]
.sym 160607 picorv32.reg_out[29]
.sym 160608 $abc$60912$n5775
.sym 160610 picorv32.reg_next_pc[29]
.sym 160611 picorv32.irq_state[0]
.sym 160612 $abc$60912$n7004_1
.sym 160613 $abc$60912$n7005_1
.sym 160614 $abc$60912$n7237
.sym 160618 picorv32.reg_out[31]
.sym 160619 picorv32.alu_out_q[31]
.sym 160620 picorv32.latched_stalu
.sym 160621 $abc$60912$n5775
.sym 160622 $abc$60912$n7228
.sym 160626 $abc$60912$n5754_1
.sym 160627 $abc$60912$n7246
.sym 160628 $abc$60912$n5896_1
.sym 160630 picorv32.reg_out[31]
.sym 160631 picorv32.alu_out_q[31]
.sym 160632 picorv32.latched_stalu
.sym 160633 $abc$60912$n5371
.sym 160634 $abc$60912$n5752_1
.sym 160635 picorv32.reg_next_pc[27]
.sym 160636 $abc$60912$n5881_1
.sym 160638 $abc$60912$n5754_1
.sym 160639 $abc$60912$n7228
.sym 160640 $abc$60912$n5871_1
.sym 160642 picorv32.reg_next_pc[22]
.sym 160643 $abc$60912$n5861_1
.sym 160644 $abc$60912$n5775
.sym 160645 $abc$60912$n5752_1
.sym 160646 $abc$60912$n7243
.sym 160650 $abc$60912$n5752_1
.sym 160651 picorv32.reg_next_pc[29]
.sym 160652 $abc$60912$n5889_1
.sym 160654 $abc$60912$n5752_1
.sym 160655 picorv32.reg_next_pc[31]
.sym 160656 $abc$60912$n5898
.sym 160661 picorv32.reg_op1[15]
.sym 160662 $abc$60912$n7249
.sym 160669 $abc$60912$n4532
.sym 160670 $abc$60912$n7243
.sym 160671 $abc$60912$n5754_1
.sym 160672 $abc$60912$n5892_1
.sym 160673 $abc$60912$n5891_1
.sym 160674 $abc$60912$n5754_1
.sym 160675 $abc$60912$n7210
.sym 160676 $abc$60912$n5847
.sym 160681 picorv32.reg_next_pc[7]
.sym 160685 $abc$60912$n5754_1
.sym 160689 picorv32.reg_pc[17]
.sym 160693 $abc$60912$n7204
.sym 160697 $abc$60912$n11450
.sym 160701 picorv32.reg_op1[5]
.sym 160702 picorv32.mem_rdata_latched_noshuffle[31]
.sym 160709 $abc$60912$n5754_1
.sym 160713 $abc$60912$n7290
.sym 160717 $abc$60912$n5861_1
.sym 160725 $abc$60912$n4498_1
.sym 160729 $abc$60912$n4931
.sym 160737 $abc$60912$n4847
.sym 160741 picorv32.reg_out[15]
.sym 160753 picorv32.cpuregs_rs1[2]
.sym 160757 picorv32.reg_pc[21]
.sym 160769 spiflash_bus_adr[19]
.sym 160773 picorv32.reg_pc[31]
.sym 160774 picorv32.instr_rdcycle
.sym 160775 picorv32.count_cycle[0]
.sym 160776 picorv32.instr_rdinstr
.sym 160777 picorv32.count_instr[0]
.sym 160779 $PACKER_VCC_NET_$glb_clk
.sym 160780 picorv32.count_cycle[0]
.sym 160810 picorv32.count_cycle[38]
.sym 160811 picorv32.instr_rdcycleh
.sym 160812 picorv32.instr_rdinstr
.sym 160813 picorv32.count_instr[6]
.sym 160814 picorv32.count_cycle[2]
.sym 160815 picorv32.instr_rdcycle
.sym 160816 $abc$60912$n7316
.sym 160818 picorv32.count_cycle[6]
.sym 160819 picorv32.instr_rdcycle
.sym 160820 $abc$60912$n7375
.sym 160822 picorv32.count_cycle[34]
.sym 160823 picorv32.instr_rdcycleh
.sym 160824 picorv32.instr_rdinstr
.sym 160825 picorv32.count_instr[2]
.sym 160838 picorv32.count_cycle[8]
.sym 160839 picorv32.instr_rdcycle
.sym 160840 $abc$60912$n7406_1
.sym 160845 $abc$60912$n4578
.sym 160853 picorv32.reg_next_pc[8]
.sym 160861 $abc$60912$n7599
.sym 160866 picorv32.count_cycle[40]
.sym 160867 picorv32.instr_rdcycleh
.sym 160868 picorv32.instr_rdinstr
.sym 160869 picorv32.count_instr[8]
.sym 160870 picorv32.count_cycle[61]
.sym 160871 picorv32.instr_rdcycleh
.sym 160872 picorv32.instr_rdinstr
.sym 160873 picorv32.count_instr[29]
.sym 160874 picorv32.count_cycle[30]
.sym 160875 picorv32.instr_rdcycle
.sym 160876 picorv32.instr_rdinstr
.sym 160877 picorv32.count_instr[30]
.sym 160885 $abc$60912$n6726
.sym 160886 picorv32.count_cycle[28]
.sym 160887 picorv32.instr_rdcycle
.sym 160888 $abc$60912$n7635
.sym 160890 picorv32.count_cycle[29]
.sym 160891 picorv32.instr_rdcycle
.sym 160892 $abc$60912$n7645
.sym 160894 picorv32.count_cycle[60]
.sym 160895 picorv32.instr_rdcycleh
.sym 160896 picorv32.instr_rdinstr
.sym 160897 picorv32.count_instr[28]
.sym 160898 picorv32.count_instr[39]
.sym 160899 $abc$60912$n7390_1
.sym 160900 $abc$60912$n7287
.sym 160901 picorv32.instr_rdinstrh
.sym 160902 picorv32.count_instr[32]
.sym 160903 $abc$60912$n7285
.sym 160904 $abc$60912$n7287
.sym 160905 picorv32.instr_rdinstrh
.sym 160906 picorv32.count_instr[38]
.sym 160907 $abc$60912$n7374
.sym 160908 $abc$60912$n7287
.sym 160909 picorv32.instr_rdinstrh
.sym 160913 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 160914 picorv32.cpuregs_rs1[0]
.sym 160918 picorv32.instr_maskirq
.sym 160919 picorv32.irq_mask[0]
.sym 160920 picorv32.instr_timer
.sym 160921 picorv32.timer[0]
.sym 160922 picorv32.count_cycle[32]
.sym 160923 picorv32.instr_rdcycleh
.sym 160924 $abc$60912$n7286
.sym 160926 picorv32.cpuregs_rs1[9]
.sym 160930 picorv32.count_instr[34]
.sym 160931 $abc$60912$n7315
.sym 160932 $abc$60912$n7287
.sym 160933 picorv32.instr_rdinstrh
.sym 160934 picorv32.cpuregs_rs1[18]
.sym 160938 picorv32.instr_maskirq
.sym 160939 picorv32.irq_mask[18]
.sym 160940 picorv32.instr_timer
.sym 160941 picorv32.timer[18]
.sym 160942 picorv32.irq_mask[15]
.sym 160943 picorv32.instr_maskirq
.sym 160944 $abc$60912$n7488
.sym 160945 $abc$60912$n7491
.sym 160946 picorv32.instr_maskirq
.sym 160947 picorv32.irq_mask[17]
.sym 160948 picorv32.instr_timer
.sym 160949 picorv32.timer[17]
.sym 160950 picorv32.count_instr[47]
.sym 160951 $abc$60912$n7489
.sym 160952 $abc$60912$n7287
.sym 160953 picorv32.instr_rdinstrh
.sym 160954 $abc$60912$n7516
.sym 160955 $abc$60912$n7517
.sym 160956 $abc$60912$n7512_1
.sym 160957 picorv32.cpu_state[2]
.sym 160958 picorv32.cpuregs_rs1[17]
.sym 160962 picorv32.cpuregs_rs1[15]
.sym 160966 $abc$60912$n4554
.sym 160967 picorv32.cpuregs_rs1[28]
.sym 160968 $abc$60912$n7633
.sym 160970 $abc$60912$n7525
.sym 160971 $abc$60912$n7528
.sym 160972 $abc$60912$n7523
.sym 160973 picorv32.cpu_state[2]
.sym 160974 $abc$60912$n4554
.sym 160975 picorv32.cpuregs_rs1[29]
.sym 160976 $abc$60912$n7643
.sym 160978 $abc$60912$n7646
.sym 160979 $abc$60912$n7647
.sym 160980 $abc$60912$n7642
.sym 160981 picorv32.cpu_state[2]
.sym 160982 picorv32.count_instr[61]
.sym 160983 $abc$60912$n7644
.sym 160984 $abc$60912$n7287
.sym 160985 picorv32.instr_rdinstrh
.sym 160986 picorv32.cpuregs_wrdata[14]
.sym 160990 picorv32.instr_maskirq
.sym 160991 picorv32.irq_mask[21]
.sym 160992 picorv32.instr_timer
.sym 160993 picorv32.timer[21]
.sym 160994 picorv32.count_instr[60]
.sym 160995 $abc$60912$n7634
.sym 160996 $abc$60912$n7287
.sym 160997 picorv32.instr_rdinstrh
.sym 160998 $abc$60912$n4554
.sym 160999 picorv32.cpuregs_rs1[19]
.sym 161000 $abc$60912$n7535
.sym 161002 picorv32.irq_pending[17]
.sym 161003 picorv32.irq_mask[17]
.sym 161006 picorv32.irq_pending[21]
.sym 161007 picorv32.irq_mask[21]
.sym 161010 $abc$60912$n7536_1
.sym 161011 $abc$60912$n7539_1
.sym 161012 $abc$60912$n7534
.sym 161013 picorv32.cpu_state[2]
.sym 161014 picorv32.irq_mask[17]
.sym 161015 picorv32.irq_pending[17]
.sym 161018 picorv32.irq_pending[4]
.sym 161019 picorv32.irq_mask[4]
.sym 161022 picorv32.instr_maskirq
.sym 161023 picorv32.irq_mask[19]
.sym 161024 picorv32.instr_timer
.sym 161025 picorv32.timer[19]
.sym 161026 picorv32.irq_mask[4]
.sym 161027 picorv32.irq_pending[4]
.sym 161030 picorv32.irq_mask[21]
.sym 161031 picorv32.irq_pending[21]
.sym 161034 picorv32.cpuregs_rs1[19]
.sym 161038 picorv32.instr_maskirq
.sym 161039 picorv32.irq_mask[12]
.sym 161040 $abc$60912$n4554
.sym 161041 picorv32.cpuregs_rs1[12]
.sym 161042 picorv32.irq_mask[12]
.sym 161043 picorv32.irq_pending[12]
.sym 161046 picorv32.cpuregs_rs1[12]
.sym 161050 picorv32.irq_pending[17]
.sym 161051 picorv32.cpu_state[1]
.sym 161052 $abc$60912$n7511
.sym 161053 $abc$60912$n7518_1
.sym 161054 picorv32.cpuregs_rs1[21]
.sym 161058 picorv32.cpuregs_rs1[1]
.sym 161062 picorv32.irq_pending[29]
.sym 161063 picorv32.cpu_state[1]
.sym 161064 $abc$60912$n7641
.sym 161065 $abc$60912$n7648
.sym 161066 $abc$60912$n4608
.sym 161067 picorv32.decoder_trigger
.sym 161068 picorv32.cpu_state[1]
.sym 161069 $abc$60912$n8220
.sym 161070 picorv32.irq_mask[0]
.sym 161071 picorv32.irq_pending[0]
.sym 161072 $abc$60912$n4590
.sym 161073 $abc$60912$n4591_1
.sym 161074 picorv32.irq_pending[19]
.sym 161075 picorv32.cpu_state[1]
.sym 161076 $abc$60912$n7533_1
.sym 161077 $abc$60912$n7540
.sym 161078 picorv32.irq_pending[18]
.sym 161079 picorv32.irq_mask[18]
.sym 161082 $abc$60912$n5758_1
.sym 161083 $abc$60912$n5761_1
.sym 161084 $abc$60912$n5766_1
.sym 161085 $abc$60912$n5767_1
.sym 161086 picorv32.irq_pending[16]
.sym 161087 picorv32.irq_pending[17]
.sym 161088 picorv32.irq_pending[18]
.sym 161089 picorv32.irq_pending[19]
.sym 161090 picorv32.irq_mask[18]
.sym 161091 picorv32.irq_pending[18]
.sym 161094 picorv32.irq_pending[20]
.sym 161095 picorv32.irq_pending[21]
.sym 161096 picorv32.irq_pending[22]
.sym 161097 picorv32.irq_pending[23]
.sym 161098 picorv32.irq_mask[11]
.sym 161099 picorv32.irq_pending[11]
.sym 161100 $abc$60912$n4575_1
.sym 161101 $abc$60912$n4576_1
.sym 161102 picorv32.irq_mask[9]
.sym 161103 picorv32.irq_pending[9]
.sym 161106 picorv32.irq_active
.sym 161107 picorv32.irq_mask[2]
.sym 161110 picorv32.irq_mask[23]
.sym 161111 picorv32.irq_pending[23]
.sym 161114 picorv32.irq_pending[23]
.sym 161115 picorv32.irq_mask[23]
.sym 161118 $abc$60912$n4598
.sym 161119 $abc$60912$n4599
.sym 161120 $abc$60912$n4600
.sym 161121 $abc$60912$n4601
.sym 161122 picorv32.irq_pending[9]
.sym 161123 picorv32.irq_mask[9]
.sym 161126 $abc$60912$n4585
.sym 161127 $abc$60912$n4586
.sym 161128 $abc$60912$n4587_1
.sym 161129 $abc$60912$n4588_1
.sym 161130 picorv32.irq_pending[11]
.sym 161131 picorv32.irq_mask[11]
.sym 161134 picorv32.cpu_state[3]
.sym 161135 $abc$60912$n11451
.sym 161136 picorv32.cpu_state[1]
.sym 161137 picorv32.irq_pending[20]
.sym 161138 $abc$60912$n4603
.sym 161139 $abc$60912$n4604
.sym 161140 $abc$60912$n4605
.sym 161141 $abc$60912$n4606_1
.sym 161142 picorv32.irq_mask[20]
.sym 161143 picorv32.irq_pending[20]
.sym 161146 picorv32.irq_pending[20]
.sym 161147 picorv32.irq_mask[20]
.sym 161150 picorv32.irq_mask[11]
.sym 161151 picorv32.irq_state[1]
.sym 161152 picorv32.irq_pending[11]
.sym 161154 picorv32.irq_pending[18]
.sym 161155 picorv32.cpu_state[1]
.sym 161156 $abc$60912$n7522
.sym 161157 $abc$60912$n7529
.sym 161158 picorv32.instr_srai
.sym 161159 picorv32.instr_sra
.sym 161160 picorv32.reg_op1[31]
.sym 161162 picorv32.do_waitirq
.sym 161163 picorv32.decoder_trigger
.sym 161164 picorv32.irq_state[0]
.sym 161166 $abc$60912$n5400_1
.sym 161167 picorv32.is_sb_sh_sw
.sym 161170 picorv32.cpu_state[3]
.sym 161171 $abc$60912$n11454
.sym 161172 picorv32.cpu_state[1]
.sym 161173 picorv32.irq_pending[23]
.sym 161174 picorv32.instr_sh
.sym 161175 picorv32.instr_sb
.sym 161176 picorv32.instr_lw
.sym 161177 picorv32.instr_lbu
.sym 161178 picorv32.instr_jalr
.sym 161179 $abc$60912$n4620
.sym 161180 $abc$60912$n5064_1
.sym 161182 picorv32.cpu_state[3]
.sym 161183 $abc$60912$n11448
.sym 161186 $abc$60912$n5421_1
.sym 161187 picorv32.is_sb_sh_sw
.sym 161190 $abc$60912$n4686_1
.sym 161191 $abc$60912$n4693_1
.sym 161192 picorv32.mem_rdata_q[4]
.sym 161193 $abc$60912$n4540
.sym 161194 picorv32.do_waitirq
.sym 161195 picorv32.decoder_trigger
.sym 161196 picorv32.instr_waitirq
.sym 161198 $abc$60912$n5757_1
.sym 161199 $abc$60912$n4608
.sym 161202 $abc$60912$n4569
.sym 161203 $abc$60912$n5756_1
.sym 161206 picorv32.cpu_state[3]
.sym 161207 $abc$60912$n11450
.sym 161210 $abc$60912$n5757_1
.sym 161211 $abc$60912$n4608
.sym 161214 picorv32.irq_state[0]
.sym 161215 picorv32.reg_next_pc[10]
.sym 161216 $abc$60912$n4585
.sym 161217 picorv32.irq_state[1]
.sym 161218 $abc$60912$n5757_1
.sym 161219 picorv32.decoder_trigger
.sym 161220 $abc$60912$n4608
.sym 161221 $abc$60912$n4570
.sym 161222 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 161223 picorv32.cpu_state[3]
.sym 161226 picorv32.instr_setq
.sym 161227 $abc$60912$n4620
.sym 161228 picorv32.latched_rd[5]
.sym 161229 picorv32.cpu_state[2]
.sym 161230 picorv32.latched_rd[2]
.sym 161231 picorv32.latched_rd[4]
.sym 161232 picorv32.latched_rd[5]
.sym 161233 $abc$60912$n5373
.sym 161234 $abc$60912$n4620
.sym 161235 picorv32.cpu_state[2]
.sym 161238 picorv32.latched_rd[3]
.sym 161239 $abc$60912$n5372
.sym 161240 picorv32.latched_branch
.sym 161241 $abc$60912$n5370
.sym 161242 $abc$60912$n765
.sym 161243 $abc$60912$n5369
.sym 161244 picorv32.cpu_state[1]
.sym 161246 $abc$60912$n1667
.sym 161247 $abc$60912$n4952
.sym 161250 picorv32.latched_rd[0]
.sym 161251 picorv32.latched_rd[1]
.sym 161254 $abc$60912$n4569
.sym 161255 picorv32.decoded_rd[0]
.sym 161256 $abc$60912$n5073_1
.sym 161258 $abc$60912$n5068_1
.sym 161259 picorv32.latched_rd[4]
.sym 161260 $abc$60912$n4569
.sym 161261 picorv32.decoded_rd[4]
.sym 161262 $abc$60912$n5068_1
.sym 161263 picorv32.latched_rd[2]
.sym 161264 $abc$60912$n4569
.sym 161265 picorv32.decoded_rd[2]
.sym 161266 $abc$60912$n6944
.sym 161267 $abc$60912$n6945_1
.sym 161270 picorv32.decoded_rd[5]
.sym 161271 $abc$60912$n4570
.sym 161272 picorv32.cpu_state[1]
.sym 161273 $abc$60912$n5066
.sym 161274 $abc$60912$n5068_1
.sym 161275 picorv32.latched_rd[1]
.sym 161276 $abc$60912$n4569
.sym 161277 picorv32.decoded_rd[1]
.sym 161278 picorv32.irq_state[0]
.sym 161279 picorv32.cpu_state[1]
.sym 161280 $abc$60912$n5068_1
.sym 161281 picorv32.latched_rd[0]
.sym 161282 $abc$60912$n5068_1
.sym 161283 picorv32.latched_rd[3]
.sym 161284 $abc$60912$n4569
.sym 161285 picorv32.decoded_rd[3]
.sym 161286 picorv32.mem_rdata_latched_noshuffle[29]
.sym 161287 picorv32.mem_rdata_latched_noshuffle[30]
.sym 161288 picorv32.mem_rdata_latched_noshuffle[28]
.sym 161289 picorv32.mem_rdata_latched_noshuffle[31]
.sym 161290 $abc$60912$n6920
.sym 161291 $abc$60912$n6921_1
.sym 161294 picorv32.irq_state[0]
.sym 161295 picorv32.reg_next_pc[9]
.sym 161296 $abc$60912$n4606_1
.sym 161297 picorv32.irq_state[1]
.sym 161298 $abc$60912$n6941_1
.sym 161299 $abc$60912$n6942
.sym 161302 picorv32.reg_next_pc[8]
.sym 161303 picorv32.irq_state[0]
.sym 161304 $abc$60912$n6939_1
.sym 161305 $abc$60912$n6938
.sym 161306 $abc$60912$n5778_1
.sym 161307 $abc$60912$n5371
.sym 161308 $abc$60912$n4598
.sym 161309 picorv32.irq_state[1]
.sym 161310 picorv32.is_lui_auipc_jal
.sym 161311 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 161314 $abc$60912$n5817_1
.sym 161315 $abc$60912$n5371
.sym 161316 $abc$60912$n6948
.sym 161317 $abc$60912$n6947_1
.sym 161318 picorv32.mem_rdata_latched_noshuffle[28]
.sym 161322 $abc$60912$n1667
.sym 161326 $abc$60912$n6926
.sym 161327 $abc$60912$n6927_1
.sym 161330 $abc$60912$n8220
.sym 161331 $abc$60912$n9786
.sym 161332 $abc$60912$n5789
.sym 161333 $abc$60912$n5371
.sym 161334 $abc$60912$n5784
.sym 161335 $abc$60912$n5371
.sym 161336 $abc$60912$n4590
.sym 161337 picorv32.irq_state[1]
.sym 161338 $abc$60912$n6923_1
.sym 161339 $abc$60912$n6924
.sym 161342 picorv32.irq_state[0]
.sym 161343 picorv32.reg_next_pc[4]
.sym 161344 $abc$60912$n4601
.sym 161345 picorv32.irq_state[1]
.sym 161346 picorv32.mem_rdata_q[13]
.sym 161347 $abc$60912$n5324
.sym 161348 $abc$60912$n4540
.sym 161350 picorv32.reg_out[1]
.sym 161351 picorv32.alu_out_q[1]
.sym 161352 picorv32.latched_stalu
.sym 161353 $abc$60912$n5371
.sym 161354 $abc$60912$n4658_1
.sym 161355 $abc$60912$n4819_1
.sym 161356 $abc$60912$n4823
.sym 161357 $abc$60912$n4834_1
.sym 161358 $abc$60912$n7137
.sym 161359 picorv32.latched_rd[0]
.sym 161360 $abc$60912$n7145
.sym 161361 picorv32.latched_rd[4]
.sym 161362 $abc$60912$n5704
.sym 161366 $abc$60912$n7141
.sym 161367 picorv32.latched_rd[2]
.sym 161370 $abc$60912$n7152
.sym 161371 picorv32.latched_rd[5]
.sym 161374 $abc$60912$n7143
.sym 161375 picorv32.latched_rd[3]
.sym 161376 picorv32.latched_rd[1]
.sym 161377 $abc$60912$n7139
.sym 161378 picorv32.reg_out[1]
.sym 161379 picorv32.alu_out_q[1]
.sym 161380 picorv32.latched_stalu
.sym 161381 $abc$60912$n5775
.sym 161382 picorv32.reg_out[3]
.sym 161383 picorv32.alu_out_q[3]
.sym 161384 picorv32.latched_stalu
.sym 161386 picorv32.reg_out[26]
.sym 161387 picorv32.alu_out_q[26]
.sym 161388 picorv32.latched_stalu
.sym 161389 $abc$60912$n5371
.sym 161390 $abc$60912$n8220
.sym 161391 $abc$60912$n9794
.sym 161392 $abc$60912$n5805
.sym 161393 $abc$60912$n5371
.sym 161394 picorv32.reg_out[26]
.sym 161395 picorv32.alu_out_q[26]
.sym 161396 picorv32.latched_stalu
.sym 161397 $abc$60912$n5775
.sym 161398 picorv32.instr_lui
.sym 161399 picorv32.reg_pc[18]
.sym 161400 picorv32.cpuregs_rs1[18]
.sym 161401 picorv32.is_lui_auipc_jal
.sym 161402 picorv32.instr_lui
.sym 161403 picorv32.instr_auipc
.sym 161404 picorv32.mem_rdata_q[24]
.sym 161405 $abc$60912$n4979
.sym 161406 picorv32.irq_state[0]
.sym 161407 picorv32.reg_next_pc[26]
.sym 161408 $abc$60912$n4588_1
.sym 161409 picorv32.irq_state[1]
.sym 161410 $abc$60912$n9830
.sym 161411 $abc$60912$n5370
.sym 161412 $abc$60912$n6993_1
.sym 161413 $abc$60912$n6994
.sym 161414 $abc$60912$n8220
.sym 161415 $abc$60912$n9796
.sym 161416 $abc$60912$n5809_1
.sym 161417 $abc$60912$n5371
.sym 161418 picorv32.reg_next_pc[4]
.sym 161419 $abc$60912$n5789
.sym 161420 picorv32.irq_state[0]
.sym 161421 $abc$60912$n5775
.sym 161422 picorv32.reg_next_pc[3]
.sym 161423 picorv32.reg_out[3]
.sym 161424 $abc$60912$n5775
.sym 161426 picorv32.instr_lui
.sym 161427 picorv32.instr_auipc
.sym 161428 picorv32.mem_rdata_q[20]
.sym 161429 $abc$60912$n4979
.sym 161430 $abc$60912$n7159
.sym 161434 $abc$60912$n7168
.sym 161438 $abc$60912$n7177
.sym 161442 $abc$60912$n8220
.sym 161443 $abc$60912$n9798
.sym 161444 $abc$60912$n5813_1
.sym 161445 $abc$60912$n5371
.sym 161446 picorv32.instr_lui
.sym 161447 picorv32.instr_auipc
.sym 161448 picorv32.mem_rdata_q[26]
.sym 161449 $abc$60912$n4979
.sym 161450 picorv32.decoded_imm_uj[16]
.sym 161451 picorv32.instr_jal
.sym 161452 $abc$60912$n4977
.sym 161453 $abc$60912$n4987
.sym 161454 picorv32.instr_jal
.sym 161455 picorv32.decoded_imm_uj[6]
.sym 161456 $abc$60912$n4497
.sym 161457 picorv32.mem_rdata_q[26]
.sym 161459 picorv32.decoded_imm[31]
.sym 161460 picorv32.reg_pc[31]
.sym 161461 $auto$alumacc.cc:474:replace_alu$6755.C[31]
.sym 161462 picorv32.mem_rdata_q[23]
.sym 161463 $abc$60912$n4893_1
.sym 161464 $abc$60912$n4540
.sym 161466 picorv32.reg_next_pc[2]
.sym 161467 picorv32.irq_state[0]
.sym 161468 $abc$60912$n5370
.sym 161469 $abc$60912$n9782
.sym 161470 $abc$60912$n5865
.sym 161471 $abc$60912$n5371
.sym 161472 $abc$60912$n4586
.sym 161473 picorv32.irq_state[1]
.sym 161474 picorv32.decoded_imm_uj[12]
.sym 161475 picorv32.instr_jal
.sym 161476 $abc$60912$n4977
.sym 161477 $abc$60912$n4978
.sym 161478 picorv32.reg_next_pc[11]
.sym 161479 picorv32.irq_state[0]
.sym 161480 $abc$60912$n5370
.sym 161481 $abc$60912$n9800
.sym 161482 $abc$60912$n6983_1
.sym 161483 $abc$60912$n6984_1
.sym 161486 picorv32.irq_state[0]
.sym 161487 picorv32.reg_next_pc[17]
.sym 161488 $abc$60912$n4587_1
.sym 161489 picorv32.irq_state[1]
.sym 161490 picorv32.instr_jal
.sym 161491 picorv32.decoded_imm_uj[9]
.sym 161492 $abc$60912$n4497
.sym 161493 picorv32.mem_rdata_q[29]
.sym 161494 picorv32.instr_jal
.sym 161495 picorv32.decoded_imm_uj[8]
.sym 161496 $abc$60912$n4497
.sym 161497 picorv32.mem_rdata_q[28]
.sym 161498 picorv32.irq_state[0]
.sym 161499 picorv32.reg_next_pc[16]
.sym 161500 $abc$60912$n4578
.sym 161501 picorv32.irq_state[1]
.sym 161502 picorv32.instr_jal
.sym 161503 picorv32.decoded_imm_uj[10]
.sym 161504 $abc$60912$n4497
.sym 161505 picorv32.mem_rdata_q[30]
.sym 161506 picorv32.decoded_imm_uj[28]
.sym 161507 picorv32.instr_jal
.sym 161508 $abc$60912$n4977
.sym 161509 $abc$60912$n5011
.sym 161510 $abc$60912$n7198
.sym 161514 $abc$60912$n7162
.sym 161515 $abc$60912$n8602_1
.sym 161516 $abc$60912$n8603
.sym 161518 picorv32.reg_next_pc[9]
.sym 161519 $abc$60912$n5809_1
.sym 161520 $abc$60912$n5775
.sym 161521 $abc$60912$n5752_1
.sym 161522 $abc$60912$n7183
.sym 161526 picorv32.instr_lui
.sym 161527 picorv32.reg_pc[10]
.sym 161528 picorv32.cpuregs_rs1[10]
.sym 161529 picorv32.is_lui_auipc_jal
.sym 161530 picorv32.reg_next_pc[23]
.sym 161531 picorv32.irq_state[0]
.sym 161532 $abc$60912$n5370
.sym 161533 $abc$60912$n9824
.sym 161534 $abc$60912$n7201
.sym 161538 picorv32.instr_lui
.sym 161539 picorv32.reg_pc[14]
.sym 161540 picorv32.cpuregs_rs1[14]
.sym 161541 picorv32.is_lui_auipc_jal
.sym 161542 picorv32.reg_next_pc[15]
.sym 161543 $abc$60912$n5833
.sym 161544 $abc$60912$n5775
.sym 161545 $abc$60912$n5752_1
.sym 161546 picorv32.reg_next_pc[8]
.sym 161547 $abc$60912$n5805
.sym 161548 $abc$60912$n5775
.sym 161549 $abc$60912$n5752_1
.sym 161550 picorv32.reg_next_pc[15]
.sym 161551 picorv32.irq_state[0]
.sym 161552 $abc$60912$n5370
.sym 161553 $abc$60912$n9808
.sym 161554 picorv32.decoded_imm_uj[29]
.sym 161555 picorv32.instr_jal
.sym 161556 $abc$60912$n4977
.sym 161557 $abc$60912$n5013
.sym 161558 picorv32.decoded_imm_uj[24]
.sym 161559 picorv32.instr_jal
.sym 161560 $abc$60912$n4977
.sym 161561 $abc$60912$n5003
.sym 161562 $abc$60912$n9840
.sym 161563 $abc$60912$n5370
.sym 161564 $abc$60912$n7011_1
.sym 161565 $abc$60912$n7010_1
.sym 161566 picorv32.decoded_imm_uj[26]
.sym 161567 picorv32.instr_jal
.sym 161568 $abc$60912$n4977
.sym 161569 $abc$60912$n5007
.sym 161571 picorv32.reg_pc[31]
.sym 161573 $auto$alumacc.cc:474:replace_alu$6740.C[31]
.sym 161574 $abc$60912$n5754_1
.sym 161575 $abc$60912$n7168
.sym 161576 $abc$60912$n5791_1
.sym 161578 picorv32.irq_state[0]
.sym 161579 picorv32.reg_next_pc[25]
.sym 161580 $abc$60912$n4603
.sym 161581 picorv32.irq_state[1]
.sym 161582 $abc$60912$n7186
.sym 161586 $abc$60912$n5754_1
.sym 161587 $abc$60912$n7180
.sym 161588 $abc$60912$n5807_1
.sym 161590 picorv32.reg_next_pc[19]
.sym 161591 $abc$60912$n5849
.sym 161592 $abc$60912$n5775
.sym 161593 $abc$60912$n5752_1
.sym 161594 $abc$60912$n7246
.sym 161598 $abc$60912$n7231
.sym 161602 $abc$60912$n7219
.sym 161606 $abc$60912$n5754_1
.sym 161607 $abc$60912$n7183
.sym 161608 $abc$60912$n5811_1
.sym 161610 $abc$60912$n7234
.sym 161614 $abc$60912$n7207
.sym 161618 $abc$60912$n7225
.sym 161622 $abc$60912$n5752_1
.sym 161623 picorv32.reg_next_pc[26]
.sym 161624 $abc$60912$n5877_1
.sym 161626 picorv32.reg_next_pc[21]
.sym 161627 $abc$60912$n5857_1
.sym 161628 $abc$60912$n5775
.sym 161629 $abc$60912$n5752_1
.sym 161630 picorv32.reg_next_pc[10]
.sym 161631 $abc$60912$n5813_1
.sym 161632 $abc$60912$n5775
.sym 161633 $abc$60912$n5752_1
.sym 161634 $abc$60912$n7322
.sym 161635 $abc$60912$n5770
.sym 161636 $abc$60912$n5769_1
.sym 161637 $abc$60912$n7386
.sym 161638 $abc$60912$n5754_1
.sym 161639 $abc$60912$n7186
.sym 161640 $abc$60912$n5815_1
.sym 161642 $abc$60912$n5769_1
.sym 161643 $abc$60912$n7400
.sym 161644 $abc$60912$n5867_1
.sym 161646 $abc$60912$n5769_1
.sym 161647 $abc$60912$n7399
.sym 161648 $abc$60912$n5863_1
.sym 161650 $abc$60912$n5769_1
.sym 161651 $abc$60912$n7398
.sym 161652 $abc$60912$n5859
.sym 161654 picorv32.reg_next_pc[23]
.sym 161655 $abc$60912$n5865
.sym 161656 $abc$60912$n5775
.sym 161657 $abc$60912$n5752_1
.sym 161658 $abc$60912$n5752_1
.sym 161659 picorv32.reg_next_pc[25]
.sym 161660 $abc$60912$n5873_1
.sym 161662 $abc$60912$n5769_1
.sym 161663 $abc$60912$n7393
.sym 161664 $abc$60912$n5839
.sym 161666 $abc$60912$n5769_1
.sym 161667 $abc$60912$n7394
.sym 161668 $abc$60912$n5843
.sym 161670 $abc$60912$n7343
.sym 161671 $abc$60912$n5770
.sym 161672 $abc$60912$n5769_1
.sym 161673 $abc$60912$n7407
.sym 161674 $abc$60912$n5770
.sym 161675 $abc$60912$n7329
.sym 161676 $abc$60912$n5754_1
.sym 161677 $abc$60912$n7204
.sym 161678 $abc$60912$n5769_1
.sym 161679 $abc$60912$n7406
.sym 161682 $abc$60912$n5769_1
.sym 161683 $abc$60912$n7402
.sym 161684 $abc$60912$n5875_1
.sym 161686 $abc$60912$n7337
.sym 161687 $abc$60912$n5770
.sym 161688 $abc$60912$n5769_1
.sym 161689 $abc$60912$n7401
.sym 161690 $abc$60912$n5769_1
.sym 161691 $abc$60912$n7404
.sym 161692 $abc$60912$n5883_1
.sym 161694 $abc$60912$n5770
.sym 161695 $abc$60912$n7330
.sym 161696 $abc$60912$n5754_1
.sym 161697 $abc$60912$n7207
.sym 161698 $abc$60912$n7331
.sym 161699 $abc$60912$n5770
.sym 161700 $abc$60912$n5769_1
.sym 161701 $abc$60912$n7395
.sym 161702 $abc$60912$n5754_1
.sym 161703 $abc$60912$n7234
.sym 161704 $abc$60912$n5879_1
.sym 161706 $abc$60912$n5770
.sym 161707 $abc$60912$n7340
.sym 161708 $abc$60912$n5754_1
.sym 161709 $abc$60912$n7237
.sym 161710 $abc$60912$n5770
.sym 161711 $abc$60912$n7334
.sym 161712 $abc$60912$n5754_1
.sym 161713 $abc$60912$n7219
.sym 161717 $abc$60912$n7201
.sym 161718 $abc$60912$n5770
.sym 161719 $abc$60912$n7338
.sym 161720 $abc$60912$n5754_1
.sym 161721 $abc$60912$n7231
.sym 161722 $abc$60912$n5754_1
.sym 161723 $abc$60912$n7213
.sym 161724 $abc$60912$n5851_1
.sym 161726 $abc$60912$n5770
.sym 161727 $abc$60912$n7336
.sym 161728 $abc$60912$n5754_1
.sym 161729 $abc$60912$n7225
.sym 161730 $abc$60912$n5770
.sym 161731 $abc$60912$n7342
.sym 161737 picorv32.reg_next_pc[21]
.sym 161741 $abc$60912$n5817_1
.sym 161745 $abc$60912$n6839_1
.sym 161749 picorv32.reg_next_pc[14]
.sym 161753 $abc$60912$n5007
.sym 161757 $abc$60912$n7180
.sym 161761 $abc$60912$n6750
.sym 161765 $abc$60912$n7138
.sym 161769 picorv32.cpuregs_wrdata[29]
.sym 161781 $abc$60912$n4863
.sym 161789 $abc$60912$n5857_1
.sym 161793 $abc$60912$n9045
.sym 161801 $abc$60912$n7401_1
.sym 161806 picorv32.count_cycle[3]
.sym 161807 picorv32.instr_rdcycle
.sym 161808 picorv32.instr_rdinstr
.sym 161809 picorv32.count_instr[3]
.sym 161813 picorv32.irq_mask[1]
.sym 161833 $abc$60912$n4603
.sym 161861 $abc$60912$n4588_1
.sym 161865 $abc$60912$n11456
.sym 161869 $abc$60912$n5333
.sym 161873 picorv32.cpuregs_rs1[24]
.sym 161881 picorv32.cpuregs_wrdata[0]
.sym 161882 picorv32.count_instr[13]
.sym 161883 picorv32.instr_rdinstr
.sym 161884 $abc$60912$n7466_1
.sym 161890 picorv32.count_cycle[19]
.sym 161891 picorv32.instr_rdcycle
.sym 161892 picorv32.instr_rdinstr
.sym 161893 picorv32.count_instr[19]
.sym 161894 picorv32.count_instr[17]
.sym 161895 picorv32.instr_rdinstr
.sym 161896 $abc$60912$n7515_1
.sym 161901 $abc$60912$n7610
.sym 161905 $abc$60912$n4589
.sym 161918 picorv32.count_cycle[31]
.sym 161919 picorv32.instr_rdcycle
.sym 161920 picorv32.instr_rdinstr
.sym 161921 picorv32.count_instr[31]
.sym 161925 picorv32.irq_mask[0]
.sym 161929 spiflash_bus_adr[7]
.sym 161933 picorv32.cpuregs_rs1[15]
.sym 161934 picorv32.count_instr[35]
.sym 161935 $abc$60912$n7287
.sym 161936 $abc$60912$n7331_1
.sym 161938 picorv32.count_instr[49]
.sym 161939 $abc$60912$n7514
.sym 161940 $abc$60912$n7287
.sym 161941 picorv32.instr_rdinstrh
.sym 161946 picorv32.instr_rdinstr
.sym 161947 picorv32.count_instr[23]
.sym 161948 $abc$60912$n7581_1
.sym 161949 $abc$60912$n4555
.sym 161950 picorv32.cpuregs_rs1[14]
.sym 161954 picorv32.count_cycle[27]
.sym 161955 picorv32.instr_rdcycle
.sym 161956 $abc$60912$n7624
.sym 161958 picorv32.count_cycle[63]
.sym 161959 picorv32.instr_rdcycleh
.sym 161960 $abc$60912$n7668
.sym 161962 picorv32.count_instr[55]
.sym 161963 $abc$60912$n7287
.sym 161964 $abc$60912$n7582
.sym 161966 picorv32.count_instr[45]
.sym 161967 $abc$60912$n7465
.sym 161968 $abc$60912$n7287
.sym 161969 picorv32.instr_rdinstrh
.sym 161970 picorv32.count_instr[54]
.sym 161971 $abc$60912$n7569_1
.sym 161972 $abc$60912$n7287
.sym 161973 picorv32.instr_rdinstrh
.sym 161974 picorv32.count_cycle[54]
.sym 161975 picorv32.instr_rdcycleh
.sym 161976 $abc$60912$n7570
.sym 161980 picorv32.count_cycle[63]
.sym 161981 $auto$alumacc.cc:474:replace_alu$6743.C[63]
.sym 161982 picorv32.count_instr[53]
.sym 161983 $abc$60912$n7558
.sym 161984 $abc$60912$n7287
.sym 161985 picorv32.instr_rdinstrh
.sym 161986 picorv32.count_instr[63]
.sym 161987 $abc$60912$n7667
.sym 161988 $abc$60912$n7287
.sym 161989 picorv32.instr_rdinstrh
.sym 161990 picorv32.instr_maskirq
.sym 161991 picorv32.irq_mask[8]
.sym 161992 picorv32.instr_timer
.sym 161993 picorv32.timer[8]
.sym 161994 picorv32.count_instr[51]
.sym 161995 $abc$60912$n7537
.sym 161996 $abc$60912$n7287
.sym 161997 picorv32.instr_rdinstrh
.sym 161998 picorv32.count_cycle[51]
.sym 161999 picorv32.instr_rdcycleh
.sym 162000 $abc$60912$n7538
.sym 162002 $abc$60912$n4554
.sym 162003 picorv32.cpuregs_rs1[31]
.sym 162004 $abc$60912$n7665
.sym 162006 picorv32.instr_maskirq
.sym 162007 picorv32.irq_mask[31]
.sym 162008 picorv32.instr_timer
.sym 162009 picorv32.timer[31]
.sym 162010 picorv32.cpuregs_rs1[31]
.sym 162014 picorv32.cpuregs_rs1[8]
.sym 162018 $abc$60912$n7666
.sym 162019 $abc$60912$n7669
.sym 162020 $abc$60912$n7664
.sym 162021 picorv32.cpu_state[2]
.sym 162022 picorv32.count_instr[56]
.sym 162023 $abc$60912$n7591
.sym 162024 $abc$60912$n7287
.sym 162025 picorv32.instr_rdinstrh
.sym 162026 picorv32.count_instr[59]
.sym 162027 $abc$60912$n7623
.sym 162028 $abc$60912$n7287
.sym 162029 picorv32.instr_rdinstrh
.sym 162030 $abc$60912$n8220
.sym 162034 picorv32.irq_state[1]
.sym 162035 picorv32.irq_state[0]
.sym 162038 $abc$60912$n7404_1
.sym 162039 $abc$60912$n7407_1
.sym 162040 $abc$60912$n7402_1
.sym 162041 picorv32.cpu_state[2]
.sym 162042 $abc$60912$n4554
.sym 162043 picorv32.cpuregs_rs1[24]
.sym 162044 $abc$60912$n7590_1
.sym 162046 $abc$60912$n4554
.sym 162047 picorv32.cpuregs_rs1[8]
.sym 162048 $abc$60912$n7403_1
.sym 162053 $abc$60912$n7536_1
.sym 162054 picorv32.irq_mask[15]
.sym 162055 picorv32.irq_pending[15]
.sym 162056 picorv32.irq_mask[8]
.sym 162057 picorv32.irq_pending[8]
.sym 162058 picorv32.irq_mask[8]
.sym 162059 picorv32.irq_state[1]
.sym 162060 picorv32.irq_pending[8]
.sym 162062 picorv32.irq_pending[19]
.sym 162063 picorv32.irq_mask[19]
.sym 162066 picorv32.irq_pending[8]
.sym 162067 picorv32.irq_mask[8]
.sym 162070 picorv32.irq_mask[15]
.sym 162071 picorv32.irq_state[1]
.sym 162072 picorv32.irq_pending[15]
.sym 162074 picorv32.irq_pending[15]
.sym 162075 picorv32.irq_mask[15]
.sym 162078 picorv32.irq_mask[19]
.sym 162079 picorv32.irq_pending[19]
.sym 162082 picorv32.irq_pending[12]
.sym 162083 picorv32.irq_mask[12]
.sym 162086 picorv32.irq_mask[16]
.sym 162087 picorv32.irq_pending[16]
.sym 162090 picorv32.irq_mask[13]
.sym 162091 picorv32.irq_pending[13]
.sym 162094 picorv32.irq_pending[12]
.sym 162095 picorv32.irq_pending[13]
.sym 162096 picorv32.irq_pending[14]
.sym 162097 picorv32.irq_pending[15]
.sym 162098 $abc$60912$n4593
.sym 162099 $abc$60912$n4594_1
.sym 162100 $abc$60912$n4595
.sym 162101 $abc$60912$n4596
.sym 162102 $abc$60912$n5759_1
.sym 162103 $abc$60912$n5760_1
.sym 162106 picorv32.cpu_state[3]
.sym 162107 $abc$60912$n11445
.sym 162108 picorv32.cpu_state[1]
.sym 162109 picorv32.irq_pending[14]
.sym 162110 picorv32.irq_pending[16]
.sym 162111 picorv32.irq_mask[16]
.sym 162114 picorv32.irq_pending[13]
.sym 162115 picorv32.irq_mask[13]
.sym 162118 picorv32.mem_rdata_q[14]
.sym 162122 picorv32.irq_mask[1]
.sym 162123 picorv32.irq_pending[1]
.sym 162124 $abc$60912$n4582
.sym 162125 $abc$60912$n4583_1
.sym 162126 picorv32.instr_setq
.sym 162127 picorv32.instr_getq
.sym 162128 picorv32.cpuregs_rs1[0]
.sym 162129 $abc$60912$n7283
.sym 162130 picorv32.irq_mask[1]
.sym 162131 picorv32.irq_state[1]
.sym 162132 picorv32.irq_pending[1]
.sym 162134 picorv32.irq_active
.sym 162135 picorv32.irq_mask[1]
.sym 162138 $abc$60912$n4577
.sym 162139 $abc$60912$n4578
.sym 162140 $abc$60912$n4574
.sym 162141 $abc$60912$n4579
.sym 162142 $abc$60912$n4581_1
.sym 162143 $abc$60912$n4584_1
.sym 162144 $abc$60912$n4589
.sym 162145 $abc$60912$n4592_1
.sym 162146 $abc$60912$n4573_1
.sym 162147 $abc$60912$n4580
.sym 162148 $abc$60912$n4597_1
.sym 162149 $abc$60912$n4602
.sym 162150 $abc$60912$n4570
.sym 162151 picorv32.cpu_state[1]
.sym 162154 picorv32.mem_rdata_q[13]
.sym 162155 picorv32.mem_rdata_q[12]
.sym 162156 $abc$60912$n5380
.sym 162157 $abc$60912$n5376
.sym 162158 $abc$60912$n5376
.sym 162159 picorv32.is_alu_reg_imm
.sym 162162 $abc$60912$n5375
.sym 162163 picorv32.is_alu_reg_imm
.sym 162166 $abc$60912$n5375
.sym 162167 picorv32.is_alu_reg_reg
.sym 162170 picorv32.mem_rdata_q[12]
.sym 162174 picorv32.cpu_state[3]
.sym 162175 $abc$60912$n11446
.sym 162176 picorv32.cpu_state[1]
.sym 162177 picorv32.irq_pending[15]
.sym 162178 $abc$60912$n5380
.sym 162179 $abc$60912$n5379_1
.sym 162180 picorv32.is_alu_reg_imm
.sym 162182 $abc$60912$n5421_1
.sym 162183 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 162186 picorv32.mem_rdata_q[14]
.sym 162187 picorv32.mem_rdata_q[12]
.sym 162188 picorv32.is_alu_reg_imm
.sym 162189 picorv32.mem_rdata_q[13]
.sym 162190 $abc$60912$n4545
.sym 162191 $abc$60912$n4552
.sym 162192 $abc$60912$n4560
.sym 162193 $abc$60912$n4561
.sym 162194 $abc$60912$n5376
.sym 162195 picorv32.is_alu_reg_reg
.sym 162198 picorv32.instr_retirq
.sym 162199 picorv32.latched_branch
.sym 162200 picorv32.cpu_state[2]
.sym 162202 picorv32.mem_rdata_q[14]
.sym 162203 picorv32.is_alu_reg_imm
.sym 162204 picorv32.mem_rdata_q[12]
.sym 162205 picorv32.mem_rdata_q[13]
.sym 162206 $abc$60912$n4568
.sym 162207 $abc$60912$n4779
.sym 162210 $abc$60912$n11462
.sym 162211 picorv32.cpu_state[3]
.sym 162212 $abc$60912$n7663
.sym 162213 $abc$60912$n7670
.sym 162214 $abc$60912$n4608
.sym 162215 picorv32.instr_jal
.sym 162216 $abc$60912$n4569
.sym 162217 picorv32.decoder_trigger
.sym 162218 picorv32.instr_slt
.sym 162219 picorv32.instr_blt
.sym 162220 picorv32.instr_slti
.sym 162221 picorv32.instr_sltiu
.sym 162222 picorv32.instr_slt
.sym 162223 picorv32.instr_blt
.sym 162224 picorv32.instr_slti
.sym 162226 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 162227 picorv32.instr_sltu
.sym 162228 picorv32.instr_slti
.sym 162229 picorv32.instr_sltiu
.sym 162230 picorv32.mem_rdata_latched_noshuffle[4]
.sym 162234 picorv32.cpu_state[1]
.sym 162235 $abc$60912$n765
.sym 162238 picorv32.irq_state[0]
.sym 162239 picorv32.latched_store
.sym 162240 picorv32.latched_branch
.sym 162242 picorv32.latched_branch
.sym 162243 picorv32.latched_store
.sym 162246 picorv32.instr_bne
.sym 162247 picorv32.instr_beq
.sym 162248 $abc$60912$n5035_1
.sym 162249 $abc$60912$n5060
.sym 162250 picorv32.is_slti_blt_slt
.sym 162251 $abc$60912$n4557
.sym 162252 picorv32.instr_bgeu
.sym 162253 $abc$60912$n10489
.sym 162254 picorv32.instr_jal
.sym 162255 picorv32.instr_waitirq
.sym 162256 picorv32.decoder_trigger
.sym 162257 $abc$60912$n5772_1
.sym 162258 picorv32.instr_bge
.sym 162259 picorv32.is_slti_blt_slt
.sym 162260 $abc$60912$n5062_1
.sym 162261 $abc$60912$n5061_1
.sym 162262 picorv32.mem_rdata_latched_noshuffle[14]
.sym 162266 picorv32.instr_bge
.sym 162267 picorv32.instr_bne
.sym 162268 picorv32.instr_beq
.sym 162270 picorv32.instr_jal
.sym 162271 picorv32.decoder_trigger
.sym 162274 picorv32.mem_rdata_latched_noshuffle[6]
.sym 162278 picorv32.mem_rdata_q[15]
.sym 162279 picorv32.mem_rdata_q[16]
.sym 162280 picorv32.mem_rdata_q[5]
.sym 162281 picorv32.mem_rdata_q[6]
.sym 162285 picorv32.reg_out[3]
.sym 162289 $abc$60912$n4575_1
.sym 162290 picorv32.mem_rdata_latched_noshuffle[30]
.sym 162294 $PACKER_GND_NET
.sym 162298 picorv32.mem_rdata_latched_noshuffle[15]
.sym 162304 $abc$60912$n4736
.sym 162306 picorv32.mem_rdata_q[14]
.sym 162307 $abc$60912$n5333
.sym 162308 $abc$60912$n4540
.sym 162310 $abc$60912$n6950_1
.sym 162311 $abc$60912$n6951_1
.sym 162314 $abc$60912$n4570
.sym 162315 $abc$60912$n765
.sym 162316 picorv32.cpu_state[1]
.sym 162318 picorv32.mem_rdata_q[13]
.sym 162319 picorv32.mem_rdata_q[12]
.sym 162320 picorv32.is_alu_reg_imm
.sym 162321 picorv32.instr_jalr
.sym 162322 picorv32.mem_rdata_q[28]
.sym 162326 $abc$60912$n9806
.sym 162327 $abc$60912$n5370
.sym 162328 $abc$60912$n6957_1
.sym 162329 $abc$60912$n6956_1
.sym 162330 picorv32.mem_rdata_q[27]
.sym 162331 $abc$60912$n4774_1
.sym 162332 $abc$60912$n4540
.sym 162337 picorv32.decoded_rd[0]
.sym 162338 picorv32.irq_state[1]
.sym 162339 $abc$60912$n4575_1
.sym 162340 $abc$60912$n5370
.sym 162341 $abc$60912$n9802
.sym 162342 $abc$60912$n7137
.sym 162346 picorv32.decoded_rs1[0]
.sym 162347 picorv32.decoded_rs1[1]
.sym 162348 $abc$60912$n5903_1
.sym 162350 $abc$60912$n4752
.sym 162351 picorv32.decoded_rs1[1]
.sym 162352 $abc$60912$n4660_1
.sym 162353 picorv32.mem_rdata_latched_noshuffle[16]
.sym 162354 picorv32.mem_rdata_q[15]
.sym 162355 $abc$60912$n4837
.sym 162356 $abc$60912$n4540
.sym 162358 $abc$60912$n4752
.sym 162359 picorv32.decoded_rs1[0]
.sym 162360 $abc$60912$n4660_1
.sym 162361 picorv32.mem_rdata_latched_noshuffle[15]
.sym 162362 picorv32.mem_rdata_latched_noshuffle[16]
.sym 162366 picorv32.mem_rdata_latched_noshuffle[15]
.sym 162370 $abc$60912$n7139
.sym 162374 picorv32.mem_rdata_q[16]
.sym 162375 $abc$60912$n4811
.sym 162376 $abc$60912$n4540
.sym 162378 $abc$60912$n5370
.sym 162379 picorv32.reg_pc[1]
.sym 162380 picorv32.latched_compr
.sym 162381 $abc$60912$n6917_1
.sym 162382 $abc$60912$n5752_1
.sym 162383 picorv32.reg_next_pc[1]
.sym 162384 $abc$60912$n5774
.sym 162386 picorv32.mem_rdata_q[7]
.sym 162387 $abc$60912$n6098_1
.sym 162388 $abc$60912$n4540
.sym 162390 picorv32.instr_lui
.sym 162391 picorv32.instr_auipc
.sym 162392 picorv32.mem_rdata_q[12]
.sym 162393 $abc$60912$n4979
.sym 162394 picorv32.instr_lui
.sym 162395 picorv32.instr_auipc
.sym 162396 picorv32.mem_rdata_q[16]
.sym 162397 $abc$60912$n4979
.sym 162398 picorv32.reg_next_pc[1]
.sym 162399 picorv32.irq_state[0]
.sym 162400 $abc$60912$n6918
.sym 162401 $abc$60912$n6916
.sym 162402 $PACKER_GND_NET
.sym 162406 $abc$60912$n5205_1
.sym 162407 sys_rst
.sym 162408 spiflash_counter[0]
.sym 162410 $abc$60912$n5208_1
.sym 162411 spiflash_counter[1]
.sym 162414 picorv32.irq_state[0]
.sym 162415 picorv32.reg_next_pc[12]
.sym 162416 $abc$60912$n5821_1
.sym 162417 $abc$60912$n5371
.sym 162418 picorv32.reg_next_pc[14]
.sym 162419 $abc$60912$n5829
.sym 162420 $abc$60912$n5775
.sym 162421 $abc$60912$n5752_1
.sym 162422 $abc$60912$n5849
.sym 162423 $abc$60912$n5371
.sym 162424 $abc$60912$n4596
.sym 162425 picorv32.irq_state[1]
.sym 162426 picorv32.irq_state[0]
.sym 162427 picorv32.reg_next_pc[14]
.sym 162428 $abc$60912$n5829
.sym 162429 $abc$60912$n5371
.sym 162430 $abc$60912$n6971_1
.sym 162431 $abc$60912$n6972_1
.sym 162434 spiflash_counter[1]
.sym 162435 $abc$60912$n4518_1
.sym 162438 picorv32.reg_next_pc[19]
.sym 162439 picorv32.irq_state[0]
.sym 162440 $abc$60912$n5370
.sym 162441 $abc$60912$n9816
.sym 162442 picorv32.latched_compr
.sym 162443 picorv32.reg_next_pc[0]
.sym 162444 picorv32.irq_state[0]
.sym 162446 picorv32.latched_compr
.sym 162450 $abc$60912$n4471
.sym 162451 $abc$60912$n4470
.sym 162452 sys_rst
.sym 162454 $abc$60912$n6932_1
.sym 162455 $abc$60912$n6933_1
.sym 162458 $abc$60912$n8220
.sym 162459 $abc$60912$n9790
.sym 162460 $abc$60912$n5797
.sym 162461 $abc$60912$n5371
.sym 162462 picorv32.irq_state[0]
.sym 162463 picorv32.reg_next_pc[6]
.sym 162464 $abc$60912$n4595
.sym 162465 picorv32.irq_state[1]
.sym 162466 picorv32.reg_next_pc[3]
.sym 162467 picorv32.irq_state[0]
.sym 162468 $abc$60912$n5370
.sym 162469 $abc$60912$n9784
.sym 162471 picorv32.reg_pc[1]
.sym 162472 picorv32.latched_compr
.sym 162475 picorv32.reg_pc[2]
.sym 162476 $abc$60912$n10593
.sym 162477 $auto$alumacc.cc:474:replace_alu$6740.C[2]
.sym 162479 picorv32.reg_pc[3]
.sym 162481 $auto$alumacc.cc:474:replace_alu$6740.C[3]
.sym 162483 picorv32.reg_pc[4]
.sym 162485 $auto$alumacc.cc:474:replace_alu$6740.C[4]
.sym 162487 picorv32.reg_pc[5]
.sym 162489 $auto$alumacc.cc:474:replace_alu$6740.C[5]
.sym 162491 picorv32.reg_pc[6]
.sym 162493 $auto$alumacc.cc:474:replace_alu$6740.C[6]
.sym 162495 picorv32.reg_pc[7]
.sym 162497 $auto$alumacc.cc:474:replace_alu$6740.C[7]
.sym 162499 picorv32.reg_pc[8]
.sym 162501 $auto$alumacc.cc:474:replace_alu$6740.C[8]
.sym 162503 picorv32.reg_pc[9]
.sym 162505 $auto$alumacc.cc:474:replace_alu$6740.C[9]
.sym 162507 picorv32.reg_pc[10]
.sym 162509 $auto$alumacc.cc:474:replace_alu$6740.C[10]
.sym 162511 picorv32.reg_pc[11]
.sym 162513 $auto$alumacc.cc:474:replace_alu$6740.C[11]
.sym 162515 picorv32.reg_pc[12]
.sym 162517 $auto$alumacc.cc:474:replace_alu$6740.C[12]
.sym 162519 picorv32.reg_pc[13]
.sym 162521 $auto$alumacc.cc:474:replace_alu$6740.C[13]
.sym 162523 picorv32.reg_pc[14]
.sym 162525 $auto$alumacc.cc:474:replace_alu$6740.C[14]
.sym 162527 picorv32.reg_pc[15]
.sym 162529 $auto$alumacc.cc:474:replace_alu$6740.C[15]
.sym 162531 picorv32.reg_pc[16]
.sym 162533 $auto$alumacc.cc:474:replace_alu$6740.C[16]
.sym 162535 picorv32.reg_pc[17]
.sym 162537 $auto$alumacc.cc:474:replace_alu$6740.C[17]
.sym 162539 picorv32.reg_pc[18]
.sym 162541 $auto$alumacc.cc:474:replace_alu$6740.C[18]
.sym 162543 picorv32.reg_pc[19]
.sym 162545 $auto$alumacc.cc:474:replace_alu$6740.C[19]
.sym 162547 picorv32.reg_pc[20]
.sym 162549 $auto$alumacc.cc:474:replace_alu$6740.C[20]
.sym 162551 picorv32.reg_pc[21]
.sym 162553 $auto$alumacc.cc:474:replace_alu$6740.C[21]
.sym 162555 picorv32.reg_pc[22]
.sym 162557 $auto$alumacc.cc:474:replace_alu$6740.C[22]
.sym 162559 picorv32.reg_pc[23]
.sym 162561 $auto$alumacc.cc:474:replace_alu$6740.C[23]
.sym 162563 picorv32.reg_pc[24]
.sym 162565 $auto$alumacc.cc:474:replace_alu$6740.C[24]
.sym 162567 picorv32.reg_pc[25]
.sym 162569 $auto$alumacc.cc:474:replace_alu$6740.C[25]
.sym 162571 picorv32.reg_pc[26]
.sym 162573 $auto$alumacc.cc:474:replace_alu$6740.C[26]
.sym 162575 picorv32.reg_pc[27]
.sym 162577 $auto$alumacc.cc:474:replace_alu$6740.C[27]
.sym 162579 picorv32.reg_pc[28]
.sym 162581 $auto$alumacc.cc:474:replace_alu$6740.C[28]
.sym 162583 picorv32.reg_pc[29]
.sym 162585 $auto$alumacc.cc:474:replace_alu$6740.C[29]
.sym 162587 picorv32.reg_pc[30]
.sym 162589 $auto$alumacc.cc:474:replace_alu$6740.C[30]
.sym 162593 $nextpnr_ICESTORM_LC_32$I3
.sym 162594 $abc$60912$n7192
.sym 162598 picorv32.reg_next_pc[11]
.sym 162599 $abc$60912$n5817_1
.sym 162600 $abc$60912$n5775
.sym 162601 $abc$60912$n5752_1
.sym 162602 $abc$60912$n7216
.sym 162606 picorv32.reg_next_pc[6]
.sym 162607 $abc$60912$n5797
.sym 162608 $abc$60912$n5775
.sym 162609 $abc$60912$n5752_1
.sym 162610 picorv32.reg_next_pc[12]
.sym 162611 $abc$60912$n5821_1
.sym 162612 $abc$60912$n5775
.sym 162613 $abc$60912$n5752_1
.sym 162614 $abc$60912$n5754_1
.sym 162615 $abc$60912$n7198
.sym 162616 $abc$60912$n5831
.sym 162618 $abc$60912$n7213
.sym 162622 $abc$60912$n7317
.sym 162623 $abc$60912$n5770
.sym 162624 $abc$60912$n5769_1
.sym 162625 $abc$60912$n7381
.sym 162626 $abc$60912$n7174
.sym 162630 $abc$60912$n5769_1
.sym 162631 $abc$60912$n7392
.sym 162632 $abc$60912$n5835
.sym 162634 $abc$60912$n5769_1
.sym 162635 $abc$60912$n7389
.sym 162636 $abc$60912$n5823
.sym 162638 $abc$60912$n7321
.sym 162639 $abc$60912$n5770
.sym 162640 $abc$60912$n5769_1
.sym 162641 $abc$60912$n7385
.sym 162642 $abc$60912$n5769_1
.sym 162643 $abc$60912$n7388
.sym 162644 $abc$60912$n5819_1
.sym 162646 $abc$60912$n7319
.sym 162647 $abc$60912$n5770
.sym 162648 $abc$60912$n5769_1
.sym 162649 $abc$60912$n7383
.sym 162650 $abc$60912$n7320
.sym 162651 $abc$60912$n5770
.sym 162652 $abc$60912$n5769_1
.sym 162653 $abc$60912$n7384
.sym 162654 $abc$60912$n5754_1
.sym 162655 $abc$60912$n7174
.sym 162656 $abc$60912$n5799_1
.sym 162658 $abc$60912$n7327
.sym 162659 $abc$60912$n5770
.sym 162660 $abc$60912$n5769_1
.sym 162661 $abc$60912$n7391
.sym 162663 $abc$60912$n7162
.sym 162666 $abc$60912$n4570
.sym 162667 $abc$60912$n5771_1
.sym 162668 $abc$60912$n7165
.sym 162669 $abc$60912$n7162
.sym 162672 $abc$60912$n7168
.sym 162673 $auto$alumacc.cc:474:replace_alu$6746.C[4]
.sym 162676 $abc$60912$n7171
.sym 162677 $auto$alumacc.cc:474:replace_alu$6746.C[5]
.sym 162680 $abc$60912$n7174
.sym 162681 $auto$alumacc.cc:474:replace_alu$6746.C[6]
.sym 162684 $abc$60912$n7177
.sym 162685 $auto$alumacc.cc:474:replace_alu$6746.C[7]
.sym 162688 $abc$60912$n7180
.sym 162689 $auto$alumacc.cc:474:replace_alu$6746.C[8]
.sym 162692 $abc$60912$n7183
.sym 162693 $auto$alumacc.cc:474:replace_alu$6746.C[9]
.sym 162696 $abc$60912$n7186
.sym 162697 $auto$alumacc.cc:474:replace_alu$6746.C[10]
.sym 162700 $abc$60912$n7189
.sym 162701 $auto$alumacc.cc:474:replace_alu$6746.C[11]
.sym 162704 $abc$60912$n7192
.sym 162705 $auto$alumacc.cc:474:replace_alu$6746.C[12]
.sym 162708 $abc$60912$n7195
.sym 162709 $auto$alumacc.cc:474:replace_alu$6746.C[13]
.sym 162712 $abc$60912$n7198
.sym 162713 $auto$alumacc.cc:474:replace_alu$6746.C[14]
.sym 162716 $abc$60912$n7201
.sym 162717 $auto$alumacc.cc:474:replace_alu$6746.C[15]
.sym 162720 $abc$60912$n7204
.sym 162721 $auto$alumacc.cc:474:replace_alu$6746.C[16]
.sym 162724 $abc$60912$n7207
.sym 162725 $auto$alumacc.cc:474:replace_alu$6746.C[17]
.sym 162728 $abc$60912$n7210
.sym 162729 $auto$alumacc.cc:474:replace_alu$6746.C[18]
.sym 162732 $abc$60912$n7213
.sym 162733 $auto$alumacc.cc:474:replace_alu$6746.C[19]
.sym 162736 $abc$60912$n7216
.sym 162737 $auto$alumacc.cc:474:replace_alu$6746.C[20]
.sym 162740 $abc$60912$n7219
.sym 162741 $auto$alumacc.cc:474:replace_alu$6746.C[21]
.sym 162744 $abc$60912$n7222
.sym 162745 $auto$alumacc.cc:474:replace_alu$6746.C[22]
.sym 162748 $abc$60912$n7225
.sym 162749 $auto$alumacc.cc:474:replace_alu$6746.C[23]
.sym 162752 $abc$60912$n7228
.sym 162753 $auto$alumacc.cc:474:replace_alu$6746.C[24]
.sym 162756 $abc$60912$n7231
.sym 162757 $auto$alumacc.cc:474:replace_alu$6746.C[25]
.sym 162760 $abc$60912$n7234
.sym 162761 $auto$alumacc.cc:474:replace_alu$6746.C[26]
.sym 162764 $abc$60912$n7237
.sym 162765 $auto$alumacc.cc:474:replace_alu$6746.C[27]
.sym 162768 $abc$60912$n7240
.sym 162769 $auto$alumacc.cc:474:replace_alu$6746.C[28]
.sym 162772 $abc$60912$n7243
.sym 162773 $auto$alumacc.cc:474:replace_alu$6746.C[29]
.sym 162776 $abc$60912$n7246
.sym 162777 $auto$alumacc.cc:474:replace_alu$6746.C[30]
.sym 162781 $nextpnr_ICESTORM_LC_1$I3
.sym 162793 picorv32.reg_next_pc[6]
.sym 162797 $abc$60912$n4811
.sym 162801 $abc$60912$n9802
.sym 162809 picorv32.decoded_imm[26]
.sym 162817 $abc$60912$n9832
.sym 162821 $abc$60912$n4931
.sym 162823 picorv32.count_instr[0]
.sym 162828 picorv32.count_instr[1]
.sym 162832 picorv32.count_instr[2]
.sym 162833 $auto$alumacc.cc:474:replace_alu$6749.C[2]
.sym 162836 picorv32.count_instr[3]
.sym 162837 $auto$alumacc.cc:474:replace_alu$6749.C[3]
.sym 162840 picorv32.count_instr[4]
.sym 162841 $auto$alumacc.cc:474:replace_alu$6749.C[4]
.sym 162844 picorv32.count_instr[5]
.sym 162845 $auto$alumacc.cc:474:replace_alu$6749.C[5]
.sym 162848 picorv32.count_instr[6]
.sym 162849 $auto$alumacc.cc:474:replace_alu$6749.C[6]
.sym 162852 picorv32.count_instr[7]
.sym 162853 $auto$alumacc.cc:474:replace_alu$6749.C[7]
.sym 162856 picorv32.count_instr[8]
.sym 162857 $auto$alumacc.cc:474:replace_alu$6749.C[8]
.sym 162860 picorv32.count_instr[9]
.sym 162861 $auto$alumacc.cc:474:replace_alu$6749.C[9]
.sym 162864 picorv32.count_instr[10]
.sym 162865 $auto$alumacc.cc:474:replace_alu$6749.C[10]
.sym 162868 picorv32.count_instr[11]
.sym 162869 $auto$alumacc.cc:474:replace_alu$6749.C[11]
.sym 162872 picorv32.count_instr[12]
.sym 162873 $auto$alumacc.cc:474:replace_alu$6749.C[12]
.sym 162876 picorv32.count_instr[13]
.sym 162877 $auto$alumacc.cc:474:replace_alu$6749.C[13]
.sym 162880 picorv32.count_instr[14]
.sym 162881 $auto$alumacc.cc:474:replace_alu$6749.C[14]
.sym 162884 picorv32.count_instr[15]
.sym 162885 $auto$alumacc.cc:474:replace_alu$6749.C[15]
.sym 162888 picorv32.count_instr[16]
.sym 162889 $auto$alumacc.cc:474:replace_alu$6749.C[16]
.sym 162892 picorv32.count_instr[17]
.sym 162893 $auto$alumacc.cc:474:replace_alu$6749.C[17]
.sym 162896 picorv32.count_instr[18]
.sym 162897 $auto$alumacc.cc:474:replace_alu$6749.C[18]
.sym 162900 picorv32.count_instr[19]
.sym 162901 $auto$alumacc.cc:474:replace_alu$6749.C[19]
.sym 162904 picorv32.count_instr[20]
.sym 162905 $auto$alumacc.cc:474:replace_alu$6749.C[20]
.sym 162908 picorv32.count_instr[21]
.sym 162909 $auto$alumacc.cc:474:replace_alu$6749.C[21]
.sym 162912 picorv32.count_instr[22]
.sym 162913 $auto$alumacc.cc:474:replace_alu$6749.C[22]
.sym 162916 picorv32.count_instr[23]
.sym 162917 $auto$alumacc.cc:474:replace_alu$6749.C[23]
.sym 162920 picorv32.count_instr[24]
.sym 162921 $auto$alumacc.cc:474:replace_alu$6749.C[24]
.sym 162924 picorv32.count_instr[25]
.sym 162925 $auto$alumacc.cc:474:replace_alu$6749.C[25]
.sym 162928 picorv32.count_instr[26]
.sym 162929 $auto$alumacc.cc:474:replace_alu$6749.C[26]
.sym 162932 picorv32.count_instr[27]
.sym 162933 $auto$alumacc.cc:474:replace_alu$6749.C[27]
.sym 162936 picorv32.count_instr[28]
.sym 162937 $auto$alumacc.cc:474:replace_alu$6749.C[28]
.sym 162940 picorv32.count_instr[29]
.sym 162941 $auto$alumacc.cc:474:replace_alu$6749.C[29]
.sym 162944 picorv32.count_instr[30]
.sym 162945 $auto$alumacc.cc:474:replace_alu$6749.C[30]
.sym 162948 picorv32.count_instr[31]
.sym 162949 $auto$alumacc.cc:474:replace_alu$6749.C[31]
.sym 162952 picorv32.count_instr[32]
.sym 162953 $auto$alumacc.cc:474:replace_alu$6749.C[32]
.sym 162956 picorv32.count_instr[33]
.sym 162957 $auto$alumacc.cc:474:replace_alu$6749.C[33]
.sym 162960 picorv32.count_instr[34]
.sym 162961 $auto$alumacc.cc:474:replace_alu$6749.C[34]
.sym 162964 picorv32.count_instr[35]
.sym 162965 $auto$alumacc.cc:474:replace_alu$6749.C[35]
.sym 162968 picorv32.count_instr[36]
.sym 162969 $auto$alumacc.cc:474:replace_alu$6749.C[36]
.sym 162972 picorv32.count_instr[37]
.sym 162973 $auto$alumacc.cc:474:replace_alu$6749.C[37]
.sym 162976 picorv32.count_instr[38]
.sym 162977 $auto$alumacc.cc:474:replace_alu$6749.C[38]
.sym 162980 picorv32.count_instr[39]
.sym 162981 $auto$alumacc.cc:474:replace_alu$6749.C[39]
.sym 162984 picorv32.count_instr[40]
.sym 162985 $auto$alumacc.cc:474:replace_alu$6749.C[40]
.sym 162988 picorv32.count_instr[41]
.sym 162989 $auto$alumacc.cc:474:replace_alu$6749.C[41]
.sym 162992 picorv32.count_instr[42]
.sym 162993 $auto$alumacc.cc:474:replace_alu$6749.C[42]
.sym 162996 picorv32.count_instr[43]
.sym 162997 $auto$alumacc.cc:474:replace_alu$6749.C[43]
.sym 163000 picorv32.count_instr[44]
.sym 163001 $auto$alumacc.cc:474:replace_alu$6749.C[44]
.sym 163004 picorv32.count_instr[45]
.sym 163005 $auto$alumacc.cc:474:replace_alu$6749.C[45]
.sym 163008 picorv32.count_instr[46]
.sym 163009 $auto$alumacc.cc:474:replace_alu$6749.C[46]
.sym 163012 picorv32.count_instr[47]
.sym 163013 $auto$alumacc.cc:474:replace_alu$6749.C[47]
.sym 163016 picorv32.count_instr[48]
.sym 163017 $auto$alumacc.cc:474:replace_alu$6749.C[48]
.sym 163020 picorv32.count_instr[49]
.sym 163021 $auto$alumacc.cc:474:replace_alu$6749.C[49]
.sym 163024 picorv32.count_instr[50]
.sym 163025 $auto$alumacc.cc:474:replace_alu$6749.C[50]
.sym 163028 picorv32.count_instr[51]
.sym 163029 $auto$alumacc.cc:474:replace_alu$6749.C[51]
.sym 163032 picorv32.count_instr[52]
.sym 163033 $auto$alumacc.cc:474:replace_alu$6749.C[52]
.sym 163036 picorv32.count_instr[53]
.sym 163037 $auto$alumacc.cc:474:replace_alu$6749.C[53]
.sym 163040 picorv32.count_instr[54]
.sym 163041 $auto$alumacc.cc:474:replace_alu$6749.C[54]
.sym 163044 picorv32.count_instr[55]
.sym 163045 $auto$alumacc.cc:474:replace_alu$6749.C[55]
.sym 163048 picorv32.count_instr[56]
.sym 163049 $auto$alumacc.cc:474:replace_alu$6749.C[56]
.sym 163052 picorv32.count_instr[57]
.sym 163053 $auto$alumacc.cc:474:replace_alu$6749.C[57]
.sym 163056 picorv32.count_instr[58]
.sym 163057 $auto$alumacc.cc:474:replace_alu$6749.C[58]
.sym 163060 picorv32.count_instr[59]
.sym 163061 $auto$alumacc.cc:474:replace_alu$6749.C[59]
.sym 163064 picorv32.count_instr[60]
.sym 163065 $auto$alumacc.cc:474:replace_alu$6749.C[60]
.sym 163068 picorv32.count_instr[61]
.sym 163069 $auto$alumacc.cc:474:replace_alu$6749.C[61]
.sym 163072 picorv32.count_instr[62]
.sym 163073 $auto$alumacc.cc:474:replace_alu$6749.C[62]
.sym 163077 $nextpnr_ICESTORM_LC_36$I3
.sym 163078 picorv32.cpu_state[1]
.sym 163079 picorv32.irq_pending[31]
.sym 163082 $abc$60912$n4570
.sym 163083 picorv32.cpu_state[1]
.sym 163084 $abc$60912$n765
.sym 163086 picorv32.instr_timer
.sym 163087 picorv32.instr_maskirq
.sym 163088 $abc$60912$n4554
.sym 163089 $abc$60912$n4555
.sym 163090 picorv32.irq_pending[31]
.sym 163091 picorv32.irq_mask[31]
.sym 163097 picorv32.irq_mask[16]
.sym 163101 picorv32.cpuregs_rs1[11]
.sym 163102 picorv32.irq_mask[31]
.sym 163103 picorv32.irq_pending[31]
.sym 163106 picorv32.irq_state[1]
.sym 163107 picorv32.irq_state[0]
.sym 163110 picorv32.irq_mask[28]
.sym 163111 picorv32.irq_pending[28]
.sym 163114 picorv32.irq_pending[28]
.sym 163115 picorv32.irq_pending[29]
.sym 163116 picorv32.irq_pending[30]
.sym 163117 picorv32.irq_pending[31]
.sym 163118 picorv32.irq_pending[28]
.sym 163119 picorv32.irq_mask[28]
.sym 163122 picorv32.irq_pending[29]
.sym 163123 picorv32.irq_mask[29]
.sym 163126 picorv32.irq_mask[29]
.sym 163127 picorv32.irq_state[1]
.sym 163128 picorv32.irq_pending[29]
.sym 163130 picorv32.irq_pending[14]
.sym 163131 picorv32.irq_mask[14]
.sym 163134 picorv32.irq_mask[29]
.sym 163135 picorv32.irq_pending[29]
.sym 163136 picorv32.irq_mask[14]
.sym 163137 picorv32.irq_pending[14]
.sym 163138 picorv32.irq_mask[14]
.sym 163139 picorv32.irq_state[1]
.sym 163140 picorv32.irq_pending[14]
.sym 163142 picorv32.mem_rdata_q[26]
.sym 163143 picorv32.mem_rdata_q[27]
.sym 163144 $abc$60912$n5385_1
.sym 163146 $abc$60912$n5247_1
.sym 163147 $abc$60912$n765
.sym 163150 $abc$60912$n4608
.sym 163151 $abc$60912$n4569
.sym 163154 picorv32.instr_retirq
.sym 163155 picorv32.cpu_state[2]
.sym 163158 $abc$60912$n5380
.sym 163159 $abc$60912$n5386
.sym 163162 picorv32.instr_retirq
.sym 163163 picorv32.instr_setq
.sym 163164 picorv32.instr_getq
.sym 163166 picorv32.cpu_state[1]
.sym 163167 picorv32.irq_state[1]
.sym 163170 $abc$60912$n5380
.sym 163171 $abc$60912$n5392
.sym 163172 $abc$60912$n5396_1
.sym 163174 picorv32.is_alu_reg_imm
.sym 163175 picorv32.mem_rdata_q[14]
.sym 163176 picorv32.mem_rdata_q[12]
.sym 163177 picorv32.mem_rdata_q[13]
.sym 163178 picorv32.instr_srai
.sym 163179 picorv32.instr_srli
.sym 163180 picorv32.instr_slli
.sym 163181 picorv32.instr_andi
.sym 163182 $abc$60912$n5413
.sym 163183 $abc$60912$n5421_1
.sym 163186 $abc$60912$n5413
.sym 163187 picorv32.mem_rdata_q[14]
.sym 163188 picorv32.mem_rdata_q[12]
.sym 163189 picorv32.mem_rdata_q[13]
.sym 163190 picorv32.mem_rdata_q[12]
.sym 163191 picorv32.mem_rdata_q[14]
.sym 163192 $abc$60912$n5413
.sym 163193 picorv32.mem_rdata_q[13]
.sym 163194 $abc$60912$n5380
.sym 163195 picorv32.is_alu_reg_reg
.sym 163198 picorv32.instr_sll
.sym 163199 picorv32.instr_slli
.sym 163202 picorv32.mem_rdata_q[12]
.sym 163203 picorv32.mem_rdata_q[14]
.sym 163204 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163205 picorv32.mem_rdata_q[13]
.sym 163206 picorv32.instr_or
.sym 163207 picorv32.instr_ori
.sym 163210 $abc$60912$n4546_1
.sym 163211 $abc$60912$n4548
.sym 163212 $abc$60912$n4550
.sym 163213 $abc$60912$n4551
.sym 163214 picorv32.instr_lbu
.sym 163215 picorv32.instr_lb
.sym 163216 $abc$60912$n4547_1
.sym 163218 picorv32.instr_and
.sym 163219 picorv32.instr_andi
.sym 163222 picorv32.instr_ori
.sym 163223 picorv32.instr_sw
.sym 163224 picorv32.instr_lb
.sym 163225 picorv32.instr_bltu
.sym 163226 $abc$60912$n4553
.sym 163227 $abc$60912$n4556
.sym 163228 $abc$60912$n4558
.sym 163229 $abc$60912$n4559
.sym 163230 picorv32.instr_jalr
.sym 163231 picorv32.instr_retirq
.sym 163234 picorv32.instr_or
.sym 163235 picorv32.instr_sra
.sym 163236 picorv32.instr_srl
.sym 163237 picorv32.instr_sll
.sym 163238 picorv32.mem_rdata_q[14]
.sym 163239 picorv32.mem_rdata_q[12]
.sym 163240 $abc$60912$n5413
.sym 163241 picorv32.mem_rdata_q[13]
.sym 163242 $abc$60912$n5413
.sym 163243 $abc$60912$n5379_1
.sym 163246 picorv32.instr_jalr
.sym 163247 picorv32.instr_sltu
.sym 163248 $abc$60912$n4547_1
.sym 163250 picorv32.instr_add
.sym 163251 picorv32.instr_sub
.sym 163252 $abc$60912$n4549
.sym 163254 picorv32.mem_rdata_q[14]
.sym 163255 $abc$60912$n5413
.sym 163256 picorv32.mem_rdata_q[12]
.sym 163257 picorv32.mem_rdata_q[13]
.sym 163258 picorv32.mem_rdata_q[12]
.sym 163259 picorv32.mem_rdata_q[14]
.sym 163260 picorv32.is_alu_reg_imm
.sym 163261 picorv32.mem_rdata_q[13]
.sym 163262 $abc$60912$n5413
.sym 163263 $abc$60912$n5400_1
.sym 163266 picorv32.mem_rdata_q[12]
.sym 163267 picorv32.mem_rdata_q[13]
.sym 163268 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163269 picorv32.mem_rdata_q[14]
.sym 163270 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163271 picorv32.mem_rdata_q[14]
.sym 163272 picorv32.mem_rdata_q[12]
.sym 163273 picorv32.mem_rdata_q[13]
.sym 163274 $abc$60912$n5379_1
.sym 163275 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163278 picorv32.instr_addi
.sym 163279 picorv32.instr_bgeu
.sym 163280 picorv32.instr_waitirq
.sym 163281 picorv32.instr_and
.sym 163282 $abc$60912$n5377_1
.sym 163283 $abc$60912$n5400_1
.sym 163284 picorv32.is_alu_reg_reg
.sym 163286 $abc$60912$n5400_1
.sym 163287 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163290 picorv32.instr_jalr
.sym 163291 picorv32.instr_addi
.sym 163292 picorv32.instr_add
.sym 163293 picorv32.instr_sub
.sym 163294 $abc$60912$n1667
.sym 163295 $abc$60912$n4557
.sym 163298 $abc$60912$n5400_1
.sym 163299 picorv32.is_alu_reg_imm
.sym 163302 picorv32.mem_rdata_q[25]
.sym 163303 $abc$60912$n4783_1
.sym 163304 $abc$60912$n4540
.sym 163305 picorv32.mem_rdata_latched_noshuffle[26]
.sym 163306 $abc$60912$n4662_1
.sym 163307 $abc$60912$n4735
.sym 163308 $abc$60912$n4822
.sym 163310 picorv32.mem_rdata_latched_noshuffle[14]
.sym 163314 $abc$60912$n4662_1
.sym 163315 $abc$60912$n4735
.sym 163316 $abc$60912$n4782
.sym 163318 picorv32.mem_rdata_latched_noshuffle[27]
.sym 163319 $abc$60912$n4736
.sym 163322 $abc$60912$n4782
.sym 163323 $abc$60912$n4662_1
.sym 163324 $abc$60912$n4735
.sym 163325 $abc$60912$n4752
.sym 163326 $abc$60912$n4662_1
.sym 163327 $abc$60912$n4822
.sym 163328 $abc$60912$n4736
.sym 163329 picorv32.mem_rdata_latched_noshuffle[27]
.sym 163330 picorv32.mem_rdata_q[25]
.sym 163331 $abc$60912$n4783_1
.sym 163332 picorv32.mem_rdata_latched_noshuffle[26]
.sym 163333 $abc$60912$n4540
.sym 163334 picorv32.mem_rdata_q[25]
.sym 163335 $abc$60912$n4783_1
.sym 163336 $abc$60912$n4540
.sym 163338 picorv32.mem_rdata_latched_noshuffle[27]
.sym 163342 picorv32.mem_rdata_latched_noshuffle[25]
.sym 163346 picorv32.mem_rdata_latched_noshuffle[26]
.sym 163350 picorv32.mem_rdata_latched_noshuffle[24]
.sym 163354 $abc$60912$n4752
.sym 163355 picorv32.decoded_rs1[5]
.sym 163356 $abc$60912$n4821
.sym 163357 $abc$60912$n4660_1
.sym 163358 picorv32.mem_rdata_latched_noshuffle[29]
.sym 163362 $abc$60912$n7152
.sym 163366 picorv32.mem_rdata_latched_noshuffle[9]
.sym 163370 picorv32.mem_rdata_q[9]
.sym 163371 $abc$60912$n6117_1
.sym 163372 $abc$60912$n4540
.sym 163374 picorv32.decoded_rs1[2]
.sym 163375 picorv32.decoded_rs1[3]
.sym 163376 picorv32.decoded_rs1[4]
.sym 163377 picorv32.decoded_rs1[5]
.sym 163378 picorv32.instr_lui
.sym 163379 picorv32.instr_auipc
.sym 163380 picorv32.mem_rdata_q[13]
.sym 163381 $abc$60912$n4979
.sym 163382 picorv32.mem_rdata_latched_noshuffle[11]
.sym 163386 picorv32.instr_lui
.sym 163387 picorv32.instr_auipc
.sym 163388 picorv32.mem_rdata_q[15]
.sym 163389 $abc$60912$n4979
.sym 163390 picorv32.instr_lui
.sym 163391 picorv32.instr_auipc
.sym 163392 picorv32.mem_rdata_q[14]
.sym 163393 $abc$60912$n4979
.sym 163394 picorv32.mem_rdata_q[11]
.sym 163395 $abc$60912$n6135_1
.sym 163396 $abc$60912$n4540
.sym 163398 $abc$60912$n4752
.sym 163399 picorv32.decoded_rs1[2]
.sym 163400 $abc$60912$n4660_1
.sym 163401 picorv32.mem_rdata_latched_noshuffle[17]
.sym 163402 $abc$60912$n7141
.sym 163406 $abc$60912$n4752
.sym 163407 picorv32.decoded_rs1[3]
.sym 163408 $abc$60912$n4660_1
.sym 163409 picorv32.mem_rdata_latched_noshuffle[18]
.sym 163410 picorv32.mem_rdata_q[12]
.sym 163411 $abc$60912$n5315_1
.sym 163412 $abc$60912$n4540
.sym 163414 $abc$60912$n7143
.sym 163418 $abc$60912$n4752
.sym 163419 picorv32.decoded_rs1[4]
.sym 163420 $abc$60912$n4660_1
.sym 163421 picorv32.mem_rdata_latched_noshuffle[19]
.sym 163422 $abc$60912$n7145
.sym 163426 picorv32.mem_rdata_latched_noshuffle[7]
.sym 163430 picorv32.mem_rdata_latched_noshuffle[25]
.sym 163434 picorv32.mem_rdata_latched_noshuffle[13]
.sym 163438 picorv32.mem_rdata_latched_noshuffle[12]
.sym 163442 picorv32.mem_rdata_q[7]
.sym 163443 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 163444 picorv32.instr_jal
.sym 163445 picorv32.decoded_imm_uj[11]
.sym 163446 picorv32.mem_rdata_latched_noshuffle[10]
.sym 163450 picorv32.mem_rdata_latched_noshuffle[29]
.sym 163454 picorv32.mem_rdata_q[19]
.sym 163455 $abc$60912$n4847
.sym 163456 $abc$60912$n4540
.sym 163458 picorv32.mem_rdata_latched_noshuffle[20]
.sym 163462 picorv32.mem_rdata_latched_noshuffle[21]
.sym 163466 picorv32.mem_rdata_latched_noshuffle[27]
.sym 163470 picorv32.mem_rdata_latched_noshuffle[24]
.sym 163474 picorv32.mem_rdata_latched_noshuffle[22]
.sym 163478 $abc$60912$n6953_1
.sym 163479 $abc$60912$n6954_1
.sym 163482 picorv32.irq_state[0]
.sym 163483 picorv32.reg_next_pc[13]
.sym 163484 $abc$60912$n4599
.sym 163485 picorv32.irq_state[1]
.sym 163486 picorv32.mem_rdata_latched_noshuffle[26]
.sym 163490 picorv32.mem_rdata_latched_noshuffle[16]
.sym 163494 picorv32.instr_jal
.sym 163495 picorv32.decoded_imm_uj[7]
.sym 163496 $abc$60912$n4497
.sym 163497 picorv32.mem_rdata_q[27]
.sym 163498 picorv32.instr_jal
.sym 163499 picorv32.decoded_imm_uj[5]
.sym 163500 $abc$60912$n4497
.sym 163501 picorv32.mem_rdata_q[25]
.sym 163502 picorv32.is_sb_sh_sw
.sym 163503 $abc$60912$n4498_1
.sym 163504 picorv32.mem_rdata_q[31]
.sym 163505 $abc$60912$n4975
.sym 163506 picorv32.decoded_imm_uj[14]
.sym 163507 picorv32.instr_jal
.sym 163508 $abc$60912$n4977
.sym 163509 $abc$60912$n4983
.sym 163510 picorv32.instr_lui
.sym 163511 picorv32.instr_auipc
.sym 163512 picorv32.mem_rdata_q[27]
.sym 163513 $abc$60912$n4979
.sym 163514 picorv32.instr_jal
.sym 163515 picorv32.decoded_imm_uj[2]
.sym 163516 $abc$60912$n4961
.sym 163518 picorv32.instr_jal
.sym 163519 picorv32.decoded_imm_uj[1]
.sym 163520 $abc$60912$n4958
.sym 163522 picorv32.instr_jal
.sym 163523 picorv32.decoded_imm_uj[4]
.sym 163524 $abc$60912$n4966
.sym 163526 $abc$60912$n6974_1
.sym 163527 $abc$60912$n6975_1
.sym 163530 $abc$60912$n5885_1
.sym 163531 $abc$60912$n5371
.sym 163532 $abc$60912$n4577
.sym 163533 picorv32.irq_state[1]
.sym 163534 $abc$60912$n8220
.sym 163535 $abc$60912$n9804
.sym 163536 $abc$60912$n5825_1
.sym 163537 $abc$60912$n5371
.sym 163538 picorv32.instr_lui
.sym 163539 picorv32.instr_auipc
.sym 163540 picorv32.mem_rdata_q[29]
.sym 163541 $abc$60912$n4979
.sym 163542 picorv32.decoded_imm_uj[15]
.sym 163543 picorv32.instr_jal
.sym 163544 $abc$60912$n4977
.sym 163545 $abc$60912$n4985
.sym 163546 picorv32.instr_lui
.sym 163547 picorv32.instr_auipc
.sym 163548 picorv32.mem_rdata_q[28]
.sym 163549 $abc$60912$n4979
.sym 163550 picorv32.decoded_imm_uj[13]
.sym 163551 picorv32.instr_jal
.sym 163552 $abc$60912$n4977
.sym 163553 $abc$60912$n4981
.sym 163554 $abc$60912$n5853_1
.sym 163555 $abc$60912$n5371
.sym 163556 $abc$60912$n4604
.sym 163557 picorv32.irq_state[1]
.sym 163558 $abc$60912$n7000
.sym 163559 $abc$60912$n7001_1
.sym 163562 picorv32.decoded_imm_uj[23]
.sym 163563 picorv32.instr_jal
.sym 163564 $abc$60912$n4977
.sym 163565 $abc$60912$n5001
.sym 163566 picorv32.decoded_imm_uj[19]
.sym 163567 picorv32.instr_jal
.sym 163568 $abc$60912$n4977
.sym 163569 $abc$60912$n4993
.sym 163570 picorv32.decoded_imm_uj[22]
.sym 163571 picorv32.instr_jal
.sym 163572 $abc$60912$n4977
.sym 163573 $abc$60912$n4999
.sym 163574 picorv32.decoded_imm_uj[21]
.sym 163575 picorv32.instr_jal
.sym 163576 $abc$60912$n4977
.sym 163577 $abc$60912$n4997
.sym 163578 picorv32.decoded_imm_uj[17]
.sym 163579 picorv32.instr_jal
.sym 163580 $abc$60912$n4977
.sym 163581 $abc$60912$n4989
.sym 163582 picorv32.decoded_imm_uj[18]
.sym 163583 picorv32.instr_jal
.sym 163584 $abc$60912$n4977
.sym 163585 $abc$60912$n4991
.sym 163586 picorv32.decoded_imm_uj[27]
.sym 163587 picorv32.instr_jal
.sym 163588 $abc$60912$n4977
.sym 163589 $abc$60912$n5009
.sym 163590 $abc$60912$n7379
.sym 163591 $abc$60912$n7162
.sym 163592 $abc$60912$n4608
.sym 163593 picorv32.instr_jal
.sym 163594 picorv32.irq_state[0]
.sym 163595 picorv32.reg_next_pc[31]
.sym 163596 $abc$60912$n4594_1
.sym 163597 picorv32.irq_state[1]
.sym 163598 $abc$60912$n7195
.sym 163602 picorv32.reg_next_pc[13]
.sym 163603 $abc$60912$n5825_1
.sym 163604 $abc$60912$n5775
.sym 163605 $abc$60912$n5752_1
.sym 163606 $abc$60912$n4608
.sym 163607 $abc$60912$n4570
.sym 163608 $abc$60912$n4631
.sym 163610 $abc$60912$n7159
.sym 163611 $abc$60912$n7378
.sym 163612 $abc$60912$n5769_1
.sym 163614 $abc$60912$n7180
.sym 163618 $abc$60912$n7240
.sym 163623 picorv32.decoded_imm_uj[0]
.sym 163624 $abc$60912$n7156
.sym 163627 picorv32.decoded_imm_uj[1]
.sym 163628 $abc$60912$n7159
.sym 163629 $auto$alumacc.cc:474:replace_alu$6752.C[1]
.sym 163631 picorv32.decoded_imm_uj[2]
.sym 163632 $abc$60912$n7162
.sym 163633 $auto$alumacc.cc:474:replace_alu$6752.C[2]
.sym 163635 picorv32.decoded_imm_uj[3]
.sym 163636 $abc$60912$n7165
.sym 163637 $auto$alumacc.cc:474:replace_alu$6752.C[3]
.sym 163639 picorv32.decoded_imm_uj[4]
.sym 163640 $abc$60912$n7168
.sym 163641 $auto$alumacc.cc:474:replace_alu$6752.C[4]
.sym 163643 picorv32.decoded_imm_uj[5]
.sym 163644 $abc$60912$n7171
.sym 163645 $auto$alumacc.cc:474:replace_alu$6752.C[5]
.sym 163647 picorv32.decoded_imm_uj[6]
.sym 163648 $abc$60912$n7174
.sym 163649 $auto$alumacc.cc:474:replace_alu$6752.C[6]
.sym 163651 picorv32.decoded_imm_uj[7]
.sym 163652 $abc$60912$n7177
.sym 163653 $auto$alumacc.cc:474:replace_alu$6752.C[7]
.sym 163655 picorv32.decoded_imm_uj[8]
.sym 163656 $abc$60912$n7180
.sym 163657 $auto$alumacc.cc:474:replace_alu$6752.C[8]
.sym 163659 picorv32.decoded_imm_uj[9]
.sym 163660 $abc$60912$n7183
.sym 163661 $auto$alumacc.cc:474:replace_alu$6752.C[9]
.sym 163663 picorv32.decoded_imm_uj[10]
.sym 163664 $abc$60912$n7186
.sym 163665 $auto$alumacc.cc:474:replace_alu$6752.C[10]
.sym 163667 picorv32.decoded_imm_uj[11]
.sym 163668 $abc$60912$n7189
.sym 163669 $auto$alumacc.cc:474:replace_alu$6752.C[11]
.sym 163671 picorv32.decoded_imm_uj[12]
.sym 163672 $abc$60912$n7192
.sym 163673 $auto$alumacc.cc:474:replace_alu$6752.C[12]
.sym 163675 picorv32.decoded_imm_uj[13]
.sym 163676 $abc$60912$n7195
.sym 163677 $auto$alumacc.cc:474:replace_alu$6752.C[13]
.sym 163679 picorv32.decoded_imm_uj[14]
.sym 163680 $abc$60912$n7198
.sym 163681 $auto$alumacc.cc:474:replace_alu$6752.C[14]
.sym 163683 picorv32.decoded_imm_uj[15]
.sym 163684 $abc$60912$n7201
.sym 163685 $auto$alumacc.cc:474:replace_alu$6752.C[15]
.sym 163687 picorv32.decoded_imm_uj[16]
.sym 163688 $abc$60912$n7204
.sym 163689 $auto$alumacc.cc:474:replace_alu$6752.C[16]
.sym 163691 picorv32.decoded_imm_uj[17]
.sym 163692 $abc$60912$n7207
.sym 163693 $auto$alumacc.cc:474:replace_alu$6752.C[17]
.sym 163695 picorv32.decoded_imm_uj[18]
.sym 163696 $abc$60912$n7210
.sym 163697 $auto$alumacc.cc:474:replace_alu$6752.C[18]
.sym 163699 picorv32.decoded_imm_uj[19]
.sym 163700 $abc$60912$n7213
.sym 163701 $auto$alumacc.cc:474:replace_alu$6752.C[19]
.sym 163703 picorv32.decoded_imm_uj[20]
.sym 163704 $abc$60912$n7216
.sym 163705 $auto$alumacc.cc:474:replace_alu$6752.C[20]
.sym 163707 picorv32.decoded_imm_uj[21]
.sym 163708 $abc$60912$n7219
.sym 163709 $auto$alumacc.cc:474:replace_alu$6752.C[21]
.sym 163711 picorv32.decoded_imm_uj[22]
.sym 163712 $abc$60912$n7222
.sym 163713 $auto$alumacc.cc:474:replace_alu$6752.C[22]
.sym 163715 picorv32.decoded_imm_uj[23]
.sym 163716 $abc$60912$n7225
.sym 163717 $auto$alumacc.cc:474:replace_alu$6752.C[23]
.sym 163719 picorv32.decoded_imm_uj[24]
.sym 163720 $abc$60912$n7228
.sym 163721 $auto$alumacc.cc:474:replace_alu$6752.C[24]
.sym 163723 picorv32.decoded_imm_uj[25]
.sym 163724 $abc$60912$n7231
.sym 163725 $auto$alumacc.cc:474:replace_alu$6752.C[25]
.sym 163727 picorv32.decoded_imm_uj[26]
.sym 163728 $abc$60912$n7234
.sym 163729 $auto$alumacc.cc:474:replace_alu$6752.C[26]
.sym 163731 picorv32.decoded_imm_uj[27]
.sym 163732 $abc$60912$n7237
.sym 163733 $auto$alumacc.cc:474:replace_alu$6752.C[27]
.sym 163735 picorv32.decoded_imm_uj[28]
.sym 163736 $abc$60912$n7240
.sym 163737 $auto$alumacc.cc:474:replace_alu$6752.C[28]
.sym 163739 picorv32.decoded_imm_uj[29]
.sym 163740 $abc$60912$n7243
.sym 163741 $auto$alumacc.cc:474:replace_alu$6752.C[29]
.sym 163743 picorv32.decoded_imm_uj[30]
.sym 163744 $abc$60912$n7246
.sym 163745 $auto$alumacc.cc:474:replace_alu$6752.C[30]
.sym 163749 $nextpnr_ICESTORM_LC_37$I3
.sym 163750 picorv32.mem_rdata_latched_noshuffle[31]
.sym 163754 picorv32.mem_rdata_latched_noshuffle[31]
.sym 163758 picorv32.mem_rdata_latched_noshuffle[31]
.sym 163762 picorv32.mem_rdata_latched_noshuffle[31]
.sym 163766 $abc$60912$n5770
.sym 163767 $abc$60912$n7335
.sym 163768 $abc$60912$n5754_1
.sym 163769 $abc$60912$n7222
.sym 163770 picorv32.mem_rdata_latched_noshuffle[31]
.sym 163774 $abc$60912$n7332
.sym 163775 $abc$60912$n5770
.sym 163776 $abc$60912$n5769_1
.sym 163777 $abc$60912$n7396
.sym 163778 $abc$60912$n7339
.sym 163779 $abc$60912$n5770
.sym 163780 $abc$60912$n5769_1
.sym 163781 $abc$60912$n7403
.sym 163789 picorv32.decoded_imm[14]
.sym 163793 picorv32.decoded_imm_uj[5]
.sym 163797 $abc$60912$n4708
.sym 163805 $abc$60912$n5797
.sym 163809 $abc$60912$n7317
.sym 163813 $abc$60912$n7290
.sym 163817 $abc$60912$n11455
.sym 163829 picorv32.decoded_imm[15]
.sym 163837 picorv32.mem_rdata_q[27]
.sym 163859 $PACKER_VCC_NET_$glb_clk
.sym 163860 picorv32.count_instr[0]
.sym 163865 spiflash_miso
.sym 163869 picorv32.mem_rdata_q[28]
.sym 163886 picorv32.count_instr[1]
.sym 163901 $abc$60912$n4547_1
.sym 163905 $abc$60912$n4549
.sym 163910 picorv32.count_cycle[18]
.sym 163911 picorv32.instr_rdcycle
.sym 163912 picorv32.instr_rdinstr
.sym 163913 picorv32.count_instr[18]
.sym 163917 $abc$60912$n6960_1
.sym 163918 $abc$60912$n5255
.sym 163919 picorv32.decoder_trigger
.sym 163920 $abc$60912$n765
.sym 163929 picorv32.instr_rdinstrh
.sym 163930 picorv32.count_instr[0]
.sym 163931 $abc$60912$n5255
.sym 163932 picorv32.decoder_trigger
.sym 163933 $abc$60912$n765
.sym 163938 picorv32.count_cycle[22]
.sym 163939 picorv32.instr_rdcycle
.sym 163940 picorv32.instr_rdinstr
.sym 163941 picorv32.count_instr[22]
.sym 163945 $abc$60912$n6726
.sym 163953 $abc$60912$n11435
.sym 163957 $abc$60912$n4851
.sym 163961 $abc$60912$n6726
.sym 163969 $abc$60912$n10364
.sym 163978 picorv32.count_instr[40]
.sym 163979 $abc$60912$n7405_1
.sym 163980 $abc$60912$n7287
.sym 163981 picorv32.instr_rdinstrh
.sym 163986 picorv32.count_cycle[59]
.sym 163987 picorv32.instr_rdcycleh
.sym 163988 picorv32.instr_rdinstr
.sym 163989 picorv32.count_instr[27]
.sym 163990 picorv32.instr_rdinstr
.sym 163991 picorv32.instr_rdcycleh
.sym 163992 picorv32.instr_rdcycle
.sym 163997 $abc$60912$n4817
.sym 164002 picorv32.instr_maskirq
.sym 164003 picorv32.irq_mask[14]
.sym 164004 picorv32.instr_timer
.sym 164005 picorv32.timer[14]
.sym 164006 picorv32.cpu_state[2]
.sym 164007 picorv32.instr_maskirq
.sym 164008 $abc$60912$n765
.sym 164010 $abc$60912$n4554
.sym 164011 picorv32.cpuregs_rs1[17]
.sym 164012 $abc$60912$n7513
.sym 164017 $abc$60912$n5937_1
.sym 164025 $abc$60912$n7487_1
.sym 164028 picorv32.count_instr[63]
.sym 164029 $auto$alumacc.cc:474:replace_alu$6749.C[63]
.sym 164033 $abc$60912$n7573
.sym 164041 $abc$60912$n7137
.sym 164045 spiflash_bus_adr[2]
.sym 164046 picorv32.cpuregs_rs1[29]
.sym 164053 $abc$60912$n5801
.sym 164054 picorv32.instr_maskirq
.sym 164055 picorv32.irq_mask[29]
.sym 164056 picorv32.instr_timer
.sym 164057 picorv32.timer[29]
.sym 164058 picorv32.count_cycle[50]
.sym 164059 picorv32.instr_rdcycleh
.sym 164060 $abc$60912$n7527_1
.sym 164062 picorv32.count_instr[50]
.sym 164063 $abc$60912$n7526
.sym 164064 $abc$60912$n7287
.sym 164065 picorv32.instr_rdinstrh
.sym 164069 picorv32.cpuregs_rs1[28]
.sym 164073 $abc$60912$n4671_1
.sym 164074 $abc$60912$n5402_1
.sym 164075 $abc$60912$n5407
.sym 164081 $abc$60912$n4553
.sym 164082 $abc$60912$n5402_1
.sym 164083 $abc$60912$n5399_1
.sym 164089 $abc$60912$n4719_1
.sym 164093 spiflash_bus_adr[2]
.sym 164097 $abc$60912$n4553
.sym 164098 picorv32.instr_rdinstr
.sym 164099 picorv32.instr_rdcycleh
.sym 164100 picorv32.instr_rdcycle
.sym 164101 picorv32.instr_rdinstrh
.sym 164105 $abc$60912$n2702
.sym 164109 $abc$60912$n7485
.sym 164110 picorv32.cpuregs_rs1[28]
.sym 164117 $abc$60912$n6135_1
.sym 164121 $abc$60912$n7620
.sym 164122 picorv32.cpuregs_rs1[16]
.sym 164129 spiflash_bus_adr[2]
.sym 164133 $abc$60912$n4579
.sym 164134 picorv32.mem_rdata_q[27]
.sym 164135 picorv32.mem_rdata_q[26]
.sym 164136 $abc$60912$n5385_1
.sym 164138 $abc$60912$n5403_1
.sym 164139 $abc$60912$n5399_1
.sym 164140 $abc$60912$n5409_1
.sym 164142 $abc$60912$n4572
.sym 164143 picorv32.irq_delay
.sym 164144 picorv32.irq_active
.sym 164145 picorv32.decoder_trigger
.sym 164146 $abc$60912$n5403_1
.sym 164147 $abc$60912$n5407
.sym 164148 $abc$60912$n5409_1
.sym 164153 $abc$60912$n5392
.sym 164154 $abc$60912$n5403_1
.sym 164155 $abc$60912$n5406_1
.sym 164158 picorv32.mem_rdata_q[26]
.sym 164159 $abc$60912$n5385_1
.sym 164160 picorv32.mem_rdata_q[27]
.sym 164162 $abc$60912$n4571
.sym 164163 $abc$60912$n8220
.sym 164166 picorv32.irq_state[0]
.sym 164167 $abc$60912$n5031
.sym 164168 picorv32.irq_active
.sym 164169 picorv32.cpu_state[1]
.sym 164170 picorv32.cpu_state[2]
.sym 164171 picorv32.cpu_state[1]
.sym 164172 $abc$60912$n765
.sym 164177 picorv32.instr_and
.sym 164178 picorv32.mem_rdata_q[26]
.sym 164179 picorv32.mem_rdata_q[25]
.sym 164180 picorv32.mem_rdata_q[27]
.sym 164181 $abc$60912$n5381_1
.sym 164182 $abc$60912$n5392
.sym 164183 $abc$60912$n5404
.sym 164186 picorv32.mem_rdata_q[26]
.sym 164187 picorv32.mem_rdata_q[24]
.sym 164188 picorv32.mem_rdata_q[25]
.sym 164189 picorv32.mem_rdata_q[27]
.sym 164190 $abc$60912$n5386
.sym 164191 $abc$60912$n5381_1
.sym 164192 picorv32.mem_rdata_q[25]
.sym 164194 picorv32.mem_rdata_q[26]
.sym 164195 picorv32.mem_rdata_q[24]
.sym 164196 picorv32.mem_rdata_q[25]
.sym 164197 picorv32.mem_rdata_q[27]
.sym 164198 picorv32.mem_rdata_q[6]
.sym 164202 picorv32.mem_rdata_q[3]
.sym 164206 picorv32.pcpi_mul.pcpi_insn[2]
.sym 164207 picorv32.pcpi_mul.pcpi_insn[3]
.sym 164208 picorv32.pcpi_mul.pcpi_insn[6]
.sym 164209 picorv32.pcpi_mul.pcpi_insn[25]
.sym 164210 picorv32.mem_rdata_q[14]
.sym 164211 picorv32.mem_rdata_q[13]
.sym 164212 picorv32.mem_rdata_q[12]
.sym 164214 picorv32.mem_rdata_q[2]
.sym 164218 $abc$60912$n5380
.sym 164219 $abc$60912$n5421_1
.sym 164220 picorv32.is_alu_reg_imm
.sym 164222 picorv32.mem_rdata_q[25]
.sym 164226 picorv32.mem_rdata_q[14]
.sym 164227 picorv32.mem_rdata_q[12]
.sym 164228 $abc$60912$n5405_1
.sym 164229 picorv32.mem_rdata_q[13]
.sym 164230 picorv32.instr_lhu
.sym 164231 picorv32.instr_lh
.sym 164234 $abc$60912$n5400_1
.sym 164235 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164238 picorv32.mem_rdata_q[14]
.sym 164239 picorv32.mem_rdata_q[12]
.sym 164240 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164241 picorv32.mem_rdata_q[13]
.sym 164242 $abc$60912$n5379_1
.sym 164243 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164246 picorv32.mem_rdata_q[14]
.sym 164247 picorv32.mem_rdata_q[12]
.sym 164248 picorv32.is_sb_sh_sw
.sym 164249 picorv32.mem_rdata_q[13]
.sym 164250 $abc$60912$n5421_1
.sym 164251 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164254 picorv32.mem_rdata_q[26]
.sym 164258 picorv32.mem_rdata_q[12]
.sym 164259 picorv32.mem_rdata_q[13]
.sym 164260 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164261 picorv32.mem_rdata_q[14]
.sym 164262 picorv32.mem_rdata_q[5]
.sym 164263 picorv32.mem_rdata_q[6]
.sym 164264 $abc$60912$n5387_1
.sym 164265 picorv32.mem_rdata_q[3]
.sym 164266 $abc$60912$n4716
.sym 164267 $abc$60912$n4723
.sym 164268 picorv32.mem_rdata_q[2]
.sym 164269 $abc$60912$n4540
.sym 164270 picorv32.mem_rdata_q[14]
.sym 164271 picorv32.mem_rdata_q[12]
.sym 164272 picorv32.mem_rdata_q[13]
.sym 164274 picorv32.instr_xor
.sym 164275 picorv32.instr_xori
.sym 164278 picorv32.mem_rdata_q[12]
.sym 164279 picorv32.mem_rdata_q[13]
.sym 164280 picorv32.is_alu_reg_imm
.sym 164281 picorv32.mem_rdata_q[14]
.sym 164282 $abc$60912$n4754
.sym 164283 $abc$60912$n765
.sym 164286 picorv32.mem_rdata_q[12]
.sym 164287 picorv32.mem_rdata_q[13]
.sym 164288 $abc$60912$n5413
.sym 164289 picorv32.mem_rdata_q[14]
.sym 164290 $abc$60912$n5377_1
.sym 164291 $abc$60912$n5379_1
.sym 164294 picorv32.mem_rdata_latched_noshuffle[6]
.sym 164295 picorv32.mem_rdata_latched_noshuffle[5]
.sym 164296 picorv32.mem_rdata_latched_noshuffle[4]
.sym 164298 picorv32.mem_rdata_q[13]
.sym 164299 picorv32.mem_rdata_q[12]
.sym 164300 picorv32.mem_rdata_q[14]
.sym 164302 picorv32.mem_rdata_latched_noshuffle[6]
.sym 164303 picorv32.mem_rdata_latched_noshuffle[5]
.sym 164304 picorv32.mem_rdata_latched_noshuffle[4]
.sym 164306 $abc$60912$n5345
.sym 164307 $abc$60912$n5347
.sym 164310 $abc$60912$n5345
.sym 164311 $abc$60912$n5349
.sym 164314 picorv32.instr_jalr
.sym 164315 picorv32.is_lb_lh_lw_lbu_lhu
.sym 164316 picorv32.is_alu_reg_imm
.sym 164318 $abc$60912$n5345
.sym 164319 $abc$60912$n4663
.sym 164322 picorv32.mem_rdata_latched_noshuffle[6]
.sym 164323 $abc$60912$n5351
.sym 164324 $abc$60912$n5345
.sym 164326 $abc$60912$n5393_1
.sym 164327 $abc$60912$n5394_1
.sym 164328 $abc$60912$n5395
.sym 164330 picorv32.mem_rdata_latched_noshuffle[8]
.sym 164334 $abc$60912$n4726_1
.sym 164335 $abc$60912$n4733
.sym 164336 picorv32.mem_rdata_q[3]
.sym 164337 $abc$60912$n4540
.sym 164338 picorv32.instr_jal
.sym 164339 picorv32.instr_lui
.sym 164340 picorv32.instr_auipc
.sym 164342 $abc$60912$n5357
.sym 164343 $abc$60912$n5349
.sym 164346 $abc$60912$n5357
.sym 164347 $abc$60912$n5347
.sym 164350 picorv32.mem_rdata_latched_noshuffle[14]
.sym 164351 $abc$60912$n5450
.sym 164352 $abc$60912$n5357
.sym 164353 $abc$60912$n5354
.sym 164354 picorv32.mem_rdata_latched_noshuffle[2]
.sym 164355 $abc$60912$n4695_1
.sym 164356 $abc$60912$n4663
.sym 164357 picorv32.mem_rdata_latched_noshuffle[3]
.sym 164358 picorv32.mem_rdata_latched_noshuffle[3]
.sym 164362 picorv32.mem_rdata_latched_noshuffle[30]
.sym 164366 picorv32.mem_rdata_q[28]
.sym 164367 picorv32.mem_rdata_q[26]
.sym 164368 picorv32.mem_rdata_q[25]
.sym 164369 picorv32.mem_rdata_q[27]
.sym 164370 $abc$60912$n5397_1
.sym 164371 $abc$60912$n5398
.sym 164372 $abc$60912$n5399_1
.sym 164373 $abc$60912$n5400_1
.sym 164374 picorv32.mem_rdata_q[28]
.sym 164375 picorv32.mem_rdata_q[29]
.sym 164376 picorv32.mem_rdata_q[31]
.sym 164377 picorv32.mem_rdata_q[30]
.sym 164381 $abc$60912$n4733
.sym 164382 picorv32.mem_rdata_q[29]
.sym 164383 picorv32.mem_rdata_q[31]
.sym 164384 $abc$60912$n5378_1
.sym 164385 picorv32.mem_rdata_q[30]
.sym 164386 picorv32.mem_rdata_q[28]
.sym 164387 picorv32.mem_rdata_q[29]
.sym 164388 picorv32.mem_rdata_q[31]
.sym 164389 picorv32.mem_rdata_q[30]
.sym 164390 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164391 picorv32.is_sb_sh_sw
.sym 164392 picorv32.mem_rdata_q[31]
.sym 164394 picorv32.mem_rdata_latched_noshuffle[13]
.sym 164398 picorv32.mem_rdata_q[8]
.sym 164399 $abc$60912$n6108_1
.sym 164400 $abc$60912$n4540
.sym 164402 picorv32.mem_rdata_latched_noshuffle[11]
.sym 164406 picorv32.mem_rdata_latched_noshuffle[12]
.sym 164410 picorv32.mem_rdata_latched_noshuffle[9]
.sym 164414 picorv32.mem_rdata_latched_noshuffle[12]
.sym 164415 picorv32.mem_rdata_latched_noshuffle[13]
.sym 164418 picorv32.mem_rdata_latched_noshuffle[8]
.sym 164422 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164423 picorv32.is_sb_sh_sw
.sym 164424 picorv32.mem_rdata_q[11]
.sym 164426 picorv32.mem_rdata_q[24]
.sym 164427 picorv32.mem_rdata_q[7]
.sym 164430 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164431 picorv32.is_sb_sh_sw
.sym 164432 picorv32.mem_rdata_q[9]
.sym 164434 picorv32.mem_rdata_q[24]
.sym 164435 $abc$60912$n4498_1
.sym 164436 $abc$60912$n4967
.sym 164438 $abc$60912$n4498_1
.sym 164439 picorv32.mem_rdata_q[20]
.sym 164440 $abc$60912$n4956
.sym 164445 picorv32.mem_rdata_q[20]
.sym 164446 picorv32.mem_rdata_q[8]
.sym 164447 picorv32.mem_rdata_q[9]
.sym 164448 picorv32.mem_rdata_q[10]
.sym 164449 picorv32.mem_rdata_q[11]
.sym 164450 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164451 picorv32.is_sb_sh_sw
.sym 164452 picorv32.mem_rdata_q[8]
.sym 164454 picorv32.mem_rdata_q[17]
.sym 164455 $abc$60912$n4826_1
.sym 164456 $abc$60912$n4540
.sym 164458 picorv32.mem_rdata_q[17]
.sym 164459 picorv32.mem_rdata_q[18]
.sym 164460 picorv32.mem_rdata_q[19]
.sym 164461 picorv32.mem_rdata_q[3]
.sym 164462 picorv32.mem_rdata_q[10]
.sym 164463 $abc$60912$n6126_1
.sym 164464 $abc$60912$n4540
.sym 164466 picorv32.mem_rdata_latched_noshuffle[19]
.sym 164470 picorv32.instr_jal
.sym 164471 picorv32.decoded_imm_uj[0]
.sym 164472 picorv32.is_sb_sh_sw
.sym 164473 picorv32.mem_rdata_q[7]
.sym 164474 picorv32.mem_rdata_latched_noshuffle[20]
.sym 164478 picorv32.instr_lui
.sym 164479 picorv32.instr_auipc
.sym 164480 picorv32.mem_rdata_q[19]
.sym 164481 $abc$60912$n4979
.sym 164482 picorv32.mem_rdata_latched_noshuffle[10]
.sym 164486 picorv32.mem_rdata_latched_noshuffle[22]
.sym 164490 picorv32.mem_rdata_latched_noshuffle[17]
.sym 164494 picorv32.mem_rdata_q[21]
.sym 164495 picorv32.mem_rdata_q[22]
.sym 164496 picorv32.mem_rdata_q[23]
.sym 164498 picorv32.instr_lui
.sym 164499 picorv32.instr_auipc
.sym 164500 picorv32.mem_rdata_q[17]
.sym 164501 $abc$60912$n4979
.sym 164502 picorv32.mem_rdata_latched_noshuffle[18]
.sym 164506 picorv32.mem_rdata_latched_noshuffle[21]
.sym 164510 picorv32.mem_rdata_latched_noshuffle[23]
.sym 164514 picorv32.mem_rdata_q[20]
.sym 164515 picorv32.mem_rdata_q[22]
.sym 164516 picorv32.mem_rdata_q[23]
.sym 164517 picorv32.mem_rdata_q[21]
.sym 164518 $abc$60912$n1667
.sym 164519 $abc$60912$n4497
.sym 164522 picorv32.mem_rdata_q[21]
.sym 164523 $abc$60912$n4498_1
.sym 164524 $abc$60912$n4959
.sym 164526 picorv32.instr_jal
.sym 164527 picorv32.decoded_imm_uj[31]
.sym 164528 $abc$60912$n5017
.sym 164530 picorv32.instr_lui
.sym 164531 picorv32.instr_auipc
.sym 164532 picorv32.mem_rdata_q[25]
.sym 164533 $abc$60912$n4979
.sym 164534 picorv32.is_sb_sh_sw
.sym 164535 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164536 $abc$60912$n4498_1
.sym 164538 picorv32.mem_rdata_q[22]
.sym 164539 $abc$60912$n4498_1
.sym 164540 $abc$60912$n4962
.sym 164542 picorv32.is_sb_sh_sw
.sym 164543 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 164544 picorv32.mem_rdata_q[10]
.sym 164545 $abc$60912$n4964
.sym 164546 picorv32.instr_lui
.sym 164547 picorv32.instr_auipc
.sym 164548 $abc$60912$n4497
.sym 164549 picorv32.mem_rdata_q[31]
.sym 164550 picorv32.instr_lui
.sym 164551 picorv32.instr_auipc
.sym 164552 picorv32.mem_rdata_q[21]
.sym 164553 $abc$60912$n4979
.sym 164554 picorv32.instr_lui
.sym 164555 picorv32.instr_auipc
.sym 164556 picorv32.mem_rdata_q[18]
.sym 164557 $abc$60912$n4979
.sym 164558 picorv32.instr_lui
.sym 164559 picorv32.instr_auipc
.sym 164560 picorv32.mem_rdata_q[22]
.sym 164561 $abc$60912$n4979
.sym 164562 picorv32.mem_rdata_q[18]
.sym 164563 $abc$60912$n4801
.sym 164564 $abc$60912$n4540
.sym 164566 picorv32.mem_rdata_latched_noshuffle[23]
.sym 164570 picorv32.instr_lui
.sym 164571 picorv32.instr_auipc
.sym 164572 picorv32.mem_rdata_q[23]
.sym 164573 $abc$60912$n4979
.sym 164574 picorv32.instr_lui
.sym 164575 picorv32.instr_auipc
.sym 164576 picorv32.mem_rdata_q[30]
.sym 164577 $abc$60912$n4979
.sym 164578 picorv32.instr_jal
.sym 164579 picorv32.decoded_imm_uj[3]
.sym 164580 $abc$60912$n4498_1
.sym 164581 picorv32.mem_rdata_q[23]
.sym 164582 picorv32.mem_rdata_latched_noshuffle[17]
.sym 164586 picorv32.reg_next_pc[28]
.sym 164587 picorv32.irq_state[0]
.sym 164588 $abc$60912$n5370
.sym 164589 $abc$60912$n9834
.sym 164593 $abc$60912$n4608
.sym 164594 $PACKER_GND_NET
.sym 164598 picorv32.mem_rdata_latched_noshuffle[18]
.sym 164602 picorv32.reg_next_pc[20]
.sym 164603 picorv32.irq_state[0]
.sym 164604 $abc$60912$n5370
.sym 164605 $abc$60912$n9818
.sym 164606 picorv32.mem_rdata_latched_noshuffle[19]
.sym 164610 picorv32.reg_next_pc[3]
.sym 164611 $abc$60912$n5784
.sym 164612 $abc$60912$n5775
.sym 164613 $abc$60912$n5752_1
.sym 164614 $abc$60912$n5787_1
.sym 164615 $abc$60912$n5786
.sym 164618 $abc$60912$n5754_1
.sym 164619 $abc$60912$n7195
.sym 164620 $abc$60912$n5827
.sym 164622 $abc$60912$n7189
.sym 164626 $abc$60912$n7165
.sym 164630 $abc$60912$n5769_1
.sym 164631 $abc$60912$n7380
.sym 164632 $abc$60912$n5754_1
.sym 164633 $abc$60912$n7165
.sym 164634 picorv32.reg_next_pc[28]
.sym 164635 $abc$60912$n5885_1
.sym 164636 $abc$60912$n5775
.sym 164637 $abc$60912$n5752_1
.sym 164638 $abc$60912$n5752_1
.sym 164639 picorv32.reg_next_pc[0]
.sym 164642 $abc$60912$n5754_1
.sym 164643 $abc$60912$n7156
.sym 164644 $abc$60912$n5768_1
.sym 164647 basesoc_uart_phy_tx_bitcount[0]
.sym 164652 basesoc_uart_phy_tx_bitcount[1]
.sym 164656 basesoc_uart_phy_tx_bitcount[2]
.sym 164657 $auto$alumacc.cc:474:replace_alu$6761.C[2]
.sym 164661 $nextpnr_ICESTORM_LC_41$I3
.sym 164662 $abc$60912$n5769_1
.sym 164663 $abc$60912$n7382
.sym 164664 $abc$60912$n5795
.sym 164666 $abc$60912$n7314
.sym 164667 $abc$60912$n5770
.sym 164668 $abc$60912$n5769_1
.sym 164669 $abc$60912$n7377
.sym 164671 picorv32.decoded_imm_uj[0]
.sym 164672 $abc$60912$n7156
.sym 164676 $abc$60912$n7156
.sym 164678 picorv32.reg_next_pc[20]
.sym 164679 $abc$60912$n5853_1
.sym 164680 $abc$60912$n5775
.sym 164681 $abc$60912$n5752_1
.sym 164682 $abc$60912$n5770
.sym 164683 $abc$60912$n7328
.sym 164684 $abc$60912$n5754_1
.sym 164685 $abc$60912$n7201
.sym 164686 $abc$60912$n5770
.sym 164687 $abc$60912$n7324
.sym 164688 $abc$60912$n5754_1
.sym 164689 $abc$60912$n7189
.sym 164690 $abc$60912$n7326
.sym 164691 $abc$60912$n5770
.sym 164692 $abc$60912$n5769_1
.sym 164693 $abc$60912$n7390
.sym 164694 $abc$60912$n5770
.sym 164695 $abc$60912$n7325
.sym 164696 $abc$60912$n5754_1
.sym 164697 $abc$60912$n7192
.sym 164698 picorv32.mem_rdata_latched_noshuffle[31]
.sym 164702 picorv32.mem_rdata_latched_noshuffle[31]
.sym 164706 picorv32.mem_rdata_latched_noshuffle[31]
.sym 164710 $abc$60912$n5769_1
.sym 164711 $abc$60912$n7405
.sym 164712 $abc$60912$n5887_1
.sym 164714 $abc$60912$n5770
.sym 164715 $abc$60912$n7318
.sym 164716 $abc$60912$n5754_1
.sym 164717 $abc$60912$n7171
.sym 164718 $abc$60912$n5769_1
.sym 164719 $abc$60912$n7408
.sym 164720 $abc$60912$n5900
.sym 164722 $abc$60912$n7323
.sym 164723 $abc$60912$n5770
.sym 164724 $abc$60912$n5769_1
.sym 164725 $abc$60912$n7387
.sym 164729 $abc$60912$n7216
.sym 164733 picorv32.cpuregs_rs1[14]
.sym 164734 $abc$60912$n5769_1
.sym 164735 $abc$60912$n7397
.sym 164736 $abc$60912$n5855
.sym 164738 $abc$60912$n5771_1
.sym 164739 $abc$60912$n4570
.sym 164742 basesoc_uart_phy_tx_bitcount[1]
.sym 164743 basesoc_uart_phy_tx_bitcount[2]
.sym 164744 basesoc_uart_phy_tx_bitcount[3]
.sym 164748 $abc$60912$n7249
.sym 164749 $auto$alumacc.cc:474:replace_alu$6746.C[31]
.sym 164750 $abc$60912$n4532
.sym 164751 $abc$60912$n10154
.sym 164756 basesoc_uart_phy_tx_bitcount[3]
.sym 164757 $auto$alumacc.cc:474:replace_alu$6761.C[3]
.sym 164758 $abc$60912$n4532
.sym 164759 $abc$60912$n10152
.sym 164762 $abc$60912$n5770
.sym 164763 $abc$60912$n7344
.sym 164764 $abc$60912$n5754_1
.sym 164765 $abc$60912$n7249
.sym 164769 picorv32.decoded_imm_uj[30]
.sym 164771 picorv32.decoded_imm_uj[31]
.sym 164772 $abc$60912$n7249
.sym 164773 $auto$alumacc.cc:474:replace_alu$6752.C[31]
.sym 164774 picorv32.mem_rdata_latched_noshuffle[31]
.sym 164781 picorv32.cpuregs_wrdata[24]
.sym 164782 $abc$60912$n5770
.sym 164783 $abc$60912$n7333
.sym 164784 $abc$60912$n5754_1
.sym 164785 $abc$60912$n7216
.sym 164793 $abc$60912$n4893_1
.sym 164794 $abc$60912$n5770
.sym 164795 $abc$60912$n7341
.sym 164796 $abc$60912$n5754_1
.sym 164797 $abc$60912$n7240
.sym 164817 $abc$60912$n4708
.sym 164825 $abc$60912$n4993
.sym 164833 $abc$60912$n6150_1
.sym 164849 spiflash_bus_adr[1]
.sym 164873 $abc$60912$n7630
.sym 164877 $PACKER_VCC_NET_$glb_clk
.sym 164897 $abc$60912$n4752
.sym 164913 $abc$60912$n4851
.sym 164953 $abc$60912$n4683
.sym 164973 $abc$60912$n4813
.sym 165005 $abc$60912$n4696
.sym 165009 $abc$60912$n7290
.sym 165033 $abc$60912$n4601
.sym 165037 picorv32.mem_rdata_q[27]
.sym 165041 $abc$60912$n7290
.sym 165045 $abc$60912$n6981_1
.sym 165053 $abc$60912$n6914_1
.sym 165061 $abc$60912$n4764
.sym 165069 $abc$60912$n7640
.sym 165077 picorv32.cpuregs_rs1[25]
.sym 165081 picorv32.instr_retirq
.sym 165085 $abc$60912$n7648
.sym 165089 spiflash_bus_adr[0]
.sym 165093 $abc$60912$n4553
.sym 165101 picorv32.cpuregs_rs1[10]
.sym 165105 picorv32.cpuregs_rs1[10]
.sym 165109 picorv32.latched_rd[5]
.sym 165113 spiflash_bus_adr[0]
.sym 165117 $abc$60912$n4813
.sym 165121 $abc$60912$n4931
.sym 165129 $abc$60912$n7510
.sym 165137 picorv32.irq_pending[22]
.sym 165141 spiflash_bus_adr[7]
.sym 165145 $abc$60912$n6190
.sym 165149 spiflash_bus_adr[0]
.sym 165153 picorv32.irq_pending[4]
.sym 165157 $abc$60912$n4719_1
.sym 165161 $abc$60912$n6190
.sym 165165 $abc$60912$n4599
.sym 165169 $abc$60912$n4686_1
.sym 165170 picorv32.irq_active
.sym 165181 $abc$60912$n4637
.sym 165185 picorv32.irq_mask[27]
.sym 165189 picorv32.irq_pending[22]
.sym 165197 $abc$60912$n7408_1
.sym 165201 picorv32.irq_pending[1]
.sym 165209 picorv32.reg_pc[0]
.sym 165213 $abc$60912$n4598
.sym 165217 $abc$60912$n9088
.sym 165221 picorv32.reg_op1[22]
.sym 165225 $abc$60912$n11453
.sym 165229 picorv32.decoded_imm[0]
.sym 165233 picorv32.reg_op1[22]
.sym 165234 picorv32.mem_rdata_q[0]
.sym 165238 picorv32.mem_rdata_q[1]
.sym 165242 picorv32.mem_rdata_q[4]
.sym 165246 picorv32.pcpi_mul.pcpi_insn[0]
.sym 165247 picorv32.pcpi_mul.pcpi_insn[1]
.sym 165248 picorv32.pcpi_mul.pcpi_insn[4]
.sym 165249 picorv32.pcpi_mul.pcpi_insn[5]
.sym 165250 $abc$60912$n4511_1
.sym 165251 $abc$60912$n4513
.sym 165252 $abc$60912$n4514
.sym 165254 picorv32.mem_rdata_latched_noshuffle[2]
.sym 165261 $abc$60912$n4604
.sym 165262 picorv32.pcpi_mul.pcpi_insn[26]
.sym 165263 picorv32.pcpi_mul.pcpi_insn[27]
.sym 165264 $abc$60912$n4512
.sym 165266 picorv32.mem_rdata_latched_noshuffle[1]
.sym 165273 picorv32.instr_lw
.sym 165274 picorv32.instr_lw
.sym 165275 picorv32.instr_lbu
.sym 165276 picorv32.instr_lhu
.sym 165281 $abc$60912$n11462
.sym 165282 picorv32.mem_rdata_q[0]
.sym 165283 $abc$60912$n4696
.sym 165284 $abc$60912$n4540
.sym 165286 picorv32.mem_rdata_q[2]
.sym 165287 picorv32.mem_rdata_q[4]
.sym 165288 picorv32.mem_rdata_q[0]
.sym 165289 picorv32.mem_rdata_q[1]
.sym 165293 $abc$60912$n4549
.sym 165294 $abc$60912$n5345
.sym 165295 $abc$60912$n5354
.sym 165298 picorv32.mem_rdata_q[0]
.sym 165299 $abc$60912$n4696
.sym 165300 $abc$60912$n4540
.sym 165301 picorv32.mem_rdata_latched_noshuffle[1]
.sym 165305 picorv32.is_lbu_lhu_lw
.sym 165309 spiflash_bus_adr[0]
.sym 165310 $abc$60912$n4752
.sym 165311 $abc$60912$n765
.sym 165314 picorv32.mem_rdata_q[2]
.sym 165315 picorv32.mem_rdata_q[4]
.sym 165316 picorv32.mem_rdata_q[0]
.sym 165317 picorv32.mem_rdata_q[1]
.sym 165318 picorv32.mem_rdata_latched_noshuffle[4]
.sym 165319 picorv32.mem_rdata_latched_noshuffle[5]
.sym 165322 picorv32.mem_rdata_q[5]
.sym 165329 $abc$60912$n4753
.sym 165330 picorv32.mem_rdata_latched_noshuffle[2]
.sym 165331 $abc$60912$n5346_1
.sym 165334 picorv32.mem_rdata_q[27]
.sym 165338 picorv32.mem_rdata_q[29]
.sym 165342 $abc$60912$n5351
.sym 165343 picorv32.mem_rdata_latched_noshuffle[6]
.sym 165346 picorv32.mem_rdata_latched_noshuffle[6]
.sym 165347 picorv32.mem_rdata_latched_noshuffle[5]
.sym 165348 picorv32.mem_rdata_latched_noshuffle[4]
.sym 165350 picorv32.mem_rdata_latched_noshuffle[3]
.sym 165351 $abc$60912$n4695_1
.sym 165354 $abc$60912$n5346_1
.sym 165355 picorv32.mem_rdata_latched_noshuffle[2]
.sym 165361 picorv32.latched_stalu
.sym 165365 $abc$60912$n4498_1
.sym 165366 $abc$60912$n5354
.sym 165367 $abc$60912$n4695_1
.sym 165368 picorv32.mem_rdata_latched_noshuffle[2]
.sym 165369 picorv32.mem_rdata_latched_noshuffle[3]
.sym 165373 picorv32.decoded_imm_uj[15]
.sym 165377 picorv32.pcpi_mul.pcpi_insn[29]
.sym 165381 $abc$60912$n4799
.sym 165382 picorv32.mem_rdata_q[30]
.sym 165389 $abc$60912$n4979
.sym 165390 picorv32.pcpi_mul.pcpi_insn[28]
.sym 165391 picorv32.pcpi_mul.pcpi_insn[29]
.sym 165392 picorv32.pcpi_mul.pcpi_insn[30]
.sym 165393 picorv32.pcpi_mul.pcpi_insn[31]
.sym 165397 picorv32.mem_rdata_latched_noshuffle[27]
.sym 165401 $abc$60912$n4686_1
.sym 165405 $abc$60912$n4799
.sym 165409 picorv32.latched_stalu
.sym 165410 picorv32.mem_rdata_q[31]
.sym 165414 picorv32.mem_rdata_latched_noshuffle[31]
.sym 165425 picorv32.cpuregs_rs1[25]
.sym 165429 picorv32.decoded_imm[14]
.sym 165433 picorv32.decoded_rs2[3]
.sym 165437 picorv32.decoded_rd[2]
.sym 165441 picorv32.cpuregs_wrdata[12]
.sym 165445 $abc$60912$n7380_1
.sym 165447 spiflash_counter[0]
.sym 165452 spiflash_counter[1]
.sym 165456 spiflash_counter[2]
.sym 165457 $auto$alumacc.cc:474:replace_alu$6719.C[2]
.sym 165460 spiflash_counter[3]
.sym 165461 $auto$alumacc.cc:474:replace_alu$6719.C[3]
.sym 165464 spiflash_counter[4]
.sym 165465 $auto$alumacc.cc:474:replace_alu$6719.C[4]
.sym 165468 spiflash_counter[5]
.sym 165469 $auto$alumacc.cc:474:replace_alu$6719.C[5]
.sym 165472 spiflash_counter[6]
.sym 165473 $auto$alumacc.cc:474:replace_alu$6719.C[6]
.sym 165477 $nextpnr_ICESTORM_LC_19$I3
.sym 165478 $abc$60912$n5645_1
.sym 165479 $abc$60912$n5915
.sym 165482 $abc$60912$n5645_1
.sym 165483 $abc$60912$n5907
.sym 165486 $abc$60912$n5645_1
.sym 165487 $abc$60912$n5909
.sym 165490 spiflash_counter[1]
.sym 165491 spiflash_counter[0]
.sym 165492 spiflash_counter[2]
.sym 165493 spiflash_counter[3]
.sym 165494 spiflash_counter[1]
.sym 165495 $abc$60912$n4518_1
.sym 165496 $abc$60912$n5208_1
.sym 165498 spiflash_counter[2]
.sym 165499 spiflash_counter[3]
.sym 165500 $abc$60912$n4471
.sym 165501 spiflash_counter[0]
.sym 165502 $abc$60912$n5208_1
.sym 165503 $abc$60912$n5903
.sym 165504 $abc$60912$n4518_1
.sym 165505 spiflash_counter[1]
.sym 165507 $PACKER_VCC_NET_$glb_clk
.sym 165508 spiflash_counter[0]
.sym 165510 $abc$60912$n5645_1
.sym 165511 $abc$60912$n5911
.sym 165514 $abc$60912$n5645_1
.sym 165515 $abc$60912$n5917
.sym 165518 spiflash_counter[5]
.sym 165519 spiflash_counter[6]
.sym 165520 spiflash_counter[4]
.sym 165521 spiflash_counter[7]
.sym 165524 spiflash_counter[7]
.sym 165525 $auto$alumacc.cc:474:replace_alu$6719.C[7]
.sym 165526 spiflash_counter[5]
.sym 165527 $abc$60912$n5209
.sym 165528 $abc$60912$n4470
.sym 165529 spiflash_counter[4]
.sym 165530 $abc$60912$n5645_1
.sym 165531 $abc$60912$n5913
.sym 165534 spiflash_counter[6]
.sym 165535 spiflash_counter[7]
.sym 165538 spiflash_counter[5]
.sym 165539 spiflash_counter[4]
.sym 165540 $abc$60912$n4470
.sym 165541 $abc$60912$n5209
.sym 165545 $abc$60912$n9794
.sym 165549 $abc$60912$n4979
.sym 165553 $abc$60912$n11462
.sym 165557 $abc$60912$n6893_1
.sym 165561 $abc$60912$n135
.sym 165565 picorv32.latched_stalu
.sym 165566 $abc$60912$n4498_1
.sym 165567 picorv32.mem_rdata_q[31]
.sym 165573 $abc$60912$n4586
.sym 165577 $abc$60912$n4604
.sym 165581 picorv32.mem_rdata_latched_noshuffle[23]
.sym 165585 picorv32.reg_next_pc[18]
.sym 165589 picorv32.cpuregs_wrdata[3]
.sym 165593 $abc$60912$n5990
.sym 165597 picorv32.latched_stalu
.sym 165601 $abc$60912$n9806
.sym 165605 $abc$60912$n6172_1
.sym 165609 $abc$60912$n5778_1
.sym 165613 picorv32.latched_stalu
.sym 165617 $abc$60912$n4752
.sym 165620 $abc$60912$n4777
.sym 165625 picorv32.mem_rdata_latched_noshuffle[20]
.sym 165629 $abc$60912$n5849
.sym 165633 picorv32.reg_pc[11]
.sym 165637 picorv32.reg_pc[2]
.sym 165641 picorv32.latched_stalu
.sym 165645 $abc$60912$n11462
.sym 165649 picorv32.reg_next_pc[5]
.sym 165650 picorv32.decoded_imm_uj[30]
.sym 165651 picorv32.instr_jal
.sym 165652 $abc$60912$n4977
.sym 165653 $abc$60912$n5015
.sym 165657 $abc$60912$n11461
.sym 165661 picorv32.decoded_imm[28]
.sym 165665 spiflash_bus_adr[3]
.sym 165666 picorv32.decoded_imm_uj[25]
.sym 165667 picorv32.instr_jal
.sym 165668 $abc$60912$n4977
.sym 165669 $abc$60912$n5005
.sym 165673 picorv32.decoded_imm[28]
.sym 165677 picorv32.reg_pc[0]
.sym 165681 $abc$60912$n7192
.sym 165685 picorv32.cpuregs_wrdata[27]
.sym 165689 $abc$60912$n7216
.sym 165693 picorv32.reg_next_pc[4]
.sym 165701 picorv32.reg_next_pc[4]
.sym 165702 $abc$60912$n4532
.sym 165703 $abc$60912$n10148
.sym 165708 $PACKER_VCC_NET_$glb_clk
.sym 165711 $PACKER_VCC_NET_$glb_clk
.sym 165712 basesoc_uart_phy_tx_bitcount[0]
.sym 165717 $abc$60912$n6162
.sym 165721 $PACKER_VCC_NET_$glb_clk
.sym 165725 picorv32.latched_stalu
.sym 165728 $PACKER_VCC_NET_$glb_clk
.sym 165733 $abc$60912$n4754
.sym 165737 picorv32.latched_stalu
.sym 165745 $abc$60912$n4536
.sym 165746 picorv32.mem_rdata_latched_noshuffle[31]
.sym 165753 $abc$60912$n7162
.sym 165757 $abc$60912$n5111
.sym 165758 picorv32.mem_rdata_latched_noshuffle[31]
.sym 165765 $PACKER_VCC_NET_$glb_clk
.sym 165769 $abc$60912$n7171
.sym 165770 $abc$60912$n4532
.sym 165771 basesoc_uart_phy_tx_bitcount[1]
.sym 165785 picorv32.reg_next_pc[20]
.sym 165789 $abc$60912$n5771_1
.sym 165793 picorv32.decoded_imm[30]
.sym 165797 picorv32.decoded_imm[26]
.sym 165801 picorv32.reg_next_pc[11]
.sym 165813 picorv32.latched_rd[5]
.sym 165817 $abc$60912$n11443
.sym 165829 $abc$60912$n5990
.sym 165833 $abc$60912$n4893_1
.sym 165845 picorv32.latched_rd[4]
.sym 165849 $abc$60912$n6726
.sym 165869 picorv32.cpuregs_wrdata[6]
