../../CW305_DesignStart/sim/tb.v
../../CW305_DesignStart/sim/tb_trace_generator.v
../hdl/tracewhisperer_top.v
../hdl/reg_mmcm_drp.v
../../CW305_DesignStart/hdl/trace_top.v
../../phywhisperer/hardware/fpga/hdl/usb_reg_main.v
../../CW305_DesignStart/hdl/reg_trace.v
../../CW305_DesignStart/hdl/fe_capture_trace.v
../../CW305_DesignStart/hdl/cdc_bus.v
../../phywhisperer/hardware/fpga/hdl/fe_capture_main.v
../../phywhisperer/hardware/fpga/hdl/reg_main.v
../../phywhisperer/hardware/fpga/hdl/fifo.v
../../phywhisperer/hardware/fpga/hdl/pw_trigger.v
../../phywhisperer/hardware/fpga/hdl/userio.v
../../phywhisperer/hardware/fpga/hdl/cdc_pulse.v
../../uart/uart_core.v
vivado/fifo_generator_0_sim_netlist.v
vivado/fifo_generator_tiny_sim_netlist.v
-y/tools/Xilinx/Vivado/2020.2/ids_lite/ISE/verilog/src/unisims/
