
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g0_4 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (4 5)  (88 533)  (88 533)  routing T_2_33.span4_horz_r_4 <X> T_2_33.lc_trk_g0_4
 (5 5)  (89 533)  (89 533)  routing T_2_33.span4_horz_r_4 <X> T_2_33.lc_trk_g0_4
 (7 5)  (91 533)  (91 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (6 0)  (144 528)  (144 528)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (146 528)  (146 528)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (8 1)  (146 529)  (146 529)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_3 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g1_3 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (6 10)  (144 539)  (144 539)  routing T_3_33.span4_vert_11 <X> T_3_33.lc_trk_g1_3
 (7 10)  (145 539)  (145 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (146 539)  (146 539)  routing T_3_33.span4_vert_11 <X> T_3_33.lc_trk_g1_3
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (8 11)  (146 538)  (146 538)  routing T_3_33.span4_vert_11 <X> T_3_33.lc_trk_g1_3
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (11 0)  (267 528)  (267 528)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_l_12
 (12 0)  (268 528)  (268 528)  routing T_5_33.span4_vert_1 <X> T_5_33.span4_horz_l_12
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 7)  (252 534)  (252 534)  routing T_5_33.span12_vert_14 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 11)  (731 538)  (731 538)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_bot_3 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.logic_op_bot_3 <X> T_16_33.lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.logic_op_bot_3 <X> T_16_33.lc_trk_g0_3
 (6 4)  (834 532)  (834 532)  routing T_16_33.span4_vert_13 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (836 532)  (836 532)  routing T_16_33.span4_vert_13 <X> T_16_33.lc_trk_g0_5
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span4_vert_13 <X> T_16_33.lc_trk_g0_5
 (4 6)  (832 535)  (832 535)  routing T_16_33.span4_horz_r_14 <X> T_16_33.lc_trk_g0_6
 (5 7)  (833 534)  (833 534)  routing T_16_33.span4_horz_r_14 <X> T_16_33.lc_trk_g0_6
 (7 7)  (835 534)  (835 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (10 10)  (848 539)  (848 539)  routing T_16_33.lc_trk_g0_6 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g0_6 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (5 4)  (891 532)  (891 532)  routing T_17_33.span4_vert_21 <X> T_17_33.lc_trk_g0_5
 (6 4)  (892 532)  (892 532)  routing T_17_33.span4_vert_21 <X> T_17_33.lc_trk_g0_5
 (7 4)  (893 532)  (893 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g0_5 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 533)  (879 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (11 6)  (907 535)  (907 535)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_l_14
 (12 6)  (908 535)  (908 535)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_l_14
 (13 7)  (909 534)  (909 534)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_r_2
 (14 7)  (910 534)  (910 534)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_r_2
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (6 10)  (892 539)  (892 539)  routing T_17_33.span4_vert_3 <X> T_17_33.lc_trk_g1_3
 (7 10)  (893 539)  (893 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (894 539)  (894 539)  routing T_17_33.span4_vert_3 <X> T_17_33.lc_trk_g1_3


IO_Tile_20_33

 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g0_6
 (5 7)  (1053 534)  (1053 534)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (10 11)  (1068 538)  (1068 538)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (14 7)  (1126 534)  (1126 534)  routing T_21_33.span4_horz_l_14 <X> T_21_33.span4_horz_r_2


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (4 7)  (1160 534)  (1160 534)  routing T_22_33.span4_horz_r_6 <X> T_22_33.lc_trk_g0_6
 (5 7)  (1161 534)  (1161 534)  routing T_22_33.span4_horz_r_6 <X> T_22_33.lc_trk_g0_6
 (7 7)  (1163 534)  (1163 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (4 8)  (1160 536)  (1160 536)  routing T_22_33.span12_vert_0 <X> T_22_33.lc_trk_g1_0
 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (4 9)  (1160 537)  (1160 537)  routing T_22_33.span12_vert_0 <X> T_22_33.lc_trk_g1_0
 (5 9)  (1161 537)  (1161 537)  routing T_22_33.span12_vert_0 <X> T_22_33.lc_trk_g1_0
 (7 9)  (1163 537)  (1163 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (10 10)  (1176 539)  (1176 539)  routing T_22_33.lc_trk_g0_6 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_0 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (10 11)  (1176 538)  (1176 538)  routing T_22_33.lc_trk_g0_6 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (6 4)  (1324 532)  (1324 532)  routing T_25_33.span4_vert_13 <X> T_25_33.lc_trk_g0_5
 (7 4)  (1325 532)  (1325 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1326 532)  (1326 532)  routing T_25_33.span4_vert_13 <X> T_25_33.lc_trk_g0_5
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g0_5 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (8 5)  (1326 533)  (1326 533)  routing T_25_33.span4_vert_13 <X> T_25_33.lc_trk_g0_5
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (14 6)  (1342 535)  (1342 535)  routing T_25_33.span4_horz_l_14 <X> T_25_33.span4_vert_13
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_horz_l_14 <X> T_25_33.span4_horz_r_2
 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_horz_r_7 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1326 542)  (1326 542)  routing T_25_33.span4_horz_r_7 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (4 2)  (1364 531)  (1364 531)  routing T_26_33.span4_vert_2 <X> T_26_33.lc_trk_g0_2
 (6 3)  (1366 530)  (1366 530)  routing T_26_33.span4_vert_2 <X> T_26_33.lc_trk_g0_2
 (7 3)  (1367 530)  (1367 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (10 4)  (1380 532)  (1380 532)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1381 532)  (1381 532)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g0_2 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (4 15)  (1364 542)  (1364 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (5 15)  (1365 542)  (1365 542)  routing T_26_33.span4_horz_r_6 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (1427 531)  (1427 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_r_1
 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_r_1
 (11 12)  (1489 540)  (1489 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (12 12)  (1490 540)  (1490 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15


IO_Tile_29_33

 (14 0)  (1546 528)  (1546 528)  routing T_29_33.span4_horz_l_12 <X> T_29_33.span4_vert_1
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (14 7)  (1546 534)  (1546 534)  routing T_29_33.span4_horz_l_14 <X> T_29_33.span4_horz_r_2
 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g0_1
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 7)  (1580 534)  (1580 534)  routing T_30_33.span4_horz_r_6 <X> T_30_33.lc_trk_g0_6
 (5 7)  (1581 534)  (1581 534)  routing T_30_33.span4_horz_r_6 <X> T_30_33.lc_trk_g0_6
 (7 7)  (1583 534)  (1583 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


RAM_Tile_8_32

 (3 4)  (399 516)  (399 516)  routing T_8_32.sp12_v_b_0 <X> T_8_32.sp12_h_r_0
 (3 5)  (399 517)  (399 517)  routing T_8_32.sp12_v_b_0 <X> T_8_32.sp12_h_r_0


LogicTile_10_32

 (5 13)  (497 525)  (497 525)  routing T_10_32.sp4_h_r_9 <X> T_10_32.sp4_v_b_9


LogicTile_14_32

 (5 14)  (713 526)  (713 526)  routing T_14_32.sp4_v_t_44 <X> T_14_32.sp4_h_l_44
 (6 15)  (714 527)  (714 527)  routing T_14_32.sp4_v_t_44 <X> T_14_32.sp4_h_l_44


LogicTile_16_32

 (22 3)  (838 515)  (838 515)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 6)  (847 518)  (847 518)  routing T_16_32.lc_trk_g0_6 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 518)  (848 518)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 518)  (852 518)  LC_3 Logic Functioning bit
 (37 6)  (853 518)  (853 518)  LC_3 Logic Functioning bit
 (38 6)  (854 518)  (854 518)  LC_3 Logic Functioning bit
 (39 6)  (855 518)  (855 518)  LC_3 Logic Functioning bit
 (31 7)  (847 519)  (847 519)  routing T_16_32.lc_trk_g0_6 <X> T_16_32.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 519)  (852 519)  LC_3 Logic Functioning bit
 (37 7)  (853 519)  (853 519)  LC_3 Logic Functioning bit
 (38 7)  (854 519)  (854 519)  LC_3 Logic Functioning bit
 (39 7)  (855 519)  (855 519)  LC_3 Logic Functioning bit
 (0 10)  (816 522)  (816 522)  routing T_16_32.glb_netwk_2 <X> T_16_32.glb2local_2
 (1 10)  (817 522)  (817 522)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2


LogicTile_20_32

 (3 1)  (1039 513)  (1039 513)  routing T_20_32.sp12_h_l_23 <X> T_20_32.sp12_v_b_0


LogicTile_22_31

 (3 0)  (1147 496)  (1147 496)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_v_b_0


IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 1)  (13 481)  (13 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (6 1)  (11 481)  (11 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_4_30

 (13 11)  (193 491)  (193 491)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_h_l_45


LogicTile_16_30

 (4 2)  (820 482)  (820 482)  routing T_16_30.sp4_v_b_0 <X> T_16_30.sp4_v_t_37


LogicTile_17_30

 (4 2)  (878 482)  (878 482)  routing T_17_30.sp4_v_b_0 <X> T_17_30.sp4_v_t_37
 (11 10)  (885 490)  (885 490)  routing T_17_30.sp4_v_b_0 <X> T_17_30.sp4_v_t_45
 (13 10)  (887 490)  (887 490)  routing T_17_30.sp4_v_b_0 <X> T_17_30.sp4_v_t_45


LogicTile_28_30

 (6 10)  (1462 490)  (1462 490)  routing T_28_30.sp4_v_b_3 <X> T_28_30.sp4_v_t_43
 (5 11)  (1461 491)  (1461 491)  routing T_28_30.sp4_v_b_3 <X> T_28_30.sp4_v_t_43


LogicTile_3_29

 (4 14)  (130 478)  (130 478)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_44
 (11 14)  (137 478)  (137 478)  routing T_3_29.sp4_h_r_5 <X> T_3_29.sp4_v_t_46
 (13 14)  (139 478)  (139 478)  routing T_3_29.sp4_h_r_5 <X> T_3_29.sp4_v_t_46
 (5 15)  (131 479)  (131 479)  routing T_3_29.sp4_h_r_9 <X> T_3_29.sp4_v_t_44
 (12 15)  (138 479)  (138 479)  routing T_3_29.sp4_h_r_5 <X> T_3_29.sp4_v_t_46


LogicTile_4_29

 (2 0)  (182 464)  (182 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_29

 (9 3)  (243 467)  (243 467)  routing T_5_29.sp4_v_b_1 <X> T_5_29.sp4_v_t_36
 (26 6)  (260 470)  (260 470)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (37 6)  (271 470)  (271 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (40 6)  (274 470)  (274 470)  LC_3 Logic Functioning bit
 (42 6)  (276 470)  (276 470)  LC_3 Logic Functioning bit
 (52 6)  (286 470)  (286 470)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (256 471)  (256 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (260 471)  (260 471)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 471)  (261 471)  routing T_5_29.lc_trk_g1_6 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (38 7)  (272 471)  (272 471)  LC_3 Logic Functioning bit
 (41 7)  (275 471)  (275 471)  LC_3 Logic Functioning bit
 (43 7)  (277 471)  (277 471)  LC_3 Logic Functioning bit


LogicTile_7_29

 (5 14)  (347 478)  (347 478)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_h_l_44


LogicTile_9_29

 (19 10)  (457 474)  (457 474)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_29

 (3 3)  (603 467)  (603 467)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_l_23


LogicTile_16_29

 (19 0)  (835 464)  (835 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_v_b_0
 (4 6)  (878 470)  (878 470)  routing T_17_29.sp4_h_r_3 <X> T_17_29.sp4_v_t_38
 (5 7)  (879 471)  (879 471)  routing T_17_29.sp4_h_r_3 <X> T_17_29.sp4_v_t_38


LogicTile_18_29

 (19 15)  (947 479)  (947 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_29

 (4 14)  (1040 478)  (1040 478)  routing T_20_29.sp4_h_r_9 <X> T_20_29.sp4_v_t_44
 (5 15)  (1041 479)  (1041 479)  routing T_20_29.sp4_h_r_9 <X> T_20_29.sp4_v_t_44


LogicTile_24_29

 (6 15)  (1258 479)  (1258 479)  routing T_24_29.sp4_h_r_9 <X> T_24_29.sp4_h_l_44


LogicTile_26_29

 (11 2)  (1359 466)  (1359 466)  routing T_26_29.sp4_v_b_6 <X> T_26_29.sp4_v_t_39
 (13 2)  (1361 466)  (1361 466)  routing T_26_29.sp4_v_b_6 <X> T_26_29.sp4_v_t_39


LogicTile_28_29

 (3 3)  (1459 467)  (1459 467)  routing T_28_29.sp12_v_b_0 <X> T_28_29.sp12_h_l_23
 (19 3)  (1475 467)  (1475 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (9 11)  (1465 475)  (1465 475)  routing T_28_29.sp4_v_b_11 <X> T_28_29.sp4_v_t_42
 (10 11)  (1466 475)  (1466 475)  routing T_28_29.sp4_v_b_11 <X> T_28_29.sp4_v_t_42
 (5 14)  (1461 478)  (1461 478)  routing T_28_29.sp4_v_b_9 <X> T_28_29.sp4_h_l_44


LogicTile_29_29

 (9 1)  (1519 465)  (1519 465)  routing T_29_29.sp4_v_t_36 <X> T_29_29.sp4_v_b_1
 (9 5)  (1519 469)  (1519 469)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_4


LogicTile_5_28

 (19 1)  (253 449)  (253 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_6_28

 (19 6)  (307 454)  (307 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (410 448)  (410 448)  routing T_8_28.sp4_v_b_8 <X> T_8_28.lc_trk_g0_0
 (26 0)  (422 448)  (422 448)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.input0_0
 (12 1)  (408 449)  (408 449)  routing T_8_28.sp4_h_r_2 <X> T_8_28.sp4_v_b_2
 (14 1)  (410 449)  (410 449)  routing T_8_28.sp4_v_b_8 <X> T_8_28.lc_trk_g0_0
 (16 1)  (412 449)  (412 449)  routing T_8_28.sp4_v_b_8 <X> T_8_28.lc_trk_g0_0
 (17 1)  (413 449)  (413 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (425 449)  (425 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (410 450)  (410 450)  routing T_8_28.sp4_v_b_4 <X> T_8_28.lc_trk_g0_4
 (16 2)  (412 450)  (412 450)  routing T_8_28.sp4_v_b_13 <X> T_8_28.lc_trk_g0_5
 (17 2)  (413 450)  (413 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (414 450)  (414 450)  routing T_8_28.sp4_v_b_13 <X> T_8_28.lc_trk_g0_5
 (16 3)  (412 451)  (412 451)  routing T_8_28.sp4_v_b_4 <X> T_8_28.lc_trk_g0_4
 (17 3)  (413 451)  (413 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (414 451)  (414 451)  routing T_8_28.sp4_v_b_13 <X> T_8_28.lc_trk_g0_5
 (28 3)  (424 451)  (424 451)  routing T_8_28.lc_trk_g2_1 <X> T_8_28.input0_1
 (29 3)  (425 451)  (425 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 452)  (419 452)  routing T_8_28.sp4_v_b_19 <X> T_8_28.lc_trk_g1_3
 (24 4)  (420 452)  (420 452)  routing T_8_28.sp4_v_b_19 <X> T_8_28.lc_trk_g1_3
 (26 4)  (422 452)  (422 452)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (28 4)  (424 452)  (424 452)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.wire_bram/ram/WDATA_5
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_5
 (30 4)  (426 452)  (426 452)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.wire_bram/ram/WDATA_5
 (0 5)  (396 453)  (396 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (17 5)  (413 453)  (413 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (422 453)  (422 453)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (27 5)  (423 453)  (423 453)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_2
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (41 5)  (437 453)  (437 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (21 6)  (417 454)  (417 454)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g1_7
 (22 6)  (418 454)  (418 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 454)  (419 454)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g1_7
 (25 6)  (421 454)  (421 454)  routing T_8_28.sp4_v_b_6 <X> T_8_28.lc_trk_g1_6
 (22 7)  (418 455)  (418 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 455)  (419 455)  routing T_8_28.sp4_v_b_6 <X> T_8_28.lc_trk_g1_6
 (27 7)  (423 455)  (423 455)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.input0_3
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (17 8)  (413 456)  (413 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (15 10)  (411 458)  (411 458)  routing T_8_28.sp4_h_r_37 <X> T_8_28.lc_trk_g2_5
 (16 10)  (412 458)  (412 458)  routing T_8_28.sp4_h_r_37 <X> T_8_28.lc_trk_g2_5
 (17 10)  (413 458)  (413 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (414 458)  (414 458)  routing T_8_28.sp4_h_r_37 <X> T_8_28.lc_trk_g2_5
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (422 458)  (422 458)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.input0_5
 (14 11)  (410 459)  (410 459)  routing T_8_28.sp4_r_v_b_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (417 459)  (417 459)  routing T_8_28.sp4_r_v_b_39 <X> T_8_28.lc_trk_g2_7
 (26 11)  (422 459)  (422 459)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.input0_5
 (27 11)  (423 459)  (423 459)  routing T_8_28.lc_trk_g1_6 <X> T_8_28.input0_5
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (28 12)  (424 460)  (424 460)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_1
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_1
 (30 12)  (426 460)  (426 460)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_1
 (35 12)  (431 460)  (431 460)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input2_6
 (15 13)  (411 461)  (411 461)  routing T_8_28.sp4_v_b_40 <X> T_8_28.lc_trk_g3_0
 (16 13)  (412 461)  (412 461)  routing T_8_28.sp4_v_b_40 <X> T_8_28.lc_trk_g3_0
 (17 13)  (413 461)  (413 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_6
 (28 13)  (424 461)  (424 461)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (30 13)  (426 461)  (426 461)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_1
 (32 13)  (428 461)  (428 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (429 461)  (429 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input2_6
 (34 13)  (430 461)  (430 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input2_6
 (35 13)  (431 461)  (431 461)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.input2_6
 (40 13)  (436 461)  (436 461)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (22 14)  (418 462)  (418 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (422 462)  (422 462)  routing T_8_28.lc_trk_g0_5 <X> T_8_28.input0_7
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.wire_bram/ram/WE
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 463)  (428 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (429 463)  (429 463)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.input2_7
 (34 15)  (430 463)  (430 463)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.input2_7


LogicTile_9_28

 (4 3)  (442 451)  (442 451)  routing T_9_28.sp4_v_b_7 <X> T_9_28.sp4_h_l_37
 (3 6)  (441 454)  (441 454)  routing T_9_28.sp12_v_b_0 <X> T_9_28.sp12_v_t_23
 (19 14)  (457 462)  (457 462)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_28

 (6 0)  (498 448)  (498 448)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_v_b_0
 (5 1)  (497 449)  (497 449)  routing T_10_28.sp4_v_t_44 <X> T_10_28.sp4_v_b_0


LogicTile_18_28

 (3 11)  (931 459)  (931 459)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_l_22


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


LogicTile_27_28

 (19 8)  (1421 456)  (1421 456)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_29_28

 (12 4)  (1522 452)  (1522 452)  routing T_29_28.sp4_v_b_5 <X> T_29_28.sp4_h_r_5
 (11 5)  (1521 453)  (1521 453)  routing T_29_28.sp4_v_b_5 <X> T_29_28.sp4_h_r_5


IO_Tile_33_28

 (4 0)  (1730 448)  (1730 448)  routing T_33_28.span4_horz_40 <X> T_33_28.lc_trk_g0_0
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (4 1)  (1730 449)  (1730 449)  routing T_33_28.span4_horz_40 <X> T_33_28.lc_trk_g0_0
 (5 1)  (1731 449)  (1731 449)  routing T_33_28.span4_horz_40 <X> T_33_28.lc_trk_g0_0
 (6 1)  (1732 449)  (1732 449)  routing T_33_28.span4_horz_40 <X> T_33_28.lc_trk_g0_0
 (7 1)  (1733 449)  (1733 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (5 4)  (1731 452)  (1731 452)  routing T_33_28.span4_vert_b_13 <X> T_33_28.lc_trk_g0_5
 (7 4)  (1733 452)  (1733 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 452)  (1734 452)  routing T_33_28.span4_vert_b_13 <X> T_33_28.lc_trk_g0_5
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g0_5 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (13 7)  (4 439)  (4 439)  routing T_0_27.span4_horz_13 <X> T_0_27.span4_vert_b_2
 (14 7)  (3 439)  (3 439)  routing T_0_27.span4_horz_13 <X> T_0_27.span4_vert_b_2
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_13 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 444)  (9 444)  routing T_0_27.span4_vert_b_13 <X> T_0_27.lc_trk_g1_5


LogicTile_3_27

 (6 3)  (132 435)  (132 435)  routing T_3_27.sp4_h_r_0 <X> T_3_27.sp4_h_l_37


LogicTile_5_27

 (3 0)  (237 432)  (237 432)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (3 1)  (237 433)  (237 433)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (36 8)  (270 440)  (270 440)  LC_4 Logic Functioning bit
 (37 8)  (271 440)  (271 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (39 8)  (273 440)  (273 440)  LC_4 Logic Functioning bit
 (40 8)  (274 440)  (274 440)  LC_4 Logic Functioning bit
 (41 8)  (275 440)  (275 440)  LC_4 Logic Functioning bit
 (42 8)  (276 440)  (276 440)  LC_4 Logic Functioning bit
 (43 8)  (277 440)  (277 440)  LC_4 Logic Functioning bit
 (46 8)  (280 440)  (280 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (281 440)  (281 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (282 440)  (282 440)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (286 440)  (286 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (270 441)  (270 441)  LC_4 Logic Functioning bit
 (37 9)  (271 441)  (271 441)  LC_4 Logic Functioning bit
 (38 9)  (272 441)  (272 441)  LC_4 Logic Functioning bit
 (39 9)  (273 441)  (273 441)  LC_4 Logic Functioning bit
 (40 9)  (274 441)  (274 441)  LC_4 Logic Functioning bit
 (41 9)  (275 441)  (275 441)  LC_4 Logic Functioning bit
 (42 9)  (276 441)  (276 441)  LC_4 Logic Functioning bit
 (43 9)  (277 441)  (277 441)  LC_4 Logic Functioning bit
 (46 9)  (280 441)  (280 441)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 12)  (246 444)  (246 444)  routing T_5_27.sp4_v_b_5 <X> T_5_27.sp4_h_r_11
 (11 13)  (245 445)  (245 445)  routing T_5_27.sp4_v_b_5 <X> T_5_27.sp4_h_r_11
 (13 13)  (247 445)  (247 445)  routing T_5_27.sp4_v_b_5 <X> T_5_27.sp4_h_r_11


LogicTile_6_27

 (12 8)  (300 440)  (300 440)  routing T_6_27.sp4_v_b_2 <X> T_6_27.sp4_h_r_8
 (11 9)  (299 441)  (299 441)  routing T_6_27.sp4_v_b_2 <X> T_6_27.sp4_h_r_8
 (13 9)  (301 441)  (301 441)  routing T_6_27.sp4_v_b_2 <X> T_6_27.sp4_h_r_8
 (12 12)  (300 444)  (300 444)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_r_11
 (11 13)  (299 445)  (299 445)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_r_11
 (13 13)  (301 445)  (301 445)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_r_11


RAM_Tile_8_27

 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 433)  (423 433)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.input0_0
 (28 1)  (424 433)  (424 433)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.input0_0
 (29 1)  (425 433)  (425 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 3)  (422 435)  (422 435)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_1
 (27 3)  (423 435)  (423 435)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_1
 (28 3)  (424 435)  (424 435)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.input0_1
 (29 3)  (425 435)  (425 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (14 4)  (410 436)  (410 436)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (26 4)  (422 436)  (422 436)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (27 4)  (423 436)  (423 436)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.wire_bram/ram/WDATA_13
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_0 wire_bram/ram/WDATA_13
 (15 5)  (411 437)  (411 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (16 5)  (412 437)  (412 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (17 5)  (413 437)  (413 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (422 437)  (422 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (27 5)  (423 437)  (423 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (28 5)  (424 437)  (424 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (40 5)  (436 437)  (436 437)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (11 6)  (407 438)  (407 438)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_v_t_40
 (13 6)  (409 438)  (409 438)  routing T_8_27.sp4_v_b_9 <X> T_8_27.sp4_v_t_40
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (417 438)  (417 438)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (22 6)  (418 438)  (418 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 438)  (419 438)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (26 6)  (422 438)  (422 438)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (21 7)  (417 439)  (417 439)  routing T_8_27.sp4_v_t_2 <X> T_8_27.lc_trk_g1_7
 (22 7)  (418 439)  (418 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 439)  (419 439)  routing T_8_27.sp4_h_r_6 <X> T_8_27.lc_trk_g1_6
 (24 7)  (420 439)  (420 439)  routing T_8_27.sp4_h_r_6 <X> T_8_27.lc_trk_g1_6
 (25 7)  (421 439)  (421 439)  routing T_8_27.sp4_h_r_6 <X> T_8_27.lc_trk_g1_6
 (26 7)  (422 439)  (422 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (27 7)  (423 439)  (423 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (28 7)  (424 439)  (424 439)  routing T_8_27.lc_trk_g3_6 <X> T_8_27.input0_3
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (21 8)  (417 440)  (417 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (22 8)  (418 440)  (418 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (420 440)  (420 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (26 8)  (422 440)  (422 440)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_4
 (26 9)  (422 441)  (422 441)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_4
 (27 9)  (423 441)  (423 441)  routing T_8_27.lc_trk_g1_7 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (21 10)  (417 442)  (417 442)  routing T_8_27.sp12_v_t_4 <X> T_8_27.lc_trk_g2_7
 (22 10)  (418 442)  (418 442)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_4 lc_trk_g2_7
 (24 10)  (420 442)  (420 442)  routing T_8_27.sp12_v_t_4 <X> T_8_27.lc_trk_g2_7
 (26 10)  (422 442)  (422 442)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input0_5
 (21 11)  (417 443)  (417 443)  routing T_8_27.sp12_v_t_4 <X> T_8_27.lc_trk_g2_7
 (26 11)  (422 443)  (422 443)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input0_5
 (27 11)  (423 443)  (423 443)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input0_5
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (14 12)  (410 444)  (410 444)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g3_0
 (17 12)  (413 444)  (413 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (417 444)  (417 444)  routing T_8_27.sp4_h_l_22 <X> T_8_27.lc_trk_g3_3
 (22 12)  (418 444)  (418 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 444)  (419 444)  routing T_8_27.sp4_h_l_22 <X> T_8_27.lc_trk_g3_3
 (24 12)  (420 444)  (420 444)  routing T_8_27.sp4_h_l_22 <X> T_8_27.lc_trk_g3_3
 (25 12)  (421 444)  (421 444)  routing T_8_27.sp12_v_t_1 <X> T_8_27.lc_trk_g3_2
 (28 12)  (424 444)  (424 444)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_bram/ram/WDATA_9
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (35 12)  (431 444)  (431 444)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input2_6
 (15 13)  (411 445)  (411 445)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g3_0
 (16 13)  (412 445)  (412 445)  routing T_8_27.sp4_h_r_32 <X> T_8_27.lc_trk_g3_0
 (17 13)  (413 445)  (413 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (18 13)  (414 445)  (414 445)  routing T_8_27.sp4_r_v_b_41 <X> T_8_27.lc_trk_g3_1
 (22 13)  (418 445)  (418 445)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (420 445)  (420 445)  routing T_8_27.sp12_v_t_1 <X> T_8_27.lc_trk_g3_2
 (25 13)  (421 445)  (421 445)  routing T_8_27.sp12_v_t_1 <X> T_8_27.lc_trk_g3_2
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (27 13)  (423 445)  (423 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (28 13)  (424 445)  (424 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (30 13)  (426 445)  (426 445)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_bram/ram/WDATA_9
 (32 13)  (428 445)  (428 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (430 445)  (430 445)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input2_6
 (40 13)  (436 445)  (436 445)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 446)  (411 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (16 14)  (412 446)  (412 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 446)  (414 446)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (22 14)  (418 446)  (418 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (421 446)  (421 446)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (35 14)  (431 446)  (431 446)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input2_7
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (18 15)  (414 447)  (414 447)  routing T_8_27.sp4_h_r_45 <X> T_8_27.lc_trk_g3_5
 (21 15)  (417 447)  (417 447)  routing T_8_27.sp4_r_v_b_47 <X> T_8_27.lc_trk_g3_7
 (22 15)  (418 447)  (418 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (419 447)  (419 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (24 15)  (420 447)  (420 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (25 15)  (421 447)  (421 447)  routing T_8_27.sp4_h_r_46 <X> T_8_27.lc_trk_g3_6
 (27 15)  (423 447)  (423 447)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (428 447)  (428 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 447)  (429 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input2_7
 (35 15)  (431 447)  (431 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input2_7


LogicTile_9_27

 (3 1)  (441 433)  (441 433)  routing T_9_27.sp12_h_l_23 <X> T_9_27.sp12_v_b_0
 (9 1)  (447 433)  (447 433)  routing T_9_27.sp4_v_t_36 <X> T_9_27.sp4_v_b_1
 (13 2)  (451 434)  (451 434)  routing T_9_27.sp4_h_r_2 <X> T_9_27.sp4_v_t_39
 (10 3)  (448 435)  (448 435)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_t_36
 (12 3)  (450 435)  (450 435)  routing T_9_27.sp4_h_r_2 <X> T_9_27.sp4_v_t_39
 (22 4)  (460 436)  (460 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 436)  (461 436)  routing T_9_27.sp12_h_r_11 <X> T_9_27.lc_trk_g1_3
 (8 5)  (446 437)  (446 437)  routing T_9_27.sp4_v_t_36 <X> T_9_27.sp4_v_b_4
 (10 5)  (448 437)  (448 437)  routing T_9_27.sp4_v_t_36 <X> T_9_27.sp4_v_b_4
 (21 6)  (459 438)  (459 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.lc_trk_g1_7
 (22 6)  (460 438)  (460 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 438)  (461 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.lc_trk_g1_7
 (27 6)  (465 438)  (465 438)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 438)  (468 438)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 438)  (472 438)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (38 6)  (476 438)  (476 438)  LC_3 Logic Functioning bit
 (30 7)  (468 439)  (468 439)  routing T_9_27.lc_trk_g1_7 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 439)  (469 439)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 439)  (474 439)  LC_3 Logic Functioning bit
 (38 7)  (476 439)  (476 439)  LC_3 Logic Functioning bit


LogicTile_11_27

 (14 3)  (560 435)  (560 435)  routing T_11_27.sp4_r_v_b_28 <X> T_11_27.lc_trk_g0_4
 (17 3)  (563 435)  (563 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 4)  (567 436)  (567 436)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (22 4)  (568 436)  (568 436)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 436)  (570 436)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (21 5)  (567 437)  (567 437)  routing T_11_27.sp12_h_r_3 <X> T_11_27.lc_trk_g1_3
 (27 10)  (573 442)  (573 442)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 442)  (577 442)  routing T_11_27.lc_trk_g0_4 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 442)  (582 442)  LC_5 Logic Functioning bit
 (38 10)  (584 442)  (584 442)  LC_5 Logic Functioning bit
 (46 10)  (592 442)  (592 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (30 11)  (576 443)  (576 443)  routing T_11_27.lc_trk_g1_3 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 443)  (582 443)  LC_5 Logic Functioning bit
 (38 11)  (584 443)  (584 443)  LC_5 Logic Functioning bit


LogicTile_12_27

 (4 11)  (604 443)  (604 443)  routing T_12_27.sp4_v_b_1 <X> T_12_27.sp4_h_l_43
 (11 11)  (611 443)  (611 443)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_h_l_45


LogicTile_13_27

 (3 0)  (657 432)  (657 432)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_v_b_0
 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0


LogicTile_16_27

 (3 3)  (819 435)  (819 435)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_h_l_23
 (12 10)  (828 442)  (828 442)  routing T_16_27.sp4_v_b_8 <X> T_16_27.sp4_h_l_45


LogicTile_17_27

 (3 5)  (877 437)  (877 437)  routing T_17_27.sp12_h_l_23 <X> T_17_27.sp12_h_r_0


LogicTile_19_27

 (2 4)  (984 436)  (984 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_27

 (8 1)  (1098 433)  (1098 433)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_v_b_1
 (2 8)  (1092 440)  (1092 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (8 1)  (1152 433)  (1152 433)  routing T_22_27.sp4_h_l_42 <X> T_22_27.sp4_v_b_1
 (9 1)  (1153 433)  (1153 433)  routing T_22_27.sp4_h_l_42 <X> T_22_27.sp4_v_b_1
 (10 1)  (1154 433)  (1154 433)  routing T_22_27.sp4_h_l_42 <X> T_22_27.sp4_v_b_1
 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (8 9)  (1152 441)  (1152 441)  routing T_22_27.sp4_h_r_7 <X> T_22_27.sp4_v_b_7
 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_27

 (2 4)  (1200 436)  (1200 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 5)  (1203 437)  (1203 437)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_3


LogicTile_24_27

 (4 4)  (1256 436)  (1256 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (6 4)  (1258 436)  (1258 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (5 5)  (1257 437)  (1257 437)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (4 12)  (1256 444)  (1256 444)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_9
 (5 13)  (1257 445)  (1257 445)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_9
 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_27

 (8 1)  (1356 433)  (1356 433)  routing T_26_27.sp4_h_l_42 <X> T_26_27.sp4_v_b_1
 (9 1)  (1357 433)  (1357 433)  routing T_26_27.sp4_h_l_42 <X> T_26_27.sp4_v_b_1
 (10 1)  (1358 433)  (1358 433)  routing T_26_27.sp4_h_l_42 <X> T_26_27.sp4_v_b_1
 (10 5)  (1358 437)  (1358 437)  routing T_26_27.sp4_h_r_11 <X> T_26_27.sp4_v_b_4


LogicTile_27_27

 (2 12)  (1404 444)  (1404 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_27

 (11 0)  (1521 432)  (1521 432)  routing T_29_27.sp4_h_r_9 <X> T_29_27.sp4_v_b_2


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 434)  (1737 434)  routing T_33_27.span4_vert_b_1 <X> T_33_27.span4_vert_t_13
 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (0 11)  (1726 443)  (1726 443)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (11 2)  (6 418)  (6 418)  routing T_0_26.span4_horz_7 <X> T_0_26.span4_vert_t_13
 (12 2)  (5 418)  (5 418)  routing T_0_26.span4_horz_7 <X> T_0_26.span4_vert_t_13


LogicTile_4_26

 (4 6)  (184 422)  (184 422)  routing T_4_26.sp4_v_b_3 <X> T_4_26.sp4_v_t_38
 (10 10)  (190 426)  (190 426)  routing T_4_26.sp4_v_b_2 <X> T_4_26.sp4_h_l_42


LogicTile_5_26

 (19 5)  (253 421)  (253 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_6_26

 (19 2)  (307 418)  (307 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 5)  (307 421)  (307 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 416)  (417 416)  routing T_8_26.bnr_op_3 <X> T_8_26.lc_trk_g0_3
 (22 0)  (418 416)  (418 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (417 417)  (417 417)  routing T_8_26.bnr_op_3 <X> T_8_26.lc_trk_g0_3
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (27 4)  (423 420)  (423 420)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_5
 (30 4)  (426 420)  (426 420)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (40 4)  (436 420)  (436 420)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (8 5)  (404 421)  (404 421)  routing T_8_26.sp4_h_r_4 <X> T_8_26.sp4_v_b_4
 (30 5)  (426 421)  (426 421)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (22 7)  (418 423)  (418 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (419 423)  (419 423)  routing T_8_26.sp4_h_r_6 <X> T_8_26.lc_trk_g1_6
 (24 7)  (420 423)  (420 423)  routing T_8_26.sp4_h_r_6 <X> T_8_26.lc_trk_g1_6
 (25 7)  (421 423)  (421 423)  routing T_8_26.sp4_h_r_6 <X> T_8_26.lc_trk_g1_6
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (6 12)  (402 428)  (402 428)  routing T_8_26.sp4_h_r_4 <X> T_8_26.sp4_v_b_9
 (22 12)  (418 428)  (418 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (419 428)  (419 428)  routing T_8_26.sp4_v_t_30 <X> T_8_26.lc_trk_g3_3
 (24 12)  (420 428)  (420 428)  routing T_8_26.sp4_v_t_30 <X> T_8_26.lc_trk_g3_3
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_1
 (30 13)  (426 429)  (426 429)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.wire_bram/ram/WDATA_1
 (40 13)  (436 429)  (436 429)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_1 sp12_v_b_12
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE


LogicTile_9_26

 (1 3)  (439 419)  (439 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (19 5)  (457 421)  (457 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 7)  (446 423)  (446 423)  routing T_9_26.sp4_v_b_1 <X> T_9_26.sp4_v_t_41
 (10 7)  (448 423)  (448 423)  routing T_9_26.sp4_v_b_1 <X> T_9_26.sp4_v_t_41


LogicTile_12_26

 (4 11)  (604 427)  (604 427)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_h_l_43


LogicTile_13_26

 (19 8)  (673 424)  (673 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_16_26

 (3 11)  (819 427)  (819 427)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_l_22


LogicTile_17_26

 (4 2)  (878 418)  (878 418)  routing T_17_26.sp4_v_b_0 <X> T_17_26.sp4_v_t_37


LogicTile_19_26

 (5 4)  (987 420)  (987 420)  routing T_19_26.sp4_v_b_9 <X> T_19_26.sp4_h_r_3
 (4 5)  (986 421)  (986 421)  routing T_19_26.sp4_v_b_9 <X> T_19_26.sp4_h_r_3
 (6 5)  (988 421)  (988 421)  routing T_19_26.sp4_v_b_9 <X> T_19_26.sp4_h_r_3


LogicTile_20_26

 (3 8)  (1039 424)  (1039 424)  routing T_20_26.sp12_h_r_1 <X> T_20_26.sp12_v_b_1
 (3 9)  (1039 425)  (1039 425)  routing T_20_26.sp12_h_r_1 <X> T_20_26.sp12_v_b_1


LogicTile_22_26

 (5 4)  (1149 420)  (1149 420)  routing T_22_26.sp4_v_b_9 <X> T_22_26.sp4_h_r_3
 (12 4)  (1156 420)  (1156 420)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5
 (4 5)  (1148 421)  (1148 421)  routing T_22_26.sp4_v_b_9 <X> T_22_26.sp4_h_r_3
 (6 5)  (1150 421)  (1150 421)  routing T_22_26.sp4_v_b_9 <X> T_22_26.sp4_h_r_3
 (11 5)  (1155 421)  (1155 421)  routing T_22_26.sp4_v_b_5 <X> T_22_26.sp4_h_r_5
 (3 8)  (1147 424)  (1147 424)  routing T_22_26.sp12_h_r_1 <X> T_22_26.sp12_v_b_1
 (3 9)  (1147 425)  (1147 425)  routing T_22_26.sp12_h_r_1 <X> T_22_26.sp12_v_b_1


LogicTile_23_26

 (12 4)  (1210 420)  (1210 420)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (11 5)  (1209 421)  (1209 421)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (13 5)  (1211 421)  (1211 421)  routing T_23_26.sp4_v_b_11 <X> T_23_26.sp4_h_r_5
 (5 12)  (1203 428)  (1203 428)  routing T_23_26.sp4_v_b_9 <X> T_23_26.sp4_h_r_9
 (6 13)  (1204 429)  (1204 429)  routing T_23_26.sp4_v_b_9 <X> T_23_26.sp4_h_r_9
 (11 13)  (1209 429)  (1209 429)  routing T_23_26.sp4_h_l_38 <X> T_23_26.sp4_h_r_11
 (13 13)  (1211 429)  (1211 429)  routing T_23_26.sp4_h_l_38 <X> T_23_26.sp4_h_r_11


LogicTile_24_26

 (3 8)  (1255 424)  (1255 424)  routing T_24_26.sp12_h_r_1 <X> T_24_26.sp12_v_b_1
 (3 9)  (1255 425)  (1255 425)  routing T_24_26.sp12_h_r_1 <X> T_24_26.sp12_v_b_1


RAM_Tile_25_26

 (28 0)  (1334 416)  (1334 416)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.wire_bram/ram/WDATA_7
 (29 0)  (1335 416)  (1335 416)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (38 1)  (1344 417)  (1344 417)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (1334 418)  (1334 418)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.wire_bram/ram/WDATA_6
 (29 2)  (1335 418)  (1335 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (1336 418)  (1336 418)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.wire_bram/ram/WDATA_6
 (37 2)  (1343 418)  (1343 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (30 3)  (1336 419)  (1336 419)  routing T_25_26.lc_trk_g2_6 <X> T_25_26.wire_bram/ram/WDATA_6
 (38 3)  (1344 419)  (1344 419)  Enable bit of Mux _out_links/OutMux0_1 => wire_bram/ram/RDATA_6 sp4_v_b_2
 (0 4)  (1306 420)  (1306 420)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC06_inmux00_bram_cbit_5

 (28 4)  (1334 420)  (1334 420)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (29 4)  (1335 420)  (1335 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 420)  (1336 420)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 421)  (1331 421)  routing T_25_26.sp4_r_v_b_26 <X> T_25_26.lc_trk_g1_2
 (30 5)  (1336 421)  (1336 421)  routing T_25_26.lc_trk_g2_7 <X> T_25_26.wire_bram/ram/WDATA_5
 (38 5)  (1344 421)  (1344 421)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_7

 (21 6)  (1327 422)  (1327 422)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 422)  (1329 422)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (27 6)  (1333 422)  (1333 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (28 6)  (1334 422)  (1334 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (29 6)  (1335 422)  (1335 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 422)  (1336 422)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_4
 (21 7)  (1327 423)  (1327 423)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (38 7)  (1344 423)  (1344 423)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_4 sp4_v_b_6
 (40 7)  (1346 423)  (1346 423)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_4 sp12_v_t_21
 (14 8)  (1320 424)  (1320 424)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (15 8)  (1321 424)  (1321 424)  routing T_25_26.sp4_h_l_20 <X> T_25_26.lc_trk_g2_1
 (16 8)  (1322 424)  (1322 424)  routing T_25_26.sp4_h_l_20 <X> T_25_26.lc_trk_g2_1
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 424)  (1324 424)  routing T_25_26.sp4_h_l_20 <X> T_25_26.lc_trk_g2_1
 (21 8)  (1327 424)  (1327 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (24 8)  (1330 424)  (1330 424)  routing T_25_26.sp4_h_r_35 <X> T_25_26.lc_trk_g2_3
 (25 8)  (1331 424)  (1331 424)  routing T_25_26.sp4_v_b_26 <X> T_25_26.lc_trk_g2_2
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 425)  (1320 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (15 9)  (1321 425)  (1321 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (16 9)  (1322 425)  (1322 425)  routing T_25_26.sp4_h_l_29 <X> T_25_26.lc_trk_g2_0
 (17 9)  (1323 425)  (1323 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (22 9)  (1328 425)  (1328 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 425)  (1329 425)  routing T_25_26.sp4_v_b_26 <X> T_25_26.lc_trk_g2_2
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_4
 (28 9)  (1334 425)  (1334 425)  routing T_25_26.lc_trk_g2_2 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (21 10)  (1327 426)  (1327 426)  routing T_25_26.bnl_op_7 <X> T_25_26.lc_trk_g2_7
 (22 10)  (1328 426)  (1328 426)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1331 426)  (1331 426)  routing T_25_26.sp4_h_l_27 <X> T_25_26.lc_trk_g2_6
 (27 10)  (1333 426)  (1333 426)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (29 10)  (1335 426)  (1335 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_7 wire_bram/ram/WDATA_2
 (30 10)  (1336 426)  (1336 426)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (37 10)  (1343 426)  (1343 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 427)  (1327 427)  routing T_25_26.bnl_op_7 <X> T_25_26.lc_trk_g2_7
 (22 11)  (1328 427)  (1328 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 427)  (1329 427)  routing T_25_26.sp4_h_l_27 <X> T_25_26.lc_trk_g2_6
 (24 11)  (1330 427)  (1330 427)  routing T_25_26.sp4_h_l_27 <X> T_25_26.lc_trk_g2_6
 (26 11)  (1332 427)  (1332 427)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_5
 (28 11)  (1334 427)  (1334 427)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (30 11)  (1336 427)  (1336 427)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.wire_bram/ram/WDATA_2
 (40 11)  (1346 427)  (1346 427)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_2 sp12_v_t_9
 (22 12)  (1328 428)  (1328 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1332 428)  (1332 428)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_6
 (27 12)  (1333 428)  (1333 428)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_1
 (29 12)  (1335 428)  (1335 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (39 12)  (1345 428)  (1345 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_6
 (27 13)  (1333 429)  (1333 429)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_6
 (28 13)  (1334 429)  (1334 429)  routing T_25_26.lc_trk_g3_7 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (30 13)  (1336 429)  (1336 429)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_1
 (39 13)  (1345 429)  (1345 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (1321 430)  (1321 430)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1328 430)  (1328 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 430)  (1329 430)  routing T_25_26.sp12_v_t_12 <X> T_25_26.lc_trk_g3_7
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_7
 (28 14)  (1334 430)  (1334 430)  routing T_25_26.lc_trk_g2_0 <X> T_25_26.wire_bram/ram/WDATA_0
 (29 14)  (1335 430)  (1335 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_0
 (37 14)  (1343 430)  (1343 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (38 14)  (1344 430)  (1344 430)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp4_h_l_16 <X> T_25_26.lc_trk_g3_5
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 431)  (1329 431)  routing T_25_26.sp12_v_b_14 <X> T_25_26.lc_trk_g3_6
 (26 15)  (1332 431)  (1332 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_7
 (27 15)  (1333 431)  (1333 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_7
 (28 15)  (1334 431)  (1334 431)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (39 15)  (1345 431)  (1345 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_26_26

 (19 7)  (1367 423)  (1367 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 414)  (11 414)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 414)  (9 414)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g1_7
 (8 15)  (9 415)  (9 415)  routing T_0_25.span4_horz_15 <X> T_0_25.lc_trk_g1_7


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (12 2)  (138 402)  (138 402)  routing T_3_25.sp4_v_b_2 <X> T_3_25.sp4_h_l_39


LogicTile_4_25

 (19 2)  (199 402)  (199 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 3)  (199 403)  (199 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 400)  (360 400)  routing T_7_25.wire_logic_cluster/lc_1/out <X> T_7_25.lc_trk_g0_1
 (27 0)  (369 400)  (369 400)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (379 400)  (379 400)  LC_0 Logic Functioning bit
 (39 0)  (381 400)  (381 400)  LC_0 Logic Functioning bit
 (44 0)  (386 400)  (386 400)  LC_0 Logic Functioning bit
 (45 0)  (387 400)  (387 400)  LC_0 Logic Functioning bit
 (27 1)  (369 401)  (369 401)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 401)  (370 401)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (41 1)  (383 401)  (383 401)  LC_0 Logic Functioning bit
 (43 1)  (385 401)  (385 401)  LC_0 Logic Functioning bit
 (49 1)  (391 401)  (391 401)  Carry_In_Mux bit 

 (53 1)  (395 401)  (395 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (1 2)  (343 402)  (343 402)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 402)  (369 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 402)  (370 402)  routing T_7_25.lc_trk_g3_1 <X> T_7_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 402)  (379 402)  LC_1 Logic Functioning bit
 (39 2)  (381 402)  (381 402)  LC_1 Logic Functioning bit
 (45 2)  (387 402)  (387 402)  LC_1 Logic Functioning bit
 (29 3)  (371 403)  (371 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (382 403)  (382 403)  LC_1 Logic Functioning bit
 (42 3)  (384 403)  (384 403)  LC_1 Logic Functioning bit
 (47 3)  (389 403)  (389 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 12)  (356 412)  (356 412)  routing T_7_25.wire_logic_cluster/lc_0/out <X> T_7_25.lc_trk_g3_0
 (17 12)  (359 412)  (359 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (7 13)  (349 413)  (349 413)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (359 413)  (359 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (342 414)  (342 414)  routing T_7_25.glb_netwk_4 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 414)  (343 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_44
 (6 14)  (348 414)  (348 414)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_44
 (7 15)  (349 415)  (349 415)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_25

 (22 0)  (418 400)  (418 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (419 400)  (419 400)  routing T_8_25.sp12_h_l_16 <X> T_8_25.lc_trk_g0_3
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 401)  (417 401)  routing T_8_25.sp12_h_l_16 <X> T_8_25.lc_trk_g0_3
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (400 402)  (400 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_37
 (6 2)  (402 402)  (402 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_37
 (21 2)  (417 402)  (417 402)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g0_7
 (22 2)  (418 402)  (418 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (420 402)  (420 402)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g0_7
 (14 3)  (410 403)  (410 403)  routing T_8_25.sp4_r_v_b_28 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (417 403)  (417 403)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g0_7
 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_h_r_0
 (11 4)  (407 404)  (407 404)  routing T_8_25.sp4_h_r_0 <X> T_8_25.sp4_v_b_5
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (30 5)  (426 405)  (426 405)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_bram/ram/WDATA_13
 (41 5)  (437 405)  (437 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_5
 (4 10)  (400 410)  (400 410)  routing T_8_25.sp4_v_b_10 <X> T_8_25.sp4_v_t_43
 (6 10)  (402 410)  (402 410)  routing T_8_25.sp4_v_b_10 <X> T_8_25.sp4_v_t_43
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_9
 (30 12)  (426 412)  (426 412)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_bram/ram/WDATA_9
 (30 13)  (426 413)  (426 413)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_bram/ram/WDATA_9
 (40 13)  (436 413)  (436 413)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_25

 (15 6)  (453 406)  (453 406)  routing T_9_25.sp4_h_r_13 <X> T_9_25.lc_trk_g1_5
 (16 6)  (454 406)  (454 406)  routing T_9_25.sp4_h_r_13 <X> T_9_25.lc_trk_g1_5
 (17 6)  (455 406)  (455 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 406)  (456 406)  routing T_9_25.sp4_h_r_13 <X> T_9_25.lc_trk_g1_5
 (26 6)  (464 406)  (464 406)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (31 6)  (469 406)  (469 406)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (466 407)  (466 407)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 407)  (475 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (464 410)  (464 410)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 410)  (469 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (51 10)  (489 410)  (489 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (456 411)  (456 411)  routing T_9_25.sp4_r_v_b_37 <X> T_9_25.lc_trk_g2_5
 (26 11)  (464 411)  (464 411)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 411)  (465 411)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 411)  (475 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit
 (8 15)  (446 415)  (446 415)  routing T_9_25.sp4_h_l_47 <X> T_9_25.sp4_v_t_47


LogicTile_10_25



LogicTile_11_25

 (3 2)  (549 402)  (549 402)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_h_l_23
 (3 3)  (549 403)  (549 403)  routing T_11_25.sp12_h_r_0 <X> T_11_25.sp12_h_l_23


LogicTile_12_25

 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (621 401)  (621 401)  routing T_12_25.sp4_r_v_b_32 <X> T_12_25.lc_trk_g0_3
 (4 3)  (604 403)  (604 403)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_37
 (6 3)  (606 403)  (606 403)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_h_l_37
 (8 7)  (608 407)  (608 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (9 7)  (609 407)  (609 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.sp4_v_t_41
 (14 7)  (614 407)  (614 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.lc_trk_g1_4
 (15 7)  (615 407)  (615 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.lc_trk_g1_4
 (16 7)  (616 407)  (616 407)  routing T_12_25.sp4_h_r_4 <X> T_12_25.lc_trk_g1_4
 (17 7)  (617 407)  (617 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g1_4 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (48 13)  (648 413)  (648 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 400)  (793 400)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 400)  (796 400)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (38 0)  (800 400)  (800 400)  LC_0 Logic Functioning bit
 (47 0)  (809 400)  (809 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (38 1)  (800 401)  (800 401)  LC_0 Logic Functioning bit
 (14 4)  (776 404)  (776 404)  routing T_15_25.sp12_h_r_0 <X> T_15_25.lc_trk_g1_0
 (14 5)  (776 405)  (776 405)  routing T_15_25.sp12_h_r_0 <X> T_15_25.lc_trk_g1_0
 (15 5)  (777 405)  (777 405)  routing T_15_25.sp12_h_r_0 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 12)  (789 412)  (789 412)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 412)  (793 412)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 412)  (796 412)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (38 12)  (800 412)  (800 412)  LC_6 Logic Functioning bit
 (48 12)  (810 412)  (810 412)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (36 13)  (798 413)  (798 413)  LC_6 Logic Functioning bit
 (38 13)  (800 413)  (800 413)  LC_6 Logic Functioning bit


LogicTile_16_25

 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 400)  (844 400)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 400)  (847 400)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (38 0)  (854 400)  (854 400)  LC_0 Logic Functioning bit
 (30 1)  (846 401)  (846 401)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (51 1)  (867 401)  (867 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (9 6)  (825 406)  (825 406)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_41
 (7 11)  (823 411)  (823 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (830 414)  (830 414)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g3_4
 (14 15)  (830 415)  (830 415)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g3_4
 (15 15)  (831 415)  (831 415)  routing T_16_25.sp12_v_t_3 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25

 (16 6)  (998 406)  (998 406)  routing T_19_25.sp12_h_r_13 <X> T_19_25.lc_trk_g1_5
 (17 6)  (999 406)  (999 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 12)  (997 412)  (997 412)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1000 413)  (1000 413)  routing T_19_25.sp4_h_r_25 <X> T_19_25.lc_trk_g3_1
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 414)  (1015 414)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (39 14)  (1021 414)  (1021 414)  LC_7 Logic Functioning bit
 (41 14)  (1023 414)  (1023 414)  LC_7 Logic Functioning bit
 (43 14)  (1025 414)  (1025 414)  LC_7 Logic Functioning bit
 (51 14)  (1033 414)  (1033 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit
 (39 15)  (1021 415)  (1021 415)  LC_7 Logic Functioning bit
 (41 15)  (1023 415)  (1023 415)  LC_7 Logic Functioning bit
 (43 15)  (1025 415)  (1025 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1072 402)  (1072 402)  LC_1 Logic Functioning bit
 (38 2)  (1074 402)  (1074 402)  LC_1 Logic Functioning bit
 (41 2)  (1077 402)  (1077 402)  LC_1 Logic Functioning bit
 (43 2)  (1079 402)  (1079 402)  LC_1 Logic Functioning bit
 (45 2)  (1081 402)  (1081 402)  LC_1 Logic Functioning bit
 (26 3)  (1062 403)  (1062 403)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 403)  (1063 403)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 403)  (1064 403)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 403)  (1065 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 403)  (1073 403)  LC_1 Logic Functioning bit
 (39 3)  (1075 403)  (1075 403)  LC_1 Logic Functioning bit
 (40 3)  (1076 403)  (1076 403)  LC_1 Logic Functioning bit
 (42 3)  (1078 403)  (1078 403)  LC_1 Logic Functioning bit
 (46 3)  (1082 403)  (1082 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (1036 404)  (1036 404)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 404)  (1037 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 404)  (1058 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 404)  (1059 404)  routing T_20_25.sp12_h_r_11 <X> T_20_25.lc_trk_g1_3
 (1 5)  (1037 405)  (1037 405)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (25 8)  (1061 408)  (1061 408)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (22 9)  (1058 409)  (1058 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 409)  (1059 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (25 9)  (1061 409)  (1061 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (7 11)  (1043 411)  (1043 411)  Column buffer control bit: LH_colbuf_cntl_2

 (36 12)  (1072 412)  (1072 412)  LC_6 Logic Functioning bit
 (38 12)  (1074 412)  (1074 412)  LC_6 Logic Functioning bit
 (41 12)  (1077 412)  (1077 412)  LC_6 Logic Functioning bit
 (43 12)  (1079 412)  (1079 412)  LC_6 Logic Functioning bit
 (45 12)  (1081 412)  (1081 412)  LC_6 Logic Functioning bit
 (22 13)  (1058 413)  (1058 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1062 413)  (1062 413)  routing T_20_25.lc_trk_g1_3 <X> T_20_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 413)  (1063 413)  routing T_20_25.lc_trk_g1_3 <X> T_20_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 413)  (1065 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 413)  (1073 413)  LC_6 Logic Functioning bit
 (39 13)  (1075 413)  (1075 413)  LC_6 Logic Functioning bit
 (40 13)  (1076 413)  (1076 413)  LC_6 Logic Functioning bit
 (42 13)  (1078 413)  (1078 413)  LC_6 Logic Functioning bit
 (53 13)  (1089 413)  (1089 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1037 414)  (1037 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 415)  (1036 415)  routing T_20_25.glb_netwk_2 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_25

 (11 0)  (1101 400)  (1101 400)  routing T_21_25.sp4_h_r_9 <X> T_21_25.sp4_v_b_2
 (0 2)  (1090 402)  (1090 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 402)  (1091 402)  routing T_21_25.glb_netwk_6 <X> T_21_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 402)  (1092 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 402)  (1098 402)  routing T_21_25.sp4_h_r_5 <X> T_21_25.sp4_h_l_36
 (10 2)  (1100 402)  (1100 402)  routing T_21_25.sp4_h_r_5 <X> T_21_25.sp4_h_l_36
 (0 4)  (1090 404)  (1090 404)  routing T_21_25.lc_trk_g2_2 <X> T_21_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 404)  (1091 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1091 405)  (1091 405)  routing T_21_25.lc_trk_g2_2 <X> T_21_25.wire_logic_cluster/lc_7/cen
 (25 8)  (1115 408)  (1115 408)  routing T_21_25.sp4_v_b_26 <X> T_21_25.lc_trk_g2_2
 (36 8)  (1126 408)  (1126 408)  LC_4 Logic Functioning bit
 (38 8)  (1128 408)  (1128 408)  LC_4 Logic Functioning bit
 (41 8)  (1131 408)  (1131 408)  LC_4 Logic Functioning bit
 (43 8)  (1133 408)  (1133 408)  LC_4 Logic Functioning bit
 (45 8)  (1135 408)  (1135 408)  LC_4 Logic Functioning bit
 (22 9)  (1112 409)  (1112 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 409)  (1113 409)  routing T_21_25.sp4_v_b_26 <X> T_21_25.lc_trk_g2_2
 (26 9)  (1116 409)  (1116 409)  routing T_21_25.lc_trk_g3_3 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 409)  (1117 409)  routing T_21_25.lc_trk_g3_3 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 409)  (1118 409)  routing T_21_25.lc_trk_g3_3 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 409)  (1119 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1127 409)  (1127 409)  LC_4 Logic Functioning bit
 (39 9)  (1129 409)  (1129 409)  LC_4 Logic Functioning bit
 (40 9)  (1130 409)  (1130 409)  LC_4 Logic Functioning bit
 (42 9)  (1132 409)  (1132 409)  LC_4 Logic Functioning bit
 (46 9)  (1136 409)  (1136 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 11)  (1097 411)  (1097 411)  Column buffer control bit: LH_colbuf_cntl_2

 (21 12)  (1111 412)  (1111 412)  routing T_21_25.sp4_v_t_14 <X> T_21_25.lc_trk_g3_3
 (22 12)  (1112 412)  (1112 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 412)  (1113 412)  routing T_21_25.sp4_v_t_14 <X> T_21_25.lc_trk_g3_3
 (1 14)  (1091 414)  (1091 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 415)  (1090 415)  routing T_21_25.glb_netwk_2 <X> T_21_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 415)  (1097 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_25

 (5 0)  (1149 400)  (1149 400)  routing T_22_25.sp4_v_b_0 <X> T_22_25.sp4_h_r_0
 (26 0)  (1170 400)  (1170 400)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 400)  (1171 400)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 400)  (1172 400)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 400)  (1173 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 400)  (1175 400)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 400)  (1176 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 400)  (1177 400)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 400)  (1180 400)  LC_0 Logic Functioning bit
 (6 1)  (1150 401)  (1150 401)  routing T_22_25.sp4_v_b_0 <X> T_22_25.sp4_h_r_0
 (26 1)  (1170 401)  (1170 401)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 401)  (1171 401)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 401)  (1173 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 401)  (1175 401)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 401)  (1176 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 401)  (1178 401)  routing T_22_25.lc_trk_g1_1 <X> T_22_25.input_2_0
 (48 1)  (1192 401)  (1192 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 4)  (1159 404)  (1159 404)  routing T_22_25.bot_op_1 <X> T_22_25.lc_trk_g1_1
 (17 4)  (1161 404)  (1161 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1170 404)  (1170 404)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 404)  (1171 404)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 404)  (1172 404)  routing T_22_25.lc_trk_g3_0 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 404)  (1173 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 404)  (1175 404)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 404)  (1176 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 404)  (1177 404)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 404)  (1179 404)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.input_2_2
 (36 4)  (1180 404)  (1180 404)  LC_2 Logic Functioning bit
 (26 5)  (1170 405)  (1170 405)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 405)  (1171 405)  routing T_22_25.lc_trk_g1_7 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 405)  (1173 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 405)  (1175 405)  routing T_22_25.lc_trk_g2_7 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 405)  (1176 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1178 405)  (1178 405)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.input_2_2
 (48 5)  (1192 405)  (1192 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (1159 406)  (1159 406)  routing T_22_25.bot_op_5 <X> T_22_25.lc_trk_g1_5
 (17 6)  (1161 406)  (1161 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1166 406)  (1166 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (22 10)  (1166 410)  (1166 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 410)  (1167 410)  routing T_22_25.sp4_h_r_31 <X> T_22_25.lc_trk_g2_7
 (24 10)  (1168 410)  (1168 410)  routing T_22_25.sp4_h_r_31 <X> T_22_25.lc_trk_g2_7
 (21 11)  (1165 411)  (1165 411)  routing T_22_25.sp4_h_r_31 <X> T_22_25.lc_trk_g2_7
 (16 13)  (1160 413)  (1160 413)  routing T_22_25.sp12_v_b_8 <X> T_22_25.lc_trk_g3_0
 (17 13)  (1161 413)  (1161 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_23_25

 (12 1)  (1210 401)  (1210 401)  routing T_23_25.sp4_h_r_2 <X> T_23_25.sp4_v_b_2
 (21 2)  (1219 402)  (1219 402)  routing T_23_25.sp4_v_b_7 <X> T_23_25.lc_trk_g0_7
 (22 2)  (1220 402)  (1220 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1221 402)  (1221 402)  routing T_23_25.sp4_v_b_7 <X> T_23_25.lc_trk_g0_7
 (8 4)  (1206 404)  (1206 404)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_4
 (9 4)  (1207 404)  (1207 404)  routing T_23_25.sp4_v_b_4 <X> T_23_25.sp4_h_r_4
 (26 4)  (1224 404)  (1224 404)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 404)  (1226 404)  routing T_23_25.lc_trk_g2_7 <X> T_23_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 404)  (1227 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 404)  (1228 404)  routing T_23_25.lc_trk_g2_7 <X> T_23_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 404)  (1229 404)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 404)  (1230 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 404)  (1234 404)  LC_2 Logic Functioning bit
 (26 5)  (1224 405)  (1224 405)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 405)  (1225 405)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 405)  (1227 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 405)  (1228 405)  routing T_23_25.lc_trk_g2_7 <X> T_23_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 405)  (1229 405)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 405)  (1230 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1231 405)  (1231 405)  routing T_23_25.lc_trk_g2_0 <X> T_23_25.input_2_2
 (48 5)  (1246 405)  (1246 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (1220 406)  (1220 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1224 406)  (1224 406)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (1226 406)  (1226 406)  routing T_23_25.lc_trk_g2_0 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 406)  (1227 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 406)  (1229 406)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 406)  (1230 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 406)  (1232 406)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 406)  (1233 406)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.input_2_3
 (36 6)  (1234 406)  (1234 406)  LC_3 Logic Functioning bit
 (22 7)  (1220 407)  (1220 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1222 407)  (1222 407)  routing T_23_25.bot_op_6 <X> T_23_25.lc_trk_g1_6
 (26 7)  (1224 407)  (1224 407)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 407)  (1227 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 407)  (1229 407)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 407)  (1230 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1232 407)  (1232 407)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.input_2_3
 (35 7)  (1233 407)  (1233 407)  routing T_23_25.lc_trk_g1_6 <X> T_23_25.input_2_3
 (48 7)  (1246 407)  (1246 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 9)  (1215 409)  (1215 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 10)  (1219 410)  (1219 410)  routing T_23_25.sp4_h_r_39 <X> T_23_25.lc_trk_g2_7
 (22 10)  (1220 410)  (1220 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1221 410)  (1221 410)  routing T_23_25.sp4_h_r_39 <X> T_23_25.lc_trk_g2_7
 (24 10)  (1222 410)  (1222 410)  routing T_23_25.sp4_h_r_39 <X> T_23_25.lc_trk_g2_7
 (25 12)  (1223 412)  (1223 412)  routing T_23_25.sp4_v_t_23 <X> T_23_25.lc_trk_g3_2
 (26 12)  (1224 412)  (1224 412)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 412)  (1225 412)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 412)  (1226 412)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 412)  (1227 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 412)  (1229 412)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 412)  (1230 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 412)  (1234 412)  LC_6 Logic Functioning bit
 (22 13)  (1220 413)  (1220 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1221 413)  (1221 413)  routing T_23_25.sp4_v_t_23 <X> T_23_25.lc_trk_g3_2
 (25 13)  (1223 413)  (1223 413)  routing T_23_25.sp4_v_t_23 <X> T_23_25.lc_trk_g3_2
 (26 13)  (1224 413)  (1224 413)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 413)  (1225 413)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 413)  (1227 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 413)  (1228 413)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 413)  (1229 413)  routing T_23_25.lc_trk_g0_7 <X> T_23_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 413)  (1230 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1231 413)  (1231 413)  routing T_23_25.lc_trk_g2_0 <X> T_23_25.input_2_6
 (46 13)  (1244 413)  (1244 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_24_25

 (14 0)  (1266 400)  (1266 400)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g0_0
 (16 0)  (1268 400)  (1268 400)  routing T_24_25.sp4_v_b_1 <X> T_24_25.lc_trk_g0_1
 (17 0)  (1269 400)  (1269 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1270 400)  (1270 400)  routing T_24_25.sp4_v_b_1 <X> T_24_25.lc_trk_g0_1
 (27 0)  (1279 400)  (1279 400)  routing T_24_25.lc_trk_g1_0 <X> T_24_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 400)  (1281 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 400)  (1283 400)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 400)  (1284 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 400)  (1287 400)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.input_2_0
 (36 0)  (1288 400)  (1288 400)  LC_0 Logic Functioning bit
 (8 1)  (1260 401)  (1260 401)  routing T_24_25.sp4_h_l_42 <X> T_24_25.sp4_v_b_1
 (9 1)  (1261 401)  (1261 401)  routing T_24_25.sp4_h_l_42 <X> T_24_25.sp4_v_b_1
 (10 1)  (1262 401)  (1262 401)  routing T_24_25.sp4_h_l_42 <X> T_24_25.sp4_v_b_1
 (14 1)  (1266 401)  (1266 401)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g0_0
 (16 1)  (1268 401)  (1268 401)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g0_0
 (17 1)  (1269 401)  (1269 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (27 1)  (1279 401)  (1279 401)  routing T_24_25.lc_trk_g1_1 <X> T_24_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 401)  (1281 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 401)  (1283 401)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 401)  (1284 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1285 401)  (1285 401)  routing T_24_25.lc_trk_g2_4 <X> T_24_25.input_2_0
 (21 2)  (1273 402)  (1273 402)  routing T_24_25.sp4_v_b_7 <X> T_24_25.lc_trk_g0_7
 (22 2)  (1274 402)  (1274 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1275 402)  (1275 402)  routing T_24_25.sp4_v_b_7 <X> T_24_25.lc_trk_g0_7
 (29 2)  (1281 402)  (1281 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 402)  (1284 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 402)  (1286 402)  routing T_24_25.lc_trk_g1_1 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 402)  (1288 402)  LC_1 Logic Functioning bit
 (29 3)  (1281 403)  (1281 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 403)  (1284 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 403)  (1285 403)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.input_2_1
 (34 3)  (1286 403)  (1286 403)  routing T_24_25.lc_trk_g3_0 <X> T_24_25.input_2_1
 (14 4)  (1266 404)  (1266 404)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g1_0
 (15 4)  (1267 404)  (1267 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (16 4)  (1268 404)  (1268 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (17 4)  (1269 404)  (1269 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 404)  (1270 404)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (27 4)  (1279 404)  (1279 404)  routing T_24_25.lc_trk_g1_0 <X> T_24_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 404)  (1281 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 404)  (1283 404)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 404)  (1284 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 404)  (1288 404)  LC_2 Logic Functioning bit
 (14 5)  (1266 405)  (1266 405)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g1_0
 (16 5)  (1268 405)  (1268 405)  routing T_24_25.sp4_v_b_8 <X> T_24_25.lc_trk_g1_0
 (17 5)  (1269 405)  (1269 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1270 405)  (1270 405)  routing T_24_25.sp4_h_l_4 <X> T_24_25.lc_trk_g1_1
 (27 5)  (1279 405)  (1279 405)  routing T_24_25.lc_trk_g1_1 <X> T_24_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 405)  (1281 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 405)  (1283 405)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 405)  (1284 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1285 405)  (1285 405)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.input_2_2
 (34 5)  (1286 405)  (1286 405)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.input_2_2
 (35 5)  (1287 405)  (1287 405)  routing T_24_25.lc_trk_g3_3 <X> T_24_25.input_2_2
 (22 8)  (1274 408)  (1274 408)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1276 408)  (1276 408)  routing T_24_25.tnr_op_3 <X> T_24_25.lc_trk_g2_3
 (28 8)  (1280 408)  (1280 408)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 408)  (1281 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 408)  (1283 408)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 408)  (1285 408)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 408)  (1286 408)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 408)  (1289 408)  LC_4 Logic Functioning bit
 (38 8)  (1290 408)  (1290 408)  LC_4 Logic Functioning bit
 (42 8)  (1294 408)  (1294 408)  LC_4 Logic Functioning bit
 (43 8)  (1295 408)  (1295 408)  LC_4 Logic Functioning bit
 (52 8)  (1304 408)  (1304 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1274 409)  (1274 409)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 409)  (1276 409)  routing T_24_25.tnr_op_2 <X> T_24_25.lc_trk_g2_2
 (26 9)  (1278 409)  (1278 409)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 409)  (1280 409)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 409)  (1282 409)  routing T_24_25.lc_trk_g2_3 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 409)  (1284 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1285 409)  (1285 409)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.input_2_4
 (34 9)  (1286 409)  (1286 409)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.input_2_4
 (36 9)  (1288 409)  (1288 409)  LC_4 Logic Functioning bit
 (37 9)  (1289 409)  (1289 409)  LC_4 Logic Functioning bit
 (42 9)  (1294 409)  (1294 409)  LC_4 Logic Functioning bit
 (43 9)  (1295 409)  (1295 409)  LC_4 Logic Functioning bit
 (9 10)  (1261 410)  (1261 410)  routing T_24_25.sp4_v_b_7 <X> T_24_25.sp4_h_l_42
 (15 10)  (1267 410)  (1267 410)  routing T_24_25.sp4_h_r_45 <X> T_24_25.lc_trk_g2_5
 (16 10)  (1268 410)  (1268 410)  routing T_24_25.sp4_h_r_45 <X> T_24_25.lc_trk_g2_5
 (17 10)  (1269 410)  (1269 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1270 410)  (1270 410)  routing T_24_25.sp4_h_r_45 <X> T_24_25.lc_trk_g2_5
 (17 11)  (1269 411)  (1269 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1270 411)  (1270 411)  routing T_24_25.sp4_h_r_45 <X> T_24_25.lc_trk_g2_5
 (14 12)  (1266 412)  (1266 412)  routing T_24_25.sp4_v_b_24 <X> T_24_25.lc_trk_g3_0
 (15 12)  (1267 412)  (1267 412)  routing T_24_25.tnr_op_1 <X> T_24_25.lc_trk_g3_1
 (17 12)  (1269 412)  (1269 412)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1273 412)  (1273 412)  routing T_24_25.sp4_v_t_14 <X> T_24_25.lc_trk_g3_3
 (22 12)  (1274 412)  (1274 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1275 412)  (1275 412)  routing T_24_25.sp4_v_t_14 <X> T_24_25.lc_trk_g3_3
 (16 13)  (1268 413)  (1268 413)  routing T_24_25.sp4_v_b_24 <X> T_24_25.lc_trk_g3_0
 (17 13)  (1269 413)  (1269 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (29 14)  (1281 414)  (1281 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 414)  (1284 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 414)  (1286 414)  routing T_24_25.lc_trk_g1_1 <X> T_24_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 414)  (1287 414)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.input_2_7
 (36 14)  (1288 414)  (1288 414)  LC_7 Logic Functioning bit
 (15 15)  (1267 415)  (1267 415)  routing T_24_25.tnr_op_4 <X> T_24_25.lc_trk_g3_4
 (17 15)  (1269 415)  (1269 415)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (29 15)  (1281 415)  (1281 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1284 415)  (1284 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1285 415)  (1285 415)  routing T_24_25.lc_trk_g2_5 <X> T_24_25.input_2_7


RAM_Tile_25_25

 (15 0)  (1321 400)  (1321 400)  routing T_25_25.lft_op_1 <X> T_25_25.lc_trk_g0_1
 (17 0)  (1323 400)  (1323 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1324 400)  (1324 400)  routing T_25_25.lft_op_1 <X> T_25_25.lc_trk_g0_1
 (27 0)  (1333 400)  (1333 400)  routing T_25_25.lc_trk_g1_0 <X> T_25_25.wire_bram/ram/WDATA_15
 (29 0)  (1335 400)  (1335 400)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_0 wire_bram/ram/WDATA_15
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 402)  (1327 402)  routing T_25_25.sp4_v_b_7 <X> T_25_25.lc_trk_g0_7
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 402)  (1329 402)  routing T_25_25.sp4_v_b_7 <X> T_25_25.lc_trk_g0_7
 (28 2)  (1334 402)  (1334 402)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/WDATA_14
 (29 2)  (1335 402)  (1335 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_14
 (30 2)  (1336 402)  (1336 402)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/WDATA_14
 (14 3)  (1320 403)  (1320 403)  routing T_25_25.sp4_r_v_b_28 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 4)  (1320 404)  (1320 404)  routing T_25_25.lft_op_0 <X> T_25_25.lc_trk_g1_0
 (25 4)  (1331 404)  (1331 404)  routing T_25_25.lft_op_2 <X> T_25_25.lc_trk_g1_2
 (29 4)  (1335 404)  (1335 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_13
 (15 5)  (1321 405)  (1321 405)  routing T_25_25.lft_op_0 <X> T_25_25.lc_trk_g1_0
 (17 5)  (1323 405)  (1323 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1330 405)  (1330 405)  routing T_25_25.lft_op_2 <X> T_25_25.lc_trk_g1_2
 (12 6)  (1318 406)  (1318 406)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (22 6)  (1328 406)  (1328 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (1333 406)  (1333 406)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_12
 (28 6)  (1334 406)  (1334 406)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_12
 (29 6)  (1335 406)  (1335 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_12
 (30 6)  (1336 406)  (1336 406)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_12
 (11 7)  (1317 407)  (1317 407)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (21 7)  (1327 407)  (1327 407)  routing T_25_25.sp4_r_v_b_31 <X> T_25_25.lc_trk_g1_7
 (14 8)  (1320 408)  (1320 408)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g2_0
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (14 9)  (1320 409)  (1320 409)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_v_b_32 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (18 9)  (1324 409)  (1324 409)  routing T_25_25.sp4_r_v_b_33 <X> T_25_25.lc_trk_g2_1
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (3 10)  (1309 410)  (1309 410)  routing T_25_25.sp12_v_t_22 <X> T_25_25.sp12_h_l_22
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (22 10)  (1328 410)  (1328 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 410)  (1329 410)  routing T_25_25.sp12_v_t_12 <X> T_25_25.lc_trk_g2_7
 (25 10)  (1331 410)  (1331 410)  routing T_25_25.sp4_v_t_19 <X> T_25_25.lc_trk_g2_6
 (26 10)  (1332 410)  (1332 410)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_5
 (27 10)  (1333 410)  (1333 410)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_10
 (28 10)  (1334 410)  (1334 410)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_10
 (29 10)  (1335 410)  (1335 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_19 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_v_t_19 <X> T_25_25.lc_trk_g2_6
 (26 11)  (1332 411)  (1332 411)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_5
 (28 11)  (1334 411)  (1334 411)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (30 11)  (1336 411)  (1336 411)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_10
 (22 12)  (1328 412)  (1328 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1332 412)  (1332 412)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (27 12)  (1333 412)  (1333 412)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_9
 (29 12)  (1335 412)  (1335 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_9
 (26 13)  (1332 413)  (1332 413)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (27 13)  (1333 413)  (1333 413)  routing T_25_25.lc_trk_g1_7 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (30 13)  (1336 413)  (1336 413)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_9
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (5 14)  (1311 414)  (1311 414)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_h_l_44
 (15 14)  (1321 414)  (1321 414)  routing T_25_25.sp4_h_r_37 <X> T_25_25.lc_trk_g3_5
 (16 14)  (1322 414)  (1322 414)  routing T_25_25.sp4_h_r_37 <X> T_25_25.lc_trk_g3_5
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 414)  (1324 414)  routing T_25_25.sp4_h_r_37 <X> T_25_25.lc_trk_g3_5
 (26 14)  (1332 414)  (1332 414)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_7
 (28 14)  (1334 414)  (1334 414)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_8
 (29 14)  (1335 414)  (1335 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 414)  (1336 414)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_8
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.wire_bram/ram/RE
 (6 15)  (1312 415)  (1312 415)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_h_l_44
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (30 15)  (1336 415)  (1336 415)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_8


LogicTile_26_25

 (4 10)  (1352 410)  (1352 410)  routing T_26_25.sp4_v_b_10 <X> T_26_25.sp4_v_t_43
 (6 10)  (1354 410)  (1354 410)  routing T_26_25.sp4_v_b_10 <X> T_26_25.sp4_v_t_43


LogicTile_27_25

 (3 0)  (1405 400)  (1405 400)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_v_b_0
 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23
 (12 2)  (1414 402)  (1414 402)  routing T_27_25.sp4_v_t_45 <X> T_27_25.sp4_h_l_39
 (11 3)  (1413 403)  (1413 403)  routing T_27_25.sp4_v_t_45 <X> T_27_25.sp4_h_l_39
 (13 3)  (1415 403)  (1415 403)  routing T_27_25.sp4_v_t_45 <X> T_27_25.sp4_h_l_39


LogicTile_28_25

 (4 14)  (1460 414)  (1460 414)  routing T_28_25.sp4_v_b_1 <X> T_28_25.sp4_v_t_44
 (6 14)  (1462 414)  (1462 414)  routing T_28_25.sp4_v_b_1 <X> T_28_25.sp4_v_t_44
 (11 14)  (1467 414)  (1467 414)  routing T_28_25.sp4_v_b_3 <X> T_28_25.sp4_v_t_46
 (13 14)  (1469 414)  (1469 414)  routing T_28_25.sp4_v_b_3 <X> T_28_25.sp4_v_t_46


LogicTile_29_25

 (4 0)  (1514 400)  (1514 400)  routing T_29_25.sp4_v_t_41 <X> T_29_25.sp4_v_b_0
 (6 0)  (1516 400)  (1516 400)  routing T_29_25.sp4_v_t_41 <X> T_29_25.sp4_v_b_0
 (8 5)  (1518 405)  (1518 405)  routing T_29_25.sp4_v_t_36 <X> T_29_25.sp4_v_b_4
 (10 5)  (1520 405)  (1520 405)  routing T_29_25.sp4_v_t_36 <X> T_29_25.sp4_v_b_4


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (19 2)  (145 386)  (145 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (27 0)  (369 384)  (369 384)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_0
 (37 0)  (379 384)  (379 384)  LC_0 Logic Functioning bit
 (39 0)  (381 384)  (381 384)  LC_0 Logic Functioning bit
 (44 0)  (386 384)  (386 384)  LC_0 Logic Functioning bit
 (45 0)  (387 384)  (387 384)  LC_0 Logic Functioning bit
 (53 0)  (395 384)  (395 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (19 1)  (361 385)  (361 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (364 385)  (364 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 385)  (367 385)  routing T_7_24.sp4_r_v_b_33 <X> T_7_24.lc_trk_g0_2
 (26 1)  (368 385)  (368 385)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 385)  (375 385)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_0
 (34 1)  (376 385)  (376 385)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_0
 (35 1)  (377 385)  (377 385)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_0
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (1 2)  (343 386)  (343 386)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 386)  (369 386)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 386)  (370 386)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 386)  (371 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 386)  (379 386)  LC_1 Logic Functioning bit
 (39 2)  (381 386)  (381 386)  LC_1 Logic Functioning bit
 (44 2)  (386 386)  (386 386)  LC_1 Logic Functioning bit
 (45 2)  (387 386)  (387 386)  LC_1 Logic Functioning bit
 (28 3)  (370 387)  (370 387)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (383 387)  (383 387)  LC_1 Logic Functioning bit
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (47 3)  (389 387)  (389 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (356 388)  (356 388)  routing T_7_24.wire_logic_cluster/lc_0/out <X> T_7_24.lc_trk_g1_0
 (21 4)  (363 388)  (363 388)  routing T_7_24.wire_logic_cluster/lc_3/out <X> T_7_24.lc_trk_g1_3
 (22 4)  (364 388)  (364 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 388)  (367 388)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g1_2
 (27 4)  (369 388)  (369 388)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (39 4)  (381 388)  (381 388)  LC_2 Logic Functioning bit
 (44 4)  (386 388)  (386 388)  LC_2 Logic Functioning bit
 (45 4)  (387 388)  (387 388)  LC_2 Logic Functioning bit
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 389)  (364 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 389)  (372 389)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (383 389)  (383 389)  LC_2 Logic Functioning bit
 (43 5)  (385 389)  (385 389)  LC_2 Logic Functioning bit
 (47 5)  (389 389)  (389 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (359 390)  (359 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 390)  (360 390)  routing T_7_24.wire_logic_cluster/lc_5/out <X> T_7_24.lc_trk_g1_5
 (21 6)  (363 390)  (363 390)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g1_7
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 390)  (367 390)  routing T_7_24.wire_logic_cluster/lc_6/out <X> T_7_24.lc_trk_g1_6
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (379 390)  (379 390)  LC_3 Logic Functioning bit
 (39 6)  (381 390)  (381 390)  LC_3 Logic Functioning bit
 (44 6)  (386 390)  (386 390)  LC_3 Logic Functioning bit
 (45 6)  (387 390)  (387 390)  LC_3 Logic Functioning bit
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (370 391)  (370 391)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 391)  (372 391)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (383 391)  (383 391)  LC_3 Logic Functioning bit
 (43 7)  (385 391)  (385 391)  LC_3 Logic Functioning bit
 (47 7)  (389 391)  (389 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (359 392)  (359 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (369 392)  (369 392)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 392)  (370 392)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 392)  (371 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 392)  (372 392)  routing T_7_24.lc_trk_g3_4 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 392)  (379 392)  LC_4 Logic Functioning bit
 (39 8)  (381 392)  (381 392)  LC_4 Logic Functioning bit
 (44 8)  (386 392)  (386 392)  LC_4 Logic Functioning bit
 (45 8)  (387 392)  (387 392)  LC_4 Logic Functioning bit
 (46 8)  (388 392)  (388 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (360 393)  (360 393)  routing T_7_24.sp4_r_v_b_33 <X> T_7_24.lc_trk_g2_1
 (26 9)  (368 393)  (368 393)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 393)  (371 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (383 393)  (383 393)  LC_4 Logic Functioning bit
 (43 9)  (385 393)  (385 393)  LC_4 Logic Functioning bit
 (27 10)  (369 394)  (369 394)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 394)  (372 394)  routing T_7_24.lc_trk_g1_5 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (39 10)  (381 394)  (381 394)  LC_5 Logic Functioning bit
 (44 10)  (386 394)  (386 394)  LC_5 Logic Functioning bit
 (45 10)  (387 394)  (387 394)  LC_5 Logic Functioning bit
 (28 11)  (370 395)  (370 395)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (383 395)  (383 395)  LC_5 Logic Functioning bit
 (43 11)  (385 395)  (385 395)  LC_5 Logic Functioning bit
 (47 11)  (389 395)  (389 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 396)  (360 396)  routing T_7_24.wire_logic_cluster/lc_1/out <X> T_7_24.lc_trk_g3_1
 (27 12)  (369 396)  (369 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (379 396)  (379 396)  LC_6 Logic Functioning bit
 (39 12)  (381 396)  (381 396)  LC_6 Logic Functioning bit
 (44 12)  (386 396)  (386 396)  LC_6 Logic Functioning bit
 (45 12)  (387 396)  (387 396)  LC_6 Logic Functioning bit
 (46 12)  (388 396)  (388 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (359 397)  (359 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (368 397)  (368 397)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 397)  (372 397)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (383 397)  (383 397)  LC_6 Logic Functioning bit
 (43 13)  (385 397)  (385 397)  LC_6 Logic Functioning bit
 (0 14)  (342 398)  (342 398)  routing T_7_24.glb_netwk_4 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 398)  (343 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 398)  (356 398)  routing T_7_24.wire_logic_cluster/lc_4/out <X> T_7_24.lc_trk_g3_4
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (369 398)  (369 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 398)  (372 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (379 398)  (379 398)  LC_7 Logic Functioning bit
 (39 14)  (381 398)  (381 398)  LC_7 Logic Functioning bit
 (44 14)  (386 398)  (386 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (359 399)  (359 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 399)  (372 399)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (41 15)  (383 399)  (383 399)  LC_7 Logic Functioning bit
 (43 15)  (385 399)  (385 399)  LC_7 Logic Functioning bit
 (47 15)  (389 399)  (389 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_8_24

 (10 7)  (406 391)  (406 391)  routing T_8_24.sp4_h_l_46 <X> T_8_24.sp4_v_t_41
 (6 10)  (402 394)  (402 394)  routing T_8_24.sp4_h_l_36 <X> T_8_24.sp4_v_t_43
 (11 10)  (407 394)  (407 394)  routing T_8_24.sp4_h_l_38 <X> T_8_24.sp4_v_t_45
 (8 11)  (404 395)  (404 395)  routing T_8_24.sp4_h_l_42 <X> T_8_24.sp4_v_t_42


LogicTile_9_24

 (5 3)  (443 387)  (443 387)  routing T_9_24.sp4_h_l_37 <X> T_9_24.sp4_v_t_37
 (10 12)  (448 396)  (448 396)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_h_r_10
 (6 14)  (444 398)  (444 398)  routing T_9_24.sp4_h_l_41 <X> T_9_24.sp4_v_t_44
 (8 15)  (446 399)  (446 399)  routing T_9_24.sp4_h_l_47 <X> T_9_24.sp4_v_t_47


LogicTile_10_24

 (19 6)  (511 390)  (511 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (9 0)  (663 384)  (663 384)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_h_r_1
 (10 0)  (664 384)  (664 384)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_h_r_1


LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_17_24

 (8 1)  (882 385)  (882 385)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_v_b_1
 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_v_b_1
 (19 8)  (893 392)  (893 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (11 0)  (993 384)  (993 384)  routing T_19_24.sp4_v_t_46 <X> T_19_24.sp4_v_b_2
 (12 1)  (994 385)  (994 385)  routing T_19_24.sp4_v_t_46 <X> T_19_24.sp4_v_b_2
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (3 8)  (1039 392)  (1039 392)  routing T_20_24.sp12_h_r_1 <X> T_20_24.sp12_v_b_1
 (3 9)  (1039 393)  (1039 393)  routing T_20_24.sp12_h_r_1 <X> T_20_24.sp12_v_b_1
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (3 0)  (1093 384)  (1093 384)  routing T_21_24.sp12_h_r_0 <X> T_21_24.sp12_v_b_0
 (10 0)  (1100 384)  (1100 384)  routing T_21_24.sp4_v_t_45 <X> T_21_24.sp4_h_r_1
 (25 0)  (1115 384)  (1115 384)  routing T_21_24.sp4_v_b_2 <X> T_21_24.lc_trk_g0_2
 (3 1)  (1093 385)  (1093 385)  routing T_21_24.sp12_h_r_0 <X> T_21_24.sp12_v_b_0
 (22 1)  (1112 385)  (1112 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1113 385)  (1113 385)  routing T_21_24.sp4_v_b_2 <X> T_21_24.lc_trk_g0_2
 (15 5)  (1105 389)  (1105 389)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g1_0
 (16 5)  (1106 389)  (1106 389)  routing T_21_24.sp4_v_t_5 <X> T_21_24.lc_trk_g1_0
 (17 5)  (1107 389)  (1107 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (12 8)  (1102 392)  (1102 392)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_h_r_8
 (11 9)  (1101 393)  (1101 393)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_h_r_8
 (13 9)  (1103 393)  (1103 393)  routing T_21_24.sp4_v_b_2 <X> T_21_24.sp4_h_r_8
 (14 10)  (1104 394)  (1104 394)  routing T_21_24.sp4_v_b_36 <X> T_21_24.lc_trk_g2_4
 (16 10)  (1106 394)  (1106 394)  routing T_21_24.sp12_v_t_10 <X> T_21_24.lc_trk_g2_5
 (17 10)  (1107 394)  (1107 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (1104 395)  (1104 395)  routing T_21_24.sp4_v_b_36 <X> T_21_24.lc_trk_g2_4
 (16 11)  (1106 395)  (1106 395)  routing T_21_24.sp4_v_b_36 <X> T_21_24.lc_trk_g2_4
 (17 11)  (1107 395)  (1107 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (5 12)  (1095 396)  (1095 396)  routing T_21_24.sp4_v_b_3 <X> T_21_24.sp4_h_r_9
 (27 12)  (1117 396)  (1117 396)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 396)  (1119 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 396)  (1121 396)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 396)  (1122 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 396)  (1123 396)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 396)  (1125 396)  routing T_21_24.lc_trk_g2_4 <X> T_21_24.input_2_6
 (36 12)  (1126 396)  (1126 396)  LC_6 Logic Functioning bit
 (4 13)  (1094 397)  (1094 397)  routing T_21_24.sp4_v_b_3 <X> T_21_24.sp4_h_r_9
 (6 13)  (1096 397)  (1096 397)  routing T_21_24.sp4_v_b_3 <X> T_21_24.sp4_h_r_9
 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (1116 397)  (1116 397)  routing T_21_24.lc_trk_g0_2 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 397)  (1119 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1122 397)  (1122 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1123 397)  (1123 397)  routing T_21_24.lc_trk_g2_4 <X> T_21_24.input_2_6
 (52 13)  (1142 397)  (1142 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (25 0)  (1169 384)  (1169 384)  routing T_22_24.sp4_v_b_2 <X> T_22_24.lc_trk_g0_2
 (22 1)  (1166 385)  (1166 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 385)  (1167 385)  routing T_22_24.sp4_v_b_2 <X> T_22_24.lc_trk_g0_2
 (0 2)  (1144 386)  (1144 386)  routing T_22_24.glb_netwk_6 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 386)  (1145 386)  routing T_22_24.glb_netwk_6 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 386)  (1146 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 386)  (1170 386)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.wire_logic_cluster/lc_1/in_0
 (36 2)  (1180 386)  (1180 386)  LC_1 Logic Functioning bit
 (38 2)  (1182 386)  (1182 386)  LC_1 Logic Functioning bit
 (41 2)  (1185 386)  (1185 386)  LC_1 Logic Functioning bit
 (43 2)  (1187 386)  (1187 386)  LC_1 Logic Functioning bit
 (45 2)  (1189 386)  (1189 386)  LC_1 Logic Functioning bit
 (28 3)  (1172 387)  (1172 387)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 387)  (1173 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 387)  (1181 387)  LC_1 Logic Functioning bit
 (39 3)  (1183 387)  (1183 387)  LC_1 Logic Functioning bit
 (40 3)  (1184 387)  (1184 387)  LC_1 Logic Functioning bit
 (42 3)  (1186 387)  (1186 387)  LC_1 Logic Functioning bit
 (1 4)  (1145 388)  (1145 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 388)  (1149 388)  routing T_22_24.sp4_v_b_3 <X> T_22_24.sp4_h_r_3
 (1 5)  (1145 389)  (1145 389)  routing T_22_24.lc_trk_g0_2 <X> T_22_24.wire_logic_cluster/lc_7/cen
 (6 5)  (1150 389)  (1150 389)  routing T_22_24.sp4_v_b_3 <X> T_22_24.sp4_h_r_3
 (17 10)  (1161 394)  (1161 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (31 10)  (1175 394)  (1175 394)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 394)  (1176 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 394)  (1177 394)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 394)  (1178 394)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 394)  (1180 394)  LC_5 Logic Functioning bit
 (37 10)  (1181 394)  (1181 394)  LC_5 Logic Functioning bit
 (38 10)  (1182 394)  (1182 394)  LC_5 Logic Functioning bit
 (39 10)  (1183 394)  (1183 394)  LC_5 Logic Functioning bit
 (45 10)  (1189 394)  (1189 394)  LC_5 Logic Functioning bit
 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (1162 395)  (1162 395)  routing T_22_24.sp4_r_v_b_37 <X> T_22_24.lc_trk_g2_5
 (31 11)  (1175 395)  (1175 395)  routing T_22_24.lc_trk_g3_7 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 395)  (1180 395)  LC_5 Logic Functioning bit
 (37 11)  (1181 395)  (1181 395)  LC_5 Logic Functioning bit
 (38 11)  (1182 395)  (1182 395)  LC_5 Logic Functioning bit
 (39 11)  (1183 395)  (1183 395)  LC_5 Logic Functioning bit
 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (1 14)  (1145 398)  (1145 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 398)  (1166 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (1144 399)  (1144 399)  routing T_22_24.glb_netwk_2 <X> T_22_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1165 399)  (1165 399)  routing T_22_24.sp4_r_v_b_47 <X> T_22_24.lc_trk_g3_7


LogicTile_23_24

 (8 0)  (1206 384)  (1206 384)  routing T_23_24.sp4_v_b_7 <X> T_23_24.sp4_h_r_1
 (9 0)  (1207 384)  (1207 384)  routing T_23_24.sp4_v_b_7 <X> T_23_24.sp4_h_r_1
 (10 0)  (1208 384)  (1208 384)  routing T_23_24.sp4_v_b_7 <X> T_23_24.sp4_h_r_1
 (12 0)  (1210 384)  (1210 384)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_r_2
 (15 0)  (1213 384)  (1213 384)  routing T_23_24.sp4_v_b_17 <X> T_23_24.lc_trk_g0_1
 (16 0)  (1214 384)  (1214 384)  routing T_23_24.sp4_v_b_17 <X> T_23_24.lc_trk_g0_1
 (17 0)  (1215 384)  (1215 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (11 1)  (1209 385)  (1209 385)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_r_2
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 386)  (1199 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 388)  (1198 388)  routing T_23_24.lc_trk_g2_2 <X> T_23_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 388)  (1199 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1203 388)  (1203 388)  routing T_23_24.sp4_v_b_3 <X> T_23_24.sp4_h_r_3
 (21 4)  (1219 388)  (1219 388)  routing T_23_24.wire_logic_cluster/lc_3/out <X> T_23_24.lc_trk_g1_3
 (22 4)  (1220 388)  (1220 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1224 388)  (1224 388)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 388)  (1227 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 388)  (1229 388)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 388)  (1230 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 388)  (1231 388)  routing T_23_24.lc_trk_g2_5 <X> T_23_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 388)  (1234 388)  LC_2 Logic Functioning bit
 (46 4)  (1244 388)  (1244 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1199 389)  (1199 389)  routing T_23_24.lc_trk_g2_2 <X> T_23_24.wire_logic_cluster/lc_7/cen
 (6 5)  (1204 389)  (1204 389)  routing T_23_24.sp4_v_b_3 <X> T_23_24.sp4_h_r_3
 (27 5)  (1225 389)  (1225 389)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 389)  (1226 389)  routing T_23_24.lc_trk_g3_5 <X> T_23_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 389)  (1227 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (1230 389)  (1230 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1232 389)  (1232 389)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.input_2_2
 (35 5)  (1233 389)  (1233 389)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.input_2_2
 (26 6)  (1224 390)  (1224 390)  routing T_23_24.lc_trk_g3_4 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (36 6)  (1234 390)  (1234 390)  LC_3 Logic Functioning bit
 (38 6)  (1236 390)  (1236 390)  LC_3 Logic Functioning bit
 (41 6)  (1239 390)  (1239 390)  LC_3 Logic Functioning bit
 (43 6)  (1241 390)  (1241 390)  LC_3 Logic Functioning bit
 (45 6)  (1243 390)  (1243 390)  LC_3 Logic Functioning bit
 (27 7)  (1225 391)  (1225 391)  routing T_23_24.lc_trk_g3_4 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 391)  (1226 391)  routing T_23_24.lc_trk_g3_4 <X> T_23_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 391)  (1227 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 391)  (1235 391)  LC_3 Logic Functioning bit
 (39 7)  (1237 391)  (1237 391)  LC_3 Logic Functioning bit
 (40 7)  (1238 391)  (1238 391)  LC_3 Logic Functioning bit
 (42 7)  (1240 391)  (1240 391)  LC_3 Logic Functioning bit
 (22 9)  (1220 393)  (1220 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 10)  (1215 394)  (1215 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (7 11)  (1205 395)  (1205 395)  Column buffer control bit: LH_colbuf_cntl_2

 (8 12)  (1206 396)  (1206 396)  routing T_23_24.sp4_v_b_4 <X> T_23_24.sp4_h_r_10
 (9 12)  (1207 396)  (1207 396)  routing T_23_24.sp4_v_b_4 <X> T_23_24.sp4_h_r_10
 (10 12)  (1208 396)  (1208 396)  routing T_23_24.sp4_v_b_4 <X> T_23_24.sp4_h_r_10
 (31 12)  (1229 396)  (1229 396)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 396)  (1230 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 396)  (1231 396)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 396)  (1232 396)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 396)  (1234 396)  LC_6 Logic Functioning bit
 (37 12)  (1235 396)  (1235 396)  LC_6 Logic Functioning bit
 (38 12)  (1236 396)  (1236 396)  LC_6 Logic Functioning bit
 (39 12)  (1237 396)  (1237 396)  LC_6 Logic Functioning bit
 (45 12)  (1243 396)  (1243 396)  LC_6 Logic Functioning bit
 (31 13)  (1229 397)  (1229 397)  routing T_23_24.lc_trk_g3_6 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 397)  (1234 397)  LC_6 Logic Functioning bit
 (37 13)  (1235 397)  (1235 397)  LC_6 Logic Functioning bit
 (38 13)  (1236 397)  (1236 397)  LC_6 Logic Functioning bit
 (39 13)  (1237 397)  (1237 397)  LC_6 Logic Functioning bit
 (1 14)  (1199 398)  (1199 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 398)  (1215 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1223 398)  (1223 398)  routing T_23_24.sp4_v_b_38 <X> T_23_24.lc_trk_g3_6
 (0 15)  (1198 399)  (1198 399)  routing T_23_24.glb_netwk_2 <X> T_23_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1212 399)  (1212 399)  routing T_23_24.sp4_r_v_b_44 <X> T_23_24.lc_trk_g3_4
 (17 15)  (1215 399)  (1215 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1220 399)  (1220 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 399)  (1221 399)  routing T_23_24.sp4_v_b_38 <X> T_23_24.lc_trk_g3_6
 (25 15)  (1223 399)  (1223 399)  routing T_23_24.sp4_v_b_38 <X> T_23_24.lc_trk_g3_6


LogicTile_24_24

 (22 0)  (1274 384)  (1274 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1278 384)  (1278 384)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.wire_logic_cluster/lc_0/in_0
 (37 0)  (1289 384)  (1289 384)  LC_0 Logic Functioning bit
 (39 0)  (1291 384)  (1291 384)  LC_0 Logic Functioning bit
 (40 0)  (1292 384)  (1292 384)  LC_0 Logic Functioning bit
 (42 0)  (1294 384)  (1294 384)  LC_0 Logic Functioning bit
 (51 0)  (1303 384)  (1303 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (1273 385)  (1273 385)  routing T_24_24.sp4_r_v_b_32 <X> T_24_24.lc_trk_g0_3
 (22 1)  (1274 385)  (1274 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 385)  (1275 385)  routing T_24_24.sp4_v_b_18 <X> T_24_24.lc_trk_g0_2
 (24 1)  (1276 385)  (1276 385)  routing T_24_24.sp4_v_b_18 <X> T_24_24.lc_trk_g0_2
 (28 1)  (1280 385)  (1280 385)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 385)  (1281 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 385)  (1288 385)  LC_0 Logic Functioning bit
 (38 1)  (1290 385)  (1290 385)  LC_0 Logic Functioning bit
 (41 1)  (1293 385)  (1293 385)  LC_0 Logic Functioning bit
 (43 1)  (1295 385)  (1295 385)  LC_0 Logic Functioning bit
 (14 3)  (1266 387)  (1266 387)  routing T_24_24.sp4_r_v_b_28 <X> T_24_24.lc_trk_g0_4
 (17 3)  (1269 387)  (1269 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 6)  (1267 390)  (1267 390)  routing T_24_24.sp4_v_b_21 <X> T_24_24.lc_trk_g1_5
 (16 6)  (1268 390)  (1268 390)  routing T_24_24.sp4_v_b_21 <X> T_24_24.lc_trk_g1_5
 (17 6)  (1269 390)  (1269 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1278 390)  (1278 390)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 390)  (1279 390)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 390)  (1281 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 390)  (1282 390)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 390)  (1284 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 390)  (1287 390)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_3
 (36 6)  (1288 390)  (1288 390)  LC_3 Logic Functioning bit
 (22 7)  (1274 391)  (1274 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1277 391)  (1277 391)  routing T_24_24.sp4_r_v_b_30 <X> T_24_24.lc_trk_g1_6
 (28 7)  (1280 391)  (1280 391)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 391)  (1281 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 391)  (1283 391)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 391)  (1284 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1285 391)  (1285 391)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_3
 (34 7)  (1286 391)  (1286 391)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.input_2_3
 (53 7)  (1305 391)  (1305 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (1260 392)  (1260 392)  routing T_24_24.sp4_v_b_1 <X> T_24_24.sp4_h_r_7
 (9 8)  (1261 392)  (1261 392)  routing T_24_24.sp4_v_b_1 <X> T_24_24.sp4_h_r_7
 (10 8)  (1262 392)  (1262 392)  routing T_24_24.sp4_v_b_1 <X> T_24_24.sp4_h_r_7
 (26 8)  (1278 392)  (1278 392)  routing T_24_24.lc_trk_g0_4 <X> T_24_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 392)  (1279 392)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 392)  (1281 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 392)  (1282 392)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 392)  (1284 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 392)  (1293 392)  LC_4 Logic Functioning bit
 (43 8)  (1295 392)  (1295 392)  LC_4 Logic Functioning bit
 (51 8)  (1303 392)  (1303 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (1281 393)  (1281 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 393)  (1282 393)  routing T_24_24.lc_trk_g1_6 <X> T_24_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 393)  (1283 393)  routing T_24_24.lc_trk_g0_3 <X> T_24_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 393)  (1288 393)  LC_4 Logic Functioning bit
 (37 9)  (1289 393)  (1289 393)  LC_4 Logic Functioning bit
 (38 9)  (1290 393)  (1290 393)  LC_4 Logic Functioning bit
 (39 9)  (1291 393)  (1291 393)  LC_4 Logic Functioning bit
 (40 9)  (1292 393)  (1292 393)  LC_4 Logic Functioning bit
 (42 9)  (1294 393)  (1294 393)  LC_4 Logic Functioning bit
 (15 10)  (1267 394)  (1267 394)  routing T_24_24.sp4_h_r_45 <X> T_24_24.lc_trk_g2_5
 (16 10)  (1268 394)  (1268 394)  routing T_24_24.sp4_h_r_45 <X> T_24_24.lc_trk_g2_5
 (17 10)  (1269 394)  (1269 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1270 394)  (1270 394)  routing T_24_24.sp4_h_r_45 <X> T_24_24.lc_trk_g2_5
 (26 10)  (1278 394)  (1278 394)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 394)  (1279 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 394)  (1281 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 394)  (1282 394)  routing T_24_24.lc_trk_g1_5 <X> T_24_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 394)  (1284 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 394)  (1288 394)  LC_5 Logic Functioning bit
 (14 11)  (1266 395)  (1266 395)  routing T_24_24.sp4_r_v_b_36 <X> T_24_24.lc_trk_g2_4
 (17 11)  (1269 395)  (1269 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1270 395)  (1270 395)  routing T_24_24.sp4_h_r_45 <X> T_24_24.lc_trk_g2_5
 (28 11)  (1280 395)  (1280 395)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 395)  (1281 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 395)  (1283 395)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 395)  (1284 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1285 395)  (1285 395)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.input_2_5
 (34 11)  (1286 395)  (1286 395)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.input_2_5
 (53 11)  (1305 395)  (1305 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (1266 397)  (1266 397)  routing T_24_24.sp4_r_v_b_40 <X> T_24_24.lc_trk_g3_0
 (17 13)  (1269 397)  (1269 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (1266 398)  (1266 398)  routing T_24_24.sp4_h_r_36 <X> T_24_24.lc_trk_g3_4
 (15 15)  (1267 399)  (1267 399)  routing T_24_24.sp4_h_r_36 <X> T_24_24.lc_trk_g3_4
 (16 15)  (1268 399)  (1268 399)  routing T_24_24.sp4_h_r_36 <X> T_24_24.lc_trk_g3_4
 (17 15)  (1269 399)  (1269 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_25_24

 (11 0)  (1317 384)  (1317 384)  routing T_25_24.sp4_v_t_43 <X> T_25_24.sp4_v_b_2
 (13 0)  (1319 384)  (1319 384)  routing T_25_24.sp4_v_t_43 <X> T_25_24.sp4_v_b_2
 (15 0)  (1321 384)  (1321 384)  routing T_25_24.sp4_v_b_17 <X> T_25_24.lc_trk_g0_1
 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp4_v_b_17 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (1331 384)  (1331 384)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (27 0)  (1333 384)  (1333 384)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_7
 (28 0)  (1334 384)  (1334 384)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_7
 (29 0)  (1335 384)  (1335 384)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_6 wire_bram/ram/WDATA_7
 (30 0)  (1336 384)  (1336 384)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_7
 (37 0)  (1343 384)  (1343 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_bram/ram/RDATA_7 sp12_h_r_8
 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (25 1)  (1331 385)  (1331 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (30 1)  (1336 385)  (1336 385)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.wire_bram/ram/WDATA_7
 (38 1)  (1344 385)  (1344 385)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_7 sp4_v_b_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (11 2)  (1317 386)  (1317 386)  routing T_25_24.sp4_h_l_44 <X> T_25_24.sp4_v_t_39
 (28 2)  (1334 386)  (1334 386)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WDATA_6
 (29 2)  (1335 386)  (1335 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_6
 (37 2)  (1343 386)  (1343 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (38 2)  (1344 386)  (1344 386)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (14 3)  (1320 387)  (1320 387)  routing T_25_24.sp4_r_v_b_28 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1323 387)  (1323 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (1336 387)  (1336 387)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WDATA_6
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (28 4)  (1334 388)  (1334 388)  routing T_25_24.lc_trk_g2_1 <X> T_25_24.wire_bram/ram/WDATA_5
 (29 4)  (1335 388)  (1335 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC06_inmux00_bram_cbit_4

 (38 5)  (1344 389)  (1344 389)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (27 6)  (1333 390)  (1333 390)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_4
 (28 6)  (1334 390)  (1334 390)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_4
 (29 6)  (1335 390)  (1335 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 390)  (1336 390)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WDATA_4
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_6

 (38 7)  (1344 391)  (1344 391)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_4 sp4_v_b_6
 (39 7)  (1345 391)  (1345 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (15 8)  (1321 392)  (1321 392)  routing T_25_24.sp4_h_r_25 <X> T_25_24.lc_trk_g2_1
 (16 8)  (1322 392)  (1322 392)  routing T_25_24.sp4_h_r_25 <X> T_25_24.lc_trk_g2_1
 (17 8)  (1323 392)  (1323 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1331 392)  (1331 392)  routing T_25_24.sp4_h_r_34 <X> T_25_24.lc_trk_g2_2
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (18 9)  (1324 393)  (1324 393)  routing T_25_24.sp4_h_r_25 <X> T_25_24.lc_trk_g2_1
 (22 9)  (1328 393)  (1328 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 393)  (1329 393)  routing T_25_24.sp4_h_r_34 <X> T_25_24.lc_trk_g2_2
 (24 9)  (1330 393)  (1330 393)  routing T_25_24.sp4_h_r_34 <X> T_25_24.lc_trk_g2_2
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (29 10)  (1335 394)  (1335 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (1336 394)  (1336 394)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_bram/ram/WDATA_2
 (39 10)  (1345 394)  (1345 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (14 11)  (1320 395)  (1320 395)  routing T_25_24.sp4_r_v_b_36 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (40 11)  (1346 395)  (1346 395)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_2 sp12_v_t_9
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g3_3
 (24 12)  (1330 396)  (1330 396)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g3_3
 (29 12)  (1335 396)  (1335 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (21 13)  (1327 397)  (1327 397)  routing T_25_24.sp4_h_r_27 <X> T_25_24.lc_trk_g3_3
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 397)  (1329 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (24 13)  (1330 397)  (1330 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (25 13)  (1331 397)  (1331 397)  routing T_25_24.sp4_h_l_15 <X> T_25_24.lc_trk_g3_2
 (39 13)  (1345 397)  (1345 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1331 398)  (1331 398)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g3_6
 (27 14)  (1333 398)  (1333 398)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_0
 (28 14)  (1334 398)  (1334 398)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_0
 (29 14)  (1335 398)  (1335 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (1324 399)  (1324 399)  routing T_25_24.sp4_r_v_b_45 <X> T_25_24.lc_trk_g3_5
 (22 15)  (1328 399)  (1328 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 399)  (1329 399)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g3_6
 (24 15)  (1330 399)  (1330 399)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g3_6
 (30 15)  (1336 399)  (1336 399)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_0
 (39 15)  (1345 399)  (1345 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_26_24

 (11 2)  (1359 386)  (1359 386)  routing T_26_24.sp4_h_l_44 <X> T_26_24.sp4_v_t_39
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24



LogicTile_28_24

 (7 11)  (1463 395)  (1463 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1463 399)  (1463 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_29_24

 (11 6)  (1521 390)  (1521 390)  routing T_29_24.sp4_v_b_2 <X> T_29_24.sp4_v_t_40
 (12 7)  (1522 391)  (1522 391)  routing T_29_24.sp4_v_b_2 <X> T_29_24.sp4_v_t_40
 (8 8)  (1518 392)  (1518 392)  routing T_29_24.sp4_v_b_1 <X> T_29_24.sp4_h_r_7
 (9 8)  (1519 392)  (1519 392)  routing T_29_24.sp4_v_b_1 <X> T_29_24.sp4_h_r_7
 (10 8)  (1520 392)  (1520 392)  routing T_29_24.sp4_v_b_1 <X> T_29_24.sp4_h_r_7


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24

 (7 15)  (1679 399)  (1679 399)  Column buffer control bit: LH_colbuf_cntl_6



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 10)  (1730 394)  (1730 394)  routing T_33_24.span4_horz_42 <X> T_33_24.lc_trk_g1_2
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_5 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_5 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_2 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (4 11)  (1730 395)  (1730 395)  routing T_33_24.span4_horz_42 <X> T_33_24.lc_trk_g1_2
 (5 11)  (1731 395)  (1731 395)  routing T_33_24.span4_horz_42 <X> T_33_24.lc_trk_g1_2
 (6 11)  (1732 395)  (1732 395)  routing T_33_24.span4_horz_42 <X> T_33_24.lc_trk_g1_2
 (7 11)  (1733 395)  (1733 395)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g1_2 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 396)  (1731 396)  routing T_33_24.span4_vert_b_13 <X> T_33_24.lc_trk_g1_5
 (7 12)  (1733 396)  (1733 396)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 396)  (1734 396)  routing T_33_24.span4_vert_b_13 <X> T_33_24.lc_trk_g1_5
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


IO_Tile_0_23

 (14 7)  (3 375)  (3 375)  routing T_0_23.span4_vert_t_14 <X> T_0_23.span4_vert_b_2


LogicTile_6_23

 (3 6)  (291 374)  (291 374)  routing T_6_23.sp12_v_b_0 <X> T_6_23.sp12_v_t_23


RAM_Tile_8_23

 (3 0)  (399 368)  (399 368)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_b_0
 (3 1)  (399 369)  (399 369)  routing T_8_23.sp12_h_r_0 <X> T_8_23.sp12_v_b_0


LogicTile_9_23

 (4 0)  (442 368)  (442 368)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_v_b_0
 (6 0)  (444 368)  (444 368)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_v_b_0
 (12 8)  (450 376)  (450 376)  routing T_9_23.sp4_v_t_45 <X> T_9_23.sp4_h_r_8
 (8 9)  (446 377)  (446 377)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_v_b_7
 (10 9)  (448 377)  (448 377)  routing T_9_23.sp4_v_t_41 <X> T_9_23.sp4_v_b_7
 (8 11)  (446 379)  (446 379)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_42
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_42


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_23

 (9 3)  (609 371)  (609 371)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_v_t_36


LogicTile_13_23

 (12 12)  (666 380)  (666 380)  routing T_13_23.sp4_h_l_45 <X> T_13_23.sp4_h_r_11
 (13 13)  (667 381)  (667 381)  routing T_13_23.sp4_h_l_45 <X> T_13_23.sp4_h_r_11


LogicTile_14_23

 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0


LogicTile_15_23

 (8 9)  (770 377)  (770 377)  routing T_15_23.sp4_h_r_7 <X> T_15_23.sp4_v_b_7


LogicTile_16_23

 (3 3)  (819 371)  (819 371)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_l_23
 (8 3)  (824 371)  (824 371)  routing T_16_23.sp4_h_r_1 <X> T_16_23.sp4_v_t_36
 (9 3)  (825 371)  (825 371)  routing T_16_23.sp4_h_r_1 <X> T_16_23.sp4_v_t_36
 (2 4)  (818 372)  (818 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_23

 (8 1)  (882 369)  (882 369)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_b_1
 (5 4)  (879 372)  (879 372)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_r_3
 (6 5)  (880 373)  (880 373)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_h_r_3
 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11
 (12 13)  (886 381)  (886 381)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11
 (19 13)  (893 381)  (893 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_23

 (6 0)  (988 368)  (988 368)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_b_0
 (10 1)  (992 369)  (992 369)  routing T_19_23.sp4_h_r_8 <X> T_19_23.sp4_v_b_1
 (19 15)  (1001 383)  (1001 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_23

 (3 3)  (1039 371)  (1039 371)  routing T_20_23.sp12_v_b_0 <X> T_20_23.sp12_h_l_23
 (2 4)  (1038 372)  (1038 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 5)  (1048 373)  (1048 373)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_v_b_5
 (8 15)  (1044 383)  (1044 383)  routing T_20_23.sp4_v_b_7 <X> T_20_23.sp4_v_t_47
 (10 15)  (1046 383)  (1046 383)  routing T_20_23.sp4_v_b_7 <X> T_20_23.sp4_v_t_47


LogicTile_21_23

 (11 0)  (1101 368)  (1101 368)  routing T_21_23.sp4_h_r_9 <X> T_21_23.sp4_v_b_2
 (15 0)  (1105 368)  (1105 368)  routing T_21_23.sp4_h_l_4 <X> T_21_23.lc_trk_g0_1
 (16 0)  (1106 368)  (1106 368)  routing T_21_23.sp4_h_l_4 <X> T_21_23.lc_trk_g0_1
 (17 0)  (1107 368)  (1107 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1108 368)  (1108 368)  routing T_21_23.sp4_h_l_4 <X> T_21_23.lc_trk_g0_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (8 1)  (1098 369)  (1098 369)  routing T_21_23.sp4_h_r_1 <X> T_21_23.sp4_v_b_1
 (18 1)  (1108 369)  (1108 369)  routing T_21_23.sp4_h_l_4 <X> T_21_23.lc_trk_g0_1
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (46 1)  (1136 369)  (1136 369)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 370)  (1101 370)  routing T_21_23.sp4_v_b_6 <X> T_21_23.sp4_v_t_39
 (13 2)  (1103 370)  (1103 370)  routing T_21_23.sp4_v_b_6 <X> T_21_23.sp4_v_t_39
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 370)  (1124 370)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (37 2)  (1127 370)  (1127 370)  LC_1 Logic Functioning bit
 (38 2)  (1128 370)  (1128 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (46 2)  (1136 370)  (1136 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (31 3)  (1121 371)  (1121 371)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (0 4)  (1090 372)  (1090 372)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 372)  (1098 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (9 4)  (1099 372)  (1099 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (10 4)  (1100 372)  (1100 372)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_r_4
 (0 5)  (1090 373)  (1090 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 373)  (1096 373)  routing T_21_23.sp4_h_l_38 <X> T_21_23.sp4_h_r_3
 (11 5)  (1101 373)  (1101 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_h_r_5
 (4 6)  (1094 374)  (1094 374)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_v_t_38
 (6 6)  (1096 374)  (1096 374)  routing T_21_23.sp4_v_b_7 <X> T_21_23.sp4_v_t_38
 (22 6)  (1112 374)  (1112 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 374)  (1113 374)  routing T_21_23.sp12_h_l_12 <X> T_21_23.lc_trk_g1_7
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (38 6)  (1128 374)  (1128 374)  LC_3 Logic Functioning bit
 (41 6)  (1131 374)  (1131 374)  LC_3 Logic Functioning bit
 (43 6)  (1133 374)  (1133 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (28 7)  (1118 375)  (1118 375)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 375)  (1119 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1127 375)  (1127 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (40 7)  (1130 375)  (1130 375)  LC_3 Logic Functioning bit
 (42 7)  (1132 375)  (1132 375)  LC_3 Logic Functioning bit
 (15 8)  (1105 376)  (1105 376)  routing T_21_23.sp4_h_r_33 <X> T_21_23.lc_trk_g2_1
 (16 8)  (1106 376)  (1106 376)  routing T_21_23.sp4_h_r_33 <X> T_21_23.lc_trk_g2_1
 (17 8)  (1107 376)  (1107 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1108 376)  (1108 376)  routing T_21_23.sp4_h_r_33 <X> T_21_23.lc_trk_g2_1
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1107 382)  (1107 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (1121 382)  (1121 382)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 382)  (1123 382)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 382)  (1124 382)  routing T_21_23.lc_trk_g3_5 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 382)  (1126 382)  LC_7 Logic Functioning bit
 (37 14)  (1127 382)  (1127 382)  LC_7 Logic Functioning bit
 (38 14)  (1128 382)  (1128 382)  LC_7 Logic Functioning bit
 (39 14)  (1129 382)  (1129 382)  LC_7 Logic Functioning bit
 (45 14)  (1135 382)  (1135 382)  LC_7 Logic Functioning bit
 (0 15)  (1090 383)  (1090 383)  routing T_21_23.glb_netwk_2 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (1108 383)  (1108 383)  routing T_21_23.sp4_r_v_b_45 <X> T_21_23.lc_trk_g3_5
 (36 15)  (1126 383)  (1126 383)  LC_7 Logic Functioning bit
 (37 15)  (1127 383)  (1127 383)  LC_7 Logic Functioning bit
 (38 15)  (1128 383)  (1128 383)  LC_7 Logic Functioning bit
 (39 15)  (1129 383)  (1129 383)  LC_7 Logic Functioning bit
 (46 15)  (1136 383)  (1136 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_23

 (15 0)  (1159 368)  (1159 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (16 0)  (1160 368)  (1160 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (17 0)  (1161 368)  (1161 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 368)  (1162 368)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (26 0)  (1170 368)  (1170 368)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 368)  (1173 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 368)  (1176 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 368)  (1177 368)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 368)  (1180 368)  LC_0 Logic Functioning bit
 (53 0)  (1197 368)  (1197 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (1148 369)  (1148 369)  routing T_22_23.sp4_v_t_42 <X> T_22_23.sp4_h_r_0
 (15 1)  (1159 369)  (1159 369)  routing T_22_23.bot_op_0 <X> T_22_23.lc_trk_g0_0
 (17 1)  (1161 369)  (1161 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (1162 369)  (1162 369)  routing T_22_23.sp4_h_l_4 <X> T_22_23.lc_trk_g0_1
 (22 1)  (1166 369)  (1166 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (1173 369)  (1173 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 369)  (1176 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (14 3)  (1158 371)  (1158 371)  routing T_22_23.sp4_r_v_b_28 <X> T_22_23.lc_trk_g0_4
 (17 3)  (1161 371)  (1161 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (4 4)  (1148 372)  (1148 372)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_v_b_3
 (21 4)  (1165 372)  (1165 372)  routing T_22_23.lft_op_3 <X> T_22_23.lc_trk_g1_3
 (22 4)  (1166 372)  (1166 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1168 372)  (1168 372)  routing T_22_23.lft_op_3 <X> T_22_23.lc_trk_g1_3
 (26 4)  (1170 372)  (1170 372)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (5 5)  (1149 373)  (1149 373)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_v_b_3
 (8 5)  (1152 373)  (1152 373)  routing T_22_23.sp4_v_t_36 <X> T_22_23.sp4_v_b_4
 (10 5)  (1154 373)  (1154 373)  routing T_22_23.sp4_v_t_36 <X> T_22_23.sp4_v_b_4
 (29 5)  (1173 373)  (1173 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 373)  (1176 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 373)  (1179 373)  routing T_22_23.lc_trk_g0_2 <X> T_22_23.input_2_2
 (51 5)  (1195 373)  (1195 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 8)  (1147 376)  (1147 376)  routing T_22_23.sp12_h_r_1 <X> T_22_23.sp12_v_b_1
 (8 8)  (1152 376)  (1152 376)  routing T_22_23.sp4_v_b_7 <X> T_22_23.sp4_h_r_7
 (9 8)  (1153 376)  (1153 376)  routing T_22_23.sp4_v_b_7 <X> T_22_23.sp4_h_r_7
 (17 8)  (1161 376)  (1161 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1170 376)  (1170 376)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 376)  (1173 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 376)  (1176 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 376)  (1177 376)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 376)  (1180 376)  LC_4 Logic Functioning bit
 (3 9)  (1147 377)  (1147 377)  routing T_22_23.sp12_h_r_1 <X> T_22_23.sp12_v_b_1
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 377)  (1176 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1178 377)  (1178 377)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.input_2_4
 (35 9)  (1179 377)  (1179 377)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.input_2_4
 (46 9)  (1190 377)  (1190 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 12)  (1166 380)  (1166 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 380)  (1167 380)  routing T_22_23.sp4_h_r_27 <X> T_22_23.lc_trk_g3_3
 (24 12)  (1168 380)  (1168 380)  routing T_22_23.sp4_h_r_27 <X> T_22_23.lc_trk_g3_3
 (21 13)  (1165 381)  (1165 381)  routing T_22_23.sp4_h_r_27 <X> T_22_23.lc_trk_g3_3
 (27 14)  (1171 382)  (1171 382)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 382)  (1172 382)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 382)  (1175 382)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 382)  (1176 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (29 15)  (1173 383)  (1173 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 383)  (1174 383)  routing T_22_23.lc_trk_g3_3 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 383)  (1176 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1177 383)  (1177 383)  routing T_22_23.lc_trk_g2_1 <X> T_22_23.input_2_7
 (48 15)  (1192 383)  (1192 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_23

 (22 0)  (1220 368)  (1220 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (15 1)  (1213 369)  (1213 369)  routing T_23_23.sp4_v_t_5 <X> T_23_23.lc_trk_g0_0
 (16 1)  (1214 369)  (1214 369)  routing T_23_23.sp4_v_t_5 <X> T_23_23.lc_trk_g0_0
 (17 1)  (1215 369)  (1215 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (1219 369)  (1219 369)  routing T_23_23.sp4_r_v_b_32 <X> T_23_23.lc_trk_g0_3
 (6 2)  (1204 370)  (1204 370)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_t_37
 (28 2)  (1226 370)  (1226 370)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 370)  (1227 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 370)  (1228 370)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 370)  (1230 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 370)  (1231 370)  routing T_23_23.lc_trk_g2_0 <X> T_23_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 370)  (1234 370)  LC_1 Logic Functioning bit
 (16 3)  (1214 371)  (1214 371)  routing T_23_23.sp12_h_r_12 <X> T_23_23.lc_trk_g0_4
 (17 3)  (1215 371)  (1215 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (1225 371)  (1225 371)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 371)  (1227 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 371)  (1230 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 371)  (1231 371)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.input_2_1
 (34 3)  (1232 371)  (1232 371)  routing T_23_23.lc_trk_g3_0 <X> T_23_23.input_2_1
 (48 3)  (1246 371)  (1246 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (1203 372)  (1203 372)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_h_r_3
 (11 4)  (1209 372)  (1209 372)  routing T_23_23.sp4_h_r_0 <X> T_23_23.sp4_v_b_5
 (26 4)  (1224 372)  (1224 372)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 372)  (1227 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 372)  (1230 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 372)  (1232 372)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 372)  (1233 372)  routing T_23_23.lc_trk_g0_4 <X> T_23_23.input_2_2
 (36 4)  (1234 372)  (1234 372)  LC_2 Logic Functioning bit
 (46 4)  (1244 372)  (1244 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (1202 373)  (1202 373)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_h_r_3
 (6 5)  (1204 373)  (1204 373)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_h_r_3
 (8 5)  (1206 373)  (1206 373)  routing T_23_23.sp4_h_r_4 <X> T_23_23.sp4_v_b_4
 (14 5)  (1212 373)  (1212 373)  routing T_23_23.sp4_r_v_b_24 <X> T_23_23.lc_trk_g1_0
 (17 5)  (1215 373)  (1215 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (1226 373)  (1226 373)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 373)  (1227 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 373)  (1228 373)  routing T_23_23.lc_trk_g0_3 <X> T_23_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 373)  (1230 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (6 8)  (1204 376)  (1204 376)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (5 9)  (1203 377)  (1203 377)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (8 9)  (1206 377)  (1206 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7
 (9 9)  (1207 377)  (1207 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7
 (14 9)  (1212 377)  (1212 377)  routing T_23_23.sp4_r_v_b_32 <X> T_23_23.lc_trk_g2_0
 (17 9)  (1215 377)  (1215 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 10)  (1212 378)  (1212 378)  routing T_23_23.sp4_v_t_17 <X> T_23_23.lc_trk_g2_4
 (11 11)  (1209 379)  (1209 379)  routing T_23_23.sp4_h_r_0 <X> T_23_23.sp4_h_l_45
 (13 11)  (1211 379)  (1211 379)  routing T_23_23.sp4_h_r_0 <X> T_23_23.sp4_h_l_45
 (16 11)  (1214 379)  (1214 379)  routing T_23_23.sp4_v_t_17 <X> T_23_23.lc_trk_g2_4
 (17 11)  (1215 379)  (1215 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (5 12)  (1203 380)  (1203 380)  routing T_23_23.sp4_v_b_3 <X> T_23_23.sp4_h_r_9
 (11 12)  (1209 380)  (1209 380)  routing T_23_23.sp4_h_r_6 <X> T_23_23.sp4_v_b_11
 (25 12)  (1223 380)  (1223 380)  routing T_23_23.sp4_h_r_42 <X> T_23_23.lc_trk_g3_2
 (26 12)  (1224 380)  (1224 380)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 380)  (1227 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 380)  (1230 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 380)  (1232 380)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 380)  (1234 380)  LC_6 Logic Functioning bit
 (4 13)  (1202 381)  (1202 381)  routing T_23_23.sp4_v_b_3 <X> T_23_23.sp4_h_r_9
 (6 13)  (1204 381)  (1204 381)  routing T_23_23.sp4_v_b_3 <X> T_23_23.sp4_h_r_9
 (14 13)  (1212 381)  (1212 381)  routing T_23_23.sp4_h_r_24 <X> T_23_23.lc_trk_g3_0
 (15 13)  (1213 381)  (1213 381)  routing T_23_23.sp4_h_r_24 <X> T_23_23.lc_trk_g3_0
 (16 13)  (1214 381)  (1214 381)  routing T_23_23.sp4_h_r_24 <X> T_23_23.lc_trk_g3_0
 (17 13)  (1215 381)  (1215 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1220 381)  (1220 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 381)  (1221 381)  routing T_23_23.sp4_h_r_42 <X> T_23_23.lc_trk_g3_2
 (24 13)  (1222 381)  (1222 381)  routing T_23_23.sp4_h_r_42 <X> T_23_23.lc_trk_g3_2
 (25 13)  (1223 381)  (1223 381)  routing T_23_23.sp4_h_r_42 <X> T_23_23.lc_trk_g3_2
 (28 13)  (1226 381)  (1226 381)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 381)  (1227 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 381)  (1228 381)  routing T_23_23.lc_trk_g0_3 <X> T_23_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 381)  (1230 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (46 13)  (1244 381)  (1244 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (1203 382)  (1203 382)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_h_l_44
 (28 14)  (1226 382)  (1226 382)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 382)  (1227 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 382)  (1228 382)  routing T_23_23.lc_trk_g2_4 <X> T_23_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 382)  (1230 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 382)  (1231 382)  routing T_23_23.lc_trk_g2_0 <X> T_23_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 382)  (1234 382)  LC_7 Logic Functioning bit
 (4 15)  (1202 383)  (1202 383)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_h_l_44
 (6 15)  (1204 383)  (1204 383)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_h_l_44
 (9 15)  (1207 383)  (1207 383)  routing T_23_23.sp4_v_b_10 <X> T_23_23.sp4_v_t_47
 (27 15)  (1225 383)  (1225 383)  routing T_23_23.lc_trk_g1_0 <X> T_23_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 383)  (1227 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1230 383)  (1230 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1231 383)  (1231 383)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.input_2_7
 (34 15)  (1232 383)  (1232 383)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.input_2_7
 (35 15)  (1233 383)  (1233 383)  routing T_23_23.lc_trk_g3_2 <X> T_23_23.input_2_7
 (48 15)  (1246 383)  (1246 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_23

 (26 0)  (1278 368)  (1278 368)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 368)  (1279 368)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 368)  (1282 368)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 368)  (1285 368)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 368)  (1288 368)  LC_0 Logic Functioning bit
 (13 1)  (1265 369)  (1265 369)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_h_r_2
 (28 1)  (1280 369)  (1280 369)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 369)  (1282 369)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 369)  (1284 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1286 369)  (1286 369)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.input_2_0
 (35 1)  (1287 369)  (1287 369)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.input_2_0
 (4 2)  (1256 370)  (1256 370)  routing T_24_23.sp4_v_b_4 <X> T_24_23.sp4_v_t_37
 (6 2)  (1258 370)  (1258 370)  routing T_24_23.sp4_v_b_4 <X> T_24_23.sp4_v_t_37
 (27 2)  (1279 370)  (1279 370)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 370)  (1280 370)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 370)  (1281 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 370)  (1283 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 370)  (1284 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 370)  (1285 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 370)  (1286 370)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 370)  (1288 370)  LC_1 Logic Functioning bit
 (38 2)  (1290 370)  (1290 370)  LC_1 Logic Functioning bit
 (30 3)  (1282 371)  (1282 371)  routing T_24_23.lc_trk_g3_3 <X> T_24_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (1288 371)  (1288 371)  LC_1 Logic Functioning bit
 (38 3)  (1290 371)  (1290 371)  LC_1 Logic Functioning bit
 (11 4)  (1263 372)  (1263 372)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_v_b_5
 (13 4)  (1265 372)  (1265 372)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_v_b_5
 (21 4)  (1273 372)  (1273 372)  routing T_24_23.sp4_v_b_11 <X> T_24_23.lc_trk_g1_3
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1275 372)  (1275 372)  routing T_24_23.sp4_v_b_11 <X> T_24_23.lc_trk_g1_3
 (25 4)  (1277 372)  (1277 372)  routing T_24_23.sp4_v_b_2 <X> T_24_23.lc_trk_g1_2
 (28 4)  (1280 372)  (1280 372)  routing T_24_23.lc_trk_g2_5 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 372)  (1281 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 372)  (1282 372)  routing T_24_23.lc_trk_g2_5 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 372)  (1283 372)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 372)  (1284 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 372)  (1285 372)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (1290 372)  (1290 372)  LC_2 Logic Functioning bit
 (41 4)  (1293 372)  (1293 372)  LC_2 Logic Functioning bit
 (43 4)  (1295 372)  (1295 372)  LC_2 Logic Functioning bit
 (50 4)  (1302 372)  (1302 372)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (1273 373)  (1273 373)  routing T_24_23.sp4_v_b_11 <X> T_24_23.lc_trk_g1_3
 (22 5)  (1274 373)  (1274 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1275 373)  (1275 373)  routing T_24_23.sp4_v_b_2 <X> T_24_23.lc_trk_g1_2
 (27 5)  (1279 373)  (1279 373)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 373)  (1280 373)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 373)  (1281 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 373)  (1283 373)  routing T_24_23.lc_trk_g2_7 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 373)  (1288 373)  LC_2 Logic Functioning bit
 (37 5)  (1289 373)  (1289 373)  LC_2 Logic Functioning bit
 (38 5)  (1290 373)  (1290 373)  LC_2 Logic Functioning bit
 (41 5)  (1293 373)  (1293 373)  LC_2 Logic Functioning bit
 (43 5)  (1295 373)  (1295 373)  LC_2 Logic Functioning bit
 (48 5)  (1300 373)  (1300 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (1261 374)  (1261 374)  routing T_24_23.sp4_v_b_4 <X> T_24_23.sp4_h_l_41
 (12 6)  (1264 374)  (1264 374)  routing T_24_23.sp4_v_t_40 <X> T_24_23.sp4_h_l_40
 (17 6)  (1269 374)  (1269 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (1277 374)  (1277 374)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (28 6)  (1280 374)  (1280 374)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 374)  (1282 374)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 374)  (1285 374)  routing T_24_23.lc_trk_g2_0 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 374)  (1288 374)  LC_3 Logic Functioning bit
 (11 7)  (1263 375)  (1263 375)  routing T_24_23.sp4_v_t_40 <X> T_24_23.sp4_h_l_40
 (22 7)  (1274 375)  (1274 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1275 375)  (1275 375)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (24 7)  (1276 375)  (1276 375)  routing T_24_23.sp4_h_r_14 <X> T_24_23.lc_trk_g1_6
 (28 7)  (1280 375)  (1280 375)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 375)  (1281 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 375)  (1284 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1286 375)  (1286 375)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.input_2_3
 (35 7)  (1287 375)  (1287 375)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.input_2_3
 (14 8)  (1266 376)  (1266 376)  routing T_24_23.sp4_v_t_21 <X> T_24_23.lc_trk_g2_0
 (15 8)  (1267 376)  (1267 376)  routing T_24_23.sp4_h_r_41 <X> T_24_23.lc_trk_g2_1
 (16 8)  (1268 376)  (1268 376)  routing T_24_23.sp4_h_r_41 <X> T_24_23.lc_trk_g2_1
 (17 8)  (1269 376)  (1269 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1270 376)  (1270 376)  routing T_24_23.sp4_h_r_41 <X> T_24_23.lc_trk_g2_1
 (26 8)  (1278 376)  (1278 376)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 376)  (1279 376)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 376)  (1282 376)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 376)  (1285 376)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 376)  (1287 376)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_4
 (36 8)  (1288 376)  (1288 376)  LC_4 Logic Functioning bit
 (14 9)  (1266 377)  (1266 377)  routing T_24_23.sp4_v_t_21 <X> T_24_23.lc_trk_g2_0
 (16 9)  (1268 377)  (1268 377)  routing T_24_23.sp4_v_t_21 <X> T_24_23.lc_trk_g2_0
 (17 9)  (1269 377)  (1269 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (1270 377)  (1270 377)  routing T_24_23.sp4_h_r_41 <X> T_24_23.lc_trk_g2_1
 (28 9)  (1280 377)  (1280 377)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 377)  (1281 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 377)  (1282 377)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 377)  (1284 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1286 377)  (1286 377)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_4
 (17 10)  (1269 378)  (1269 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 378)  (1274 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (1269 379)  (1269 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1270 379)  (1270 379)  routing T_24_23.sp4_r_v_b_37 <X> T_24_23.lc_trk_g2_5
 (21 11)  (1273 379)  (1273 379)  routing T_24_23.sp4_r_v_b_39 <X> T_24_23.lc_trk_g2_7
 (22 11)  (1274 379)  (1274 379)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1276 379)  (1276 379)  routing T_24_23.tnr_op_6 <X> T_24_23.lc_trk_g2_6
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1274 380)  (1274 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1277 380)  (1277 380)  routing T_24_23.sp4_h_r_42 <X> T_24_23.lc_trk_g3_2
 (26 12)  (1278 380)  (1278 380)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 380)  (1279 380)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 380)  (1282 380)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 380)  (1285 380)  routing T_24_23.lc_trk_g2_1 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 380)  (1288 380)  LC_6 Logic Functioning bit
 (38 12)  (1290 380)  (1290 380)  LC_6 Logic Functioning bit
 (46 12)  (1298 380)  (1298 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (1257 381)  (1257 381)  routing T_24_23.sp4_h_r_9 <X> T_24_23.sp4_v_b_9
 (18 13)  (1270 381)  (1270 381)  routing T_24_23.sp4_r_v_b_41 <X> T_24_23.lc_trk_g3_1
 (21 13)  (1273 381)  (1273 381)  routing T_24_23.sp4_r_v_b_43 <X> T_24_23.lc_trk_g3_3
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 381)  (1275 381)  routing T_24_23.sp4_h_r_42 <X> T_24_23.lc_trk_g3_2
 (24 13)  (1276 381)  (1276 381)  routing T_24_23.sp4_h_r_42 <X> T_24_23.lc_trk_g3_2
 (25 13)  (1277 381)  (1277 381)  routing T_24_23.sp4_h_r_42 <X> T_24_23.lc_trk_g3_2
 (28 13)  (1280 381)  (1280 381)  routing T_24_23.lc_trk_g2_4 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 381)  (1281 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 381)  (1282 381)  routing T_24_23.lc_trk_g1_6 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (48 13)  (1300 381)  (1300 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (1269 382)  (1269 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1274 382)  (1274 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1276 382)  (1276 382)  routing T_24_23.tnr_op_7 <X> T_24_23.lc_trk_g3_7
 (28 14)  (1280 382)  (1280 382)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 382)  (1281 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 382)  (1282 382)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 382)  (1283 382)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 382)  (1284 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 382)  (1285 382)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 382)  (1286 382)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 382)  (1287 382)  routing T_24_23.lc_trk_g3_4 <X> T_24_23.input_2_7
 (40 14)  (1292 382)  (1292 382)  LC_7 Logic Functioning bit
 (15 15)  (1267 383)  (1267 383)  routing T_24_23.tnr_op_4 <X> T_24_23.lc_trk_g3_4
 (17 15)  (1269 383)  (1269 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1270 383)  (1270 383)  routing T_24_23.sp4_r_v_b_45 <X> T_24_23.lc_trk_g3_5
 (26 15)  (1278 383)  (1278 383)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 383)  (1279 383)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 383)  (1280 383)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 383)  (1281 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 383)  (1282 383)  routing T_24_23.lc_trk_g2_6 <X> T_24_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 383)  (1283 383)  routing T_24_23.lc_trk_g3_7 <X> T_24_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 383)  (1284 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1285 383)  (1285 383)  routing T_24_23.lc_trk_g3_4 <X> T_24_23.input_2_7
 (34 15)  (1286 383)  (1286 383)  routing T_24_23.lc_trk_g3_4 <X> T_24_23.input_2_7
 (48 15)  (1300 383)  (1300 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_23

 (14 0)  (1320 368)  (1320 368)  routing T_25_23.sp4_v_b_8 <X> T_25_23.lc_trk_g0_0
 (21 0)  (1327 368)  (1327 368)  routing T_25_23.lft_op_3 <X> T_25_23.lc_trk_g0_3
 (22 0)  (1328 368)  (1328 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1330 368)  (1330 368)  routing T_25_23.lft_op_3 <X> T_25_23.lc_trk_g0_3
 (27 0)  (1333 368)  (1333 368)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_15
 (29 0)  (1335 368)  (1335 368)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (1336 368)  (1336 368)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_15
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 369)  (1320 369)  routing T_25_23.sp4_v_b_8 <X> T_25_23.lc_trk_g0_0
 (16 1)  (1322 369)  (1322 369)  routing T_25_23.sp4_v_b_8 <X> T_25_23.lc_trk_g0_0
 (17 1)  (1323 369)  (1323 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (38 1)  (1344 369)  (1344 369)  Enable bit of Mux _out_links/OutMux0_0 => wire_bram/ram/RDATA_15 sp4_v_b_0
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 370)  (1314 370)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_36
 (9 2)  (1315 370)  (1315 370)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_l_36
 (27 2)  (1333 370)  (1333 370)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_14
 (28 2)  (1334 370)  (1334 370)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_14
 (29 2)  (1335 370)  (1335 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_14
 (38 3)  (1344 371)  (1344 371)  Enable bit of Mux _out_links/OutMux0_1 => wire_bram/ram/RDATA_14 sp4_v_b_2
 (14 4)  (1320 372)  (1320 372)  routing T_25_23.lft_op_0 <X> T_25_23.lc_trk_g1_0
 (29 4)  (1335 372)  (1335 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (15 5)  (1321 373)  (1321 373)  routing T_25_23.lft_op_0 <X> T_25_23.lc_trk_g1_0
 (17 5)  (1323 373)  (1323 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (1336 373)  (1336 373)  routing T_25_23.lc_trk_g0_3 <X> T_25_23.wire_bram/ram/WDATA_13
 (38 5)  (1344 373)  (1344 373)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_13 sp4_v_b_4
 (39 5)  (1345 373)  (1345 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (14 6)  (1320 374)  (1320 374)  routing T_25_23.lft_op_4 <X> T_25_23.lc_trk_g1_4
 (28 6)  (1334 374)  (1334 374)  routing T_25_23.lc_trk_g2_0 <X> T_25_23.wire_bram/ram/WDATA_12
 (29 6)  (1335 374)  (1335 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_12
 (12 7)  (1318 375)  (1318 375)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_t_40
 (15 7)  (1321 375)  (1321 375)  routing T_25_23.lft_op_4 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (38 7)  (1344 375)  (1344 375)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_12 sp4_v_b_6
 (39 7)  (1345 375)  (1345 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (2 8)  (1308 376)  (1308 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (12 8)  (1318 376)  (1318 376)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_h_r_8
 (14 8)  (1320 376)  (1320 376)  routing T_25_23.bnl_op_0 <X> T_25_23.lc_trk_g2_0
 (25 8)  (1331 376)  (1331 376)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g2_2
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (13 9)  (1319 377)  (1319 377)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_h_r_8
 (14 9)  (1320 377)  (1320 377)  routing T_25_23.bnl_op_0 <X> T_25_23.lc_trk_g2_0
 (17 9)  (1323 377)  (1323 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (1328 377)  (1328 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 377)  (1329 377)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g2_2
 (24 9)  (1330 377)  (1330 377)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g2_2
 (25 9)  (1331 377)  (1331 377)  routing T_25_23.sp4_h_r_42 <X> T_25_23.lc_trk_g2_2
 (37 9)  (1343 377)  (1343 377)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (8 10)  (1314 378)  (1314 378)  routing T_25_23.sp4_v_t_42 <X> T_25_23.sp4_h_l_42
 (9 10)  (1315 378)  (1315 378)  routing T_25_23.sp4_v_t_42 <X> T_25_23.sp4_h_l_42
 (11 10)  (1317 378)  (1317 378)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_t_45
 (29 10)  (1335 378)  (1335 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_10
 (39 11)  (1345 379)  (1345 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_10 sp4_v_b_10
 (11 12)  (1317 380)  (1317 380)  routing T_25_23.sp4_v_t_38 <X> T_25_23.sp4_v_b_11
 (13 12)  (1319 380)  (1319 380)  routing T_25_23.sp4_v_t_38 <X> T_25_23.sp4_v_b_11
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 380)  (1324 380)  routing T_25_23.sp4_h_r_33 <X> T_25_23.lc_trk_g3_1
 (27 12)  (1333 380)  (1333 380)  routing T_25_23.lc_trk_g1_0 <X> T_25_23.wire_bram/ram/WDATA_9
 (29 12)  (1335 380)  (1335 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (37 13)  (1343 381)  (1343 381)  Enable bit of Mux _out_links/OutMux7_6 => wire_bram/ram/RDATA_9 sp4_h_r_28
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (5 14)  (1311 382)  (1311 382)  routing T_25_23.sp4_v_t_38 <X> T_25_23.sp4_h_l_44
 (14 14)  (1320 382)  (1320 382)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (15 14)  (1321 382)  (1321 382)  routing T_25_23.sp4_h_r_37 <X> T_25_23.lc_trk_g3_5
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_h_r_37 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 382)  (1324 382)  routing T_25_23.sp4_h_r_37 <X> T_25_23.lc_trk_g3_5
 (28 14)  (1334 382)  (1334 382)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.wire_bram/ram/WDATA_8
 (29 14)  (1335 382)  (1335 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_8
 (37 14)  (1343 382)  (1343 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/RE
 (4 15)  (1310 383)  (1310 383)  routing T_25_23.sp4_v_t_38 <X> T_25_23.sp4_h_l_44
 (6 15)  (1312 383)  (1312 383)  routing T_25_23.sp4_v_t_38 <X> T_25_23.sp4_h_l_44
 (15 15)  (1321 383)  (1321 383)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (16 15)  (1322 383)  (1322 383)  routing T_25_23.sp4_h_r_36 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (30 15)  (1336 383)  (1336 383)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.wire_bram/ram/WDATA_8
 (37 15)  (1343 383)  (1343 383)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_26_23

 (4 1)  (1352 369)  (1352 369)  routing T_26_23.sp4_h_l_41 <X> T_26_23.sp4_h_r_0
 (6 1)  (1354 369)  (1354 369)  routing T_26_23.sp4_h_l_41 <X> T_26_23.sp4_h_r_0
 (13 4)  (1361 372)  (1361 372)  routing T_26_23.sp4_v_t_40 <X> T_26_23.sp4_v_b_5
 (11 6)  (1359 374)  (1359 374)  routing T_26_23.sp4_h_l_37 <X> T_26_23.sp4_v_t_40
 (11 8)  (1359 376)  (1359 376)  routing T_26_23.sp4_v_t_40 <X> T_26_23.sp4_v_b_8
 (12 9)  (1360 377)  (1360 377)  routing T_26_23.sp4_v_t_40 <X> T_26_23.sp4_v_b_8
 (4 10)  (1352 378)  (1352 378)  routing T_26_23.sp4_h_r_0 <X> T_26_23.sp4_v_t_43
 (6 10)  (1354 378)  (1354 378)  routing T_26_23.sp4_h_r_0 <X> T_26_23.sp4_v_t_43
 (5 11)  (1353 379)  (1353 379)  routing T_26_23.sp4_h_r_0 <X> T_26_23.sp4_v_t_43
 (12 11)  (1360 379)  (1360 379)  routing T_26_23.sp4_h_l_45 <X> T_26_23.sp4_v_t_45
 (5 15)  (1353 383)  (1353 383)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_t_44


LogicTile_28_23

 (13 0)  (1469 368)  (1469 368)  routing T_28_23.sp4_h_l_39 <X> T_28_23.sp4_v_b_2
 (12 1)  (1468 369)  (1468 369)  routing T_28_23.sp4_h_l_39 <X> T_28_23.sp4_v_b_2


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23
 (8 8)  (1518 376)  (1518 376)  routing T_29_23.sp4_v_b_1 <X> T_29_23.sp4_h_r_7
 (9 8)  (1519 376)  (1519 376)  routing T_29_23.sp4_v_b_1 <X> T_29_23.sp4_h_r_7
 (10 8)  (1520 376)  (1520 376)  routing T_29_23.sp4_v_b_1 <X> T_29_23.sp4_h_r_7
 (13 8)  (1523 376)  (1523 376)  routing T_29_23.sp4_h_l_45 <X> T_29_23.sp4_v_b_8
 (12 9)  (1522 377)  (1522 377)  routing T_29_23.sp4_h_l_45 <X> T_29_23.sp4_v_b_8
 (9 13)  (1519 381)  (1519 381)  routing T_29_23.sp4_v_t_39 <X> T_29_23.sp4_v_b_10
 (10 13)  (1520 381)  (1520 381)  routing T_29_23.sp4_v_t_39 <X> T_29_23.sp4_v_b_10


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 370)  (1737 370)  routing T_33_23.span4_vert_b_1 <X> T_33_23.span4_vert_t_13
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 376)  (1731 376)  routing T_33_23.span4_vert_b_1 <X> T_33_23.lc_trk_g1_1
 (7 8)  (1733 376)  (1733 376)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (8 9)  (1734 377)  (1734 377)  routing T_33_23.span4_vert_b_1 <X> T_33_23.lc_trk_g1_1
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (1730 378)  (1730 378)  routing T_33_23.span4_horz_42 <X> T_33_23.lc_trk_g1_2
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_1 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_2 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (4 11)  (1730 379)  (1730 379)  routing T_33_23.span4_horz_42 <X> T_33_23.lc_trk_g1_2
 (5 11)  (1731 379)  (1731 379)  routing T_33_23.span4_horz_42 <X> T_33_23.lc_trk_g1_2
 (6 11)  (1732 379)  (1732 379)  routing T_33_23.span4_horz_42 <X> T_33_23.lc_trk_g1_2
 (7 11)  (1733 379)  (1733 379)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_2 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (5 0)  (12 352)  (12 352)  routing T_0_22.span4_horz_41 <X> T_0_22.lc_trk_g0_1
 (6 0)  (11 352)  (11 352)  routing T_0_22.span4_horz_41 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.span4_horz_41 <X> T_0_22.lc_trk_g0_1
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 353)  (9 353)  routing T_0_22.span4_horz_41 <X> T_0_22.lc_trk_g0_1
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (10 6)  (28 358)  (28 358)  routing T_1_22.sp4_v_b_11 <X> T_1_22.sp4_h_l_41


RAM_Tile_8_22

 (3 4)  (399 356)  (399 356)  routing T_8_22.sp12_v_t_23 <X> T_8_22.sp12_h_r_0


LogicTile_9_22

 (9 3)  (447 355)  (447 355)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_v_t_36


LogicTile_12_22

 (19 1)  (619 353)  (619 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_22

 (6 2)  (880 354)  (880 354)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_v_t_37
 (5 3)  (879 355)  (879 355)  routing T_17_22.sp4_v_b_9 <X> T_17_22.sp4_v_t_37
 (8 11)  (882 363)  (882 363)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_42
 (9 11)  (883 363)  (883 363)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_42
 (10 11)  (884 363)  (884 363)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_42


LogicTile_18_22

 (3 0)  (931 352)  (931 352)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_b_0
 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_b_0
 (2 12)  (930 364)  (930 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_22

 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_v_b_1 <X> T_19_22.sp4_v_t_44
 (6 14)  (988 366)  (988 366)  routing T_19_22.sp4_v_b_1 <X> T_19_22.sp4_v_t_44


LogicTile_21_22

 (15 0)  (1105 352)  (1105 352)  routing T_21_22.bot_op_1 <X> T_21_22.lc_trk_g0_1
 (17 0)  (1107 352)  (1107 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (1115 352)  (1115 352)  routing T_21_22.sp4_v_b_10 <X> T_21_22.lc_trk_g0_2
 (5 1)  (1095 353)  (1095 353)  routing T_21_22.sp4_h_r_0 <X> T_21_22.sp4_v_b_0
 (22 1)  (1112 353)  (1112 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1113 353)  (1113 353)  routing T_21_22.sp4_v_b_10 <X> T_21_22.lc_trk_g0_2
 (25 1)  (1115 353)  (1115 353)  routing T_21_22.sp4_v_b_10 <X> T_21_22.lc_trk_g0_2
 (8 2)  (1098 354)  (1098 354)  routing T_21_22.sp4_h_r_1 <X> T_21_22.sp4_h_l_36
 (14 4)  (1104 356)  (1104 356)  routing T_21_22.bnr_op_0 <X> T_21_22.lc_trk_g1_0
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (8 5)  (1098 357)  (1098 357)  routing T_21_22.sp4_h_r_4 <X> T_21_22.sp4_v_b_4
 (12 5)  (1102 357)  (1102 357)  routing T_21_22.sp4_h_r_5 <X> T_21_22.sp4_v_b_5
 (14 5)  (1104 357)  (1104 357)  routing T_21_22.bnr_op_0 <X> T_21_22.lc_trk_g1_0
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 357)  (1125 357)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.input_2_2
 (47 5)  (1137 357)  (1137 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 8)  (1115 360)  (1115 360)  routing T_21_22.sp4_v_b_26 <X> T_21_22.lc_trk_g2_2
 (12 9)  (1102 361)  (1102 361)  routing T_21_22.sp4_h_r_8 <X> T_21_22.sp4_v_b_8
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp4_v_b_26 <X> T_21_22.lc_trk_g2_2
 (8 11)  (1098 363)  (1098 363)  routing T_21_22.sp4_h_r_1 <X> T_21_22.sp4_v_t_42
 (9 11)  (1099 363)  (1099 363)  routing T_21_22.sp4_h_r_1 <X> T_21_22.sp4_v_t_42
 (10 11)  (1100 363)  (1100 363)  routing T_21_22.sp4_h_r_1 <X> T_21_22.sp4_v_t_42
 (11 13)  (1101 365)  (1101 365)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_11


LogicTile_22_22

 (9 0)  (1153 352)  (1153 352)  routing T_22_22.sp4_v_t_36 <X> T_22_22.sp4_h_r_1
 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (38 0)  (1182 352)  (1182 352)  LC_0 Logic Functioning bit
 (41 0)  (1185 352)  (1185 352)  LC_0 Logic Functioning bit
 (43 0)  (1187 352)  (1187 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (26 1)  (1170 353)  (1170 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (40 1)  (1184 353)  (1184 353)  LC_0 Logic Functioning bit
 (42 1)  (1186 353)  (1186 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1169 354)  (1169 354)  routing T_22_22.sp4_v_t_3 <X> T_22_22.lc_trk_g0_6
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1167 355)  (1167 355)  routing T_22_22.sp4_v_t_3 <X> T_22_22.lc_trk_g0_6
 (25 3)  (1169 355)  (1169 355)  routing T_22_22.sp4_v_t_3 <X> T_22_22.lc_trk_g0_6
 (0 4)  (1144 356)  (1144 356)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1153 356)  (1153 356)  routing T_22_22.sp4_h_l_36 <X> T_22_22.sp4_h_r_4
 (10 4)  (1154 356)  (1154 356)  routing T_22_22.sp4_h_l_36 <X> T_22_22.sp4_h_r_4
 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (5 8)  (1149 360)  (1149 360)  routing T_22_22.sp4_v_b_6 <X> T_22_22.sp4_h_r_6
 (25 8)  (1169 360)  (1169 360)  routing T_22_22.sp4_v_t_23 <X> T_22_22.lc_trk_g2_2
 (26 8)  (1170 360)  (1170 360)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (36 8)  (1180 360)  (1180 360)  LC_4 Logic Functioning bit
 (38 8)  (1182 360)  (1182 360)  LC_4 Logic Functioning bit
 (41 8)  (1185 360)  (1185 360)  LC_4 Logic Functioning bit
 (43 8)  (1187 360)  (1187 360)  LC_4 Logic Functioning bit
 (45 8)  (1189 360)  (1189 360)  LC_4 Logic Functioning bit
 (6 9)  (1150 361)  (1150 361)  routing T_22_22.sp4_v_b_6 <X> T_22_22.sp4_h_r_6
 (22 9)  (1166 361)  (1166 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 361)  (1167 361)  routing T_22_22.sp4_v_t_23 <X> T_22_22.lc_trk_g2_2
 (25 9)  (1169 361)  (1169 361)  routing T_22_22.sp4_v_t_23 <X> T_22_22.lc_trk_g2_2
 (26 9)  (1170 361)  (1170 361)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 361)  (1173 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (39 9)  (1183 361)  (1183 361)  LC_4 Logic Functioning bit
 (40 9)  (1184 361)  (1184 361)  LC_4 Logic Functioning bit
 (42 9)  (1186 361)  (1186 361)  LC_4 Logic Functioning bit
 (11 10)  (1155 362)  (1155 362)  routing T_22_22.sp4_v_b_0 <X> T_22_22.sp4_v_t_45
 (13 10)  (1157 362)  (1157 362)  routing T_22_22.sp4_v_b_0 <X> T_22_22.sp4_v_t_45
 (1 14)  (1145 366)  (1145 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (1144 367)  (1144 367)  routing T_22_22.glb_netwk_2 <X> T_22_22.wire_logic_cluster/lc_7/s_r


LogicTile_23_22

 (14 4)  (1212 356)  (1212 356)  routing T_23_22.sp4_v_b_0 <X> T_23_22.lc_trk_g1_0
 (16 5)  (1214 357)  (1214 357)  routing T_23_22.sp4_v_b_0 <X> T_23_22.lc_trk_g1_0
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (14 6)  (1212 358)  (1212 358)  routing T_23_22.lft_op_4 <X> T_23_22.lc_trk_g1_4
 (15 7)  (1213 359)  (1213 359)  routing T_23_22.lft_op_4 <X> T_23_22.lc_trk_g1_4
 (17 7)  (1215 359)  (1215 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 8)  (1212 360)  (1212 360)  routing T_23_22.bnl_op_0 <X> T_23_22.lc_trk_g2_0
 (14 9)  (1212 361)  (1212 361)  routing T_23_22.bnl_op_0 <X> T_23_22.lc_trk_g2_0
 (17 9)  (1215 361)  (1215 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 10)  (1226 362)  (1226 362)  routing T_23_22.lc_trk_g2_0 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 362)  (1231 362)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 362)  (1233 362)  routing T_23_22.lc_trk_g1_4 <X> T_23_22.input_2_5
 (36 10)  (1234 362)  (1234 362)  LC_5 Logic Functioning bit
 (14 11)  (1212 363)  (1212 363)  routing T_23_22.sp4_r_v_b_36 <X> T_23_22.lc_trk_g2_4
 (17 11)  (1215 363)  (1215 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1224 363)  (1224 363)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 363)  (1225 363)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 363)  (1226 363)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 363)  (1230 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1232 363)  (1232 363)  routing T_23_22.lc_trk_g1_4 <X> T_23_22.input_2_5
 (51 11)  (1249 363)  (1249 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 13)  (1220 365)  (1220 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 365)  (1221 365)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g3_2
 (24 13)  (1222 365)  (1222 365)  routing T_23_22.sp4_v_b_42 <X> T_23_22.lc_trk_g3_2
 (28 14)  (1226 366)  (1226 366)  routing T_23_22.lc_trk_g2_0 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 366)  (1227 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 366)  (1229 366)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 366)  (1230 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 366)  (1231 366)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 366)  (1234 366)  LC_7 Logic Functioning bit
 (26 15)  (1224 367)  (1224 367)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 367)  (1225 367)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 367)  (1226 367)  routing T_23_22.lc_trk_g3_2 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 367)  (1227 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1230 367)  (1230 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1232 367)  (1232 367)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.input_2_7
 (48 15)  (1246 367)  (1246 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_22

 (17 0)  (1269 352)  (1269 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (1278 352)  (1278 352)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 352)  (1281 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 352)  (1283 352)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 352)  (1284 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 352)  (1285 352)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 352)  (1287 352)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.input_2_0
 (36 0)  (1288 352)  (1288 352)  LC_0 Logic Functioning bit
 (17 1)  (1269 353)  (1269 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (1279 353)  (1279 353)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 353)  (1280 353)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 353)  (1281 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 353)  (1284 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1285 353)  (1285 353)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.input_2_0
 (35 1)  (1287 353)  (1287 353)  routing T_24_22.lc_trk_g2_6 <X> T_24_22.input_2_0
 (28 4)  (1280 356)  (1280 356)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 356)  (1281 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 356)  (1283 356)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 356)  (1285 356)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 356)  (1286 356)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 356)  (1289 356)  LC_2 Logic Functioning bit
 (38 4)  (1290 356)  (1290 356)  LC_2 Logic Functioning bit
 (42 4)  (1294 356)  (1294 356)  LC_2 Logic Functioning bit
 (43 4)  (1295 356)  (1295 356)  LC_2 Logic Functioning bit
 (47 4)  (1299 356)  (1299 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1278 357)  (1278 357)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 357)  (1280 357)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 357)  (1281 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 357)  (1282 357)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 357)  (1284 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1285 357)  (1285 357)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_2
 (34 5)  (1286 357)  (1286 357)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_2
 (36 5)  (1288 357)  (1288 357)  LC_2 Logic Functioning bit
 (37 5)  (1289 357)  (1289 357)  LC_2 Logic Functioning bit
 (42 5)  (1294 357)  (1294 357)  LC_2 Logic Functioning bit
 (43 5)  (1295 357)  (1295 357)  LC_2 Logic Functioning bit
 (14 7)  (1266 359)  (1266 359)  routing T_24_22.sp4_r_v_b_28 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 8)  (1274 360)  (1274 360)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1276 360)  (1276 360)  routing T_24_22.tnr_op_3 <X> T_24_22.lc_trk_g2_3
 (26 8)  (1278 360)  (1278 360)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 360)  (1283 360)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 360)  (1285 360)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (46 8)  (1298 360)  (1298 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1267 361)  (1267 361)  routing T_24_22.sp4_v_t_29 <X> T_24_22.lc_trk_g2_0
 (16 9)  (1268 361)  (1268 361)  routing T_24_22.sp4_v_t_29 <X> T_24_22.lc_trk_g2_0
 (17 9)  (1269 361)  (1269 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1274 361)  (1274 361)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 361)  (1276 361)  routing T_24_22.tnr_op_2 <X> T_24_22.lc_trk_g2_2
 (27 9)  (1279 361)  (1279 361)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 361)  (1280 361)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 361)  (1281 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 361)  (1284 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1285 361)  (1285 361)  routing T_24_22.lc_trk_g2_0 <X> T_24_22.input_2_4
 (15 10)  (1267 362)  (1267 362)  routing T_24_22.sp4_v_t_32 <X> T_24_22.lc_trk_g2_5
 (16 10)  (1268 362)  (1268 362)  routing T_24_22.sp4_v_t_32 <X> T_24_22.lc_trk_g2_5
 (17 10)  (1269 362)  (1269 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1277 362)  (1277 362)  routing T_24_22.sp4_v_b_30 <X> T_24_22.lc_trk_g2_6
 (22 11)  (1274 363)  (1274 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1275 363)  (1275 363)  routing T_24_22.sp4_v_b_30 <X> T_24_22.lc_trk_g2_6
 (8 12)  (1260 364)  (1260 364)  routing T_24_22.sp4_v_b_10 <X> T_24_22.sp4_h_r_10
 (9 12)  (1261 364)  (1261 364)  routing T_24_22.sp4_v_b_10 <X> T_24_22.sp4_h_r_10
 (15 12)  (1267 364)  (1267 364)  routing T_24_22.tnr_op_1 <X> T_24_22.lc_trk_g3_1
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (1278 364)  (1278 364)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 364)  (1279 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 364)  (1282 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 364)  (1283 364)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 364)  (1285 364)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 364)  (1286 364)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 364)  (1292 364)  LC_6 Logic Functioning bit
 (26 13)  (1278 365)  (1278 365)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 365)  (1279 365)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 365)  (1280 365)  routing T_24_22.lc_trk_g3_7 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 365)  (1281 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 365)  (1283 365)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (51 13)  (1303 365)  (1303 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (1268 366)  (1268 366)  routing T_24_22.sp4_v_b_37 <X> T_24_22.lc_trk_g3_5
 (17 14)  (1269 366)  (1269 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 366)  (1270 366)  routing T_24_22.sp4_v_b_37 <X> T_24_22.lc_trk_g3_5
 (21 14)  (1273 366)  (1273 366)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g3_7
 (22 14)  (1274 366)  (1274 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 366)  (1275 366)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g3_7
 (24 14)  (1276 366)  (1276 366)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g3_7
 (15 15)  (1267 367)  (1267 367)  routing T_24_22.tnr_op_4 <X> T_24_22.lc_trk_g3_4
 (17 15)  (1269 367)  (1269 367)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1270 367)  (1270 367)  routing T_24_22.sp4_v_b_37 <X> T_24_22.lc_trk_g3_5
 (21 15)  (1273 367)  (1273 367)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g3_7
 (22 15)  (1274 367)  (1274 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 367)  (1277 367)  routing T_24_22.sp4_r_v_b_46 <X> T_24_22.lc_trk_g3_6


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (1320 352)  (1320 352)  routing T_25_22.sp4_v_b_0 <X> T_25_22.lc_trk_g0_0
 (25 0)  (1331 352)  (1331 352)  routing T_25_22.sp4_v_b_10 <X> T_25_22.lc_trk_g0_2
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (16 1)  (1322 353)  (1322 353)  routing T_25_22.sp4_v_b_0 <X> T_25_22.lc_trk_g0_0
 (17 1)  (1323 353)  (1323 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 353)  (1329 353)  routing T_25_22.sp4_v_b_10 <X> T_25_22.lc_trk_g0_2
 (25 1)  (1331 353)  (1331 353)  routing T_25_22.sp4_v_b_10 <X> T_25_22.lc_trk_g0_2
 (26 1)  (1332 353)  (1332 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (27 1)  (1333 353)  (1333 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (28 1)  (1334 353)  (1334 353)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.input0_0
 (29 1)  (1335 353)  (1335 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (1311 354)  (1311 354)  routing T_25_22.sp4_v_t_43 <X> T_25_22.sp4_h_l_37
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (1314 354)  (1314 354)  routing T_25_22.sp4_h_r_1 <X> T_25_22.sp4_h_l_36
 (21 2)  (1327 354)  (1327 354)  routing T_25_22.sp4_h_l_10 <X> T_25_22.lc_trk_g0_7
 (22 2)  (1328 354)  (1328 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 354)  (1329 354)  routing T_25_22.sp4_h_l_10 <X> T_25_22.lc_trk_g0_7
 (24 2)  (1330 354)  (1330 354)  routing T_25_22.sp4_h_l_10 <X> T_25_22.lc_trk_g0_7
 (26 2)  (1332 354)  (1332 354)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input0_1
 (4 3)  (1310 355)  (1310 355)  routing T_25_22.sp4_v_t_43 <X> T_25_22.sp4_h_l_37
 (6 3)  (1312 355)  (1312 355)  routing T_25_22.sp4_v_t_43 <X> T_25_22.sp4_h_l_37
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 355)  (1314 355)  routing T_25_22.sp4_h_r_1 <X> T_25_22.sp4_v_t_36
 (9 3)  (1315 355)  (1315 355)  routing T_25_22.sp4_h_r_1 <X> T_25_22.sp4_v_t_36
 (21 3)  (1327 355)  (1327 355)  routing T_25_22.sp4_h_l_10 <X> T_25_22.lc_trk_g0_7
 (26 3)  (1332 355)  (1332 355)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input0_1
 (27 3)  (1333 355)  (1333 355)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input0_1
 (28 3)  (1334 355)  (1334 355)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input0_1
 (29 3)  (1335 355)  (1335 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (16 4)  (1322 356)  (1322 356)  routing T_25_22.sp4_v_b_9 <X> T_25_22.lc_trk_g1_1
 (17 4)  (1323 356)  (1323 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1324 356)  (1324 356)  routing T_25_22.sp4_v_b_9 <X> T_25_22.lc_trk_g1_1
 (26 4)  (1332 356)  (1332 356)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.input0_2
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.wire_bram/ram/WCLKE
 (13 5)  (1319 357)  (1319 357)  routing T_25_22.sp4_v_t_37 <X> T_25_22.sp4_h_r_5
 (17 5)  (1323 357)  (1323 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1324 357)  (1324 357)  routing T_25_22.sp4_v_b_9 <X> T_25_22.lc_trk_g1_1
 (28 5)  (1334 357)  (1334 357)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.input0_2
 (29 5)  (1335 357)  (1335 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (8 6)  (1314 358)  (1314 358)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_h_l_41
 (9 6)  (1315 358)  (1315 358)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_h_l_41
 (26 6)  (1332 358)  (1332 358)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_3
 (11 7)  (1317 359)  (1317 359)  routing T_25_22.sp4_h_r_5 <X> T_25_22.sp4_h_l_40
 (26 7)  (1332 359)  (1332 359)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_3
 (28 7)  (1334 359)  (1334 359)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_3
 (29 7)  (1335 359)  (1335 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (17 8)  (1323 360)  (1323 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1327 360)  (1327 360)  routing T_25_22.sp4_v_t_14 <X> T_25_22.lc_trk_g2_3
 (22 8)  (1328 360)  (1328 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1329 360)  (1329 360)  routing T_25_22.sp4_v_t_14 <X> T_25_22.lc_trk_g2_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_3
 (15 9)  (1321 361)  (1321 361)  routing T_25_22.sp4_v_b_40 <X> T_25_22.lc_trk_g2_0
 (16 9)  (1322 361)  (1322 361)  routing T_25_22.sp4_v_b_40 <X> T_25_22.lc_trk_g2_0
 (17 9)  (1323 361)  (1323 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (18 9)  (1324 361)  (1324 361)  routing T_25_22.sp4_r_v_b_33 <X> T_25_22.lc_trk_g2_1
 (27 9)  (1333 361)  (1333 361)  routing T_25_22.lc_trk_g1_1 <X> T_25_22.input0_4
 (29 9)  (1335 361)  (1335 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (12 10)  (1318 362)  (1318 362)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_h_l_45
 (22 10)  (1328 362)  (1328 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (11 11)  (1317 363)  (1317 363)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_h_l_45
 (15 11)  (1321 363)  (1321 363)  routing T_25_22.sp4_v_t_33 <X> T_25_22.lc_trk_g2_4
 (16 11)  (1322 363)  (1322 363)  routing T_25_22.sp4_v_t_33 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 363)  (1327 363)  routing T_25_22.sp4_r_v_b_39 <X> T_25_22.lc_trk_g2_7
 (27 11)  (1333 363)  (1333 363)  routing T_25_22.lc_trk_g1_0 <X> T_25_22.input0_5
 (29 11)  (1335 363)  (1335 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 363)  (1338 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 363)  (1339 363)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.input2_5
 (35 11)  (1341 363)  (1341 363)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.input2_5
 (13 12)  (1319 364)  (1319 364)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_b_11
 (21 12)  (1327 364)  (1327 364)  routing T_25_22.sp4_h_l_30 <X> T_25_22.lc_trk_g3_3
 (22 12)  (1328 364)  (1328 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 364)  (1329 364)  routing T_25_22.sp4_h_l_30 <X> T_25_22.lc_trk_g3_3
 (24 12)  (1330 364)  (1330 364)  routing T_25_22.sp4_h_l_30 <X> T_25_22.lc_trk_g3_3
 (12 13)  (1318 365)  (1318 365)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_b_11
 (21 13)  (1327 365)  (1327 365)  routing T_25_22.sp4_h_l_30 <X> T_25_22.lc_trk_g3_3
 (28 13)  (1334 365)  (1334 365)  routing T_25_22.lc_trk_g2_0 <X> T_25_22.input0_6
 (29 13)  (1335 365)  (1335 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 365)  (1338 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (8 14)  (1314 366)  (1314 366)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_h_l_47
 (9 14)  (1315 366)  (1315 366)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_h_l_47
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 366)  (1332 366)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.input0_7
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (14 15)  (1320 367)  (1320 367)  routing T_25_22.sp4_r_v_b_44 <X> T_25_22.lc_trk_g3_4
 (17 15)  (1323 367)  (1323 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 367)  (1328 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 367)  (1331 367)  routing T_25_22.sp4_r_v_b_46 <X> T_25_22.lc_trk_g3_6
 (27 15)  (1333 367)  (1333 367)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.input0_7
 (28 15)  (1334 367)  (1334 367)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.input0_7
 (29 15)  (1335 367)  (1335 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 367)  (1338 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 367)  (1339 367)  routing T_25_22.lc_trk_g2_1 <X> T_25_22.input2_7


LogicTile_26_22

 (5 3)  (1353 355)  (1353 355)  routing T_26_22.sp4_h_l_37 <X> T_26_22.sp4_v_t_37
 (3 4)  (1351 356)  (1351 356)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_r_0
 (3 5)  (1351 357)  (1351 357)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_r_0
 (8 7)  (1356 359)  (1356 359)  routing T_26_22.sp4_h_l_41 <X> T_26_22.sp4_v_t_41
 (6 10)  (1354 362)  (1354 362)  routing T_26_22.sp4_h_l_36 <X> T_26_22.sp4_v_t_43
 (19 13)  (1367 365)  (1367 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_22

 (14 0)  (1470 352)  (1470 352)  routing T_28_22.wire_logic_cluster/lc_0/out <X> T_28_22.lc_trk_g0_0
 (21 0)  (1477 352)  (1477 352)  routing T_28_22.wire_logic_cluster/lc_3/out <X> T_28_22.lc_trk_g0_3
 (22 0)  (1478 352)  (1478 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1481 352)  (1481 352)  routing T_28_22.wire_logic_cluster/lc_2/out <X> T_28_22.lc_trk_g0_2
 (26 0)  (1482 352)  (1482 352)  routing T_28_22.lc_trk_g3_5 <X> T_28_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 352)  (1483 352)  routing T_28_22.lc_trk_g1_0 <X> T_28_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 352)  (1485 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 352)  (1488 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 352)  (1492 352)  LC_0 Logic Functioning bit
 (38 0)  (1494 352)  (1494 352)  LC_0 Logic Functioning bit
 (39 0)  (1495 352)  (1495 352)  LC_0 Logic Functioning bit
 (41 0)  (1497 352)  (1497 352)  LC_0 Logic Functioning bit
 (42 0)  (1498 352)  (1498 352)  LC_0 Logic Functioning bit
 (43 0)  (1499 352)  (1499 352)  LC_0 Logic Functioning bit
 (44 0)  (1500 352)  (1500 352)  LC_0 Logic Functioning bit
 (45 0)  (1501 352)  (1501 352)  LC_0 Logic Functioning bit
 (52 0)  (1508 352)  (1508 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (1473 353)  (1473 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1478 353)  (1478 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1483 353)  (1483 353)  routing T_28_22.lc_trk_g3_5 <X> T_28_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 353)  (1484 353)  routing T_28_22.lc_trk_g3_5 <X> T_28_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 353)  (1485 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 353)  (1488 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1495 353)  (1495 353)  LC_0 Logic Functioning bit
 (42 1)  (1498 353)  (1498 353)  LC_0 Logic Functioning bit
 (49 1)  (1505 353)  (1505 353)  Carry_In_Mux bit 

 (0 2)  (1456 354)  (1456 354)  routing T_28_22.glb_netwk_6 <X> T_28_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 354)  (1457 354)  routing T_28_22.glb_netwk_6 <X> T_28_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 354)  (1458 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1473 354)  (1473 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1474 354)  (1474 354)  routing T_28_22.wire_logic_cluster/lc_5/out <X> T_28_22.lc_trk_g0_5
 (21 2)  (1477 354)  (1477 354)  routing T_28_22.sp4_v_b_15 <X> T_28_22.lc_trk_g0_7
 (22 2)  (1478 354)  (1478 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1479 354)  (1479 354)  routing T_28_22.sp4_v_b_15 <X> T_28_22.lc_trk_g0_7
 (26 2)  (1482 354)  (1482 354)  routing T_28_22.lc_trk_g0_7 <X> T_28_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1483 354)  (1483 354)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 354)  (1485 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1486 354)  (1486 354)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 354)  (1488 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 354)  (1492 354)  LC_1 Logic Functioning bit
 (38 2)  (1494 354)  (1494 354)  LC_1 Logic Functioning bit
 (39 2)  (1495 354)  (1495 354)  LC_1 Logic Functioning bit
 (41 2)  (1497 354)  (1497 354)  LC_1 Logic Functioning bit
 (42 2)  (1498 354)  (1498 354)  LC_1 Logic Functioning bit
 (43 2)  (1499 354)  (1499 354)  LC_1 Logic Functioning bit
 (44 2)  (1500 354)  (1500 354)  LC_1 Logic Functioning bit
 (45 2)  (1501 354)  (1501 354)  LC_1 Logic Functioning bit
 (52 2)  (1508 354)  (1508 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (1477 355)  (1477 355)  routing T_28_22.sp4_v_b_15 <X> T_28_22.lc_trk_g0_7
 (26 3)  (1482 355)  (1482 355)  routing T_28_22.lc_trk_g0_7 <X> T_28_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 355)  (1485 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 355)  (1486 355)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1488 355)  (1488 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1489 355)  (1489 355)  routing T_28_22.lc_trk_g2_1 <X> T_28_22.input_2_1
 (39 3)  (1495 355)  (1495 355)  LC_1 Logic Functioning bit
 (42 3)  (1498 355)  (1498 355)  LC_1 Logic Functioning bit
 (27 4)  (1483 356)  (1483 356)  routing T_28_22.lc_trk_g1_0 <X> T_28_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 356)  (1485 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 356)  (1488 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 356)  (1492 356)  LC_2 Logic Functioning bit
 (38 4)  (1494 356)  (1494 356)  LC_2 Logic Functioning bit
 (39 4)  (1495 356)  (1495 356)  LC_2 Logic Functioning bit
 (41 4)  (1497 356)  (1497 356)  LC_2 Logic Functioning bit
 (42 4)  (1498 356)  (1498 356)  LC_2 Logic Functioning bit
 (43 4)  (1499 356)  (1499 356)  LC_2 Logic Functioning bit
 (44 4)  (1500 356)  (1500 356)  LC_2 Logic Functioning bit
 (45 4)  (1501 356)  (1501 356)  LC_2 Logic Functioning bit
 (15 5)  (1471 357)  (1471 357)  routing T_28_22.sp4_v_t_5 <X> T_28_22.lc_trk_g1_0
 (16 5)  (1472 357)  (1472 357)  routing T_28_22.sp4_v_t_5 <X> T_28_22.lc_trk_g1_0
 (17 5)  (1473 357)  (1473 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (1483 357)  (1483 357)  routing T_28_22.lc_trk_g3_1 <X> T_28_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 357)  (1484 357)  routing T_28_22.lc_trk_g3_1 <X> T_28_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 357)  (1485 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1488 357)  (1488 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1491 357)  (1491 357)  routing T_28_22.lc_trk_g0_2 <X> T_28_22.input_2_2
 (39 5)  (1495 357)  (1495 357)  LC_2 Logic Functioning bit
 (42 5)  (1498 357)  (1498 357)  LC_2 Logic Functioning bit
 (51 5)  (1507 357)  (1507 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1470 358)  (1470 358)  routing T_28_22.sp12_h_l_3 <X> T_28_22.lc_trk_g1_4
 (22 6)  (1478 358)  (1478 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1479 358)  (1479 358)  routing T_28_22.sp4_v_b_23 <X> T_28_22.lc_trk_g1_7
 (24 6)  (1480 358)  (1480 358)  routing T_28_22.sp4_v_b_23 <X> T_28_22.lc_trk_g1_7
 (26 6)  (1482 358)  (1482 358)  routing T_28_22.lc_trk_g2_5 <X> T_28_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1483 358)  (1483 358)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 358)  (1485 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 358)  (1486 358)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 358)  (1488 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 358)  (1492 358)  LC_3 Logic Functioning bit
 (38 6)  (1494 358)  (1494 358)  LC_3 Logic Functioning bit
 (39 6)  (1495 358)  (1495 358)  LC_3 Logic Functioning bit
 (41 6)  (1497 358)  (1497 358)  LC_3 Logic Functioning bit
 (42 6)  (1498 358)  (1498 358)  LC_3 Logic Functioning bit
 (43 6)  (1499 358)  (1499 358)  LC_3 Logic Functioning bit
 (44 6)  (1500 358)  (1500 358)  LC_3 Logic Functioning bit
 (45 6)  (1501 358)  (1501 358)  LC_3 Logic Functioning bit
 (14 7)  (1470 359)  (1470 359)  routing T_28_22.sp12_h_l_3 <X> T_28_22.lc_trk_g1_4
 (15 7)  (1471 359)  (1471 359)  routing T_28_22.sp12_h_l_3 <X> T_28_22.lc_trk_g1_4
 (17 7)  (1473 359)  (1473 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (1484 359)  (1484 359)  routing T_28_22.lc_trk_g2_5 <X> T_28_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 359)  (1485 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 359)  (1486 359)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (1488 359)  (1488 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1491 359)  (1491 359)  routing T_28_22.lc_trk_g0_3 <X> T_28_22.input_2_3
 (39 7)  (1495 359)  (1495 359)  LC_3 Logic Functioning bit
 (42 7)  (1498 359)  (1498 359)  LC_3 Logic Functioning bit
 (51 7)  (1507 359)  (1507 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1473 360)  (1473 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1474 360)  (1474 360)  routing T_28_22.wire_logic_cluster/lc_1/out <X> T_28_22.lc_trk_g2_1
 (26 8)  (1482 360)  (1482 360)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 360)  (1483 360)  routing T_28_22.lc_trk_g1_0 <X> T_28_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 360)  (1485 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 360)  (1488 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 360)  (1491 360)  routing T_28_22.lc_trk_g2_4 <X> T_28_22.input_2_4
 (36 8)  (1492 360)  (1492 360)  LC_4 Logic Functioning bit
 (38 8)  (1494 360)  (1494 360)  LC_4 Logic Functioning bit
 (39 8)  (1495 360)  (1495 360)  LC_4 Logic Functioning bit
 (41 8)  (1497 360)  (1497 360)  LC_4 Logic Functioning bit
 (42 8)  (1498 360)  (1498 360)  LC_4 Logic Functioning bit
 (43 8)  (1499 360)  (1499 360)  LC_4 Logic Functioning bit
 (44 8)  (1500 360)  (1500 360)  LC_4 Logic Functioning bit
 (45 8)  (1501 360)  (1501 360)  LC_4 Logic Functioning bit
 (53 8)  (1509 360)  (1509 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (1482 361)  (1482 361)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1483 361)  (1483 361)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1484 361)  (1484 361)  routing T_28_22.lc_trk_g3_7 <X> T_28_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 361)  (1485 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 361)  (1488 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1489 361)  (1489 361)  routing T_28_22.lc_trk_g2_4 <X> T_28_22.input_2_4
 (39 9)  (1495 361)  (1495 361)  LC_4 Logic Functioning bit
 (42 9)  (1498 361)  (1498 361)  LC_4 Logic Functioning bit
 (14 10)  (1470 362)  (1470 362)  routing T_28_22.wire_logic_cluster/lc_4/out <X> T_28_22.lc_trk_g2_4
 (17 10)  (1473 362)  (1473 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1477 362)  (1477 362)  routing T_28_22.wire_logic_cluster/lc_7/out <X> T_28_22.lc_trk_g2_7
 (22 10)  (1478 362)  (1478 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1481 362)  (1481 362)  routing T_28_22.wire_logic_cluster/lc_6/out <X> T_28_22.lc_trk_g2_6
 (27 10)  (1483 362)  (1483 362)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 362)  (1485 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 362)  (1486 362)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 362)  (1488 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 362)  (1491 362)  routing T_28_22.lc_trk_g0_5 <X> T_28_22.input_2_5
 (36 10)  (1492 362)  (1492 362)  LC_5 Logic Functioning bit
 (38 10)  (1494 362)  (1494 362)  LC_5 Logic Functioning bit
 (39 10)  (1495 362)  (1495 362)  LC_5 Logic Functioning bit
 (41 10)  (1497 362)  (1497 362)  LC_5 Logic Functioning bit
 (42 10)  (1498 362)  (1498 362)  LC_5 Logic Functioning bit
 (43 10)  (1499 362)  (1499 362)  LC_5 Logic Functioning bit
 (44 10)  (1500 362)  (1500 362)  LC_5 Logic Functioning bit
 (45 10)  (1501 362)  (1501 362)  LC_5 Logic Functioning bit
 (17 11)  (1473 363)  (1473 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1474 363)  (1474 363)  routing T_28_22.sp4_r_v_b_37 <X> T_28_22.lc_trk_g2_5
 (22 11)  (1478 363)  (1478 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1482 363)  (1482 363)  routing T_28_22.lc_trk_g3_2 <X> T_28_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 363)  (1483 363)  routing T_28_22.lc_trk_g3_2 <X> T_28_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 363)  (1484 363)  routing T_28_22.lc_trk_g3_2 <X> T_28_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 363)  (1485 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 363)  (1486 363)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1488 363)  (1488 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (39 11)  (1495 363)  (1495 363)  LC_5 Logic Functioning bit
 (42 11)  (1498 363)  (1498 363)  LC_5 Logic Functioning bit
 (53 11)  (1509 363)  (1509 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (1473 364)  (1473 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1477 364)  (1477 364)  routing T_28_22.sp12_v_t_0 <X> T_28_22.lc_trk_g3_3
 (22 12)  (1478 364)  (1478 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1480 364)  (1480 364)  routing T_28_22.sp12_v_t_0 <X> T_28_22.lc_trk_g3_3
 (27 12)  (1483 364)  (1483 364)  routing T_28_22.lc_trk_g1_0 <X> T_28_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 364)  (1485 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 364)  (1488 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 364)  (1491 364)  routing T_28_22.lc_trk_g2_6 <X> T_28_22.input_2_6
 (36 12)  (1492 364)  (1492 364)  LC_6 Logic Functioning bit
 (38 12)  (1494 364)  (1494 364)  LC_6 Logic Functioning bit
 (39 12)  (1495 364)  (1495 364)  LC_6 Logic Functioning bit
 (41 12)  (1497 364)  (1497 364)  LC_6 Logic Functioning bit
 (42 12)  (1498 364)  (1498 364)  LC_6 Logic Functioning bit
 (43 12)  (1499 364)  (1499 364)  LC_6 Logic Functioning bit
 (44 12)  (1500 364)  (1500 364)  LC_6 Logic Functioning bit
 (45 12)  (1501 364)  (1501 364)  LC_6 Logic Functioning bit
 (52 12)  (1508 364)  (1508 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (1474 365)  (1474 365)  routing T_28_22.sp4_r_v_b_41 <X> T_28_22.lc_trk_g3_1
 (21 13)  (1477 365)  (1477 365)  routing T_28_22.sp12_v_t_0 <X> T_28_22.lc_trk_g3_3
 (22 13)  (1478 365)  (1478 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1482 365)  (1482 365)  routing T_28_22.lc_trk_g3_3 <X> T_28_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1483 365)  (1483 365)  routing T_28_22.lc_trk_g3_3 <X> T_28_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 365)  (1484 365)  routing T_28_22.lc_trk_g3_3 <X> T_28_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 365)  (1485 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1488 365)  (1488 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1489 365)  (1489 365)  routing T_28_22.lc_trk_g2_6 <X> T_28_22.input_2_6
 (35 13)  (1491 365)  (1491 365)  routing T_28_22.lc_trk_g2_6 <X> T_28_22.input_2_6
 (39 13)  (1495 365)  (1495 365)  LC_6 Logic Functioning bit
 (42 13)  (1498 365)  (1498 365)  LC_6 Logic Functioning bit
 (1 14)  (1457 366)  (1457 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1473 366)  (1473 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1478 366)  (1478 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1482 366)  (1482 366)  routing T_28_22.lc_trk_g2_7 <X> T_28_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1483 366)  (1483 366)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 366)  (1485 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 366)  (1486 366)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 366)  (1488 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 366)  (1491 366)  routing T_28_22.lc_trk_g1_4 <X> T_28_22.input_2_7
 (36 14)  (1492 366)  (1492 366)  LC_7 Logic Functioning bit
 (37 14)  (1493 366)  (1493 366)  LC_7 Logic Functioning bit
 (39 14)  (1495 366)  (1495 366)  LC_7 Logic Functioning bit
 (43 14)  (1499 366)  (1499 366)  LC_7 Logic Functioning bit
 (45 14)  (1501 366)  (1501 366)  LC_7 Logic Functioning bit
 (52 14)  (1508 366)  (1508 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1456 367)  (1456 367)  routing T_28_22.glb_netwk_2 <X> T_28_22.wire_logic_cluster/lc_7/s_r
 (26 15)  (1482 367)  (1482 367)  routing T_28_22.lc_trk_g2_7 <X> T_28_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 367)  (1484 367)  routing T_28_22.lc_trk_g2_7 <X> T_28_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 367)  (1485 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 367)  (1486 367)  routing T_28_22.lc_trk_g1_7 <X> T_28_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1488 367)  (1488 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1490 367)  (1490 367)  routing T_28_22.lc_trk_g1_4 <X> T_28_22.input_2_7
 (36 15)  (1492 367)  (1492 367)  LC_7 Logic Functioning bit
 (40 15)  (1496 367)  (1496 367)  LC_7 Logic Functioning bit
 (42 15)  (1498 367)  (1498 367)  LC_7 Logic Functioning bit
 (43 15)  (1499 367)  (1499 367)  LC_7 Logic Functioning bit


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 344)  (12 344)  routing T_0_21.span4_vert_b_9 <X> T_0_21.lc_trk_g1_1
 (7 8)  (10 344)  (10 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 344)  (9 344)  routing T_0_21.span4_vert_b_9 <X> T_0_21.lc_trk_g1_1
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 346)  (13 346)  routing T_0_21.span4_vert_b_10 <X> T_0_21.lc_trk_g1_2
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_1 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (5 11)  (12 347)  (12 347)  routing T_0_21.span4_vert_b_10 <X> T_0_21.lc_trk_g1_2
 (7 11)  (10 347)  (10 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g1_2 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (19 11)  (37 347)  (37 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


RAM_Tile_8_21

 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (8 15)  (404 351)  (404 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47
 (9 15)  (405 351)  (405 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47
 (10 15)  (406 351)  (406 351)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_t_47


LogicTile_9_21

 (10 12)  (448 348)  (448 348)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_h_r_10


LogicTile_12_21

 (8 6)  (608 342)  (608 342)  routing T_12_21.sp4_h_r_8 <X> T_12_21.sp4_h_l_41
 (10 6)  (610 342)  (610 342)  routing T_12_21.sp4_h_r_8 <X> T_12_21.sp4_h_l_41


LogicTile_13_21

 (2 8)  (656 344)  (656 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 12)  (662 348)  (662 348)  routing T_13_21.sp4_h_l_47 <X> T_13_21.sp4_h_r_10


LogicTile_15_21

 (5 5)  (767 341)  (767 341)  routing T_15_21.sp4_h_r_3 <X> T_15_21.sp4_v_b_3


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (9 7)  (825 343)  (825 343)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_v_t_41
 (10 7)  (826 343)  (826 343)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_v_t_41
 (12 10)  (828 346)  (828 346)  routing T_16_21.sp4_v_b_8 <X> T_16_21.sp4_h_l_45
 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (820 348)  (820 348)  routing T_16_21.sp4_h_l_44 <X> T_16_21.sp4_v_b_9
 (5 13)  (821 349)  (821 349)  routing T_16_21.sp4_h_l_44 <X> T_16_21.sp4_v_b_9
 (19 15)  (835 351)  (835 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_21

 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 336)  (892 336)  routing T_17_21.bnr_op_1 <X> T_17_21.lc_trk_g0_1
 (25 0)  (899 336)  (899 336)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g0_2
 (15 1)  (889 337)  (889 337)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g0_0
 (16 1)  (890 337)  (890 337)  routing T_17_21.sp4_v_t_5 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (892 337)  (892 337)  routing T_17_21.bnr_op_1 <X> T_17_21.lc_trk_g0_1
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 338)  (877 338)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_l_23
 (15 2)  (889 338)  (889 338)  routing T_17_21.sp4_v_b_21 <X> T_17_21.lc_trk_g0_5
 (16 2)  (890 338)  (890 338)  routing T_17_21.sp4_v_b_21 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (14 4)  (888 340)  (888 340)  routing T_17_21.bnr_op_0 <X> T_17_21.lc_trk_g1_0
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (41 4)  (915 340)  (915 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (12 5)  (886 341)  (886 341)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_v_b_5
 (14 5)  (888 341)  (888 341)  routing T_17_21.bnr_op_0 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.input_2_2
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (46 5)  (920 341)  (920 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.bot_op_7 <X> T_17_21.lc_trk_g1_7
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (42 6)  (916 342)  (916 342)  LC_3 Logic Functioning bit
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g1_6
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (908 343)  (908 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (35 7)  (909 343)  (909 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_3
 (8 12)  (882 348)  (882 348)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_h_r_10
 (11 12)  (885 348)  (885 348)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_v_b_11
 (10 13)  (884 349)  (884 349)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_v_b_10
 (12 13)  (886 349)  (886 349)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_v_b_11


LogicTile_18_21

 (2 0)  (930 336)  (930 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 338)  (943 338)  routing T_18_21.bot_op_5 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 338)  (963 338)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.input_2_1
 (51 2)  (979 338)  (979 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 339)  (960 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (21 4)  (949 340)  (949 340)  routing T_18_21.lft_op_3 <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 340)  (952 340)  routing T_18_21.lft_op_3 <X> T_18_21.lc_trk_g1_3
 (0 6)  (928 342)  (928 342)  routing T_18_21.glb_netwk_2 <X> T_18_21.glb2local_0
 (1 6)  (929 342)  (929 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (946 344)  (946 344)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g2_1
 (21 8)  (949 344)  (949 344)  routing T_18_21.bnl_op_3 <X> T_18_21.lc_trk_g2_3
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (47 8)  (975 344)  (975 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (976 344)  (976 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (979 344)  (979 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (980 344)  (980 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (946 345)  (946 345)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g2_1
 (21 9)  (949 345)  (949 345)  routing T_18_21.bnl_op_3 <X> T_18_21.lc_trk_g2_3
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (52 9)  (980 345)  (980 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9


LogicTile_19_21

 (8 0)  (990 336)  (990 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (9 0)  (991 336)  (991 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (10 0)  (992 336)  (992 336)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_r_1
 (12 0)  (994 336)  (994 336)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (13 1)  (995 337)  (995 337)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 338)  (1003 338)  routing T_19_21.sp4_v_b_7 <X> T_19_21.lc_trk_g0_7
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1005 338)  (1005 338)  routing T_19_21.sp4_v_b_7 <X> T_19_21.lc_trk_g0_7
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.wire_logic_cluster/lc_6/out <X> T_19_21.lc_trk_g2_6
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (996 348)  (996 348)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g3_0
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 348)  (1012 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (47 12)  (1029 348)  (1029 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (997 349)  (997 349)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 349)  (1012 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (48 13)  (1030 349)  (1030 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 350)  (982 350)  routing T_19_21.glb_netwk_4 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_21

 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 336)  (1067 336)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_l_23 <X> T_20_21.sp12_v_b_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.bot_op_4 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1059 343)  (1059 343)  routing T_20_21.sp12_h_r_14 <X> T_20_21.lc_trk_g1_6
 (12 9)  (1048 345)  (1048 345)  routing T_20_21.sp4_h_r_8 <X> T_20_21.sp4_v_b_8
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g2_4
 (19 10)  (1055 346)  (1055 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_b_2
 (14 0)  (1104 336)  (1104 336)  routing T_21_21.lft_op_0 <X> T_21_21.lc_trk_g0_0
 (21 0)  (1111 336)  (1111 336)  routing T_21_21.wire_logic_cluster/lc_3/out <X> T_21_21.lc_trk_g0_3
 (22 0)  (1112 336)  (1112 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 336)  (1115 336)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (15 1)  (1105 337)  (1105 337)  routing T_21_21.lft_op_0 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 337)  (1113 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (24 1)  (1114 337)  (1114 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (25 1)  (1115 337)  (1115 337)  routing T_21_21.sp4_h_l_7 <X> T_21_21.lc_trk_g0_2
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 338)  (1104 338)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g0_4
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (46 2)  (1136 338)  (1136 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (1142 338)  (1142 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1116 339)  (1116 339)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 339)  (1118 339)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 339)  (1121 339)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (1130 339)  (1130 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (51 3)  (1141 339)  (1141 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 5)  (1106 341)  (1106 341)  routing T_21_21.sp12_h_r_8 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (13 6)  (1103 342)  (1103 342)  routing T_21_21.sp4_h_r_5 <X> T_21_21.sp4_v_t_40
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 342)  (1123 342)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 342)  (1124 342)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 342)  (1131 342)  LC_3 Logic Functioning bit
 (42 6)  (1132 342)  (1132 342)  LC_3 Logic Functioning bit
 (45 6)  (1135 342)  (1135 342)  LC_3 Logic Functioning bit
 (12 7)  (1102 343)  (1102 343)  routing T_21_21.sp4_h_r_5 <X> T_21_21.sp4_v_t_40
 (27 7)  (1117 343)  (1117 343)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 343)  (1122 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 343)  (1125 343)  routing T_21_21.lc_trk_g0_3 <X> T_21_21.input_2_3
 (42 7)  (1132 343)  (1132 343)  LC_3 Logic Functioning bit
 (43 7)  (1133 343)  (1133 343)  LC_3 Logic Functioning bit
 (51 7)  (1141 343)  (1141 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1095 344)  (1095 344)  routing T_21_21.sp4_v_b_0 <X> T_21_21.sp4_h_r_6
 (6 8)  (1096 344)  (1096 344)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_v_b_6
 (9 8)  (1099 344)  (1099 344)  routing T_21_21.sp4_h_l_41 <X> T_21_21.sp4_h_r_7
 (10 8)  (1100 344)  (1100 344)  routing T_21_21.sp4_h_l_41 <X> T_21_21.sp4_h_r_7
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 344)  (1125 344)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.input_2_4
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (48 8)  (1138 344)  (1138 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (1094 345)  (1094 345)  routing T_21_21.sp4_v_b_0 <X> T_21_21.sp4_h_r_6
 (6 9)  (1096 345)  (1096 345)  routing T_21_21.sp4_v_b_0 <X> T_21_21.sp4_h_r_6
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 345)  (1118 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 345)  (1122 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (43 9)  (1133 345)  (1133 345)  LC_4 Logic Functioning bit
 (15 10)  (1105 346)  (1105 346)  routing T_21_21.rgt_op_5 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1108 346)  (1108 346)  routing T_21_21.rgt_op_5 <X> T_21_21.lc_trk_g2_5
 (21 10)  (1111 346)  (1111 346)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 346)  (1113 346)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (21 11)  (1111 347)  (1111 347)  routing T_21_21.sp4_v_t_26 <X> T_21_21.lc_trk_g2_7
 (8 12)  (1098 348)  (1098 348)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_h_r_10
 (15 12)  (1105 348)  (1105 348)  routing T_21_21.sp4_h_r_25 <X> T_21_21.lc_trk_g3_1
 (16 12)  (1106 348)  (1106 348)  routing T_21_21.sp4_h_r_25 <X> T_21_21.lc_trk_g3_1
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (9 13)  (1099 349)  (1099 349)  routing T_21_21.sp4_v_t_39 <X> T_21_21.sp4_v_b_10
 (10 13)  (1100 349)  (1100 349)  routing T_21_21.sp4_v_t_39 <X> T_21_21.sp4_v_b_10
 (18 13)  (1108 349)  (1108 349)  routing T_21_21.sp4_h_r_25 <X> T_21_21.lc_trk_g3_1
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.glb_netwk_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.bnl_op_4 <X> T_21_21.lc_trk_g3_4
 (14 15)  (1104 351)  (1104 351)  routing T_21_21.bnl_op_4 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_22_21

 (14 0)  (1158 336)  (1158 336)  routing T_22_21.sp4_h_l_5 <X> T_22_21.lc_trk_g0_0
 (19 0)  (1163 336)  (1163 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (1171 336)  (1171 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 336)  (1174 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 336)  (1177 336)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 336)  (1181 336)  LC_0 Logic Functioning bit
 (42 0)  (1186 336)  (1186 336)  LC_0 Logic Functioning bit
 (45 0)  (1189 336)  (1189 336)  LC_0 Logic Functioning bit
 (46 0)  (1190 336)  (1190 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1196 336)  (1196 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_v_b_0
 (14 1)  (1158 337)  (1158 337)  routing T_22_21.sp4_h_l_5 <X> T_22_21.lc_trk_g0_0
 (15 1)  (1159 337)  (1159 337)  routing T_22_21.sp4_h_l_5 <X> T_22_21.lc_trk_g0_0
 (16 1)  (1160 337)  (1160 337)  routing T_22_21.sp4_h_l_5 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (1171 337)  (1171 337)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 337)  (1175 337)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (1182 337)  (1182 337)  LC_0 Logic Functioning bit
 (43 1)  (1187 337)  (1187 337)  LC_0 Logic Functioning bit
 (47 1)  (1191 337)  (1191 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (1197 337)  (1197 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (3 6)  (1147 342)  (1147 342)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_t_23
 (3 7)  (1147 343)  (1147 343)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_t_23
 (17 7)  (1161 343)  (1161 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (5 8)  (1149 344)  (1149 344)  routing T_22_21.sp4_v_b_6 <X> T_22_21.sp4_h_r_6
 (6 9)  (1150 345)  (1150 345)  routing T_22_21.sp4_v_b_6 <X> T_22_21.sp4_h_r_6
 (15 9)  (1159 345)  (1159 345)  routing T_22_21.sp4_v_t_29 <X> T_22_21.lc_trk_g2_0
 (16 9)  (1160 345)  (1160 345)  routing T_22_21.sp4_v_t_29 <X> T_22_21.lc_trk_g2_0
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 346)  (1162 346)  routing T_22_21.wire_logic_cluster/lc_5/out <X> T_22_21.lc_trk_g2_5
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 346)  (1167 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (24 10)  (1168 346)  (1168 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (26 10)  (1170 346)  (1170 346)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 346)  (1171 346)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (45 10)  (1189 346)  (1189 346)  LC_5 Logic Functioning bit
 (48 10)  (1192 346)  (1192 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (1165 347)  (1165 347)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (28 11)  (1172 347)  (1172 347)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (1184 347)  (1184 347)  LC_5 Logic Functioning bit
 (42 11)  (1186 347)  (1186 347)  LC_5 Logic Functioning bit
 (5 13)  (1149 349)  (1149 349)  routing T_22_21.sp4_h_r_9 <X> T_22_21.sp4_v_b_9
 (0 14)  (1144 350)  (1144 350)  routing T_22_21.glb_netwk_4 <X> T_22_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 350)  (1145 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_21

 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 338)  (1234 338)  LC_1 Logic Functioning bit
 (37 2)  (1235 338)  (1235 338)  LC_1 Logic Functioning bit
 (38 2)  (1236 338)  (1236 338)  LC_1 Logic Functioning bit
 (39 2)  (1237 338)  (1237 338)  LC_1 Logic Functioning bit
 (45 2)  (1243 338)  (1243 338)  LC_1 Logic Functioning bit
 (36 3)  (1234 339)  (1234 339)  LC_1 Logic Functioning bit
 (37 3)  (1235 339)  (1235 339)  LC_1 Logic Functioning bit
 (38 3)  (1236 339)  (1236 339)  LC_1 Logic Functioning bit
 (39 3)  (1237 339)  (1237 339)  LC_1 Logic Functioning bit
 (53 3)  (1251 339)  (1251 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (1198 340)  (1198 340)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 340)  (1199 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (1209 340)  (1209 340)  routing T_23_21.sp4_v_t_39 <X> T_23_21.sp4_v_b_5
 (0 5)  (1198 341)  (1198 341)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 341)  (1199 341)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (12 5)  (1210 341)  (1210 341)  routing T_23_21.sp4_v_t_39 <X> T_23_21.sp4_v_b_5
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (9 7)  (1207 343)  (1207 343)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_41
 (18 7)  (1216 343)  (1216 343)  routing T_23_21.sp4_r_v_b_29 <X> T_23_21.lc_trk_g1_5
 (2 8)  (1200 344)  (1200 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (1204 344)  (1204 344)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_b_6
 (11 8)  (1209 344)  (1209 344)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_b_8
 (13 8)  (1211 344)  (1211 344)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_b_8
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 344)  (1232 344)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (37 8)  (1235 344)  (1235 344)  LC_4 Logic Functioning bit
 (38 8)  (1236 344)  (1236 344)  LC_4 Logic Functioning bit
 (39 8)  (1237 344)  (1237 344)  LC_4 Logic Functioning bit
 (45 8)  (1243 344)  (1243 344)  LC_4 Logic Functioning bit
 (51 8)  (1249 344)  (1249 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (1210 345)  (1210 345)  routing T_23_21.sp4_h_l_39 <X> T_23_21.sp4_v_b_8
 (31 9)  (1229 345)  (1229 345)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (37 9)  (1235 345)  (1235 345)  LC_4 Logic Functioning bit
 (38 9)  (1236 345)  (1236 345)  LC_4 Logic Functioning bit
 (39 9)  (1237 345)  (1237 345)  LC_4 Logic Functioning bit
 (8 11)  (1206 347)  (1206 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (10 11)  (1208 347)  (1208 347)  routing T_23_21.sp4_v_b_4 <X> T_23_21.sp4_v_t_42
 (5 12)  (1203 348)  (1203 348)  routing T_23_21.sp4_v_b_9 <X> T_23_21.sp4_h_r_9
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp4_v_t_30 <X> T_23_21.lc_trk_g3_3
 (24 12)  (1222 348)  (1222 348)  routing T_23_21.sp4_v_t_30 <X> T_23_21.lc_trk_g3_3
 (6 13)  (1204 349)  (1204 349)  routing T_23_21.sp4_v_b_9 <X> T_23_21.sp4_h_r_9
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (24 13)  (1222 349)  (1222 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (25 13)  (1223 349)  (1223 349)  routing T_23_21.sp4_h_l_15 <X> T_23_21.lc_trk_g3_2
 (1 14)  (1199 350)  (1199 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 351)  (1198 351)  routing T_23_21.glb_netwk_2 <X> T_23_21.wire_logic_cluster/lc_7/s_r


LogicTile_24_21

 (10 1)  (1262 337)  (1262 337)  routing T_24_21.sp4_h_r_8 <X> T_24_21.sp4_v_b_1
 (6 2)  (1258 338)  (1258 338)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_t_37
 (11 6)  (1263 342)  (1263 342)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_v_t_40
 (12 7)  (1264 343)  (1264 343)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_v_t_40
 (16 7)  (1268 343)  (1268 343)  routing T_24_21.sp12_h_r_12 <X> T_24_21.lc_trk_g1_4
 (17 7)  (1269 343)  (1269 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (13 8)  (1265 344)  (1265 344)  routing T_24_21.sp4_h_l_45 <X> T_24_21.sp4_v_b_8
 (26 8)  (1278 344)  (1278 344)  routing T_24_21.lc_trk_g3_5 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 344)  (1280 344)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 344)  (1282 344)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 344)  (1283 344)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 344)  (1286 344)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 344)  (1287 344)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.input_2_4
 (36 8)  (1288 344)  (1288 344)  LC_4 Logic Functioning bit
 (38 8)  (1290 344)  (1290 344)  LC_4 Logic Functioning bit
 (41 8)  (1293 344)  (1293 344)  LC_4 Logic Functioning bit
 (43 8)  (1295 344)  (1295 344)  LC_4 Logic Functioning bit
 (48 8)  (1300 344)  (1300 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (1260 345)  (1260 345)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_b_7
 (9 9)  (1261 345)  (1261 345)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_b_7
 (12 9)  (1264 345)  (1264 345)  routing T_24_21.sp4_h_l_45 <X> T_24_21.sp4_v_b_8
 (27 9)  (1279 345)  (1279 345)  routing T_24_21.lc_trk_g3_5 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 345)  (1280 345)  routing T_24_21.lc_trk_g3_5 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 345)  (1281 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 345)  (1282 345)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 345)  (1284 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1285 345)  (1285 345)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.input_2_4
 (35 9)  (1287 345)  (1287 345)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.input_2_4
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (38 9)  (1290 345)  (1290 345)  LC_4 Logic Functioning bit
 (40 9)  (1292 345)  (1292 345)  LC_4 Logic Functioning bit
 (43 9)  (1295 345)  (1295 345)  LC_4 Logic Functioning bit
 (46 9)  (1298 345)  (1298 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1303 345)  (1303 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1273 346)  (1273 346)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g2_7
 (22 10)  (1274 346)  (1274 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 346)  (1275 346)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g2_7
 (24 10)  (1276 346)  (1276 346)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g2_7
 (8 11)  (1260 347)  (1260 347)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_t_42
 (12 11)  (1264 347)  (1264 347)  routing T_24_21.sp4_h_l_45 <X> T_24_21.sp4_v_t_45
 (21 11)  (1273 347)  (1273 347)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g2_7
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1275 347)  (1275 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (24 11)  (1276 347)  (1276 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (25 11)  (1277 347)  (1277 347)  routing T_24_21.sp4_h_r_30 <X> T_24_21.lc_trk_g2_6
 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (17 14)  (1269 350)  (1269 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 351)  (1270 351)  routing T_24_21.sp4_r_v_b_45 <X> T_24_21.lc_trk_g3_5


RAM_Tile_25_21

 (16 0)  (1322 336)  (1322 336)  routing T_25_21.sp4_v_b_1 <X> T_25_21.lc_trk_g0_1
 (17 0)  (1323 336)  (1323 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 336)  (1324 336)  routing T_25_21.sp4_v_b_1 <X> T_25_21.lc_trk_g0_1
 (26 0)  (1332 336)  (1332 336)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_0
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (1317 337)  (1317 337)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_h_r_2
 (13 1)  (1319 337)  (1319 337)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_h_r_2
 (22 1)  (1328 337)  (1328 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 337)  (1332 337)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_0
 (28 1)  (1334 337)  (1334 337)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_0
 (29 1)  (1335 337)  (1335 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 338)  (1314 338)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_h_l_36
 (9 2)  (1315 338)  (1315 338)  routing T_25_21.sp4_v_t_36 <X> T_25_21.sp4_h_l_36
 (14 2)  (1320 338)  (1320 338)  routing T_25_21.lft_op_4 <X> T_25_21.lc_trk_g0_4
 (21 2)  (1327 338)  (1327 338)  routing T_25_21.sp4_v_t_2 <X> T_25_21.lc_trk_g0_7
 (22 2)  (1328 338)  (1328 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 338)  (1329 338)  routing T_25_21.sp4_v_t_2 <X> T_25_21.lc_trk_g0_7
 (11 3)  (1317 339)  (1317 339)  routing T_25_21.sp4_h_r_6 <X> T_25_21.sp4_h_l_39
 (13 3)  (1319 339)  (1319 339)  routing T_25_21.sp4_h_r_6 <X> T_25_21.sp4_h_l_39
 (15 3)  (1321 339)  (1321 339)  routing T_25_21.lft_op_4 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (19 3)  (1325 339)  (1325 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (21 3)  (1327 339)  (1327 339)  routing T_25_21.sp4_v_t_2 <X> T_25_21.lc_trk_g0_7
 (22 3)  (1328 339)  (1328 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 339)  (1331 339)  routing T_25_21.sp4_r_v_b_30 <X> T_25_21.lc_trk_g0_6
 (26 3)  (1332 339)  (1332 339)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.input0_1
 (28 3)  (1334 339)  (1334 339)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.input0_1
 (29 3)  (1335 339)  (1335 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (17 5)  (1323 341)  (1323 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (1332 341)  (1332 341)  routing T_25_21.lc_trk_g2_2 <X> T_25_21.input0_2
 (28 5)  (1334 341)  (1334 341)  routing T_25_21.lc_trk_g2_2 <X> T_25_21.input0_2
 (29 5)  (1335 341)  (1335 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (11 6)  (1317 342)  (1317 342)  routing T_25_21.sp4_v_b_2 <X> T_25_21.sp4_v_t_40
 (14 6)  (1320 342)  (1320 342)  routing T_25_21.sp4_v_b_12 <X> T_25_21.lc_trk_g1_4
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (9 7)  (1315 343)  (1315 343)  routing T_25_21.sp4_v_b_8 <X> T_25_21.sp4_v_t_41
 (10 7)  (1316 343)  (1316 343)  routing T_25_21.sp4_v_b_8 <X> T_25_21.sp4_v_t_41
 (12 7)  (1318 343)  (1318 343)  routing T_25_21.sp4_v_b_2 <X> T_25_21.sp4_v_t_40
 (14 7)  (1320 343)  (1320 343)  routing T_25_21.sp4_v_b_12 <X> T_25_21.lc_trk_g1_4
 (16 7)  (1322 343)  (1322 343)  routing T_25_21.sp4_v_b_12 <X> T_25_21.lc_trk_g1_4
 (17 7)  (1323 343)  (1323 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_12 lc_trk_g1_4
 (18 7)  (1324 343)  (1324 343)  routing T_25_21.sp4_r_v_b_29 <X> T_25_21.lc_trk_g1_5
 (22 7)  (1328 343)  (1328 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (1335 343)  (1335 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (15 8)  (1321 344)  (1321 344)  routing T_25_21.sp4_h_r_33 <X> T_25_21.lc_trk_g2_1
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_h_r_33 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_h_r_33 <X> T_25_21.lc_trk_g2_1
 (21 8)  (1327 344)  (1327 344)  routing T_25_21.sp4_v_b_27 <X> T_25_21.lc_trk_g2_3
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 344)  (1329 344)  routing T_25_21.sp4_v_b_27 <X> T_25_21.lc_trk_g2_3
 (26 8)  (1332 344)  (1332 344)  routing T_25_21.lc_trk_g0_6 <X> T_25_21.input0_4
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (1345 344)  (1345 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (22 9)  (1328 345)  (1328 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 345)  (1329 345)  routing T_25_21.sp4_v_t_31 <X> T_25_21.lc_trk_g2_2
 (24 9)  (1330 345)  (1330 345)  routing T_25_21.sp4_v_t_31 <X> T_25_21.lc_trk_g2_2
 (26 9)  (1332 345)  (1332 345)  routing T_25_21.lc_trk_g0_6 <X> T_25_21.input0_4
 (29 9)  (1335 345)  (1335 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (25 10)  (1331 346)  (1331 346)  routing T_25_21.sp4_h_l_27 <X> T_25_21.lc_trk_g2_6
 (26 10)  (1332 346)  (1332 346)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.input0_5
 (35 10)  (1341 346)  (1341 346)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.input2_5
 (8 11)  (1314 347)  (1314 347)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_t_42
 (22 11)  (1328 347)  (1328 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 347)  (1329 347)  routing T_25_21.sp4_h_l_27 <X> T_25_21.lc_trk_g2_6
 (24 11)  (1330 347)  (1330 347)  routing T_25_21.sp4_h_l_27 <X> T_25_21.lc_trk_g2_6
 (27 11)  (1333 347)  (1333 347)  routing T_25_21.lc_trk_g1_4 <X> T_25_21.input0_5
 (29 11)  (1335 347)  (1335 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 347)  (1338 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 347)  (1341 347)  routing T_25_21.lc_trk_g0_7 <X> T_25_21.input2_5
 (35 12)  (1341 348)  (1341 348)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.input2_6
 (26 13)  (1332 349)  (1332 349)  routing T_25_21.lc_trk_g0_2 <X> T_25_21.input0_6
 (29 13)  (1335 349)  (1335 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 349)  (1338 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (4 14)  (1310 350)  (1310 350)  routing T_25_21.sp4_v_b_9 <X> T_25_21.sp4_v_t_44
 (5 14)  (1311 350)  (1311 350)  routing T_25_21.sp4_v_t_38 <X> T_25_21.sp4_h_l_44
 (26 14)  (1332 350)  (1332 350)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_7
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22
 (4 15)  (1310 351)  (1310 351)  routing T_25_21.sp4_v_t_38 <X> T_25_21.sp4_h_l_44
 (6 15)  (1312 351)  (1312 351)  routing T_25_21.sp4_v_t_38 <X> T_25_21.sp4_h_l_44
 (26 15)  (1332 351)  (1332 351)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_7
 (27 15)  (1333 351)  (1333 351)  routing T_25_21.lc_trk_g1_6 <X> T_25_21.input0_7
 (29 15)  (1335 351)  (1335 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 351)  (1338 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 351)  (1340 351)  routing T_25_21.lc_trk_g1_0 <X> T_25_21.input2_7


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (13 2)  (1361 338)  (1361 338)  routing T_26_21.sp4_v_b_2 <X> T_26_21.sp4_v_t_39
 (4 7)  (1352 343)  (1352 343)  routing T_26_21.sp4_v_b_10 <X> T_26_21.sp4_h_l_38
 (4 14)  (1352 350)  (1352 350)  routing T_26_21.sp4_v_b_9 <X> T_26_21.sp4_v_t_44
 (13 14)  (1361 350)  (1361 350)  routing T_26_21.sp4_v_b_11 <X> T_26_21.sp4_v_t_46
 (8 15)  (1356 351)  (1356 351)  routing T_26_21.sp4_h_r_10 <X> T_26_21.sp4_v_t_47
 (9 15)  (1357 351)  (1357 351)  routing T_26_21.sp4_h_r_10 <X> T_26_21.sp4_v_t_47


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23


LogicTile_28_21

 (26 0)  (1482 336)  (1482 336)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 336)  (1483 336)  routing T_28_21.lc_trk_g1_0 <X> T_28_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 336)  (1485 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 336)  (1487 336)  routing T_28_21.lc_trk_g2_7 <X> T_28_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 336)  (1488 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 336)  (1489 336)  routing T_28_21.lc_trk_g2_7 <X> T_28_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 336)  (1491 336)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.input_2_0
 (37 0)  (1493 336)  (1493 336)  LC_0 Logic Functioning bit
 (39 0)  (1495 336)  (1495 336)  LC_0 Logic Functioning bit
 (44 0)  (1500 336)  (1500 336)  LC_0 Logic Functioning bit
 (45 0)  (1501 336)  (1501 336)  LC_0 Logic Functioning bit
 (52 0)  (1508 336)  (1508 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1483 337)  (1483 337)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 337)  (1484 337)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 337)  (1485 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1487 337)  (1487 337)  routing T_28_21.lc_trk_g2_7 <X> T_28_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 337)  (1488 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1489 337)  (1489 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.input_2_0
 (34 1)  (1490 337)  (1490 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.input_2_0
 (35 1)  (1491 337)  (1491 337)  routing T_28_21.lc_trk_g3_7 <X> T_28_21.input_2_0
 (41 1)  (1497 337)  (1497 337)  LC_0 Logic Functioning bit
 (43 1)  (1499 337)  (1499 337)  LC_0 Logic Functioning bit
 (0 2)  (1456 338)  (1456 338)  routing T_28_21.glb_netwk_6 <X> T_28_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1457 338)  (1457 338)  routing T_28_21.glb_netwk_6 <X> T_28_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 338)  (1458 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 338)  (1483 338)  routing T_28_21.lc_trk_g3_1 <X> T_28_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 338)  (1484 338)  routing T_28_21.lc_trk_g3_1 <X> T_28_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 338)  (1485 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 338)  (1488 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1493 338)  (1493 338)  LC_1 Logic Functioning bit
 (39 2)  (1495 338)  (1495 338)  LC_1 Logic Functioning bit
 (44 2)  (1500 338)  (1500 338)  LC_1 Logic Functioning bit
 (45 2)  (1501 338)  (1501 338)  LC_1 Logic Functioning bit
 (26 3)  (1482 339)  (1482 339)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1483 339)  (1483 339)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 339)  (1484 339)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 339)  (1485 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1497 339)  (1497 339)  LC_1 Logic Functioning bit
 (43 3)  (1499 339)  (1499 339)  LC_1 Logic Functioning bit
 (47 3)  (1503 339)  (1503 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1470 340)  (1470 340)  routing T_28_21.wire_logic_cluster/lc_0/out <X> T_28_21.lc_trk_g1_0
 (21 4)  (1477 340)  (1477 340)  routing T_28_21.wire_logic_cluster/lc_3/out <X> T_28_21.lc_trk_g1_3
 (22 4)  (1478 340)  (1478 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 340)  (1481 340)  routing T_28_21.wire_logic_cluster/lc_2/out <X> T_28_21.lc_trk_g1_2
 (26 4)  (1482 340)  (1482 340)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1483 340)  (1483 340)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 340)  (1485 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 340)  (1488 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1493 340)  (1493 340)  LC_2 Logic Functioning bit
 (39 4)  (1495 340)  (1495 340)  LC_2 Logic Functioning bit
 (44 4)  (1500 340)  (1500 340)  LC_2 Logic Functioning bit
 (45 4)  (1501 340)  (1501 340)  LC_2 Logic Functioning bit
 (47 4)  (1503 340)  (1503 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (1473 341)  (1473 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1478 341)  (1478 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1483 341)  (1483 341)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 341)  (1484 341)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 341)  (1485 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 341)  (1486 341)  routing T_28_21.lc_trk_g1_2 <X> T_28_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (1497 341)  (1497 341)  LC_2 Logic Functioning bit
 (43 5)  (1499 341)  (1499 341)  LC_2 Logic Functioning bit
 (17 6)  (1473 342)  (1473 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 342)  (1474 342)  routing T_28_21.wire_logic_cluster/lc_5/out <X> T_28_21.lc_trk_g1_5
 (21 6)  (1477 342)  (1477 342)  routing T_28_21.wire_logic_cluster/lc_7/out <X> T_28_21.lc_trk_g1_7
 (22 6)  (1478 342)  (1478 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1481 342)  (1481 342)  routing T_28_21.wire_logic_cluster/lc_6/out <X> T_28_21.lc_trk_g1_6
 (27 6)  (1483 342)  (1483 342)  routing T_28_21.lc_trk_g1_3 <X> T_28_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 342)  (1485 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 342)  (1488 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1493 342)  (1493 342)  LC_3 Logic Functioning bit
 (39 6)  (1495 342)  (1495 342)  LC_3 Logic Functioning bit
 (44 6)  (1500 342)  (1500 342)  LC_3 Logic Functioning bit
 (45 6)  (1501 342)  (1501 342)  LC_3 Logic Functioning bit
 (22 7)  (1478 343)  (1478 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1482 343)  (1482 343)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 343)  (1483 343)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 343)  (1484 343)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 343)  (1485 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1486 343)  (1486 343)  routing T_28_21.lc_trk_g1_3 <X> T_28_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (1497 343)  (1497 343)  LC_3 Logic Functioning bit
 (43 7)  (1499 343)  (1499 343)  LC_3 Logic Functioning bit
 (53 7)  (1509 343)  (1509 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (1482 344)  (1482 344)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 344)  (1483 344)  routing T_28_21.lc_trk_g3_4 <X> T_28_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 344)  (1484 344)  routing T_28_21.lc_trk_g3_4 <X> T_28_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 344)  (1485 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 344)  (1486 344)  routing T_28_21.lc_trk_g3_4 <X> T_28_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 344)  (1488 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1493 344)  (1493 344)  LC_4 Logic Functioning bit
 (39 8)  (1495 344)  (1495 344)  LC_4 Logic Functioning bit
 (44 8)  (1500 344)  (1500 344)  LC_4 Logic Functioning bit
 (45 8)  (1501 344)  (1501 344)  LC_4 Logic Functioning bit
 (53 8)  (1509 344)  (1509 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (1483 345)  (1483 345)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1484 345)  (1484 345)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 345)  (1485 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (1497 345)  (1497 345)  LC_4 Logic Functioning bit
 (43 9)  (1499 345)  (1499 345)  LC_4 Logic Functioning bit
 (21 10)  (1477 346)  (1477 346)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g2_7
 (22 10)  (1478 346)  (1478 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1479 346)  (1479 346)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g2_7
 (24 10)  (1480 346)  (1480 346)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g2_7
 (27 10)  (1483 346)  (1483 346)  routing T_28_21.lc_trk_g1_5 <X> T_28_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 346)  (1485 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 346)  (1486 346)  routing T_28_21.lc_trk_g1_5 <X> T_28_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 346)  (1488 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1493 346)  (1493 346)  LC_5 Logic Functioning bit
 (39 10)  (1495 346)  (1495 346)  LC_5 Logic Functioning bit
 (44 10)  (1500 346)  (1500 346)  LC_5 Logic Functioning bit
 (45 10)  (1501 346)  (1501 346)  LC_5 Logic Functioning bit
 (47 10)  (1503 346)  (1503 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1482 347)  (1482 347)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 347)  (1483 347)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 347)  (1484 347)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 347)  (1485 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1497 347)  (1497 347)  LC_5 Logic Functioning bit
 (43 11)  (1499 347)  (1499 347)  LC_5 Logic Functioning bit
 (17 12)  (1473 348)  (1473 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 348)  (1474 348)  routing T_28_21.wire_logic_cluster/lc_1/out <X> T_28_21.lc_trk_g3_1
 (25 12)  (1481 348)  (1481 348)  routing T_28_21.sp4_v_t_23 <X> T_28_21.lc_trk_g3_2
 (26 12)  (1482 348)  (1482 348)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 348)  (1483 348)  routing T_28_21.lc_trk_g1_6 <X> T_28_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 348)  (1485 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 348)  (1486 348)  routing T_28_21.lc_trk_g1_6 <X> T_28_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 348)  (1488 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1493 348)  (1493 348)  LC_6 Logic Functioning bit
 (39 12)  (1495 348)  (1495 348)  LC_6 Logic Functioning bit
 (44 12)  (1500 348)  (1500 348)  LC_6 Logic Functioning bit
 (45 12)  (1501 348)  (1501 348)  LC_6 Logic Functioning bit
 (22 13)  (1478 349)  (1478 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1479 349)  (1479 349)  routing T_28_21.sp4_v_t_23 <X> T_28_21.lc_trk_g3_2
 (25 13)  (1481 349)  (1481 349)  routing T_28_21.sp4_v_t_23 <X> T_28_21.lc_trk_g3_2
 (27 13)  (1483 349)  (1483 349)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 349)  (1484 349)  routing T_28_21.lc_trk_g3_5 <X> T_28_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 349)  (1485 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 349)  (1486 349)  routing T_28_21.lc_trk_g1_6 <X> T_28_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (1497 349)  (1497 349)  LC_6 Logic Functioning bit
 (43 13)  (1499 349)  (1499 349)  LC_6 Logic Functioning bit
 (46 13)  (1502 349)  (1502 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (1457 350)  (1457 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (1470 350)  (1470 350)  routing T_28_21.wire_logic_cluster/lc_4/out <X> T_28_21.lc_trk_g3_4
 (16 14)  (1472 350)  (1472 350)  routing T_28_21.sp4_v_t_16 <X> T_28_21.lc_trk_g3_5
 (17 14)  (1473 350)  (1473 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1474 350)  (1474 350)  routing T_28_21.sp4_v_t_16 <X> T_28_21.lc_trk_g3_5
 (21 14)  (1477 350)  (1477 350)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g3_7
 (22 14)  (1478 350)  (1478 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1479 350)  (1479 350)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g3_7
 (24 14)  (1480 350)  (1480 350)  routing T_28_21.sp4_h_r_39 <X> T_28_21.lc_trk_g3_7
 (27 14)  (1483 350)  (1483 350)  routing T_28_21.lc_trk_g1_7 <X> T_28_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 350)  (1485 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 350)  (1486 350)  routing T_28_21.lc_trk_g1_7 <X> T_28_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 350)  (1488 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1493 350)  (1493 350)  LC_7 Logic Functioning bit
 (39 14)  (1495 350)  (1495 350)  LC_7 Logic Functioning bit
 (44 14)  (1500 350)  (1500 350)  LC_7 Logic Functioning bit
 (45 14)  (1501 350)  (1501 350)  LC_7 Logic Functioning bit
 (52 14)  (1508 350)  (1508 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1456 351)  (1456 351)  routing T_28_21.glb_netwk_2 <X> T_28_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (1473 351)  (1473 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1482 351)  (1482 351)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1483 351)  (1483 351)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 351)  (1484 351)  routing T_28_21.lc_trk_g3_2 <X> T_28_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 351)  (1485 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 351)  (1486 351)  routing T_28_21.lc_trk_g1_7 <X> T_28_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (1497 351)  (1497 351)  LC_7 Logic Functioning bit
 (43 15)  (1499 351)  (1499 351)  LC_7 Logic Functioning bit


LogicTile_29_21

 (5 10)  (1515 346)  (1515 346)  routing T_29_21.sp4_v_t_37 <X> T_29_21.sp4_h_l_43
 (4 11)  (1514 347)  (1514 347)  routing T_29_21.sp4_v_t_37 <X> T_29_21.sp4_h_l_43
 (6 11)  (1516 347)  (1516 347)  routing T_29_21.sp4_v_t_37 <X> T_29_21.sp4_h_l_43
 (13 13)  (1523 349)  (1523 349)  routing T_29_21.sp4_v_t_43 <X> T_29_21.sp4_h_r_11


LogicTile_31_21

 (8 1)  (1626 337)  (1626 337)  routing T_31_21.sp4_h_l_36 <X> T_31_21.sp4_v_b_1
 (9 1)  (1627 337)  (1627 337)  routing T_31_21.sp4_h_l_36 <X> T_31_21.sp4_v_b_1


IO_Tile_33_21

 (5 0)  (1731 336)  (1731 336)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g0_1
 (7 0)  (1733 336)  (1733 336)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 336)  (1734 336)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g0_1
 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (6 3)  (1732 339)  (1732 339)  routing T_33_21.span12_horz_10 <X> T_33_21.lc_trk_g0_2
 (7 3)  (1733 339)  (1733 339)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g0_2 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 344)  (1731 344)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g1_1
 (7 8)  (1733 344)  (1733 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 344)  (1734 344)  routing T_33_21.span4_vert_b_9 <X> T_33_21.lc_trk_g1_1
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_1 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (4 14)  (1730 350)  (1730 350)  routing T_33_21.span4_horz_46 <X> T_33_21.lc_trk_g1_6
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit
 (4 15)  (1730 351)  (1730 351)  routing T_33_21.span4_horz_46 <X> T_33_21.lc_trk_g1_6
 (5 15)  (1731 351)  (1731 351)  routing T_33_21.span4_horz_46 <X> T_33_21.lc_trk_g1_6
 (6 15)  (1732 351)  (1732 351)  routing T_33_21.span4_horz_46 <X> T_33_21.lc_trk_g1_6
 (7 15)  (1733 351)  (1733 351)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (32 6)  (50 326)  (50 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 326)  (51 326)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 326)  (55 326)  LC_3 Logic Functioning bit
 (39 6)  (57 326)  (57 326)  LC_3 Logic Functioning bit
 (40 6)  (58 326)  (58 326)  LC_3 Logic Functioning bit
 (41 6)  (59 326)  (59 326)  LC_3 Logic Functioning bit
 (42 6)  (60 326)  (60 326)  LC_3 Logic Functioning bit
 (43 6)  (61 326)  (61 326)  LC_3 Logic Functioning bit
 (52 6)  (70 326)  (70 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (46 327)  (46 327)  routing T_1_20.lc_trk_g2_1 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 327)  (47 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 327)  (49 327)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 327)  (54 327)  LC_3 Logic Functioning bit
 (38 7)  (56 327)  (56 327)  LC_3 Logic Functioning bit
 (40 7)  (58 327)  (58 327)  LC_3 Logic Functioning bit
 (41 7)  (59 327)  (59 327)  LC_3 Logic Functioning bit
 (42 7)  (60 327)  (60 327)  LC_3 Logic Functioning bit
 (43 7)  (61 327)  (61 327)  LC_3 Logic Functioning bit
 (17 8)  (35 328)  (35 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (40 329)  (40 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (42 329)  (42 329)  routing T_1_20.tnl_op_2 <X> T_1_20.lc_trk_g2_2
 (25 9)  (43 329)  (43 329)  routing T_1_20.tnl_op_2 <X> T_1_20.lc_trk_g2_2


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0


LogicTile_17_20

 (14 0)  (888 320)  (888 320)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g0_0
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (47 0)  (921 320)  (921 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.top_op_2 <X> T_17_20.lc_trk_g0_2
 (25 1)  (899 321)  (899 321)  routing T_17_20.top_op_2 <X> T_17_20.lc_trk_g0_2
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (51 1)  (925 321)  (925 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (15 3)  (889 323)  (889 323)  routing T_17_20.bot_op_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (21 4)  (895 324)  (895 324)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_v_b_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.sp4_v_b_5 <X> T_17_20.lc_trk_g1_5
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (50 6)  (924 326)  (924 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 327)  (889 327)  routing T_17_20.bot_op_4 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (51 7)  (925 327)  (925 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (888 328)  (888 328)  routing T_17_20.rgt_op_0 <X> T_17_20.lc_trk_g2_0
 (15 8)  (889 328)  (889 328)  routing T_17_20.rgt_op_1 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.rgt_op_1 <X> T_17_20.lc_trk_g2_1
 (4 9)  (878 329)  (878 329)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_h_r_6
 (15 9)  (889 329)  (889 329)  routing T_17_20.rgt_op_0 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 10)  (895 330)  (895 330)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (40 10)  (914 330)  (914 330)  LC_5 Logic Functioning bit
 (42 10)  (916 330)  (916 330)  LC_5 Logic Functioning bit
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (12 12)  (886 332)  (886 332)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (14 12)  (888 332)  (888 332)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g3_0
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp12_v_b_11 <X> T_17_20.lc_trk_g3_3
 (25 12)  (899 332)  (899 332)  routing T_17_20.wire_logic_cluster/lc_2/out <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 332)  (904 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (11 13)  (885 333)  (885 333)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (13 13)  (887 333)  (887 333)  routing T_17_20.sp4_v_b_5 <X> T_17_20.sp4_h_r_11
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_6
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (25 14)  (899 334)  (899 334)  routing T_17_20.wire_logic_cluster/lc_6/out <X> T_17_20.lc_trk_g3_6
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (47 14)  (921 334)  (921 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g0_0
 (21 0)  (949 320)  (949 320)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g0_3
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 320)  (952 320)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g0_3
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (48 0)  (976 320)  (976 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (49 1)  (977 321)  (977 321)  Carry_In_Mux bit 

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 322)  (942 322)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (15 2)  (943 322)  (943 322)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g0_5
 (19 2)  (947 322)  (947 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (48 2)  (976 322)  (976 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (943 323)  (943 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (16 3)  (944 323)  (944 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (14 6)  (942 326)  (942 326)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (21 6)  (949 326)  (949 326)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (14 7)  (942 327)  (942 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (15 7)  (943 327)  (943 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (16 7)  (944 327)  (944 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.sp4_h_l_11 <X> T_18_20.lc_trk_g1_6
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (48 7)  (976 327)  (976 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (0 10)  (928 330)  (928 330)  routing T_18_20.glb_netwk_2 <X> T_18_20.glb2local_2
 (1 10)  (929 330)  (929 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 330)  (946 330)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g2_5
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.input_2_5
 (40 10)  (968 330)  (968 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_r_v_b_36 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.input_2_5
 (35 11)  (963 331)  (963 331)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.input_2_5
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (10 12)  (938 332)  (938 332)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_h_r_10
 (14 12)  (942 332)  (942 332)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 332)  (963 332)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.input_2_6
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (15 13)  (943 333)  (943 333)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (949 333)  (949 333)  routing T_18_20.tnl_op_3 <X> T_18_20.lc_trk_g3_3
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit
 (51 13)  (979 333)  (979 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 334)  (963 334)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_7
 (42 14)  (970 334)  (970 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 335)  (959 335)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 335)  (961 335)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_7
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 320)  (1022 320)  LC_0 Logic Functioning bit
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 321)  (1010 321)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 321)  (1015 321)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.input_2_0
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (41 1)  (1023 321)  (1023 321)  LC_0 Logic Functioning bit
 (49 1)  (1031 321)  (1031 321)  Carry_In_Mux bit 

 (14 8)  (996 328)  (996 328)  routing T_19_20.rgt_op_0 <X> T_19_20.lc_trk_g2_0
 (15 9)  (997 329)  (997 329)  routing T_19_20.rgt_op_0 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1
 (9 13)  (991 333)  (991 333)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_v_b_10
 (10 13)  (992 333)  (992 333)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_v_b_10
 (18 13)  (1000 333)  (1000 333)  routing T_19_20.sp4_h_r_41 <X> T_19_20.lc_trk_g3_1


LogicTile_20_20

 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (49 1)  (1085 321)  (1085 321)  Carry_In_Mux bit 

 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 322)  (1041 322)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_h_l_37
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (16 2)  (1052 322)  (1052 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.sp4_v_b_7 <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1059 322)  (1059 322)  routing T_20_20.sp4_v_b_7 <X> T_20_20.lc_trk_g0_7
 (4 3)  (1040 323)  (1040 323)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_h_l_37
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (51 4)  (1087 324)  (1087 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (1041 325)  (1041 325)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_v_b_3
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 325)  (1068 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1069 325)  (1069 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (34 5)  (1070 325)  (1070 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (35 5)  (1071 325)  (1071 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (43 5)  (1079 325)  (1079 325)  LC_2 Logic Functioning bit
 (0 6)  (1036 326)  (1036 326)  routing T_20_20.glb_netwk_2 <X> T_20_20.glb2local_0
 (1 6)  (1037 326)  (1037 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (8 6)  (1044 326)  (1044 326)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_h_l_41
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g1_5
 (16 6)  (1052 326)  (1052 326)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.input_2_4
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (46 8)  (1082 328)  (1082 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_r_v_b_33 <X> T_20_20.lc_trk_g2_1
 (27 9)  (1063 329)  (1063 329)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 329)  (1067 329)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 329)  (1070 329)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.input_2_4
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.sp4_h_l_24 <X> T_20_20.lc_trk_g2_5
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (46 10)  (1082 330)  (1082 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1087 330)  (1087 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1070 331)  (1070 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_5
 (35 11)  (1071 331)  (1071 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.input_2_5
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (46 11)  (1082 331)  (1082 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (1087 331)  (1087 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1089 331)  (1089 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (1051 332)  (1051 332)  routing T_20_20.tnr_op_1 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g3_3
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (46 12)  (1082 332)  (1082 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g3_3
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 333)  (1059 333)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1069 333)  (1069 333)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.input_2_6
 (34 13)  (1070 333)  (1070 333)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.input_2_6
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (41 13)  (1077 333)  (1077 333)  LC_6 Logic Functioning bit
 (42 13)  (1078 333)  (1078 333)  LC_6 Logic Functioning bit
 (27 14)  (1063 334)  (1063 334)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 334)  (1064 334)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 334)  (1071 334)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.input_2_7
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (41 14)  (1077 334)  (1077 334)  LC_7 Logic Functioning bit
 (51 14)  (1087 334)  (1087 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (46 15)  (1082 335)  (1082 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_20

 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 322)  (1098 322)  routing T_21_20.sp4_h_r_5 <X> T_21_20.sp4_h_l_36
 (10 2)  (1100 322)  (1100 322)  routing T_21_20.sp4_h_r_5 <X> T_21_20.sp4_h_l_36
 (13 2)  (1103 322)  (1103 322)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_v_t_39
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (38 2)  (1128 322)  (1128 322)  LC_1 Logic Functioning bit
 (41 2)  (1131 322)  (1131 322)  LC_1 Logic Functioning bit
 (43 2)  (1133 322)  (1133 322)  LC_1 Logic Functioning bit
 (45 2)  (1135 322)  (1135 322)  LC_1 Logic Functioning bit
 (4 3)  (1094 323)  (1094 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_h_l_37
 (6 3)  (1096 323)  (1096 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_h_l_37
 (27 3)  (1117 323)  (1117 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (40 3)  (1130 323)  (1130 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (51 3)  (1141 323)  (1141 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 324)  (1090 324)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 324)  (1091 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1091 325)  (1091 325)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (10 5)  (1100 325)  (1100 325)  routing T_21_20.sp4_h_r_11 <X> T_21_20.sp4_v_b_4
 (12 8)  (1102 328)  (1102 328)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_h_r_8
 (11 9)  (1101 329)  (1101 329)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_h_r_8
 (13 9)  (1103 329)  (1103 329)  routing T_21_20.sp4_v_b_2 <X> T_21_20.sp4_h_r_8
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (3 12)  (1093 332)  (1093 332)  routing T_21_20.sp12_v_b_1 <X> T_21_20.sp12_h_r_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (47 12)  (1137 332)  (1137 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (1093 333)  (1093 333)  routing T_21_20.sp12_v_b_1 <X> T_21_20.sp12_h_r_1
 (18 13)  (1108 333)  (1108 333)  routing T_21_20.sp4_r_v_b_41 <X> T_21_20.lc_trk_g3_1
 (27 13)  (1117 333)  (1117 333)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (40 13)  (1130 333)  (1130 333)  LC_6 Logic Functioning bit
 (42 13)  (1132 333)  (1132 333)  LC_6 Logic Functioning bit
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 335)  (1090 335)  routing T_21_20.glb_netwk_2 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (6 15)  (1096 335)  (1096 335)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_h_l_44
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_22_20

 (14 1)  (1158 321)  (1158 321)  routing T_22_20.top_op_0 <X> T_22_20.lc_trk_g0_0
 (15 1)  (1159 321)  (1159 321)  routing T_22_20.top_op_0 <X> T_22_20.lc_trk_g0_0
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 2)  (1159 322)  (1159 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 322)  (1162 322)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (12 3)  (1156 323)  (1156 323)  routing T_22_20.sp4_h_l_39 <X> T_22_20.sp4_v_t_39
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp4_h_r_21 <X> T_22_20.lc_trk_g0_5
 (3 4)  (1147 324)  (1147 324)  routing T_22_20.sp12_v_b_0 <X> T_22_20.sp12_h_r_0
 (14 4)  (1158 324)  (1158 324)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (3 5)  (1147 325)  (1147 325)  routing T_22_20.sp12_v_b_0 <X> T_22_20.sp12_h_r_0
 (14 5)  (1158 325)  (1158 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (15 5)  (1159 325)  (1159 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (16 5)  (1160 325)  (1160 325)  routing T_22_20.sp4_h_l_5 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (11 6)  (1155 326)  (1155 326)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_v_t_40
 (19 7)  (1163 327)  (1163 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 328)  (1174 328)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 328)  (1179 328)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.input_2_4
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (51 8)  (1195 328)  (1195 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (1159 329)  (1159 329)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (16 9)  (1160 329)  (1160 329)  routing T_22_20.sp4_h_l_21 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 329)  (1174 329)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 329)  (1176 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 329)  (1177 329)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.input_2_4
 (34 9)  (1178 329)  (1178 329)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.input_2_4
 (4 10)  (1148 330)  (1148 330)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_v_t_43
 (6 10)  (1150 330)  (1150 330)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_v_t_43
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1167 330)  (1167 330)  routing T_22_20.sp12_v_b_23 <X> T_22_20.lc_trk_g2_7
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 330)  (1179 330)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_5
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (51 10)  (1195 330)  (1195 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (1165 331)  (1165 331)  routing T_22_20.sp12_v_b_23 <X> T_22_20.lc_trk_g2_7
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 331)  (1176 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1177 331)  (1177 331)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_5
 (34 11)  (1178 331)  (1178 331)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_5
 (35 11)  (1179 331)  (1179 331)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.input_2_5
 (15 12)  (1159 332)  (1159 332)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 332)  (1177 332)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (8 13)  (1152 333)  (1152 333)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_b_10
 (9 13)  (1153 333)  (1153 333)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_b_10
 (10 13)  (1154 333)  (1154 333)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_b_10
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_r_v_b_40 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1162 333)  (1162 333)  routing T_22_20.tnl_op_1 <X> T_22_20.lc_trk_g3_1
 (22 13)  (1166 333)  (1166 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (38 13)  (1182 333)  (1182 333)  LC_6 Logic Functioning bit
 (17 14)  (1161 334)  (1161 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1169 334)  (1169 334)  routing T_22_20.rgt_op_6 <X> T_22_20.lc_trk_g3_6
 (9 15)  (1153 335)  (1153 335)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_v_t_47
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1168 335)  (1168 335)  routing T_22_20.rgt_op_6 <X> T_22_20.lc_trk_g3_6


LogicTile_23_20

 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g1_0 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 320)  (1234 320)  LC_0 Logic Functioning bit
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (38 0)  (1236 320)  (1236 320)  LC_0 Logic Functioning bit
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (36 1)  (1234 321)  (1234 321)  LC_0 Logic Functioning bit
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 324)  (1199 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 324)  (1219 324)  routing T_23_20.sp4_h_r_11 <X> T_23_20.lc_trk_g1_3
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1221 324)  (1221 324)  routing T_23_20.sp4_h_r_11 <X> T_23_20.lc_trk_g1_3
 (24 4)  (1222 324)  (1222 324)  routing T_23_20.sp4_h_r_11 <X> T_23_20.lc_trk_g1_3
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (38 4)  (1236 324)  (1236 324)  LC_2 Logic Functioning bit
 (41 4)  (1239 324)  (1239 324)  LC_2 Logic Functioning bit
 (43 4)  (1241 324)  (1241 324)  LC_2 Logic Functioning bit
 (45 4)  (1243 324)  (1243 324)  LC_2 Logic Functioning bit
 (0 5)  (1198 325)  (1198 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 325)  (1199 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (15 5)  (1213 325)  (1213 325)  routing T_23_20.sp4_v_t_5 <X> T_23_20.lc_trk_g1_0
 (16 5)  (1214 325)  (1214 325)  routing T_23_20.sp4_v_t_5 <X> T_23_20.lc_trk_g1_0
 (17 5)  (1215 325)  (1215 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1224 325)  (1224 325)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 325)  (1225 325)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 325)  (1226 325)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 325)  (1227 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 325)  (1235 325)  LC_2 Logic Functioning bit
 (39 5)  (1237 325)  (1237 325)  LC_2 Logic Functioning bit
 (40 5)  (1238 325)  (1238 325)  LC_2 Logic Functioning bit
 (42 5)  (1240 325)  (1240 325)  LC_2 Logic Functioning bit
 (47 5)  (1245 325)  (1245 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 326)  (1232 326)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (38 6)  (1236 326)  (1236 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (45 6)  (1243 326)  (1243 326)  LC_3 Logic Functioning bit
 (36 7)  (1234 327)  (1234 327)  LC_3 Logic Functioning bit
 (37 7)  (1235 327)  (1235 327)  LC_3 Logic Functioning bit
 (38 7)  (1236 327)  (1236 327)  LC_3 Logic Functioning bit
 (39 7)  (1237 327)  (1237 327)  LC_3 Logic Functioning bit
 (53 7)  (1251 327)  (1251 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (1203 328)  (1203 328)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_h_r_6
 (31 8)  (1229 328)  (1229 328)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 328)  (1231 328)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 328)  (1234 328)  LC_4 Logic Functioning bit
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (38 8)  (1236 328)  (1236 328)  LC_4 Logic Functioning bit
 (39 8)  (1237 328)  (1237 328)  LC_4 Logic Functioning bit
 (45 8)  (1243 328)  (1243 328)  LC_4 Logic Functioning bit
 (4 9)  (1202 329)  (1202 329)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_h_r_6
 (31 9)  (1229 329)  (1229 329)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 329)  (1234 329)  LC_4 Logic Functioning bit
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (38 9)  (1236 329)  (1236 329)  LC_4 Logic Functioning bit
 (39 9)  (1237 329)  (1237 329)  LC_4 Logic Functioning bit
 (51 9)  (1249 329)  (1249 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (1202 330)  (1202 330)  routing T_23_20.sp4_h_r_6 <X> T_23_20.sp4_v_t_43
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 330)  (1221 330)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g2_7
 (24 10)  (1222 330)  (1222 330)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g2_7
 (5 11)  (1203 331)  (1203 331)  routing T_23_20.sp4_h_r_6 <X> T_23_20.sp4_v_t_43
 (17 12)  (1215 332)  (1215 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 332)  (1221 332)  routing T_23_20.sp4_v_t_30 <X> T_23_20.lc_trk_g3_3
 (24 12)  (1222 332)  (1222 332)  routing T_23_20.sp4_v_t_30 <X> T_23_20.lc_trk_g3_3
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 332)  (1231 332)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 332)  (1232 332)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 332)  (1234 332)  LC_6 Logic Functioning bit
 (37 12)  (1235 332)  (1235 332)  LC_6 Logic Functioning bit
 (38 12)  (1236 332)  (1236 332)  LC_6 Logic Functioning bit
 (39 12)  (1237 332)  (1237 332)  LC_6 Logic Functioning bit
 (45 12)  (1243 332)  (1243 332)  LC_6 Logic Functioning bit
 (11 13)  (1209 333)  (1209 333)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_h_r_11
 (13 13)  (1211 333)  (1211 333)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_h_r_11
 (18 13)  (1216 333)  (1216 333)  routing T_23_20.sp4_r_v_b_41 <X> T_23_20.lc_trk_g3_1
 (22 13)  (1220 333)  (1220 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 333)  (1221 333)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g3_2
 (24 13)  (1222 333)  (1222 333)  routing T_23_20.sp4_v_b_42 <X> T_23_20.lc_trk_g3_2
 (31 13)  (1229 333)  (1229 333)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 333)  (1234 333)  LC_6 Logic Functioning bit
 (37 13)  (1235 333)  (1235 333)  LC_6 Logic Functioning bit
 (38 13)  (1236 333)  (1236 333)  LC_6 Logic Functioning bit
 (39 13)  (1237 333)  (1237 333)  LC_6 Logic Functioning bit
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 335)  (1198 335)  routing T_23_20.glb_netwk_2 <X> T_23_20.wire_logic_cluster/lc_7/s_r


LogicTile_24_20

 (14 0)  (1266 320)  (1266 320)  routing T_24_20.lft_op_0 <X> T_24_20.lc_trk_g0_0
 (15 1)  (1267 321)  (1267 321)  routing T_24_20.lft_op_0 <X> T_24_20.lc_trk_g0_0
 (17 1)  (1269 321)  (1269 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (15 2)  (1267 322)  (1267 322)  routing T_24_20.sp4_v_b_21 <X> T_24_20.lc_trk_g0_5
 (16 2)  (1268 322)  (1268 322)  routing T_24_20.sp4_v_b_21 <X> T_24_20.lc_trk_g0_5
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 4)  (1274 324)  (1274 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 324)  (1275 324)  routing T_24_20.sp12_h_r_11 <X> T_24_20.lc_trk_g1_3
 (26 4)  (1278 324)  (1278 324)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 324)  (1281 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 324)  (1282 324)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 324)  (1286 324)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 324)  (1288 324)  LC_2 Logic Functioning bit
 (53 4)  (1305 324)  (1305 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (1274 325)  (1274 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 325)  (1275 325)  routing T_24_20.sp4_v_b_18 <X> T_24_20.lc_trk_g1_2
 (24 5)  (1276 325)  (1276 325)  routing T_24_20.sp4_v_b_18 <X> T_24_20.lc_trk_g1_2
 (27 5)  (1279 325)  (1279 325)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 325)  (1280 325)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 325)  (1281 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 325)  (1283 325)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 325)  (1284 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1286 325)  (1286 325)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.input_2_2
 (35 5)  (1287 325)  (1287 325)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.input_2_2
 (5 6)  (1257 326)  (1257 326)  routing T_24_20.sp4_v_t_44 <X> T_24_20.sp4_h_l_38
 (8 6)  (1260 326)  (1260 326)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_41
 (9 6)  (1261 326)  (1261 326)  routing T_24_20.sp4_v_t_41 <X> T_24_20.sp4_h_l_41
 (4 7)  (1256 327)  (1256 327)  routing T_24_20.sp4_v_t_44 <X> T_24_20.sp4_h_l_38
 (6 7)  (1258 327)  (1258 327)  routing T_24_20.sp4_v_t_44 <X> T_24_20.sp4_h_l_38
 (6 10)  (1258 330)  (1258 330)  routing T_24_20.sp4_h_l_36 <X> T_24_20.sp4_v_t_43
 (12 10)  (1264 330)  (1264 330)  routing T_24_20.sp4_v_b_8 <X> T_24_20.sp4_h_l_45
 (12 12)  (1264 332)  (1264 332)  routing T_24_20.sp4_v_b_5 <X> T_24_20.sp4_h_r_11
 (26 12)  (1278 332)  (1278 332)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 332)  (1281 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 332)  (1282 332)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 332)  (1286 332)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 332)  (1288 332)  LC_6 Logic Functioning bit
 (11 13)  (1263 333)  (1263 333)  routing T_24_20.sp4_v_b_5 <X> T_24_20.sp4_h_r_11
 (13 13)  (1265 333)  (1265 333)  routing T_24_20.sp4_v_b_5 <X> T_24_20.sp4_h_r_11
 (27 13)  (1279 333)  (1279 333)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 333)  (1280 333)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 333)  (1283 333)  routing T_24_20.lc_trk_g1_2 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 333)  (1284 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (53 13)  (1305 333)  (1305 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1257 334)  (1257 334)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_h_l_44
 (15 14)  (1267 334)  (1267 334)  routing T_24_20.sp4_h_r_45 <X> T_24_20.lc_trk_g3_5
 (16 14)  (1268 334)  (1268 334)  routing T_24_20.sp4_h_r_45 <X> T_24_20.lc_trk_g3_5
 (17 14)  (1269 334)  (1269 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1270 334)  (1270 334)  routing T_24_20.sp4_h_r_45 <X> T_24_20.lc_trk_g3_5
 (4 15)  (1256 335)  (1256 335)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_h_l_44
 (6 15)  (1258 335)  (1258 335)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_h_l_44
 (8 15)  (1260 335)  (1260 335)  routing T_24_20.sp4_h_l_47 <X> T_24_20.sp4_v_t_47
 (18 15)  (1270 335)  (1270 335)  routing T_24_20.sp4_h_r_45 <X> T_24_20.lc_trk_g3_5
 (19 15)  (1271 335)  (1271 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 320)  (1322 320)  routing T_25_20.sp4_v_b_9 <X> T_25_20.lc_trk_g0_1
 (17 0)  (1323 320)  (1323 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 320)  (1324 320)  routing T_25_20.sp4_v_b_9 <X> T_25_20.lc_trk_g0_1
 (22 0)  (1328 320)  (1328 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 321)  (1324 321)  routing T_25_20.sp4_v_b_9 <X> T_25_20.lc_trk_g0_1
 (21 1)  (1327 321)  (1327 321)  routing T_25_20.sp4_r_v_b_32 <X> T_25_20.lc_trk_g0_3
 (27 1)  (1333 321)  (1333 321)  routing T_25_20.lc_trk_g1_1 <X> T_25_20.input0_0
 (29 1)  (1335 321)  (1335 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 322)  (1332 322)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 323)  (1316 323)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_t_36
 (15 3)  (1321 323)  (1321 323)  routing T_25_20.sp4_v_b_20 <X> T_25_20.lc_trk_g0_4
 (16 3)  (1322 323)  (1322 323)  routing T_25_20.sp4_v_b_20 <X> T_25_20.lc_trk_g0_4
 (17 3)  (1323 323)  (1323 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (1332 323)  (1332 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (27 3)  (1333 323)  (1333 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (28 3)  (1334 323)  (1334 323)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_1
 (29 3)  (1335 323)  (1335 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (5 4)  (1311 324)  (1311 324)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (11 4)  (1317 324)  (1317 324)  routing T_25_20.sp4_v_t_39 <X> T_25_20.sp4_v_b_5
 (16 4)  (1322 324)  (1322 324)  routing T_25_20.sp12_h_l_6 <X> T_25_20.lc_trk_g1_1
 (17 4)  (1323 324)  (1323 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (26 4)  (1332 324)  (1332 324)  routing T_25_20.lc_trk_g0_4 <X> T_25_20.input0_2
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.wire_bram/ram/WCLKE
 (4 5)  (1310 325)  (1310 325)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (6 5)  (1312 325)  (1312 325)  routing T_25_20.sp4_v_b_9 <X> T_25_20.sp4_h_r_3
 (12 5)  (1318 325)  (1318 325)  routing T_25_20.sp4_v_t_39 <X> T_25_20.sp4_v_b_5
 (29 5)  (1335 325)  (1335 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (4 6)  (1310 326)  (1310 326)  routing T_25_20.sp4_h_r_3 <X> T_25_20.sp4_v_t_38
 (8 6)  (1314 326)  (1314 326)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_41
 (9 6)  (1315 326)  (1315 326)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_h_l_41
 (12 6)  (1318 326)  (1318 326)  routing T_25_20.sp4_v_t_46 <X> T_25_20.sp4_h_l_40
 (21 6)  (1327 326)  (1327 326)  routing T_25_20.sp4_v_t_2 <X> T_25_20.lc_trk_g1_7
 (22 6)  (1328 326)  (1328 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 326)  (1329 326)  routing T_25_20.sp4_v_t_2 <X> T_25_20.lc_trk_g1_7
 (25 6)  (1331 326)  (1331 326)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g1_6
 (26 6)  (1332 326)  (1332 326)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input0_3
 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23
 (5 7)  (1311 327)  (1311 327)  routing T_25_20.sp4_h_r_3 <X> T_25_20.sp4_v_t_38
 (11 7)  (1317 327)  (1317 327)  routing T_25_20.sp4_v_t_46 <X> T_25_20.sp4_h_l_40
 (13 7)  (1319 327)  (1319 327)  routing T_25_20.sp4_v_t_46 <X> T_25_20.sp4_h_l_40
 (21 7)  (1327 327)  (1327 327)  routing T_25_20.sp4_v_t_2 <X> T_25_20.lc_trk_g1_7
 (22 7)  (1328 327)  (1328 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 327)  (1329 327)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g1_6
 (24 7)  (1330 327)  (1330 327)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g1_6
 (25 7)  (1331 327)  (1331 327)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g1_6
 (26 7)  (1332 327)  (1332 327)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input0_3
 (28 7)  (1334 327)  (1334 327)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.input0_3
 (29 7)  (1335 327)  (1335 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (4 8)  (1310 328)  (1310 328)  routing T_25_20.sp4_v_t_43 <X> T_25_20.sp4_v_b_6
 (14 8)  (1320 328)  (1320 328)  routing T_25_20.sp4_v_t_13 <X> T_25_20.lc_trk_g2_0
 (21 8)  (1327 328)  (1327 328)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g2_3
 (22 8)  (1328 328)  (1328 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 328)  (1329 328)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g2_3
 (24 8)  (1330 328)  (1330 328)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g2_3
 (25 8)  (1331 328)  (1331 328)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (16 9)  (1322 329)  (1322 329)  routing T_25_20.sp4_v_t_13 <X> T_25_20.lc_trk_g2_0
 (17 9)  (1323 329)  (1323 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 329)  (1327 329)  routing T_25_20.sp4_h_l_30 <X> T_25_20.lc_trk_g2_3
 (22 9)  (1328 329)  (1328 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 329)  (1329 329)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (25 9)  (1331 329)  (1331 329)  routing T_25_20.sp4_v_t_23 <X> T_25_20.lc_trk_g2_2
 (26 9)  (1332 329)  (1332 329)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_4
 (27 9)  (1333 329)  (1333 329)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_4
 (28 9)  (1334 329)  (1334 329)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_4
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_6 <X> T_25_20.wire_bram/ram/WDATA_3
 (40 9)  (1346 329)  (1346 329)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 11)  (1314 331)  (1314 331)  routing T_25_20.sp4_v_b_4 <X> T_25_20.sp4_v_t_42
 (10 11)  (1316 331)  (1316 331)  routing T_25_20.sp4_v_b_4 <X> T_25_20.sp4_v_t_42
 (26 11)  (1332 331)  (1332 331)  routing T_25_20.lc_trk_g0_3 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 331)  (1338 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (24 12)  (1330 332)  (1330 332)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (26 12)  (1332 332)  (1332 332)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_6
 (21 13)  (1327 333)  (1327 333)  routing T_25_20.sp4_h_r_27 <X> T_25_20.lc_trk_g3_3
 (26 13)  (1332 333)  (1332 333)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_6
 (27 13)  (1333 333)  (1333 333)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 333)  (1338 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 333)  (1339 333)  routing T_25_20.lc_trk_g2_0 <X> T_25_20.input2_6
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 334)  (1311 334)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_h_l_44
 (12 14)  (1318 334)  (1318 334)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_46
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 334)  (1332 334)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_7
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (6 15)  (1312 335)  (1312 335)  routing T_25_20.sp4_v_t_44 <X> T_25_20.sp4_h_l_44
 (11 15)  (1317 335)  (1317 335)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_46
 (13 15)  (1319 335)  (1319 335)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_46
 (17 15)  (1323 335)  (1323 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_r_v_b_45 <X> T_25_20.lc_trk_g3_5
 (22 15)  (1328 335)  (1328 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1333 335)  (1333 335)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_7
 (28 15)  (1334 335)  (1334 335)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 335)  (1338 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 335)  (1339 335)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input2_7
 (35 15)  (1341 335)  (1341 335)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input2_7


LogicTile_26_20

 (4 11)  (1352 331)  (1352 331)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_h_l_43
 (4 14)  (1352 334)  (1352 334)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_44
 (6 14)  (1354 334)  (1354 334)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_44
 (3 15)  (1351 335)  (1351 335)  routing T_26_20.sp12_h_l_22 <X> T_26_20.sp12_v_t_22


IO_Tile_0_19

 (11 2)  (6 306)  (6 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (12 2)  (5 306)  (5 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13


LogicTile_1_19

 (2 4)  (20 308)  (20 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_2_19

 (19 9)  (91 313)  (91 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_5_19

 (3 4)  (237 308)  (237 308)  routing T_5_19.sp12_v_t_23 <X> T_5_19.sp12_h_r_0


LogicTile_7_19

 (3 2)  (345 306)  (345 306)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_h_l_23
 (3 3)  (345 307)  (345 307)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_h_l_23


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_9_19

 (4 4)  (442 308)  (442 308)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_3
 (6 4)  (444 308)  (444 308)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_3
 (11 8)  (449 312)  (449 312)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_v_b_8
 (13 8)  (451 312)  (451 312)  routing T_9_19.sp4_v_t_37 <X> T_9_19.sp4_v_b_8


LogicTile_10_19

 (3 6)  (495 310)  (495 310)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23


LogicTile_14_19

 (2 4)  (710 308)  (710 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_19

 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (6 4)  (768 308)  (768 308)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_v_b_3
 (2 12)  (764 316)  (764 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_19

 (6 0)  (822 304)  (822 304)  routing T_16_19.sp4_h_r_7 <X> T_16_19.sp4_v_b_0
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (51 1)  (867 305)  (867 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_h_r_2 <X> T_16_19.lc_trk_g1_2
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2


LogicTile_17_19

 (3 0)  (877 304)  (877 304)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (11 0)  (885 304)  (885 304)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_v_b_2
 (3 1)  (877 305)  (877 305)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_v_b_0
 (12 1)  (886 305)  (886 305)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_v_b_2
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (900 306)  (900 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (46 2)  (920 306)  (920 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (48 3)  (922 307)  (922 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (914 312)  (914 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (42 8)  (916 312)  (916 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (51 8)  (925 312)  (925 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (41 9)  (915 313)  (915 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g2_5
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (0 12)  (874 316)  (874 316)  routing T_17_19.glb_netwk_2 <X> T_17_19.glb2local_3
 (1 12)  (875 316)  (875 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (3 12)  (877 316)  (877 316)  routing T_17_19.sp12_v_b_1 <X> T_17_19.sp12_h_r_1
 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_9
 (6 12)  (880 316)  (880 316)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_v_b_9
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (47 12)  (921 316)  (921 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (922 316)  (922 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (925 316)  (925 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_v_b_1 <X> T_17_19.sp12_h_r_1
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp12_v_b_12 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_18_19

 (15 0)  (943 304)  (943 304)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (953 304)  (953 304)  routing T_18_19.sp12_h_r_2 <X> T_18_19.lc_trk_g0_2
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 304)  (963 304)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_0
 (40 0)  (968 304)  (968 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (44 0)  (972 304)  (972 304)  LC_0 Logic Functioning bit
 (18 1)  (946 305)  (946 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp12_h_r_2 <X> T_18_19.lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.sp12_h_r_2 <X> T_18_19.lc_trk_g0_2
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.input_2_0
 (40 1)  (968 305)  (968 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (21 2)  (949 306)  (949 306)  routing T_18_19.sp4_v_b_7 <X> T_18_19.lc_trk_g0_7
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (951 306)  (951 306)  routing T_18_19.sp4_v_b_7 <X> T_18_19.lc_trk_g0_7
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_1
 (40 2)  (968 306)  (968 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (44 2)  (972 306)  (972 306)  LC_1 Logic Functioning bit
 (14 3)  (942 307)  (942 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (15 3)  (943 307)  (943 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (16 3)  (944 307)  (944 307)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g2_5 <X> T_18_19.input_2_1
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (41 3)  (969 307)  (969 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (5 4)  (933 308)  (933 308)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (11 4)  (939 308)  (939 308)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_5
 (13 4)  (941 308)  (941 308)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_5
 (15 4)  (943 308)  (943 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (21 4)  (949 308)  (949 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 308)  (963 308)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.input_2_2
 (40 4)  (968 308)  (968 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (44 4)  (972 308)  (972 308)  LC_2 Logic Functioning bit
 (4 5)  (932 309)  (932 309)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (6 5)  (934 309)  (934 309)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_h_r_3
 (12 5)  (940 309)  (940 309)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_5
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (46 5)  (974 309)  (974 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g1_5
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (953 310)  (953 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 310)  (968 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (44 6)  (972 310)  (972 310)  LC_3 Logic Functioning bit
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 311)  (960 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (15 8)  (943 312)  (943 312)  routing T_18_19.sp4_v_t_28 <X> T_18_19.lc_trk_g2_1
 (16 8)  (944 312)  (944 312)  routing T_18_19.sp4_v_t_28 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 312)  (956 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (44 8)  (972 312)  (972 312)  LC_4 Logic Functioning bit
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp12_v_b_18 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp12_v_b_18 <X> T_18_19.lc_trk_g2_2
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (961 313)  (961 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (35 9)  (963 313)  (963 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (15 10)  (943 314)  (943 314)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g2_5
 (16 10)  (944 314)  (944 314)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g2_5
 (17 10)  (945 314)  (945 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 314)  (946 314)  routing T_18_19.sp4_h_l_24 <X> T_18_19.lc_trk_g2_5
 (21 10)  (949 314)  (949 314)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 314)  (953 314)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (44 10)  (972 314)  (972 314)  LC_5 Logic Functioning bit
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp12_v_b_20 <X> T_18_19.lc_trk_g2_4
 (16 11)  (944 315)  (944 315)  routing T_18_19.sp12_v_b_20 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (24 11)  (952 315)  (952 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (25 11)  (953 315)  (953 315)  routing T_18_19.sp4_h_r_46 <X> T_18_19.lc_trk_g2_6
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (961 315)  (961 315)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.input_2_5
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (14 12)  (942 316)  (942 316)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g3_0
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (25 12)  (953 316)  (953 316)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g3_2
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (40 12)  (968 316)  (968 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (44 12)  (972 316)  (972 316)  LC_6 Logic Functioning bit
 (12 13)  (940 317)  (940 317)  routing T_18_19.sp4_h_r_11 <X> T_18_19.sp4_v_b_11
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (949 317)  (949 317)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g3_3
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g3_2
 (25 13)  (953 317)  (953 317)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g3_2
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (4 14)  (932 318)  (932 318)  routing T_18_19.sp4_v_b_9 <X> T_18_19.sp4_v_t_44
 (14 14)  (942 318)  (942 318)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g3_4
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 318)  (955 318)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (963 318)  (963 318)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (40 14)  (968 318)  (968 318)  LC_7 Logic Functioning bit
 (42 14)  (970 318)  (970 318)  LC_7 Logic Functioning bit
 (44 14)  (972 318)  (972 318)  LC_7 Logic Functioning bit
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp12_v_b_7 <X> T_18_19.lc_trk_g3_7
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 319)  (951 319)  routing T_18_19.sp12_v_t_21 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp12_v_t_21 <X> T_18_19.lc_trk_g3_6
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 319)  (961 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (35 15)  (963 319)  (963 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.input_2_7
 (36 15)  (964 319)  (964 319)  LC_7 Logic Functioning bit
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (21 0)  (1003 304)  (1003 304)  routing T_19_19.lft_op_3 <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 304)  (1006 304)  routing T_19_19.lft_op_3 <X> T_19_19.lc_trk_g0_3
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 304)  (1026 304)  LC_0 Logic Functioning bit
 (3 1)  (985 305)  (985 305)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_b_0
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_0
 (14 2)  (996 306)  (996 306)  routing T_19_19.lft_op_4 <X> T_19_19.lc_trk_g0_4
 (15 2)  (997 306)  (997 306)  routing T_19_19.lft_op_5 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 306)  (1000 306)  routing T_19_19.lft_op_5 <X> T_19_19.lc_trk_g0_5
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (1017 306)  (1017 306)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.input_2_1
 (44 2)  (1026 306)  (1026 306)  LC_1 Logic Functioning bit
 (4 3)  (986 307)  (986 307)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_h_l_37
 (6 3)  (988 307)  (988 307)  routing T_19_19.sp4_h_r_4 <X> T_19_19.sp4_h_l_37
 (15 3)  (997 307)  (997 307)  routing T_19_19.lft_op_4 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 307)  (1016 307)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.input_2_1
 (6 4)  (988 308)  (988 308)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_v_b_3
 (14 4)  (996 308)  (996 308)  routing T_19_19.lft_op_0 <X> T_19_19.lc_trk_g1_0
 (15 4)  (997 308)  (997 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 308)  (1005 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (24 4)  (1006 308)  (1006 308)  routing T_19_19.sp4_h_r_11 <X> T_19_19.lc_trk_g1_3
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.lft_op_2 <X> T_19_19.lc_trk_g1_2
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (44 4)  (1026 308)  (1026 308)  LC_2 Logic Functioning bit
 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_v_b_3
 (15 5)  (997 309)  (997 309)  routing T_19_19.lft_op_0 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.lft_op_2 <X> T_19_19.lc_trk_g1_2
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 309)  (1015 309)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_2
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_h_r_5 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_h_r_5 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.lft_op_7 <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.lft_op_7 <X> T_19_19.lc_trk_g1_7
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (44 6)  (1026 310)  (1026 310)  LC_3 Logic Functioning bit
 (14 7)  (996 311)  (996 311)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g1_4
 (15 7)  (997 311)  (997 311)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g1_4
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1000 311)  (1000 311)  routing T_19_19.sp4_h_r_5 <X> T_19_19.lc_trk_g1_5
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 311)  (1017 311)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.input_2_3
 (8 8)  (990 312)  (990 312)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_r_7
 (9 8)  (991 312)  (991 312)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_r_7
 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_h_r_33 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_h_r_33 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1000 312)  (1000 312)  routing T_19_19.sp4_h_r_33 <X> T_19_19.lc_trk_g2_1
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (35 8)  (1017 312)  (1017 312)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.input_2_4
 (44 8)  (1026 312)  (1026 312)  LC_4 Logic Functioning bit
 (14 9)  (996 313)  (996 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (35 10)  (1017 314)  (1017 314)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.input_2_5
 (44 10)  (1026 314)  (1026 314)  LC_5 Logic Functioning bit
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (8 12)  (990 316)  (990 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (9 12)  (991 316)  (991 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (10 12)  (992 316)  (992 316)  routing T_19_19.sp4_v_b_4 <X> T_19_19.sp4_h_r_10
 (11 12)  (993 316)  (993 316)  routing T_19_19.sp4_h_r_6 <X> T_19_19.sp4_v_b_11
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (27 12)  (1009 316)  (1009 316)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (35 12)  (1017 316)  (1017 316)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.input_2_6
 (44 12)  (1026 316)  (1026 316)  LC_6 Logic Functioning bit
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 317)  (1015 317)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.input_2_6
 (34 13)  (1016 317)  (1016 317)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.input_2_6
 (9 14)  (991 318)  (991 318)  routing T_19_19.sp4_v_b_10 <X> T_19_19.sp4_h_l_47
 (15 14)  (997 318)  (997 318)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (44 14)  (1026 318)  (1026 318)  LC_7 Logic Functioning bit
 (11 15)  (993 319)  (993 319)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_h_l_46
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 319)  (1015 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.input_2_7
 (34 15)  (1016 319)  (1016 319)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.input_2_7


LogicTile_20_19

 (16 0)  (1052 304)  (1052 304)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1054 304)  (1054 304)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g0_1
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 304)  (1059 304)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g0_3
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.input_2_0
 (44 0)  (1080 304)  (1080 304)  LC_0 Logic Functioning bit
 (18 1)  (1054 305)  (1054 305)  routing T_20_19.sp4_v_b_9 <X> T_20_19.lc_trk_g0_1
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 305)  (1069 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.input_2_0
 (35 1)  (1071 305)  (1071 305)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.input_2_0
 (12 2)  (1048 306)  (1048 306)  routing T_20_19.sp4_v_b_2 <X> T_20_19.sp4_h_l_39
 (16 2)  (1052 306)  (1052 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 306)  (1054 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (27 2)  (1063 306)  (1063 306)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (35 2)  (1071 306)  (1071 306)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (44 2)  (1080 306)  (1080 306)  LC_1 Logic Functioning bit
 (18 3)  (1054 307)  (1054 307)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (21 3)  (1057 307)  (1057 307)  routing T_20_19.sp4_v_b_15 <X> T_20_19.lc_trk_g0_7
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp12_h_r_14 <X> T_20_19.lc_trk_g0_6
 (30 3)  (1066 307)  (1066 307)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 307)  (1069 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (34 3)  (1070 307)  (1070 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (13 4)  (1049 308)  (1049 308)  routing T_20_19.sp4_v_t_40 <X> T_20_19.sp4_v_b_5
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g1_1
 (16 4)  (1052 308)  (1052 308)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 308)  (1066 308)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (35 4)  (1071 308)  (1071 308)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.input_2_2
 (44 4)  (1080 308)  (1080 308)  LC_2 Logic Functioning bit
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1071 309)  (1071 309)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.input_2_2
 (2 6)  (1038 310)  (1038 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (15 6)  (1051 310)  (1051 310)  routing T_20_19.sp4_v_b_21 <X> T_20_19.lc_trk_g1_5
 (16 6)  (1052 310)  (1052 310)  routing T_20_19.sp4_v_b_21 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (24 6)  (1060 310)  (1060 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (35 6)  (1071 310)  (1071 310)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.input_2_3
 (44 6)  (1080 310)  (1080 310)  LC_3 Logic Functioning bit
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 311)  (1071 311)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.input_2_3
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 312)  (1066 312)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (44 8)  (1080 312)  (1080 312)  LC_4 Logic Functioning bit
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1070 313)  (1070 313)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.input_2_4
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 314)  (1064 314)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (44 10)  (1080 314)  (1080 314)  LC_5 Logic Functioning bit
 (18 11)  (1054 315)  (1054 315)  routing T_20_19.sp4_r_v_b_37 <X> T_20_19.lc_trk_g2_5
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 315)  (1071 315)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.input_2_5
 (5 12)  (1041 316)  (1041 316)  routing T_20_19.sp4_v_b_3 <X> T_20_19.sp4_h_r_9
 (12 12)  (1048 316)  (1048 316)  routing T_20_19.sp4_v_t_46 <X> T_20_19.sp4_h_r_11
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (35 12)  (1071 316)  (1071 316)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_6
 (44 12)  (1080 316)  (1080 316)  LC_6 Logic Functioning bit
 (4 13)  (1040 317)  (1040 317)  routing T_20_19.sp4_v_b_3 <X> T_20_19.sp4_h_r_9
 (6 13)  (1042 317)  (1042 317)  routing T_20_19.sp4_v_b_3 <X> T_20_19.sp4_h_r_9
 (14 13)  (1050 317)  (1050 317)  routing T_20_19.sp4_r_v_b_40 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1054 317)  (1054 317)  routing T_20_19.sp4_r_v_b_41 <X> T_20_19.lc_trk_g3_1
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1070 317)  (1070 317)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_6
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.sp4_h_r_39 <X> T_20_19.lc_trk_g3_7
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (44 14)  (1080 318)  (1080 318)  LC_7 Logic Functioning bit
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.sp4_r_v_b_45 <X> T_20_19.lc_trk_g3_5
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1059 319)  (1059 319)  routing T_20_19.sp12_v_b_14 <X> T_20_19.lc_trk_g3_6
 (30 15)  (1066 319)  (1066 319)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 319)  (1068 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1069 319)  (1069 319)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.input_2_7
 (34 15)  (1070 319)  (1070 319)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.input_2_7


LogicTile_21_19

 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (15 1)  (1105 305)  (1105 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1113 305)  (1113 305)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g0_2
 (24 1)  (1114 305)  (1114 305)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g0_2
 (25 1)  (1115 305)  (1115 305)  routing T_21_19.sp4_h_r_2 <X> T_21_19.lc_trk_g0_2
 (8 2)  (1098 306)  (1098 306)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_h_l_36
 (9 2)  (1099 306)  (1099 306)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_h_l_36
 (12 2)  (1102 306)  (1102 306)  routing T_21_19.sp4_v_t_39 <X> T_21_19.sp4_h_l_39
 (4 3)  (1094 307)  (1094 307)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_h_l_37
 (6 3)  (1096 307)  (1096 307)  routing T_21_19.sp4_h_r_4 <X> T_21_19.sp4_h_l_37
 (11 3)  (1101 307)  (1101 307)  routing T_21_19.sp4_v_t_39 <X> T_21_19.sp4_h_l_39
 (25 4)  (1115 308)  (1115 308)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g1_2
 (31 4)  (1121 308)  (1121 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g2_5 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 308)  (1130 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (42 4)  (1132 308)  (1132 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 309)  (1113 309)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g1_2
 (24 5)  (1114 309)  (1114 309)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g1_2
 (40 5)  (1130 309)  (1130 309)  LC_2 Logic Functioning bit
 (41 5)  (1131 309)  (1131 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (43 5)  (1133 309)  (1133 309)  LC_2 Logic Functioning bit
 (47 5)  (1137 309)  (1137 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1102 310)  (1102 310)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_h_l_40
 (13 7)  (1103 311)  (1103 311)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_h_l_40
 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_6
 (15 10)  (1105 314)  (1105 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (16 10)  (1106 314)  (1106 314)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (17 10)  (1107 314)  (1107 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (8 11)  (1098 315)  (1098 315)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_t_42
 (9 11)  (1099 315)  (1099 315)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_t_42
 (10 11)  (1100 315)  (1100 315)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_t_42
 (11 11)  (1101 315)  (1101 315)  routing T_21_19.sp4_h_r_0 <X> T_21_19.sp4_h_l_45
 (13 11)  (1103 315)  (1103 315)  routing T_21_19.sp4_h_r_0 <X> T_21_19.sp4_h_l_45
 (18 11)  (1108 315)  (1108 315)  routing T_21_19.sp4_h_l_16 <X> T_21_19.lc_trk_g2_5
 (27 12)  (1117 316)  (1117 316)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 316)  (1124 316)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 316)  (1127 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (42 12)  (1132 316)  (1132 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (43 13)  (1133 317)  (1133 317)  LC_6 Logic Functioning bit
 (47 13)  (1137 317)  (1137 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (1095 318)  (1095 318)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_h_l_44
 (8 14)  (1098 318)  (1098 318)  routing T_21_19.sp4_h_r_10 <X> T_21_19.sp4_h_l_47
 (4 15)  (1094 319)  (1094 319)  routing T_21_19.sp4_h_r_6 <X> T_21_19.sp4_h_l_44
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1114 319)  (1114 319)  routing T_21_19.tnr_op_6 <X> T_21_19.lc_trk_g3_6


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (4 0)  (1148 304)  (1148 304)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_v_b_0
 (6 0)  (1150 304)  (1150 304)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_v_b_0
 (12 0)  (1156 304)  (1156 304)  routing T_22_19.sp4_v_b_2 <X> T_22_19.sp4_h_r_2
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (11 1)  (1155 305)  (1155 305)  routing T_22_19.sp4_v_b_2 <X> T_22_19.sp4_h_r_2
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (0 4)  (1144 308)  (1144 308)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (1175 308)  (1175 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (45 4)  (1189 308)  (1189 308)  LC_2 Logic Functioning bit
 (46 4)  (1190 308)  (1190 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (1144 309)  (1144 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g2_7 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (39 5)  (1183 309)  (1183 309)  LC_2 Logic Functioning bit
 (21 10)  (1165 314)  (1165 314)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g2_7
 (22 10)  (1166 314)  (1166 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1168 314)  (1168 314)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g2_7
 (21 11)  (1165 315)  (1165 315)  routing T_22_19.sp12_v_b_7 <X> T_22_19.lc_trk_g2_7
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.sp4_h_r_35 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp4_h_r_35 <X> T_22_19.lc_trk_g3_3
 (24 12)  (1168 316)  (1168 316)  routing T_22_19.sp4_h_r_35 <X> T_22_19.lc_trk_g3_3
 (11 13)  (1155 317)  (1155 317)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_h_r_11
 (13 13)  (1157 317)  (1157 317)  routing T_22_19.sp4_h_l_38 <X> T_22_19.sp4_h_r_11
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 318)  (1156 318)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_h_l_46
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.glb_netwk_2 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (1155 319)  (1155 319)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_h_l_46
 (13 15)  (1157 319)  (1157 319)  routing T_22_19.sp4_v_t_40 <X> T_22_19.sp4_h_l_46


LogicTile_23_19

 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1221 304)  (1221 304)  routing T_23_19.sp4_h_r_3 <X> T_23_19.lc_trk_g0_3
 (24 0)  (1222 304)  (1222 304)  routing T_23_19.sp4_h_r_3 <X> T_23_19.lc_trk_g0_3
 (21 1)  (1219 305)  (1219 305)  routing T_23_19.sp4_h_r_3 <X> T_23_19.lc_trk_g0_3
 (25 2)  (1223 306)  (1223 306)  routing T_23_19.sp4_h_l_11 <X> T_23_19.lc_trk_g0_6
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 307)  (1221 307)  routing T_23_19.sp4_h_l_11 <X> T_23_19.lc_trk_g0_6
 (24 3)  (1222 307)  (1222 307)  routing T_23_19.sp4_h_l_11 <X> T_23_19.lc_trk_g0_6
 (25 3)  (1223 307)  (1223 307)  routing T_23_19.sp4_h_l_11 <X> T_23_19.lc_trk_g0_6
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 308)  (1226 308)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 308)  (1233 308)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.input_2_2
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (37 4)  (1235 308)  (1235 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (46 4)  (1244 308)  (1244 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1245 308)  (1245 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (1250 308)  (1250 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (1202 309)  (1202 309)  routing T_23_19.sp4_h_l_42 <X> T_23_19.sp4_h_r_3
 (6 5)  (1204 309)  (1204 309)  routing T_23_19.sp4_h_l_42 <X> T_23_19.sp4_h_r_3
 (26 5)  (1224 309)  (1224 309)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 309)  (1229 309)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 309)  (1230 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1233 309)  (1233 309)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.input_2_2
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (41 5)  (1239 309)  (1239 309)  LC_2 Logic Functioning bit
 (8 6)  (1206 310)  (1206 310)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_l_41
 (9 6)  (1207 310)  (1207 310)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_l_41
 (12 6)  (1210 310)  (1210 310)  routing T_23_19.sp4_v_t_40 <X> T_23_19.sp4_h_l_40
 (21 6)  (1219 310)  (1219 310)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g1_7
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1221 310)  (1221 310)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g1_7
 (11 7)  (1209 311)  (1209 311)  routing T_23_19.sp4_v_t_40 <X> T_23_19.sp4_h_l_40
 (15 8)  (1213 312)  (1213 312)  routing T_23_19.rgt_op_1 <X> T_23_19.lc_trk_g2_1
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1216 312)  (1216 312)  routing T_23_19.rgt_op_1 <X> T_23_19.lc_trk_g2_1
 (4 9)  (1202 313)  (1202 313)  routing T_23_19.sp4_h_l_47 <X> T_23_19.sp4_h_r_6
 (6 9)  (1204 313)  (1204 313)  routing T_23_19.sp4_h_l_47 <X> T_23_19.sp4_h_r_6
 (12 12)  (1210 316)  (1210 316)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_r_11
 (4 13)  (1202 317)  (1202 317)  routing T_23_19.sp4_v_t_41 <X> T_23_19.sp4_h_r_9
 (12 14)  (1210 318)  (1210 318)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46
 (8 15)  (1206 319)  (1206 319)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_v_t_47
 (10 15)  (1208 319)  (1208 319)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_v_t_47
 (11 15)  (1209 319)  (1209 319)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46


LogicTile_24_19

 (5 0)  (1257 304)  (1257 304)  routing T_24_19.sp4_v_t_37 <X> T_24_19.sp4_h_r_0
 (6 0)  (1258 304)  (1258 304)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_v_b_0
 (14 0)  (1266 304)  (1266 304)  routing T_24_19.wire_logic_cluster/lc_0/out <X> T_24_19.lc_trk_g0_0
 (21 0)  (1273 304)  (1273 304)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g0_3
 (22 0)  (1274 304)  (1274 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1275 304)  (1275 304)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g0_3
 (24 0)  (1276 304)  (1276 304)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g0_3
 (29 0)  (1281 304)  (1281 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 304)  (1283 304)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 304)  (1284 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 304)  (1286 304)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1292 304)  (1292 304)  LC_0 Logic Functioning bit
 (41 0)  (1293 304)  (1293 304)  LC_0 Logic Functioning bit
 (42 0)  (1294 304)  (1294 304)  LC_0 Logic Functioning bit
 (43 0)  (1295 304)  (1295 304)  LC_0 Logic Functioning bit
 (44 0)  (1296 304)  (1296 304)  LC_0 Logic Functioning bit
 (5 1)  (1257 305)  (1257 305)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_v_b_0
 (17 1)  (1269 305)  (1269 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (1273 305)  (1273 305)  routing T_24_19.sp4_h_r_19 <X> T_24_19.lc_trk_g0_3
 (30 1)  (1282 305)  (1282 305)  routing T_24_19.lc_trk_g0_3 <X> T_24_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 305)  (1283 305)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 305)  (1284 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1292 305)  (1292 305)  LC_0 Logic Functioning bit
 (41 1)  (1293 305)  (1293 305)  LC_0 Logic Functioning bit
 (42 1)  (1294 305)  (1294 305)  LC_0 Logic Functioning bit
 (43 1)  (1295 305)  (1295 305)  LC_0 Logic Functioning bit
 (50 1)  (1302 305)  (1302 305)  Carry_In_Mux bit 

 (14 2)  (1266 306)  (1266 306)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (25 2)  (1277 306)  (1277 306)  routing T_24_19.sp4_h_r_14 <X> T_24_19.lc_trk_g0_6
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 306)  (1282 306)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 306)  (1288 306)  LC_1 Logic Functioning bit
 (39 2)  (1291 306)  (1291 306)  LC_1 Logic Functioning bit
 (41 2)  (1293 306)  (1293 306)  LC_1 Logic Functioning bit
 (42 2)  (1294 306)  (1294 306)  LC_1 Logic Functioning bit
 (44 2)  (1296 306)  (1296 306)  LC_1 Logic Functioning bit
 (14 3)  (1266 307)  (1266 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (15 3)  (1267 307)  (1267 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (16 3)  (1268 307)  (1268 307)  routing T_24_19.sp4_h_l_9 <X> T_24_19.lc_trk_g0_4
 (17 3)  (1269 307)  (1269 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1274 307)  (1274 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1275 307)  (1275 307)  routing T_24_19.sp4_h_r_14 <X> T_24_19.lc_trk_g0_6
 (24 3)  (1276 307)  (1276 307)  routing T_24_19.sp4_h_r_14 <X> T_24_19.lc_trk_g0_6
 (30 3)  (1282 307)  (1282 307)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 307)  (1284 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1285 307)  (1285 307)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.input_2_1
 (35 3)  (1287 307)  (1287 307)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.input_2_1
 (36 3)  (1288 307)  (1288 307)  LC_1 Logic Functioning bit
 (39 3)  (1291 307)  (1291 307)  LC_1 Logic Functioning bit
 (41 3)  (1293 307)  (1293 307)  LC_1 Logic Functioning bit
 (42 3)  (1294 307)  (1294 307)  LC_1 Logic Functioning bit
 (6 4)  (1258 308)  (1258 308)  routing T_24_19.sp4_v_t_37 <X> T_24_19.sp4_v_b_3
 (26 4)  (1278 308)  (1278 308)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 308)  (1280 308)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 308)  (1292 308)  LC_2 Logic Functioning bit
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (42 4)  (1294 308)  (1294 308)  LC_2 Logic Functioning bit
 (43 4)  (1295 308)  (1295 308)  LC_2 Logic Functioning bit
 (51 4)  (1303 308)  (1303 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (1257 309)  (1257 309)  routing T_24_19.sp4_v_t_37 <X> T_24_19.sp4_v_b_3
 (11 5)  (1263 309)  (1263 309)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_h_r_5
 (13 5)  (1265 309)  (1265 309)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_h_r_5
 (26 5)  (1278 309)  (1278 309)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 309)  (1280 309)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 309)  (1288 309)  LC_2 Logic Functioning bit
 (37 5)  (1289 309)  (1289 309)  LC_2 Logic Functioning bit
 (38 5)  (1290 309)  (1290 309)  LC_2 Logic Functioning bit
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (25 6)  (1277 310)  (1277 310)  routing T_24_19.sp4_h_l_11 <X> T_24_19.lc_trk_g1_6
 (31 6)  (1283 310)  (1283 310)  routing T_24_19.lc_trk_g0_4 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1292 310)  (1292 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (42 6)  (1294 310)  (1294 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (8 7)  (1260 311)  (1260 311)  routing T_24_19.sp4_h_r_4 <X> T_24_19.sp4_v_t_41
 (9 7)  (1261 311)  (1261 311)  routing T_24_19.sp4_h_r_4 <X> T_24_19.sp4_v_t_41
 (22 7)  (1274 311)  (1274 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1275 311)  (1275 311)  routing T_24_19.sp4_h_l_11 <X> T_24_19.lc_trk_g1_6
 (24 7)  (1276 311)  (1276 311)  routing T_24_19.sp4_h_l_11 <X> T_24_19.lc_trk_g1_6
 (25 7)  (1277 311)  (1277 311)  routing T_24_19.sp4_h_l_11 <X> T_24_19.lc_trk_g1_6
 (40 7)  (1292 311)  (1292 311)  LC_3 Logic Functioning bit
 (41 7)  (1293 311)  (1293 311)  LC_3 Logic Functioning bit
 (42 7)  (1294 311)  (1294 311)  LC_3 Logic Functioning bit
 (43 7)  (1295 311)  (1295 311)  LC_3 Logic Functioning bit
 (15 8)  (1267 312)  (1267 312)  routing T_24_19.sp4_h_r_41 <X> T_24_19.lc_trk_g2_1
 (16 8)  (1268 312)  (1268 312)  routing T_24_19.sp4_h_r_41 <X> T_24_19.lc_trk_g2_1
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1270 312)  (1270 312)  routing T_24_19.sp4_h_r_41 <X> T_24_19.lc_trk_g2_1
 (19 8)  (1271 312)  (1271 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (1273 312)  (1273 312)  routing T_24_19.wire_logic_cluster/lc_3/out <X> T_24_19.lc_trk_g2_3
 (22 8)  (1274 312)  (1274 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (18 9)  (1270 313)  (1270 313)  routing T_24_19.sp4_h_r_41 <X> T_24_19.lc_trk_g2_1
 (22 11)  (1274 315)  (1274 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 315)  (1277 315)  routing T_24_19.sp4_r_v_b_38 <X> T_24_19.lc_trk_g2_6
 (6 12)  (1258 316)  (1258 316)  routing T_24_19.sp4_h_r_4 <X> T_24_19.sp4_v_b_9


RAM_Tile_25_19

 (21 0)  (1327 304)  (1327 304)  routing T_25_19.sp4_v_b_3 <X> T_25_19.lc_trk_g0_3
 (22 0)  (1328 304)  (1328 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 304)  (1329 304)  routing T_25_19.sp4_v_b_3 <X> T_25_19.lc_trk_g0_3
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 305)  (1332 305)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.input0_0
 (28 1)  (1334 305)  (1334 305)  routing T_25_19.lc_trk_g2_2 <X> T_25_19.input0_0
 (29 1)  (1335 305)  (1335 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 306)  (1311 306)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_37
 (12 2)  (1318 306)  (1318 306)  routing T_25_19.sp4_v_t_39 <X> T_25_19.sp4_h_l_39
 (6 3)  (1312 307)  (1312 307)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_37
 (11 3)  (1317 307)  (1317 307)  routing T_25_19.sp4_v_t_39 <X> T_25_19.sp4_h_l_39
 (26 3)  (1332 307)  (1332 307)  routing T_25_19.lc_trk_g0_3 <X> T_25_19.input0_1
 (29 3)  (1335 307)  (1335 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (15 4)  (1321 308)  (1321 308)  routing T_25_19.sp4_v_t_4 <X> T_25_19.lc_trk_g1_1
 (16 4)  (1322 308)  (1322 308)  routing T_25_19.sp4_v_t_4 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (11 5)  (1317 309)  (1317 309)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_h_r_5
 (13 5)  (1319 309)  (1319 309)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_h_r_5
 (14 5)  (1320 309)  (1320 309)  routing T_25_19.sp4_r_v_b_24 <X> T_25_19.lc_trk_g1_0
 (17 5)  (1323 309)  (1323 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 309)  (1333 309)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.input0_2
 (29 5)  (1335 309)  (1335 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (4 6)  (1310 310)  (1310 310)  routing T_25_19.sp4_v_b_3 <X> T_25_19.sp4_v_t_38
 (8 6)  (1314 310)  (1314 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (9 6)  (1315 310)  (1315 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (10 6)  (1316 310)  (1316 310)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_41
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (15 6)  (1321 310)  (1321 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (16 6)  (1322 310)  (1322 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (17 6)  (1323 310)  (1323 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 310)  (1324 310)  routing T_25_19.sp4_h_r_13 <X> T_25_19.lc_trk_g1_5
 (12 7)  (1318 311)  (1318 311)  routing T_25_19.sp4_h_r_5 <X> T_25_19.sp4_v_t_40
 (22 7)  (1328 311)  (1328 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 311)  (1331 311)  routing T_25_19.sp4_r_v_b_30 <X> T_25_19.lc_trk_g1_6
 (28 7)  (1334 311)  (1334 311)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.input0_3
 (29 7)  (1335 311)  (1335 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (16 8)  (1322 312)  (1322 312)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 312)  (1324 312)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g2_1
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (9 9)  (1315 313)  (1315 313)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_v_b_7
 (10 9)  (1316 313)  (1316 313)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_v_b_7
 (22 9)  (1328 313)  (1328 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 313)  (1331 313)  routing T_25_19.sp4_r_v_b_34 <X> T_25_19.lc_trk_g2_2
 (26 9)  (1332 313)  (1332 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (28 9)  (1334 313)  (1334 313)  routing T_25_19.lc_trk_g3_3 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (39 9)  (1345 313)  (1345 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (3 10)  (1309 314)  (1309 314)  routing T_25_19.sp12_v_t_22 <X> T_25_19.sp12_h_l_22
 (5 10)  (1311 314)  (1311 314)  routing T_25_19.sp4_v_t_43 <X> T_25_19.sp4_h_l_43
 (14 10)  (1320 314)  (1320 314)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g2_4
 (21 10)  (1327 314)  (1327 314)  routing T_25_19.sp4_v_t_26 <X> T_25_19.lc_trk_g2_7
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 314)  (1329 314)  routing T_25_19.sp4_v_t_26 <X> T_25_19.lc_trk_g2_7
 (26 10)  (1332 314)  (1332 314)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (35 10)  (1341 314)  (1341 314)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (6 11)  (1312 315)  (1312 315)  routing T_25_19.sp4_v_t_43 <X> T_25_19.sp4_h_l_43
 (14 11)  (1320 315)  (1320 315)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g2_4
 (15 11)  (1321 315)  (1321 315)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g2_4
 (16 11)  (1322 315)  (1322 315)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1327 315)  (1327 315)  routing T_25_19.sp4_v_t_26 <X> T_25_19.lc_trk_g2_7
 (27 11)  (1333 315)  (1333 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (28 11)  (1334 315)  (1334 315)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.input0_5
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 315)  (1338 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 315)  (1339 315)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (35 11)  (1341 315)  (1341 315)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.input2_5
 (2 12)  (1308 316)  (1308 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (1327 316)  (1327 316)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g3_3
 (22 12)  (1328 316)  (1328 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 316)  (1329 316)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g3_3
 (24 12)  (1330 316)  (1330 316)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g3_3
 (26 12)  (1332 316)  (1332 316)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_6
 (35 12)  (1341 316)  (1341 316)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.input2_6
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1327 317)  (1327 317)  routing T_25_19.sp4_h_r_43 <X> T_25_19.lc_trk_g3_3
 (28 13)  (1334 317)  (1334 317)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 317)  (1338 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 317)  (1340 317)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.input2_6
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (8 14)  (1314 318)  (1314 318)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_h_l_47
 (9 14)  (1315 318)  (1315 318)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_h_l_47
 (10 14)  (1316 318)  (1316 318)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_h_l_47
 (14 14)  (1320 318)  (1320 318)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (15 14)  (1321 318)  (1321 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 318)  (1324 318)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (26 14)  (1332 318)  (1332 318)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_7
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.wire_bram/ram/RE
 (14 15)  (1320 319)  (1320 319)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (18 15)  (1324 319)  (1324 319)  routing T_25_19.sp4_h_r_45 <X> T_25_19.lc_trk_g3_5
 (26 15)  (1332 319)  (1332 319)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_7
 (27 15)  (1333 319)  (1333 319)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 319)  (1338 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 319)  (1340 319)  routing T_25_19.lc_trk_g1_0 <X> T_25_19.input2_7


LogicTile_26_19

 (11 2)  (1359 306)  (1359 306)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_t_39
 (13 4)  (1361 308)  (1361 308)  routing T_26_19.sp4_v_t_40 <X> T_26_19.sp4_v_b_5
 (13 8)  (1361 312)  (1361 312)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_8
 (12 9)  (1360 313)  (1360 313)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_b_8
 (4 10)  (1352 314)  (1352 314)  routing T_26_19.sp4_v_b_6 <X> T_26_19.sp4_v_t_43
 (5 10)  (1353 314)  (1353 314)  routing T_26_19.sp4_v_b_6 <X> T_26_19.sp4_h_l_43
 (12 10)  (1360 314)  (1360 314)  routing T_26_19.sp4_v_t_45 <X> T_26_19.sp4_h_l_45
 (11 11)  (1359 315)  (1359 315)  routing T_26_19.sp4_v_t_45 <X> T_26_19.sp4_h_l_45
 (4 12)  (1352 316)  (1352 316)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_b_9
 (5 13)  (1353 317)  (1353 317)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_b_9


LogicTile_28_19

 (8 6)  (1464 310)  (1464 310)  routing T_28_19.sp4_h_r_4 <X> T_28_19.sp4_h_l_41
 (12 7)  (1468 311)  (1468 311)  routing T_28_19.sp4_h_l_40 <X> T_28_19.sp4_v_t_40
 (8 8)  (1464 312)  (1464 312)  routing T_28_19.sp4_h_l_46 <X> T_28_19.sp4_h_r_7
 (10 8)  (1466 312)  (1466 312)  routing T_28_19.sp4_h_l_46 <X> T_28_19.sp4_h_r_7
 (10 15)  (1466 319)  (1466 319)  routing T_28_19.sp4_h_l_40 <X> T_28_19.sp4_v_t_47


LogicTile_29_19

 (8 11)  (1518 315)  (1518 315)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_v_t_42
 (9 11)  (1519 315)  (1519 315)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_v_t_42
 (10 11)  (1520 315)  (1520 315)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_v_t_42


LogicTile_32_19

 (8 6)  (1680 310)  (1680 310)  routing T_32_19.sp4_h_r_4 <X> T_32_19.sp4_h_l_41
 (8 8)  (1680 312)  (1680 312)  routing T_32_19.sp4_h_l_42 <X> T_32_19.sp4_h_r_7


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 306)  (1737 306)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_t_13
 (12 2)  (1738 306)  (1738 306)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_t_13
 (13 3)  (1739 307)  (1739 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (14 3)  (1740 307)  (1740 307)  routing T_33_19.span4_horz_7 <X> T_33_19.span4_vert_b_1
 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (1726 313)  (1726 313)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (2 9)  (1728 313)  (1728 313)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (4 0)  (13 288)  (13 288)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g0_0
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (5 1)  (12 289)  (12 289)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g0_0
 (7 1)  (10 289)  (10 289)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0



LogicTile_5_18

 (3 14)  (237 302)  (237 302)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22
 (3 15)  (237 303)  (237 303)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22


LogicTile_6_18

 (3 14)  (291 302)  (291 302)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22


RAM_Tile_8_18

 (3 6)  (399 294)  (399 294)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_t_23
 (3 7)  (399 295)  (399 295)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_t_23


LogicTile_9_18

 (8 3)  (446 291)  (446 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (9 3)  (447 291)  (447 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (10 5)  (448 293)  (448 293)  routing T_9_18.sp4_h_r_11 <X> T_9_18.sp4_v_b_4
 (3 14)  (441 302)  (441 302)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (3 15)  (441 303)  (441 303)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22


LogicTile_10_18

 (19 13)  (511 301)  (511 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_18

 (11 15)  (665 303)  (665 303)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_h_l_46
 (13 15)  (667 303)  (667 303)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_h_l_46


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (14 1)  (722 289)  (722 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_h_l_5 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (723 293)  (723 293)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (46 13)  (754 301)  (754 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp12_v_t_3 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (47 14)  (809 302)  (809 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (52 0)  (868 288)  (868 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (3 7)  (819 295)  (819 295)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_r_v_b_47 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_r_v_b_46 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (9 4)  (883 292)  (883 292)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_4
 (10 4)  (884 292)  (884 292)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_4
 (4 7)  (878 295)  (878 295)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_h_l_38
 (6 7)  (880 295)  (880 295)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_h_l_38
 (13 7)  (887 295)  (887 295)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_l_40
 (5 8)  (879 296)  (879 296)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (4 9)  (878 297)  (878 297)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (6 9)  (880 297)  (880 297)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_r_6
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_b_7
 (3 11)  (877 299)  (877 299)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_h_l_22


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (930 292)  (930 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 6)  (942 294)  (942 294)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g1_4
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g1_5
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.bot_op_7 <X> T_18_18.lc_trk_g1_7
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (48 8)  (976 296)  (976 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (14 10)  (942 298)  (942 298)  routing T_18_18.sp4_v_t_17 <X> T_18_18.lc_trk_g2_4
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_5
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (48 10)  (976 298)  (976 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (3 11)  (931 299)  (931 299)  routing T_18_18.sp12_v_b_1 <X> T_18_18.sp12_h_l_22
 (16 11)  (944 299)  (944 299)  routing T_18_18.sp4_v_t_17 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_5
 (34 11)  (962 299)  (962 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_5
 (35 11)  (963 299)  (963 299)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 300)  (962 300)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (48 12)  (976 300)  (976 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (43 13)  (971 301)  (971 301)  LC_6 Logic Functioning bit
 (0 14)  (928 302)  (928 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (931 302)  (931 302)  routing T_18_18.sp12_v_b_1 <X> T_18_18.sp12_v_t_22
 (25 14)  (953 302)  (953 302)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g3_6
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_18

 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (39 1)  (1021 289)  (1021 289)  LC_0 Logic Functioning bit
 (49 1)  (1031 289)  (1031 289)  Carry_In_Mux bit 

 (51 1)  (1033 289)  (1033 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_30 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_30 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_h_r_30 <X> T_19_18.lc_trk_g2_6
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (40 12)  (1022 300)  (1022 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (41 13)  (1023 301)  (1023 301)  LC_6 Logic Functioning bit
 (43 13)  (1025 301)  (1025 301)  LC_6 Logic Functioning bit
 (14 15)  (996 303)  (996 303)  routing T_19_18.sp4_h_l_17 <X> T_19_18.lc_trk_g3_4
 (15 15)  (997 303)  (997 303)  routing T_19_18.sp4_h_l_17 <X> T_19_18.lc_trk_g3_4
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp4_h_l_17 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_20_18

 (3 0)  (1039 288)  (1039 288)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp12_h_l_14 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (3 1)  (1039 289)  (1039 289)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (8 1)  (1044 289)  (1044 289)  routing T_20_18.sp4_v_t_47 <X> T_20_18.sp4_v_b_1
 (10 1)  (1046 289)  (1046 289)  routing T_20_18.sp4_v_t_47 <X> T_20_18.sp4_v_b_1
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp12_h_l_14 <X> T_20_18.lc_trk_g0_1
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 290)  (1051 290)  routing T_20_18.bot_op_5 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (1061 290)  (1061 290)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g0_6
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (40 2)  (1076 290)  (1076 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (47 2)  (1083 290)  (1083 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 291)  (1060 291)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g0_6
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (12 4)  (1048 292)  (1048 292)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_h_r_5
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (11 5)  (1047 293)  (1047 293)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_h_r_5
 (13 5)  (1049 293)  (1049 293)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_h_r_5
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 293)  (1068 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1070 293)  (1070 293)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.input_2_2
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (41 5)  (1077 293)  (1077 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (53 5)  (1089 293)  (1089 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 8)  (1046 296)  (1046 296)  routing T_20_18.sp4_v_t_39 <X> T_20_18.sp4_h_r_7
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (45 10)  (1081 298)  (1081 298)  LC_5 Logic Functioning bit
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (40 11)  (1076 299)  (1076 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (15 13)  (1051 301)  (1051 301)  routing T_20_18.sp4_v_t_29 <X> T_20_18.lc_trk_g3_0
 (16 13)  (1052 301)  (1052 301)  routing T_20_18.sp4_v_t_29 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3


LogicTile_21_18

 (11 2)  (1101 290)  (1101 290)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_39
 (13 2)  (1103 290)  (1103 290)  routing T_21_18.sp4_v_b_6 <X> T_21_18.sp4_v_t_39
 (11 4)  (1101 292)  (1101 292)  routing T_21_18.sp4_v_t_44 <X> T_21_18.sp4_v_b_5
 (13 4)  (1103 292)  (1103 292)  routing T_21_18.sp4_v_t_44 <X> T_21_18.sp4_v_b_5
 (6 9)  (1096 297)  (1096 297)  routing T_21_18.sp4_h_l_43 <X> T_21_18.sp4_h_r_6
 (10 9)  (1100 297)  (1100 297)  routing T_21_18.sp4_h_r_2 <X> T_21_18.sp4_v_b_7
 (11 12)  (1101 300)  (1101 300)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_v_b_11
 (12 13)  (1102 301)  (1102 301)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_v_b_11
 (4 14)  (1094 302)  (1094 302)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_44
 (6 14)  (1096 302)  (1096 302)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_44


LogicTile_22_18

 (19 2)  (1163 290)  (1163 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 10)  (1148 298)  (1148 298)  routing T_22_18.sp4_v_b_6 <X> T_22_18.sp4_v_t_43


LogicTile_23_18

 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 292)  (1198 292)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (26 6)  (1224 294)  (1224 294)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (45 6)  (1243 294)  (1243 294)  LC_3 Logic Functioning bit
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (40 7)  (1238 295)  (1238 295)  LC_3 Logic Functioning bit
 (42 7)  (1240 295)  (1240 295)  LC_3 Logic Functioning bit
 (53 7)  (1251 295)  (1251 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (1223 296)  (1223 296)  routing T_23_18.sp4_h_r_42 <X> T_23_18.lc_trk_g2_2
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 297)  (1221 297)  routing T_23_18.sp4_h_r_42 <X> T_23_18.lc_trk_g2_2
 (24 9)  (1222 297)  (1222 297)  routing T_23_18.sp4_h_r_42 <X> T_23_18.lc_trk_g2_2
 (25 9)  (1223 297)  (1223 297)  routing T_23_18.sp4_h_r_42 <X> T_23_18.lc_trk_g2_2
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 303)  (1198 303)  routing T_23_18.glb_netwk_2 <X> T_23_18.wire_logic_cluster/lc_7/s_r


LogicTile_24_18

 (8 0)  (1260 288)  (1260 288)  routing T_24_18.sp4_h_l_40 <X> T_24_18.sp4_h_r_1
 (10 0)  (1262 288)  (1262 288)  routing T_24_18.sp4_h_l_40 <X> T_24_18.sp4_h_r_1
 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_h_r_0 <X> T_24_18.sp12_h_l_23
 (3 3)  (1255 291)  (1255 291)  routing T_24_18.sp12_h_r_0 <X> T_24_18.sp12_h_l_23
 (10 15)  (1262 303)  (1262 303)  routing T_24_18.sp4_h_l_40 <X> T_24_18.sp4_v_t_47


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 288)  (1323 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (1332 288)  (1332 288)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_0
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 289)  (1332 289)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_0
 (27 1)  (1333 289)  (1333 289)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 290)  (1310 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_37
 (6 2)  (1312 290)  (1312 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_v_t_37
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 290)  (1317 290)  routing T_25_18.sp4_v_b_6 <X> T_25_18.sp4_v_t_39
 (12 2)  (1318 290)  (1318 290)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (13 2)  (1319 290)  (1319 290)  routing T_25_18.sp4_v_b_6 <X> T_25_18.sp4_v_t_39
 (14 2)  (1320 290)  (1320 290)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (26 2)  (1332 290)  (1332 290)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_1
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 291)  (1314 291)  routing T_25_18.sp4_v_b_10 <X> T_25_18.sp4_v_t_36
 (10 3)  (1316 291)  (1316 291)  routing T_25_18.sp4_v_b_10 <X> T_25_18.sp4_v_t_36
 (11 3)  (1317 291)  (1317 291)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (13 3)  (1319 291)  (1319 291)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_39
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp4_v_b_4 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 291)  (1332 291)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_1
 (27 3)  (1333 291)  (1333 291)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_1
 (28 3)  (1334 291)  (1334 291)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_1
 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (16 4)  (1322 292)  (1322 292)  routing T_25_18.sp4_v_b_1 <X> T_25_18.lc_trk_g1_1
 (17 4)  (1323 292)  (1323 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1324 292)  (1324 292)  routing T_25_18.sp4_v_b_1 <X> T_25_18.lc_trk_g1_1
 (26 4)  (1332 292)  (1332 292)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_2
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (17 5)  (1323 293)  (1323 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 5)  (1334 293)  (1334 293)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (14 6)  (1320 294)  (1320 294)  routing T_25_18.sp4_h_r_12 <X> T_25_18.lc_trk_g1_4
 (22 6)  (1328 294)  (1328 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 294)  (1329 294)  routing T_25_18.sp4_v_t_10 <X> T_25_18.lc_trk_g1_7
 (24 6)  (1330 294)  (1330 294)  routing T_25_18.sp4_v_t_10 <X> T_25_18.lc_trk_g1_7
 (26 6)  (1332 294)  (1332 294)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_3
 (15 7)  (1321 295)  (1321 295)  routing T_25_18.sp4_h_r_12 <X> T_25_18.lc_trk_g1_4
 (16 7)  (1322 295)  (1322 295)  routing T_25_18.sp4_h_r_12 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (26 7)  (1332 295)  (1332 295)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_3
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 296)  (1324 296)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.wire_bram/ram/WDATA_3
 (6 9)  (1312 297)  (1312 297)  routing T_25_18.sp4_h_l_43 <X> T_25_18.sp4_h_r_6
 (18 9)  (1324 297)  (1324 297)  routing T_25_18.sp4_v_b_33 <X> T_25_18.lc_trk_g2_1
 (27 9)  (1333 297)  (1333 297)  routing T_25_18.lc_trk_g1_1 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (39 9)  (1345 297)  (1345 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (22 10)  (1328 298)  (1328 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (1321 299)  (1321 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_v_t_33 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 299)  (1327 299)  routing T_25_18.sp4_r_v_b_39 <X> T_25_18.lc_trk_g2_7
 (27 11)  (1333 299)  (1333 299)  routing T_25_18.lc_trk_g1_0 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 299)  (1339 299)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.input2_5
 (13 12)  (1319 300)  (1319 300)  routing T_25_18.sp4_v_t_46 <X> T_25_18.sp4_v_b_11
 (21 12)  (1327 300)  (1327 300)  routing T_25_18.bnl_op_3 <X> T_25_18.lc_trk_g3_3
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (35 12)  (1341 300)  (1341 300)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.input2_6
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.bnl_op_3 <X> T_25_18.lc_trk_g3_3
 (26 13)  (1332 301)  (1332 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (27 13)  (1333 301)  (1333 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (28 13)  (1334 301)  (1334 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (1310 302)  (1310 302)  routing T_25_18.sp4_v_b_1 <X> T_25_18.sp4_v_t_44
 (6 14)  (1312 302)  (1312 302)  routing T_25_18.sp4_v_b_1 <X> T_25_18.sp4_v_t_44
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 302)  (1327 302)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (22 14)  (1328 302)  (1328 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 302)  (1329 302)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (26 14)  (1332 302)  (1332 302)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_7
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (9 15)  (1315 303)  (1315 303)  routing T_25_18.sp4_v_b_2 <X> T_25_18.sp4_v_t_47
 (10 15)  (1316 303)  (1316 303)  routing T_25_18.sp4_v_b_2 <X> T_25_18.sp4_v_t_47
 (14 15)  (1320 303)  (1320 303)  routing T_25_18.sp4_r_v_b_44 <X> T_25_18.lc_trk_g3_4
 (17 15)  (1323 303)  (1323 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1327 303)  (1327 303)  routing T_25_18.sp4_v_t_26 <X> T_25_18.lc_trk_g3_7
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 303)  (1331 303)  routing T_25_18.sp4_r_v_b_46 <X> T_25_18.lc_trk_g3_6
 (27 15)  (1333 303)  (1333 303)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_7
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_18

 (21 0)  (1369 288)  (1369 288)  routing T_26_18.sp4_h_r_19 <X> T_26_18.lc_trk_g0_3
 (22 0)  (1370 288)  (1370 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1371 288)  (1371 288)  routing T_26_18.sp4_h_r_19 <X> T_26_18.lc_trk_g0_3
 (24 0)  (1372 288)  (1372 288)  routing T_26_18.sp4_h_r_19 <X> T_26_18.lc_trk_g0_3
 (21 1)  (1369 289)  (1369 289)  routing T_26_18.sp4_h_r_19 <X> T_26_18.lc_trk_g0_3
 (0 2)  (1348 290)  (1348 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 290)  (1349 290)  routing T_26_18.glb_netwk_6 <X> T_26_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 290)  (1350 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1352 290)  (1352 290)  routing T_26_18.sp4_v_b_0 <X> T_26_18.sp4_v_t_37
 (22 3)  (1370 291)  (1370 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1371 291)  (1371 291)  routing T_26_18.sp12_h_l_21 <X> T_26_18.lc_trk_g0_6
 (25 3)  (1373 291)  (1373 291)  routing T_26_18.sp12_h_l_21 <X> T_26_18.lc_trk_g0_6
 (21 4)  (1369 292)  (1369 292)  routing T_26_18.wire_logic_cluster/lc_3/out <X> T_26_18.lc_trk_g1_3
 (22 4)  (1370 292)  (1370 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1377 292)  (1377 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 292)  (1379 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 292)  (1380 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 292)  (1381 292)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 292)  (1384 292)  LC_2 Logic Functioning bit
 (37 4)  (1385 292)  (1385 292)  LC_2 Logic Functioning bit
 (38 4)  (1386 292)  (1386 292)  LC_2 Logic Functioning bit
 (39 4)  (1387 292)  (1387 292)  LC_2 Logic Functioning bit
 (40 4)  (1388 292)  (1388 292)  LC_2 Logic Functioning bit
 (42 4)  (1390 292)  (1390 292)  LC_2 Logic Functioning bit
 (45 4)  (1393 292)  (1393 292)  LC_2 Logic Functioning bit
 (30 5)  (1378 293)  (1378 293)  routing T_26_18.lc_trk_g0_3 <X> T_26_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1379 293)  (1379 293)  routing T_26_18.lc_trk_g2_7 <X> T_26_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1384 293)  (1384 293)  LC_2 Logic Functioning bit
 (37 5)  (1385 293)  (1385 293)  LC_2 Logic Functioning bit
 (38 5)  (1386 293)  (1386 293)  LC_2 Logic Functioning bit
 (39 5)  (1387 293)  (1387 293)  LC_2 Logic Functioning bit
 (40 5)  (1388 293)  (1388 293)  LC_2 Logic Functioning bit
 (42 5)  (1390 293)  (1390 293)  LC_2 Logic Functioning bit
 (46 5)  (1394 293)  (1394 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (31 6)  (1379 294)  (1379 294)  routing T_26_18.lc_trk_g0_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 294)  (1380 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 294)  (1384 294)  LC_3 Logic Functioning bit
 (37 6)  (1385 294)  (1385 294)  LC_3 Logic Functioning bit
 (38 6)  (1386 294)  (1386 294)  LC_3 Logic Functioning bit
 (39 6)  (1387 294)  (1387 294)  LC_3 Logic Functioning bit
 (40 6)  (1388 294)  (1388 294)  LC_3 Logic Functioning bit
 (42 6)  (1390 294)  (1390 294)  LC_3 Logic Functioning bit
 (45 6)  (1393 294)  (1393 294)  LC_3 Logic Functioning bit
 (26 7)  (1374 295)  (1374 295)  routing T_26_18.lc_trk_g0_3 <X> T_26_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 295)  (1377 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 295)  (1379 295)  routing T_26_18.lc_trk_g0_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1384 295)  (1384 295)  LC_3 Logic Functioning bit
 (37 7)  (1385 295)  (1385 295)  LC_3 Logic Functioning bit
 (38 7)  (1386 295)  (1386 295)  LC_3 Logic Functioning bit
 (39 7)  (1387 295)  (1387 295)  LC_3 Logic Functioning bit
 (41 7)  (1389 295)  (1389 295)  LC_3 Logic Functioning bit
 (43 7)  (1391 295)  (1391 295)  LC_3 Logic Functioning bit
 (11 10)  (1359 298)  (1359 298)  routing T_26_18.sp4_v_b_0 <X> T_26_18.sp4_v_t_45
 (13 10)  (1361 298)  (1361 298)  routing T_26_18.sp4_v_b_0 <X> T_26_18.sp4_v_t_45
 (21 10)  (1369 298)  (1369 298)  routing T_26_18.wire_logic_cluster/lc_7/out <X> T_26_18.lc_trk_g2_7
 (22 10)  (1370 298)  (1370 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 14)  (1380 302)  (1380 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 302)  (1382 302)  routing T_26_18.lc_trk_g1_3 <X> T_26_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 302)  (1384 302)  LC_7 Logic Functioning bit
 (37 14)  (1385 302)  (1385 302)  LC_7 Logic Functioning bit
 (38 14)  (1386 302)  (1386 302)  LC_7 Logic Functioning bit
 (39 14)  (1387 302)  (1387 302)  LC_7 Logic Functioning bit
 (40 14)  (1388 302)  (1388 302)  LC_7 Logic Functioning bit
 (42 14)  (1390 302)  (1390 302)  LC_7 Logic Functioning bit
 (45 14)  (1393 302)  (1393 302)  LC_7 Logic Functioning bit
 (26 15)  (1374 303)  (1374 303)  routing T_26_18.lc_trk_g0_3 <X> T_26_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 303)  (1377 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 303)  (1379 303)  routing T_26_18.lc_trk_g1_3 <X> T_26_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1384 303)  (1384 303)  LC_7 Logic Functioning bit
 (37 15)  (1385 303)  (1385 303)  LC_7 Logic Functioning bit
 (38 15)  (1386 303)  (1386 303)  LC_7 Logic Functioning bit
 (39 15)  (1387 303)  (1387 303)  LC_7 Logic Functioning bit
 (41 15)  (1389 303)  (1389 303)  LC_7 Logic Functioning bit
 (43 15)  (1391 303)  (1391 303)  LC_7 Logic Functioning bit


LogicTile_27_18

 (19 6)  (1421 294)  (1421 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_29_18

 (11 1)  (1521 289)  (1521 289)  routing T_29_18.sp4_h_l_43 <X> T_29_18.sp4_h_r_2
 (13 1)  (1523 289)  (1523 289)  routing T_29_18.sp4_h_l_43 <X> T_29_18.sp4_h_r_2


LogicTile_30_18

 (4 1)  (1568 289)  (1568 289)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_0
 (6 1)  (1570 289)  (1570 289)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_0


LogicTile_32_18

 (0 2)  (1672 290)  (1672 290)  routing T_32_18.glb_netwk_6 <X> T_32_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1673 290)  (1673 290)  routing T_32_18.glb_netwk_6 <X> T_32_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1674 290)  (1674 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_h_r_0 <X> T_32_18.sp12_h_l_23
 (3 3)  (1675 291)  (1675 291)  routing T_32_18.sp12_h_r_0 <X> T_32_18.sp12_h_l_23
 (26 8)  (1698 296)  (1698 296)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (1704 296)  (1704 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1705 296)  (1705 296)  routing T_32_18.lc_trk_g3_0 <X> T_32_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1706 296)  (1706 296)  routing T_32_18.lc_trk_g3_0 <X> T_32_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1708 296)  (1708 296)  LC_4 Logic Functioning bit
 (37 8)  (1709 296)  (1709 296)  LC_4 Logic Functioning bit
 (38 8)  (1710 296)  (1710 296)  LC_4 Logic Functioning bit
 (39 8)  (1711 296)  (1711 296)  LC_4 Logic Functioning bit
 (40 8)  (1712 296)  (1712 296)  LC_4 Logic Functioning bit
 (42 8)  (1714 296)  (1714 296)  LC_4 Logic Functioning bit
 (45 8)  (1717 296)  (1717 296)  LC_4 Logic Functioning bit
 (47 8)  (1719 296)  (1719 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1720 296)  (1720 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1698 297)  (1698 297)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1699 297)  (1699 297)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1700 297)  (1700 297)  routing T_32_18.lc_trk_g3_7 <X> T_32_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1701 297)  (1701 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1708 297)  (1708 297)  LC_4 Logic Functioning bit
 (37 9)  (1709 297)  (1709 297)  LC_4 Logic Functioning bit
 (38 9)  (1710 297)  (1710 297)  LC_4 Logic Functioning bit
 (39 9)  (1711 297)  (1711 297)  LC_4 Logic Functioning bit
 (41 9)  (1713 297)  (1713 297)  LC_4 Logic Functioning bit
 (43 9)  (1715 297)  (1715 297)  LC_4 Logic Functioning bit
 (14 13)  (1686 301)  (1686 301)  routing T_32_18.sp4_h_r_24 <X> T_32_18.lc_trk_g3_0
 (15 13)  (1687 301)  (1687 301)  routing T_32_18.sp4_h_r_24 <X> T_32_18.lc_trk_g3_0
 (16 13)  (1688 301)  (1688 301)  routing T_32_18.sp4_h_r_24 <X> T_32_18.lc_trk_g3_0
 (17 13)  (1689 301)  (1689 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 14)  (1693 302)  (1693 302)  routing T_32_18.sp4_h_r_39 <X> T_32_18.lc_trk_g3_7
 (22 14)  (1694 302)  (1694 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1695 302)  (1695 302)  routing T_32_18.sp4_h_r_39 <X> T_32_18.lc_trk_g3_7
 (24 14)  (1696 302)  (1696 302)  routing T_32_18.sp4_h_r_39 <X> T_32_18.lc_trk_g3_7


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (4 2)  (13 274)  (13 274)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (4 3)  (13 275)  (13 275)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (6 3)  (11 275)  (11 275)  routing T_0_17.span4_horz_10 <X> T_0_17.lc_trk_g0_2
 (7 3)  (10 275)  (10 275)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g0_2 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_4_17

 (9 14)  (189 286)  (189 286)  routing T_4_17.sp4_v_b_10 <X> T_4_17.sp4_h_l_47


LogicTile_6_17

 (3 6)  (291 278)  (291 278)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23
 (3 7)  (291 279)  (291 279)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 8)  (399 280)  (399 280)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1
 (6 8)  (402 280)  (402 280)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_b_6
 (3 9)  (399 281)  (399 281)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_b_1


LogicTile_9_17

 (19 11)  (457 283)  (457 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (19 13)  (457 285)  (457 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_17

 (15 1)  (507 273)  (507 273)  routing T_10_17.sp4_v_t_5 <X> T_10_17.lc_trk_g0_0
 (16 1)  (508 273)  (508 273)  routing T_10_17.sp4_v_t_5 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (48 12)  (540 284)  (540 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_r_v_b_40 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 285)  (517 285)  routing T_10_17.sp4_r_v_b_42 <X> T_10_17.lc_trk_g3_2
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit


LogicTile_12_17

 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_t_23
 (11 8)  (611 280)  (611 280)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_b_8


LogicTile_13_17

 (19 15)  (673 287)  (673 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 272)  (780 272)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g0_1
 (15 1)  (777 273)  (777 273)  routing T_15_17.bot_op_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_h_r_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_v_b_3
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_r_v_b_24 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (15 6)  (777 278)  (777 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_h_r_21 <X> T_15_17.lc_trk_g1_5
 (15 10)  (777 282)  (777 282)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g2_5
 (16 10)  (778 282)  (778 282)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (780 283)  (780 283)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g2_5
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (51 14)  (813 286)  (813 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 287)  (762 287)  routing T_15_17.glb_netwk_2 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3


LogicTile_16_17

 (6 0)  (822 272)  (822 272)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0
 (5 1)  (821 273)  (821 273)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp12_h_r_10 <X> T_16_17.lc_trk_g0_2
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.bot_op_7 <X> T_16_17.lc_trk_g0_7
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (52 2)  (868 274)  (868 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (869 274)  (869 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (21 4)  (837 276)  (837 276)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp12_h_r_2 <X> T_16_17.lc_trk_g1_2
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp12_h_r_2 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp12_h_r_2 <X> T_16_17.lc_trk_g1_2
 (0 10)  (816 282)  (816 282)  routing T_16_17.glb_netwk_2 <X> T_16_17.glb2local_2
 (1 10)  (817 282)  (817 282)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.input_2_7
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (3 0)  (877 272)  (877 272)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_b_0
 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_0
 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_b_2
 (16 0)  (890 272)  (890 272)  routing T_17_17.sp12_h_r_9 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (895 272)  (895 272)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 272)  (904 272)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (46 0)  (920 272)  (920 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (877 273)  (877 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_b_0
 (9 1)  (883 273)  (883 273)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_v_b_1
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_v_b_1
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp4_r_v_b_35 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 273)  (899 273)  routing T_17_17.sp4_r_v_b_33 <X> T_17_17.lc_trk_g0_2
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (48 1)  (922 273)  (922 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (925 273)  (925 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 274)  (889 274)  routing T_17_17.bot_op_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (895 274)  (895 274)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (914 274)  (914 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (895 275)  (895 275)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 275)  (909 275)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.input_2_1
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (14 5)  (888 277)  (888 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (0 6)  (874 278)  (874 278)  routing T_17_17.glb_netwk_2 <X> T_17_17.glb2local_0
 (1 6)  (875 278)  (875 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (12 6)  (886 278)  (886 278)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_40
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp12_h_r_13 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp12_h_l_12 <X> T_17_17.lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (50 6)  (924 278)  (924 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (885 279)  (885 279)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_40
 (15 7)  (889 279)  (889 279)  routing T_17_17.bot_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.sp4_v_t_12 <X> T_17_17.lc_trk_g2_1
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 280)  (897 280)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_v_b_26 <X> T_17_17.lc_trk_g2_2
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (47 8)  (921 280)  (921 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 280)  (922 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (926 280)  (926 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (895 281)  (895 281)  routing T_17_17.sp4_h_r_27 <X> T_17_17.lc_trk_g2_3
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_v_b_26 <X> T_17_17.lc_trk_g2_2
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 281)  (909 281)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.input_2_4
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (42 10)  (916 282)  (916 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (47 10)  (921 282)  (921 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (922 282)  (922 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (892 283)  (892 283)  routing T_17_17.sp4_r_v_b_37 <X> T_17_17.lc_trk_g2_5
 (21 11)  (895 283)  (895 283)  routing T_17_17.sp4_r_v_b_39 <X> T_17_17.lc_trk_g2_7
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 283)  (906 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 283)  (908 283)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.input_2_5
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (13 12)  (887 284)  (887 284)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_v_b_11
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (46 12)  (920 284)  (920 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (51 13)  (925 285)  (925 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (886 286)  (886 286)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_46
 (21 14)  (895 286)  (895 286)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g3_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 286)  (897 286)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g3_7
 (11 15)  (885 287)  (885 287)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_h_l_46


LogicTile_18_17

 (21 0)  (949 272)  (949 272)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (949 273)  (949 273)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g0_3
 (14 2)  (942 274)  (942 274)  routing T_18_17.bnr_op_4 <X> T_18_17.lc_trk_g0_4
 (17 2)  (945 274)  (945 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (949 274)  (949 274)  routing T_18_17.bnr_op_7 <X> T_18_17.lc_trk_g0_7
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (953 274)  (953 274)  routing T_18_17.bnr_op_6 <X> T_18_17.lc_trk_g0_6
 (3 3)  (931 275)  (931 275)  routing T_18_17.sp12_v_b_0 <X> T_18_17.sp12_h_l_23
 (14 3)  (942 275)  (942 275)  routing T_18_17.bnr_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (949 275)  (949 275)  routing T_18_17.bnr_op_7 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.bnr_op_6 <X> T_18_17.lc_trk_g0_6
 (25 4)  (953 276)  (953 276)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g1_2
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.bnr_op_2 <X> T_18_17.lc_trk_g1_2
 (3 6)  (931 278)  (931 278)  routing T_18_17.sp12_v_b_0 <X> T_18_17.sp12_v_t_23
 (25 6)  (953 278)  (953 278)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g1_6
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g0_5 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 278)  (963 278)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 279)  (951 279)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g1_6
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (35 7)  (963 279)  (963 279)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.input_2_3
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (51 7)  (979 279)  (979 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (0 8)  (928 280)  (928 280)  routing T_18_17.glb_netwk_2 <X> T_18_17.glb2local_1
 (1 8)  (929 280)  (929 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (5 9)  (933 281)  (933 281)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_v_b_6
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (12 10)  (940 282)  (940 282)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_l_45
 (11 11)  (939 283)  (939 283)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_l_45
 (13 11)  (941 283)  (941 283)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_l_45
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (53 12)  (981 284)  (981 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (26 14)  (954 286)  (954 286)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (50 14)  (978 286)  (978 286)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_7/in_1


LogicTile_19_17

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.bot_op_3 <X> T_19_17.lc_trk_g0_3
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.input_2_0
 (40 0)  (1022 272)  (1022 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (42 0)  (1024 272)  (1024 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (44 0)  (1026 272)  (1026 272)  LC_0 Logic Functioning bit
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g0_2
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (1022 273)  (1022 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (42 1)  (1024 273)  (1024 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (53 1)  (1035 273)  (1035 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g0_7
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 274)  (1022 274)  LC_1 Logic Functioning bit
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (44 2)  (1026 274)  (1026 274)  LC_1 Logic Functioning bit
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_h_l_1 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1000 275)  (1000 275)  routing T_19_17.sp4_r_v_b_29 <X> T_19_17.lc_trk_g0_5
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.bot_op_6 <X> T_19_17.lc_trk_g0_6
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_1
 (35 3)  (1017 275)  (1017 275)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.input_2_1
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (53 3)  (1035 275)  (1035 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (993 276)  (993 276)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_v_b_5
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_v_b_5
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g1_2
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 276)  (1022 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (42 4)  (1024 276)  (1024 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (44 4)  (1026 276)  (1026 276)  LC_2 Logic Functioning bit
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp12_h_r_8 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1015 277)  (1015 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.input_2_2
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (53 5)  (1035 277)  (1035 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (987 278)  (987 278)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.wire_logic_cluster/lc_5/out <X> T_19_17.lc_trk_g1_5
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp12_h_l_12 <X> T_19_17.lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g1_6
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 278)  (1022 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (44 6)  (1026 278)  (1026 278)  LC_3 Logic Functioning bit
 (4 7)  (986 279)  (986 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (15 7)  (997 279)  (997 279)  routing T_19_17.bot_op_4 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_3
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (53 7)  (1035 279)  (1035 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (40 8)  (1022 280)  (1022 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (44 8)  (1026 280)  (1026 280)  LC_4 Logic Functioning bit
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.input_2_4
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (53 9)  (1035 281)  (1035 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 282)  (1017 282)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_5
 (40 10)  (1022 282)  (1022 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (44 10)  (1026 282)  (1026 282)  LC_5 Logic Functioning bit
 (8 11)  (990 283)  (990 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (9 11)  (991 283)  (991 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_t_42
 (14 11)  (996 283)  (996 283)  routing T_19_17.tnl_op_4 <X> T_19_17.lc_trk_g2_4
 (15 11)  (997 283)  (997 283)  routing T_19_17.tnl_op_4 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_r_v_b_38 <X> T_19_17.lc_trk_g2_6
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (53 11)  (1035 283)  (1035 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (987 284)  (987 284)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_r_9
 (14 12)  (996 284)  (996 284)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g3_0
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g3_1
 (21 12)  (1003 284)  (1003 284)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g3_3
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g3_3
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 284)  (1013 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 284)  (1017 284)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_6
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (44 12)  (1026 284)  (1026 284)  LC_6 Logic Functioning bit
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1003 285)  (1003 285)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g3_3
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_h_r_34 <X> T_19_17.lc_trk_g3_2
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 285)  (1016 285)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_6
 (35 13)  (1017 285)  (1017 285)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_6
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (53 13)  (1035 285)  (1035 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (996 286)  (996 286)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g3_4
 (15 14)  (997 286)  (997 286)  routing T_19_17.tnl_op_5 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 286)  (1005 286)  routing T_19_17.sp4_v_b_47 <X> T_19_17.lc_trk_g3_7
 (24 14)  (1006 286)  (1006 286)  routing T_19_17.sp4_v_b_47 <X> T_19_17.lc_trk_g3_7
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 286)  (1017 286)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (40 14)  (1022 286)  (1022 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (44 14)  (1026 286)  (1026 286)  LC_7 Logic Functioning bit
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.tnl_op_5 <X> T_19_17.lc_trk_g3_5
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.tnl_op_6 <X> T_19_17.lc_trk_g3_6
 (25 15)  (1007 287)  (1007 287)  routing T_19_17.tnl_op_6 <X> T_19_17.lc_trk_g3_6
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 287)  (1015 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (35 15)  (1017 287)  (1017 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_7
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit
 (53 15)  (1035 287)  (1035 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_17

 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_l_23 <X> T_20_17.sp12_v_b_0
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 274)  (1051 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (16 2)  (1052 274)  (1052 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (17 2)  (1053 274)  (1053 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1054 274)  (1054 274)  routing T_20_17.sp4_h_r_13 <X> T_20_17.lc_trk_g0_5
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (47 2)  (1083 274)  (1083 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (48 3)  (1084 275)  (1084 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1089 275)  (1089 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g0_5 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (1078 276)  (1078 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (47 4)  (1083 276)  (1083 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (11 6)  (1047 278)  (1047 278)  routing T_20_17.sp4_v_b_9 <X> T_20_17.sp4_v_t_40
 (13 6)  (1049 278)  (1049 278)  routing T_20_17.sp4_v_b_9 <X> T_20_17.sp4_v_t_40
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.top_op_5 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.wire_logic_cluster/lc_7/out <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 278)  (1071 278)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.input_2_3
 (46 6)  (1082 278)  (1082 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.top_op_5 <X> T_20_17.lc_trk_g1_5
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 279)  (1066 279)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1069 279)  (1069 279)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.input_2_3
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (53 7)  (1089 279)  (1089 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (48 10)  (1084 282)  (1084 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1087 282)  (1087 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_r_v_b_37 <X> T_20_17.lc_trk_g2_5
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (47 11)  (1083 283)  (1083 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1084 283)  (1084 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1087 283)  (1087 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (1047 284)  (1047 284)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11
 (13 12)  (1049 284)  (1049 284)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (50 12)  (1086 284)  (1086 284)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1048 285)  (1048 285)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_b_11
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (46 13)  (1082 285)  (1082 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1083 285)  (1083 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g3_4
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (46 14)  (1082 286)  (1082 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (1050 287)  (1050 287)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_v_b_36 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (40 15)  (1076 287)  (1076 287)  LC_7 Logic Functioning bit
 (42 15)  (1078 287)  (1078 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (5 2)  (1095 274)  (1095 274)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (4 3)  (1094 275)  (1094 275)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (6 3)  (1096 275)  (1096 275)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_l_37
 (11 4)  (1101 276)  (1101 276)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_v_b_5
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 276)  (1130 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (47 4)  (1137 276)  (1137 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_v_b_5
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 279)  (1113 279)  routing T_21_17.sp4_v_b_22 <X> T_21_17.lc_trk_g1_6
 (24 7)  (1114 279)  (1114 279)  routing T_21_17.sp4_v_b_22 <X> T_21_17.lc_trk_g1_6
 (8 14)  (1098 286)  (1098 286)  routing T_21_17.sp4_v_t_47 <X> T_21_17.sp4_h_l_47
 (9 14)  (1099 286)  (1099 286)  routing T_21_17.sp4_v_t_47 <X> T_21_17.sp4_h_l_47


LogicTile_22_17

 (6 0)  (1150 272)  (1150 272)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_0
 (5 1)  (1149 273)  (1149 273)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_0
 (8 2)  (1152 274)  (1152 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (9 2)  (1153 274)  (1153 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (10 2)  (1154 274)  (1154 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (3 3)  (1147 275)  (1147 275)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_h_l_23
 (6 10)  (1150 282)  (1150 282)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_v_t_43
 (5 11)  (1149 283)  (1149 283)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_v_t_43
 (5 12)  (1149 284)  (1149 284)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_h_r_9
 (4 13)  (1148 285)  (1148 285)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_h_r_9
 (6 13)  (1150 285)  (1150 285)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_h_r_9


LogicTile_23_17

 (5 0)  (1203 272)  (1203 272)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_h_r_0
 (4 1)  (1202 273)  (1202 273)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_h_r_0
 (6 1)  (1204 273)  (1204 273)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_h_r_0
 (9 1)  (1207 273)  (1207 273)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_v_b_1
 (10 1)  (1208 273)  (1208 273)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_v_b_1
 (3 2)  (1201 274)  (1201 274)  routing T_23_17.sp12_v_t_23 <X> T_23_17.sp12_h_l_23
 (5 2)  (1203 274)  (1203 274)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_h_l_37
 (4 3)  (1202 275)  (1202 275)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_h_l_37
 (6 3)  (1204 275)  (1204 275)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_h_l_37
 (8 3)  (1206 275)  (1206 275)  routing T_23_17.sp4_h_l_36 <X> T_23_17.sp4_v_t_36
 (2 4)  (1200 276)  (1200 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 6)  (1200 278)  (1200 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (10 7)  (1208 279)  (1208 279)  routing T_23_17.sp4_h_l_46 <X> T_23_17.sp4_v_t_41
 (8 11)  (1206 283)  (1206 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (9 11)  (1207 283)  (1207 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (10 11)  (1208 283)  (1208 283)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_42
 (6 13)  (1204 285)  (1204 285)  routing T_23_17.sp4_h_l_44 <X> T_23_17.sp4_h_r_9
 (6 14)  (1204 286)  (1204 286)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_v_t_44
 (5 15)  (1203 287)  (1203 287)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_v_t_44


LogicTile_24_17

 (9 0)  (1261 272)  (1261 272)  routing T_24_17.sp4_v_t_36 <X> T_24_17.sp4_h_r_1
 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_v_t_23 <X> T_24_17.sp12_h_l_23
 (14 2)  (1266 274)  (1266 274)  routing T_24_17.sp4_h_l_9 <X> T_24_17.lc_trk_g0_4
 (26 2)  (1278 274)  (1278 274)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 274)  (1282 274)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 274)  (1286 274)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (39 2)  (1291 274)  (1291 274)  LC_1 Logic Functioning bit
 (41 2)  (1293 274)  (1293 274)  LC_1 Logic Functioning bit
 (43 2)  (1295 274)  (1295 274)  LC_1 Logic Functioning bit
 (53 2)  (1305 274)  (1305 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1266 275)  (1266 275)  routing T_24_17.sp4_h_l_9 <X> T_24_17.lc_trk_g0_4
 (15 3)  (1267 275)  (1267 275)  routing T_24_17.sp4_h_l_9 <X> T_24_17.lc_trk_g0_4
 (16 3)  (1268 275)  (1268 275)  routing T_24_17.sp4_h_l_9 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1278 275)  (1278 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 275)  (1279 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 275)  (1280 275)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 275)  (1283 275)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 275)  (1284 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1285 275)  (1285 275)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.input_2_1
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (42 3)  (1294 275)  (1294 275)  LC_1 Logic Functioning bit
 (51 3)  (1303 275)  (1303 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 278)  (1279 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 278)  (1286 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 279)  (1284 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1286 279)  (1286 279)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.input_2_3
 (43 7)  (1295 279)  (1295 279)  LC_3 Logic Functioning bit
 (5 8)  (1257 280)  (1257 280)  routing T_24_17.sp4_v_b_6 <X> T_24_17.sp4_h_r_6
 (15 8)  (1267 280)  (1267 280)  routing T_24_17.sp4_h_r_33 <X> T_24_17.lc_trk_g2_1
 (16 8)  (1268 280)  (1268 280)  routing T_24_17.sp4_h_r_33 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 280)  (1270 280)  routing T_24_17.sp4_h_r_33 <X> T_24_17.lc_trk_g2_1
 (6 9)  (1258 281)  (1258 281)  routing T_24_17.sp4_v_b_6 <X> T_24_17.sp4_h_r_6
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1270 283)  (1270 283)  routing T_24_17.sp4_r_v_b_37 <X> T_24_17.lc_trk_g2_5
 (4 12)  (1256 284)  (1256 284)  routing T_24_17.sp4_v_t_36 <X> T_24_17.sp4_v_b_9
 (6 12)  (1258 284)  (1258 284)  routing T_24_17.sp4_v_t_36 <X> T_24_17.sp4_v_b_9
 (16 12)  (1268 284)  (1268 284)  routing T_24_17.sp4_v_t_12 <X> T_24_17.lc_trk_g3_1
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1270 284)  (1270 284)  routing T_24_17.sp4_v_t_12 <X> T_24_17.lc_trk_g3_1
 (22 12)  (1274 284)  (1274 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (1273 285)  (1273 285)  routing T_24_17.sp4_r_v_b_43 <X> T_24_17.lc_trk_g3_3
 (16 14)  (1268 286)  (1268 286)  routing T_24_17.sp4_v_t_16 <X> T_24_17.lc_trk_g3_5
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 286)  (1270 286)  routing T_24_17.sp4_v_t_16 <X> T_24_17.lc_trk_g3_5
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_25_17

 (15 0)  (1321 272)  (1321 272)  routing T_25_17.lft_op_1 <X> T_25_17.lc_trk_g0_1
 (17 0)  (1323 272)  (1323 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1324 272)  (1324 272)  routing T_25_17.lft_op_1 <X> T_25_17.lc_trk_g0_1
 (21 0)  (1327 272)  (1327 272)  routing T_25_17.sp4_h_l_6 <X> T_25_17.lc_trk_g0_3
 (22 0)  (1328 272)  (1328 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_l_6 lc_trk_g0_3
 (23 0)  (1329 272)  (1329 272)  routing T_25_17.sp4_h_l_6 <X> T_25_17.lc_trk_g0_3
 (24 0)  (1330 272)  (1330 272)  routing T_25_17.sp4_h_l_6 <X> T_25_17.lc_trk_g0_3
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 273)  (1327 273)  routing T_25_17.sp4_h_l_6 <X> T_25_17.lc_trk_g0_3
 (22 1)  (1328 273)  (1328 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 273)  (1331 273)  routing T_25_17.sp4_r_v_b_33 <X> T_25_17.lc_trk_g0_2
 (26 1)  (1332 273)  (1332 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (27 1)  (1333 273)  (1333 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g3_3 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 274)  (1317 274)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_v_t_39
 (14 2)  (1320 274)  (1320 274)  routing T_25_17.sp4_h_l_1 <X> T_25_17.lc_trk_g0_4
 (16 2)  (1322 274)  (1322 274)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g0_5
 (17 2)  (1323 274)  (1323 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 274)  (1324 274)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g0_5
 (22 2)  (1328 274)  (1328 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 274)  (1329 274)  routing T_25_17.sp4_v_b_23 <X> T_25_17.lc_trk_g0_7
 (24 2)  (1330 274)  (1330 274)  routing T_25_17.sp4_v_b_23 <X> T_25_17.lc_trk_g0_7
 (9 3)  (1315 275)  (1315 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (10 3)  (1316 275)  (1316 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (12 3)  (1318 275)  (1318 275)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_v_t_39
 (15 3)  (1321 275)  (1321 275)  routing T_25_17.sp4_h_l_1 <X> T_25_17.lc_trk_g0_4
 (16 3)  (1322 275)  (1322 275)  routing T_25_17.sp4_h_l_1 <X> T_25_17.lc_trk_g0_4
 (17 3)  (1323 275)  (1323 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1328 275)  (1328 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 275)  (1331 275)  routing T_25_17.sp4_r_v_b_30 <X> T_25_17.lc_trk_g0_6
 (26 3)  (1332 275)  (1332 275)  routing T_25_17.lc_trk_g0_3 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (14 5)  (1320 277)  (1320 277)  routing T_25_17.sp12_h_l_15 <X> T_25_17.lc_trk_g1_0
 (16 5)  (1322 277)  (1322 277)  routing T_25_17.sp12_h_l_15 <X> T_25_17.lc_trk_g1_0
 (17 5)  (1323 277)  (1323 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (27 5)  (1333 277)  (1333 277)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.input0_2
 (28 5)  (1334 277)  (1334 277)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1332 278)  (1332 278)  routing T_25_17.lc_trk_g0_5 <X> T_25_17.input0_3
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp4_r_v_b_29 <X> T_25_17.lc_trk_g1_5
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (26 8)  (1332 280)  (1332 280)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.input0_4
 (27 8)  (1333 280)  (1333 280)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.wire_bram/ram/WDATA_11
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (38 8)  (1344 280)  (1344 280)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (26 9)  (1332 281)  (1332 281)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (3 10)  (1309 282)  (1309 282)  routing T_25_17.sp12_v_t_22 <X> T_25_17.sp12_h_l_22
 (26 10)  (1332 282)  (1332 282)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input0_5
 (26 11)  (1332 283)  (1332 283)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (15 12)  (1321 284)  (1321 284)  routing T_25_17.sp4_v_b_41 <X> T_25_17.lc_trk_g3_1
 (16 12)  (1322 284)  (1322 284)  routing T_25_17.sp4_v_b_41 <X> T_25_17.lc_trk_g3_1
 (17 12)  (1323 284)  (1323 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (21 12)  (1327 284)  (1327 284)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g3_3
 (22 12)  (1328 284)  (1328 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 284)  (1329 284)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g3_3
 (24 12)  (1330 284)  (1330 284)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g3_3
 (35 12)  (1341 284)  (1341 284)  routing T_25_17.lc_trk_g0_4 <X> T_25_17.input2_6
 (14 13)  (1320 285)  (1320 285)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g3_0
 (15 13)  (1321 285)  (1321 285)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g3_0
 (16 13)  (1322 285)  (1322 285)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g3_0
 (17 13)  (1323 285)  (1323 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1327 285)  (1327 285)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g3_3
 (26 13)  (1332 285)  (1332 285)  routing T_25_17.lc_trk_g0_2 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (6 14)  (1312 286)  (1312 286)  routing T_25_17.sp4_v_b_6 <X> T_25_17.sp4_v_t_44
 (25 14)  (1331 286)  (1331 286)  routing T_25_17.sp4_h_l_27 <X> T_25_17.lc_trk_g3_6
 (26 14)  (1332 286)  (1332 286)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (5 15)  (1311 287)  (1311 287)  routing T_25_17.sp4_v_b_6 <X> T_25_17.sp4_v_t_44
 (22 15)  (1328 287)  (1328 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 287)  (1329 287)  routing T_25_17.sp4_h_l_27 <X> T_25_17.lc_trk_g3_6
 (24 15)  (1330 287)  (1330 287)  routing T_25_17.sp4_h_l_27 <X> T_25_17.lc_trk_g3_6
 (26 15)  (1332 287)  (1332 287)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_7
 (27 15)  (1333 287)  (1333 287)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_7
 (28 15)  (1334 287)  (1334 287)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 287)  (1340 287)  routing T_25_17.lc_trk_g1_0 <X> T_25_17.input2_7


LogicTile_26_17

 (4 0)  (1352 272)  (1352 272)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (6 0)  (1354 272)  (1354 272)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (5 1)  (1353 273)  (1353 273)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_b_0
 (6 2)  (1354 274)  (1354 274)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_t_37
 (13 2)  (1361 274)  (1361 274)  routing T_26_17.sp4_v_b_2 <X> T_26_17.sp4_v_t_39
 (4 7)  (1352 279)  (1352 279)  routing T_26_17.sp4_v_b_10 <X> T_26_17.sp4_h_l_38
 (8 9)  (1356 281)  (1356 281)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_b_7
 (9 9)  (1357 281)  (1357 281)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_b_7
 (4 10)  (1352 282)  (1352 282)  routing T_26_17.sp4_v_b_10 <X> T_26_17.sp4_v_t_43
 (6 10)  (1354 282)  (1354 282)  routing T_26_17.sp4_v_b_10 <X> T_26_17.sp4_v_t_43
 (4 14)  (1352 286)  (1352 286)  routing T_26_17.sp4_v_b_9 <X> T_26_17.sp4_v_t_44
 (13 14)  (1361 286)  (1361 286)  routing T_26_17.sp4_v_b_11 <X> T_26_17.sp4_v_t_46
 (8 15)  (1356 287)  (1356 287)  routing T_26_17.sp4_h_r_10 <X> T_26_17.sp4_v_t_47
 (9 15)  (1357 287)  (1357 287)  routing T_26_17.sp4_h_r_10 <X> T_26_17.sp4_v_t_47


LogicTile_27_17

 (2 14)  (1404 286)  (1404 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_17

 (3 8)  (1459 280)  (1459 280)  routing T_28_17.sp12_v_t_22 <X> T_28_17.sp12_v_b_1


LogicTile_31_17

 (9 0)  (1627 272)  (1627 272)  routing T_31_17.sp4_v_t_36 <X> T_31_17.sp4_h_r_1


IO_Tile_33_17

 (5 0)  (1731 272)  (1731 272)  routing T_33_17.span4_vert_b_9 <X> T_33_17.lc_trk_g0_1
 (7 0)  (1733 272)  (1733 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 272)  (1734 272)  routing T_33_17.span4_vert_b_9 <X> T_33_17.lc_trk_g0_1
 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (4 4)  (1730 276)  (1730 276)  routing T_33_17.span4_horz_12 <X> T_33_17.lc_trk_g0_4
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (4 5)  (1730 277)  (1730 277)  routing T_33_17.span4_horz_12 <X> T_33_17.lc_trk_g0_4
 (6 5)  (1732 277)  (1732 277)  routing T_33_17.span4_horz_12 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 12)  (1730 284)  (1730 284)  routing T_33_17.logic_op_tnl_4 <X> T_33_17.lc_trk_g1_4
 (7 13)  (1733 285)  (1733 285)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnl_4 lc_trk_g1_4


IO_Tile_0_16

 (11 0)  (6 256)  (6 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 8)  (1 264)  (1 264)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_h_l_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_36
 (10 2)  (190 258)  (190 258)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_36
 (3 6)  (183 262)  (183 262)  routing T_4_16.sp12_h_r_0 <X> T_4_16.sp12_v_t_23
 (31 6)  (211 262)  (211 262)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 262)  (212 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 262)  (213 262)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 262)  (216 262)  LC_3 Logic Functioning bit
 (38 6)  (218 262)  (218 262)  LC_3 Logic Functioning bit
 (52 6)  (232 262)  (232 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (183 263)  (183 263)  routing T_4_16.sp12_h_r_0 <X> T_4_16.sp12_v_t_23
 (27 7)  (207 263)  (207 263)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 263)  (208 263)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 263)  (209 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 263)  (211 263)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (217 263)  (217 263)  LC_3 Logic Functioning bit
 (39 7)  (219 263)  (219 263)  LC_3 Logic Functioning bit
 (22 11)  (202 267)  (202 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 267)  (203 267)  routing T_4_16.sp4_v_b_46 <X> T_4_16.lc_trk_g2_6
 (24 11)  (204 267)  (204 267)  routing T_4_16.sp4_v_b_46 <X> T_4_16.lc_trk_g2_6
 (14 12)  (194 268)  (194 268)  routing T_4_16.sp4_v_b_24 <X> T_4_16.lc_trk_g3_0
 (16 13)  (196 269)  (196 269)  routing T_4_16.sp4_v_b_24 <X> T_4_16.lc_trk_g3_0
 (17 13)  (197 269)  (197 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_5_16

 (3 14)  (237 270)  (237 270)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_v_t_22
 (3 15)  (237 271)  (237 271)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_v_t_22


LogicTile_6_16

 (21 10)  (309 266)  (309 266)  routing T_6_16.sp4_v_t_18 <X> T_6_16.lc_trk_g2_7
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 266)  (311 266)  routing T_6_16.sp4_v_t_18 <X> T_6_16.lc_trk_g2_7
 (26 12)  (314 268)  (314 268)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 268)  (319 268)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 268)  (320 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 268)  (321 268)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 268)  (324 268)  LC_6 Logic Functioning bit
 (38 12)  (326 268)  (326 268)  LC_6 Logic Functioning bit
 (47 12)  (335 268)  (335 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (315 269)  (315 269)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 269)  (316 269)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 269)  (317 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 269)  (319 269)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (325 269)  (325 269)  LC_6 Logic Functioning bit
 (39 13)  (327 269)  (327 269)  LC_6 Logic Functioning bit
 (17 14)  (305 270)  (305 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (306 271)  (306 271)  routing T_6_16.sp4_r_v_b_45 <X> T_6_16.lc_trk_g3_5


LogicTile_7_16

 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (370 264)  (370 264)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (38 8)  (380 264)  (380 264)  LC_4 Logic Functioning bit
 (18 9)  (360 265)  (360 265)  routing T_7_16.sp4_r_v_b_33 <X> T_7_16.lc_trk_g2_1
 (31 9)  (373 265)  (373 265)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (47 9)  (389 265)  (389 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (363 266)  (363 266)  routing T_7_16.sp4_v_t_26 <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 266)  (365 266)  routing T_7_16.sp4_v_t_26 <X> T_7_16.lc_trk_g2_7
 (21 11)  (363 267)  (363 267)  routing T_7_16.sp4_v_t_26 <X> T_7_16.lc_trk_g2_7


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (17 1)  (413 257)  (413 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (424 257)  (424 257)  routing T_8_16.lc_trk_g2_0 <X> T_8_16.input0_0
 (29 1)  (425 257)  (425 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 258)  (413 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (422 258)  (422 258)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.input0_1
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 259)  (414 259)  routing T_8_16.sp4_r_v_b_29 <X> T_8_16.lc_trk_g0_5
 (22 3)  (418 259)  (418 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 259)  (421 259)  routing T_8_16.sp4_r_v_b_30 <X> T_8_16.lc_trk_g0_6
 (27 3)  (423 259)  (423 259)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.input0_1
 (29 3)  (425 259)  (425 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (417 260)  (417 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (22 4)  (418 260)  (418 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 260)  (419 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (24 4)  (420 260)  (420 260)  routing T_8_16.sp4_h_r_11 <X> T_8_16.lc_trk_g1_3
 (25 4)  (421 260)  (421 260)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g1_2
 (26 4)  (422 260)  (422 260)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.input0_2
 (0 5)  (396 261)  (396 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_bram/ram/WCLKE
 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_bram/ram/WCLKE
 (22 5)  (418 261)  (418 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (419 261)  (419 261)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g1_2
 (24 5)  (420 261)  (420 261)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g1_2
 (25 5)  (421 261)  (421 261)  routing T_8_16.sp4_h_l_7 <X> T_8_16.lc_trk_g1_2
 (26 5)  (422 261)  (422 261)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.input0_2
 (29 5)  (425 261)  (425 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (14 6)  (410 262)  (410 262)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (22 6)  (418 262)  (418 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (421 262)  (421 262)  routing T_8_16.sp4_v_b_14 <X> T_8_16.lc_trk_g1_6
 (26 6)  (422 262)  (422 262)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.input0_3
 (14 7)  (410 263)  (410 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (16 7)  (412 263)  (412 263)  routing T_8_16.sp4_v_t_1 <X> T_8_16.lc_trk_g1_4
 (17 7)  (413 263)  (413 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (417 263)  (417 263)  routing T_8_16.sp4_r_v_b_31 <X> T_8_16.lc_trk_g1_7
 (22 7)  (418 263)  (418 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (419 263)  (419 263)  routing T_8_16.sp4_v_b_14 <X> T_8_16.lc_trk_g1_6
 (25 7)  (421 263)  (421 263)  routing T_8_16.sp4_v_b_14 <X> T_8_16.lc_trk_g1_6
 (26 7)  (422 263)  (422 263)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.input0_3
 (27 7)  (423 263)  (423 263)  routing T_8_16.lc_trk_g1_6 <X> T_8_16.input0_3
 (29 7)  (425 263)  (425 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (17 8)  (413 264)  (413 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (418 264)  (418 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (424 264)  (424 264)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 264)  (433 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (17 9)  (413 265)  (413 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (417 265)  (417 265)  routing T_8_16.sp4_r_v_b_35 <X> T_8_16.lc_trk_g2_3
 (22 9)  (418 265)  (418 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_17 lc_trk_g2_2
 (23 9)  (419 265)  (419 265)  routing T_8_16.sp12_v_t_17 <X> T_8_16.lc_trk_g2_2
 (25 9)  (421 265)  (421 265)  routing T_8_16.sp12_v_t_17 <X> T_8_16.lc_trk_g2_2
 (29 9)  (425 265)  (425 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g2_3 <X> T_8_16.wire_bram/ram/WDATA_3
 (15 10)  (411 266)  (411 266)  routing T_8_16.sp4_v_b_45 <X> T_8_16.lc_trk_g2_5
 (16 10)  (412 266)  (412 266)  routing T_8_16.sp4_v_b_45 <X> T_8_16.lc_trk_g2_5
 (17 10)  (413 266)  (413 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (26 10)  (422 266)  (422 266)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.input0_5
 (29 11)  (425 267)  (425 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (428 267)  (428 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (429 267)  (429 267)  routing T_8_16.lc_trk_g2_1 <X> T_8_16.input2_5
 (35 12)  (431 268)  (431 268)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (12 13)  (408 269)  (408 269)  routing T_8_16.sp4_h_r_11 <X> T_8_16.sp4_v_b_11
 (26 13)  (422 269)  (422 269)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.input0_6
 (28 13)  (424 269)  (424 269)  routing T_8_16.lc_trk_g2_2 <X> T_8_16.input0_6
 (29 13)  (425 269)  (425 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 269)  (428 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 269)  (430 269)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (35 13)  (431 269)  (431 269)  routing T_8_16.lc_trk_g1_7 <X> T_8_16.input2_6
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (399 270)  (399 270)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (17 14)  (413 270)  (413 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (35 14)  (431 270)  (431 270)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.input2_7
 (0 15)  (396 271)  (396 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_bram/ram/WE
 (3 15)  (399 271)  (399 271)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (18 15)  (414 271)  (414 271)  routing T_8_16.sp4_r_v_b_45 <X> T_8_16.lc_trk_g3_5
 (26 15)  (422 271)  (422 271)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input0_7
 (27 15)  (423 271)  (423 271)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.input0_7
 (29 15)  (425 271)  (425 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (428 271)  (428 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (429 271)  (429 271)  routing T_8_16.lc_trk_g2_5 <X> T_8_16.input2_7


LogicTile_9_16

 (12 5)  (450 261)  (450 261)  routing T_9_16.sp4_h_r_5 <X> T_9_16.sp4_v_b_5
 (3 6)  (441 262)  (441 262)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23
 (3 7)  (441 263)  (441 263)  routing T_9_16.sp12_h_r_0 <X> T_9_16.sp12_v_t_23


LogicTile_10_16

 (2 0)  (494 256)  (494 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.bnr_op_1 <X> T_10_16.lc_trk_g0_1
 (18 1)  (510 257)  (510 257)  routing T_10_16.bnr_op_1 <X> T_10_16.lc_trk_g0_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (47 2)  (539 258)  (539 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 11)  (506 267)  (506 267)  routing T_10_16.sp4_h_l_17 <X> T_10_16.lc_trk_g2_4
 (15 11)  (507 267)  (507 267)  routing T_10_16.sp4_h_l_17 <X> T_10_16.lc_trk_g2_4
 (16 11)  (508 267)  (508 267)  routing T_10_16.sp4_h_l_17 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4


LogicTile_11_16

 (11 6)  (557 262)  (557 262)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_v_t_40
 (13 6)  (559 262)  (559 262)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_v_t_40
 (8 10)  (554 266)  (554 266)  routing T_11_16.sp4_h_r_11 <X> T_11_16.sp4_h_l_42
 (10 10)  (556 266)  (556 266)  routing T_11_16.sp4_h_r_11 <X> T_11_16.sp4_h_l_42
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_v_t_42
 (10 11)  (556 267)  (556 267)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_v_t_42


LogicTile_12_16

 (10 6)  (610 262)  (610 262)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_l_41
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_46


LogicTile_13_16

 (5 0)  (659 256)  (659 256)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_h_r_0
 (4 1)  (658 257)  (658 257)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_h_r_0


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (722 260)  (722 260)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (14 5)  (722 261)  (722 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (16 5)  (724 261)  (724 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit


LogicTile_15_16

 (8 0)  (770 256)  (770 256)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_h_r_1
 (9 0)  (771 256)  (771 256)  routing T_15_16.sp4_v_b_1 <X> T_15_16.sp4_h_r_1
 (15 0)  (777 256)  (777 256)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_0
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (15 1)  (777 257)  (777 257)  routing T_15_16.bot_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (780 257)  (780 257)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_0
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_v_t_3 <X> T_15_16.lc_trk_g0_6
 (10 4)  (772 260)  (772 260)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_r_4
 (14 5)  (776 261)  (776 261)  routing T_15_16.sp4_r_v_b_24 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (47 10)  (809 266)  (809 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (53 11)  (815 267)  (815 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (3 13)  (765 269)  (765 269)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (12 14)  (774 270)  (774 270)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_h_l_46
 (13 15)  (775 271)  (775 271)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_h_l_46


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 256)  (856 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (47 0)  (863 256)  (863 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (831 257)  (831 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (53 1)  (869 257)  (869 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g0_4
 (15 2)  (831 258)  (831 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.lft_op_5 <X> T_16_16.lc_trk_g0_5
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g0_7
 (14 3)  (830 259)  (830 259)  routing T_16_16.bnr_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (837 259)  (837 259)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g0_7
 (15 4)  (831 260)  (831 260)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g1_1
 (16 4)  (832 260)  (832 260)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 260)  (834 260)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g1_1
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (47 4)  (863 260)  (863 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (834 261)  (834 261)  routing T_16_16.sp4_h_l_4 <X> T_16_16.lc_trk_g1_1
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (53 5)  (869 261)  (869 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (839 265)  (839 265)  routing T_16_16.sp12_v_b_18 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp12_v_b_18 <X> T_16_16.lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 265)  (850 265)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.input_2_4
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (837 266)  (837 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (12 12)  (828 268)  (828 268)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_r_11
 (14 12)  (830 268)  (830 268)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (25 12)  (841 268)  (841 268)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g3_2
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (11 13)  (827 269)  (827 269)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_r_11
 (13 13)  (829 269)  (829 269)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_r_11
 (14 13)  (830 269)  (830 269)  routing T_16_16.bnl_op_0 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (12 14)  (828 270)  (828 270)  routing T_16_16.sp4_v_b_11 <X> T_16_16.sp4_h_l_46
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp12_v_t_10 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 270)  (844 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 270)  (851 270)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.input_2_7
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_r_v_b_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 271)  (848 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 271)  (851 271)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.input_2_7
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (48 15)  (864 271)  (864 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (869 271)  (869 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_16

 (14 0)  (888 256)  (888 256)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g0_0
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (53 0)  (927 256)  (927 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (880 257)  (880 257)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_h_r_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 257)  (906 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (47 1)  (921 257)  (921 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (925 257)  (925 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 258)  (897 258)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (24 2)  (898 258)  (898 258)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (21 3)  (895 259)  (895 259)  routing T_17_16.sp4_h_r_7 <X> T_17_16.lc_trk_g0_7
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g1_3
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (11 6)  (885 262)  (885 262)  routing T_17_16.sp4_v_b_2 <X> T_17_16.sp4_v_t_40
 (12 7)  (886 263)  (886 263)  routing T_17_16.sp4_v_b_2 <X> T_17_16.sp4_v_t_40
 (13 7)  (887 263)  (887 263)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_l_40
 (15 7)  (889 263)  (889 263)  routing T_17_16.bot_op_4 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (3 8)  (877 264)  (877 264)  routing T_17_16.sp12_v_t_22 <X> T_17_16.sp12_v_b_1
 (9 8)  (883 264)  (883 264)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_h_r_7
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (899 264)  (899 264)  routing T_17_16.bnl_op_2 <X> T_17_16.lc_trk_g2_2
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g2_1
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.bnl_op_2 <X> T_17_16.lc_trk_g2_2
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (21 10)  (895 266)  (895 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 266)  (898 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (12 12)  (886 268)  (886 268)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (11 13)  (885 269)  (885 269)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (13 13)  (887 269)  (887 269)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (16 0)  (944 256)  (944 256)  routing T_18_16.sp12_h_r_9 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (44 0)  (972 256)  (972 256)  LC_0 Logic Functioning bit
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_v_b_18 <X> T_18_16.lc_trk_g0_2
 (24 1)  (952 257)  (952 257)  routing T_18_16.sp4_v_b_18 <X> T_18_16.lc_trk_g0_2
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 257)  (961 257)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (49 1)  (977 257)  (977 257)  Carry_In_Mux bit 

 (52 1)  (980 257)  (980 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (3 2)  (931 258)  (931 258)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_h_l_23
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 258)  (963 258)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.input_2_1
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (44 2)  (972 258)  (972 258)  LC_1 Logic Functioning bit
 (53 2)  (981 258)  (981 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (931 259)  (931 259)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_h_l_23
 (32 3)  (960 259)  (960 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (962 259)  (962 259)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.input_2_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (14 4)  (942 260)  (942 260)  routing T_18_16.lft_op_0 <X> T_18_16.lc_trk_g1_0
 (27 4)  (955 260)  (955 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (41 4)  (969 260)  (969 260)  LC_2 Logic Functioning bit
 (42 4)  (970 260)  (970 260)  LC_2 Logic Functioning bit
 (44 4)  (972 260)  (972 260)  LC_2 Logic Functioning bit
 (15 5)  (943 261)  (943 261)  routing T_18_16.lft_op_0 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (32 5)  (960 261)  (960 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (961 261)  (961 261)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.input_2_2
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (42 5)  (970 261)  (970 261)  LC_2 Logic Functioning bit
 (8 6)  (936 262)  (936 262)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_h_l_41
 (10 6)  (938 262)  (938 262)  routing T_18_16.sp4_h_r_8 <X> T_18_16.sp4_h_l_41
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp4_v_t_1 <X> T_18_16.lc_trk_g1_4
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (963 262)  (963 262)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (44 6)  (972 262)  (972 262)  LC_3 Logic Functioning bit
 (48 6)  (976 262)  (976 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (936 263)  (936 263)  routing T_18_16.sp4_h_l_41 <X> T_18_16.sp4_v_t_41
 (14 7)  (942 263)  (942 263)  routing T_18_16.sp4_v_t_1 <X> T_18_16.lc_trk_g1_4
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp4_v_t_1 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 263)  (951 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 263)  (961 263)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_3
 (34 7)  (962 263)  (962 263)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (44 8)  (972 264)  (972 264)  LC_4 Logic Functioning bit
 (13 9)  (941 265)  (941 265)  routing T_18_16.sp4_v_t_38 <X> T_18_16.sp4_h_r_8
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_v_t_29 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_v_t_29 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 265)  (961 265)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.input_2_4
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (946 266)  (946 266)  routing T_18_16.bnl_op_5 <X> T_18_16.lc_trk_g2_5
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (40 10)  (968 266)  (968 266)  LC_5 Logic Functioning bit
 (42 10)  (970 266)  (970 266)  LC_5 Logic Functioning bit
 (18 11)  (946 267)  (946 267)  routing T_18_16.bnl_op_5 <X> T_18_16.lc_trk_g2_5
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 267)  (953 267)  routing T_18_16.sp4_r_v_b_38 <X> T_18_16.lc_trk_g2_6
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (48 11)  (976 267)  (976 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (942 268)  (942 268)  routing T_18_16.bnl_op_0 <X> T_18_16.lc_trk_g3_0
 (14 13)  (942 269)  (942 269)  routing T_18_16.bnl_op_0 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (3 14)  (931 270)  (931 270)  routing T_18_16.sp12_v_b_1 <X> T_18_16.sp12_v_t_22
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_h_r_31 <X> T_18_16.lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp4_h_r_31 <X> T_18_16.lc_trk_g3_7
 (28 14)  (956 270)  (956 270)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 270)  (962 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp4_h_r_31 <X> T_18_16.lc_trk_g3_7
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 271)  (959 271)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 271)  (960 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (40 15)  (968 271)  (968 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (21 0)  (1003 256)  (1003 256)  routing T_19_16.sp4_v_b_3 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp4_v_b_3 <X> T_19_16.lc_trk_g0_3
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 3)  (983 259)  (983 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (41 4)  (1023 260)  (1023 260)  LC_2 Logic Functioning bit
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (47 4)  (1029 260)  (1029 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 261)  (1015 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_2
 (35 5)  (1017 261)  (1017 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_2
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (15 6)  (997 262)  (997 262)  routing T_19_16.sp4_h_r_21 <X> T_19_16.lc_trk_g1_5
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_h_r_21 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.sp4_h_r_21 <X> T_19_16.lc_trk_g1_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.wire_logic_cluster/lc_7/out <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 262)  (1012 262)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 262)  (1017 262)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (46 6)  (1028 262)  (1028 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1033 262)  (1033 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp4_h_r_21 <X> T_19_16.lc_trk_g1_5
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 263)  (1012 263)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 263)  (1014 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 263)  (1015 263)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (39 7)  (1021 263)  (1021 263)  LC_3 Logic Functioning bit
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.sp4_v_t_14 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 264)  (1005 264)  routing T_19_16.sp4_v_t_14 <X> T_19_16.lc_trk_g2_3
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g2_2
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (47 8)  (1029 264)  (1029 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (997 265)  (997 265)  routing T_19_16.sp4_v_t_29 <X> T_19_16.lc_trk_g2_0
 (16 9)  (998 265)  (998 265)  routing T_19_16.sp4_v_t_29 <X> T_19_16.lc_trk_g2_0
 (17 9)  (999 265)  (999 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 265)  (1014 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 265)  (1015 265)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_4
 (35 9)  (1017 265)  (1017 265)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_4
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp12_v_t_10 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 268)  (1010 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 268)  (1023 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (48 12)  (1030 268)  (1030 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (38 13)  (1020 269)  (1020 269)  LC_6 Logic Functioning bit
 (39 13)  (1021 269)  (1021 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 270)  (996 270)  routing T_19_16.wire_logic_cluster/lc_4/out <X> T_19_16.lc_trk_g3_4
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g3_6
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g2_0 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 270)  (1017 270)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.input_2_7
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (48 14)  (1030 270)  (1030 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (982 271)  (982 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 271)  (983 271)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 271)  (1014 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 271)  (1015 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.input_2_7
 (34 15)  (1016 271)  (1016 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.input_2_7
 (35 15)  (1017 271)  (1017 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.input_2_7
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (12 0)  (1048 256)  (1048 256)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_h_r_2
 (21 0)  (1057 256)  (1057 256)  routing T_20_16.sp4_h_r_11 <X> T_20_16.lc_trk_g0_3
 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp4_h_r_11 <X> T_20_16.lc_trk_g0_3
 (24 0)  (1060 256)  (1060 256)  routing T_20_16.sp4_h_r_11 <X> T_20_16.lc_trk_g0_3
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 256)  (1066 256)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g1_0 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (47 0)  (1083 256)  (1083 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1084 256)  (1084 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_v_b_0
 (13 1)  (1049 257)  (1049 257)  routing T_20_16.sp4_h_l_46 <X> T_20_16.sp4_h_r_2
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 257)  (1066 257)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (51 1)  (1087 257)  (1087 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 2)  (1052 258)  (1052 258)  routing T_20_16.sp12_h_r_13 <X> T_20_16.lc_trk_g0_5
 (17 2)  (1053 258)  (1053 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (1057 258)  (1057 258)  routing T_20_16.bnr_op_7 <X> T_20_16.lc_trk_g0_7
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (1067 258)  (1067 258)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (40 2)  (1076 258)  (1076 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (50 2)  (1086 258)  (1086 258)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (1046 259)  (1046 259)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_t_36
 (14 3)  (1050 259)  (1050 259)  routing T_20_16.sp12_h_r_20 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp12_h_r_20 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (1057 259)  (1057 259)  routing T_20_16.bnr_op_7 <X> T_20_16.lc_trk_g0_7
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (40 3)  (1076 259)  (1076 259)  LC_1 Logic Functioning bit
 (41 3)  (1077 259)  (1077 259)  LC_1 Logic Functioning bit
 (12 4)  (1048 260)  (1048 260)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_r_5
 (11 5)  (1047 261)  (1047 261)  routing T_20_16.sp4_v_b_5 <X> T_20_16.sp4_h_r_5
 (14 5)  (1050 261)  (1050 261)  routing T_20_16.sp12_h_r_16 <X> T_20_16.lc_trk_g1_0
 (16 5)  (1052 261)  (1052 261)  routing T_20_16.sp12_h_r_16 <X> T_20_16.lc_trk_g1_0
 (17 5)  (1053 261)  (1053 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1058 261)  (1058 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1059 261)  (1059 261)  routing T_20_16.sp12_h_r_10 <X> T_20_16.lc_trk_g1_2
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.top_op_5 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1063 262)  (1063 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 262)  (1064 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (18 7)  (1054 263)  (1054 263)  routing T_20_16.top_op_5 <X> T_20_16.lc_trk_g1_5
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 263)  (1068 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 263)  (1071 263)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.input_2_3
 (36 7)  (1072 263)  (1072 263)  LC_3 Logic Functioning bit
 (37 7)  (1073 263)  (1073 263)  LC_3 Logic Functioning bit
 (38 7)  (1074 263)  (1074 263)  LC_3 Logic Functioning bit
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (47 7)  (1083 263)  (1083 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1087 263)  (1087 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (1038 264)  (1038 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (1049 264)  (1049 264)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_8
 (19 8)  (1055 264)  (1055 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (12 9)  (1048 265)  (1048 265)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_8
 (8 10)  (1044 266)  (1044 266)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_h_l_42
 (9 10)  (1045 266)  (1045 266)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_h_l_42
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 266)  (1059 266)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g2_7
 (25 10)  (1061 266)  (1061 266)  routing T_20_16.sp4_h_r_46 <X> T_20_16.lc_trk_g2_6
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 266)  (1072 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (51 10)  (1087 266)  (1087 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 267)  (1059 267)  routing T_20_16.sp4_h_r_46 <X> T_20_16.lc_trk_g2_6
 (24 11)  (1060 267)  (1060 267)  routing T_20_16.sp4_h_r_46 <X> T_20_16.lc_trk_g2_6
 (25 11)  (1061 267)  (1061 267)  routing T_20_16.sp4_h_r_46 <X> T_20_16.lc_trk_g2_6
 (30 11)  (1066 267)  (1066 267)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 267)  (1072 267)  LC_5 Logic Functioning bit
 (38 11)  (1074 267)  (1074 267)  LC_5 Logic Functioning bit
 (46 11)  (1082 267)  (1082 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (1048 268)  (1048 268)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_h_r_11
 (8 13)  (1044 269)  (1044 269)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_v_b_10
 (10 13)  (1046 269)  (1046 269)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_v_b_10
 (13 13)  (1049 269)  (1049 269)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_h_r_11
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 270)  (1059 270)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g3_7
 (24 14)  (1060 270)  (1060 270)  routing T_20_16.sp4_v_b_47 <X> T_20_16.lc_trk_g3_7
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g0_5 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (41 14)  (1077 270)  (1077 270)  LC_7 Logic Functioning bit
 (43 14)  (1079 270)  (1079 270)  LC_7 Logic Functioning bit
 (52 14)  (1088 270)  (1088 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (40 15)  (1076 271)  (1076 271)  LC_7 Logic Functioning bit
 (41 15)  (1077 271)  (1077 271)  LC_7 Logic Functioning bit
 (42 15)  (1078 271)  (1078 271)  LC_7 Logic Functioning bit
 (43 15)  (1079 271)  (1079 271)  LC_7 Logic Functioning bit
 (51 15)  (1087 271)  (1087 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (1089 271)  (1089 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_16

 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1113 256)  (1113 256)  routing T_21_16.sp12_h_l_16 <X> T_21_16.lc_trk_g0_3
 (26 0)  (1116 256)  (1116 256)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 256)  (1120 256)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 256)  (1125 256)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_0
 (15 1)  (1105 257)  (1105 257)  routing T_21_16.bot_op_0 <X> T_21_16.lc_trk_g0_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1111 257)  (1111 257)  routing T_21_16.sp12_h_l_16 <X> T_21_16.lc_trk_g0_3
 (27 1)  (1117 257)  (1117 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 257)  (1121 257)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1125 257)  (1125 257)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_0
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (47 1)  (1137 257)  (1137 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (1105 258)  (1105 258)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g0_5
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (1111 258)  (1111 258)  routing T_21_16.lft_op_7 <X> T_21_16.lc_trk_g0_7
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1114 258)  (1114 258)  routing T_21_16.lft_op_7 <X> T_21_16.lc_trk_g0_7
 (5 3)  (1095 259)  (1095 259)  routing T_21_16.sp4_h_l_37 <X> T_21_16.sp4_v_t_37
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp12_h_r_14 <X> T_21_16.lc_trk_g0_6
 (14 4)  (1104 260)  (1104 260)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (9 5)  (1099 261)  (1099 261)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_v_b_4
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.lft_op_0 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.bot_op_5 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1111 262)  (1111 262)  routing T_21_16.sp4_h_l_2 <X> T_21_16.lc_trk_g1_7
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_h_l_2 <X> T_21_16.lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.sp4_h_l_2 <X> T_21_16.lc_trk_g1_7
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 262)  (1121 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 262)  (1123 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1113 263)  (1113 263)  routing T_21_16.sp12_h_r_14 <X> T_21_16.lc_trk_g1_6
 (26 7)  (1116 263)  (1116 263)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 263)  (1123 263)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.input_2_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (2 8)  (1092 264)  (1092 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g2_3
 (24 8)  (1114 264)  (1114 264)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g2_3
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1116 266)  (1116 266)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (40 10)  (1130 266)  (1130 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (53 11)  (1143 267)  (1143 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.tnl_op_5 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.tnl_op_5 <X> T_21_16.lc_trk_g3_5
 (19 15)  (1109 271)  (1109 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_16

 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 256)  (1174 256)  routing T_22_16.lc_trk_g0_5 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 256)  (1179 256)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (37 0)  (1181 256)  (1181 256)  LC_0 Logic Functioning bit
 (38 0)  (1182 256)  (1182 256)  LC_0 Logic Functioning bit
 (42 0)  (1186 256)  (1186 256)  LC_0 Logic Functioning bit
 (47 0)  (1191 256)  (1191 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1177 257)  (1177 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (34 1)  (1178 257)  (1178 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (37 1)  (1181 257)  (1181 257)  LC_0 Logic Functioning bit
 (39 1)  (1183 257)  (1183 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (46 1)  (1190 257)  (1190 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (1159 258)  (1159 258)  routing T_22_16.lft_op_5 <X> T_22_16.lc_trk_g0_5
 (17 2)  (1161 258)  (1161 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 258)  (1162 258)  routing T_22_16.lft_op_5 <X> T_22_16.lc_trk_g0_5
 (8 5)  (1152 261)  (1152 261)  routing T_22_16.sp4_h_l_41 <X> T_22_16.sp4_v_b_4
 (9 5)  (1153 261)  (1153 261)  routing T_22_16.sp4_h_l_41 <X> T_22_16.sp4_v_b_4
 (8 8)  (1152 264)  (1152 264)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_h_r_7
 (10 8)  (1154 264)  (1154 264)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_h_r_7
 (12 8)  (1156 264)  (1156 264)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (11 9)  (1155 265)  (1155 265)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (13 9)  (1157 265)  (1157 265)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_h_r_8
 (19 10)  (1163 266)  (1163 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (13 12)  (1157 268)  (1157 268)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_v_b_11
 (25 12)  (1169 268)  (1169 268)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g3_2
 (12 13)  (1156 269)  (1156 269)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_v_b_11
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.sp4_h_r_34 <X> T_22_16.lc_trk_g3_2
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (21 14)  (1165 270)  (1165 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7
 (18 15)  (1162 271)  (1162 271)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp12_v_b_7 <X> T_22_16.lc_trk_g3_7


LogicTile_23_16

 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 256)  (1228 256)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 256)  (1234 256)  LC_0 Logic Functioning bit
 (38 0)  (1236 256)  (1236 256)  LC_0 Logic Functioning bit
 (40 0)  (1238 256)  (1238 256)  LC_0 Logic Functioning bit
 (42 0)  (1240 256)  (1240 256)  LC_0 Logic Functioning bit
 (31 1)  (1229 257)  (1229 257)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 257)  (1234 257)  LC_0 Logic Functioning bit
 (38 1)  (1236 257)  (1236 257)  LC_0 Logic Functioning bit
 (40 1)  (1238 257)  (1238 257)  LC_0 Logic Functioning bit
 (42 1)  (1240 257)  (1240 257)  LC_0 Logic Functioning bit
 (25 4)  (1223 260)  (1223 260)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 261)  (1221 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (24 5)  (1222 261)  (1222 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (25 5)  (1223 261)  (1223 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (13 8)  (1211 264)  (1211 264)  routing T_23_16.sp4_h_l_45 <X> T_23_16.sp4_v_b_8
 (12 9)  (1210 265)  (1210 265)  routing T_23_16.sp4_h_l_45 <X> T_23_16.sp4_v_b_8
 (15 10)  (1213 266)  (1213 266)  routing T_23_16.sp4_h_l_16 <X> T_23_16.lc_trk_g2_5
 (16 10)  (1214 266)  (1214 266)  routing T_23_16.sp4_h_l_16 <X> T_23_16.lc_trk_g2_5
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1216 267)  (1216 267)  routing T_23_16.sp4_h_l_16 <X> T_23_16.lc_trk_g2_5
 (4 12)  (1202 268)  (1202 268)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_9
 (5 13)  (1203 269)  (1203 269)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_b_9


LogicTile_24_16

 (14 0)  (1266 256)  (1266 256)  routing T_24_16.wire_logic_cluster/lc_0/out <X> T_24_16.lc_trk_g0_0
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 256)  (1282 256)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 256)  (1285 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1292 256)  (1292 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (42 0)  (1294 256)  (1294 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (44 0)  (1296 256)  (1296 256)  LC_0 Logic Functioning bit
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (1282 257)  (1282 257)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 257)  (1284 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1292 257)  (1292 257)  LC_0 Logic Functioning bit
 (41 1)  (1293 257)  (1293 257)  LC_0 Logic Functioning bit
 (42 1)  (1294 257)  (1294 257)  LC_0 Logic Functioning bit
 (43 1)  (1295 257)  (1295 257)  LC_0 Logic Functioning bit
 (50 1)  (1302 257)  (1302 257)  Carry_In_Mux bit 

 (27 2)  (1279 258)  (1279 258)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 258)  (1282 258)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 258)  (1288 258)  LC_1 Logic Functioning bit
 (39 2)  (1291 258)  (1291 258)  LC_1 Logic Functioning bit
 (41 2)  (1293 258)  (1293 258)  LC_1 Logic Functioning bit
 (42 2)  (1294 258)  (1294 258)  LC_1 Logic Functioning bit
 (44 2)  (1296 258)  (1296 258)  LC_1 Logic Functioning bit
 (30 3)  (1282 259)  (1282 259)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 259)  (1284 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 259)  (1285 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.input_2_1
 (34 3)  (1286 259)  (1286 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.input_2_1
 (36 3)  (1288 259)  (1288 259)  LC_1 Logic Functioning bit
 (39 3)  (1291 259)  (1291 259)  LC_1 Logic Functioning bit
 (41 3)  (1293 259)  (1293 259)  LC_1 Logic Functioning bit
 (42 3)  (1294 259)  (1294 259)  LC_1 Logic Functioning bit
 (4 4)  (1256 260)  (1256 260)  routing T_24_16.sp4_h_l_38 <X> T_24_16.sp4_v_b_3
 (13 4)  (1265 260)  (1265 260)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_v_b_5
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 260)  (1275 260)  routing T_24_16.sp12_h_r_11 <X> T_24_16.lc_trk_g1_3
 (28 4)  (1280 260)  (1280 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 260)  (1282 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 260)  (1292 260)  LC_2 Logic Functioning bit
 (41 4)  (1293 260)  (1293 260)  LC_2 Logic Functioning bit
 (42 4)  (1294 260)  (1294 260)  LC_2 Logic Functioning bit
 (43 4)  (1295 260)  (1295 260)  LC_2 Logic Functioning bit
 (48 4)  (1300 260)  (1300 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (5 5)  (1257 261)  (1257 261)  routing T_24_16.sp4_h_l_38 <X> T_24_16.sp4_v_b_3
 (12 5)  (1264 261)  (1264 261)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_v_b_5
 (26 5)  (1278 261)  (1278 261)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 261)  (1279 261)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 261)  (1288 261)  LC_2 Logic Functioning bit
 (37 5)  (1289 261)  (1289 261)  LC_2 Logic Functioning bit
 (38 5)  (1290 261)  (1290 261)  LC_2 Logic Functioning bit
 (39 5)  (1291 261)  (1291 261)  LC_2 Logic Functioning bit
 (22 6)  (1274 262)  (1274 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1275 262)  (1275 262)  routing T_24_16.sp12_h_r_23 <X> T_24_16.lc_trk_g1_7
 (12 7)  (1264 263)  (1264 263)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_v_t_40
 (21 7)  (1273 263)  (1273 263)  routing T_24_16.sp12_h_r_23 <X> T_24_16.lc_trk_g1_7
 (12 8)  (1264 264)  (1264 264)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_h_r_8
 (13 9)  (1265 265)  (1265 265)  routing T_24_16.sp4_h_l_40 <X> T_24_16.sp4_h_r_8
 (16 10)  (1268 266)  (1268 266)  routing T_24_16.sp12_v_b_21 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (1274 266)  (1274 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1275 266)  (1275 266)  routing T_24_16.sp4_h_r_31 <X> T_24_16.lc_trk_g2_7
 (24 10)  (1276 266)  (1276 266)  routing T_24_16.sp4_h_r_31 <X> T_24_16.lc_trk_g2_7
 (18 11)  (1270 267)  (1270 267)  routing T_24_16.sp12_v_b_21 <X> T_24_16.lc_trk_g2_5
 (21 11)  (1273 267)  (1273 267)  routing T_24_16.sp4_h_r_31 <X> T_24_16.lc_trk_g2_7
 (4 12)  (1256 268)  (1256 268)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (5 13)  (1257 269)  (1257 269)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (14 13)  (1266 269)  (1266 269)  routing T_24_16.sp12_v_b_16 <X> T_24_16.lc_trk_g3_0
 (16 13)  (1268 269)  (1268 269)  routing T_24_16.sp12_v_b_16 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 269)  (1277 269)  routing T_24_16.sp4_r_v_b_42 <X> T_24_16.lc_trk_g3_2


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 256)  (1322 256)  routing T_25_16.sp4_v_b_1 <X> T_25_16.lc_trk_g0_1
 (17 0)  (1323 256)  (1323 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 256)  (1324 256)  routing T_25_16.sp4_v_b_1 <X> T_25_16.lc_trk_g0_1
 (26 0)  (1332 256)  (1332 256)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_0
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 257)  (1332 257)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_0
 (27 1)  (1333 257)  (1333 257)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_0
 (28 1)  (1334 257)  (1334 257)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_0
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 258)  (1312 258)  routing T_25_16.sp4_v_b_9 <X> T_25_16.sp4_v_t_37
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 258)  (1321 258)  routing T_25_16.sp4_h_l_8 <X> T_25_16.lc_trk_g0_5
 (16 2)  (1322 258)  (1322 258)  routing T_25_16.sp4_h_l_8 <X> T_25_16.lc_trk_g0_5
 (17 2)  (1323 258)  (1323 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (1324 258)  (1324 258)  routing T_25_16.sp4_h_l_8 <X> T_25_16.lc_trk_g0_5
 (26 2)  (1332 258)  (1332 258)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (5 3)  (1311 259)  (1311 259)  routing T_25_16.sp4_v_b_9 <X> T_25_16.sp4_v_t_37
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 259)  (1324 259)  routing T_25_16.sp4_h_l_8 <X> T_25_16.lc_trk_g0_5
 (22 3)  (1328 259)  (1328 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1329 259)  (1329 259)  routing T_25_16.sp4_v_b_22 <X> T_25_16.lc_trk_g0_6
 (24 3)  (1330 259)  (1330 259)  routing T_25_16.sp4_v_b_22 <X> T_25_16.lc_trk_g0_6
 (26 3)  (1332 259)  (1332 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (27 3)  (1333 259)  (1333 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (28 3)  (1334 259)  (1334 259)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (22 4)  (1328 260)  (1328 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 260)  (1329 260)  routing T_25_16.sp4_v_b_19 <X> T_25_16.lc_trk_g1_3
 (24 4)  (1330 260)  (1330 260)  routing T_25_16.sp4_v_b_19 <X> T_25_16.lc_trk_g1_3
 (0 5)  (1306 261)  (1306 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (14 5)  (1320 261)  (1320 261)  routing T_25_16.sp4_r_v_b_24 <X> T_25_16.lc_trk_g1_0
 (17 5)  (1323 261)  (1323 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (1332 261)  (1332 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.input0_2
 (27 5)  (1333 261)  (1333 261)  routing T_25_16.lc_trk_g1_3 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (12 6)  (1318 262)  (1318 262)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_l_40
 (26 6)  (1332 262)  (1332 262)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_3
 (9 7)  (1315 263)  (1315 263)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_v_t_41
 (10 7)  (1316 263)  (1316 263)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_v_t_41
 (11 7)  (1317 263)  (1317 263)  routing T_25_16.sp4_v_t_40 <X> T_25_16.sp4_h_l_40
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_3
 (28 7)  (1334 263)  (1334 263)  routing T_25_16.lc_trk_g2_7 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g0_5 <X> T_25_16.wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (27 9)  (1333 265)  (1333 265)  routing T_25_16.lc_trk_g3_1 <X> T_25_16.input0_4
 (28 9)  (1334 265)  (1334 265)  routing T_25_16.lc_trk_g3_1 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (15 10)  (1321 266)  (1321 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (16 10)  (1322 266)  (1322 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (17 10)  (1323 266)  (1323 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 266)  (1324 266)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (22 10)  (1328 266)  (1328 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_v_b_28 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (18 11)  (1324 267)  (1324 267)  routing T_25_16.sp4_h_r_45 <X> T_25_16.lc_trk_g2_5
 (27 11)  (1333 267)  (1333 267)  routing T_25_16.lc_trk_g1_0 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (16 12)  (1322 268)  (1322 268)  routing T_25_16.sp4_v_b_25 <X> T_25_16.lc_trk_g3_1
 (17 12)  (1323 268)  (1323 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 268)  (1324 268)  routing T_25_16.sp4_v_b_25 <X> T_25_16.lc_trk_g3_1
 (22 12)  (1328 268)  (1328 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1330 268)  (1330 268)  routing T_25_16.tnl_op_3 <X> T_25_16.lc_trk_g3_3
 (26 12)  (1332 268)  (1332 268)  routing T_25_16.lc_trk_g0_6 <X> T_25_16.input0_6
 (35 12)  (1341 268)  (1341 268)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input2_6
 (21 13)  (1327 269)  (1327 269)  routing T_25_16.tnl_op_3 <X> T_25_16.lc_trk_g3_3
 (26 13)  (1332 269)  (1332 269)  routing T_25_16.lc_trk_g0_6 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (1339 269)  (1339 269)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.input2_6
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (1310 270)  (1310 270)  routing T_25_16.sp4_v_b_1 <X> T_25_16.sp4_v_t_44
 (6 14)  (1312 270)  (1312 270)  routing T_25_16.sp4_v_b_1 <X> T_25_16.sp4_v_t_44
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1328 270)  (1328 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 270)  (1329 270)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g3_7
 (24 14)  (1330 270)  (1330 270)  routing T_25_16.sp4_v_b_47 <X> T_25_16.lc_trk_g3_7
 (26 14)  (1332 270)  (1332 270)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (35 14)  (1341 270)  (1341 270)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_7
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (17 15)  (1323 271)  (1323 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_r_v_b_45 <X> T_25_16.lc_trk_g3_5
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1333 271)  (1333 271)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (28 15)  (1334 271)  (1334 271)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 271)  (1339 271)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input2_7


LogicTile_26_16

 (4 0)  (1352 256)  (1352 256)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_b_0
 (11 0)  (1359 256)  (1359 256)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_b_2
 (13 0)  (1361 256)  (1361 256)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_b_2
 (5 1)  (1353 257)  (1353 257)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_b_0
 (12 1)  (1360 257)  (1360 257)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_b_2
 (10 3)  (1358 259)  (1358 259)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_v_t_36
 (11 6)  (1359 262)  (1359 262)  routing T_26_16.sp4_h_l_37 <X> T_26_16.sp4_v_t_40


LogicTile_28_16

 (3 4)  (1459 260)  (1459 260)  routing T_28_16.sp12_v_t_23 <X> T_28_16.sp12_h_r_0
 (3 8)  (1459 264)  (1459 264)  routing T_28_16.sp12_v_t_22 <X> T_28_16.sp12_v_b_1


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (6 9)  (1732 265)  (1732 265)  routing T_33_16.span12_horz_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 268)  (1731 268)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g1_5
 (7 12)  (1733 268)  (1733 268)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 268)  (1734 268)  routing T_33_16.span4_vert_b_13 <X> T_33_16.lc_trk_g1_5
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_2_15

 (3 14)  (75 254)  (75 254)  routing T_2_15.sp12_h_r_1 <X> T_2_15.sp12_v_t_22
 (3 15)  (75 255)  (75 255)  routing T_2_15.sp12_h_r_1 <X> T_2_15.sp12_v_t_22


LogicTile_3_15

 (3 6)  (129 246)  (129 246)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_v_t_23
 (3 7)  (129 247)  (129 247)  routing T_3_15.sp12_h_r_0 <X> T_3_15.sp12_v_t_23


LogicTile_4_15

 (26 2)  (206 242)  (206 242)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (212 242)  (212 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 242)  (213 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 242)  (214 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 242)  (216 242)  LC_1 Logic Functioning bit
 (38 2)  (218 242)  (218 242)  LC_1 Logic Functioning bit
 (28 3)  (208 243)  (208 243)  routing T_4_15.lc_trk_g2_5 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 243)  (209 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (217 243)  (217 243)  LC_1 Logic Functioning bit
 (39 3)  (219 243)  (219 243)  LC_1 Logic Functioning bit
 (51 3)  (231 243)  (231 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 10)  (196 250)  (196 250)  routing T_4_15.sp4_v_b_37 <X> T_4_15.lc_trk_g2_5
 (17 10)  (197 250)  (197 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 250)  (198 250)  routing T_4_15.sp4_v_b_37 <X> T_4_15.lc_trk_g2_5
 (18 11)  (198 251)  (198 251)  routing T_4_15.sp4_v_b_37 <X> T_4_15.lc_trk_g2_5
 (15 12)  (195 252)  (195 252)  routing T_4_15.sp4_h_r_33 <X> T_4_15.lc_trk_g3_1
 (16 12)  (196 252)  (196 252)  routing T_4_15.sp4_h_r_33 <X> T_4_15.lc_trk_g3_1
 (17 12)  (197 252)  (197 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 252)  (198 252)  routing T_4_15.sp4_h_r_33 <X> T_4_15.lc_trk_g3_1
 (13 14)  (193 254)  (193 254)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_t_46
 (12 15)  (192 255)  (192 255)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_v_t_46


LogicTile_5_15

 (3 0)  (237 240)  (237 240)  routing T_5_15.sp12_v_t_23 <X> T_5_15.sp12_v_b_0
 (25 0)  (259 240)  (259 240)  routing T_5_15.sp12_h_r_2 <X> T_5_15.lc_trk_g0_2
 (22 1)  (256 241)  (256 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (258 241)  (258 241)  routing T_5_15.sp12_h_r_2 <X> T_5_15.lc_trk_g0_2
 (25 1)  (259 241)  (259 241)  routing T_5_15.sp12_h_r_2 <X> T_5_15.lc_trk_g0_2
 (32 12)  (266 252)  (266 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 252)  (267 252)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 252)  (268 252)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 252)  (270 252)  LC_6 Logic Functioning bit
 (38 12)  (272 252)  (272 252)  LC_6 Logic Functioning bit
 (47 12)  (281 252)  (281 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (239 253)  (239 253)  routing T_5_15.sp4_h_r_9 <X> T_5_15.sp4_v_b_9
 (22 13)  (256 253)  (256 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (259 253)  (259 253)  routing T_5_15.sp4_r_v_b_42 <X> T_5_15.lc_trk_g3_2
 (26 13)  (260 253)  (260 253)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 253)  (263 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 253)  (265 253)  routing T_5_15.lc_trk_g3_2 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 253)  (271 253)  LC_6 Logic Functioning bit
 (39 13)  (273 253)  (273 253)  LC_6 Logic Functioning bit


LogicTile_6_15

 (5 9)  (293 249)  (293 249)  routing T_6_15.sp4_h_r_6 <X> T_6_15.sp4_v_b_6
 (19 14)  (307 254)  (307 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (4 15)  (292 255)  (292 255)  routing T_6_15.sp4_h_r_1 <X> T_6_15.sp4_h_l_44
 (6 15)  (294 255)  (294 255)  routing T_6_15.sp4_h_r_1 <X> T_6_15.sp4_h_l_44


LogicTile_7_15

 (13 2)  (355 242)  (355 242)  routing T_7_15.sp4_h_r_2 <X> T_7_15.sp4_v_t_39
 (12 3)  (354 243)  (354 243)  routing T_7_15.sp4_h_r_2 <X> T_7_15.sp4_v_t_39
 (13 10)  (355 250)  (355 250)  routing T_7_15.sp4_h_r_8 <X> T_7_15.sp4_v_t_45
 (12 11)  (354 251)  (354 251)  routing T_7_15.sp4_h_r_8 <X> T_7_15.sp4_v_t_45


RAM_Tile_8_15

 (15 0)  (411 240)  (411 240)  routing T_8_15.sp12_h_r_1 <X> T_8_15.lc_trk_g0_1
 (17 0)  (413 240)  (413 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 240)  (414 240)  routing T_8_15.sp12_h_r_1 <X> T_8_15.lc_trk_g0_1
 (21 0)  (417 240)  (417 240)  routing T_8_15.sp4_v_b_11 <X> T_8_15.lc_trk_g0_3
 (22 0)  (418 240)  (418 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 240)  (419 240)  routing T_8_15.sp4_v_b_11 <X> T_8_15.lc_trk_g0_3
 (26 0)  (422 240)  (422 240)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_0
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 241)  (408 241)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_b_2
 (18 1)  (414 241)  (414 241)  routing T_8_15.sp12_h_r_1 <X> T_8_15.lc_trk_g0_1
 (21 1)  (417 241)  (417 241)  routing T_8_15.sp4_v_b_11 <X> T_8_15.lc_trk_g0_3
 (22 1)  (418 241)  (418 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_9 lc_trk_g0_2
 (23 1)  (419 241)  (419 241)  routing T_8_15.sp12_h_l_9 <X> T_8_15.lc_trk_g0_2
 (27 1)  (423 241)  (423 241)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_0
 (28 1)  (424 241)  (424 241)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.input0_0
 (29 1)  (425 241)  (425 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 242)  (418 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 242)  (419 242)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (24 2)  (420 242)  (420 242)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (21 3)  (417 243)  (417 243)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (27 3)  (423 243)  (423 243)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input0_1
 (28 3)  (424 243)  (424 243)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.input0_1
 (29 3)  (425 243)  (425 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (2 4)  (398 244)  (398 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (15 4)  (411 244)  (411 244)  routing T_8_15.sp4_h_r_9 <X> T_8_15.lc_trk_g1_1
 (16 4)  (412 244)  (412 244)  routing T_8_15.sp4_h_r_9 <X> T_8_15.lc_trk_g1_1
 (17 4)  (413 244)  (413 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 244)  (414 244)  routing T_8_15.sp4_h_r_9 <X> T_8_15.lc_trk_g1_1
 (25 4)  (421 244)  (421 244)  routing T_8_15.sp4_h_r_18 <X> T_8_15.lc_trk_g1_2
 (26 4)  (422 244)  (422 244)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_2
 (22 5)  (418 245)  (418 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (419 245)  (419 245)  routing T_8_15.sp4_h_r_18 <X> T_8_15.lc_trk_g1_2
 (24 5)  (420 245)  (420 245)  routing T_8_15.sp4_h_r_18 <X> T_8_15.lc_trk_g1_2
 (25 5)  (421 245)  (421 245)  routing T_8_15.sp4_h_r_18 <X> T_8_15.lc_trk_g1_2
 (26 5)  (422 245)  (422 245)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_2
 (27 5)  (423 245)  (423 245)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.input0_2
 (29 5)  (425 245)  (425 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (22 6)  (418 246)  (418 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (17 7)  (413 247)  (413 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (417 247)  (417 247)  routing T_8_15.sp4_r_v_b_31 <X> T_8_15.lc_trk_g1_7
 (26 7)  (422 247)  (422 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.input0_3
 (27 7)  (423 247)  (423 247)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.input0_3
 (29 7)  (425 247)  (425 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (3 8)  (399 248)  (399 248)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_b_1
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (433 248)  (433 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (3 9)  (399 249)  (399 249)  routing T_8_15.sp12_h_r_1 <X> T_8_15.sp12_v_b_1
 (5 9)  (401 249)  (401 249)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_b_6
 (8 9)  (404 249)  (404 249)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_v_b_7
 (26 9)  (422 249)  (422 249)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.input0_4
 (29 9)  (425 249)  (425 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (11 10)  (407 250)  (407 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (13 10)  (409 250)  (409 250)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (14 10)  (410 250)  (410 250)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (26 10)  (422 250)  (422 250)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.input0_5
 (35 10)  (431 250)  (431 250)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.input2_5
 (12 11)  (408 251)  (408 251)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_45
 (14 11)  (410 251)  (410 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (15 11)  (411 251)  (411 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (16 11)  (412 251)  (412 251)  routing T_8_15.sp4_h_r_44 <X> T_8_15.lc_trk_g2_4
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (423 251)  (423 251)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.input0_5
 (29 11)  (425 251)  (425 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 251)  (428 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (431 251)  (431 251)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.input2_5
 (14 12)  (410 252)  (410 252)  routing T_8_15.sp12_v_b_0 <X> T_8_15.lc_trk_g3_0
 (21 12)  (417 252)  (417 252)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g3_3
 (22 12)  (418 252)  (418 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 252)  (419 252)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g3_3
 (24 12)  (420 252)  (420 252)  routing T_8_15.sp4_h_l_22 <X> T_8_15.lc_trk_g3_3
 (14 13)  (410 253)  (410 253)  routing T_8_15.sp12_v_b_0 <X> T_8_15.lc_trk_g3_0
 (15 13)  (411 253)  (411 253)  routing T_8_15.sp12_v_b_0 <X> T_8_15.lc_trk_g3_0
 (17 13)  (413 253)  (413 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (422 253)  (422 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (27 13)  (423 253)  (423 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (28 13)  (424 253)  (424 253)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.input0_6
 (29 13)  (425 253)  (425 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 253)  (428 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 253)  (430 253)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.input2_6
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (411 254)  (411 254)  routing T_8_15.sp12_v_b_5 <X> T_8_15.lc_trk_g3_5
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (414 254)  (414 254)  routing T_8_15.sp12_v_b_5 <X> T_8_15.lc_trk_g3_5
 (25 14)  (421 254)  (421 254)  routing T_8_15.sp4_v_t_19 <X> T_8_15.lc_trk_g3_6
 (35 14)  (431 254)  (431 254)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input2_7
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (11 15)  (407 255)  (407 255)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_46
 (13 15)  (409 255)  (409 255)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_46
 (18 15)  (414 255)  (414 255)  routing T_8_15.sp12_v_b_5 <X> T_8_15.lc_trk_g3_5
 (22 15)  (418 255)  (418 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (419 255)  (419 255)  routing T_8_15.sp4_v_t_19 <X> T_8_15.lc_trk_g3_6
 (26 15)  (422 255)  (422 255)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.input0_7
 (29 15)  (425 255)  (425 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (428 255)  (428 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (429 255)  (429 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input2_7
 (34 15)  (430 255)  (430 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input2_7
 (35 15)  (431 255)  (431 255)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.input2_7


LogicTile_9_15

 (13 0)  (451 240)  (451 240)  routing T_9_15.sp4_h_l_39 <X> T_9_15.sp4_v_b_2
 (14 0)  (452 240)  (452 240)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g0_0
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 240)  (456 240)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g0_1
 (25 0)  (463 240)  (463 240)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g0_2
 (27 0)  (465 240)  (465 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (8 1)  (446 241)  (446 241)  routing T_9_15.sp4_h_r_1 <X> T_9_15.sp4_v_b_1
 (12 1)  (450 241)  (450 241)  routing T_9_15.sp4_h_l_39 <X> T_9_15.sp4_v_b_2
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (47 1)  (485 241)  (485 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (463 242)  (463 242)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g0_6
 (26 2)  (464 242)  (464 242)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (47 2)  (485 242)  (485 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (40 3)  (478 243)  (478 243)  LC_1 Logic Functioning bit
 (42 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (3 4)  (441 244)  (441 244)  routing T_9_15.sp12_v_t_23 <X> T_9_15.sp12_h_r_0
 (11 4)  (449 244)  (449 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (13 4)  (451 244)  (451 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (42 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (14 5)  (452 245)  (452 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (15 5)  (453 245)  (453 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (16 5)  (454 245)  (454 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 245)  (461 245)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g1_2
 (24 5)  (462 245)  (462 245)  routing T_9_15.sp4_v_b_18 <X> T_9_15.lc_trk_g1_2
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 245)  (468 245)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 245)  (473 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.input_2_2
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (47 5)  (485 245)  (485 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (452 246)  (452 246)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 247)  (462 247)  routing T_9_15.bot_op_6 <X> T_9_15.lc_trk_g1_6
 (13 8)  (451 248)  (451 248)  routing T_9_15.sp4_v_t_45 <X> T_9_15.sp4_v_b_8
 (25 8)  (463 248)  (463 248)  routing T_9_15.sp12_v_t_1 <X> T_9_15.lc_trk_g2_2
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 248)  (465 248)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp12_v_t_1 <X> T_9_15.lc_trk_g2_2
 (25 9)  (463 249)  (463 249)  routing T_9_15.sp12_v_t_1 <X> T_9_15.lc_trk_g2_2
 (26 9)  (464 249)  (464 249)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (14 10)  (452 250)  (452 250)  routing T_9_15.sp12_v_t_3 <X> T_9_15.lc_trk_g2_4
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 250)  (456 250)  routing T_9_15.wire_logic_cluster/lc_5/out <X> T_9_15.lc_trk_g2_5
 (21 10)  (459 250)  (459 250)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (464 250)  (464 250)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 250)  (466 250)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (41 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (42 10)  (480 250)  (480 250)  LC_5 Logic Functioning bit
 (45 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (46 10)  (484 250)  (484 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 250)  (488 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 251)  (452 251)  routing T_9_15.sp12_v_t_3 <X> T_9_15.lc_trk_g2_4
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp12_v_t_3 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 251)  (461 251)  routing T_9_15.sp12_v_b_14 <X> T_9_15.lc_trk_g2_6
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (40 11)  (478 251)  (478 251)  LC_5 Logic Functioning bit
 (42 11)  (480 251)  (480 251)  LC_5 Logic Functioning bit
 (15 12)  (453 252)  (453 252)  routing T_9_15.sp4_v_t_28 <X> T_9_15.lc_trk_g3_1
 (16 12)  (454 252)  (454 252)  routing T_9_15.sp4_v_t_28 <X> T_9_15.lc_trk_g3_1
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (465 252)  (465 252)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (45 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (8 13)  (446 253)  (446 253)  routing T_9_15.sp4_h_r_10 <X> T_9_15.sp4_v_b_10
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit
 (3 14)  (441 254)  (441 254)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (5 14)  (443 254)  (443 254)  routing T_9_15.sp4_v_t_38 <X> T_9_15.sp4_h_l_44
 (19 14)  (457 254)  (457 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (26 14)  (464 254)  (464 254)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 254)  (466 254)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 254)  (471 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 254)  (472 254)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 254)  (473 254)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (42 14)  (480 254)  (480 254)  LC_7 Logic Functioning bit
 (45 14)  (483 254)  (483 254)  LC_7 Logic Functioning bit
 (3 15)  (441 255)  (441 255)  routing T_9_15.sp12_h_r_1 <X> T_9_15.sp12_v_t_22
 (4 15)  (442 255)  (442 255)  routing T_9_15.sp4_v_t_38 <X> T_9_15.sp4_h_l_44
 (5 15)  (443 255)  (443 255)  routing T_9_15.sp4_h_l_44 <X> T_9_15.sp4_v_t_44
 (6 15)  (444 255)  (444 255)  routing T_9_15.sp4_v_t_38 <X> T_9_15.sp4_h_l_44
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp12_v_b_12 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (465 255)  (465 255)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 255)  (468 255)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 255)  (471 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (35 15)  (473 255)  (473 255)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_7
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (40 15)  (478 255)  (478 255)  LC_7 Logic Functioning bit
 (42 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit
 (43 15)  (481 255)  (481 255)  LC_7 Logic Functioning bit
 (46 15)  (484 255)  (484 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_15

 (26 0)  (518 240)  (518 240)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 240)  (522 240)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 240)  (525 240)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 240)  (526 240)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (533 240)  (533 240)  LC_0 Logic Functioning bit
 (43 0)  (535 240)  (535 240)  LC_0 Logic Functioning bit
 (45 0)  (537 240)  (537 240)  LC_0 Logic Functioning bit
 (46 0)  (538 240)  (538 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (519 241)  (519 241)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 241)  (520 241)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 241)  (522 241)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 242)  (518 242)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (45 2)  (537 242)  (537 242)  LC_1 Logic Functioning bit
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.input_2_1
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 244)  (513 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 244)  (515 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (24 4)  (516 244)  (516 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (0 5)  (492 245)  (492 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (21 5)  (513 245)  (513 245)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (14 8)  (506 248)  (506 248)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g2_0
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g2_1
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 10)  (513 250)  (513 250)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (6 11)  (498 251)  (498 251)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_h_l_43
 (21 11)  (513 251)  (513 251)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g2_7
 (19 13)  (511 253)  (511 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (15 14)  (507 254)  (507 254)  routing T_10_15.rgt_op_5 <X> T_10_15.lc_trk_g3_5
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 254)  (510 254)  routing T_10_15.rgt_op_5 <X> T_10_15.lc_trk_g3_5
 (11 15)  (503 255)  (503 255)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_h_l_46
 (13 15)  (505 255)  (505 255)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_h_l_46
 (14 15)  (506 255)  (506 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (15 15)  (507 255)  (507 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (16 15)  (508 255)  (508 255)  routing T_10_15.sp4_h_l_17 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.lft_op_1 <X> T_11_15.lc_trk_g0_1
 (25 0)  (571 240)  (571 240)  routing T_11_15.sp4_v_b_2 <X> T_11_15.lc_trk_g0_2
 (15 1)  (561 241)  (561 241)  routing T_11_15.bot_op_0 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 241)  (569 241)  routing T_11_15.sp4_v_b_2 <X> T_11_15.lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 242)  (564 242)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g0_5
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 242)  (581 242)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.input_2_1
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (40 2)  (586 242)  (586 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 243)  (580 243)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.input_2_1
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (14 4)  (560 244)  (560 244)  routing T_11_15.sp4_v_b_0 <X> T_11_15.lc_trk_g1_0
 (21 4)  (567 244)  (567 244)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp4_v_b_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (567 245)  (567 245)  routing T_11_15.bnr_op_3 <X> T_11_15.lc_trk_g1_3
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (15 7)  (561 247)  (561 247)  routing T_11_15.sp4_v_t_9 <X> T_11_15.lc_trk_g1_4
 (16 7)  (562 247)  (562 247)  routing T_11_15.sp4_v_t_9 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 247)  (569 247)  routing T_11_15.sp4_v_b_22 <X> T_11_15.lc_trk_g1_6
 (24 7)  (570 247)  (570 247)  routing T_11_15.sp4_v_b_22 <X> T_11_15.lc_trk_g1_6
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (42 7)  (588 247)  (588 247)  LC_3 Logic Functioning bit
 (25 8)  (571 248)  (571 248)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g2_2
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (46 8)  (592 248)  (592 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 248)  (596 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (577 249)  (577 249)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (41 9)  (587 249)  (587 249)  LC_4 Logic Functioning bit
 (43 9)  (589 249)  (589 249)  LC_4 Logic Functioning bit
 (25 10)  (571 250)  (571 250)  routing T_11_15.rgt_op_6 <X> T_11_15.lc_trk_g2_6
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (40 10)  (586 250)  (586 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (50 10)  (596 250)  (596 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 250)  (597 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.rgt_op_6 <X> T_11_15.lc_trk_g2_6
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (25 12)  (571 252)  (571 252)  routing T_11_15.sp4_h_r_34 <X> T_11_15.lc_trk_g3_2
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 252)  (576 252)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 252)  (577 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 252)  (580 252)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (37 12)  (583 252)  (583 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (39 12)  (585 252)  (585 252)  LC_6 Logic Functioning bit
 (40 12)  (586 252)  (586 252)  LC_6 Logic Functioning bit
 (42 12)  (588 252)  (588 252)  LC_6 Logic Functioning bit
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 253)  (569 253)  routing T_11_15.sp4_h_r_34 <X> T_11_15.lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.sp4_h_r_34 <X> T_11_15.lc_trk_g3_2
 (29 13)  (575 253)  (575 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 253)  (576 253)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 253)  (578 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 253)  (581 253)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.input_2_6
 (39 13)  (585 253)  (585 253)  LC_6 Logic Functioning bit
 (40 13)  (586 253)  (586 253)  LC_6 Logic Functioning bit
 (41 13)  (587 253)  (587 253)  LC_6 Logic Functioning bit
 (42 13)  (588 253)  (588 253)  LC_6 Logic Functioning bit
 (15 14)  (561 254)  (561 254)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5
 (16 14)  (562 254)  (562 254)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 254)  (586 254)  LC_7 Logic Functioning bit
 (42 14)  (588 254)  (588 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (50 14)  (596 254)  (596 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 255)  (564 255)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g3_5
 (27 15)  (573 255)  (573 255)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (6 0)  (606 240)  (606 240)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_v_b_0
 (15 0)  (615 240)  (615 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (16 0)  (616 240)  (616 240)  routing T_12_15.sp4_v_b_17 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.bot_op_7 <X> T_12_15.lc_trk_g0_7
 (14 4)  (614 244)  (614 244)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (15 4)  (615 244)  (615 244)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 244)  (623 244)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g1_3
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (10 6)  (610 246)  (610 246)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_l_41
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 9)  (605 249)  (605 249)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_b_6
 (8 10)  (608 250)  (608 250)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_h_l_42
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_h_l_43
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g3_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g3_1
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (5 14)  (605 254)  (605 254)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_h_l_44
 (4 15)  (604 255)  (604 255)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_h_l_44


LogicTile_13_15

 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (4 11)  (658 251)  (658 251)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_h_l_43
 (6 11)  (660 251)  (660 251)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_h_l_43
 (8 14)  (662 254)  (662 254)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_h_l_47


LogicTile_14_15

 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (4 7)  (712 247)  (712 247)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_h_l_38
 (6 7)  (714 247)  (714 247)  routing T_14_15.sp4_h_r_7 <X> T_14_15.sp4_h_l_38
 (3 10)  (711 250)  (711 250)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_h_l_22
 (5 10)  (713 250)  (713 250)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_h_l_43
 (3 11)  (711 251)  (711 251)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_h_l_22
 (4 11)  (712 251)  (712 251)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_h_l_43


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 242)  (813 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (46 3)  (808 243)  (808 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (815 243)  (815 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (783 244)  (783 244)  routing T_15_15.bnr_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (14 5)  (776 245)  (776 245)  routing T_15_15.sp4_r_v_b_24 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (783 245)  (783 245)  routing T_15_15.bnr_op_3 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp12_h_r_10 <X> T_15_15.lc_trk_g1_2
 (14 6)  (776 246)  (776 246)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (3 10)  (765 250)  (765 250)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_h_l_22
 (3 11)  (765 251)  (765 251)  routing T_15_15.sp12_h_r_1 <X> T_15_15.sp12_h_l_22
 (14 11)  (776 251)  (776 251)  routing T_15_15.sp4_r_v_b_36 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 12)  (762 252)  (762 252)  routing T_15_15.glb_netwk_2 <X> T_15_15.glb2local_3
 (1 12)  (763 252)  (763 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (21 12)  (783 252)  (783 252)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g3_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (40 12)  (802 252)  (802 252)  LC_6 Logic Functioning bit
 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (48 13)  (810 253)  (810 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 15)  (776 255)  (776 255)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_h_l_17 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (15 0)  (831 240)  (831 240)  routing T_16_15.sp4_h_r_9 <X> T_16_15.lc_trk_g0_1
 (16 0)  (832 240)  (832 240)  routing T_16_15.sp4_h_r_9 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.sp4_h_r_9 <X> T_16_15.lc_trk_g0_1
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.bot_op_3 <X> T_16_15.lc_trk_g0_3
 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_0
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (46 0)  (862 240)  (862 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (863 240)  (863 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (25 1)  (841 241)  (841 241)  routing T_16_15.sp4_v_b_10 <X> T_16_15.lc_trk_g0_2
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (48 1)  (864 241)  (864 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_h_r_4 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_r_4 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_r_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g0_7
 (15 4)  (831 244)  (831 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 244)  (834 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (47 5)  (863 245)  (863 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 246)  (839 246)  routing T_16_15.sp12_h_r_23 <X> T_16_15.lc_trk_g1_7
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp12_h_r_23 <X> T_16_15.lc_trk_g1_7
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g1_6
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_3
 (48 7)  (864 247)  (864 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (2 8)  (818 248)  (818 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (821 248)  (821 248)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_h_r_6
 (5 10)  (821 250)  (821 250)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (8 10)  (824 250)  (824 250)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_h_l_42
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 250)  (851 250)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.input_2_5
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (51 10)  (867 250)  (867 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (820 251)  (820 251)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 251)  (850 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.input_2_5
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (46 11)  (862 251)  (862 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (867 251)  (867 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (830 252)  (830 252)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g3_0
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.input_2_6
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (830 254)  (830 254)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g3_4
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp12_v_b_23 <X> T_16_15.lc_trk_g3_7
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (47 14)  (863 254)  (863 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (831 255)  (831 255)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp12_v_b_23 <X> T_16_15.lc_trk_g3_7
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_7
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (48 15)  (864 255)  (864 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_15

 (12 0)  (886 240)  (886 240)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_r_2
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (11 1)  (885 241)  (885 241)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_h_r_2
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 241)  (898 241)  routing T_17_15.bot_op_2 <X> T_17_15.lc_trk_g0_2
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 241)  (907 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_0
 (34 1)  (908 241)  (908 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_0
 (35 1)  (909 241)  (909 241)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 242)  (877 242)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_h_l_23
 (14 2)  (888 242)  (888 242)  routing T_17_15.bnr_op_4 <X> T_17_15.lc_trk_g0_4
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 242)  (914 242)  LC_1 Logic Functioning bit
 (42 2)  (916 242)  (916 242)  LC_1 Logic Functioning bit
 (3 3)  (877 243)  (877 243)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_h_l_23
 (8 3)  (882 243)  (882 243)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_t_36
 (14 3)  (888 243)  (888 243)  routing T_17_15.bnr_op_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (892 243)  (892 243)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (42 3)  (916 243)  (916 243)  LC_1 Logic Functioning bit
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.bot_op_3 <X> T_17_15.lc_trk_g1_3
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (4 5)  (878 245)  (878 245)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_h_r_3
 (13 5)  (887 245)  (887 245)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_r_5
 (8 6)  (882 246)  (882 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (9 6)  (883 246)  (883 246)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_l_41
 (14 6)  (888 246)  (888 246)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (15 6)  (889 246)  (889 246)  routing T_17_15.bot_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (895 246)  (895 246)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 246)  (909 246)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_3
 (40 6)  (914 246)  (914 246)  LC_3 Logic Functioning bit
 (15 7)  (889 247)  (889 247)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (16 7)  (890 247)  (890 247)  routing T_17_15.sp4_h_l_1 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (14 8)  (888 248)  (888 248)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g2_0
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g2_1
 (25 8)  (899 248)  (899 248)  routing T_17_15.sp4_v_b_26 <X> T_17_15.lc_trk_g2_2
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_b_26 <X> T_17_15.lc_trk_g2_2
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (46 9)  (920 249)  (920 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (21 10)  (895 250)  (895 250)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.rgt_op_7 <X> T_17_15.lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 250)  (914 250)  LC_5 Logic Functioning bit
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (42 10)  (916 250)  (916 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (15 11)  (889 251)  (889 251)  routing T_17_15.tnr_op_4 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (0 12)  (874 252)  (874 252)  routing T_17_15.glb_netwk_2 <X> T_17_15.glb2local_3
 (1 12)  (875 252)  (875 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (11 12)  (885 252)  (885 252)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_11
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_v_t_30 <X> T_17_15.lc_trk_g3_3
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (12 13)  (886 253)  (886 253)  routing T_17_15.sp4_v_t_45 <X> T_17_15.sp4_v_b_11
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.tnr_op_2 <X> T_17_15.lc_trk_g3_2
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 253)  (907 253)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_6
 (35 13)  (909 253)  (909 253)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (5 14)  (879 254)  (879 254)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_44
 (10 14)  (884 254)  (884 254)  routing T_17_15.sp4_v_b_5 <X> T_17_15.sp4_h_l_47
 (25 14)  (899 254)  (899 254)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g3_6
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 254)  (914 254)  LC_7 Logic Functioning bit
 (42 14)  (916 254)  (916 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (46 14)  (920 254)  (920 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_44
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (8 0)  (936 240)  (936 240)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_h_r_1
 (9 0)  (937 240)  (937 240)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_h_r_1
 (15 0)  (943 240)  (943 240)  routing T_18_15.bot_op_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (50 1)  (978 241)  (978 241)  Carry_In_Mux bit 

 (21 2)  (949 242)  (949 242)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (951 242)  (951 242)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g0_7
 (24 2)  (952 242)  (952 242)  routing T_18_15.sp4_h_l_2 <X> T_18_15.lc_trk_g0_7
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 242)  (963 242)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_1
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (8 3)  (936 243)  (936 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (9 3)  (937 243)  (937 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (10 3)  (938 243)  (938 243)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_v_t_36
 (32 3)  (960 243)  (960 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 243)  (961 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_1
 (34 3)  (962 243)  (962 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_1
 (35 3)  (963 243)  (963 243)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.input_2_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (11 4)  (939 244)  (939 244)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_b_5
 (12 4)  (940 244)  (940 244)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_r_5
 (25 4)  (953 244)  (953 244)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (963 244)  (963 244)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_2
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (48 4)  (976 244)  (976 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 245)  (960 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 245)  (962 245)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_2
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (15 6)  (943 246)  (943 246)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (16 6)  (944 246)  (944 246)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (953 246)  (953 246)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (963 246)  (963 246)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.input_2_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (4 7)  (932 247)  (932 247)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_h_l_38
 (6 7)  (934 247)  (934 247)  routing T_18_15.sp4_h_r_7 <X> T_18_15.sp4_h_l_38
 (18 7)  (946 247)  (946 247)  routing T_18_15.sp4_h_r_5 <X> T_18_15.lc_trk_g1_5
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 247)  (952 247)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (32 7)  (960 247)  (960 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (961 247)  (961 247)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.input_2_3
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (38 7)  (966 247)  (966 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (48 7)  (976 247)  (976 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (949 248)  (949 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (24 8)  (952 248)  (952 248)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 248)  (963 248)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_4
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (21 9)  (949 249)  (949 249)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g2_3
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (962 249)  (962 249)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_4
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (3 10)  (931 250)  (931 250)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_h_l_22
 (8 10)  (936 250)  (936 250)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_42
 (10 10)  (938 250)  (938 250)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_42
 (15 10)  (943 250)  (943 250)  routing T_18_15.sp4_h_r_45 <X> T_18_15.lc_trk_g2_5
 (16 10)  (944 250)  (944 250)  routing T_18_15.sp4_h_r_45 <X> T_18_15.lc_trk_g2_5
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.sp4_h_r_45 <X> T_18_15.lc_trk_g2_5
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.input_2_5
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (3 11)  (931 251)  (931 251)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_h_l_22
 (9 11)  (937 251)  (937 251)  routing T_18_15.sp4_v_b_11 <X> T_18_15.sp4_v_t_42
 (10 11)  (938 251)  (938 251)  routing T_18_15.sp4_v_b_11 <X> T_18_15.sp4_v_t_42
 (18 11)  (946 251)  (946 251)  routing T_18_15.sp4_h_r_45 <X> T_18_15.lc_trk_g2_5
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 251)  (963 251)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (51 11)  (979 251)  (979 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (963 252)  (963 252)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_6
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (42 12)  (970 252)  (970 252)  LC_6 Logic Functioning bit
 (44 12)  (972 252)  (972 252)  LC_6 Logic Functioning bit
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 253)  (962 253)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.input_2_6
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (4 14)  (932 254)  (932 254)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_v_t_44
 (6 14)  (934 254)  (934 254)  routing T_18_15.sp4_v_b_1 <X> T_18_15.sp4_v_t_44
 (14 14)  (942 254)  (942 254)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g3_4
 (25 14)  (953 254)  (953 254)  routing T_18_15.bnl_op_6 <X> T_18_15.lc_trk_g3_6
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (44 14)  (972 254)  (972 254)  LC_7 Logic Functioning bit
 (14 15)  (942 255)  (942 255)  routing T_18_15.bnl_op_4 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 255)  (953 255)  routing T_18_15.bnl_op_6 <X> T_18_15.lc_trk_g3_6
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 255)  (961 255)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.input_2_7
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 240)  (1017 240)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_0
 (40 0)  (1022 240)  (1022 240)  LC_0 Logic Functioning bit
 (18 1)  (1000 241)  (1000 241)  routing T_19_15.sp4_r_v_b_34 <X> T_19_15.lc_trk_g0_1
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 241)  (1006 241)  routing T_19_15.bot_op_2 <X> T_19_15.lc_trk_g0_2
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 241)  (1015 241)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_0
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 242)  (1007 242)  routing T_19_15.bnr_op_6 <X> T_19_15.lc_trk_g0_6
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (46 2)  (1028 242)  (1028 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1029 242)  (1029 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1032 242)  (1032 242)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1033 242)  (1033 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1004 243)  (1004 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 243)  (1007 243)  routing T_19_15.bnr_op_6 <X> T_19_15.lc_trk_g0_6
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (51 3)  (1033 243)  (1033 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (994 244)  (994 244)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_h_r_5
 (13 4)  (995 244)  (995 244)  routing T_19_15.sp4_h_l_40 <X> T_19_15.sp4_v_b_5
 (25 4)  (1007 244)  (1007 244)  routing T_19_15.sp4_v_b_10 <X> T_19_15.lc_trk_g1_2
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 244)  (1022 244)  LC_2 Logic Functioning bit
 (12 5)  (994 245)  (994 245)  routing T_19_15.sp4_h_l_40 <X> T_19_15.sp4_v_b_5
 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_h_r_5
 (22 5)  (1004 245)  (1004 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 245)  (1005 245)  routing T_19_15.sp4_v_b_10 <X> T_19_15.lc_trk_g1_2
 (25 5)  (1007 245)  (1007 245)  routing T_19_15.sp4_v_b_10 <X> T_19_15.lc_trk_g1_2
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (35 5)  (1017 245)  (1017 245)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_2
 (47 5)  (1029 245)  (1029 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (0 6)  (982 246)  (982 246)  routing T_19_15.glb_netwk_2 <X> T_19_15.glb2local_0
 (1 6)  (983 246)  (983 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (5 6)  (987 246)  (987 246)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_38
 (15 6)  (997 246)  (997 246)  routing T_19_15.sp4_h_r_5 <X> T_19_15.lc_trk_g1_5
 (16 6)  (998 246)  (998 246)  routing T_19_15.sp4_h_r_5 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp12_h_l_12 <X> T_19_15.lc_trk_g1_7
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 246)  (1022 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (42 6)  (1024 246)  (1024 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (6 7)  (988 247)  (988 247)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_38
 (9 7)  (991 247)  (991 247)  routing T_19_15.sp4_v_b_8 <X> T_19_15.sp4_v_t_41
 (10 7)  (992 247)  (992 247)  routing T_19_15.sp4_v_b_8 <X> T_19_15.sp4_v_t_41
 (18 7)  (1000 247)  (1000 247)  routing T_19_15.sp4_h_r_5 <X> T_19_15.lc_trk_g1_5
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (5 8)  (987 248)  (987 248)  routing T_19_15.sp4_h_l_38 <X> T_19_15.sp4_h_r_6
 (14 8)  (996 248)  (996 248)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.bnl_op_1 <X> T_19_15.lc_trk_g2_1
 (21 8)  (1003 248)  (1003 248)  routing T_19_15.sp4_h_r_43 <X> T_19_15.lc_trk_g2_3
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp4_h_r_43 <X> T_19_15.lc_trk_g2_3
 (24 8)  (1006 248)  (1006 248)  routing T_19_15.sp4_h_r_43 <X> T_19_15.lc_trk_g2_3
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 248)  (1015 248)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (39 8)  (1021 248)  (1021 248)  LC_4 Logic Functioning bit
 (40 8)  (1022 248)  (1022 248)  LC_4 Logic Functioning bit
 (50 8)  (1032 248)  (1032 248)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (986 249)  (986 249)  routing T_19_15.sp4_h_l_38 <X> T_19_15.sp4_h_r_6
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1000 249)  (1000 249)  routing T_19_15.bnl_op_1 <X> T_19_15.lc_trk_g2_1
 (21 9)  (1003 249)  (1003 249)  routing T_19_15.sp4_h_r_43 <X> T_19_15.lc_trk_g2_3
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g2_5
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 250)  (1005 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (24 10)  (1006 250)  (1006 250)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.rgt_op_6 <X> T_19_15.lc_trk_g2_6
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (42 10)  (1024 250)  (1024 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (48 10)  (1030 250)  (1030 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1032 250)  (1032 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1033 250)  (1033 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (990 251)  (990 251)  routing T_19_15.sp4_v_b_4 <X> T_19_15.sp4_v_t_42
 (10 11)  (992 251)  (992 251)  routing T_19_15.sp4_v_b_4 <X> T_19_15.sp4_v_t_42
 (13 11)  (995 251)  (995 251)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_l_45
 (14 11)  (996 251)  (996 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (15 11)  (997 251)  (997 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (16 11)  (998 251)  (998 251)  routing T_19_15.sp4_h_l_17 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 251)  (1003 251)  routing T_19_15.sp4_h_l_34 <X> T_19_15.lc_trk_g2_7
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.rgt_op_6 <X> T_19_15.lc_trk_g2_6
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 251)  (1018 251)  LC_5 Logic Functioning bit
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (42 11)  (1024 251)  (1024 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (4 12)  (986 252)  (986 252)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_b_9
 (8 12)  (990 252)  (990 252)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_h_r_10
 (10 12)  (992 252)  (992 252)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_h_r_10
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (24 12)  (1006 252)  (1006 252)  routing T_19_15.sp4_h_r_35 <X> T_19_15.lc_trk_g3_3
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 252)  (1017 252)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_6
 (40 12)  (1022 252)  (1022 252)  LC_6 Logic Functioning bit
 (46 12)  (1028 252)  (1028 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (987 253)  (987 253)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_v_b_9
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 253)  (1005 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (24 13)  (1006 253)  (1006 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (25 13)  (1007 253)  (1007 253)  routing T_19_15.sp4_h_l_15 <X> T_19_15.lc_trk_g3_2
 (27 13)  (1009 253)  (1009 253)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 253)  (1015 253)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_6
 (34 13)  (1016 253)  (1016 253)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.input_2_6
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1003 254)  (1003 254)  routing T_19_15.bnl_op_7 <X> T_19_15.lc_trk_g3_7
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 254)  (1023 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (8 15)  (990 255)  (990 255)  routing T_19_15.sp4_v_b_7 <X> T_19_15.sp4_v_t_47
 (10 15)  (992 255)  (992 255)  routing T_19_15.sp4_v_b_7 <X> T_19_15.sp4_v_t_47
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.bnl_op_7 <X> T_19_15.lc_trk_g3_7
 (30 15)  (1012 255)  (1012 255)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (1023 255)  (1023 255)  LC_7 Logic Functioning bit
 (43 15)  (1025 255)  (1025 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (12 0)  (1048 240)  (1048 240)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_r_2
 (21 0)  (1057 240)  (1057 240)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g0_3
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1059 240)  (1059 240)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g0_3
 (24 0)  (1060 240)  (1060 240)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g0_3
 (25 0)  (1061 240)  (1061 240)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g0_2
 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 240)  (1071 240)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.input_2_0
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (52 0)  (1088 240)  (1088 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (1041 241)  (1041 241)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_b_0
 (21 1)  (1057 241)  (1057 241)  routing T_20_15.sp4_h_r_19 <X> T_20_15.lc_trk_g0_3
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 241)  (1059 241)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g0_2
 (24 1)  (1060 241)  (1060 241)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g0_2
 (25 1)  (1061 241)  (1061 241)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g0_2
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (48 1)  (1084 241)  (1084 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1089 241)  (1089 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (12 2)  (1048 242)  (1048 242)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_39
 (14 2)  (1050 242)  (1050 242)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (15 2)  (1051 242)  (1051 242)  routing T_20_15.lft_op_5 <X> T_20_15.lc_trk_g0_5
 (17 2)  (1053 242)  (1053 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 242)  (1054 242)  routing T_20_15.lft_op_5 <X> T_20_15.lc_trk_g0_5
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (11 3)  (1047 243)  (1047 243)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_39
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (15 3)  (1051 243)  (1051 243)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 243)  (1059 243)  routing T_20_15.sp4_h_r_6 <X> T_20_15.lc_trk_g0_6
 (24 3)  (1060 243)  (1060 243)  routing T_20_15.sp4_h_r_6 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1061 243)  (1061 243)  routing T_20_15.sp4_h_r_6 <X> T_20_15.lc_trk_g0_6
 (3 4)  (1039 244)  (1039 244)  routing T_20_15.sp12_v_b_0 <X> T_20_15.sp12_h_r_0
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (3 5)  (1039 245)  (1039 245)  routing T_20_15.sp12_v_b_0 <X> T_20_15.sp12_h_r_0
 (14 5)  (1050 245)  (1050 245)  routing T_20_15.sp12_h_r_16 <X> T_20_15.lc_trk_g1_0
 (16 5)  (1052 245)  (1052 245)  routing T_20_15.sp12_h_r_16 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 245)  (1059 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.sp4_h_l_7 <X> T_20_15.lc_trk_g1_2
 (8 6)  (1044 246)  (1044 246)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_h_l_41
 (10 6)  (1046 246)  (1046 246)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_h_l_41
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.top_op_5 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1057 246)  (1057 246)  routing T_20_15.sp4_h_l_10 <X> T_20_15.lc_trk_g1_7
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1059 246)  (1059 246)  routing T_20_15.sp4_h_l_10 <X> T_20_15.lc_trk_g1_7
 (24 6)  (1060 246)  (1060 246)  routing T_20_15.sp4_h_l_10 <X> T_20_15.lc_trk_g1_7
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (39 6)  (1075 246)  (1075 246)  LC_3 Logic Functioning bit
 (6 7)  (1042 247)  (1042 247)  routing T_20_15.sp4_h_r_3 <X> T_20_15.sp4_h_l_38
 (18 7)  (1054 247)  (1054 247)  routing T_20_15.top_op_5 <X> T_20_15.lc_trk_g1_5
 (21 7)  (1057 247)  (1057 247)  routing T_20_15.sp4_h_l_10 <X> T_20_15.lc_trk_g1_7
 (22 7)  (1058 247)  (1058 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 247)  (1060 247)  routing T_20_15.bot_op_6 <X> T_20_15.lc_trk_g1_6
 (27 7)  (1063 247)  (1063 247)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 247)  (1066 247)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1070 247)  (1070 247)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.input_2_3
 (35 7)  (1071 247)  (1071 247)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.input_2_3
 (3 8)  (1039 248)  (1039 248)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_v_b_1
 (4 8)  (1040 248)  (1040 248)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_v_b_6
 (9 8)  (1045 248)  (1045 248)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_r_7
 (14 8)  (1050 248)  (1050 248)  routing T_20_15.bnl_op_0 <X> T_20_15.lc_trk_g2_0
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (26 8)  (1062 248)  (1062 248)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 248)  (1076 248)  LC_4 Logic Functioning bit
 (42 8)  (1078 248)  (1078 248)  LC_4 Logic Functioning bit
 (46 8)  (1082 248)  (1082 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (1039 249)  (1039 249)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_v_b_1
 (5 9)  (1041 249)  (1041 249)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_v_b_6
 (6 9)  (1042 249)  (1042 249)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_h_r_6
 (14 9)  (1050 249)  (1050 249)  routing T_20_15.bnl_op_0 <X> T_20_15.lc_trk_g2_0
 (17 9)  (1053 249)  (1053 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_v_t_23 <X> T_20_15.lc_trk_g2_2
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (1077 249)  (1077 249)  LC_4 Logic Functioning bit
 (43 9)  (1079 249)  (1079 249)  LC_4 Logic Functioning bit
 (46 9)  (1082 249)  (1082 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (1039 250)  (1039 250)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_h_l_22
 (9 10)  (1045 250)  (1045 250)  routing T_20_15.sp4_h_r_4 <X> T_20_15.sp4_h_l_42
 (10 10)  (1046 250)  (1046 250)  routing T_20_15.sp4_h_r_4 <X> T_20_15.sp4_h_l_42
 (15 10)  (1051 250)  (1051 250)  routing T_20_15.tnr_op_5 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g2_0 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (3 11)  (1039 251)  (1039 251)  routing T_20_15.sp12_h_r_1 <X> T_20_15.sp12_h_l_22
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 251)  (1066 251)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 251)  (1070 251)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.input_2_5
 (14 12)  (1050 252)  (1050 252)  routing T_20_15.sp4_h_r_40 <X> T_20_15.lc_trk_g3_0
 (16 12)  (1052 252)  (1052 252)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g0_5 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (1078 252)  (1078 252)  LC_6 Logic Functioning bit
 (50 12)  (1086 252)  (1086 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1050 253)  (1050 253)  routing T_20_15.sp4_h_r_40 <X> T_20_15.lc_trk_g3_0
 (15 13)  (1051 253)  (1051 253)  routing T_20_15.sp4_h_r_40 <X> T_20_15.lc_trk_g3_0
 (16 13)  (1052 253)  (1052 253)  routing T_20_15.sp4_h_r_40 <X> T_20_15.lc_trk_g3_0
 (17 13)  (1053 253)  (1053 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1054 253)  (1054 253)  routing T_20_15.sp4_v_b_33 <X> T_20_15.lc_trk_g3_1
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (5 14)  (1041 254)  (1041 254)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_h_l_44
 (25 14)  (1061 254)  (1061 254)  routing T_20_15.sp4_h_r_38 <X> T_20_15.lc_trk_g3_6
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 254)  (1070 254)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 254)  (1071 254)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.input_2_7
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (37 14)  (1073 254)  (1073 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (42 14)  (1078 254)  (1078 254)  LC_7 Logic Functioning bit
 (48 14)  (1084 254)  (1084 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1087 254)  (1087 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (1044 255)  (1044 255)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_v_t_47
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.sp4_r_v_b_44 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 255)  (1059 255)  routing T_20_15.sp4_h_r_38 <X> T_20_15.lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.sp4_h_r_38 <X> T_20_15.lc_trk_g3_6
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 255)  (1066 255)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 255)  (1071 255)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.input_2_7
 (36 15)  (1072 255)  (1072 255)  LC_7 Logic Functioning bit
 (38 15)  (1074 255)  (1074 255)  LC_7 Logic Functioning bit
 (43 15)  (1079 255)  (1079 255)  LC_7 Logic Functioning bit
 (48 15)  (1084 255)  (1084 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_15

 (22 0)  (1112 240)  (1112 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1114 240)  (1114 240)  routing T_21_15.top_op_3 <X> T_21_15.lc_trk_g0_3
 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 240)  (1120 240)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 240)  (1125 240)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_0
 (39 0)  (1129 240)  (1129 240)  LC_0 Logic Functioning bit
 (45 0)  (1135 240)  (1135 240)  LC_0 Logic Functioning bit
 (46 0)  (1136 240)  (1136 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1137 240)  (1137 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1093 241)  (1093 241)  routing T_21_15.sp12_h_l_23 <X> T_21_15.sp12_v_b_0
 (5 1)  (1095 241)  (1095 241)  routing T_21_15.sp4_h_r_0 <X> T_21_15.sp4_v_b_0
 (10 1)  (1100 241)  (1100 241)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_b_1
 (15 1)  (1105 241)  (1105 241)  routing T_21_15.bot_op_0 <X> T_21_15.lc_trk_g0_0
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1111 241)  (1111 241)  routing T_21_15.top_op_3 <X> T_21_15.lc_trk_g0_3
 (28 1)  (1118 241)  (1118 241)  routing T_21_15.lc_trk_g2_0 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g0_3 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 241)  (1123 241)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (43 1)  (1133 241)  (1133 241)  LC_0 Logic Functioning bit
 (48 1)  (1138 241)  (1138 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (1142 241)  (1142 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 242)  (1111 242)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g0_7
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 242)  (1113 242)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g0_7
 (24 2)  (1114 242)  (1114 242)  routing T_21_15.sp4_h_l_2 <X> T_21_15.lc_trk_g0_7
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 243)  (1113 243)  routing T_21_15.sp4_v_b_22 <X> T_21_15.lc_trk_g0_6
 (24 3)  (1114 243)  (1114 243)  routing T_21_15.sp4_v_b_22 <X> T_21_15.lc_trk_g0_6
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp4_h_r_19 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 244)  (1113 244)  routing T_21_15.sp4_h_r_19 <X> T_21_15.lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.sp4_h_r_19 <X> T_21_15.lc_trk_g1_3
 (14 5)  (1104 245)  (1104 245)  routing T_21_15.sp12_h_r_16 <X> T_21_15.lc_trk_g1_0
 (16 5)  (1106 245)  (1106 245)  routing T_21_15.sp12_h_r_16 <X> T_21_15.lc_trk_g1_0
 (17 5)  (1107 245)  (1107 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.sp4_h_r_19 <X> T_21_15.lc_trk_g1_3
 (5 7)  (1095 247)  (1095 247)  routing T_21_15.sp4_h_l_38 <X> T_21_15.sp4_v_t_38
 (15 7)  (1105 247)  (1105 247)  routing T_21_15.bot_op_4 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1112 247)  (1112 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 247)  (1114 247)  routing T_21_15.top_op_6 <X> T_21_15.lc_trk_g1_6
 (25 7)  (1115 247)  (1115 247)  routing T_21_15.top_op_6 <X> T_21_15.lc_trk_g1_6
 (27 8)  (1117 248)  (1117 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 248)  (1125 248)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (14 9)  (1104 249)  (1104 249)  routing T_21_15.tnl_op_0 <X> T_21_15.lc_trk_g2_0
 (15 9)  (1105 249)  (1105 249)  routing T_21_15.tnl_op_0 <X> T_21_15.lc_trk_g2_0
 (17 9)  (1107 249)  (1107 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 249)  (1117 249)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1123 249)  (1123 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (35 9)  (1125 249)  (1125 249)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.input_2_4
 (26 10)  (1116 250)  (1116 250)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 250)  (1121 250)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (45 10)  (1135 250)  (1135 250)  LC_5 Logic Functioning bit
 (48 10)  (1138 250)  (1138 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1140 250)  (1140 250)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1142 250)  (1142 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (1105 251)  (1105 251)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g2_4
 (16 11)  (1106 251)  (1106 251)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 251)  (1113 251)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g2_6
 (24 11)  (1114 251)  (1114 251)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g2_6
 (25 11)  (1115 251)  (1115 251)  routing T_21_15.sp4_h_r_30 <X> T_21_15.lc_trk_g2_6
 (26 11)  (1116 251)  (1116 251)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 251)  (1121 251)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (40 11)  (1130 251)  (1130 251)  LC_5 Logic Functioning bit
 (46 11)  (1136 251)  (1136 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (1142 251)  (1142 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (1143 251)  (1143 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (1105 252)  (1105 252)  routing T_21_15.tnl_op_1 <X> T_21_15.lc_trk_g3_1
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (1117 252)  (1117 252)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 252)  (1121 252)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 252)  (1125 252)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_6
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (9 13)  (1099 253)  (1099 253)  routing T_21_15.sp4_v_t_47 <X> T_21_15.sp4_v_b_10
 (18 13)  (1108 253)  (1108 253)  routing T_21_15.tnl_op_1 <X> T_21_15.lc_trk_g3_1
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 253)  (1121 253)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 253)  (1122 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1123 253)  (1123 253)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_6
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.glb_netwk_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 254)  (1102 254)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_l_46
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (1128 254)  (1128 254)  LC_7 Logic Functioning bit
 (39 14)  (1129 254)  (1129 254)  LC_7 Logic Functioning bit
 (45 14)  (1135 254)  (1135 254)  LC_7 Logic Functioning bit
 (47 14)  (1137 254)  (1137 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1140 254)  (1140 254)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (1101 255)  (1101 255)  routing T_21_15.sp4_v_t_46 <X> T_21_15.sp4_h_l_46
 (15 15)  (1105 255)  (1105 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (16 15)  (1106 255)  (1106 255)  routing T_21_15.sp4_v_t_33 <X> T_21_15.lc_trk_g3_4
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (1117 255)  (1117 255)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 255)  (1118 255)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (38 15)  (1128 255)  (1128 255)  LC_7 Logic Functioning bit
 (52 15)  (1142 255)  (1142 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_22_15

 (3 0)  (1147 240)  (1147 240)  routing T_22_15.sp12_v_t_23 <X> T_22_15.sp12_v_b_0
 (4 0)  (1148 240)  (1148 240)  routing T_22_15.sp4_h_l_37 <X> T_22_15.sp4_v_b_0
 (5 1)  (1149 241)  (1149 241)  routing T_22_15.sp4_h_l_37 <X> T_22_15.sp4_v_b_0
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.bot_op_0 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 243)  (1167 243)  routing T_22_15.sp4_v_b_22 <X> T_22_15.lc_trk_g0_6
 (24 3)  (1168 243)  (1168 243)  routing T_22_15.sp4_v_b_22 <X> T_22_15.lc_trk_g0_6
 (9 4)  (1153 244)  (1153 244)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_4
 (10 4)  (1154 244)  (1154 244)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_4
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 244)  (1172 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 244)  (1174 244)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (18 5)  (1162 245)  (1162 245)  routing T_22_15.sp4_r_v_b_25 <X> T_22_15.lc_trk_g1_1
 (27 5)  (1171 245)  (1171 245)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1177 245)  (1177 245)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.input_2_2
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 246)  (1175 246)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (40 6)  (1184 246)  (1184 246)  LC_3 Logic Functioning bit
 (47 6)  (1191 246)  (1191 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 247)  (1177 247)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.input_2_3
 (35 7)  (1179 247)  (1179 247)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.input_2_3
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (46 7)  (1190 247)  (1190 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (10 8)  (1154 248)  (1154 248)  routing T_22_15.sp4_v_t_39 <X> T_22_15.sp4_h_r_7
 (12 8)  (1156 248)  (1156 248)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_h_r_8
 (21 8)  (1165 248)  (1165 248)  routing T_22_15.sp4_v_t_14 <X> T_22_15.lc_trk_g2_3
 (22 8)  (1166 248)  (1166 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1167 248)  (1167 248)  routing T_22_15.sp4_v_t_14 <X> T_22_15.lc_trk_g2_3
 (13 9)  (1157 249)  (1157 249)  routing T_22_15.sp4_h_l_40 <X> T_22_15.sp4_h_r_8
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (16 11)  (1160 251)  (1160 251)  routing T_22_15.sp12_v_b_12 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (16 12)  (1160 252)  (1160 252)  routing T_22_15.sp4_v_b_33 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.sp4_v_b_33 <X> T_22_15.lc_trk_g3_1
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (13 13)  (1157 253)  (1157 253)  routing T_22_15.sp4_v_t_43 <X> T_22_15.sp4_h_r_11
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.tnr_op_0 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (1162 253)  (1162 253)  routing T_22_15.sp4_v_b_33 <X> T_22_15.lc_trk_g3_1
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1167 253)  (1167 253)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g3_2
 (25 13)  (1169 253)  (1169 253)  routing T_22_15.sp4_h_l_15 <X> T_22_15.lc_trk_g3_2
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 253)  (1175 253)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 253)  (1176 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1178 253)  (1178 253)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.input_2_6
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (42 13)  (1186 253)  (1186 253)  LC_6 Logic Functioning bit
 (11 15)  (1155 255)  (1155 255)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_h_l_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_h_l_46
 (19 15)  (1163 255)  (1163 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 255)  (1167 255)  routing T_22_15.sp4_h_r_30 <X> T_22_15.lc_trk_g3_6
 (24 15)  (1168 255)  (1168 255)  routing T_22_15.sp4_h_r_30 <X> T_22_15.lc_trk_g3_6
 (25 15)  (1169 255)  (1169 255)  routing T_22_15.sp4_h_r_30 <X> T_22_15.lc_trk_g3_6


LogicTile_23_15

 (25 2)  (1223 242)  (1223 242)  routing T_23_15.sp4_h_l_11 <X> T_23_15.lc_trk_g0_6
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_h_r_6 <X> T_23_15.sp4_h_l_39
 (13 3)  (1211 243)  (1211 243)  routing T_23_15.sp4_h_r_6 <X> T_23_15.sp4_h_l_39
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1221 243)  (1221 243)  routing T_23_15.sp4_h_l_11 <X> T_23_15.lc_trk_g0_6
 (24 3)  (1222 243)  (1222 243)  routing T_23_15.sp4_h_l_11 <X> T_23_15.lc_trk_g0_6
 (25 3)  (1223 243)  (1223 243)  routing T_23_15.sp4_h_l_11 <X> T_23_15.lc_trk_g0_6
 (17 5)  (1215 245)  (1215 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (14 7)  (1212 247)  (1212 247)  routing T_23_15.sp12_h_r_20 <X> T_23_15.lc_trk_g1_4
 (16 7)  (1214 247)  (1214 247)  routing T_23_15.sp12_h_r_20 <X> T_23_15.lc_trk_g1_4
 (17 7)  (1215 247)  (1215 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1221 247)  (1221 247)  routing T_23_15.sp4_v_b_22 <X> T_23_15.lc_trk_g1_6
 (24 7)  (1222 247)  (1222 247)  routing T_23_15.sp4_v_b_22 <X> T_23_15.lc_trk_g1_6
 (25 8)  (1223 248)  (1223 248)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp4_h_r_42 <X> T_23_15.lc_trk_g2_2
 (9 10)  (1207 250)  (1207 250)  routing T_23_15.sp4_v_b_7 <X> T_23_15.sp4_h_l_42
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 250)  (1216 250)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5
 (26 10)  (1224 250)  (1224 250)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 250)  (1225 250)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 250)  (1226 250)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 250)  (1227 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 250)  (1229 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 250)  (1231 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 250)  (1232 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 250)  (1233 250)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.input_2_5
 (36 10)  (1234 250)  (1234 250)  LC_5 Logic Functioning bit
 (41 10)  (1239 250)  (1239 250)  LC_5 Logic Functioning bit
 (43 10)  (1241 250)  (1241 250)  LC_5 Logic Functioning bit
 (9 11)  (1207 251)  (1207 251)  routing T_23_15.sp4_v_b_7 <X> T_23_15.sp4_v_t_42
 (18 11)  (1216 251)  (1216 251)  routing T_23_15.sp4_v_b_37 <X> T_23_15.lc_trk_g2_5
 (26 11)  (1224 251)  (1224 251)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 251)  (1225 251)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 251)  (1227 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 251)  (1228 251)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 251)  (1229 251)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 251)  (1230 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1232 251)  (1232 251)  routing T_23_15.lc_trk_g1_4 <X> T_23_15.input_2_5
 (36 11)  (1234 251)  (1234 251)  LC_5 Logic Functioning bit
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (40 11)  (1238 251)  (1238 251)  LC_5 Logic Functioning bit
 (42 11)  (1240 251)  (1240 251)  LC_5 Logic Functioning bit
 (52 11)  (1250 251)  (1250 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (1219 252)  (1219 252)  routing T_23_15.sp4_h_r_43 <X> T_23_15.lc_trk_g3_3
 (22 12)  (1220 252)  (1220 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 252)  (1221 252)  routing T_23_15.sp4_h_r_43 <X> T_23_15.lc_trk_g3_3
 (24 12)  (1222 252)  (1222 252)  routing T_23_15.sp4_h_r_43 <X> T_23_15.lc_trk_g3_3
 (21 13)  (1219 253)  (1219 253)  routing T_23_15.sp4_h_r_43 <X> T_23_15.lc_trk_g3_3
 (21 14)  (1219 254)  (1219 254)  routing T_23_15.sp4_h_r_39 <X> T_23_15.lc_trk_g3_7
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 254)  (1221 254)  routing T_23_15.sp4_h_r_39 <X> T_23_15.lc_trk_g3_7
 (24 14)  (1222 254)  (1222 254)  routing T_23_15.sp4_h_r_39 <X> T_23_15.lc_trk_g3_7
 (29 14)  (1227 254)  (1227 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 254)  (1228 254)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 254)  (1233 254)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_7
 (36 14)  (1234 254)  (1234 254)  LC_7 Logic Functioning bit
 (37 14)  (1235 254)  (1235 254)  LC_7 Logic Functioning bit
 (46 14)  (1244 254)  (1244 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (1245 254)  (1245 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (1225 255)  (1225 255)  routing T_23_15.lc_trk_g1_0 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 255)  (1228 255)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 255)  (1229 255)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 255)  (1230 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1231 255)  (1231 255)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_7
 (36 15)  (1234 255)  (1234 255)  LC_7 Logic Functioning bit
 (37 15)  (1235 255)  (1235 255)  LC_7 Logic Functioning bit
 (39 15)  (1237 255)  (1237 255)  LC_7 Logic Functioning bit
 (40 15)  (1238 255)  (1238 255)  LC_7 Logic Functioning bit
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit
 (51 15)  (1249 255)  (1249 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_24_15

 (4 0)  (1256 240)  (1256 240)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_v_b_0
 (11 0)  (1263 240)  (1263 240)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_v_b_2
 (13 0)  (1265 240)  (1265 240)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_v_b_2
 (15 0)  (1267 240)  (1267 240)  routing T_24_15.top_op_1 <X> T_24_15.lc_trk_g0_1
 (17 0)  (1269 240)  (1269 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (12 1)  (1264 241)  (1264 241)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_v_b_2
 (18 1)  (1270 241)  (1270 241)  routing T_24_15.top_op_1 <X> T_24_15.lc_trk_g0_1
 (5 2)  (1257 242)  (1257 242)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_h_l_37
 (6 3)  (1258 243)  (1258 243)  routing T_24_15.sp4_v_t_37 <X> T_24_15.sp4_h_l_37
 (10 3)  (1262 243)  (1262 243)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_v_t_36
 (14 3)  (1266 243)  (1266 243)  routing T_24_15.sp4_h_r_4 <X> T_24_15.lc_trk_g0_4
 (15 3)  (1267 243)  (1267 243)  routing T_24_15.sp4_h_r_4 <X> T_24_15.lc_trk_g0_4
 (16 3)  (1268 243)  (1268 243)  routing T_24_15.sp4_h_r_4 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (4 4)  (1256 244)  (1256 244)  routing T_24_15.sp4_v_t_38 <X> T_24_15.sp4_v_b_3
 (5 4)  (1257 244)  (1257 244)  routing T_24_15.sp4_v_t_38 <X> T_24_15.sp4_h_r_3
 (8 4)  (1260 244)  (1260 244)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_h_r_4
 (10 4)  (1262 244)  (1262 244)  routing T_24_15.sp4_h_l_45 <X> T_24_15.sp4_h_r_4
 (13 4)  (1265 244)  (1265 244)  routing T_24_15.sp4_h_l_40 <X> T_24_15.sp4_v_b_5
 (12 5)  (1264 245)  (1264 245)  routing T_24_15.sp4_h_l_40 <X> T_24_15.sp4_v_b_5
 (14 5)  (1266 245)  (1266 245)  routing T_24_15.sp4_r_v_b_24 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (5 6)  (1257 246)  (1257 246)  routing T_24_15.sp4_v_t_38 <X> T_24_15.sp4_h_l_38
 (8 6)  (1260 246)  (1260 246)  routing T_24_15.sp4_v_t_47 <X> T_24_15.sp4_h_l_41
 (9 6)  (1261 246)  (1261 246)  routing T_24_15.sp4_v_t_47 <X> T_24_15.sp4_h_l_41
 (10 6)  (1262 246)  (1262 246)  routing T_24_15.sp4_v_t_47 <X> T_24_15.sp4_h_l_41
 (22 6)  (1274 246)  (1274 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1275 246)  (1275 246)  routing T_24_15.sp12_h_l_12 <X> T_24_15.lc_trk_g1_7
 (26 6)  (1278 246)  (1278 246)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 246)  (1279 246)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 246)  (1282 246)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 246)  (1283 246)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (43 6)  (1295 246)  (1295 246)  LC_3 Logic Functioning bit
 (6 7)  (1258 247)  (1258 247)  routing T_24_15.sp4_v_t_38 <X> T_24_15.sp4_h_l_38
 (12 7)  (1264 247)  (1264 247)  routing T_24_15.sp4_h_l_40 <X> T_24_15.sp4_v_t_40
 (15 7)  (1267 247)  (1267 247)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g1_4
 (16 7)  (1268 247)  (1268 247)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g1_4
 (17 7)  (1269 247)  (1269 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1279 247)  (1279 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 247)  (1280 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 247)  (1282 247)  routing T_24_15.lc_trk_g1_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 247)  (1284 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1286 247)  (1286 247)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.input_2_3
 (53 7)  (1305 247)  (1305 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (1256 248)  (1256 248)  routing T_24_15.sp4_h_l_43 <X> T_24_15.sp4_v_b_6
 (11 8)  (1263 248)  (1263 248)  routing T_24_15.sp4_h_l_39 <X> T_24_15.sp4_v_b_8
 (13 8)  (1265 248)  (1265 248)  routing T_24_15.sp4_h_l_39 <X> T_24_15.sp4_v_b_8
 (3 9)  (1255 249)  (1255 249)  routing T_24_15.sp12_h_l_22 <X> T_24_15.sp12_v_b_1
 (5 9)  (1257 249)  (1257 249)  routing T_24_15.sp4_h_l_43 <X> T_24_15.sp4_v_b_6
 (12 9)  (1264 249)  (1264 249)  routing T_24_15.sp4_h_l_39 <X> T_24_15.sp4_v_b_8
 (14 11)  (1266 251)  (1266 251)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g2_4
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g2_4
 (16 11)  (1268 251)  (1268 251)  routing T_24_15.sp4_h_l_17 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (4 12)  (1256 252)  (1256 252)  routing T_24_15.sp4_v_t_44 <X> T_24_15.sp4_v_b_9
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 252)  (1286 252)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 252)  (1287 252)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.input_2_6
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (37 12)  (1289 252)  (1289 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (47 12)  (1299 252)  (1299 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1300 252)  (1300 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (1305 252)  (1305 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (1278 253)  (1278 253)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 253)  (1284 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1285 253)  (1285 253)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.input_2_6
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (37 13)  (1289 253)  (1289 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (39 13)  (1291 253)  (1291 253)  LC_6 Logic Functioning bit
 (41 13)  (1293 253)  (1293 253)  LC_6 Logic Functioning bit
 (52 13)  (1304 253)  (1304 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (1274 254)  (1274 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 254)  (1275 254)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7
 (24 14)  (1276 254)  (1276 254)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1273 255)  (1273 255)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7


RAM_Tile_25_15

 (17 0)  (1323 240)  (1323 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1328 240)  (1328 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 240)  (1329 240)  routing T_25_15.sp12_h_r_11 <X> T_25_15.lc_trk_g0_3
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 241)  (1323 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1324 241)  (1324 241)  routing T_25_15.sp4_r_v_b_34 <X> T_25_15.lc_trk_g0_1
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 242)  (1311 242)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_h_l_37
 (22 2)  (1328 242)  (1328 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1331 242)  (1331 242)  routing T_25_15.sp4_h_l_3 <X> T_25_15.lc_trk_g0_6
 (6 3)  (1312 243)  (1312 243)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_h_l_37
 (21 3)  (1327 243)  (1327 243)  routing T_25_15.sp4_r_v_b_31 <X> T_25_15.lc_trk_g0_7
 (22 3)  (1328 243)  (1328 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 243)  (1329 243)  routing T_25_15.sp4_h_l_3 <X> T_25_15.lc_trk_g0_6
 (24 3)  (1330 243)  (1330 243)  routing T_25_15.sp4_h_l_3 <X> T_25_15.lc_trk_g0_6
 (26 3)  (1332 243)  (1332 243)  routing T_25_15.lc_trk_g0_3 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (13 4)  (1319 244)  (1319 244)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_v_b_5
 (26 4)  (1332 244)  (1332 244)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.input0_2
 (27 5)  (1333 245)  (1333 245)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (1321 246)  (1321 246)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g1_5
 (16 6)  (1322 246)  (1322 246)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g1_5
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (25 6)  (1331 246)  (1331 246)  routing T_25_15.lft_op_6 <X> T_25_15.lc_trk_g1_6
 (26 6)  (1332 246)  (1332 246)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_3
 (5 7)  (1311 247)  (1311 247)  routing T_25_15.sp4_h_l_38 <X> T_25_15.sp4_v_t_38
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1330 247)  (1330 247)  routing T_25_15.lft_op_6 <X> T_25_15.lc_trk_g1_6
 (26 7)  (1332 247)  (1332 247)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_3
 (27 7)  (1333 247)  (1333 247)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_3
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (4 8)  (1310 248)  (1310 248)  routing T_25_15.sp4_h_l_43 <X> T_25_15.sp4_v_b_6
 (22 8)  (1328 248)  (1328 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 248)  (1329 248)  routing T_25_15.sp4_v_b_43 <X> T_25_15.lc_trk_g2_3
 (24 8)  (1330 248)  (1330 248)  routing T_25_15.sp4_v_b_43 <X> T_25_15.lc_trk_g2_3
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.wire_bram/ram/WDATA_11
 (39 8)  (1345 248)  (1345 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (3 9)  (1309 249)  (1309 249)  routing T_25_15.sp12_h_l_22 <X> T_25_15.sp12_v_b_1
 (5 9)  (1311 249)  (1311 249)  routing T_25_15.sp4_h_l_43 <X> T_25_15.sp4_v_b_6
 (26 9)  (1332 249)  (1332 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (27 9)  (1333 249)  (1333 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (28 9)  (1334 249)  (1334 249)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (12 10)  (1318 250)  (1318 250)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_45
 (17 10)  (1323 250)  (1323 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_v_t_34 <X> T_25_15.lc_trk_g2_7
 (24 10)  (1330 250)  (1330 250)  routing T_25_15.sp4_v_t_34 <X> T_25_15.lc_trk_g2_7
 (25 10)  (1331 250)  (1331 250)  routing T_25_15.sp4_h_l_27 <X> T_25_15.lc_trk_g2_6
 (26 10)  (1332 250)  (1332 250)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (11 11)  (1317 251)  (1317 251)  routing T_25_15.sp4_v_t_45 <X> T_25_15.sp4_h_l_45
 (22 11)  (1328 251)  (1328 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 251)  (1329 251)  routing T_25_15.sp4_h_l_27 <X> T_25_15.lc_trk_g2_6
 (24 11)  (1330 251)  (1330 251)  routing T_25_15.sp4_h_l_27 <X> T_25_15.lc_trk_g2_6
 (26 11)  (1332 251)  (1332 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (28 11)  (1334 251)  (1334 251)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.input0_5
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 251)  (1339 251)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input2_5
 (35 11)  (1341 251)  (1341 251)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input2_5
 (21 12)  (1327 252)  (1327 252)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g3_3
 (22 12)  (1328 252)  (1328 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 252)  (1329 252)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g3_3
 (24 12)  (1330 252)  (1330 252)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g3_3
 (26 12)  (1332 252)  (1332 252)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (35 12)  (1341 252)  (1341 252)  routing T_25_15.lc_trk_g0_6 <X> T_25_15.input2_6
 (8 13)  (1314 253)  (1314 253)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_10
 (9 13)  (1315 253)  (1315 253)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_10
 (21 13)  (1327 253)  (1327 253)  routing T_25_15.sp4_h_r_43 <X> T_25_15.lc_trk_g3_3
 (26 13)  (1332 253)  (1332 253)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (28 13)  (1334 253)  (1334 253)  routing T_25_15.lc_trk_g2_6 <X> T_25_15.input0_6
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 253)  (1341 253)  routing T_25_15.lc_trk_g0_6 <X> T_25_15.input2_6
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 254)  (1321 254)  routing T_25_15.sp4_h_r_45 <X> T_25_15.lc_trk_g3_5
 (16 14)  (1322 254)  (1322 254)  routing T_25_15.sp4_h_r_45 <X> T_25_15.lc_trk_g3_5
 (17 14)  (1323 254)  (1323 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 254)  (1324 254)  routing T_25_15.sp4_h_r_45 <X> T_25_15.lc_trk_g3_5
 (35 14)  (1341 254)  (1341 254)  routing T_25_15.lc_trk_g0_7 <X> T_25_15.input2_7
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g3_5 <X> T_25_15.wire_bram/ram/RE
 (8 15)  (1314 255)  (1314 255)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_t_47
 (18 15)  (1324 255)  (1324 255)  routing T_25_15.sp4_h_r_45 <X> T_25_15.lc_trk_g3_5
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 255)  (1341 255)  routing T_25_15.lc_trk_g0_7 <X> T_25_15.input2_7


LogicTile_26_15

 (4 0)  (1352 240)  (1352 240)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_b_0
 (6 0)  (1354 240)  (1354 240)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_b_0
 (11 0)  (1359 240)  (1359 240)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_v_b_2
 (13 0)  (1361 240)  (1361 240)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_v_b_2
 (5 1)  (1353 241)  (1353 241)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_b_0
 (9 1)  (1357 241)  (1357 241)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_v_b_1
 (10 1)  (1358 241)  (1358 241)  routing T_26_15.sp4_v_t_40 <X> T_26_15.sp4_v_b_1
 (12 1)  (1360 241)  (1360 241)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_v_b_2
 (4 4)  (1352 244)  (1352 244)  routing T_26_15.sp4_h_l_38 <X> T_26_15.sp4_v_b_3
 (5 5)  (1353 245)  (1353 245)  routing T_26_15.sp4_h_l_38 <X> T_26_15.sp4_v_b_3
 (9 5)  (1357 245)  (1357 245)  routing T_26_15.sp4_v_t_45 <X> T_26_15.sp4_v_b_4
 (10 5)  (1358 245)  (1358 245)  routing T_26_15.sp4_v_t_45 <X> T_26_15.sp4_v_b_4
 (5 6)  (1353 246)  (1353 246)  routing T_26_15.sp4_v_t_44 <X> T_26_15.sp4_h_l_38
 (4 7)  (1352 247)  (1352 247)  routing T_26_15.sp4_v_t_44 <X> T_26_15.sp4_h_l_38
 (6 7)  (1354 247)  (1354 247)  routing T_26_15.sp4_v_t_44 <X> T_26_15.sp4_h_l_38
 (13 8)  (1361 248)  (1361 248)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_v_b_8
 (12 9)  (1360 249)  (1360 249)  routing T_26_15.sp4_h_l_45 <X> T_26_15.sp4_v_b_8
 (5 11)  (1353 251)  (1353 251)  routing T_26_15.sp4_h_l_43 <X> T_26_15.sp4_v_t_43


LogicTile_27_15

 (5 10)  (1407 250)  (1407 250)  routing T_27_15.sp4_v_t_43 <X> T_27_15.sp4_h_l_43
 (6 11)  (1408 251)  (1408 251)  routing T_27_15.sp4_v_t_43 <X> T_27_15.sp4_h_l_43


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_4_14

 (15 0)  (195 224)  (195 224)  routing T_4_14.sp12_h_r_1 <X> T_4_14.lc_trk_g0_1
 (17 0)  (197 224)  (197 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (198 224)  (198 224)  routing T_4_14.sp12_h_r_1 <X> T_4_14.lc_trk_g0_1
 (18 1)  (198 225)  (198 225)  routing T_4_14.sp12_h_r_1 <X> T_4_14.lc_trk_g0_1
 (4 2)  (184 226)  (184 226)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_v_t_37
 (5 3)  (185 227)  (185 227)  routing T_4_14.sp4_h_r_0 <X> T_4_14.sp4_v_t_37
 (14 5)  (194 229)  (194 229)  routing T_4_14.sp4_h_r_0 <X> T_4_14.lc_trk_g1_0
 (15 5)  (195 229)  (195 229)  routing T_4_14.sp4_h_r_0 <X> T_4_14.lc_trk_g1_0
 (16 5)  (196 229)  (196 229)  routing T_4_14.sp4_h_r_0 <X> T_4_14.lc_trk_g1_0
 (17 5)  (197 229)  (197 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 12)  (209 236)  (209 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 236)  (212 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 236)  (214 236)  routing T_4_14.lc_trk_g1_0 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 236)  (216 236)  LC_6 Logic Functioning bit
 (38 12)  (218 236)  (218 236)  LC_6 Logic Functioning bit
 (52 12)  (232 236)  (232 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (216 237)  (216 237)  LC_6 Logic Functioning bit
 (38 13)  (218 237)  (218 237)  LC_6 Logic Functioning bit


LogicTile_6_14

 (8 11)  (296 235)  (296 235)  routing T_6_14.sp4_h_r_1 <X> T_6_14.sp4_v_t_42
 (9 11)  (297 235)  (297 235)  routing T_6_14.sp4_h_r_1 <X> T_6_14.sp4_v_t_42
 (10 11)  (298 235)  (298 235)  routing T_6_14.sp4_h_r_1 <X> T_6_14.sp4_v_t_42


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 225)  (418 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (419 225)  (419 225)  routing T_8_14.sp12_h_r_10 <X> T_8_14.lc_trk_g0_2
 (28 1)  (424 225)  (424 225)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (5 2)  (401 226)  (401 226)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 226)  (417 226)  routing T_8_14.sp4_v_t_2 <X> T_8_14.lc_trk_g0_7
 (22 2)  (418 226)  (418 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (419 226)  (419 226)  routing T_8_14.sp4_v_t_2 <X> T_8_14.lc_trk_g0_7
 (26 2)  (422 226)  (422 226)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_1
 (4 3)  (400 227)  (400 227)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_h_l_37
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 227)  (417 227)  routing T_8_14.sp4_v_t_2 <X> T_8_14.lc_trk_g0_7
 (27 3)  (423 227)  (423 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_1
 (28 3)  (424 227)  (424 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (396 228)  (396 228)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (396 229)  (396 229)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g3_3 <X> T_8_14.wire_bram/ram/WCLKE
 (26 5)  (422 229)  (422 229)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (14 6)  (410 230)  (410 230)  routing T_8_14.sp12_h_l_3 <X> T_8_14.lc_trk_g1_4
 (26 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (14 7)  (410 231)  (410 231)  routing T_8_14.sp12_h_l_3 <X> T_8_14.lc_trk_g1_4
 (15 7)  (411 231)  (411 231)  routing T_8_14.sp12_h_l_3 <X> T_8_14.lc_trk_g1_4
 (17 7)  (413 231)  (413 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (422 231)  (422 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (28 7)  (424 231)  (424 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (17 8)  (413 232)  (413 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 232)  (418 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_16 lc_trk_g2_3
 (23 8)  (419 232)  (419 232)  routing T_8_14.sp12_v_t_16 <X> T_8_14.lc_trk_g2_3
 (26 8)  (422 232)  (422 232)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (28 8)  (424 232)  (424 232)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (14 9)  (410 233)  (410 233)  routing T_8_14.sp4_r_v_b_32 <X> T_8_14.lc_trk_g2_0
 (17 9)  (413 233)  (413 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (414 233)  (414 233)  routing T_8_14.sp4_r_v_b_33 <X> T_8_14.lc_trk_g2_1
 (21 9)  (417 233)  (417 233)  routing T_8_14.sp12_v_t_16 <X> T_8_14.lc_trk_g2_3
 (26 9)  (422 233)  (422 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (27 9)  (423 233)  (423 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (28 9)  (424 233)  (424 233)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (14 10)  (410 234)  (410 234)  routing T_8_14.sp4_h_r_44 <X> T_8_14.lc_trk_g2_4
 (26 10)  (422 234)  (422 234)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input0_5
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_h_r_44 <X> T_8_14.lc_trk_g2_4
 (15 11)  (411 235)  (411 235)  routing T_8_14.sp4_h_r_44 <X> T_8_14.lc_trk_g2_4
 (16 11)  (412 235)  (412 235)  routing T_8_14.sp4_h_r_44 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (418 235)  (418 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (419 235)  (419 235)  routing T_8_14.sp12_v_t_21 <X> T_8_14.lc_trk_g2_6
 (25 11)  (421 235)  (421 235)  routing T_8_14.sp12_v_t_21 <X> T_8_14.lc_trk_g2_6
 (27 11)  (423 235)  (423 235)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 235)  (428 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (429 235)  (429 235)  routing T_8_14.lc_trk_g2_1 <X> T_8_14.input2_5
 (21 12)  (417 236)  (417 236)  routing T_8_14.sp4_v_t_22 <X> T_8_14.lc_trk_g3_3
 (22 12)  (418 236)  (418 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 236)  (419 236)  routing T_8_14.sp4_v_t_22 <X> T_8_14.lc_trk_g3_3
 (25 12)  (421 236)  (421 236)  routing T_8_14.sp4_h_r_42 <X> T_8_14.lc_trk_g3_2
 (26 12)  (422 236)  (422 236)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (35 12)  (431 236)  (431 236)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.input2_6
 (21 13)  (417 237)  (417 237)  routing T_8_14.sp4_v_t_22 <X> T_8_14.lc_trk_g3_3
 (22 13)  (418 237)  (418 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (419 237)  (419 237)  routing T_8_14.sp4_h_r_42 <X> T_8_14.lc_trk_g3_2
 (24 13)  (420 237)  (420 237)  routing T_8_14.sp4_h_r_42 <X> T_8_14.lc_trk_g3_2
 (25 13)  (421 237)  (421 237)  routing T_8_14.sp4_h_r_42 <X> T_8_14.lc_trk_g3_2
 (26 13)  (422 237)  (422 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 237)  (428 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (429 237)  (429 237)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.input2_6
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (4 14)  (400 238)  (400 238)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_v_t_44
 (14 14)  (410 238)  (410 238)  routing T_8_14.sp4_v_t_25 <X> T_8_14.lc_trk_g3_4
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (417 238)  (417 238)  routing T_8_14.sp4_h_l_26 <X> T_8_14.lc_trk_g3_7
 (22 14)  (418 238)  (418 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 238)  (419 238)  routing T_8_14.sp4_h_l_26 <X> T_8_14.lc_trk_g3_7
 (24 14)  (420 238)  (420 238)  routing T_8_14.sp4_h_l_26 <X> T_8_14.lc_trk_g3_7
 (25 14)  (421 238)  (421 238)  routing T_8_14.sp4_v_b_38 <X> T_8_14.lc_trk_g3_6
 (35 14)  (431 238)  (431 238)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.input2_7
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (5 15)  (401 239)  (401 239)  routing T_8_14.sp4_h_r_9 <X> T_8_14.sp4_v_t_44
 (14 15)  (410 239)  (410 239)  routing T_8_14.sp4_v_t_25 <X> T_8_14.lc_trk_g3_4
 (16 15)  (412 239)  (412 239)  routing T_8_14.sp4_v_t_25 <X> T_8_14.lc_trk_g3_4
 (17 15)  (413 239)  (413 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (22 15)  (418 239)  (418 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (419 239)  (419 239)  routing T_8_14.sp4_v_b_38 <X> T_8_14.lc_trk_g3_6
 (25 15)  (421 239)  (421 239)  routing T_8_14.sp4_v_b_38 <X> T_8_14.lc_trk_g3_6
 (26 15)  (422 239)  (422 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_7
 (27 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_7
 (28 15)  (424 239)  (424 239)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 239)  (431 239)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.input2_7


LogicTile_9_14

 (15 0)  (453 224)  (453 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (16 0)  (454 224)  (454 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (17 0)  (455 224)  (455 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 224)  (456 224)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g0_1
 (25 0)  (463 224)  (463 224)  routing T_9_14.wire_logic_cluster/lc_2/out <X> T_9_14.lc_trk_g0_2
 (8 1)  (446 225)  (446 225)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_v_b_1
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 226)  (442 226)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_v_t_37
 (6 2)  (444 226)  (444 226)  routing T_9_14.sp4_v_b_4 <X> T_9_14.sp4_v_t_37
 (12 2)  (450 226)  (450 226)  routing T_9_14.sp4_h_r_11 <X> T_9_14.sp4_h_l_39
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 226)  (461 226)  routing T_9_14.sp4_v_b_23 <X> T_9_14.lc_trk_g0_7
 (24 2)  (462 226)  (462 226)  routing T_9_14.sp4_v_b_23 <X> T_9_14.lc_trk_g0_7
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (47 2)  (485 226)  (485 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (13 3)  (451 227)  (451 227)  routing T_9_14.sp4_h_r_11 <X> T_9_14.sp4_h_l_39
 (14 3)  (452 227)  (452 227)  routing T_9_14.top_op_4 <X> T_9_14.lc_trk_g0_4
 (15 3)  (453 227)  (453 227)  routing T_9_14.top_op_4 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 227)  (471 227)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.input_2_1
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (43 3)  (481 227)  (481 227)  LC_1 Logic Functioning bit
 (15 4)  (453 228)  (453 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 228)  (456 228)  routing T_9_14.sp4_h_r_9 <X> T_9_14.lc_trk_g1_1
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 228)  (471 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (42 4)  (480 228)  (480 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (46 4)  (484 228)  (484 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (10 5)  (448 229)  (448 229)  routing T_9_14.sp4_h_r_11 <X> T_9_14.sp4_v_b_4
 (12 5)  (450 229)  (450 229)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_v_b_5
 (21 5)  (459 229)  (459 229)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 229)  (473 229)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.input_2_2
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (47 5)  (485 229)  (485 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (451 230)  (451 230)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_v_t_40
 (21 6)  (459 230)  (459 230)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (450 231)  (450 231)  routing T_9_14.sp4_h_r_5 <X> T_9_14.sp4_v_t_40
 (17 8)  (455 232)  (455 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 232)  (456 232)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g2_1
 (5 9)  (443 233)  (443 233)  routing T_9_14.sp4_h_r_6 <X> T_9_14.sp4_v_b_6
 (4 10)  (442 234)  (442 234)  routing T_9_14.sp4_h_r_6 <X> T_9_14.sp4_v_t_43
 (9 10)  (447 234)  (447 234)  routing T_9_14.sp4_h_r_4 <X> T_9_14.sp4_h_l_42
 (10 10)  (448 234)  (448 234)  routing T_9_14.sp4_h_r_4 <X> T_9_14.sp4_h_l_42
 (16 10)  (454 234)  (454 234)  routing T_9_14.sp12_v_t_10 <X> T_9_14.lc_trk_g2_5
 (17 10)  (455 234)  (455 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 234)  (461 234)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (24 10)  (462 234)  (462 234)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (26 10)  (464 234)  (464 234)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 234)  (465 234)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 234)  (467 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 234)  (472 234)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (43 10)  (481 234)  (481 234)  LC_5 Logic Functioning bit
 (5 11)  (443 235)  (443 235)  routing T_9_14.sp4_h_r_6 <X> T_9_14.sp4_v_t_43
 (8 11)  (446 235)  (446 235)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_v_t_42
 (9 11)  (447 235)  (447 235)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_v_t_42
 (10 11)  (448 235)  (448 235)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_v_t_42
 (21 11)  (459 235)  (459 235)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 235)  (466 235)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 235)  (469 235)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (6 12)  (444 236)  (444 236)  routing T_9_14.sp4_h_r_4 <X> T_9_14.sp4_v_b_9
 (13 12)  (451 236)  (451 236)  routing T_9_14.sp4_v_t_46 <X> T_9_14.sp4_v_b_11
 (27 12)  (465 236)  (465 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 236)  (466 236)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (50 12)  (488 236)  (488 236)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (442 237)  (442 237)  routing T_9_14.sp4_v_t_41 <X> T_9_14.sp4_h_r_9
 (15 13)  (453 237)  (453 237)  routing T_9_14.tnr_op_0 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (31 13)  (469 237)  (469 237)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (41 13)  (479 237)  (479 237)  LC_6 Logic Functioning bit
 (43 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (25 14)  (463 238)  (463 238)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (38 14)  (476 238)  (476 238)  LC_7 Logic Functioning bit
 (39 14)  (477 238)  (477 238)  LC_7 Logic Functioning bit
 (40 14)  (478 238)  (478 238)  LC_7 Logic Functioning bit
 (41 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (45 14)  (483 238)  (483 238)  LC_7 Logic Functioning bit
 (50 14)  (488 238)  (488 238)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (442 239)  (442 239)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_h_l_44
 (6 15)  (444 239)  (444 239)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_h_l_44
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (462 239)  (462 239)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (25 15)  (463 239)  (463 239)  routing T_9_14.sp12_v_b_6 <X> T_9_14.lc_trk_g3_6
 (38 15)  (476 239)  (476 239)  LC_7 Logic Functioning bit
 (39 15)  (477 239)  (477 239)  LC_7 Logic Functioning bit
 (40 15)  (478 239)  (478 239)  LC_7 Logic Functioning bit
 (41 15)  (479 239)  (479 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (2 0)  (494 224)  (494 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (513 224)  (513 224)  routing T_10_14.bnr_op_3 <X> T_10_14.lc_trk_g0_3
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (517 224)  (517 224)  routing T_10_14.bnr_op_2 <X> T_10_14.lc_trk_g0_2
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 224)  (523 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (40 0)  (532 224)  (532 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (48 0)  (540 224)  (540 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (513 225)  (513 225)  routing T_10_14.bnr_op_3 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.bnr_op_2 <X> T_10_14.lc_trk_g0_2
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 225)  (525 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_0
 (35 1)  (527 225)  (527 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 226)  (510 226)  routing T_10_14.bnr_op_5 <X> T_10_14.lc_trk_g0_5
 (25 2)  (517 226)  (517 226)  routing T_10_14.bnr_op_6 <X> T_10_14.lc_trk_g0_6
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 226)  (522 226)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 226)  (527 226)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.input_2_1
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (37 2)  (529 226)  (529 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (39 2)  (531 226)  (531 226)  LC_1 Logic Functioning bit
 (40 2)  (532 226)  (532 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (48 2)  (540 226)  (540 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (18 3)  (510 227)  (510 227)  routing T_10_14.bnr_op_5 <X> T_10_14.lc_trk_g0_5
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 227)  (517 227)  routing T_10_14.bnr_op_6 <X> T_10_14.lc_trk_g0_6
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 227)  (520 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 227)  (522 227)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 227)  (523 227)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (40 3)  (532 227)  (532 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (12 5)  (504 229)  (504 229)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_b_5
 (2 6)  (494 230)  (494 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (13 6)  (505 230)  (505 230)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_40
 (21 6)  (513 230)  (513 230)  routing T_10_14.bnr_op_7 <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (12 7)  (504 231)  (504 231)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_v_t_40
 (15 7)  (507 231)  (507 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (16 7)  (508 231)  (508 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (513 231)  (513 231)  routing T_10_14.bnr_op_7 <X> T_10_14.lc_trk_g1_7
 (14 12)  (506 236)  (506 236)  routing T_10_14.rgt_op_0 <X> T_10_14.lc_trk_g3_0
 (15 13)  (507 237)  (507 237)  routing T_10_14.rgt_op_0 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (516 238)  (516 238)  routing T_10_14.tnr_op_7 <X> T_10_14.lc_trk_g3_7


LogicTile_11_14

 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (583 224)  (583 224)  LC_0 Logic Functioning bit
 (39 0)  (585 224)  (585 224)  LC_0 Logic Functioning bit
 (41 0)  (587 224)  (587 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (46 0)  (592 224)  (592 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (39 1)  (585 225)  (585 225)  LC_0 Logic Functioning bit
 (41 1)  (587 225)  (587 225)  LC_0 Logic Functioning bit
 (43 1)  (589 225)  (589 225)  LC_0 Logic Functioning bit
 (49 1)  (595 225)  (595 225)  Carry_In_Mux bit 

 (51 1)  (597 225)  (597 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 228)  (560 228)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (14 5)  (560 229)  (560 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (16 5)  (562 229)  (562 229)  routing T_11_14.sp4_h_l_5 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (561 230)  (561 230)  routing T_11_14.sp4_h_r_21 <X> T_11_14.lc_trk_g1_5
 (16 6)  (562 230)  (562 230)  routing T_11_14.sp4_h_r_21 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.sp4_h_r_21 <X> T_11_14.lc_trk_g1_5
 (18 7)  (564 231)  (564 231)  routing T_11_14.sp4_h_r_21 <X> T_11_14.lc_trk_g1_5
 (8 10)  (554 234)  (554 234)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_42
 (9 10)  (555 234)  (555 234)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_42
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 239)  (546 239)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (14 0)  (614 224)  (614 224)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g0_0
 (25 0)  (625 224)  (625 224)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 224)  (640 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (15 1)  (615 225)  (615 225)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (14 4)  (614 228)  (614 228)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g1_0
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g1_1
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.bot_op_2 <X> T_12_14.lc_trk_g1_2
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (15 6)  (615 230)  (615 230)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g1_5
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (47 6)  (647 230)  (647 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (47 7)  (647 231)  (647 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 231)  (648 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 231)  (651 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (621 232)  (621 232)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (21 9)  (621 233)  (621 233)  routing T_12_14.bnl_op_3 <X> T_12_14.lc_trk_g2_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.bnl_op_2 <X> T_12_14.lc_trk_g2_2
 (14 10)  (614 234)  (614 234)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.bnl_op_5 <X> T_12_14.lc_trk_g2_5
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (14 11)  (614 235)  (614 235)  routing T_12_14.bnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 235)  (618 235)  routing T_12_14.bnl_op_5 <X> T_12_14.lc_trk_g2_5
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_r_v_b_38 <X> T_12_14.lc_trk_g2_6
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (51 11)  (651 235)  (651 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.bnl_op_1 <X> T_12_14.lc_trk_g3_1
 (18 13)  (618 237)  (618 237)  routing T_12_14.bnl_op_1 <X> T_12_14.lc_trk_g3_1
 (21 14)  (621 238)  (621 238)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g3_6
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (21 15)  (621 239)  (621 239)  routing T_12_14.bnl_op_7 <X> T_12_14.lc_trk_g3_7
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.bnl_op_6 <X> T_12_14.lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0


LogicTile_13_14

 (8 2)  (662 226)  (662 226)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_h_l_36
 (10 2)  (664 226)  (664 226)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_h_l_36
 (8 6)  (662 230)  (662 230)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_h_l_41
 (10 6)  (664 230)  (664 230)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_h_l_41
 (11 15)  (665 239)  (665 239)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_h_l_46
 (13 15)  (667 239)  (667 239)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_h_l_46


LogicTile_14_14

 (15 0)  (723 224)  (723 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (16 0)  (724 224)  (724 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (18 1)  (726 225)  (726 225)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g0_1
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 226)  (723 226)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g0_5
 (16 2)  (724 226)  (724 226)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g0_5
 (5 4)  (713 228)  (713 228)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_r_3
 (6 5)  (714 229)  (714 229)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_r_3
 (12 10)  (720 234)  (720 234)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_l_45
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (40 12)  (748 236)  (748 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (51 12)  (759 236)  (759 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (19 15)  (727 239)  (727 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_14

 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 224)  (802 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (13 1)  (775 225)  (775 225)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_h_r_2
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (767 228)  (767 228)  routing T_15_14.sp4_v_b_3 <X> T_15_14.sp4_h_r_3
 (14 4)  (776 228)  (776 228)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g1_0
 (21 4)  (783 228)  (783 228)  routing T_15_14.sp4_v_b_3 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_v_b_3 <X> T_15_14.lc_trk_g1_3
 (6 5)  (768 229)  (768 229)  routing T_15_14.sp4_v_b_3 <X> T_15_14.sp4_h_r_3
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (776 230)  (776 230)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g1_4
 (14 7)  (776 231)  (776 231)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g1_4
 (16 7)  (778 231)  (778 231)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g1_6
 (3 10)  (765 234)  (765 234)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (3 11)  (765 235)  (765 235)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 238)  (783 238)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_7
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (0 15)  (762 239)  (762 239)  routing T_15_14.glb_netwk_2 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (21 15)  (783 239)  (783 239)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 239)  (796 239)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit
 (48 15)  (810 239)  (810 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_14

 (25 0)  (841 224)  (841 224)  routing T_16_14.sp4_h_l_7 <X> T_16_14.lc_trk_g0_2
 (4 1)  (820 225)  (820 225)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_r_0
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 225)  (839 225)  routing T_16_14.sp4_h_l_7 <X> T_16_14.lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.sp4_h_l_7 <X> T_16_14.lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.sp4_h_l_7 <X> T_16_14.lc_trk_g0_2
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 226)  (820 226)  routing T_16_14.sp4_h_r_6 <X> T_16_14.sp4_v_t_37
 (6 2)  (822 226)  (822 226)  routing T_16_14.sp4_h_r_6 <X> T_16_14.sp4_v_t_37
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 226)  (839 226)  routing T_16_14.sp4_h_r_7 <X> T_16_14.lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.sp4_h_r_7 <X> T_16_14.lc_trk_g0_7
 (5 3)  (821 227)  (821 227)  routing T_16_14.sp4_h_r_6 <X> T_16_14.sp4_v_t_37
 (8 3)  (824 227)  (824 227)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_36
 (9 3)  (825 227)  (825 227)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_36
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (837 227)  (837 227)  routing T_16_14.sp4_h_r_7 <X> T_16_14.lc_trk_g0_7
 (0 6)  (816 230)  (816 230)  routing T_16_14.glb_netwk_2 <X> T_16_14.glb2local_0
 (1 6)  (817 230)  (817 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (856 230)  (856 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (52 6)  (868 230)  (868 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (46 7)  (862 231)  (862 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (2 8)  (818 232)  (818 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (15 11)  (831 235)  (831 235)  routing T_16_14.tnr_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp4_r_v_b_37 <X> T_16_14.lc_trk_g2_5
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 235)  (846 235)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 236)  (846 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (47 12)  (863 236)  (863 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (869 236)  (869 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (25 14)  (841 238)  (841 238)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g3_6
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_14

 (16 0)  (890 224)  (890 224)  routing T_17_14.sp4_v_b_9 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 224)  (892 224)  routing T_17_14.sp4_v_b_9 <X> T_17_14.lc_trk_g0_1
 (25 0)  (899 224)  (899 224)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g0_2
 (18 1)  (892 225)  (892 225)  routing T_17_14.sp4_v_b_9 <X> T_17_14.lc_trk_g0_1
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_h_l_7 <X> T_17_14.lc_trk_g0_2
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 226)  (878 226)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_v_t_37
 (5 2)  (879 226)  (879 226)  routing T_17_14.sp4_v_b_0 <X> T_17_14.sp4_h_l_37
 (6 2)  (880 226)  (880 226)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_v_t_37
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g0_5
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (914 226)  (914 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (892 227)  (892 227)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g0_5
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (40 4)  (914 228)  (914 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (925 228)  (925 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (40 5)  (914 229)  (914 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (0 6)  (874 230)  (874 230)  routing T_17_14.glb_netwk_2 <X> T_17_14.glb2local_0
 (1 6)  (875 230)  (875 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (9 6)  (883 230)  (883 230)  routing T_17_14.sp4_v_b_4 <X> T_17_14.sp4_h_l_41
 (12 6)  (886 230)  (886 230)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_h_l_40
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.input_2_3
 (40 6)  (914 230)  (914 230)  LC_3 Logic Functioning bit
 (13 7)  (887 231)  (887 231)  routing T_17_14.sp4_h_r_2 <X> T_17_14.sp4_h_l_40
 (14 7)  (888 231)  (888 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (11 8)  (885 232)  (885 232)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (15 8)  (889 232)  (889 232)  routing T_17_14.tnr_op_1 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (895 232)  (895 232)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g2_3
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp4_v_t_14 <X> T_17_14.lc_trk_g2_3
 (25 8)  (899 232)  (899 232)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g2_2
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 232)  (914 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (3 9)  (877 233)  (877 233)  routing T_17_14.sp12_h_l_22 <X> T_17_14.sp12_v_b_1
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (14 10)  (888 234)  (888 234)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g2_4
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g2_5
 (25 10)  (899 234)  (899 234)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g2_6
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (40 10)  (914 234)  (914 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (11 11)  (885 235)  (885 235)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (48 11)  (922 235)  (922 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (5 12)  (879 236)  (879 236)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_r_9
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (50 12)  (924 236)  (924 236)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 237)  (897 237)  routing T_17_14.sp4_h_l_15 <X> T_17_14.lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.sp4_h_l_15 <X> T_17_14.lc_trk_g3_2
 (25 13)  (899 237)  (899 237)  routing T_17_14.sp4_h_l_15 <X> T_17_14.lc_trk_g3_2
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 226)  (931 226)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23
 (15 2)  (943 226)  (943 226)  routing T_18_14.lft_op_5 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 226)  (946 226)  routing T_18_14.lft_op_5 <X> T_18_14.lc_trk_g0_5
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 226)  (968 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (3 3)  (931 227)  (931 227)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23
 (14 3)  (942 227)  (942 227)  routing T_18_14.top_op_4 <X> T_18_14.lc_trk_g0_4
 (15 3)  (943 227)  (943 227)  routing T_18_14.top_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 228)  (968 228)  LC_2 Logic Functioning bit
 (42 4)  (970 228)  (970 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_r_v_b_25 <X> T_18_14.lc_trk_g1_1
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp4_h_r_2 <X> T_18_14.lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (51 5)  (979 229)  (979 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (942 230)  (942 230)  routing T_18_14.wire_logic_cluster/lc_4/out <X> T_18_14.lc_trk_g1_4
 (21 6)  (949 230)  (949 230)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (933 231)  (933 231)  routing T_18_14.sp4_h_l_38 <X> T_18_14.sp4_v_t_38
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (953 232)  (953 232)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g2_2
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 232)  (968 232)  LC_4 Logic Functioning bit
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (52 8)  (980 232)  (980 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g2_2
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (19 10)  (947 234)  (947 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (953 234)  (953 234)  routing T_18_14.sp4_v_b_30 <X> T_18_14.lc_trk_g2_6
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (51 10)  (979 234)  (979 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 235)  (951 235)  routing T_18_14.sp4_v_b_30 <X> T_18_14.lc_trk_g2_6
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (962 235)  (962 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_5
 (35 11)  (963 235)  (963 235)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_5
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (38 11)  (966 235)  (966 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g3_1
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (953 236)  (953 236)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g3_2
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_r_v_b_43 <X> T_18_14.lc_trk_g3_3
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (968 238)  (968 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (51 14)  (979 238)  (979 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 224)  (1005 224)  routing T_19_14.sp12_h_r_11 <X> T_19_14.lc_trk_g0_3
 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (15 1)  (997 225)  (997 225)  routing T_19_14.sp4_v_t_5 <X> T_19_14.lc_trk_g0_0
 (16 1)  (998 225)  (998 225)  routing T_19_14.sp4_v_t_5 <X> T_19_14.lc_trk_g0_0
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 225)  (1009 225)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_0
 (34 1)  (1016 225)  (1016 225)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_0
 (35 1)  (1017 225)  (1017 225)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.input_2_0
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (47 1)  (1029 225)  (1029 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 226)  (1004 226)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_b_3
 (6 4)  (988 228)  (988 228)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_b_3
 (14 4)  (996 228)  (996 228)  routing T_19_14.wire_logic_cluster/lc_0/out <X> T_19_14.lc_trk_g1_0
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 228)  (1012 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (5 5)  (987 229)  (987 229)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_v_b_3
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 229)  (1014 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 229)  (1015 229)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.input_2_2
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (38 5)  (1020 229)  (1020 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (47 5)  (1029 229)  (1029 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 230)  (1006 230)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 230)  (1013 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 230)  (1016 230)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 230)  (1022 230)  LC_3 Logic Functioning bit
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_l_38 <X> T_19_14.sp4_v_t_38
 (21 7)  (1003 231)  (1003 231)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (25 8)  (1007 232)  (1007 232)  routing T_19_14.wire_logic_cluster/lc_2/out <X> T_19_14.lc_trk_g2_2
 (14 9)  (996 233)  (996 233)  routing T_19_14.sp4_r_v_b_32 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 10)  (990 234)  (990 234)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_42
 (9 10)  (991 234)  (991 234)  routing T_19_14.sp4_v_t_42 <X> T_19_14.sp4_h_l_42
 (21 10)  (1003 234)  (1003 234)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g2_7
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 12)  (982 236)  (982 236)  routing T_19_14.glb_netwk_2 <X> T_19_14.glb2local_3
 (1 12)  (983 236)  (983 236)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (25 12)  (1007 236)  (1007 236)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 236)  (1022 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (51 12)  (1033 236)  (1033 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 237)  (1005 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (24 13)  (1006 237)  (1006 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (25 13)  (1007 237)  (1007 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (1022 237)  (1022 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (15 14)  (997 238)  (997 238)  routing T_19_14.sp4_h_l_24 <X> T_19_14.lc_trk_g3_5
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_h_l_24 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 238)  (1000 238)  routing T_19_14.sp4_h_l_24 <X> T_19_14.lc_trk_g3_5
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (37 14)  (1019 238)  (1019 238)  LC_7 Logic Functioning bit
 (50 14)  (1032 238)  (1032 238)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp4_r_v_b_47 <X> T_19_14.lc_trk_g3_7
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (10 0)  (1046 224)  (1046 224)  routing T_20_14.sp4_v_t_45 <X> T_20_14.sp4_h_r_1
 (15 0)  (1051 224)  (1051 224)  routing T_20_14.sp4_h_r_1 <X> T_20_14.lc_trk_g0_1
 (16 0)  (1052 224)  (1052 224)  routing T_20_14.sp4_h_r_1 <X> T_20_14.lc_trk_g0_1
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (1057 224)  (1057 224)  routing T_20_14.lft_op_3 <X> T_20_14.lc_trk_g0_3
 (22 0)  (1058 224)  (1058 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 224)  (1060 224)  routing T_20_14.lft_op_3 <X> T_20_14.lc_trk_g0_3
 (9 1)  (1045 225)  (1045 225)  routing T_20_14.sp4_v_t_36 <X> T_20_14.sp4_v_b_1
 (18 1)  (1054 225)  (1054 225)  routing T_20_14.sp4_h_r_1 <X> T_20_14.lc_trk_g0_1
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 227)  (1059 227)  routing T_20_14.sp4_h_r_6 <X> T_20_14.lc_trk_g0_6
 (24 3)  (1060 227)  (1060 227)  routing T_20_14.sp4_h_r_6 <X> T_20_14.lc_trk_g0_6
 (25 3)  (1061 227)  (1061 227)  routing T_20_14.sp4_h_r_6 <X> T_20_14.lc_trk_g0_6
 (10 4)  (1046 228)  (1046 228)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_r_4
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 228)  (1060 228)  routing T_20_14.top_op_3 <X> T_20_14.lc_trk_g1_3
 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (40 4)  (1076 228)  (1076 228)  LC_2 Logic Functioning bit
 (21 5)  (1057 229)  (1057 229)  routing T_20_14.top_op_3 <X> T_20_14.lc_trk_g1_3
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 229)  (1068 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 229)  (1070 229)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.input_2_2
 (35 5)  (1071 229)  (1071 229)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.input_2_2
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (0 6)  (1036 230)  (1036 230)  routing T_20_14.glb_netwk_2 <X> T_20_14.glb2local_0
 (1 6)  (1037 230)  (1037 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (25 6)  (1061 230)  (1061 230)  routing T_20_14.wire_logic_cluster/lc_6/out <X> T_20_14.lc_trk_g1_6
 (16 7)  (1052 231)  (1052 231)  routing T_20_14.sp12_h_r_12 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1058 231)  (1058 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (5 8)  (1041 232)  (1041 232)  routing T_20_14.sp4_v_t_43 <X> T_20_14.sp4_h_r_6
 (8 10)  (1044 234)  (1044 234)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_l_42
 (9 10)  (1045 234)  (1045 234)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_l_42
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.rgt_op_5 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.rgt_op_5 <X> T_20_14.lc_trk_g2_5
 (27 10)  (1063 234)  (1063 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 234)  (1064 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 234)  (1066 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (46 10)  (1082 234)  (1082 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (15 11)  (1051 235)  (1051 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (16 11)  (1052 235)  (1052 235)  routing T_20_14.sp4_h_r_44 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (1066 235)  (1066 235)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_1
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (50 12)  (1086 236)  (1086 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1087 236)  (1087 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (53 13)  (1089 237)  (1089 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_v_b_47 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_v_b_47 <X> T_20_14.lc_trk_g3_7
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 238)  (1066 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 238)  (1067 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 238)  (1070 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 238)  (1071 238)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.input_2_7
 (36 14)  (1072 238)  (1072 238)  LC_7 Logic Functioning bit
 (37 14)  (1073 238)  (1073 238)  LC_7 Logic Functioning bit
 (39 14)  (1075 238)  (1075 238)  LC_7 Logic Functioning bit
 (40 14)  (1076 238)  (1076 238)  LC_7 Logic Functioning bit
 (42 14)  (1078 238)  (1078 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (26 15)  (1062 239)  (1062 239)  routing T_20_14.lc_trk_g0_3 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 239)  (1068 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 239)  (1070 239)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.input_2_7
 (35 15)  (1071 239)  (1071 239)  routing T_20_14.lc_trk_g1_6 <X> T_20_14.input_2_7
 (36 15)  (1072 239)  (1072 239)  LC_7 Logic Functioning bit
 (37 15)  (1073 239)  (1073 239)  LC_7 Logic Functioning bit
 (38 15)  (1074 239)  (1074 239)  LC_7 Logic Functioning bit
 (39 15)  (1075 239)  (1075 239)  LC_7 Logic Functioning bit
 (40 15)  (1076 239)  (1076 239)  LC_7 Logic Functioning bit
 (42 15)  (1078 239)  (1078 239)  LC_7 Logic Functioning bit
 (43 15)  (1079 239)  (1079 239)  LC_7 Logic Functioning bit


LogicTile_21_14

 (5 0)  (1095 224)  (1095 224)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_0
 (15 0)  (1105 224)  (1105 224)  routing T_21_14.sp4_v_b_17 <X> T_21_14.lc_trk_g0_1
 (16 0)  (1106 224)  (1106 224)  routing T_21_14.sp4_v_b_17 <X> T_21_14.lc_trk_g0_1
 (17 0)  (1107 224)  (1107 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (1115 224)  (1115 224)  routing T_21_14.lft_op_2 <X> T_21_14.lc_trk_g0_2
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 224)  (1120 224)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 224)  (1126 224)  LC_0 Logic Functioning bit
 (37 0)  (1127 224)  (1127 224)  LC_0 Logic Functioning bit
 (38 0)  (1128 224)  (1128 224)  LC_0 Logic Functioning bit
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (44 0)  (1134 224)  (1134 224)  LC_0 Logic Functioning bit
 (4 1)  (1094 225)  (1094 225)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_0
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 225)  (1114 225)  routing T_21_14.lft_op_2 <X> T_21_14.lc_trk_g0_2
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (40 1)  (1130 225)  (1130 225)  LC_0 Logic Functioning bit
 (41 1)  (1131 225)  (1131 225)  LC_0 Logic Functioning bit
 (42 1)  (1132 225)  (1132 225)  LC_0 Logic Functioning bit
 (43 1)  (1133 225)  (1133 225)  LC_0 Logic Functioning bit
 (49 1)  (1139 225)  (1139 225)  Carry_In_Mux bit 

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1102 226)  (1102 226)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_h_l_39
 (15 2)  (1105 226)  (1105 226)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g0_5
 (16 2)  (1106 226)  (1106 226)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g0_5
 (17 2)  (1107 226)  (1107 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.top_op_7 <X> T_21_14.lc_trk_g0_7
 (27 2)  (1117 226)  (1117 226)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (38 2)  (1128 226)  (1128 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (44 2)  (1134 226)  (1134 226)  LC_1 Logic Functioning bit
 (10 3)  (1100 227)  (1100 227)  routing T_21_14.sp4_h_l_45 <X> T_21_14.sp4_v_t_36
 (13 3)  (1103 227)  (1103 227)  routing T_21_14.sp4_h_r_11 <X> T_21_14.sp4_h_l_39
 (18 3)  (1108 227)  (1108 227)  routing T_21_14.sp4_h_r_5 <X> T_21_14.lc_trk_g0_5
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.top_op_7 <X> T_21_14.lc_trk_g0_7
 (30 3)  (1120 227)  (1120 227)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (40 3)  (1130 227)  (1130 227)  LC_1 Logic Functioning bit
 (41 3)  (1131 227)  (1131 227)  LC_1 Logic Functioning bit
 (42 3)  (1132 227)  (1132 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (4 4)  (1094 228)  (1094 228)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_v_b_3
 (6 4)  (1096 228)  (1096 228)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_v_b_3
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (39 4)  (1129 228)  (1129 228)  LC_2 Logic Functioning bit
 (44 4)  (1134 228)  (1134 228)  LC_2 Logic Functioning bit
 (11 5)  (1101 229)  (1101 229)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_5
 (13 5)  (1103 229)  (1103 229)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_h_r_5
 (14 5)  (1104 229)  (1104 229)  routing T_21_14.top_op_0 <X> T_21_14.lc_trk_g1_0
 (15 5)  (1105 229)  (1105 229)  routing T_21_14.top_op_0 <X> T_21_14.lc_trk_g1_0
 (17 5)  (1107 229)  (1107 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (40 5)  (1130 229)  (1130 229)  LC_2 Logic Functioning bit
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (42 5)  (1132 229)  (1132 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (48 5)  (1138 229)  (1138 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (1105 230)  (1105 230)  routing T_21_14.sp4_v_b_21 <X> T_21_14.lc_trk_g1_5
 (16 6)  (1106 230)  (1106 230)  routing T_21_14.sp4_v_b_21 <X> T_21_14.lc_trk_g1_5
 (17 6)  (1107 230)  (1107 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1117 230)  (1117 230)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 230)  (1120 230)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 230)  (1126 230)  LC_3 Logic Functioning bit
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (38 6)  (1128 230)  (1128 230)  LC_3 Logic Functioning bit
 (39 6)  (1129 230)  (1129 230)  LC_3 Logic Functioning bit
 (44 6)  (1134 230)  (1134 230)  LC_3 Logic Functioning bit
 (40 7)  (1130 231)  (1130 231)  LC_3 Logic Functioning bit
 (41 7)  (1131 231)  (1131 231)  LC_3 Logic Functioning bit
 (42 7)  (1132 231)  (1132 231)  LC_3 Logic Functioning bit
 (43 7)  (1133 231)  (1133 231)  LC_3 Logic Functioning bit
 (48 7)  (1138 231)  (1138 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1117 232)  (1117 232)  routing T_21_14.lc_trk_g1_0 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (37 8)  (1127 232)  (1127 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (39 8)  (1129 232)  (1129 232)  LC_4 Logic Functioning bit
 (44 8)  (1134 232)  (1134 232)  LC_4 Logic Functioning bit
 (12 9)  (1102 233)  (1102 233)  routing T_21_14.sp4_h_r_8 <X> T_21_14.sp4_v_b_8
 (40 9)  (1130 233)  (1130 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (42 9)  (1132 233)  (1132 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (4 10)  (1094 234)  (1094 234)  routing T_21_14.sp4_v_b_6 <X> T_21_14.sp4_v_t_43
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.wire_logic_cluster/lc_5/out <X> T_21_14.lc_trk_g2_5
 (26 10)  (1116 234)  (1116 234)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 234)  (1125 234)  routing T_21_14.lc_trk_g0_5 <X> T_21_14.input_2_5
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (41 10)  (1131 234)  (1131 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (51 10)  (1141 234)  (1141 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (1143 234)  (1143 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 235)  (1122 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (41 11)  (1131 235)  (1131 235)  LC_5 Logic Functioning bit
 (48 11)  (1138 235)  (1138 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (1094 236)  (1094 236)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_9
 (21 12)  (1111 236)  (1111 236)  routing T_21_14.rgt_op_3 <X> T_21_14.lc_trk_g3_3
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.rgt_op_3 <X> T_21_14.lc_trk_g3_3
 (5 13)  (1095 237)  (1095 237)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_9
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 239)  (1095 239)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_t_44


LogicTile_22_14

 (11 0)  (1155 224)  (1155 224)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_v_b_2
 (13 0)  (1157 224)  (1157 224)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_v_b_2
 (27 0)  (1171 224)  (1171 224)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 224)  (1175 224)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 224)  (1179 224)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_0
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (45 0)  (1189 224)  (1189 224)  LC_0 Logic Functioning bit
 (47 0)  (1191 224)  (1191 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1195 224)  (1195 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 225)  (1168 225)  routing T_22_14.top_op_2 <X> T_22_14.lc_trk_g0_2
 (25 1)  (1169 225)  (1169 225)  routing T_22_14.top_op_2 <X> T_22_14.lc_trk_g0_2
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 225)  (1174 225)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 225)  (1179 225)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (46 1)  (1190 225)  (1190 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 226)  (1159 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (16 2)  (1160 226)  (1160 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1162 226)  (1162 226)  routing T_22_14.sp4_h_r_13 <X> T_22_14.lc_trk_g0_5
 (22 3)  (1166 227)  (1166 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1168 227)  (1168 227)  routing T_22_14.top_op_6 <X> T_22_14.lc_trk_g0_6
 (25 3)  (1169 227)  (1169 227)  routing T_22_14.top_op_6 <X> T_22_14.lc_trk_g0_6
 (15 4)  (1159 228)  (1159 228)  routing T_22_14.lft_op_1 <X> T_22_14.lc_trk_g1_1
 (17 4)  (1161 228)  (1161 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 228)  (1162 228)  routing T_22_14.lft_op_1 <X> T_22_14.lc_trk_g1_1
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1171 228)  (1171 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 228)  (1172 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 228)  (1174 228)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 228)  (1177 228)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 228)  (1184 228)  LC_2 Logic Functioning bit
 (41 4)  (1185 228)  (1185 228)  LC_2 Logic Functioning bit
 (42 4)  (1186 228)  (1186 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (26 5)  (1170 229)  (1170 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 229)  (1174 229)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (1184 229)  (1184 229)  LC_2 Logic Functioning bit
 (42 5)  (1186 229)  (1186 229)  LC_2 Logic Functioning bit
 (26 6)  (1170 230)  (1170 230)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g1_1 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 230)  (1181 230)  LC_3 Logic Functioning bit
 (42 6)  (1186 230)  (1186 230)  LC_3 Logic Functioning bit
 (45 6)  (1189 230)  (1189 230)  LC_3 Logic Functioning bit
 (46 6)  (1190 230)  (1190 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1194 230)  (1194 230)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (15 8)  (1159 232)  (1159 232)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1165 232)  (1165 232)  routing T_22_14.bnl_op_3 <X> T_22_14.lc_trk_g2_3
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (1158 233)  (1158 233)  routing T_22_14.sp4_r_v_b_32 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1162 233)  (1162 233)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (21 9)  (1165 233)  (1165 233)  routing T_22_14.bnl_op_3 <X> T_22_14.lc_trk_g2_3
 (15 12)  (1159 236)  (1159 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (16 12)  (1160 236)  (1160 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1169 236)  (1169 236)  routing T_22_14.bnl_op_2 <X> T_22_14.lc_trk_g3_2
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 236)  (1175 236)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (45 12)  (1189 236)  (1189 236)  LC_6 Logic Functioning bit
 (48 12)  (1192 236)  (1192 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1195 236)  (1195 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1196 236)  (1196 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (1154 237)  (1154 237)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_v_b_10
 (18 13)  (1162 237)  (1162 237)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.bnl_op_2 <X> T_22_14.lc_trk_g3_2
 (27 13)  (1171 237)  (1171 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 237)  (1176 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1179 237)  (1179 237)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.input_2_6
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (38 13)  (1182 237)  (1182 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (46 13)  (1190 237)  (1190 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 239)  (1166 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 239)  (1167 239)  routing T_22_14.sp4_h_r_30 <X> T_22_14.lc_trk_g3_6
 (24 15)  (1168 239)  (1168 239)  routing T_22_14.sp4_h_r_30 <X> T_22_14.lc_trk_g3_6
 (25 15)  (1169 239)  (1169 239)  routing T_22_14.sp4_h_r_30 <X> T_22_14.lc_trk_g3_6


LogicTile_23_14

 (6 2)  (1204 226)  (1204 226)  routing T_23_14.sp4_v_b_9 <X> T_23_14.sp4_v_t_37
 (5 3)  (1203 227)  (1203 227)  routing T_23_14.sp4_v_b_9 <X> T_23_14.sp4_v_t_37
 (26 6)  (1224 230)  (1224 230)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 230)  (1225 230)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 230)  (1226 230)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 230)  (1229 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 230)  (1231 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 230)  (1232 230)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 230)  (1233 230)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.input_2_3
 (36 6)  (1234 230)  (1234 230)  LC_3 Logic Functioning bit
 (41 6)  (1239 230)  (1239 230)  LC_3 Logic Functioning bit
 (43 6)  (1241 230)  (1241 230)  LC_3 Logic Functioning bit
 (28 7)  (1226 231)  (1226 231)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 231)  (1227 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 231)  (1230 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1231 231)  (1231 231)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.input_2_3
 (34 7)  (1232 231)  (1232 231)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.input_2_3
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (37 7)  (1235 231)  (1235 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (40 7)  (1238 231)  (1238 231)  LC_3 Logic Functioning bit
 (42 7)  (1240 231)  (1240 231)  LC_3 Logic Functioning bit
 (15 10)  (1213 234)  (1213 234)  routing T_23_14.rgt_op_5 <X> T_23_14.lc_trk_g2_5
 (17 10)  (1215 234)  (1215 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1216 234)  (1216 234)  routing T_23_14.rgt_op_5 <X> T_23_14.lc_trk_g2_5
 (12 12)  (1210 236)  (1210 236)  routing T_23_14.sp4_v_b_5 <X> T_23_14.sp4_h_r_11
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (11 13)  (1209 237)  (1209 237)  routing T_23_14.sp4_v_b_5 <X> T_23_14.sp4_h_r_11
 (13 13)  (1211 237)  (1211 237)  routing T_23_14.sp4_v_b_5 <X> T_23_14.sp4_h_r_11
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (17 15)  (1215 239)  (1215 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_24_14

 (21 0)  (1273 224)  (1273 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (22 0)  (1274 224)  (1274 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1276 224)  (1276 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (3 1)  (1255 225)  (1255 225)  routing T_24_14.sp12_h_l_23 <X> T_24_14.sp12_v_b_0
 (4 1)  (1256 225)  (1256 225)  routing T_24_14.sp4_h_l_41 <X> T_24_14.sp4_h_r_0
 (6 1)  (1258 225)  (1258 225)  routing T_24_14.sp4_h_l_41 <X> T_24_14.sp4_h_r_0
 (0 2)  (1252 226)  (1252 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1273 226)  (1273 226)  routing T_24_14.sp4_v_b_7 <X> T_24_14.lc_trk_g0_7
 (22 2)  (1274 226)  (1274 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1275 226)  (1275 226)  routing T_24_14.sp4_v_b_7 <X> T_24_14.lc_trk_g0_7
 (8 9)  (1260 233)  (1260 233)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_b_7
 (9 9)  (1261 233)  (1261 233)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_b_7
 (10 9)  (1262 233)  (1262 233)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_b_7
 (26 10)  (1278 234)  (1278 234)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 234)  (1279 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 234)  (1280 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 234)  (1282 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 234)  (1283 234)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 234)  (1285 234)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 234)  (1286 234)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (42 10)  (1294 234)  (1294 234)  LC_5 Logic Functioning bit
 (45 10)  (1297 234)  (1297 234)  LC_5 Logic Functioning bit
 (48 10)  (1300 234)  (1300 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1303 234)  (1303 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 235)  (1282 235)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 235)  (1284 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1287 235)  (1287 235)  routing T_24_14.lc_trk_g0_3 <X> T_24_14.input_2_5
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (38 11)  (1290 235)  (1290 235)  LC_5 Logic Functioning bit
 (43 11)  (1295 235)  (1295 235)  LC_5 Logic Functioning bit
 (53 11)  (1305 235)  (1305 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.glb_netwk_4 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1267 238)  (1267 238)  routing T_24_14.sp4_h_l_24 <X> T_24_14.lc_trk_g3_5
 (16 14)  (1268 238)  (1268 238)  routing T_24_14.sp4_h_l_24 <X> T_24_14.lc_trk_g3_5
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1270 238)  (1270 238)  routing T_24_14.sp4_h_l_24 <X> T_24_14.lc_trk_g3_5
 (22 14)  (1274 238)  (1274 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1273 239)  (1273 239)  routing T_24_14.sp4_r_v_b_47 <X> T_24_14.lc_trk_g3_7


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (1318 224)  (1318 224)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_h_r_2
 (26 0)  (1332 224)  (1332 224)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 225)  (1314 225)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_b_1
 (9 1)  (1315 225)  (1315 225)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_b_1
 (13 1)  (1319 225)  (1319 225)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_h_r_2
 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp4_h_r_2 <X> T_25_14.lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.sp4_h_r_2 <X> T_25_14.lc_trk_g0_2
 (25 1)  (1331 225)  (1331 225)  routing T_25_14.sp4_h_r_2 <X> T_25_14.lc_trk_g0_2
 (26 1)  (1332 225)  (1332 225)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_0
 (27 1)  (1333 225)  (1333 225)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 226)  (1321 226)  routing T_25_14.sp4_h_r_13 <X> T_25_14.lc_trk_g0_5
 (16 2)  (1322 226)  (1322 226)  routing T_25_14.sp4_h_r_13 <X> T_25_14.lc_trk_g0_5
 (17 2)  (1323 226)  (1323 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 226)  (1324 226)  routing T_25_14.sp4_h_r_13 <X> T_25_14.lc_trk_g0_5
 (26 2)  (1332 226)  (1332 226)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_1
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 227)  (1314 227)  routing T_25_14.sp4_h_l_36 <X> T_25_14.sp4_v_t_36
 (26 3)  (1332 227)  (1332 227)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_1
 (27 3)  (1333 227)  (1333 227)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_1
 (28 3)  (1334 227)  (1334 227)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (11 4)  (1317 228)  (1317 228)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_b_5
 (13 4)  (1319 228)  (1319 228)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_b_5
 (16 4)  (1322 228)  (1322 228)  routing T_25_14.sp4_v_b_1 <X> T_25_14.lc_trk_g1_1
 (17 4)  (1323 228)  (1323 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1324 228)  (1324 228)  routing T_25_14.sp4_v_b_1 <X> T_25_14.lc_trk_g1_1
 (26 4)  (1332 228)  (1332 228)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.input0_2
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (12 5)  (1318 229)  (1318 229)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_b_5
 (22 5)  (1328 229)  (1328 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 229)  (1331 229)  routing T_25_14.sp4_r_v_b_26 <X> T_25_14.lc_trk_g1_2
 (27 5)  (1333 229)  (1333 229)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (15 6)  (1321 230)  (1321 230)  routing T_25_14.lft_op_5 <X> T_25_14.lc_trk_g1_5
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1324 230)  (1324 230)  routing T_25_14.lft_op_5 <X> T_25_14.lc_trk_g1_5
 (22 6)  (1328 230)  (1328 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 230)  (1329 230)  routing T_25_14.sp4_v_t_10 <X> T_25_14.lc_trk_g1_7
 (24 6)  (1330 230)  (1330 230)  routing T_25_14.sp4_v_t_10 <X> T_25_14.lc_trk_g1_7
 (10 7)  (1316 231)  (1316 231)  routing T_25_14.sp4_h_l_46 <X> T_25_14.sp4_v_t_41
 (26 7)  (1332 231)  (1332 231)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input0_3
 (28 7)  (1334 231)  (1334 231)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (11 8)  (1317 232)  (1317 232)  routing T_25_14.sp4_v_t_40 <X> T_25_14.sp4_v_b_8
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp4_v_b_25 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 232)  (1324 232)  routing T_25_14.sp4_v_b_25 <X> T_25_14.lc_trk_g2_1
 (21 8)  (1327 232)  (1327 232)  routing T_25_14.sp4_h_r_35 <X> T_25_14.lc_trk_g2_3
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_h_r_35 <X> T_25_14.lc_trk_g2_3
 (24 8)  (1330 232)  (1330 232)  routing T_25_14.sp4_h_r_35 <X> T_25_14.lc_trk_g2_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g0_5 <X> T_25_14.wire_bram/ram/WDATA_3
 (36 8)  (1342 232)  (1342 232)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (12 9)  (1318 233)  (1318 233)  routing T_25_14.sp4_v_t_40 <X> T_25_14.sp4_v_b_8
 (27 9)  (1333 233)  (1333 233)  routing T_25_14.lc_trk_g1_1 <X> T_25_14.input0_4
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (12 10)  (1318 234)  (1318 234)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_l_45
 (15 10)  (1321 234)  (1321 234)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g2_5
 (16 10)  (1322 234)  (1322 234)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g2_5
 (17 10)  (1323 234)  (1323 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 234)  (1324 234)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g2_5
 (26 10)  (1332 234)  (1332 234)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.input0_5
 (11 11)  (1317 235)  (1317 235)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_l_45
 (22 11)  (1328 235)  (1328 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 235)  (1329 235)  routing T_25_14.sp4_v_b_46 <X> T_25_14.lc_trk_g2_6
 (24 11)  (1330 235)  (1330 235)  routing T_25_14.sp4_v_b_46 <X> T_25_14.lc_trk_g2_6
 (28 11)  (1334 235)  (1334 235)  routing T_25_14.lc_trk_g2_5 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 235)  (1339 235)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.input2_5
 (6 12)  (1312 236)  (1312 236)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_v_b_9
 (21 12)  (1327 236)  (1327 236)  routing T_25_14.sp4_v_t_14 <X> T_25_14.lc_trk_g3_3
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 236)  (1329 236)  routing T_25_14.sp4_v_t_14 <X> T_25_14.lc_trk_g3_3
 (26 12)  (1332 236)  (1332 236)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_6
 (5 13)  (1311 237)  (1311 237)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_v_b_9
 (26 13)  (1332 237)  (1332 237)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_6
 (28 13)  (1334 237)  (1334 237)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.input0_6
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 237)  (1341 237)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 238)  (1332 238)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_7
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (9 15)  (1315 239)  (1315 239)  routing T_25_14.sp4_v_b_2 <X> T_25_14.sp4_v_t_47
 (10 15)  (1316 239)  (1316 239)  routing T_25_14.sp4_v_b_2 <X> T_25_14.sp4_v_t_47
 (14 15)  (1320 239)  (1320 239)  routing T_25_14.sp4_r_v_b_44 <X> T_25_14.lc_trk_g3_4
 (17 15)  (1323 239)  (1323 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 239)  (1331 239)  routing T_25_14.sp4_r_v_b_46 <X> T_25_14.lc_trk_g3_6
 (27 15)  (1333 239)  (1333 239)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_7
 (28 15)  (1334 239)  (1334 239)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_7
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 239)  (1340 239)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input2_7
 (35 15)  (1341 239)  (1341 239)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.input2_7


LogicTile_26_14

 (4 0)  (1352 224)  (1352 224)  routing T_26_14.sp4_h_l_37 <X> T_26_14.sp4_v_b_0
 (5 1)  (1353 225)  (1353 225)  routing T_26_14.sp4_h_l_37 <X> T_26_14.sp4_v_b_0
 (5 3)  (1353 227)  (1353 227)  routing T_26_14.sp4_h_l_37 <X> T_26_14.sp4_v_t_37


RAM_Tile_8_13

 (14 0)  (410 208)  (410 208)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (17 0)  (413 208)  (413 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (417 208)  (417 208)  routing T_8_13.sp4_h_r_11 <X> T_8_13.lc_trk_g0_3
 (22 0)  (418 208)  (418 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 208)  (419 208)  routing T_8_13.sp4_h_r_11 <X> T_8_13.lc_trk_g0_3
 (24 0)  (420 208)  (420 208)  routing T_8_13.sp4_h_r_11 <X> T_8_13.lc_trk_g0_3
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (10 1)  (406 209)  (406 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.sp4_v_b_1
 (15 1)  (411 209)  (411 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp4_h_r_8 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (418 209)  (418 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (423 209)  (423 209)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input0_0
 (28 1)  (424 209)  (424 209)  routing T_8_13.lc_trk_g3_1 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (422 210)  (422 210)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input0_1
 (8 3)  (404 211)  (404 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (9 3)  (405 211)  (405 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (10 3)  (406 211)  (406 211)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_t_36
 (16 3)  (412 211)  (412 211)  routing T_8_13.sp12_h_r_12 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (423 211)  (423 211)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input0_1
 (28 3)  (424 211)  (424 211)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (422 212)  (422 212)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.input0_2
 (5 5)  (401 213)  (401 213)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_b_3
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (4 6)  (400 214)  (400 214)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_t_38
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (5 7)  (401 215)  (401 215)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_t_38
 (14 7)  (410 215)  (410 215)  routing T_8_13.sp4_r_v_b_28 <X> T_8_13.lc_trk_g1_4
 (17 7)  (413 215)  (413 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g1_5
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (3 8)  (399 216)  (399 216)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (11 8)  (407 216)  (407 216)  routing T_8_13.sp4_h_r_3 <X> T_8_13.sp4_v_b_8
 (21 8)  (417 216)  (417 216)  routing T_8_13.sp4_v_b_35 <X> T_8_13.lc_trk_g2_3
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 216)  (419 216)  routing T_8_13.sp4_v_b_35 <X> T_8_13.lc_trk_g2_3
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_11
 (28 8)  (424 216)  (424 216)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (3 9)  (399 217)  (399 217)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (8 9)  (404 217)  (404 217)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_b_7
 (21 9)  (417 217)  (417 217)  routing T_8_13.sp4_v_b_35 <X> T_8_13.lc_trk_g2_3
 (26 9)  (422 217)  (422 217)  routing T_8_13.lc_trk_g0_2 <X> T_8_13.input0_4
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (40 9)  (436 217)  (436 217)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (21 10)  (417 218)  (417 218)  routing T_8_13.sp4_v_b_31 <X> T_8_13.lc_trk_g2_7
 (22 10)  (418 218)  (418 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (419 218)  (419 218)  routing T_8_13.sp4_v_b_31 <X> T_8_13.lc_trk_g2_7
 (25 10)  (421 218)  (421 218)  routing T_8_13.sp4_v_t_19 <X> T_8_13.lc_trk_g2_6
 (26 10)  (422 218)  (422 218)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_5
 (35 10)  (431 218)  (431 218)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input2_5
 (22 11)  (418 219)  (418 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_19 lc_trk_g2_6
 (23 11)  (419 219)  (419 219)  routing T_8_13.sp4_v_t_19 <X> T_8_13.lc_trk_g2_6
 (27 11)  (423 219)  (423 219)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (428 219)  (428 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (429 219)  (429 219)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input2_5
 (35 11)  (431 219)  (431 219)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input2_5
 (16 12)  (412 220)  (412 220)  routing T_8_13.sp12_v_b_9 <X> T_8_13.lc_trk_g3_1
 (17 12)  (413 220)  (413 220)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (35 12)  (431 220)  (431 220)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input2_6
 (12 13)  (408 221)  (408 221)  routing T_8_13.sp4_h_r_11 <X> T_8_13.sp4_v_b_11
 (13 13)  (409 221)  (409 221)  routing T_8_13.sp4_v_t_43 <X> T_8_13.sp4_h_r_11
 (14 13)  (410 221)  (410 221)  routing T_8_13.sp4_r_v_b_40 <X> T_8_13.lc_trk_g3_0
 (17 13)  (413 221)  (413 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (428 221)  (428 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 221)  (429 221)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input2_6
 (35 13)  (431 221)  (431 221)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input2_6
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (399 222)  (399 222)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (14 14)  (410 222)  (410 222)  routing T_8_13.sp12_v_b_4 <X> T_8_13.lc_trk_g3_4
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/RE
 (3 15)  (399 223)  (399 223)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_t_22
 (14 15)  (410 223)  (410 223)  routing T_8_13.sp12_v_b_4 <X> T_8_13.lc_trk_g3_4
 (15 15)  (411 223)  (411 223)  routing T_8_13.sp12_v_b_4 <X> T_8_13.lc_trk_g3_4
 (17 15)  (413 223)  (413 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (26 15)  (422 223)  (422 223)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_7
 (28 15)  (424 223)  (424 223)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 223)  (431 223)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input2_7


LogicTile_9_13

 (27 0)  (465 208)  (465 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 208)  (471 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 208)  (472 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (40 0)  (478 208)  (478 208)  LC_0 Logic Functioning bit
 (41 0)  (479 208)  (479 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (5 1)  (443 209)  (443 209)  routing T_9_13.sp4_h_r_0 <X> T_9_13.sp4_v_b_0
 (8 1)  (446 209)  (446 209)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_b_1
 (12 1)  (450 209)  (450 209)  routing T_9_13.sp4_h_r_2 <X> T_9_13.sp4_v_b_2
 (14 1)  (452 209)  (452 209)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g0_0
 (15 1)  (453 209)  (453 209)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g0_0
 (16 1)  (454 209)  (454 209)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 209)  (461 209)  routing T_9_13.sp12_h_r_10 <X> T_9_13.lc_trk_g0_2
 (26 1)  (464 209)  (464 209)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 209)  (470 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 209)  (471 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (34 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (35 1)  (473 209)  (473 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (38 1)  (476 209)  (476 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (40 1)  (478 209)  (478 209)  LC_0 Logic Functioning bit
 (41 1)  (479 209)  (479 209)  LC_0 Logic Functioning bit
 (42 1)  (480 209)  (480 209)  LC_0 Logic Functioning bit
 (43 1)  (481 209)  (481 209)  LC_0 Logic Functioning bit
 (1 3)  (439 211)  (439 211)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (452 211)  (452 211)  routing T_9_13.sp4_h_r_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.sp4_h_r_4 <X> T_9_13.lc_trk_g0_4
 (16 3)  (454 211)  (454 211)  routing T_9_13.sp4_h_r_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp4_h_r_6 <X> T_9_13.lc_trk_g0_6
 (24 3)  (462 211)  (462 211)  routing T_9_13.sp4_h_r_6 <X> T_9_13.lc_trk_g0_6
 (25 3)  (463 211)  (463 211)  routing T_9_13.sp4_h_r_6 <X> T_9_13.lc_trk_g0_6
 (2 4)  (440 212)  (440 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (450 212)  (450 212)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_5
 (27 4)  (465 212)  (465 212)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 212)  (467 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 212)  (468 212)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 212)  (469 212)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (8 5)  (446 213)  (446 213)  routing T_9_13.sp4_h_r_4 <X> T_9_13.sp4_v_b_4
 (11 5)  (449 213)  (449 213)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_5
 (14 5)  (452 213)  (452 213)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g1_0
 (15 5)  (453 213)  (453 213)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g1_0
 (16 5)  (454 213)  (454 213)  routing T_9_13.sp4_h_r_0 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (460 213)  (460 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 213)  (461 213)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g1_2
 (24 5)  (462 213)  (462 213)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g1_2
 (25 5)  (463 213)  (463 213)  routing T_9_13.sp4_h_r_2 <X> T_9_13.lc_trk_g1_2
 (26 5)  (464 213)  (464 213)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 213)  (467 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 213)  (475 213)  LC_2 Logic Functioning bit
 (39 5)  (477 213)  (477 213)  LC_2 Logic Functioning bit
 (41 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (43 5)  (481 213)  (481 213)  LC_2 Logic Functioning bit
 (14 6)  (452 214)  (452 214)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (21 6)  (459 214)  (459 214)  routing T_9_13.bnr_op_7 <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (463 214)  (463 214)  routing T_9_13.bnr_op_6 <X> T_9_13.lc_trk_g1_6
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 214)  (475 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (39 6)  (477 214)  (477 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (50 6)  (488 214)  (488 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (453 215)  (453 215)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (16 7)  (454 215)  (454 215)  routing T_9_13.sp4_h_l_1 <X> T_9_13.lc_trk_g1_4
 (17 7)  (455 215)  (455 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (459 215)  (459 215)  routing T_9_13.bnr_op_7 <X> T_9_13.lc_trk_g1_7
 (22 7)  (460 215)  (460 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 215)  (463 215)  routing T_9_13.bnr_op_6 <X> T_9_13.lc_trk_g1_6
 (26 7)  (464 215)  (464 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (40 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (41 7)  (479 215)  (479 215)  LC_3 Logic Functioning bit
 (43 7)  (481 215)  (481 215)  LC_3 Logic Functioning bit
 (14 8)  (452 216)  (452 216)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g2_0
 (25 8)  (463 216)  (463 216)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (17 9)  (455 217)  (455 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (26 9)  (464 217)  (464 217)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (42 9)  (480 217)  (480 217)  LC_4 Logic Functioning bit
 (48 9)  (486 217)  (486 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 218)  (468 218)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (40 10)  (478 218)  (478 218)  LC_5 Logic Functioning bit
 (41 10)  (479 218)  (479 218)  LC_5 Logic Functioning bit
 (42 10)  (480 218)  (480 218)  LC_5 Logic Functioning bit
 (43 10)  (481 218)  (481 218)  LC_5 Logic Functioning bit
 (8 11)  (446 219)  (446 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (9 11)  (447 219)  (447 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (10 11)  (448 219)  (448 219)  routing T_9_13.sp4_h_r_1 <X> T_9_13.sp4_v_t_42
 (27 11)  (465 219)  (465 219)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 219)  (466 219)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (40 11)  (478 219)  (478 219)  LC_5 Logic Functioning bit
 (42 11)  (480 219)  (480 219)  LC_5 Logic Functioning bit
 (11 12)  (449 220)  (449 220)  routing T_9_13.sp4_h_r_6 <X> T_9_13.sp4_v_b_11
 (21 12)  (459 220)  (459 220)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g3_3
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g3_3
 (27 12)  (465 220)  (465 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 220)  (466 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 220)  (472 220)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (40 12)  (478 220)  (478 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (8 13)  (446 221)  (446 221)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_b_10
 (17 13)  (455 221)  (455 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (464 221)  (464 221)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 221)  (470 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (474 221)  (474 221)  LC_6 Logic Functioning bit
 (40 13)  (478 221)  (478 221)  LC_6 Logic Functioning bit
 (14 14)  (452 222)  (452 222)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g3_4
 (25 14)  (463 222)  (463 222)  routing T_9_13.wire_logic_cluster/lc_6/out <X> T_9_13.lc_trk_g3_6
 (15 15)  (453 223)  (453 223)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (19 15)  (457 223)  (457 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_13

 (11 0)  (503 208)  (503 208)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_b_2
 (25 0)  (517 208)  (517 208)  routing T_10_13.wire_logic_cluster/lc_2/out <X> T_10_13.lc_trk_g0_2
 (26 0)  (518 208)  (518 208)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 208)  (522 208)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 208)  (527 208)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_0
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 209)  (524 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 209)  (525 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_0
 (34 1)  (526 209)  (526 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_0
 (35 1)  (527 209)  (527 209)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_0
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 210)  (520 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 210)  (522 210)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (51 3)  (543 211)  (543 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (518 212)  (518 212)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 212)  (520 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 212)  (522 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 212)  (527 212)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_2
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (40 4)  (532 212)  (532 212)  LC_2 Logic Functioning bit
 (41 4)  (533 212)  (533 212)  LC_2 Logic Functioning bit
 (42 4)  (534 212)  (534 212)  LC_2 Logic Functioning bit
 (48 4)  (540 212)  (540 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (545 212)  (545 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (518 213)  (518 213)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 213)  (520 213)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 213)  (524 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (525 213)  (525 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_2
 (34 5)  (526 213)  (526 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_2
 (35 5)  (527 213)  (527 213)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_2
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (41 5)  (533 213)  (533 213)  LC_2 Logic Functioning bit
 (14 6)  (506 214)  (506 214)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g1_4
 (26 6)  (518 214)  (518 214)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 214)  (525 214)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (40 6)  (532 214)  (532 214)  LC_3 Logic Functioning bit
 (41 6)  (533 214)  (533 214)  LC_3 Logic Functioning bit
 (42 6)  (534 214)  (534 214)  LC_3 Logic Functioning bit
 (50 6)  (542 214)  (542 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 215)  (523 215)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (40 7)  (532 215)  (532 215)  LC_3 Logic Functioning bit
 (41 7)  (533 215)  (533 215)  LC_3 Logic Functioning bit
 (43 7)  (535 215)  (535 215)  LC_3 Logic Functioning bit
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 216)  (527 216)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (40 8)  (532 216)  (532 216)  LC_4 Logic Functioning bit
 (26 9)  (518 217)  (518 217)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 217)  (525 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (34 9)  (526 217)  (526 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (35 9)  (527 217)  (527 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (40 9)  (532 217)  (532 217)  LC_4 Logic Functioning bit
 (42 9)  (534 217)  (534 217)  LC_4 Logic Functioning bit
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (48 9)  (540 217)  (540 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (544 217)  (544 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (506 218)  (506 218)  routing T_10_13.rgt_op_4 <X> T_10_13.lc_trk_g2_4
 (15 10)  (507 218)  (507 218)  routing T_10_13.rgt_op_5 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.rgt_op_5 <X> T_10_13.lc_trk_g2_5
 (25 10)  (517 218)  (517 218)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g2_6
 (27 10)  (519 218)  (519 218)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 218)  (520 218)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 218)  (523 218)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 218)  (525 218)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (41 10)  (533 218)  (533 218)  LC_5 Logic Functioning bit
 (42 10)  (534 218)  (534 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (50 10)  (542 218)  (542 218)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (507 219)  (507 219)  routing T_10_13.rgt_op_4 <X> T_10_13.lc_trk_g2_4
 (17 11)  (509 219)  (509 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 219)  (516 219)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g2_6
 (30 11)  (522 219)  (522 219)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (41 11)  (533 219)  (533 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (43 11)  (535 219)  (535 219)  LC_5 Logic Functioning bit
 (15 12)  (507 220)  (507 220)  routing T_10_13.rgt_op_1 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.rgt_op_1 <X> T_10_13.lc_trk_g3_1
 (21 12)  (513 220)  (513 220)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 220)  (516 220)  routing T_10_13.rgt_op_3 <X> T_10_13.lc_trk_g3_3
 (25 12)  (517 220)  (517 220)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g3_2
 (27 12)  (519 220)  (519 220)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 220)  (527 220)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.input_2_6
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (40 12)  (532 220)  (532 220)  LC_6 Logic Functioning bit
 (43 12)  (535 220)  (535 220)  LC_6 Logic Functioning bit
 (12 13)  (504 221)  (504 221)  routing T_10_13.sp4_h_r_11 <X> T_10_13.sp4_v_b_11
 (15 13)  (507 221)  (507 221)  routing T_10_13.tnr_op_0 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (511 221)  (511 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 221)  (516 221)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g3_2
 (26 13)  (518 221)  (518 221)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 221)  (525 221)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.input_2_6
 (36 13)  (528 221)  (528 221)  LC_6 Logic Functioning bit
 (40 13)  (532 221)  (532 221)  LC_6 Logic Functioning bit
 (21 14)  (513 222)  (513 222)  routing T_10_13.rgt_op_7 <X> T_10_13.lc_trk_g3_7
 (22 14)  (514 222)  (514 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 222)  (516 222)  routing T_10_13.rgt_op_7 <X> T_10_13.lc_trk_g3_7
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 222)  (519 222)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 222)  (520 222)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 222)  (525 222)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (42 14)  (534 222)  (534 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (28 15)  (520 223)  (520 223)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 223)  (524 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 223)  (525 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_7
 (34 15)  (526 223)  (526 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_7
 (35 15)  (527 223)  (527 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.input_2_7
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (40 15)  (532 223)  (532 223)  LC_7 Logic Functioning bit
 (41 15)  (533 223)  (533 223)  LC_7 Logic Functioning bit
 (51 15)  (543 223)  (543 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_13

 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 208)  (569 208)  routing T_11_13.sp12_h_r_11 <X> T_11_13.lc_trk_g0_3
 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (590 208)  (590 208)  LC_0 Logic Functioning bit
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.input_2_0
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (587 210)  (587 210)  LC_1 Logic Functioning bit
 (43 2)  (589 210)  (589 210)  LC_1 Logic Functioning bit
 (44 2)  (590 210)  (590 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (48 2)  (594 210)  (594 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (561 211)  (561 211)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (16 3)  (562 211)  (562 211)  routing T_11_13.sp4_h_l_1 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (47 3)  (593 211)  (593 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (594 211)  (594 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (44 4)  (590 212)  (590 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (46 4)  (592 212)  (592 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (47 5)  (593 213)  (593 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (597 213)  (597 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (560 214)  (560 214)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (25 6)  (571 214)  (571 214)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g1_6
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (587 214)  (587 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (44 6)  (590 214)  (590 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (46 6)  (592 214)  (592 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (593 214)  (593 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (560 215)  (560 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (15 7)  (561 215)  (561 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (16 7)  (562 215)  (562 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 215)  (572 215)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (41 7)  (587 215)  (587 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (48 7)  (594 215)  (594 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (597 215)  (597 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (560 216)  (560 216)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g2_0
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (44 8)  (590 216)  (590 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (46 8)  (592 216)  (592 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (561 217)  (561 217)  routing T_11_13.rgt_op_0 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (41 9)  (587 217)  (587 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (48 9)  (594 217)  (594 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (597 217)  (597 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (599 217)  (599 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (587 218)  (587 218)  LC_5 Logic Functioning bit
 (43 10)  (589 218)  (589 218)  LC_5 Logic Functioning bit
 (44 10)  (590 218)  (590 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (46 10)  (592 218)  (592 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (572 219)  (572 219)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 219)  (575 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (39 11)  (585 219)  (585 219)  LC_5 Logic Functioning bit
 (41 11)  (587 219)  (587 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (48 11)  (594 219)  (594 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (597 219)  (597 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (599 219)  (599 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (24 12)  (570 220)  (570 220)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (25 12)  (571 220)  (571 220)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g3_2
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (44 12)  (590 220)  (590 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (46 12)  (592 220)  (592 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (597 220)  (597 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_h_r_27 <X> T_11_13.lc_trk_g3_3
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 221)  (574 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g3_4
 (21 14)  (567 222)  (567 222)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g3_7
 (22 14)  (568 222)  (568 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (44 14)  (590 222)  (590 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (46 14)  (592 222)  (592 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (597 222)  (597 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 223)  (582 223)  LC_7 Logic Functioning bit
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g0_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (51 1)  (651 209)  (651 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (653 209)  (653 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (52 4)  (652 212)  (652 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (9 5)  (609 213)  (609 213)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_v_b_4
 (10 5)  (610 213)  (610 213)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_v_b_4
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (6 8)  (606 216)  (606 216)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_v_b_6
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (5 9)  (605 217)  (605 217)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_v_b_6
 (12 10)  (612 218)  (612 218)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_h_l_45
 (11 11)  (611 219)  (611 219)  routing T_12_13.sp4_v_t_45 <X> T_12_13.sp4_h_l_45
 (14 11)  (614 219)  (614 219)  routing T_12_13.sp4_r_v_b_36 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 222)  (600 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (606 222)  (606 222)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_v_t_44
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (53 4)  (707 212)  (707 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (47 5)  (701 213)  (701 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (705 213)  (705 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (658 214)  (658 214)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_t_38
 (5 6)  (659 214)  (659 214)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_38
 (6 6)  (660 214)  (660 214)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_t_38
 (5 7)  (659 215)  (659 215)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_t_38
 (6 7)  (660 215)  (660 215)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_h_l_38
 (12 8)  (666 216)  (666 216)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_h_r_8
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.tnl_op_3 <X> T_13_13.lc_trk_g2_3
 (13 9)  (667 217)  (667 217)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_h_r_8
 (21 9)  (675 217)  (675 217)  routing T_13_13.tnl_op_3 <X> T_13_13.lc_trk_g2_3
 (5 13)  (659 221)  (659 221)  routing T_13_13.sp4_h_r_9 <X> T_13_13.sp4_v_b_9
 (8 13)  (662 221)  (662 221)  routing T_13_13.sp4_h_l_47 <X> T_13_13.sp4_v_b_10
 (9 13)  (663 221)  (663 221)  routing T_13_13.sp4_h_l_47 <X> T_13_13.sp4_v_b_10


LogicTile_14_13

 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (50 1)  (758 209)  (758 209)  Carry_In_Mux bit 

 (3 2)  (711 210)  (711 210)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_h_l_23
 (15 2)  (723 210)  (723 210)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g0_5
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g0_5
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.bot_op_7 <X> T_14_13.lc_trk_g0_7
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 210)  (743 210)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_1
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (3 3)  (711 211)  (711 211)  routing T_14_13.sp12_h_r_0 <X> T_14_13.sp12_h_l_23
 (18 3)  (726 211)  (726 211)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g0_5
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (21 4)  (729 212)  (729 212)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (21 5)  (729 213)  (729 213)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g1_3
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_2
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (15 6)  (723 214)  (723 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (18 7)  (726 215)  (726 215)  routing T_14_13.sp4_h_r_21 <X> T_14_13.lc_trk_g1_5
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (21 8)  (729 216)  (729 216)  routing T_14_13.rgt_op_3 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.rgt_op_3 <X> T_14_13.lc_trk_g2_3
 (25 8)  (733 216)  (733 216)  routing T_14_13.rgt_op_2 <X> T_14_13.lc_trk_g2_2
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.rgt_op_2 <X> T_14_13.lc_trk_g2_2
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 217)  (742 217)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_4
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (21 10)  (729 218)  (729 218)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 218)  (732 218)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g2_7
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.rgt_op_1 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.rgt_op_1 <X> T_14_13.lc_trk_g3_1
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_6
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g3_4
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (15 15)  (723 223)  (723 223)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 223)  (743 223)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_7
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (15 0)  (777 208)  (777 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (15 1)  (777 209)  (777 209)  routing T_15_13.bot_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.bot_op_2 <X> T_15_13.lc_trk_g0_2
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 210)  (765 210)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_h_l_23
 (15 2)  (777 210)  (777 210)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g0_5
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g0_7
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (3 3)  (765 211)  (765 211)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_h_l_23
 (21 3)  (783 211)  (783 211)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g0_7
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (14 4)  (776 212)  (776 212)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g1_0
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.bot_op_3 <X> T_15_13.lc_trk_g1_3
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (25 6)  (787 214)  (787 214)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (15 7)  (777 215)  (777 215)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 215)  (795 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_3
 (35 7)  (797 215)  (797 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (21 10)  (783 218)  (783 218)  routing T_15_13.bnl_op_7 <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_5
 (40 10)  (802 218)  (802 218)  LC_5 Logic Functioning bit
 (21 11)  (783 219)  (783 219)  routing T_15_13.bnl_op_7 <X> T_15_13.lc_trk_g2_7
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 219)  (795 219)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_5
 (34 11)  (796 219)  (796 219)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_5
 (21 12)  (783 220)  (783 220)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (48 12)  (810 220)  (810 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (812 220)  (812 220)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (46 14)  (808 222)  (808 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 223)  (789 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 223)  (797 223)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_7
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (14 0)  (830 208)  (830 208)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (25 0)  (841 208)  (841 208)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (15 1)  (831 209)  (831 209)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp4_h_r_8 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 209)  (839 209)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 210)  (830 210)  routing T_16_13.wire_logic_cluster/lc_4/out <X> T_16_13.lc_trk_g0_4
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.input_2_1
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (52 2)  (868 210)  (868 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 211)  (850 211)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (46 3)  (862 211)  (862 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (867 211)  (867 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (821 212)  (821 212)  routing T_16_13.sp4_v_b_3 <X> T_16_13.sp4_h_r_3
 (6 5)  (822 213)  (822 213)  routing T_16_13.sp4_v_b_3 <X> T_16_13.sp4_h_r_3
 (14 6)  (830 214)  (830 214)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (14 7)  (830 215)  (830 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (15 7)  (831 215)  (831 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (16 7)  (832 215)  (832 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (10 8)  (826 216)  (826 216)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_r_7
 (26 8)  (842 216)  (842 216)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (13 9)  (829 217)  (829 217)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_r_8
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (0 12)  (816 220)  (816 220)  routing T_16_13.glb_netwk_2 <X> T_16_13.glb2local_3
 (1 12)  (817 220)  (817 220)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (5 12)  (821 220)  (821 220)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_h_r_9
 (26 12)  (842 220)  (842 220)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 220)  (843 220)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 220)  (844 220)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (48 12)  (864 220)  (864 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (869 220)  (869 220)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (830 221)  (830 221)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g3_0
 (15 13)  (831 221)  (831 221)  routing T_16_13.tnl_op_0 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 221)  (847 221)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (47 13)  (863 221)  (863 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (867 221)  (867 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_17_13

 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.top_op_2 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.top_op_2 <X> T_17_13.lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 210)  (889 210)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (892 211)  (892 211)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g1_5
 (3 7)  (877 215)  (877 215)  routing T_17_13.sp12_h_l_23 <X> T_17_13.sp12_v_t_23
 (4 10)  (878 218)  (878 218)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_v_t_43
 (6 10)  (880 218)  (880 218)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_v_t_43
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (5 11)  (879 219)  (879 219)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_v_t_43
 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_7 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_7 <X> T_17_13.sp4_v_t_42
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (51 11)  (925 219)  (925 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 14)  (889 222)  (889 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_h_r_45 <X> T_17_13.lc_trk_g3_5


LogicTile_18_13

 (12 0)  (940 208)  (940 208)  routing T_18_13.sp4_v_b_2 <X> T_18_13.sp4_h_r_2
 (11 1)  (939 209)  (939 209)  routing T_18_13.sp4_v_b_2 <X> T_18_13.sp4_h_r_2
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (931 212)  (931 212)  routing T_18_13.sp12_v_t_23 <X> T_18_13.sp12_h_r_0
 (5 4)  (933 212)  (933 212)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (4 5)  (932 213)  (932 213)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (6 5)  (934 213)  (934 213)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g1_5
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (25 9)  (953 217)  (953 217)  routing T_18_13.tnl_op_2 <X> T_18_13.lc_trk_g2_2
 (12 10)  (940 218)  (940 218)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 218)  (955 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 218)  (968 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (53 10)  (981 218)  (981 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (939 219)  (939 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (13 11)  (941 219)  (941 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (4 13)  (932 221)  (932 221)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_r_9
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (15 14)  (943 222)  (943 222)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (946 223)  (946 223)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g3_6
 (24 15)  (952 223)  (952 223)  routing T_18_13.sp4_v_b_46 <X> T_18_13.lc_trk_g3_6


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 208)  (1022 208)  LC_0 Logic Functioning bit
 (9 1)  (991 209)  (991 209)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_v_b_1
 (10 1)  (992 209)  (992 209)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_v_b_1
 (14 1)  (996 209)  (996 209)  routing T_19_13.top_op_0 <X> T_19_13.lc_trk_g0_0
 (15 1)  (997 209)  (997 209)  routing T_19_13.top_op_0 <X> T_19_13.lc_trk_g0_0
 (17 1)  (999 209)  (999 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (1008 209)  (1008 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (3 2)  (985 210)  (985 210)  routing T_19_13.sp12_h_r_0 <X> T_19_13.sp12_h_l_23
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 210)  (1012 210)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 210)  (1015 210)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (1024 210)  (1024 210)  LC_1 Logic Functioning bit
 (50 2)  (1032 210)  (1032 210)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (985 211)  (985 211)  routing T_19_13.sp12_h_r_0 <X> T_19_13.sp12_h_l_23
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (51 3)  (1033 211)  (1033 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 213)  (1006 213)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.top_op_2 <X> T_19_13.lc_trk_g1_2
 (11 8)  (993 216)  (993 216)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_v_b_8
 (12 9)  (994 217)  (994 217)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_v_b_8
 (14 10)  (996 218)  (996 218)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g2_4
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.sp4_h_r_39 <X> T_19_13.lc_trk_g2_7
 (14 11)  (996 219)  (996 219)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g2_4
 (15 11)  (997 219)  (997 219)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g2_4
 (16 11)  (998 219)  (998 219)  routing T_19_13.sp4_h_r_44 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.tnr_op_6 <X> T_19_13.lc_trk_g2_6
 (5 14)  (987 222)  (987 222)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_44
 (15 14)  (997 222)  (997 222)  routing T_19_13.sp4_h_r_45 <X> T_19_13.lc_trk_g3_5
 (16 14)  (998 222)  (998 222)  routing T_19_13.sp4_h_r_45 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 222)  (1000 222)  routing T_19_13.sp4_h_r_45 <X> T_19_13.lc_trk_g3_5
 (6 15)  (988 223)  (988 223)  routing T_19_13.sp4_v_t_44 <X> T_19_13.sp4_h_l_44
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.sp4_h_r_45 <X> T_19_13.lc_trk_g3_5


LogicTile_20_13

 (26 2)  (1062 210)  (1062 210)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 210)  (1069 210)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 210)  (1071 210)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_1
 (26 3)  (1062 211)  (1062 211)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 211)  (1064 211)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 211)  (1069 211)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_1
 (34 3)  (1070 211)  (1070 211)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.input_2_1
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (19 4)  (1055 212)  (1055 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 212)  (1066 212)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 212)  (1076 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (42 4)  (1078 212)  (1078 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (4 5)  (1040 213)  (1040 213)  routing T_20_13.sp4_v_t_47 <X> T_20_13.sp4_h_r_3
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (1077 213)  (1077 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (5 7)  (1041 215)  (1041 215)  routing T_20_13.sp4_h_l_38 <X> T_20_13.sp4_v_t_38
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 215)  (1060 215)  routing T_20_13.bot_op_6 <X> T_20_13.lc_trk_g1_6
 (5 8)  (1041 216)  (1041 216)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_r_6
 (13 8)  (1049 216)  (1049 216)  routing T_20_13.sp4_v_t_45 <X> T_20_13.sp4_v_b_8
 (14 8)  (1050 216)  (1050 216)  routing T_20_13.sp4_v_b_24 <X> T_20_13.lc_trk_g2_0
 (19 8)  (1055 216)  (1055 216)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (1061 216)  (1061 216)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 216)  (1064 216)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 216)  (1066 216)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (4 9)  (1040 217)  (1040 217)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_r_6
 (6 9)  (1042 217)  (1042 217)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_r_6
 (9 9)  (1045 217)  (1045 217)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_v_b_7
 (10 9)  (1046 217)  (1046 217)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_v_b_7
 (16 9)  (1052 217)  (1052 217)  routing T_20_13.sp4_v_b_24 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 217)  (1059 217)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (26 9)  (1062 217)  (1062 217)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 217)  (1064 217)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 217)  (1067 217)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 217)  (1068 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 217)  (1069 217)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.input_2_4
 (3 10)  (1039 218)  (1039 218)  routing T_20_13.sp12_h_r_1 <X> T_20_13.sp12_h_l_22
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 218)  (1059 218)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.sp4_v_b_47 <X> T_20_13.lc_trk_g2_7
 (25 10)  (1061 218)  (1061 218)  routing T_20_13.sp4_v_b_30 <X> T_20_13.lc_trk_g2_6
 (3 11)  (1039 219)  (1039 219)  routing T_20_13.sp12_h_r_1 <X> T_20_13.sp12_h_l_22
 (18 11)  (1054 219)  (1054 219)  routing T_20_13.sp4_v_b_37 <X> T_20_13.lc_trk_g2_5
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1059 219)  (1059 219)  routing T_20_13.sp4_v_b_30 <X> T_20_13.lc_trk_g2_6
 (9 12)  (1045 220)  (1045 220)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_h_r_10
 (10 12)  (1046 220)  (1046 220)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_h_r_10
 (8 14)  (1044 222)  (1044 222)  routing T_20_13.sp4_v_t_47 <X> T_20_13.sp4_h_l_47
 (9 14)  (1045 222)  (1045 222)  routing T_20_13.sp4_v_t_47 <X> T_20_13.sp4_h_l_47
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp12_v_b_21 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp12_v_b_21 <X> T_20_13.lc_trk_g3_5


LogicTile_21_13

 (25 0)  (1115 208)  (1115 208)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g0_2
 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 208)  (1120 208)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 208)  (1121 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 208)  (1125 208)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_0
 (36 0)  (1126 208)  (1126 208)  LC_0 Logic Functioning bit
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (39 0)  (1129 208)  (1129 208)  LC_0 Logic Functioning bit
 (44 0)  (1134 208)  (1134 208)  LC_0 Logic Functioning bit
 (8 1)  (1098 209)  (1098 209)  routing T_21_13.sp4_h_l_36 <X> T_21_13.sp4_v_b_1
 (9 1)  (1099 209)  (1099 209)  routing T_21_13.sp4_h_l_36 <X> T_21_13.sp4_v_b_1
 (13 1)  (1103 209)  (1103 209)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_h_r_2
 (14 1)  (1104 209)  (1104 209)  routing T_21_13.sp4_r_v_b_35 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 209)  (1113 209)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g0_2
 (24 1)  (1114 209)  (1114 209)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g0_2
 (25 1)  (1115 209)  (1115 209)  routing T_21_13.sp4_h_l_7 <X> T_21_13.lc_trk_g0_2
 (31 1)  (1121 209)  (1121 209)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1123 209)  (1123 209)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_0
 (34 1)  (1124 209)  (1124 209)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_0
 (35 1)  (1125 209)  (1125 209)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.input_2_0
 (40 1)  (1130 209)  (1130 209)  LC_0 Logic Functioning bit
 (41 1)  (1131 209)  (1131 209)  LC_0 Logic Functioning bit
 (42 1)  (1132 209)  (1132 209)  LC_0 Logic Functioning bit
 (43 1)  (1133 209)  (1133 209)  LC_0 Logic Functioning bit
 (46 1)  (1136 209)  (1136 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 210)  (1120 210)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (37 2)  (1127 210)  (1127 210)  LC_1 Logic Functioning bit
 (38 2)  (1128 210)  (1128 210)  LC_1 Logic Functioning bit
 (39 2)  (1129 210)  (1129 210)  LC_1 Logic Functioning bit
 (44 2)  (1134 210)  (1134 210)  LC_1 Logic Functioning bit
 (6 3)  (1096 211)  (1096 211)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_h_l_37
 (22 3)  (1112 211)  (1112 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 211)  (1113 211)  routing T_21_13.sp4_h_r_6 <X> T_21_13.lc_trk_g0_6
 (24 3)  (1114 211)  (1114 211)  routing T_21_13.sp4_h_r_6 <X> T_21_13.lc_trk_g0_6
 (25 3)  (1115 211)  (1115 211)  routing T_21_13.sp4_h_r_6 <X> T_21_13.lc_trk_g0_6
 (30 3)  (1120 211)  (1120 211)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (13 4)  (1103 212)  (1103 212)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_5
 (14 4)  (1104 212)  (1104 212)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g1_0
 (27 4)  (1117 212)  (1117 212)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 212)  (1118 212)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (44 4)  (1134 212)  (1134 212)  LC_2 Logic Functioning bit
 (14 5)  (1104 213)  (1104 213)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g1_0
 (15 5)  (1105 213)  (1105 213)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g1_0
 (16 5)  (1106 213)  (1106 213)  routing T_21_13.sp4_h_l_5 <X> T_21_13.lc_trk_g1_0
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (40 5)  (1130 213)  (1130 213)  LC_2 Logic Functioning bit
 (41 5)  (1131 213)  (1131 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (43 5)  (1133 213)  (1133 213)  LC_2 Logic Functioning bit
 (14 6)  (1104 214)  (1104 214)  routing T_21_13.sp12_h_l_3 <X> T_21_13.lc_trk_g1_4
 (28 6)  (1118 214)  (1118 214)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 214)  (1120 214)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 214)  (1126 214)  LC_3 Logic Functioning bit
 (37 6)  (1127 214)  (1127 214)  LC_3 Logic Functioning bit
 (38 6)  (1128 214)  (1128 214)  LC_3 Logic Functioning bit
 (39 6)  (1129 214)  (1129 214)  LC_3 Logic Functioning bit
 (44 6)  (1134 214)  (1134 214)  LC_3 Logic Functioning bit
 (14 7)  (1104 215)  (1104 215)  routing T_21_13.sp12_h_l_3 <X> T_21_13.lc_trk_g1_4
 (15 7)  (1105 215)  (1105 215)  routing T_21_13.sp12_h_l_3 <X> T_21_13.lc_trk_g1_4
 (17 7)  (1107 215)  (1107 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (30 7)  (1120 215)  (1120 215)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 215)  (1130 215)  LC_3 Logic Functioning bit
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (9 8)  (1099 216)  (1099 216)  routing T_21_13.sp4_v_t_42 <X> T_21_13.sp4_h_r_7
 (27 8)  (1117 216)  (1117 216)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 216)  (1120 216)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 216)  (1126 216)  LC_4 Logic Functioning bit
 (37 8)  (1127 216)  (1127 216)  LC_4 Logic Functioning bit
 (38 8)  (1128 216)  (1128 216)  LC_4 Logic Functioning bit
 (39 8)  (1129 216)  (1129 216)  LC_4 Logic Functioning bit
 (44 8)  (1134 216)  (1134 216)  LC_4 Logic Functioning bit
 (40 9)  (1130 217)  (1130 217)  LC_4 Logic Functioning bit
 (41 9)  (1131 217)  (1131 217)  LC_4 Logic Functioning bit
 (42 9)  (1132 217)  (1132 217)  LC_4 Logic Functioning bit
 (43 9)  (1133 217)  (1133 217)  LC_4 Logic Functioning bit
 (46 9)  (1136 217)  (1136 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (1098 218)  (1098 218)  routing T_21_13.sp4_v_t_42 <X> T_21_13.sp4_h_l_42
 (9 10)  (1099 218)  (1099 218)  routing T_21_13.sp4_v_t_42 <X> T_21_13.sp4_h_l_42
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1114 218)  (1114 218)  routing T_21_13.tnl_op_7 <X> T_21_13.lc_trk_g2_7
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (37 10)  (1127 218)  (1127 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (44 10)  (1134 218)  (1134 218)  LC_5 Logic Functioning bit
 (21 11)  (1111 219)  (1111 219)  routing T_21_13.tnl_op_7 <X> T_21_13.lc_trk_g2_7
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1114 219)  (1114 219)  routing T_21_13.tnr_op_6 <X> T_21_13.lc_trk_g2_6
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (41 11)  (1131 219)  (1131 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (43 11)  (1133 219)  (1133 219)  LC_5 Logic Functioning bit
 (46 11)  (1136 219)  (1136 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (1117 220)  (1117 220)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (44 12)  (1134 220)  (1134 220)  LC_6 Logic Functioning bit
 (15 13)  (1105 221)  (1105 221)  routing T_21_13.tnr_op_0 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (40 13)  (1130 221)  (1130 221)  LC_6 Logic Functioning bit
 (41 13)  (1131 221)  (1131 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit
 (43 13)  (1133 221)  (1133 221)  LC_6 Logic Functioning bit
 (46 13)  (1136 221)  (1136 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1104 222)  (1104 222)  routing T_21_13.sp4_h_r_44 <X> T_21_13.lc_trk_g3_4
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1114 222)  (1114 222)  routing T_21_13.tnl_op_7 <X> T_21_13.lc_trk_g3_7
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (44 14)  (1134 222)  (1134 222)  LC_7 Logic Functioning bit
 (51 14)  (1141 222)  (1141 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1104 223)  (1104 223)  routing T_21_13.sp4_h_r_44 <X> T_21_13.lc_trk_g3_4
 (15 15)  (1105 223)  (1105 223)  routing T_21_13.sp4_h_r_44 <X> T_21_13.lc_trk_g3_4
 (16 15)  (1106 223)  (1106 223)  routing T_21_13.sp4_h_r_44 <X> T_21_13.lc_trk_g3_4
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1111 223)  (1111 223)  routing T_21_13.tnl_op_7 <X> T_21_13.lc_trk_g3_7
 (40 15)  (1130 223)  (1130 223)  LC_7 Logic Functioning bit
 (41 15)  (1131 223)  (1131 223)  LC_7 Logic Functioning bit
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit
 (43 15)  (1133 223)  (1133 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (3 2)  (1147 210)  (1147 210)  routing T_22_13.sp12_h_r_0 <X> T_22_13.sp12_h_l_23
 (3 3)  (1147 211)  (1147 211)  routing T_22_13.sp12_h_r_0 <X> T_22_13.sp12_h_l_23
 (12 4)  (1156 212)  (1156 212)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_h_r_5
 (15 4)  (1159 212)  (1159 212)  routing T_22_13.lft_op_1 <X> T_22_13.lc_trk_g1_1
 (17 4)  (1161 212)  (1161 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 212)  (1162 212)  routing T_22_13.lft_op_1 <X> T_22_13.lc_trk_g1_1
 (13 5)  (1157 213)  (1157 213)  routing T_22_13.sp4_h_l_39 <X> T_22_13.sp4_h_r_5
 (5 7)  (1149 215)  (1149 215)  routing T_22_13.sp4_h_l_38 <X> T_22_13.sp4_v_t_38
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.rgt_op_7 <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 218)  (1168 218)  routing T_22_13.rgt_op_7 <X> T_22_13.lc_trk_g2_7
 (27 10)  (1171 218)  (1171 218)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 218)  (1172 218)  routing T_22_13.lc_trk_g3_1 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 218)  (1177 218)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 218)  (1179 218)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_5
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (27 11)  (1171 219)  (1171 219)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 219)  (1172 219)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 219)  (1176 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1177 219)  (1177 219)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_5
 (34 11)  (1178 219)  (1178 219)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_5
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (40 11)  (1184 219)  (1184 219)  LC_5 Logic Functioning bit
 (42 11)  (1186 219)  (1186 219)  LC_5 Logic Functioning bit
 (14 12)  (1158 220)  (1158 220)  routing T_22_13.rgt_op_0 <X> T_22_13.lc_trk_g3_0
 (15 12)  (1159 220)  (1159 220)  routing T_22_13.sp4_v_t_28 <X> T_22_13.lc_trk_g3_1
 (16 12)  (1160 220)  (1160 220)  routing T_22_13.sp4_v_t_28 <X> T_22_13.lc_trk_g3_1
 (17 12)  (1161 220)  (1161 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 220)  (1167 220)  routing T_22_13.sp4_h_r_27 <X> T_22_13.lc_trk_g3_3
 (24 12)  (1168 220)  (1168 220)  routing T_22_13.sp4_h_r_27 <X> T_22_13.lc_trk_g3_3
 (25 12)  (1169 220)  (1169 220)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g3_2
 (6 13)  (1150 221)  (1150 221)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_9
 (11 13)  (1155 221)  (1155 221)  routing T_22_13.sp4_h_l_38 <X> T_22_13.sp4_h_r_11
 (13 13)  (1157 221)  (1157 221)  routing T_22_13.sp4_h_l_38 <X> T_22_13.sp4_h_r_11
 (15 13)  (1159 221)  (1159 221)  routing T_22_13.rgt_op_0 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1165 221)  (1165 221)  routing T_22_13.sp4_h_r_27 <X> T_22_13.lc_trk_g3_3
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 221)  (1167 221)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g3_2
 (24 13)  (1168 221)  (1168 221)  routing T_22_13.sp4_h_r_34 <X> T_22_13.lc_trk_g3_2
 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47
 (9 14)  (1153 222)  (1153 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47
 (14 14)  (1158 222)  (1158 222)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g3_4
 (27 14)  (1171 222)  (1171 222)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 222)  (1172 222)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 222)  (1178 222)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 222)  (1179 222)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_7
 (39 14)  (1183 222)  (1183 222)  LC_7 Logic Functioning bit
 (42 14)  (1186 222)  (1186 222)  LC_7 Logic Functioning bit
 (14 15)  (1158 223)  (1158 223)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g3_4
 (15 15)  (1159 223)  (1159 223)  routing T_22_13.sp12_v_t_3 <X> T_22_13.lc_trk_g3_4
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 223)  (1171 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 223)  (1172 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 223)  (1174 223)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 223)  (1176 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 223)  (1177 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_7
 (35 15)  (1179 223)  (1179 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.input_2_7
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (39 15)  (1183 223)  (1183 223)  LC_7 Logic Functioning bit
 (42 15)  (1186 223)  (1186 223)  LC_7 Logic Functioning bit
 (43 15)  (1187 223)  (1187 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (26 0)  (1224 208)  (1224 208)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 208)  (1225 208)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 208)  (1231 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 208)  (1232 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 208)  (1233 208)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.input_2_0
 (37 0)  (1235 208)  (1235 208)  LC_0 Logic Functioning bit
 (42 0)  (1240 208)  (1240 208)  LC_0 Logic Functioning bit
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (47 0)  (1245 208)  (1245 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (1226 209)  (1226 209)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 209)  (1227 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 209)  (1228 209)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 209)  (1230 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1232 209)  (1232 209)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.input_2_0
 (37 1)  (1235 209)  (1235 209)  LC_0 Logic Functioning bit
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (48 1)  (1246 209)  (1246 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1220 211)  (1220 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1223 211)  (1223 211)  routing T_23_13.sp4_r_v_b_30 <X> T_23_13.lc_trk_g0_6
 (14 6)  (1212 214)  (1212 214)  routing T_23_13.wire_logic_cluster/lc_4/out <X> T_23_13.lc_trk_g1_4
 (15 6)  (1213 214)  (1213 214)  routing T_23_13.lft_op_5 <X> T_23_13.lc_trk_g1_5
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1216 214)  (1216 214)  routing T_23_13.lft_op_5 <X> T_23_13.lc_trk_g1_5
 (21 6)  (1219 214)  (1219 214)  routing T_23_13.lft_op_7 <X> T_23_13.lc_trk_g1_7
 (22 6)  (1220 214)  (1220 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 214)  (1222 214)  routing T_23_13.lft_op_7 <X> T_23_13.lc_trk_g1_7
 (26 6)  (1224 214)  (1224 214)  routing T_23_13.lc_trk_g1_4 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 214)  (1228 214)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 214)  (1229 214)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 214)  (1231 214)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 214)  (1233 214)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_3
 (36 6)  (1234 214)  (1234 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (43 6)  (1241 214)  (1241 214)  LC_3 Logic Functioning bit
 (17 7)  (1215 215)  (1215 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1225 215)  (1225 215)  routing T_23_13.lc_trk_g1_4 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 215)  (1227 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 215)  (1228 215)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 215)  (1229 215)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 215)  (1230 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1231 215)  (1231 215)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_3
 (35 7)  (1233 215)  (1233 215)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_3
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (37 7)  (1235 215)  (1235 215)  LC_3 Logic Functioning bit
 (39 7)  (1237 215)  (1237 215)  LC_3 Logic Functioning bit
 (40 7)  (1238 215)  (1238 215)  LC_3 Logic Functioning bit
 (42 7)  (1240 215)  (1240 215)  LC_3 Logic Functioning bit
 (22 8)  (1220 216)  (1220 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1224 216)  (1224 216)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 216)  (1225 216)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 216)  (1226 216)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 216)  (1229 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 216)  (1231 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 216)  (1232 216)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 216)  (1235 216)  LC_4 Logic Functioning bit
 (42 8)  (1240 216)  (1240 216)  LC_4 Logic Functioning bit
 (45 8)  (1243 216)  (1243 216)  LC_4 Logic Functioning bit
 (47 8)  (1245 216)  (1245 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1246 216)  (1246 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1248 216)  (1248 216)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (1219 217)  (1219 217)  routing T_23_13.sp4_r_v_b_35 <X> T_23_13.lc_trk_g2_3
 (28 9)  (1226 217)  (1226 217)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 217)  (1227 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 217)  (1228 217)  routing T_23_13.lc_trk_g3_2 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 217)  (1235 217)  LC_4 Logic Functioning bit
 (39 9)  (1237 217)  (1237 217)  LC_4 Logic Functioning bit
 (47 9)  (1245 217)  (1245 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (1219 218)  (1219 218)  routing T_23_13.sp4_v_t_18 <X> T_23_13.lc_trk_g2_7
 (22 10)  (1220 218)  (1220 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1221 218)  (1221 218)  routing T_23_13.sp4_v_t_18 <X> T_23_13.lc_trk_g2_7
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (15 11)  (1213 219)  (1213 219)  routing T_23_13.sp4_v_t_33 <X> T_23_13.lc_trk_g2_4
 (16 11)  (1214 219)  (1214 219)  routing T_23_13.sp4_v_t_33 <X> T_23_13.lc_trk_g2_4
 (17 11)  (1215 219)  (1215 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 219)  (1221 219)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (24 11)  (1222 219)  (1222 219)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (14 12)  (1212 220)  (1212 220)  routing T_23_13.sp4_h_l_21 <X> T_23_13.lc_trk_g3_0
 (13 13)  (1211 221)  (1211 221)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_r_11
 (15 13)  (1213 221)  (1213 221)  routing T_23_13.sp4_h_l_21 <X> T_23_13.lc_trk_g3_0
 (16 13)  (1214 221)  (1214 221)  routing T_23_13.sp4_h_l_21 <X> T_23_13.lc_trk_g3_0
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1220 221)  (1220 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 222)  (1212 222)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (28 14)  (1226 222)  (1226 222)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 222)  (1229 222)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 222)  (1232 222)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (38 14)  (1236 222)  (1236 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (46 14)  (1244 222)  (1244 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (1245 222)  (1245 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1249 222)  (1249 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (1213 223)  (1213 223)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (16 15)  (1214 223)  (1214 223)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (17 15)  (1215 223)  (1215 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (1224 223)  (1224 223)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 223)  (1226 223)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 223)  (1227 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 223)  (1229 223)  routing T_23_13.lc_trk_g1_7 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (37 15)  (1235 223)  (1235 223)  LC_7 Logic Functioning bit
 (38 15)  (1236 223)  (1236 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (40 15)  (1238 223)  (1238 223)  LC_7 Logic Functioning bit
 (42 15)  (1240 223)  (1240 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (13 1)  (1265 209)  (1265 209)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_h_r_2
 (16 3)  (1268 211)  (1268 211)  routing T_24_13.sp12_h_r_12 <X> T_24_13.lc_trk_g0_4
 (17 3)  (1269 211)  (1269 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (11 4)  (1263 212)  (1263 212)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_v_b_5
 (13 4)  (1265 212)  (1265 212)  routing T_24_13.sp4_v_t_44 <X> T_24_13.sp4_v_b_5
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 214)  (1282 214)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 214)  (1285 214)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g2_2 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 215)  (1284 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1285 215)  (1285 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.input_2_3
 (34 7)  (1286 215)  (1286 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.input_2_3
 (35 7)  (1287 215)  (1287 215)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.input_2_3
 (40 7)  (1292 215)  (1292 215)  LC_3 Logic Functioning bit
 (52 7)  (1304 215)  (1304 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (1267 216)  (1267 216)  routing T_24_13.sp4_v_t_28 <X> T_24_13.lc_trk_g2_1
 (16 8)  (1268 216)  (1268 216)  routing T_24_13.sp4_v_t_28 <X> T_24_13.lc_trk_g2_1
 (17 8)  (1269 216)  (1269 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1277 216)  (1277 216)  routing T_24_13.sp4_v_b_26 <X> T_24_13.lc_trk_g2_2
 (6 9)  (1258 217)  (1258 217)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_h_r_6
 (22 9)  (1274 217)  (1274 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 217)  (1275 217)  routing T_24_13.sp4_v_b_26 <X> T_24_13.lc_trk_g2_2
 (8 10)  (1260 218)  (1260 218)  routing T_24_13.sp4_v_t_42 <X> T_24_13.sp4_h_l_42
 (9 10)  (1261 218)  (1261 218)  routing T_24_13.sp4_v_t_42 <X> T_24_13.sp4_h_l_42
 (5 11)  (1257 219)  (1257 219)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_v_t_43
 (21 12)  (1273 220)  (1273 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1275 220)  (1275 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (24 12)  (1276 220)  (1276 220)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g3_3
 (25 12)  (1277 220)  (1277 220)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (26 12)  (1278 220)  (1278 220)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 220)  (1280 220)  routing T_24_13.lc_trk_g2_1 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 220)  (1281 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 220)  (1283 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 220)  (1285 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 220)  (1288 220)  LC_6 Logic Functioning bit
 (37 12)  (1289 220)  (1289 220)  LC_6 Logic Functioning bit
 (38 12)  (1290 220)  (1290 220)  LC_6 Logic Functioning bit
 (47 12)  (1299 220)  (1299 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (1300 220)  (1300 220)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 221)  (1275 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (24 13)  (1276 221)  (1276 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (25 13)  (1277 221)  (1277 221)  routing T_24_13.sp4_h_r_42 <X> T_24_13.lc_trk_g3_2
 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 221)  (1283 221)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 221)  (1284 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1285 221)  (1285 221)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_6
 (34 13)  (1286 221)  (1286 221)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_6
 (35 13)  (1287 221)  (1287 221)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.input_2_6
 (36 13)  (1288 221)  (1288 221)  LC_6 Logic Functioning bit
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (38 13)  (1290 221)  (1290 221)  LC_6 Logic Functioning bit
 (39 13)  (1291 221)  (1291 221)  LC_6 Logic Functioning bit
 (41 13)  (1293 221)  (1293 221)  LC_6 Logic Functioning bit
 (52 13)  (1304 221)  (1304 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (1305 221)  (1305 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (1268 222)  (1268 222)  routing T_24_13.sp4_v_t_16 <X> T_24_13.lc_trk_g3_5
 (17 14)  (1269 222)  (1269 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 222)  (1270 222)  routing T_24_13.sp4_v_t_16 <X> T_24_13.lc_trk_g3_5
 (25 14)  (1277 222)  (1277 222)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6
 (14 15)  (1266 223)  (1266 223)  routing T_24_13.sp4_r_v_b_44 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1275 223)  (1275 223)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.sp4_v_b_38 <X> T_24_13.lc_trk_g3_6


RAM_Tile_25_13

 (13 0)  (1319 208)  (1319 208)  routing T_25_13.sp4_h_l_39 <X> T_25_13.sp4_v_b_2
 (21 0)  (1327 208)  (1327 208)  routing T_25_13.sp4_h_l_6 <X> T_25_13.lc_trk_g0_3
 (22 0)  (1328 208)  (1328 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_l_6 lc_trk_g0_3
 (23 0)  (1329 208)  (1329 208)  routing T_25_13.sp4_h_l_6 <X> T_25_13.lc_trk_g0_3
 (24 0)  (1330 208)  (1330 208)  routing T_25_13.sp4_h_l_6 <X> T_25_13.lc_trk_g0_3
 (26 0)  (1332 208)  (1332 208)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 209)  (1315 209)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_v_b_1
 (10 1)  (1316 209)  (1316 209)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_v_b_1
 (12 1)  (1318 209)  (1318 209)  routing T_25_13.sp4_h_l_39 <X> T_25_13.sp4_v_b_2
 (17 1)  (1323 209)  (1323 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1327 209)  (1327 209)  routing T_25_13.sp4_h_l_6 <X> T_25_13.lc_trk_g0_3
 (27 1)  (1333 209)  (1333 209)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 210)  (1312 210)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_v_t_37
 (21 2)  (1327 210)  (1327 210)  routing T_25_13.sp4_v_t_2 <X> T_25_13.lc_trk_g0_7
 (22 2)  (1328 210)  (1328 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 210)  (1329 210)  routing T_25_13.sp4_v_t_2 <X> T_25_13.lc_trk_g0_7
 (25 2)  (1331 210)  (1331 210)  routing T_25_13.lft_op_6 <X> T_25_13.lc_trk_g0_6
 (14 3)  (1320 211)  (1320 211)  routing T_25_13.sp4_r_v_b_28 <X> T_25_13.lc_trk_g0_4
 (17 3)  (1323 211)  (1323 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1327 211)  (1327 211)  routing T_25_13.sp4_v_t_2 <X> T_25_13.lc_trk_g0_7
 (22 3)  (1328 211)  (1328 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1330 211)  (1330 211)  routing T_25_13.lft_op_6 <X> T_25_13.lc_trk_g0_6
 (26 3)  (1332 211)  (1332 211)  routing T_25_13.lc_trk_g0_3 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (22 4)  (1328 212)  (1328 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 212)  (1332 212)  routing T_25_13.lc_trk_g0_6 <X> T_25_13.input0_2
 (21 5)  (1327 213)  (1327 213)  routing T_25_13.sp4_r_v_b_27 <X> T_25_13.lc_trk_g1_3
 (26 5)  (1332 213)  (1332 213)  routing T_25_13.lc_trk_g0_6 <X> T_25_13.input0_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (21 6)  (1327 214)  (1327 214)  routing T_25_13.sp4_h_r_15 <X> T_25_13.lc_trk_g1_7
 (22 6)  (1328 214)  (1328 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (1329 214)  (1329 214)  routing T_25_13.sp4_h_r_15 <X> T_25_13.lc_trk_g1_7
 (24 6)  (1330 214)  (1330 214)  routing T_25_13.sp4_h_r_15 <X> T_25_13.lc_trk_g1_7
 (26 6)  (1332 214)  (1332 214)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input0_3
 (15 7)  (1321 215)  (1321 215)  routing T_25_13.sp4_v_b_20 <X> T_25_13.lc_trk_g1_4
 (16 7)  (1322 215)  (1322 215)  routing T_25_13.sp4_v_b_20 <X> T_25_13.lc_trk_g1_4
 (17 7)  (1323 215)  (1323 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (28 7)  (1334 215)  (1334 215)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input0_3
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (4 8)  (1310 216)  (1310 216)  routing T_25_13.sp4_h_l_43 <X> T_25_13.sp4_v_b_6
 (21 8)  (1327 216)  (1327 216)  routing T_25_13.sp4_h_l_22 <X> T_25_13.lc_trk_g2_3
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (1329 216)  (1329 216)  routing T_25_13.sp4_h_l_22 <X> T_25_13.lc_trk_g2_3
 (24 8)  (1330 216)  (1330 216)  routing T_25_13.sp4_h_l_22 <X> T_25_13.lc_trk_g2_3
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 216)  (1345 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (5 9)  (1311 217)  (1311 217)  routing T_25_13.sp4_h_l_43 <X> T_25_13.sp4_v_b_6
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (16 10)  (1322 218)  (1322 218)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (17 10)  (1323 218)  (1323 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 218)  (1324 218)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (19 10)  (1325 218)  (1325 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (26 10)  (1332 218)  (1332 218)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.input0_5
 (35 10)  (1341 218)  (1341 218)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.input2_5
 (18 11)  (1324 219)  (1324 219)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (26 11)  (1332 219)  (1332 219)  routing T_25_13.lc_trk_g0_7 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 219)  (1340 219)  routing T_25_13.lc_trk_g1_4 <X> T_25_13.input2_5
 (6 12)  (1312 220)  (1312 220)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_v_b_9
 (14 12)  (1320 220)  (1320 220)  routing T_25_13.sp4_h_r_40 <X> T_25_13.lc_trk_g3_0
 (35 12)  (1341 220)  (1341 220)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input2_6
 (5 13)  (1311 221)  (1311 221)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_v_b_9
 (14 13)  (1320 221)  (1320 221)  routing T_25_13.sp4_h_r_40 <X> T_25_13.lc_trk_g3_0
 (15 13)  (1321 221)  (1321 221)  routing T_25_13.sp4_h_r_40 <X> T_25_13.lc_trk_g3_0
 (16 13)  (1322 221)  (1322 221)  routing T_25_13.sp4_h_r_40 <X> T_25_13.lc_trk_g3_0
 (17 13)  (1323 221)  (1323 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (1332 221)  (1332 221)  routing T_25_13.lc_trk_g1_3 <X> T_25_13.input0_6
 (27 13)  (1333 221)  (1333 221)  routing T_25_13.lc_trk_g1_3 <X> T_25_13.input0_6
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 221)  (1340 221)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input2_6
 (35 13)  (1341 221)  (1341 221)  routing T_25_13.lc_trk_g1_7 <X> T_25_13.input2_6
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (11 14)  (1317 222)  (1317 222)  routing T_25_13.sp4_h_l_43 <X> T_25_13.sp4_v_t_46
 (14 14)  (1320 222)  (1320 222)  routing T_25_13.sp4_h_r_36 <X> T_25_13.lc_trk_g3_4
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_h_r_37 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_h_r_37 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 222)  (1324 222)  routing T_25_13.sp4_h_r_37 <X> T_25_13.lc_trk_g3_5
 (35 14)  (1341 222)  (1341 222)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g0_4 <X> T_25_13.wire_bram/ram/RE
 (8 15)  (1314 223)  (1314 223)  routing T_25_13.sp4_h_l_47 <X> T_25_13.sp4_v_t_47
 (15 15)  (1321 223)  (1321 223)  routing T_25_13.sp4_h_r_36 <X> T_25_13.lc_trk_g3_4
 (16 15)  (1322 223)  (1322 223)  routing T_25_13.sp4_h_r_36 <X> T_25_13.lc_trk_g3_4
 (17 15)  (1323 223)  (1323 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (1333 223)  (1333 223)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.input0_7
 (28 15)  (1334 223)  (1334 223)  routing T_25_13.lc_trk_g3_0 <X> T_25_13.input0_7
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 223)  (1339 223)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7
 (34 15)  (1340 223)  (1340 223)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7


LogicTile_26_13

 (4 0)  (1352 208)  (1352 208)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_b_0
 (11 0)  (1359 208)  (1359 208)  routing T_26_13.sp4_h_r_9 <X> T_26_13.sp4_v_b_2
 (5 1)  (1353 209)  (1353 209)  routing T_26_13.sp4_h_l_37 <X> T_26_13.sp4_v_b_0
 (5 2)  (1353 210)  (1353 210)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_h_l_37
 (8 2)  (1356 210)  (1356 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (9 2)  (1357 210)  (1357 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (10 2)  (1358 210)  (1358 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (13 2)  (1361 210)  (1361 210)  routing T_26_13.sp4_v_b_2 <X> T_26_13.sp4_v_t_39
 (6 3)  (1354 211)  (1354 211)  routing T_26_13.sp4_v_t_37 <X> T_26_13.sp4_h_l_37
 (8 9)  (1356 217)  (1356 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (9 9)  (1357 217)  (1357 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (10 9)  (1358 217)  (1358 217)  routing T_26_13.sp4_h_l_36 <X> T_26_13.sp4_v_b_7
 (4 12)  (1352 220)  (1352 220)  routing T_26_13.sp4_h_l_44 <X> T_26_13.sp4_v_b_9
 (13 12)  (1361 220)  (1361 220)  routing T_26_13.sp4_v_t_46 <X> T_26_13.sp4_v_b_11
 (5 13)  (1353 221)  (1353 221)  routing T_26_13.sp4_h_l_44 <X> T_26_13.sp4_v_b_9
 (11 14)  (1359 222)  (1359 222)  routing T_26_13.sp4_h_r_5 <X> T_26_13.sp4_v_t_46
 (13 14)  (1361 222)  (1361 222)  routing T_26_13.sp4_h_r_5 <X> T_26_13.sp4_v_t_46
 (5 15)  (1353 223)  (1353 223)  routing T_26_13.sp4_h_l_44 <X> T_26_13.sp4_v_t_44
 (10 15)  (1358 223)  (1358 223)  routing T_26_13.sp4_h_l_40 <X> T_26_13.sp4_v_t_47
 (12 15)  (1360 223)  (1360 223)  routing T_26_13.sp4_h_r_5 <X> T_26_13.sp4_v_t_46


LogicTile_27_13

 (2 0)  (1404 208)  (1404 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (1404 216)  (1404 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_12

 (3 14)  (345 206)  (345 206)  routing T_7_12.sp12_h_r_1 <X> T_7_12.sp12_v_t_22
 (3 15)  (345 207)  (345 207)  routing T_7_12.sp12_h_r_1 <X> T_7_12.sp12_v_t_22


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (421 192)  (421 192)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (26 0)  (422 192)  (422 192)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input0_0
 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 193)  (418 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 193)  (419 193)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (24 1)  (420 193)  (420 193)  routing T_8_12.sp4_h_r_10 <X> T_8_12.lc_trk_g0_2
 (26 1)  (422 193)  (422 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input0_0
 (27 1)  (423 193)  (423 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input0_0
 (28 1)  (424 193)  (424 193)  routing T_8_12.lc_trk_g3_7 <X> T_8_12.input0_0
 (29 1)  (425 193)  (425 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (413 194)  (413 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 195)  (410 195)  routing T_8_12.sp4_r_v_b_28 <X> T_8_12.lc_trk_g0_4
 (17 3)  (413 195)  (413 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 195)  (414 195)  routing T_8_12.sp4_r_v_b_29 <X> T_8_12.lc_trk_g0_5
 (22 3)  (418 195)  (418 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (421 195)  (421 195)  routing T_8_12.sp4_r_v_b_30 <X> T_8_12.lc_trk_g0_6
 (26 3)  (422 195)  (422 195)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.input0_1
 (27 3)  (423 195)  (423 195)  routing T_8_12.lc_trk_g1_2 <X> T_8_12.input0_1
 (29 3)  (425 195)  (425 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (397 196)  (397 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (17 4)  (413 196)  (413 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (422 196)  (422 196)  routing T_8_12.lc_trk_g0_6 <X> T_8_12.input0_2
 (1 5)  (397 197)  (397 197)  routing T_8_12.lc_trk_g0_2 <X> T_8_12.wire_bram/ram/WCLKE
 (14 5)  (410 197)  (410 197)  routing T_8_12.sp12_h_r_16 <X> T_8_12.lc_trk_g1_0
 (16 5)  (412 197)  (412 197)  routing T_8_12.sp12_h_r_16 <X> T_8_12.lc_trk_g1_0
 (17 5)  (413 197)  (413 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (414 197)  (414 197)  routing T_8_12.sp4_r_v_b_25 <X> T_8_12.lc_trk_g1_1
 (22 5)  (418 197)  (418 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 197)  (419 197)  routing T_8_12.sp4_v_t_7 <X> T_8_12.lc_trk_g1_2
 (24 5)  (420 197)  (420 197)  routing T_8_12.sp4_v_t_7 <X> T_8_12.lc_trk_g1_2
 (26 5)  (422 197)  (422 197)  routing T_8_12.lc_trk_g0_6 <X> T_8_12.input0_2
 (29 5)  (425 197)  (425 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (25 6)  (421 198)  (421 198)  routing T_8_12.sp4_v_b_14 <X> T_8_12.lc_trk_g1_6
 (26 6)  (422 198)  (422 198)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.input0_3
 (22 7)  (418 199)  (418 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (419 199)  (419 199)  routing T_8_12.sp4_v_b_14 <X> T_8_12.lc_trk_g1_6
 (25 7)  (421 199)  (421 199)  routing T_8_12.sp4_v_b_14 <X> T_8_12.lc_trk_g1_6
 (26 7)  (422 199)  (422 199)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.input0_3
 (27 7)  (423 199)  (423 199)  routing T_8_12.lc_trk_g1_6 <X> T_8_12.input0_3
 (29 7)  (425 199)  (425 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (17 8)  (413 200)  (413 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 200)  (418 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (421 200)  (421 200)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (26 8)  (422 200)  (422 200)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.input0_4
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (18 9)  (414 201)  (414 201)  routing T_8_12.sp4_r_v_b_33 <X> T_8_12.lc_trk_g2_1
 (21 9)  (417 201)  (417 201)  routing T_8_12.sp4_r_v_b_35 <X> T_8_12.lc_trk_g2_3
 (22 9)  (418 201)  (418 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (420 201)  (420 201)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (25 9)  (421 201)  (421 201)  routing T_8_12.sp12_v_b_2 <X> T_8_12.lc_trk_g2_2
 (29 9)  (425 201)  (425 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g2_3 <X> T_8_12.wire_bram/ram/WDATA_3
 (19 10)  (415 202)  (415 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (21 10)  (417 202)  (417 202)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g2_7
 (22 10)  (418 202)  (418 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 202)  (419 202)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g2_7
 (26 10)  (422 202)  (422 202)  routing T_8_12.lc_trk_g0_5 <X> T_8_12.input0_5
 (21 11)  (417 203)  (417 203)  routing T_8_12.sp4_v_t_26 <X> T_8_12.lc_trk_g2_7
 (29 11)  (425 203)  (425 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (428 203)  (428 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 203)  (430 203)  routing T_8_12.lc_trk_g1_0 <X> T_8_12.input2_5
 (8 13)  (404 205)  (404 205)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_b_10
 (26 13)  (422 205)  (422 205)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input0_6
 (28 13)  (424 205)  (424 205)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input0_6
 (29 13)  (425 205)  (425 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 205)  (428 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 205)  (430 205)  routing T_8_12.lc_trk_g1_1 <X> T_8_12.input2_6
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 206)  (413 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (417 206)  (417 206)  routing T_8_12.sp4_h_l_26 <X> T_8_12.lc_trk_g3_7
 (22 14)  (418 206)  (418 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 206)  (419 206)  routing T_8_12.sp4_h_l_26 <X> T_8_12.lc_trk_g3_7
 (24 14)  (420 206)  (420 206)  routing T_8_12.sp4_h_l_26 <X> T_8_12.lc_trk_g3_7
 (35 14)  (431 206)  (431 206)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (18 15)  (414 207)  (414 207)  routing T_8_12.sp4_r_v_b_45 <X> T_8_12.lc_trk_g3_5
 (28 15)  (424 207)  (424 207)  routing T_8_12.lc_trk_g2_1 <X> T_8_12.input0_7
 (29 15)  (425 207)  (425 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 207)  (428 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 207)  (429 207)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7
 (35 15)  (431 207)  (431 207)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.input2_7


LogicTile_9_12

 (22 0)  (460 192)  (460 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 192)  (462 192)  routing T_9_12.top_op_3 <X> T_9_12.lc_trk_g0_3
 (31 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (38 0)  (476 192)  (476 192)  LC_0 Logic Functioning bit
 (39 0)  (477 192)  (477 192)  LC_0 Logic Functioning bit
 (40 0)  (478 192)  (478 192)  LC_0 Logic Functioning bit
 (21 1)  (459 193)  (459 193)  routing T_9_12.top_op_3 <X> T_9_12.lc_trk_g0_3
 (22 1)  (460 193)  (460 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (465 193)  (465 193)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 193)  (469 193)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 193)  (471 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.input_2_0
 (34 1)  (472 193)  (472 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.input_2_0
 (35 1)  (473 193)  (473 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.input_2_0
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (38 1)  (476 193)  (476 193)  LC_0 Logic Functioning bit
 (39 1)  (477 193)  (477 193)  LC_0 Logic Functioning bit
 (41 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (12 2)  (450 194)  (450 194)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_h_l_39
 (15 2)  (453 194)  (453 194)  routing T_9_12.top_op_5 <X> T_9_12.lc_trk_g0_5
 (17 2)  (455 194)  (455 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (459 194)  (459 194)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g0_7
 (22 2)  (460 194)  (460 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (461 194)  (461 194)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g0_7
 (27 2)  (465 194)  (465 194)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 194)  (468 194)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 194)  (469 194)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 194)  (474 194)  LC_1 Logic Functioning bit
 (39 2)  (477 194)  (477 194)  LC_1 Logic Functioning bit
 (41 2)  (479 194)  (479 194)  LC_1 Logic Functioning bit
 (42 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (50 2)  (488 194)  (488 194)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (449 195)  (449 195)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_h_l_39
 (13 3)  (451 195)  (451 195)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_h_l_39
 (18 3)  (456 195)  (456 195)  routing T_9_12.top_op_5 <X> T_9_12.lc_trk_g0_5
 (21 3)  (459 195)  (459 195)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g0_7
 (22 3)  (460 195)  (460 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 195)  (462 195)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g0_6
 (25 3)  (463 195)  (463 195)  routing T_9_12.top_op_6 <X> T_9_12.lc_trk_g0_6
 (30 3)  (468 195)  (468 195)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 195)  (469 195)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 195)  (474 195)  LC_1 Logic Functioning bit
 (39 3)  (477 195)  (477 195)  LC_1 Logic Functioning bit
 (41 3)  (479 195)  (479 195)  LC_1 Logic Functioning bit
 (42 3)  (480 195)  (480 195)  LC_1 Logic Functioning bit
 (13 4)  (451 196)  (451 196)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_v_b_5
 (26 4)  (464 196)  (464 196)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 196)  (466 196)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (50 4)  (488 196)  (488 196)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (465 197)  (465 197)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 197)  (466 197)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 197)  (469 197)  routing T_9_12.lc_trk_g0_3 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 197)  (475 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (39 5)  (477 197)  (477 197)  LC_2 Logic Functioning bit
 (41 5)  (479 197)  (479 197)  LC_2 Logic Functioning bit
 (16 6)  (454 198)  (454 198)  routing T_9_12.sp4_v_b_13 <X> T_9_12.lc_trk_g1_5
 (17 6)  (455 198)  (455 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 198)  (456 198)  routing T_9_12.sp4_v_b_13 <X> T_9_12.lc_trk_g1_5
 (22 6)  (460 198)  (460 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 198)  (461 198)  routing T_9_12.sp4_v_b_23 <X> T_9_12.lc_trk_g1_7
 (24 6)  (462 198)  (462 198)  routing T_9_12.sp4_v_b_23 <X> T_9_12.lc_trk_g1_7
 (26 6)  (464 198)  (464 198)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 198)  (467 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 198)  (472 198)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 198)  (473 198)  routing T_9_12.lc_trk_g0_5 <X> T_9_12.input_2_3
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (41 6)  (479 198)  (479 198)  LC_3 Logic Functioning bit
 (42 6)  (480 198)  (480 198)  LC_3 Logic Functioning bit
 (43 6)  (481 198)  (481 198)  LC_3 Logic Functioning bit
 (18 7)  (456 199)  (456 199)  routing T_9_12.sp4_v_b_13 <X> T_9_12.lc_trk_g1_5
 (26 7)  (464 199)  (464 199)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 199)  (467 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 199)  (468 199)  routing T_9_12.lc_trk_g0_2 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 199)  (470 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (40 7)  (478 199)  (478 199)  LC_3 Logic Functioning bit
 (43 7)  (481 199)  (481 199)  LC_3 Logic Functioning bit
 (11 8)  (449 200)  (449 200)  routing T_9_12.sp4_h_r_3 <X> T_9_12.sp4_v_b_8
 (15 8)  (453 200)  (453 200)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g2_1
 (16 8)  (454 200)  (454 200)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g2_1
 (17 8)  (455 200)  (455 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 200)  (456 200)  routing T_9_12.sp4_h_r_33 <X> T_9_12.lc_trk_g2_1
 (21 8)  (459 200)  (459 200)  routing T_9_12.rgt_op_3 <X> T_9_12.lc_trk_g2_3
 (22 8)  (460 200)  (460 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 200)  (462 200)  routing T_9_12.rgt_op_3 <X> T_9_12.lc_trk_g2_3
 (26 8)  (464 200)  (464 200)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 200)  (471 200)  routing T_9_12.lc_trk_g2_1 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 200)  (474 200)  LC_4 Logic Functioning bit
 (37 8)  (475 200)  (475 200)  LC_4 Logic Functioning bit
 (38 8)  (476 200)  (476 200)  LC_4 Logic Functioning bit
 (40 8)  (478 200)  (478 200)  LC_4 Logic Functioning bit
 (41 8)  (479 200)  (479 200)  LC_4 Logic Functioning bit
 (42 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (50 8)  (488 200)  (488 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 201)  (460 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 201)  (462 201)  routing T_9_12.tnr_op_2 <X> T_9_12.lc_trk_g2_2
 (27 9)  (465 201)  (465 201)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 201)  (474 201)  LC_4 Logic Functioning bit
 (37 9)  (475 201)  (475 201)  LC_4 Logic Functioning bit
 (39 9)  (477 201)  (477 201)  LC_4 Logic Functioning bit
 (40 9)  (478 201)  (478 201)  LC_4 Logic Functioning bit
 (41 9)  (479 201)  (479 201)  LC_4 Logic Functioning bit
 (43 9)  (481 201)  (481 201)  LC_4 Logic Functioning bit
 (51 9)  (489 201)  (489 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (449 202)  (449 202)  routing T_9_12.sp4_v_b_0 <X> T_9_12.sp4_v_t_45
 (13 10)  (451 202)  (451 202)  routing T_9_12.sp4_v_b_0 <X> T_9_12.sp4_v_t_45
 (26 10)  (464 202)  (464 202)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (32 10)  (470 202)  (470 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 202)  (471 202)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 202)  (472 202)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 202)  (475 202)  LC_5 Logic Functioning bit
 (39 10)  (477 202)  (477 202)  LC_5 Logic Functioning bit
 (41 10)  (479 202)  (479 202)  LC_5 Logic Functioning bit
 (43 10)  (481 202)  (481 202)  LC_5 Logic Functioning bit
 (9 11)  (447 203)  (447 203)  routing T_9_12.sp4_v_b_7 <X> T_9_12.sp4_v_t_42
 (26 11)  (464 203)  (464 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 203)  (465 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 203)  (466 203)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 203)  (467 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 203)  (469 203)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 203)  (474 203)  LC_5 Logic Functioning bit
 (38 11)  (476 203)  (476 203)  LC_5 Logic Functioning bit
 (40 11)  (478 203)  (478 203)  LC_5 Logic Functioning bit
 (42 11)  (480 203)  (480 203)  LC_5 Logic Functioning bit
 (15 12)  (453 204)  (453 204)  routing T_9_12.sp4_h_r_25 <X> T_9_12.lc_trk_g3_1
 (16 12)  (454 204)  (454 204)  routing T_9_12.sp4_h_r_25 <X> T_9_12.lc_trk_g3_1
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_h_r_27 <X> T_9_12.lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.sp4_h_r_27 <X> T_9_12.lc_trk_g3_3
 (27 12)  (465 204)  (465 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 204)  (466 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 204)  (467 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 204)  (468 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 204)  (469 204)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 204)  (470 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 204)  (473 204)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.input_2_6
 (36 12)  (474 204)  (474 204)  LC_6 Logic Functioning bit
 (39 12)  (477 204)  (477 204)  LC_6 Logic Functioning bit
 (40 12)  (478 204)  (478 204)  LC_6 Logic Functioning bit
 (43 12)  (481 204)  (481 204)  LC_6 Logic Functioning bit
 (18 13)  (456 205)  (456 205)  routing T_9_12.sp4_h_r_25 <X> T_9_12.lc_trk_g3_1
 (21 13)  (459 205)  (459 205)  routing T_9_12.sp4_h_r_27 <X> T_9_12.lc_trk_g3_3
 (26 13)  (464 205)  (464 205)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 205)  (466 205)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 205)  (467 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 205)  (469 205)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 205)  (470 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 205)  (472 205)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.input_2_6
 (36 13)  (474 205)  (474 205)  LC_6 Logic Functioning bit
 (40 13)  (478 205)  (478 205)  LC_6 Logic Functioning bit
 (4 14)  (442 206)  (442 206)  routing T_9_12.sp4_h_r_3 <X> T_9_12.sp4_v_t_44
 (6 14)  (444 206)  (444 206)  routing T_9_12.sp4_h_r_3 <X> T_9_12.sp4_v_t_44
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 206)  (456 206)  routing T_9_12.wire_logic_cluster/lc_5/out <X> T_9_12.lc_trk_g3_5
 (25 14)  (463 206)  (463 206)  routing T_9_12.rgt_op_6 <X> T_9_12.lc_trk_g3_6
 (26 14)  (464 206)  (464 206)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 206)  (465 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 206)  (466 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 206)  (471 206)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 206)  (472 206)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (37 14)  (475 206)  (475 206)  LC_7 Logic Functioning bit
 (40 14)  (478 206)  (478 206)  LC_7 Logic Functioning bit
 (41 14)  (479 206)  (479 206)  LC_7 Logic Functioning bit
 (50 14)  (488 206)  (488 206)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (443 207)  (443 207)  routing T_9_12.sp4_h_r_3 <X> T_9_12.sp4_v_t_44
 (15 15)  (453 207)  (453 207)  routing T_9_12.tnr_op_4 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 207)  (462 207)  routing T_9_12.rgt_op_6 <X> T_9_12.lc_trk_g3_6
 (26 15)  (464 207)  (464 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 207)  (465 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 207)  (466 207)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 207)  (467 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 207)  (468 207)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (475 207)  (475 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit
 (41 15)  (479 207)  (479 207)  LC_7 Logic Functioning bit
 (42 15)  (480 207)  (480 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (14 0)  (506 192)  (506 192)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g0_0
 (15 0)  (507 192)  (507 192)  routing T_10_12.top_op_1 <X> T_10_12.lc_trk_g0_1
 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (518 192)  (518 192)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 192)  (519 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 192)  (520 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 192)  (522 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (40 0)  (532 192)  (532 192)  LC_0 Logic Functioning bit
 (42 0)  (534 192)  (534 192)  LC_0 Logic Functioning bit
 (14 1)  (506 193)  (506 193)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g0_0
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (510 193)  (510 193)  routing T_10_12.top_op_1 <X> T_10_12.lc_trk_g0_1
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 193)  (516 193)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g0_2
 (27 1)  (519 193)  (519 193)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 193)  (520 193)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 193)  (527 193)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.input_2_0
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (26 2)  (518 194)  (518 194)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 194)  (520 194)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 194)  (525 194)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 194)  (526 194)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (40 2)  (532 194)  (532 194)  LC_1 Logic Functioning bit
 (43 2)  (535 194)  (535 194)  LC_1 Logic Functioning bit
 (50 2)  (542 194)  (542 194)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (518 195)  (518 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 195)  (519 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 195)  (520 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 195)  (522 195)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 196)  (522 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 196)  (525 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (40 4)  (532 196)  (532 196)  LC_2 Logic Functioning bit
 (41 4)  (533 196)  (533 196)  LC_2 Logic Functioning bit
 (43 4)  (535 196)  (535 196)  LC_2 Logic Functioning bit
 (14 5)  (506 197)  (506 197)  routing T_10_12.top_op_0 <X> T_10_12.lc_trk_g1_0
 (15 5)  (507 197)  (507 197)  routing T_10_12.top_op_0 <X> T_10_12.lc_trk_g1_0
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (518 197)  (518 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 197)  (519 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 197)  (523 197)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 197)  (524 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 197)  (525 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.input_2_2
 (35 5)  (527 197)  (527 197)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.input_2_2
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (21 6)  (513 198)  (513 198)  routing T_10_12.wire_logic_cluster/lc_7/out <X> T_10_12.lc_trk_g1_7
 (22 6)  (514 198)  (514 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 198)  (523 198)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (43 6)  (535 198)  (535 198)  LC_3 Logic Functioning bit
 (50 6)  (542 198)  (542 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 199)  (506 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (15 7)  (507 199)  (507 199)  routing T_10_12.top_op_4 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 199)  (516 199)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g1_6
 (25 7)  (517 199)  (517 199)  routing T_10_12.top_op_6 <X> T_10_12.lc_trk_g1_6
 (26 7)  (518 199)  (518 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 199)  (519 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 199)  (520 199)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 199)  (521 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 199)  (523 199)  routing T_10_12.lc_trk_g1_7 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (37 7)  (529 199)  (529 199)  LC_3 Logic Functioning bit
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 200)  (523 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 200)  (526 200)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (40 8)  (532 200)  (532 200)  LC_4 Logic Functioning bit
 (42 8)  (534 200)  (534 200)  LC_4 Logic Functioning bit
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 201)  (516 201)  routing T_10_12.tnr_op_2 <X> T_10_12.lc_trk_g2_2
 (26 9)  (518 201)  (518 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 201)  (519 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 201)  (520 201)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 201)  (521 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 201)  (528 201)  LC_4 Logic Functioning bit
 (38 9)  (530 201)  (530 201)  LC_4 Logic Functioning bit
 (40 9)  (532 201)  (532 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (25 10)  (517 202)  (517 202)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g2_6
 (26 10)  (518 202)  (518 202)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 202)  (525 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 202)  (526 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (42 10)  (534 202)  (534 202)  LC_5 Logic Functioning bit
 (43 10)  (535 202)  (535 202)  LC_5 Logic Functioning bit
 (50 10)  (542 202)  (542 202)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 203)  (516 203)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g2_6
 (27 11)  (519 203)  (519 203)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 203)  (520 203)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 203)  (522 203)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (37 11)  (529 203)  (529 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (516 204)  (516 204)  routing T_10_12.tnr_op_3 <X> T_10_12.lc_trk_g3_3
 (26 12)  (518 204)  (518 204)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 204)  (523 204)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 204)  (525 204)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (43 12)  (535 204)  (535 204)  LC_6 Logic Functioning bit
 (50 12)  (542 204)  (542 204)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 204)  (543 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (504 205)  (504 205)  routing T_10_12.sp4_h_r_11 <X> T_10_12.sp4_v_b_11
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (516 205)  (516 205)  routing T_10_12.tnr_op_2 <X> T_10_12.lc_trk_g3_2
 (26 13)  (518 205)  (518 205)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 205)  (520 205)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 205)  (521 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 205)  (529 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (48 13)  (540 205)  (540 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (507 206)  (507 206)  routing T_10_12.tnr_op_5 <X> T_10_12.lc_trk_g3_5
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (517 206)  (517 206)  routing T_10_12.wire_logic_cluster/lc_6/out <X> T_10_12.lc_trk_g3_6
 (26 14)  (518 206)  (518 206)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 206)  (523 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 206)  (525 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 206)  (526 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 206)  (530 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (42 14)  (534 206)  (534 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (50 14)  (542 206)  (542 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (507 207)  (507 207)  routing T_10_12.tnr_op_4 <X> T_10_12.lc_trk_g3_4
 (17 15)  (509 207)  (509 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 207)  (519 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 207)  (520 207)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 207)  (521 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 207)  (528 207)  LC_7 Logic Functioning bit
 (37 15)  (529 207)  (529 207)  LC_7 Logic Functioning bit
 (40 15)  (532 207)  (532 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (22 0)  (568 192)  (568 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 192)  (570 192)  routing T_11_12.top_op_3 <X> T_11_12.lc_trk_g0_3
 (26 0)  (572 192)  (572 192)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 192)  (574 192)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 192)  (581 192)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.input_2_0
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (9 1)  (555 193)  (555 193)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_v_b_1
 (21 1)  (567 193)  (567 193)  routing T_11_12.top_op_3 <X> T_11_12.lc_trk_g0_3
 (27 1)  (573 193)  (573 193)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 193)  (576 193)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 193)  (579 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.input_2_0
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (43 1)  (589 193)  (589 193)  LC_0 Logic Functioning bit
 (8 2)  (554 194)  (554 194)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_l_36
 (9 2)  (555 194)  (555 194)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_l_36
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 194)  (576 194)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (14 3)  (560 195)  (560 195)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g0_4
 (15 3)  (561 195)  (561 195)  routing T_11_12.top_op_4 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (15 4)  (561 196)  (561 196)  routing T_11_12.top_op_1 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (564 197)  (564 197)  routing T_11_12.top_op_1 <X> T_11_12.lc_trk_g1_1
 (5 6)  (551 198)  (551 198)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_l_38
 (15 6)  (561 198)  (561 198)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 198)  (576 198)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (43 6)  (589 198)  (589 198)  LC_3 Logic Functioning bit
 (46 6)  (592 198)  (592 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (552 199)  (552 199)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_l_38
 (18 7)  (564 199)  (564 199)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 199)  (579 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (35 7)  (581 199)  (581 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 200)  (573 200)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 200)  (574 200)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 200)  (577 200)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 200)  (579 200)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 200)  (581 200)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.input_2_4
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (15 9)  (561 201)  (561 201)  routing T_11_12.tnr_op_0 <X> T_11_12.lc_trk_g2_0
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (573 201)  (573 201)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 201)  (576 201)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 201)  (578 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (38 9)  (584 201)  (584 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 202)  (577 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (40 10)  (586 202)  (586 202)  LC_5 Logic Functioning bit
 (42 10)  (588 202)  (588 202)  LC_5 Logic Functioning bit
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g0_3 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 204)  (564 204)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g3_1
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 204)  (579 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (42 12)  (588 204)  (588 204)  LC_6 Logic Functioning bit
 (50 12)  (596 204)  (596 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (25 13)  (571 205)  (571 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 205)  (574 205)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (38 13)  (584 205)  (584 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (43 13)  (589 205)  (589 205)  LC_6 Logic Functioning bit
 (5 14)  (551 206)  (551 206)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_l_44
 (15 14)  (561 206)  (561 206)  routing T_11_12.tnl_op_5 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (28 14)  (574 206)  (574 206)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 206)  (580 206)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (41 14)  (587 206)  (587 206)  LC_7 Logic Functioning bit
 (43 14)  (589 206)  (589 206)  LC_7 Logic Functioning bit
 (4 15)  (550 207)  (550 207)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_l_44
 (6 15)  (552 207)  (552 207)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_l_44
 (14 15)  (560 207)  (560 207)  routing T_11_12.tnl_op_4 <X> T_11_12.lc_trk_g3_4
 (15 15)  (561 207)  (561 207)  routing T_11_12.tnl_op_4 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (564 207)  (564 207)  routing T_11_12.tnl_op_5 <X> T_11_12.lc_trk_g3_5
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (39 15)  (585 207)  (585 207)  LC_7 Logic Functioning bit
 (41 15)  (587 207)  (587 207)  LC_7 Logic Functioning bit
 (43 15)  (589 207)  (589 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (21 0)  (621 192)  (621 192)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp4_r_v_b_35 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (621 193)  (621 193)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (3 2)  (603 194)  (603 194)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (621 194)  (621 194)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 194)  (623 194)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g0_7
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (47 2)  (647 194)  (647 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (603 195)  (603 195)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_r_v_b_29 <X> T_12_12.lc_trk_g0_5
 (21 3)  (621 195)  (621 195)  routing T_12_12.sp4_v_b_15 <X> T_12_12.lc_trk_g0_7
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 195)  (628 195)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (15 4)  (615 196)  (615 196)  routing T_12_12.bot_op_1 <X> T_12_12.lc_trk_g1_1
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (625 196)  (625 196)  routing T_12_12.sp4_v_b_10 <X> T_12_12.lc_trk_g1_2
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (5 5)  (605 197)  (605 197)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_b_3
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 197)  (623 197)  routing T_12_12.sp4_v_b_10 <X> T_12_12.lc_trk_g1_2
 (25 5)  (625 197)  (625 197)  routing T_12_12.sp4_v_b_10 <X> T_12_12.lc_trk_g1_2
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.input_2_2
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.bot_op_7 <X> T_12_12.lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.sp4_v_t_3 <X> T_12_12.lc_trk_g1_6
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp4_v_t_3 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp4_v_t_3 <X> T_12_12.lc_trk_g1_6
 (25 12)  (625 204)  (625 204)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g3_2
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (8 14)  (608 206)  (608 206)  routing T_12_12.sp4_h_r_10 <X> T_12_12.sp4_h_l_47
 (15 14)  (615 206)  (615 206)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g3_5
 (16 14)  (616 206)  (616 206)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (40 14)  (640 206)  (640 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (18 15)  (618 207)  (618 207)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g3_5
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 207)  (635 207)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.input_2_7
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 194)  (677 194)  routing T_13_12.sp4_v_b_23 <X> T_13_12.lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.sp4_v_b_23 <X> T_13_12.lc_trk_g0_7
 (6 7)  (660 199)  (660 199)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_h_l_38
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (51 8)  (705 200)  (705 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (14 13)  (668 205)  (668 205)  routing T_13_12.tnl_op_0 <X> T_13_12.lc_trk_g3_0
 (15 13)  (669 205)  (669 205)  routing T_13_12.tnl_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0


LogicTile_14_12

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (16 4)  (724 196)  (724 196)  routing T_14_12.sp12_h_r_9 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (729 196)  (729 196)  routing T_14_12.bnr_op_3 <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (729 197)  (729 197)  routing T_14_12.bnr_op_3 <X> T_14_12.lc_trk_g1_3
 (13 7)  (721 199)  (721 199)  routing T_14_12.sp4_v_b_0 <X> T_14_12.sp4_h_l_40
 (21 10)  (729 202)  (729 202)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 12)  (708 204)  (708 204)  routing T_14_12.glb_netwk_2 <X> T_14_12.glb2local_3
 (1 12)  (709 204)  (709 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (42 12)  (750 204)  (750 204)  LC_6 Logic Functioning bit
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (727 207)  (727 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.tnr_op_6 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (14 0)  (776 192)  (776 192)  routing T_15_12.wire_logic_cluster/lc_0/out <X> T_15_12.lc_trk_g0_0
 (21 0)  (783 192)  (783 192)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (40 0)  (802 192)  (802 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp12_h_r_10 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_0
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 194)  (787 194)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 196)  (797 196)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (25 6)  (787 198)  (787 198)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (50 6)  (812 198)  (812 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g1_6
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.tnl_op_2 <X> T_15_12.lc_trk_g2_2
 (25 9)  (787 201)  (787 201)  routing T_15_12.tnl_op_2 <X> T_15_12.lc_trk_g2_2
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g2_5
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_5
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 203)  (795 203)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_5
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (46 11)  (808 203)  (808 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (814 203)  (814 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 14)  (783 206)  (783 206)  routing T_15_12.sp4_h_r_39 <X> T_15_12.lc_trk_g3_7
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp4_h_r_39 <X> T_15_12.lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.sp4_h_r_39 <X> T_15_12.lc_trk_g3_7


LogicTile_16_12

 (12 2)  (828 194)  (828 194)  routing T_16_12.sp4_v_b_2 <X> T_16_12.sp4_h_l_39
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_v_b_23 <X> T_16_12.lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp4_v_b_23 <X> T_16_12.lc_trk_g0_7
 (5 6)  (821 198)  (821 198)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (6 7)  (822 199)  (822 199)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 199)  (839 199)  routing T_16_12.sp4_v_b_22 <X> T_16_12.lc_trk_g1_6
 (24 7)  (840 199)  (840 199)  routing T_16_12.sp4_v_b_22 <X> T_16_12.lc_trk_g1_6
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (52 9)  (868 201)  (868 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 14)  (824 206)  (824 206)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_h_l_47
 (10 14)  (826 206)  (826 206)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_h_l_47


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 194)  (878 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_v_t_37
 (6 2)  (880 194)  (880 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_v_t_37
 (13 2)  (887 194)  (887 194)  routing T_17_12.sp4_h_r_2 <X> T_17_12.sp4_v_t_39
 (12 3)  (886 195)  (886 195)  routing T_17_12.sp4_h_r_2 <X> T_17_12.sp4_v_t_39
 (2 8)  (876 200)  (876 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (51 9)  (925 201)  (925 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3


LogicTile_18_12

 (15 0)  (943 192)  (943 192)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g0_1
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (946 192)  (946 192)  routing T_18_12.sp4_h_r_9 <X> T_18_12.lc_trk_g0_1
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (25 2)  (953 194)  (953 194)  routing T_18_12.bnr_op_6 <X> T_18_12.lc_trk_g0_6
 (14 3)  (942 195)  (942 195)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g0_4
 (15 3)  (943 195)  (943 195)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g0_4
 (16 3)  (944 195)  (944 195)  routing T_18_12.sp4_h_r_4 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 195)  (953 195)  routing T_18_12.bnr_op_6 <X> T_18_12.lc_trk_g0_6
 (14 4)  (942 196)  (942 196)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (14 5)  (942 197)  (942 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (15 5)  (943 197)  (943 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (16 5)  (944 197)  (944 197)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 9)  (943 201)  (943 201)  routing T_18_12.sp4_v_t_29 <X> T_18_12.lc_trk_g2_0
 (16 9)  (944 201)  (944 201)  routing T_18_12.sp4_v_t_29 <X> T_18_12.lc_trk_g2_0
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (46 10)  (974 202)  (974 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (19 11)  (947 203)  (947 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 203)  (960 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (2 12)  (930 204)  (930 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (942 204)  (942 204)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (14 13)  (942 205)  (942 205)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (16 13)  (944 205)  (944 205)  routing T_18_12.sp4_v_t_21 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (14 15)  (942 207)  (942 207)  routing T_18_12.sp4_r_v_b_44 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_12

 (14 0)  (996 192)  (996 192)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g0_0
 (15 0)  (997 192)  (997 192)  routing T_19_12.bot_op_1 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (15 1)  (997 193)  (997 193)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g0_0
 (17 1)  (999 193)  (999 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (1003 193)  (1003 193)  routing T_19_12.sp4_r_v_b_32 <X> T_19_12.lc_trk_g0_3
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 194)  (1008 194)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (14 3)  (996 195)  (996 195)  routing T_19_12.sp4_r_v_b_28 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.bot_op_6 <X> T_19_12.lc_trk_g0_6
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 195)  (1013 195)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (39 3)  (1021 195)  (1021 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.bot_op_3 <X> T_19_12.lc_trk_g1_3
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 196)  (1015 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 196)  (1022 196)  LC_2 Logic Functioning bit
 (42 4)  (1024 196)  (1024 196)  LC_2 Logic Functioning bit
 (14 5)  (996 197)  (996 197)  routing T_19_12.sp4_r_v_b_24 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (6 6)  (988 198)  (988 198)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_v_t_38
 (15 6)  (997 198)  (997 198)  routing T_19_12.sp4_v_b_21 <X> T_19_12.lc_trk_g1_5
 (16 6)  (998 198)  (998 198)  routing T_19_12.sp4_v_b_21 <X> T_19_12.lc_trk_g1_5
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (40 6)  (1022 198)  (1022 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (42 6)  (1024 198)  (1024 198)  LC_3 Logic Functioning bit
 (26 7)  (1008 199)  (1008 199)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 199)  (1014 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1016 199)  (1016 199)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.input_2_3
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 200)  (1000 200)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g2_1
 (25 8)  (1007 200)  (1007 200)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g2_2
 (28 8)  (1010 200)  (1010 200)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (40 8)  (1022 200)  (1022 200)  LC_4 Logic Functioning bit
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (50 8)  (1032 200)  (1032 200)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1034 200)  (1034 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (996 201)  (996 201)  routing T_19_12.sp4_r_v_b_32 <X> T_19_12.lc_trk_g2_0
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1010 202)  (1010 202)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 202)  (1022 202)  LC_5 Logic Functioning bit
 (42 10)  (1024 202)  (1024 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (46 10)  (1028 202)  (1028 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1030 202)  (1030 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1033 202)  (1033 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 203)  (1015 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.input_2_5
 (34 11)  (1016 203)  (1016 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.input_2_5
 (35 11)  (1017 203)  (1017 203)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.input_2_5
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (14 12)  (996 204)  (996 204)  routing T_19_12.sp4_h_l_21 <X> T_19_12.lc_trk_g3_0
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_v_t_30 <X> T_19_12.lc_trk_g3_3
 (24 12)  (1006 204)  (1006 204)  routing T_19_12.sp4_v_t_30 <X> T_19_12.lc_trk_g3_3
 (15 13)  (997 205)  (997 205)  routing T_19_12.sp4_h_l_21 <X> T_19_12.lc_trk_g3_0
 (16 13)  (998 205)  (998 205)  routing T_19_12.sp4_h_l_21 <X> T_19_12.lc_trk_g3_0
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1000 205)  (1000 205)  routing T_19_12.sp4_r_v_b_41 <X> T_19_12.lc_trk_g3_1
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 206)  (1013 206)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (41 14)  (1023 206)  (1023 206)  LC_7 Logic Functioning bit
 (43 14)  (1025 206)  (1025 206)  LC_7 Logic Functioning bit
 (14 15)  (996 207)  (996 207)  routing T_19_12.sp4_h_l_17 <X> T_19_12.lc_trk_g3_4
 (15 15)  (997 207)  (997 207)  routing T_19_12.sp4_h_l_17 <X> T_19_12.lc_trk_g3_4
 (16 15)  (998 207)  (998 207)  routing T_19_12.sp4_h_l_17 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 207)  (1005 207)  routing T_19_12.sp4_v_b_46 <X> T_19_12.lc_trk_g3_6
 (24 15)  (1006 207)  (1006 207)  routing T_19_12.sp4_v_b_46 <X> T_19_12.lc_trk_g3_6
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 207)  (1010 207)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 207)  (1013 207)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit
 (41 15)  (1023 207)  (1023 207)  LC_7 Logic Functioning bit
 (43 15)  (1025 207)  (1025 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (5 0)  (1041 192)  (1041 192)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_h_r_0
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 193)  (1060 193)  routing T_20_12.top_op_2 <X> T_20_12.lc_trk_g0_2
 (25 1)  (1061 193)  (1061 193)  routing T_20_12.top_op_2 <X> T_20_12.lc_trk_g0_2
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (1050 195)  (1050 195)  routing T_20_12.top_op_4 <X> T_20_12.lc_trk_g0_4
 (15 3)  (1051 195)  (1051 195)  routing T_20_12.top_op_4 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 4)  (1051 196)  (1051 196)  routing T_20_12.top_op_1 <X> T_20_12.lc_trk_g1_1
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (1054 197)  (1054 197)  routing T_20_12.top_op_1 <X> T_20_12.lc_trk_g1_1
 (3 8)  (1039 200)  (1039 200)  routing T_20_12.sp12_v_t_22 <X> T_20_12.sp12_v_b_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.input_2_4
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (47 8)  (1083 200)  (1083 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1084 200)  (1084 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (13 9)  (1049 201)  (1049 201)  routing T_20_12.sp4_v_t_38 <X> T_20_12.sp4_h_r_8
 (18 9)  (1054 201)  (1054 201)  routing T_20_12.sp4_r_v_b_33 <X> T_20_12.lc_trk_g2_1
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (53 9)  (1089 201)  (1089 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 12)  (1040 204)  (1040 204)  routing T_20_12.sp4_h_l_44 <X> T_20_12.sp4_v_b_9
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.rgt_op_1 <X> T_20_12.lc_trk_g3_1
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 204)  (1064 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (41 12)  (1077 204)  (1077 204)  LC_6 Logic Functioning bit
 (45 12)  (1081 204)  (1081 204)  LC_6 Logic Functioning bit
 (46 12)  (1082 204)  (1082 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (1083 204)  (1083 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (1087 204)  (1087 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1041 205)  (1041 205)  routing T_20_12.sp4_h_l_44 <X> T_20_12.sp4_v_b_9
 (26 13)  (1062 205)  (1062 205)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 205)  (1068 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 205)  (1070 205)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.input_2_6
 (40 13)  (1076 205)  (1076 205)  LC_6 Logic Functioning bit
 (53 13)  (1089 205)  (1089 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 207)  (1050 207)  routing T_20_12.sp4_r_v_b_44 <X> T_20_12.lc_trk_g3_4
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 207)  (1061 207)  routing T_20_12.sp4_r_v_b_46 <X> T_20_12.lc_trk_g3_6


LogicTile_21_12

 (3 2)  (1093 194)  (1093 194)  routing T_21_12.sp12_v_t_23 <X> T_21_12.sp12_h_l_23
 (26 2)  (1116 194)  (1116 194)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 194)  (1120 194)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 194)  (1121 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g1_5 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 194)  (1130 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (42 2)  (1132 194)  (1132 194)  LC_1 Logic Functioning bit
 (43 2)  (1133 194)  (1133 194)  LC_1 Logic Functioning bit
 (27 3)  (1117 195)  (1117 195)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 195)  (1119 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 195)  (1120 195)  routing T_21_12.lc_trk_g3_7 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (11 4)  (1101 196)  (1101 196)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (13 4)  (1103 196)  (1103 196)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (26 4)  (1116 196)  (1116 196)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 196)  (1120 196)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 196)  (1121 196)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 196)  (1123 196)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 196)  (1130 196)  LC_2 Logic Functioning bit
 (48 4)  (1138 196)  (1138 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (1102 197)  (1102 197)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (28 5)  (1118 197)  (1118 197)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 197)  (1119 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g1_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.input_2_2
 (35 5)  (1125 197)  (1125 197)  routing T_21_12.lc_trk_g2_2 <X> T_21_12.input_2_2
 (8 6)  (1098 198)  (1098 198)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_41
 (9 6)  (1099 198)  (1099 198)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_41
 (12 6)  (1102 198)  (1102 198)  routing T_21_12.sp4_v_t_40 <X> T_21_12.sp4_h_l_40
 (14 6)  (1104 198)  (1104 198)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g1_4
 (15 6)  (1105 198)  (1105 198)  routing T_21_12.sp4_h_r_13 <X> T_21_12.lc_trk_g1_5
 (16 6)  (1106 198)  (1106 198)  routing T_21_12.sp4_h_r_13 <X> T_21_12.lc_trk_g1_5
 (17 6)  (1107 198)  (1107 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1108 198)  (1108 198)  routing T_21_12.sp4_h_r_13 <X> T_21_12.lc_trk_g1_5
 (25 6)  (1115 198)  (1115 198)  routing T_21_12.lft_op_6 <X> T_21_12.lc_trk_g1_6
 (11 7)  (1101 199)  (1101 199)  routing T_21_12.sp4_v_t_40 <X> T_21_12.sp4_h_l_40
 (15 7)  (1105 199)  (1105 199)  routing T_21_12.lft_op_4 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1112 199)  (1112 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1114 199)  (1114 199)  routing T_21_12.lft_op_6 <X> T_21_12.lc_trk_g1_6
 (25 8)  (1115 200)  (1115 200)  routing T_21_12.sp4_v_t_23 <X> T_21_12.lc_trk_g2_2
 (22 9)  (1112 201)  (1112 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 201)  (1113 201)  routing T_21_12.sp4_v_t_23 <X> T_21_12.lc_trk_g2_2
 (25 9)  (1115 201)  (1115 201)  routing T_21_12.sp4_v_t_23 <X> T_21_12.lc_trk_g2_2
 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_h_l_45
 (17 10)  (1107 202)  (1107 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (13 11)  (1103 203)  (1103 203)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_h_l_45
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.sp4_r_v_b_36 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1108 203)  (1108 203)  routing T_21_12.sp4_r_v_b_37 <X> T_21_12.lc_trk_g2_5
 (22 14)  (1112 206)  (1112 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 206)  (1113 206)  routing T_21_12.sp4_v_b_47 <X> T_21_12.lc_trk_g3_7
 (24 14)  (1114 206)  (1114 206)  routing T_21_12.sp4_v_b_47 <X> T_21_12.lc_trk_g3_7


LogicTile_22_12

 (5 4)  (1149 196)  (1149 196)  routing T_22_12.sp4_v_t_38 <X> T_22_12.sp4_h_r_3
 (12 5)  (1156 197)  (1156 197)  routing T_22_12.sp4_h_r_5 <X> T_22_12.sp4_v_b_5
 (10 8)  (1154 200)  (1154 200)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_r_7
 (5 14)  (1149 206)  (1149 206)  routing T_22_12.sp4_v_t_38 <X> T_22_12.sp4_h_l_44
 (4 15)  (1148 207)  (1148 207)  routing T_22_12.sp4_v_t_38 <X> T_22_12.sp4_h_l_44
 (6 15)  (1150 207)  (1150 207)  routing T_22_12.sp4_v_t_38 <X> T_22_12.sp4_h_l_44


LogicTile_23_12

 (12 12)  (1210 204)  (1210 204)  routing T_23_12.sp4_v_t_46 <X> T_23_12.sp4_h_r_11


LogicTile_24_12

 (16 3)  (1268 195)  (1268 195)  routing T_24_12.sp12_h_r_12 <X> T_24_12.lc_trk_g0_4
 (17 3)  (1269 195)  (1269 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 198)  (1282 198)  routing T_24_12.lc_trk_g0_4 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 198)  (1285 198)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 198)  (1286 198)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (27 7)  (1279 199)  (1279 199)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 199)  (1280 199)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 199)  (1283 199)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 199)  (1284 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1285 199)  (1285 199)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.input_2_3
 (35 7)  (1287 199)  (1287 199)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.input_2_3
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (47 7)  (1299 199)  (1299 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (1265 200)  (1265 200)  routing T_24_12.sp4_h_l_45 <X> T_24_12.sp4_v_b_8
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 200)  (1275 200)  routing T_24_12.sp4_h_r_27 <X> T_24_12.lc_trk_g2_3
 (24 8)  (1276 200)  (1276 200)  routing T_24_12.sp4_h_r_27 <X> T_24_12.lc_trk_g2_3
 (12 9)  (1264 201)  (1264 201)  routing T_24_12.sp4_h_l_45 <X> T_24_12.sp4_v_b_8
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.sp4_h_r_27 <X> T_24_12.lc_trk_g2_3
 (10 12)  (1262 204)  (1262 204)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_r_10
 (15 13)  (1267 205)  (1267 205)  routing T_24_12.sp4_v_t_29 <X> T_24_12.lc_trk_g3_0
 (16 13)  (1268 205)  (1268 205)  routing T_24_12.sp4_v_t_29 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 14)  (1273 206)  (1273 206)  routing T_24_12.sp4_v_t_26 <X> T_24_12.lc_trk_g3_7
 (22 14)  (1274 206)  (1274 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 206)  (1275 206)  routing T_24_12.sp4_v_t_26 <X> T_24_12.lc_trk_g3_7
 (21 15)  (1273 207)  (1273 207)  routing T_24_12.sp4_v_t_26 <X> T_24_12.lc_trk_g3_7


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 192)  (1328 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 192)  (1329 192)  routing T_25_12.sp12_h_r_11 <X> T_25_12.lc_trk_g0_3
 (26 0)  (1332 192)  (1332 192)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 193)  (1332 193)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_0
 (27 1)  (1333 193)  (1333 193)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_0
 (28 1)  (1334 193)  (1334 193)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 194)  (1327 194)  routing T_25_12.sp4_h_l_10 <X> T_25_12.lc_trk_g0_7
 (22 2)  (1328 194)  (1328 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 194)  (1329 194)  routing T_25_12.sp4_h_l_10 <X> T_25_12.lc_trk_g0_7
 (24 2)  (1330 194)  (1330 194)  routing T_25_12.sp4_h_l_10 <X> T_25_12.lc_trk_g0_7
 (26 2)  (1332 194)  (1332 194)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input0_1
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 195)  (1314 195)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_v_t_36
 (9 3)  (1315 195)  (1315 195)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_v_t_36
 (10 3)  (1316 195)  (1316 195)  routing T_25_12.sp4_h_r_7 <X> T_25_12.sp4_v_t_36
 (15 3)  (1321 195)  (1321 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp4_v_b_20 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (21 3)  (1327 195)  (1327 195)  routing T_25_12.sp4_h_l_10 <X> T_25_12.lc_trk_g0_7
 (26 3)  (1332 195)  (1332 195)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input0_1
 (27 3)  (1333 195)  (1333 195)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input0_1
 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (1312 196)  (1312 196)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_v_b_3
 (21 4)  (1327 196)  (1327 196)  routing T_25_12.lft_op_3 <X> T_25_12.lc_trk_g1_3
 (22 4)  (1328 196)  (1328 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1330 196)  (1330 196)  routing T_25_12.lft_op_3 <X> T_25_12.lc_trk_g1_3
 (26 4)  (1332 196)  (1332 196)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.input0_2
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (5 5)  (1311 197)  (1311 197)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_v_b_3
 (9 5)  (1315 197)  (1315 197)  routing T_25_12.sp4_v_t_45 <X> T_25_12.sp4_v_b_4
 (10 5)  (1316 197)  (1316 197)  routing T_25_12.sp4_v_t_45 <X> T_25_12.sp4_v_b_4
 (14 5)  (1320 197)  (1320 197)  routing T_25_12.sp4_r_v_b_24 <X> T_25_12.lc_trk_g1_0
 (17 5)  (1323 197)  (1323 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (12 6)  (1318 198)  (1318 198)  routing T_25_12.sp4_v_t_40 <X> T_25_12.sp4_h_l_40
 (26 6)  (1332 198)  (1332 198)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input0_3
 (5 7)  (1311 199)  (1311 199)  routing T_25_12.sp4_h_l_38 <X> T_25_12.sp4_v_t_38
 (11 7)  (1317 199)  (1317 199)  routing T_25_12.sp4_v_t_40 <X> T_25_12.sp4_h_l_40
 (26 7)  (1332 199)  (1332 199)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input0_3
 (28 7)  (1334 199)  (1334 199)  routing T_25_12.lc_trk_g2_7 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (36 8)  (1342 200)  (1342 200)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (27 9)  (1333 201)  (1333 201)  routing T_25_12.lc_trk_g3_1 <X> T_25_12.input0_4
 (28 9)  (1334 201)  (1334 201)  routing T_25_12.lc_trk_g3_1 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (22 10)  (1328 202)  (1328 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (1320 203)  (1320 203)  routing T_25_12.sp4_r_v_b_36 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1333 203)  (1333 203)  routing T_25_12.lc_trk_g1_0 <X> T_25_12.input0_5
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (1341 203)  (1341 203)  routing T_25_12.lc_trk_g0_3 <X> T_25_12.input2_5
 (4 12)  (1310 204)  (1310 204)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_v_b_9
 (6 12)  (1312 204)  (1312 204)  routing T_25_12.sp4_v_t_36 <X> T_25_12.sp4_v_b_9
 (16 12)  (1322 204)  (1322 204)  routing T_25_12.sp4_v_b_25 <X> T_25_12.lc_trk_g3_1
 (17 12)  (1323 204)  (1323 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 204)  (1324 204)  routing T_25_12.sp4_v_b_25 <X> T_25_12.lc_trk_g3_1
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (24 12)  (1330 204)  (1330 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (25 12)  (1331 204)  (1331 204)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (35 12)  (1341 204)  (1341 204)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (22 13)  (1328 205)  (1328 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 205)  (1329 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (24 13)  (1330 205)  (1330 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (25 13)  (1331 205)  (1331 205)  routing T_25_12.sp4_h_r_42 <X> T_25_12.lc_trk_g3_2
 (26 13)  (1332 205)  (1332 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (27 13)  (1333 205)  (1333 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (28 13)  (1334 205)  (1334 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 205)  (1339 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (34 13)  (1340 205)  (1340 205)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.input2_6
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (4 14)  (1310 206)  (1310 206)  routing T_25_12.sp4_h_r_9 <X> T_25_12.sp4_v_t_44
 (16 14)  (1322 206)  (1322 206)  routing T_25_12.sp4_v_b_29 <X> T_25_12.lc_trk_g3_5
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 206)  (1324 206)  routing T_25_12.sp4_v_b_29 <X> T_25_12.lc_trk_g3_5
 (22 14)  (1328 206)  (1328 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 206)  (1329 206)  routing T_25_12.sp4_v_b_47 <X> T_25_12.lc_trk_g3_7
 (24 14)  (1330 206)  (1330 206)  routing T_25_12.sp4_v_b_47 <X> T_25_12.lc_trk_g3_7
 (26 14)  (1332 206)  (1332 206)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (5 15)  (1311 207)  (1311 207)  routing T_25_12.sp4_h_r_9 <X> T_25_12.sp4_v_t_44
 (17 15)  (1323 207)  (1323 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1328 207)  (1328 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1333 207)  (1333 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (28 15)  (1334 207)  (1334 207)  routing T_25_12.lc_trk_g3_4 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 207)  (1339 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_7
 (34 15)  (1340 207)  (1340 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_7
 (35 15)  (1341 207)  (1341 207)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_7


LogicTile_26_12

 (4 0)  (1352 192)  (1352 192)  routing T_26_12.sp4_v_t_37 <X> T_26_12.sp4_v_b_0
 (8 1)  (1356 193)  (1356 193)  routing T_26_12.sp4_h_l_42 <X> T_26_12.sp4_v_b_1
 (9 1)  (1357 193)  (1357 193)  routing T_26_12.sp4_h_l_42 <X> T_26_12.sp4_v_b_1
 (10 1)  (1358 193)  (1358 193)  routing T_26_12.sp4_h_l_42 <X> T_26_12.sp4_v_b_1
 (2 4)  (1350 196)  (1350 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (1350 200)  (1350 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (6 4)  (11 180)  (11 180)  routing T_0_11.span12_horz_13 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_5_11

 (22 1)  (256 177)  (256 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (4 12)  (238 188)  (238 188)  routing T_5_11.sp4_v_t_44 <X> T_5_11.sp4_v_b_9
 (5 12)  (239 188)  (239 188)  routing T_5_11.sp4_v_t_44 <X> T_5_11.sp4_h_r_9
 (21 12)  (255 188)  (255 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (22 12)  (256 188)  (256 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 188)  (257 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (24 12)  (258 188)  (258 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (21 13)  (255 189)  (255 189)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (27 14)  (261 190)  (261 190)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 190)  (262 190)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 190)  (263 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 190)  (266 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 190)  (270 190)  LC_7 Logic Functioning bit
 (37 14)  (271 190)  (271 190)  LC_7 Logic Functioning bit
 (38 14)  (272 190)  (272 190)  LC_7 Logic Functioning bit
 (39 14)  (273 190)  (273 190)  LC_7 Logic Functioning bit
 (40 14)  (274 190)  (274 190)  LC_7 Logic Functioning bit
 (42 14)  (276 190)  (276 190)  LC_7 Logic Functioning bit
 (48 14)  (282 190)  (282 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (30 15)  (264 191)  (264 191)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 191)  (265 191)  routing T_5_11.lc_trk_g0_2 <X> T_5_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 191)  (270 191)  LC_7 Logic Functioning bit
 (37 15)  (271 191)  (271 191)  LC_7 Logic Functioning bit
 (38 15)  (272 191)  (272 191)  LC_7 Logic Functioning bit
 (39 15)  (273 191)  (273 191)  LC_7 Logic Functioning bit
 (40 15)  (274 191)  (274 191)  LC_7 Logic Functioning bit
 (42 15)  (276 191)  (276 191)  LC_7 Logic Functioning bit


LogicTile_6_11

 (3 6)  (291 182)  (291 182)  routing T_6_11.sp12_h_r_0 <X> T_6_11.sp12_v_t_23
 (3 7)  (291 183)  (291 183)  routing T_6_11.sp12_h_r_0 <X> T_6_11.sp12_v_t_23
 (5 10)  (293 186)  (293 186)  routing T_6_11.sp4_v_t_43 <X> T_6_11.sp4_h_l_43
 (6 11)  (294 187)  (294 187)  routing T_6_11.sp4_v_t_43 <X> T_6_11.sp4_h_l_43


RAM_Tile_8_11

 (13 0)  (409 176)  (409 176)  routing T_8_11.sp4_v_t_39 <X> T_8_11.sp4_v_b_2
 (26 0)  (422 176)  (422 176)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.input0_0
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 177)  (423 177)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.input0_0
 (28 1)  (424 177)  (424 177)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.input0_0
 (29 1)  (425 177)  (425 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (411 178)  (411 178)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g0_5
 (16 2)  (412 178)  (412 178)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g0_5
 (17 2)  (413 178)  (413 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (422 178)  (422 178)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.input0_1
 (18 3)  (414 179)  (414 179)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g0_5
 (22 3)  (418 179)  (418 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 179)  (419 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (24 3)  (420 179)  (420 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (25 3)  (421 179)  (421 179)  routing T_8_11.sp4_h_r_6 <X> T_8_11.lc_trk_g0_6
 (27 3)  (423 179)  (423 179)  routing T_8_11.lc_trk_g1_4 <X> T_8_11.input0_1
 (29 3)  (425 179)  (425 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (3 4)  (399 180)  (399 180)  routing T_8_11.sp12_v_b_0 <X> T_8_11.sp12_h_r_0
 (4 4)  (400 180)  (400 180)  routing T_8_11.sp4_v_t_42 <X> T_8_11.sp4_v_b_3
 (6 4)  (402 180)  (402 180)  routing T_8_11.sp4_v_t_42 <X> T_8_11.sp4_v_b_3
 (17 4)  (413 180)  (413 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_v_b_0 <X> T_8_11.sp12_h_r_0
 (12 5)  (408 181)  (408 181)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_b_5
 (14 5)  (410 181)  (410 181)  routing T_8_11.sp4_h_r_0 <X> T_8_11.lc_trk_g1_0
 (15 5)  (411 181)  (411 181)  routing T_8_11.sp4_h_r_0 <X> T_8_11.lc_trk_g1_0
 (16 5)  (412 181)  (412 181)  routing T_8_11.sp4_h_r_0 <X> T_8_11.lc_trk_g1_0
 (17 5)  (413 181)  (413 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (414 181)  (414 181)  routing T_8_11.sp4_r_v_b_25 <X> T_8_11.lc_trk_g1_1
 (27 5)  (423 181)  (423 181)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.input0_2
 (29 5)  (425 181)  (425 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (14 6)  (410 182)  (410 182)  routing T_8_11.sp4_h_l_1 <X> T_8_11.lc_trk_g1_4
 (25 6)  (421 182)  (421 182)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (26 6)  (422 182)  (422 182)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_3
 (15 7)  (411 183)  (411 183)  routing T_8_11.sp4_h_l_1 <X> T_8_11.lc_trk_g1_4
 (16 7)  (412 183)  (412 183)  routing T_8_11.sp4_h_l_1 <X> T_8_11.lc_trk_g1_4
 (17 7)  (413 183)  (413 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (418 183)  (418 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 183)  (420 183)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (25 7)  (421 183)  (421 183)  routing T_8_11.sp12_h_l_5 <X> T_8_11.lc_trk_g1_6
 (27 7)  (423 183)  (423 183)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_3
 (28 7)  (424 183)  (424 183)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.input0_3
 (29 7)  (425 183)  (425 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (16 8)  (412 184)  (412 184)  routing T_8_11.sp12_v_b_9 <X> T_8_11.lc_trk_g2_1
 (17 8)  (413 184)  (413 184)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (21 8)  (417 184)  (417 184)  routing T_8_11.sp4_v_b_35 <X> T_8_11.lc_trk_g2_3
 (22 8)  (418 184)  (418 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 184)  (419 184)  routing T_8_11.sp4_v_b_35 <X> T_8_11.lc_trk_g2_3
 (26 8)  (422 184)  (422 184)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.input0_4
 (28 8)  (424 184)  (424 184)  routing T_8_11.lc_trk_g2_1 <X> T_8_11.wire_bram/ram/WDATA_11
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (8 9)  (404 185)  (404 185)  routing T_8_11.sp4_h_r_7 <X> T_8_11.sp4_v_b_7
 (21 9)  (417 185)  (417 185)  routing T_8_11.sp4_v_b_35 <X> T_8_11.lc_trk_g2_3
 (26 9)  (422 185)  (422 185)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.input0_4
 (27 9)  (423 185)  (423 185)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.input0_4
 (28 9)  (424 185)  (424 185)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.input0_4
 (29 9)  (425 185)  (425 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (36 9)  (432 185)  (432 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 10)  (410 186)  (410 186)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (26 10)  (422 186)  (422 186)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input0_5
 (14 11)  (410 187)  (410 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (15 11)  (411 187)  (411 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (16 11)  (412 187)  (412 187)  routing T_8_11.sp4_h_r_44 <X> T_8_11.lc_trk_g2_4
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (422 187)  (422 187)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input0_5
 (27 11)  (423 187)  (423 187)  routing T_8_11.lc_trk_g1_6 <X> T_8_11.input0_5
 (29 11)  (425 187)  (425 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (428 187)  (428 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 187)  (430 187)  routing T_8_11.lc_trk_g1_0 <X> T_8_11.input2_5
 (16 12)  (412 188)  (412 188)  routing T_8_11.sp4_v_b_25 <X> T_8_11.lc_trk_g3_1
 (17 12)  (413 188)  (413 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 188)  (414 188)  routing T_8_11.sp4_v_b_25 <X> T_8_11.lc_trk_g3_1
 (35 12)  (431 188)  (431 188)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.input2_6
 (27 13)  (423 189)  (423 189)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input0_6
 (28 13)  (424 189)  (424 189)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input0_6
 (29 13)  (425 189)  (425 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (428 189)  (428 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 189)  (431 189)  routing T_8_11.lc_trk_g0_6 <X> T_8_11.input2_6
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (407 190)  (407 190)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_t_46
 (13 14)  (409 190)  (409 190)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_t_46
 (14 14)  (410 190)  (410 190)  routing T_8_11.sp4_h_r_36 <X> T_8_11.lc_trk_g3_4
 (16 14)  (412 190)  (412 190)  routing T_8_11.sp12_v_b_13 <X> T_8_11.lc_trk_g3_5
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (21 14)  (417 190)  (417 190)  routing T_8_11.sp4_h_l_26 <X> T_8_11.lc_trk_g3_7
 (22 14)  (418 190)  (418 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 190)  (419 190)  routing T_8_11.sp4_h_l_26 <X> T_8_11.lc_trk_g3_7
 (24 14)  (420 190)  (420 190)  routing T_8_11.sp4_h_l_26 <X> T_8_11.lc_trk_g3_7
 (26 14)  (422 190)  (422 190)  routing T_8_11.lc_trk_g0_5 <X> T_8_11.input0_7
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE
 (12 15)  (408 191)  (408 191)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_t_46
 (15 15)  (411 191)  (411 191)  routing T_8_11.sp4_h_r_36 <X> T_8_11.lc_trk_g3_4
 (16 15)  (412 191)  (412 191)  routing T_8_11.sp4_h_r_36 <X> T_8_11.lc_trk_g3_4
 (17 15)  (413 191)  (413 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (29 15)  (425 191)  (425 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 191)  (428 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (429 191)  (429 191)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.input2_7
 (35 15)  (431 191)  (431 191)  routing T_8_11.lc_trk_g2_3 <X> T_8_11.input2_7


LogicTile_9_11

 (4 0)  (442 176)  (442 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (6 0)  (444 176)  (444 176)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_v_b_0
 (22 0)  (460 176)  (460 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (464 176)  (464 176)  routing T_9_11.lc_trk_g0_4 <X> T_9_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 176)  (467 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 176)  (470 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 176)  (471 176)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 176)  (472 176)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 176)  (474 176)  LC_0 Logic Functioning bit
 (39 0)  (477 176)  (477 176)  LC_0 Logic Functioning bit
 (40 0)  (478 176)  (478 176)  LC_0 Logic Functioning bit
 (43 0)  (481 176)  (481 176)  LC_0 Logic Functioning bit
 (9 1)  (447 177)  (447 177)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_v_b_1
 (14 1)  (452 177)  (452 177)  routing T_9_11.sp4_r_v_b_35 <X> T_9_11.lc_trk_g0_0
 (17 1)  (455 177)  (455 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (459 177)  (459 177)  routing T_9_11.sp4_r_v_b_32 <X> T_9_11.lc_trk_g0_3
 (29 1)  (467 177)  (467 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 177)  (468 177)  routing T_9_11.lc_trk_g0_3 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 177)  (469 177)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 177)  (470 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 177)  (471 177)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.input_2_0
 (36 1)  (474 177)  (474 177)  LC_0 Logic Functioning bit
 (40 1)  (478 177)  (478 177)  LC_0 Logic Functioning bit
 (8 2)  (446 178)  (446 178)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_h_l_36
 (9 2)  (447 178)  (447 178)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_h_l_36
 (12 2)  (450 178)  (450 178)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_h_l_39
 (29 2)  (467 178)  (467 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 178)  (469 178)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 178)  (470 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 178)  (471 178)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 178)  (474 178)  LC_1 Logic Functioning bit
 (39 2)  (477 178)  (477 178)  LC_1 Logic Functioning bit
 (40 2)  (478 178)  (478 178)  LC_1 Logic Functioning bit
 (43 2)  (481 178)  (481 178)  LC_1 Logic Functioning bit
 (50 2)  (488 178)  (488 178)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (449 179)  (449 179)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_h_l_39
 (14 3)  (452 179)  (452 179)  routing T_9_11.sp4_r_v_b_28 <X> T_9_11.lc_trk_g0_4
 (17 3)  (455 179)  (455 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (464 179)  (464 179)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 179)  (465 179)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 179)  (467 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 179)  (469 179)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 179)  (474 179)  LC_1 Logic Functioning bit
 (38 3)  (476 179)  (476 179)  LC_1 Logic Functioning bit
 (39 3)  (477 179)  (477 179)  LC_1 Logic Functioning bit
 (43 3)  (481 179)  (481 179)  LC_1 Logic Functioning bit
 (11 4)  (449 180)  (449 180)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_v_b_5
 (14 4)  (452 180)  (452 180)  routing T_9_11.wire_logic_cluster/lc_0/out <X> T_9_11.lc_trk_g1_0
 (21 4)  (459 180)  (459 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 180)  (461 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (24 4)  (462 180)  (462 180)  routing T_9_11.sp4_h_r_11 <X> T_9_11.lc_trk_g1_3
 (27 4)  (465 180)  (465 180)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 180)  (467 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 180)  (470 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 180)  (471 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 180)  (472 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 180)  (476 180)  LC_2 Logic Functioning bit
 (43 4)  (481 180)  (481 180)  LC_2 Logic Functioning bit
 (48 4)  (486 180)  (486 180)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (488 180)  (488 180)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (450 181)  (450 181)  routing T_9_11.sp4_v_t_39 <X> T_9_11.sp4_v_b_5
 (17 5)  (455 181)  (455 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 181)  (460 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 181)  (463 181)  routing T_9_11.sp4_r_v_b_26 <X> T_9_11.lc_trk_g1_2
 (26 5)  (464 181)  (464 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 181)  (465 181)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 181)  (467 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 181)  (468 181)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (475 181)  (475 181)  LC_2 Logic Functioning bit
 (40 5)  (478 181)  (478 181)  LC_2 Logic Functioning bit
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 182)  (456 182)  routing T_9_11.wire_logic_cluster/lc_5/out <X> T_9_11.lc_trk_g1_5
 (22 6)  (460 182)  (460 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 182)  (462 182)  routing T_9_11.top_op_7 <X> T_9_11.lc_trk_g1_7
 (27 6)  (465 182)  (465 182)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 182)  (467 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 182)  (468 182)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 182)  (469 182)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 182)  (470 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 182)  (474 182)  LC_3 Logic Functioning bit
 (39 6)  (477 182)  (477 182)  LC_3 Logic Functioning bit
 (41 6)  (479 182)  (479 182)  LC_3 Logic Functioning bit
 (43 6)  (481 182)  (481 182)  LC_3 Logic Functioning bit
 (50 6)  (488 182)  (488 182)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (446 183)  (446 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (9 7)  (447 183)  (447 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_t_41
 (21 7)  (459 183)  (459 183)  routing T_9_11.top_op_7 <X> T_9_11.lc_trk_g1_7
 (27 7)  (465 183)  (465 183)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 183)  (466 183)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 183)  (467 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 183)  (468 183)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 183)  (474 183)  LC_3 Logic Functioning bit
 (38 7)  (476 183)  (476 183)  LC_3 Logic Functioning bit
 (40 7)  (478 183)  (478 183)  LC_3 Logic Functioning bit
 (43 7)  (481 183)  (481 183)  LC_3 Logic Functioning bit
 (3 8)  (441 184)  (441 184)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_b_1
 (11 8)  (449 184)  (449 184)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_8
 (21 8)  (459 184)  (459 184)  routing T_9_11.sp4_h_r_43 <X> T_9_11.lc_trk_g2_3
 (22 8)  (460 184)  (460 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 184)  (461 184)  routing T_9_11.sp4_h_r_43 <X> T_9_11.lc_trk_g2_3
 (24 8)  (462 184)  (462 184)  routing T_9_11.sp4_h_r_43 <X> T_9_11.lc_trk_g2_3
 (25 8)  (463 184)  (463 184)  routing T_9_11.sp4_v_t_23 <X> T_9_11.lc_trk_g2_2
 (26 8)  (464 184)  (464 184)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 184)  (466 184)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 184)  (467 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 184)  (468 184)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 184)  (469 184)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 184)  (471 184)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 184)  (472 184)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 184)  (476 184)  LC_4 Logic Functioning bit
 (39 8)  (477 184)  (477 184)  LC_4 Logic Functioning bit
 (42 8)  (480 184)  (480 184)  LC_4 Logic Functioning bit
 (43 8)  (481 184)  (481 184)  LC_4 Logic Functioning bit
 (50 8)  (488 184)  (488 184)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (441 185)  (441 185)  routing T_9_11.sp12_h_r_1 <X> T_9_11.sp12_v_b_1
 (12 9)  (450 185)  (450 185)  routing T_9_11.sp4_v_t_40 <X> T_9_11.sp4_v_b_8
 (14 9)  (452 185)  (452 185)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g2_0
 (15 9)  (453 185)  (453 185)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g2_0
 (16 9)  (454 185)  (454 185)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g2_0
 (17 9)  (455 185)  (455 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (459 185)  (459 185)  routing T_9_11.sp4_h_r_43 <X> T_9_11.lc_trk_g2_3
 (22 9)  (460 185)  (460 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 185)  (461 185)  routing T_9_11.sp4_v_t_23 <X> T_9_11.lc_trk_g2_2
 (25 9)  (463 185)  (463 185)  routing T_9_11.sp4_v_t_23 <X> T_9_11.lc_trk_g2_2
 (27 9)  (465 185)  (465 185)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 185)  (466 185)  routing T_9_11.lc_trk_g3_5 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 185)  (467 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 185)  (469 185)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 185)  (474 185)  LC_4 Logic Functioning bit
 (37 9)  (475 185)  (475 185)  LC_4 Logic Functioning bit
 (40 9)  (478 185)  (478 185)  LC_4 Logic Functioning bit
 (41 9)  (479 185)  (479 185)  LC_4 Logic Functioning bit
 (17 10)  (455 186)  (455 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (460 186)  (460 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (466 186)  (466 186)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 186)  (467 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 186)  (470 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 186)  (471 186)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 186)  (472 186)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 186)  (474 186)  LC_5 Logic Functioning bit
 (37 10)  (475 186)  (475 186)  LC_5 Logic Functioning bit
 (38 10)  (476 186)  (476 186)  LC_5 Logic Functioning bit
 (39 10)  (477 186)  (477 186)  LC_5 Logic Functioning bit
 (18 11)  (456 187)  (456 187)  routing T_9_11.sp4_r_v_b_37 <X> T_9_11.lc_trk_g2_5
 (21 11)  (459 187)  (459 187)  routing T_9_11.sp4_r_v_b_39 <X> T_9_11.lc_trk_g2_7
 (22 11)  (460 187)  (460 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (462 187)  (462 187)  routing T_9_11.tnr_op_6 <X> T_9_11.lc_trk_g2_6
 (26 11)  (464 187)  (464 187)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 187)  (465 187)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 187)  (467 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 187)  (468 187)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (478 187)  (478 187)  LC_5 Logic Functioning bit
 (41 11)  (479 187)  (479 187)  LC_5 Logic Functioning bit
 (42 11)  (480 187)  (480 187)  LC_5 Logic Functioning bit
 (43 11)  (481 187)  (481 187)  LC_5 Logic Functioning bit
 (14 12)  (452 188)  (452 188)  routing T_9_11.rgt_op_0 <X> T_9_11.lc_trk_g3_0
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 188)  (456 188)  routing T_9_11.wire_logic_cluster/lc_1/out <X> T_9_11.lc_trk_g3_1
 (26 12)  (464 188)  (464 188)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 188)  (466 188)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 188)  (469 188)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 188)  (471 188)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (37 12)  (475 188)  (475 188)  LC_6 Logic Functioning bit
 (38 12)  (476 188)  (476 188)  LC_6 Logic Functioning bit
 (39 12)  (477 188)  (477 188)  LC_6 Logic Functioning bit
 (15 13)  (453 189)  (453 189)  routing T_9_11.rgt_op_0 <X> T_9_11.lc_trk_g3_0
 (17 13)  (455 189)  (455 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (460 189)  (460 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (461 189)  (461 189)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g3_2
 (24 13)  (462 189)  (462 189)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g3_2
 (25 13)  (463 189)  (463 189)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g3_2
 (26 13)  (464 189)  (464 189)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 189)  (466 189)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 189)  (468 189)  routing T_9_11.lc_trk_g2_3 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 189)  (469 189)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 189)  (478 189)  LC_6 Logic Functioning bit
 (41 13)  (479 189)  (479 189)  LC_6 Logic Functioning bit
 (42 13)  (480 189)  (480 189)  LC_6 Logic Functioning bit
 (43 13)  (481 189)  (481 189)  LC_6 Logic Functioning bit
 (16 14)  (454 190)  (454 190)  routing T_9_11.sp4_v_b_37 <X> T_9_11.lc_trk_g3_5
 (17 14)  (455 190)  (455 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 190)  (456 190)  routing T_9_11.sp4_v_b_37 <X> T_9_11.lc_trk_g3_5
 (25 14)  (463 190)  (463 190)  routing T_9_11.wire_logic_cluster/lc_6/out <X> T_9_11.lc_trk_g3_6
 (29 14)  (467 190)  (467 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 190)  (469 190)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 190)  (470 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 190)  (471 190)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 190)  (474 190)  LC_7 Logic Functioning bit
 (39 14)  (477 190)  (477 190)  LC_7 Logic Functioning bit
 (40 14)  (478 190)  (478 190)  LC_7 Logic Functioning bit
 (43 14)  (481 190)  (481 190)  LC_7 Logic Functioning bit
 (52 14)  (490 190)  (490 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (456 191)  (456 191)  routing T_9_11.sp4_v_b_37 <X> T_9_11.lc_trk_g3_5
 (22 15)  (460 191)  (460 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 191)  (464 191)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 191)  (465 191)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 191)  (467 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 191)  (469 191)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 191)  (470 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (472 191)  (472 191)  routing T_9_11.lc_trk_g1_0 <X> T_9_11.input_2_7
 (38 15)  (476 191)  (476 191)  LC_7 Logic Functioning bit
 (39 15)  (477 191)  (477 191)  LC_7 Logic Functioning bit
 (42 15)  (480 191)  (480 191)  LC_7 Logic Functioning bit
 (43 15)  (481 191)  (481 191)  LC_7 Logic Functioning bit


LogicTile_10_11

 (15 0)  (507 176)  (507 176)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g0_1
 (17 0)  (509 176)  (509 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (520 176)  (520 176)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 176)  (527 176)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_0
 (40 0)  (532 176)  (532 176)  LC_0 Logic Functioning bit
 (41 0)  (533 176)  (533 176)  LC_0 Logic Functioning bit
 (42 0)  (534 176)  (534 176)  LC_0 Logic Functioning bit
 (43 0)  (535 176)  (535 176)  LC_0 Logic Functioning bit
 (8 1)  (500 177)  (500 177)  routing T_10_11.sp4_v_t_47 <X> T_10_11.sp4_v_b_1
 (10 1)  (502 177)  (502 177)  routing T_10_11.sp4_v_t_47 <X> T_10_11.sp4_v_b_1
 (18 1)  (510 177)  (510 177)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g0_1
 (22 1)  (514 177)  (514 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 177)  (516 177)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g0_2
 (25 1)  (517 177)  (517 177)  routing T_10_11.top_op_2 <X> T_10_11.lc_trk_g0_2
 (26 1)  (518 177)  (518 177)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 177)  (519 177)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 177)  (520 177)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 177)  (522 177)  routing T_10_11.lc_trk_g2_3 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 177)  (523 177)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 177)  (525 177)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_0
 (34 1)  (526 177)  (526 177)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_0
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (39 1)  (531 177)  (531 177)  LC_0 Logic Functioning bit
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (42 1)  (534 177)  (534 177)  LC_0 Logic Functioning bit
 (22 2)  (514 178)  (514 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 178)  (516 178)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g0_7
 (25 2)  (517 178)  (517 178)  routing T_10_11.sp4_h_r_14 <X> T_10_11.lc_trk_g0_6
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 178)  (525 178)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 178)  (529 178)  LC_1 Logic Functioning bit
 (39 2)  (531 178)  (531 178)  LC_1 Logic Functioning bit
 (41 2)  (533 178)  (533 178)  LC_1 Logic Functioning bit
 (43 2)  (535 178)  (535 178)  LC_1 Logic Functioning bit
 (1 3)  (493 179)  (493 179)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 3)  (513 179)  (513 179)  routing T_10_11.top_op_7 <X> T_10_11.lc_trk_g0_7
 (22 3)  (514 179)  (514 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 179)  (515 179)  routing T_10_11.sp4_h_r_14 <X> T_10_11.lc_trk_g0_6
 (24 3)  (516 179)  (516 179)  routing T_10_11.sp4_h_r_14 <X> T_10_11.lc_trk_g0_6
 (26 3)  (518 179)  (518 179)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 179)  (519 179)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 179)  (521 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 179)  (523 179)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (40 3)  (532 179)  (532 179)  LC_1 Logic Functioning bit
 (42 3)  (534 179)  (534 179)  LC_1 Logic Functioning bit
 (11 4)  (503 180)  (503 180)  routing T_10_11.sp4_v_t_44 <X> T_10_11.sp4_v_b_5
 (13 4)  (505 180)  (505 180)  routing T_10_11.sp4_v_t_44 <X> T_10_11.sp4_v_b_5
 (15 4)  (507 180)  (507 180)  routing T_10_11.lft_op_1 <X> T_10_11.lc_trk_g1_1
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 180)  (510 180)  routing T_10_11.lft_op_1 <X> T_10_11.lc_trk_g1_1
 (27 4)  (519 180)  (519 180)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 180)  (520 180)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 180)  (521 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 180)  (523 180)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 180)  (524 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (530 180)  (530 180)  LC_2 Logic Functioning bit
 (39 4)  (531 180)  (531 180)  LC_2 Logic Functioning bit
 (42 4)  (534 180)  (534 180)  LC_2 Logic Functioning bit
 (43 4)  (535 180)  (535 180)  LC_2 Logic Functioning bit
 (50 4)  (542 180)  (542 180)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (514 181)  (514 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 181)  (517 181)  routing T_10_11.sp4_r_v_b_26 <X> T_10_11.lc_trk_g1_2
 (27 5)  (519 181)  (519 181)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 181)  (521 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 181)  (523 181)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 181)  (528 181)  LC_2 Logic Functioning bit
 (37 5)  (529 181)  (529 181)  LC_2 Logic Functioning bit
 (40 5)  (532 181)  (532 181)  LC_2 Logic Functioning bit
 (41 5)  (533 181)  (533 181)  LC_2 Logic Functioning bit
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 182)  (510 182)  routing T_10_11.wire_logic_cluster/lc_5/out <X> T_10_11.lc_trk_g1_5
 (27 6)  (519 182)  (519 182)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 182)  (520 182)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 182)  (521 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 182)  (522 182)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 182)  (523 182)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 182)  (526 182)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 182)  (530 182)  LC_3 Logic Functioning bit
 (39 6)  (531 182)  (531 182)  LC_3 Logic Functioning bit
 (40 6)  (532 182)  (532 182)  LC_3 Logic Functioning bit
 (41 6)  (533 182)  (533 182)  LC_3 Logic Functioning bit
 (43 6)  (535 182)  (535 182)  LC_3 Logic Functioning bit
 (50 6)  (542 182)  (542 182)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 183)  (506 183)  routing T_10_11.sp12_h_r_20 <X> T_10_11.lc_trk_g1_4
 (16 7)  (508 183)  (508 183)  routing T_10_11.sp12_h_r_20 <X> T_10_11.lc_trk_g1_4
 (17 7)  (509 183)  (509 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (514 183)  (514 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 183)  (516 183)  routing T_10_11.top_op_6 <X> T_10_11.lc_trk_g1_6
 (25 7)  (517 183)  (517 183)  routing T_10_11.top_op_6 <X> T_10_11.lc_trk_g1_6
 (29 7)  (521 183)  (521 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 183)  (522 183)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (38 7)  (530 183)  (530 183)  LC_3 Logic Functioning bit
 (39 7)  (531 183)  (531 183)  LC_3 Logic Functioning bit
 (40 7)  (532 183)  (532 183)  LC_3 Logic Functioning bit
 (22 8)  (514 184)  (514 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 184)  (516 184)  routing T_10_11.tnr_op_3 <X> T_10_11.lc_trk_g2_3
 (25 8)  (517 184)  (517 184)  routing T_10_11.sp4_v_b_26 <X> T_10_11.lc_trk_g2_2
 (26 8)  (518 184)  (518 184)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 184)  (519 184)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 184)  (522 184)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 184)  (526 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (40 8)  (532 184)  (532 184)  LC_4 Logic Functioning bit
 (42 8)  (534 184)  (534 184)  LC_4 Logic Functioning bit
 (50 8)  (542 184)  (542 184)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (506 185)  (506 185)  routing T_10_11.tnl_op_0 <X> T_10_11.lc_trk_g2_0
 (15 9)  (507 185)  (507 185)  routing T_10_11.tnl_op_0 <X> T_10_11.lc_trk_g2_0
 (17 9)  (509 185)  (509 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (514 185)  (514 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 185)  (515 185)  routing T_10_11.sp4_v_b_26 <X> T_10_11.lc_trk_g2_2
 (26 9)  (518 185)  (518 185)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 185)  (521 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 185)  (523 185)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (38 9)  (530 185)  (530 185)  LC_4 Logic Functioning bit
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (43 9)  (535 185)  (535 185)  LC_4 Logic Functioning bit
 (5 10)  (497 186)  (497 186)  routing T_10_11.sp4_v_t_43 <X> T_10_11.sp4_h_l_43
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 186)  (520 186)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 186)  (521 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 186)  (526 186)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (40 10)  (532 186)  (532 186)  LC_5 Logic Functioning bit
 (41 10)  (533 186)  (533 186)  LC_5 Logic Functioning bit
 (6 11)  (498 187)  (498 187)  routing T_10_11.sp4_v_t_43 <X> T_10_11.sp4_h_l_43
 (26 11)  (518 187)  (518 187)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 187)  (522 187)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 187)  (524 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 187)  (525 187)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.input_2_5
 (34 11)  (526 187)  (526 187)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.input_2_5
 (38 11)  (530 187)  (530 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (42 11)  (534 187)  (534 187)  LC_5 Logic Functioning bit
 (43 11)  (535 187)  (535 187)  LC_5 Logic Functioning bit
 (21 12)  (513 188)  (513 188)  routing T_10_11.sp4_v_t_22 <X> T_10_11.lc_trk_g3_3
 (22 12)  (514 188)  (514 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 188)  (515 188)  routing T_10_11.sp4_v_t_22 <X> T_10_11.lc_trk_g3_3
 (31 12)  (523 188)  (523 188)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (40 12)  (532 188)  (532 188)  LC_6 Logic Functioning bit
 (42 12)  (534 188)  (534 188)  LC_6 Logic Functioning bit
 (15 13)  (507 189)  (507 189)  routing T_10_11.tnr_op_0 <X> T_10_11.lc_trk_g3_0
 (17 13)  (509 189)  (509 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (513 189)  (513 189)  routing T_10_11.sp4_v_t_22 <X> T_10_11.lc_trk_g3_3
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 189)  (516 189)  routing T_10_11.tnl_op_2 <X> T_10_11.lc_trk_g3_2
 (25 13)  (517 189)  (517 189)  routing T_10_11.tnl_op_2 <X> T_10_11.lc_trk_g3_2
 (26 13)  (518 189)  (518 189)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 189)  (519 189)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 189)  (520 189)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (39 13)  (531 189)  (531 189)  LC_6 Logic Functioning bit
 (41 13)  (533 189)  (533 189)  LC_6 Logic Functioning bit
 (43 13)  (535 189)  (535 189)  LC_6 Logic Functioning bit
 (48 13)  (540 189)  (540 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (506 190)  (506 190)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g3_4
 (15 14)  (507 190)  (507 190)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g3_5
 (16 14)  (508 190)  (508 190)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g3_5
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 190)  (510 190)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g3_5
 (22 14)  (514 190)  (514 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (516 190)  (516 190)  routing T_10_11.tnr_op_7 <X> T_10_11.lc_trk_g3_7
 (26 14)  (518 190)  (518 190)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 190)  (521 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 190)  (525 190)  routing T_10_11.lc_trk_g2_0 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 190)  (527 190)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.input_2_7
 (38 14)  (530 190)  (530 190)  LC_7 Logic Functioning bit
 (39 14)  (531 190)  (531 190)  LC_7 Logic Functioning bit
 (42 14)  (534 190)  (534 190)  LC_7 Logic Functioning bit
 (43 14)  (535 190)  (535 190)  LC_7 Logic Functioning bit
 (15 15)  (507 191)  (507 191)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g3_4
 (17 15)  (509 191)  (509 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (518 191)  (518 191)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 191)  (519 191)  routing T_10_11.lc_trk_g1_6 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 191)  (521 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 191)  (522 191)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 191)  (524 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 191)  (525 191)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.input_2_7
 (34 15)  (526 191)  (526 191)  routing T_10_11.lc_trk_g3_4 <X> T_10_11.input_2_7
 (36 15)  (528 191)  (528 191)  LC_7 Logic Functioning bit
 (37 15)  (529 191)  (529 191)  LC_7 Logic Functioning bit
 (40 15)  (532 191)  (532 191)  LC_7 Logic Functioning bit
 (41 15)  (533 191)  (533 191)  LC_7 Logic Functioning bit


LogicTile_11_11

 (22 0)  (568 176)  (568 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (571 176)  (571 176)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (26 0)  (572 176)  (572 176)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 176)  (576 176)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 176)  (582 176)  LC_0 Logic Functioning bit
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (39 0)  (585 176)  (585 176)  LC_0 Logic Functioning bit
 (40 0)  (586 176)  (586 176)  LC_0 Logic Functioning bit
 (41 0)  (587 176)  (587 176)  LC_0 Logic Functioning bit
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 177)  (569 177)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (24 1)  (570 177)  (570 177)  routing T_11_11.sp4_h_r_10 <X> T_11_11.lc_trk_g0_2
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (5 2)  (551 178)  (551 178)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_l_37
 (8 2)  (554 178)  (554 178)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_h_l_36
 (12 2)  (558 178)  (558 178)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_h_l_39
 (15 2)  (561 178)  (561 178)  routing T_11_11.bot_op_5 <X> T_11_11.lc_trk_g0_5
 (17 2)  (563 178)  (563 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (6 3)  (552 179)  (552 179)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_l_37
 (11 3)  (557 179)  (557 179)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_h_l_39
 (14 3)  (560 179)  (560 179)  routing T_11_11.top_op_4 <X> T_11_11.lc_trk_g0_4
 (15 3)  (561 179)  (561 179)  routing T_11_11.top_op_4 <X> T_11_11.lc_trk_g0_4
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (567 179)  (567 179)  routing T_11_11.sp4_r_v_b_31 <X> T_11_11.lc_trk_g0_7
 (21 4)  (567 180)  (567 180)  routing T_11_11.bnr_op_3 <X> T_11_11.lc_trk_g1_3
 (22 4)  (568 180)  (568 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (14 5)  (560 181)  (560 181)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g1_0
 (15 5)  (561 181)  (561 181)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g1_0
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (567 181)  (567 181)  routing T_11_11.bnr_op_3 <X> T_11_11.lc_trk_g1_3
 (22 6)  (568 182)  (568 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (572 182)  (572 182)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 182)  (573 182)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 182)  (574 182)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 182)  (586 182)  LC_3 Logic Functioning bit
 (41 6)  (587 182)  (587 182)  LC_3 Logic Functioning bit
 (42 6)  (588 182)  (588 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (21 7)  (567 183)  (567 183)  routing T_11_11.sp4_r_v_b_31 <X> T_11_11.lc_trk_g1_7
 (28 7)  (574 183)  (574 183)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 183)  (578 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 183)  (579 183)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.input_2_3
 (34 7)  (580 183)  (580 183)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.input_2_3
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (37 7)  (583 183)  (583 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (25 8)  (571 184)  (571 184)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 184)  (584 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (42 8)  (588 184)  (588 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (50 8)  (596 184)  (596 184)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 185)  (569 185)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (25 9)  (571 185)  (571 185)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (42 9)  (588 185)  (588 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (14 10)  (560 186)  (560 186)  routing T_11_11.rgt_op_4 <X> T_11_11.lc_trk_g2_4
 (15 10)  (561 186)  (561 186)  routing T_11_11.sp4_v_t_32 <X> T_11_11.lc_trk_g2_5
 (16 10)  (562 186)  (562 186)  routing T_11_11.sp4_v_t_32 <X> T_11_11.lc_trk_g2_5
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (572 186)  (572 186)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 186)  (573 186)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 186)  (574 186)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 186)  (575 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 186)  (576 186)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 186)  (580 186)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (15 11)  (561 187)  (561 187)  routing T_11_11.rgt_op_4 <X> T_11_11.lc_trk_g2_4
 (17 11)  (563 187)  (563 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (573 187)  (573 187)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 187)  (574 187)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 187)  (575 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 187)  (576 187)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g1_3 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 187)  (586 187)  LC_5 Logic Functioning bit
 (41 11)  (587 187)  (587 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (43 11)  (589 187)  (589 187)  LC_5 Logic Functioning bit
 (14 12)  (560 188)  (560 188)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (16 12)  (562 188)  (562 188)  routing T_11_11.sp4_v_b_33 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.sp4_v_b_33 <X> T_11_11.lc_trk_g3_1
 (26 12)  (572 188)  (572 188)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (40 12)  (586 188)  (586 188)  LC_6 Logic Functioning bit
 (41 12)  (587 188)  (587 188)  LC_6 Logic Functioning bit
 (50 12)  (596 188)  (596 188)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (560 189)  (560 189)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (16 13)  (562 189)  (562 189)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (564 189)  (564 189)  routing T_11_11.sp4_v_b_33 <X> T_11_11.lc_trk_g3_1
 (26 13)  (572 189)  (572 189)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 189)  (573 189)  routing T_11_11.lc_trk_g1_7 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 189)  (576 189)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (40 13)  (586 189)  (586 189)  LC_6 Logic Functioning bit
 (41 13)  (587 189)  (587 189)  LC_6 Logic Functioning bit
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.tnr_op_7 <X> T_11_11.lc_trk_g3_7
 (26 14)  (572 190)  (572 190)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 190)  (577 190)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 190)  (579 190)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (40 14)  (586 190)  (586 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (50 14)  (596 190)  (596 190)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (568 191)  (568 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 191)  (569 191)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g3_6
 (24 15)  (570 191)  (570 191)  routing T_11_11.sp4_v_b_46 <X> T_11_11.lc_trk_g3_6
 (26 15)  (572 191)  (572 191)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 191)  (583 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (40 15)  (586 191)  (586 191)  LC_7 Logic Functioning bit
 (42 15)  (588 191)  (588 191)  LC_7 Logic Functioning bit
 (48 15)  (594 191)  (594 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_11

 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 176)  (624 176)  routing T_12_11.bot_op_3 <X> T_12_11.lc_trk_g0_3
 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (43 0)  (643 176)  (643 176)  LC_0 Logic Functioning bit
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 177)  (630 177)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (37 1)  (637 177)  (637 177)  LC_0 Logic Functioning bit
 (40 1)  (640 177)  (640 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (3 2)  (603 178)  (603 178)  routing T_12_11.sp12_v_t_23 <X> T_12_11.sp12_h_l_23
 (5 2)  (605 178)  (605 178)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_37
 (14 2)  (614 178)  (614 178)  routing T_12_11.bnr_op_4 <X> T_12_11.lc_trk_g0_4
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 178)  (631 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (6 3)  (606 179)  (606 179)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_37
 (14 3)  (614 179)  (614 179)  routing T_12_11.bnr_op_4 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.input_2_1
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (48 3)  (648 179)  (648 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 180)  (618 180)  routing T_12_11.bnr_op_1 <X> T_12_11.lc_trk_g1_1
 (25 4)  (625 180)  (625 180)  routing T_12_11.bnr_op_2 <X> T_12_11.lc_trk_g1_2
 (26 4)  (626 180)  (626 180)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 180)  (630 180)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (40 4)  (640 180)  (640 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (42 4)  (642 180)  (642 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (48 4)  (648 180)  (648 180)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (18 5)  (618 181)  (618 181)  routing T_12_11.bnr_op_1 <X> T_12_11.lc_trk_g1_1
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 181)  (625 181)  routing T_12_11.bnr_op_2 <X> T_12_11.lc_trk_g1_2
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 181)  (634 181)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.input_2_2
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (15 6)  (615 182)  (615 182)  routing T_12_11.bot_op_5 <X> T_12_11.lc_trk_g1_5
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 182)  (624 182)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g1_7
 (26 6)  (626 182)  (626 182)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 182)  (631 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (39 6)  (639 182)  (639 182)  LC_3 Logic Functioning bit
 (40 6)  (640 182)  (640 182)  LC_3 Logic Functioning bit
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (11 7)  (611 183)  (611 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_h_l_40
 (15 7)  (615 183)  (615 183)  routing T_12_11.sp4_v_t_9 <X> T_12_11.lc_trk_g1_4
 (16 7)  (616 183)  (616 183)  routing T_12_11.sp4_v_t_9 <X> T_12_11.lc_trk_g1_4
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (621 183)  (621 183)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g1_7
 (26 7)  (626 183)  (626 183)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 183)  (640 183)  LC_3 Logic Functioning bit
 (41 7)  (641 183)  (641 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (4 8)  (604 184)  (604 184)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_v_b_6
 (14 8)  (614 184)  (614 184)  routing T_12_11.rgt_op_0 <X> T_12_11.lc_trk_g2_0
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 184)  (618 184)  routing T_12_11.sp4_h_r_33 <X> T_12_11.lc_trk_g2_1
 (21 8)  (621 184)  (621 184)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g2_3
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g2_3
 (25 8)  (625 184)  (625 184)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (50 8)  (650 184)  (650 184)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (611 185)  (611 185)  routing T_12_11.sp4_h_l_45 <X> T_12_11.sp4_h_r_8
 (15 9)  (615 185)  (615 185)  routing T_12_11.rgt_op_0 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (25 9)  (625 185)  (625 185)  routing T_12_11.sp4_v_t_23 <X> T_12_11.lc_trk_g2_2
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (5 10)  (605 186)  (605 186)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_43
 (9 10)  (609 186)  (609 186)  routing T_12_11.sp4_h_r_4 <X> T_12_11.sp4_h_l_42
 (10 10)  (610 186)  (610 186)  routing T_12_11.sp4_h_r_4 <X> T_12_11.sp4_h_l_42
 (14 10)  (614 186)  (614 186)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g2_4
 (15 10)  (615 186)  (615 186)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g2_5
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (24 10)  (624 186)  (624 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (25 10)  (625 186)  (625 186)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g2_6
 (6 11)  (606 187)  (606 187)  routing T_12_11.sp4_v_t_43 <X> T_12_11.sp4_h_l_43
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_v_b_36 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 188)  (621 188)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g3_3
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 188)  (623 188)  routing T_12_11.sp4_v_t_14 <X> T_12_11.lc_trk_g3_3
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 188)  (640 188)  LC_6 Logic Functioning bit
 (43 12)  (643 188)  (643 188)  LC_6 Logic Functioning bit
 (10 13)  (610 189)  (610 189)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_b_10
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_r_v_b_41 <X> T_12_11.lc_trk_g3_1
 (19 13)  (619 189)  (619 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (37 13)  (637 189)  (637 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (40 13)  (640 189)  (640 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (21 14)  (621 190)  (621 190)  routing T_12_11.sp4_v_t_18 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_v_t_18 <X> T_12_11.lc_trk_g3_7
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.input_2_7
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 191)  (625 191)  routing T_12_11.sp4_r_v_b_46 <X> T_12_11.lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 191)  (633 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.input_2_7
 (34 15)  (634 191)  (634 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.input_2_7
 (35 15)  (635 191)  (635 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.input_2_7


LogicTile_13_11

 (17 0)  (671 176)  (671 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 176)  (672 176)  routing T_13_11.bnr_op_1 <X> T_13_11.lc_trk_g0_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 176)  (688 176)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_0
 (37 0)  (691 176)  (691 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (40 0)  (694 176)  (694 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (18 1)  (672 177)  (672 177)  routing T_13_11.bnr_op_1 <X> T_13_11.lc_trk_g0_1
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (43 1)  (697 177)  (697 177)  LC_0 Logic Functioning bit
 (14 2)  (668 178)  (668 178)  routing T_13_11.bnr_op_4 <X> T_13_11.lc_trk_g0_4
 (14 3)  (668 179)  (668 179)  routing T_13_11.bnr_op_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (14 4)  (668 180)  (668 180)  routing T_13_11.bnr_op_0 <X> T_13_11.lc_trk_g1_0
 (15 4)  (669 180)  (669 180)  routing T_13_11.bot_op_1 <X> T_13_11.lc_trk_g1_1
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (668 181)  (668 181)  routing T_13_11.bnr_op_0 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (5 6)  (659 182)  (659 182)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (14 6)  (668 182)  (668 182)  routing T_13_11.bnr_op_4 <X> T_13_11.lc_trk_g1_4
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 182)  (684 182)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (40 6)  (694 182)  (694 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (4 7)  (658 183)  (658 183)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (6 7)  (660 183)  (660 183)  routing T_13_11.sp4_v_t_44 <X> T_13_11.sp4_h_l_38
 (14 7)  (668 183)  (668 183)  routing T_13_11.bnr_op_4 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 183)  (688 183)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (37 7)  (691 183)  (691 183)  LC_3 Logic Functioning bit
 (38 7)  (692 183)  (692 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (685 186)  (685 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 186)  (687 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (40 10)  (694 186)  (694 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (53 10)  (707 186)  (707 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (681 187)  (681 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 187)  (682 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 187)  (687 187)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_5
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (12 14)  (666 190)  (666 190)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_l_46
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (11 15)  (665 191)  (665 191)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_l_46
 (13 15)  (667 191)  (667 191)  routing T_13_11.sp4_v_t_40 <X> T_13_11.sp4_h_l_46
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_11

 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.bnr_op_1 <X> T_14_11.lc_trk_g0_1
 (25 0)  (733 176)  (733 176)  routing T_14_11.bnr_op_2 <X> T_14_11.lc_trk_g0_2
 (18 1)  (726 177)  (726 177)  routing T_14_11.bnr_op_1 <X> T_14_11.lc_trk_g0_1
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.bnr_op_2 <X> T_14_11.lc_trk_g0_2
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.bot_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.bot_op_3 <X> T_14_11.lc_trk_g1_3
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 181)  (723 181)  routing T_14_11.bot_op_0 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (50 6)  (758 182)  (758 182)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 183)  (723 183)  routing T_14_11.bot_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (51 7)  (759 183)  (759 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (42 8)  (750 184)  (750 184)  LC_4 Logic Functioning bit
 (48 8)  (756 184)  (756 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 184)  (758 184)  Cascade bit: LH_LC04_inmux02_5

 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (51 9)  (759 185)  (759 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (733 186)  (733 186)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g2_6
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 188)  (748 188)  LC_6 Logic Functioning bit
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 189)  (742 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.input_2_6
 (4 15)  (712 191)  (712 191)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_l_44


LogicTile_15_11

 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 176)  (796 176)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 176)  (797 176)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_0
 (40 0)  (802 176)  (802 176)  LC_0 Logic Functioning bit
 (27 1)  (789 177)  (789 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_0
 (53 1)  (815 177)  (815 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 178)  (780 178)  routing T_15_11.bnr_op_5 <X> T_15_11.lc_trk_g0_5
 (8 3)  (770 179)  (770 179)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_t_36
 (9 3)  (771 179)  (771 179)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_v_t_36
 (18 3)  (780 179)  (780 179)  routing T_15_11.bnr_op_5 <X> T_15_11.lc_trk_g0_5
 (21 4)  (783 180)  (783 180)  routing T_15_11.bnr_op_3 <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (783 181)  (783 181)  routing T_15_11.bnr_op_3 <X> T_15_11.lc_trk_g1_3
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 181)  (786 181)  routing T_15_11.bot_op_2 <X> T_15_11.lc_trk_g1_2
 (15 6)  (777 182)  (777 182)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (18 7)  (780 183)  (780 183)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (46 7)  (808 183)  (808 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (813 183)  (813 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (783 184)  (783 184)  routing T_15_11.bnl_op_3 <X> T_15_11.lc_trk_g2_3
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (783 185)  (783 185)  routing T_15_11.bnl_op_3 <X> T_15_11.lc_trk_g2_3
 (14 10)  (776 186)  (776 186)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g2_4
 (14 11)  (776 187)  (776 187)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.bnl_op_1 <X> T_15_11.lc_trk_g3_1
 (18 13)  (780 189)  (780 189)  routing T_15_11.bnl_op_1 <X> T_15_11.lc_trk_g3_1
 (9 14)  (771 190)  (771 190)  routing T_15_11.sp4_v_b_10 <X> T_15_11.sp4_h_l_47


LogicTile_16_11

 (21 0)  (837 176)  (837 176)  routing T_16_11.wire_logic_cluster/lc_3/out <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 178)  (841 178)  routing T_16_11.sp4_h_r_14 <X> T_16_11.lc_trk_g0_6
 (15 3)  (831 179)  (831 179)  routing T_16_11.bot_op_4 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 179)  (839 179)  routing T_16_11.sp4_h_r_14 <X> T_16_11.lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.sp4_h_r_14 <X> T_16_11.lc_trk_g0_6
 (8 4)  (824 180)  (824 180)  routing T_16_11.sp4_h_l_45 <X> T_16_11.sp4_h_r_4
 (10 4)  (826 180)  (826 180)  routing T_16_11.sp4_h_l_45 <X> T_16_11.sp4_h_r_4
 (15 4)  (831 180)  (831 180)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (16 4)  (832 180)  (832 180)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (9 5)  (825 181)  (825 181)  routing T_16_11.sp4_v_t_41 <X> T_16_11.sp4_v_b_4
 (18 5)  (834 181)  (834 181)  routing T_16_11.sp4_h_r_1 <X> T_16_11.lc_trk_g1_1
 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23
 (9 6)  (825 182)  (825 182)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_h_l_41
 (10 6)  (826 182)  (826 182)  routing T_16_11.sp4_h_r_1 <X> T_16_11.sp4_h_l_41
 (12 6)  (828 182)  (828 182)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_h_l_40
 (15 6)  (831 182)  (831 182)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 182)  (834 182)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (45 6)  (861 182)  (861 182)  LC_3 Logic Functioning bit
 (46 6)  (862 182)  (862 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (863 182)  (863 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_v_t_23
 (13 7)  (829 183)  (829 183)  routing T_16_11.sp4_h_r_2 <X> T_16_11.sp4_h_l_40
 (18 7)  (834 183)  (834 183)  routing T_16_11.sp12_h_r_5 <X> T_16_11.lc_trk_g1_5
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (40 7)  (856 183)  (856 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (14 12)  (830 188)  (830 188)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_h_r_40 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 190)  (846 190)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.input_2_7
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (39 14)  (855 190)  (855 190)  LC_7 Logic Functioning bit
 (42 14)  (858 190)  (858 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (52 14)  (868 190)  (868 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 191)  (830 191)  routing T_16_11.sp4_h_l_17 <X> T_16_11.lc_trk_g3_4
 (15 15)  (831 191)  (831 191)  routing T_16_11.sp4_h_l_17 <X> T_16_11.lc_trk_g3_4
 (16 15)  (832 191)  (832 191)  routing T_16_11.sp4_h_l_17 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 191)  (849 191)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.input_2_7
 (34 15)  (850 191)  (850 191)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.input_2_7
 (38 15)  (854 191)  (854 191)  LC_7 Logic Functioning bit
 (40 15)  (856 191)  (856 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit
 (46 15)  (862 191)  (862 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (887 180)  (887 180)  routing T_17_11.sp4_v_t_40 <X> T_17_11.sp4_v_b_5
 (0 5)  (874 181)  (874 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (12 6)  (886 182)  (886 182)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (11 7)  (885 183)  (885 183)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (13 7)  (887 183)  (887 183)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_l_40
 (3 10)  (877 186)  (877 186)  routing T_17_11.sp12_h_r_1 <X> T_17_11.sp12_h_l_22
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_v_b_47 <X> T_17_11.lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.sp4_v_b_47 <X> T_17_11.lc_trk_g2_7
 (3 11)  (877 187)  (877 187)  routing T_17_11.sp12_h_r_1 <X> T_17_11.sp12_h_l_22
 (12 12)  (886 188)  (886 188)  routing T_17_11.sp4_v_t_46 <X> T_17_11.sp4_h_r_11
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp12_v_b_11 <X> T_17_11.lc_trk_g3_3
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 188)  (914 188)  LC_6 Logic Functioning bit
 (42 12)  (916 188)  (916 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (51 12)  (925 188)  (925 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 189)  (902 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (47 13)  (921 189)  (921 189)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (25 14)  (899 190)  (899 190)  routing T_17_11.wire_logic_cluster/lc_6/out <X> T_17_11.lc_trk_g3_6
 (21 15)  (895 191)  (895 191)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_11

 (9 0)  (937 176)  (937 176)  routing T_18_11.sp4_v_t_36 <X> T_18_11.sp4_h_r_1
 (16 0)  (944 176)  (944 176)  routing T_18_11.sp12_h_l_14 <X> T_18_11.lc_trk_g0_1
 (17 0)  (945 176)  (945 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (946 177)  (946 177)  routing T_18_11.sp12_h_l_14 <X> T_18_11.lc_trk_g0_1
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (939 178)  (939 178)  routing T_18_11.sp4_h_l_44 <X> T_18_11.sp4_v_t_39
 (25 2)  (953 178)  (953 178)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g0_6
 (26 2)  (954 178)  (954 178)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 178)  (958 178)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (47 2)  (975 178)  (975 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (980 178)  (980 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (9 3)  (937 179)  (937 179)  routing T_18_11.sp4_v_b_1 <X> T_18_11.sp4_v_t_36
 (22 3)  (950 179)  (950 179)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (954 179)  (954 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 179)  (958 179)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.input_2_1
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (37 3)  (965 179)  (965 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (15 5)  (943 181)  (943 181)  routing T_18_11.bot_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (946 181)  (946 181)  routing T_18_11.sp4_r_v_b_25 <X> T_18_11.lc_trk_g1_1
 (8 6)  (936 182)  (936 182)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_41
 (9 6)  (937 182)  (937 182)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_41
 (10 6)  (938 182)  (938 182)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_41
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 184)  (946 184)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g2_1
 (25 8)  (953 184)  (953 184)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g2_2
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 184)  (961 184)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (40 8)  (968 184)  (968 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g2_2
 (31 9)  (959 185)  (959 185)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (25 10)  (953 186)  (953 186)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (26 10)  (954 186)  (954 186)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 186)  (956 186)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 186)  (962 186)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (40 10)  (968 186)  (968 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (43 10)  (971 186)  (971 186)  LC_5 Logic Functioning bit
 (46 10)  (974 186)  (974 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (978 186)  (978 186)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 187)  (951 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (24 11)  (952 187)  (952 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (25 11)  (953 187)  (953 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (26 11)  (954 187)  (954 187)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 187)  (955 187)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 187)  (956 187)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 187)  (957 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (51 11)  (979 187)  (979 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (937 188)  (937 188)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_r_10
 (16 12)  (944 188)  (944 188)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (26 12)  (954 188)  (954 188)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 188)  (956 188)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 188)  (962 188)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 188)  (969 188)  LC_6 Logic Functioning bit
 (43 12)  (971 188)  (971 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (52 12)  (980 188)  (980 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (946 189)  (946 189)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g3_1
 (26 13)  (954 189)  (954 189)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 189)  (964 189)  LC_6 Logic Functioning bit
 (37 13)  (965 189)  (965 189)  LC_6 Logic Functioning bit
 (38 13)  (966 189)  (966 189)  LC_6 Logic Functioning bit
 (39 13)  (967 189)  (967 189)  LC_6 Logic Functioning bit
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (0 14)  (928 190)  (928 190)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 190)  (936 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (9 14)  (937 190)  (937 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (10 14)  (938 190)  (938 190)  routing T_18_11.sp4_v_t_41 <X> T_18_11.sp4_h_l_47
 (13 14)  (941 190)  (941 190)  routing T_18_11.sp4_v_b_11 <X> T_18_11.sp4_v_t_46
 (16 14)  (944 190)  (944 190)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 190)  (946 190)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (21 14)  (949 190)  (949 190)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 190)  (953 190)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 190)  (956 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 190)  (959 190)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (41 14)  (969 190)  (969 190)  LC_7 Logic Functioning bit
 (43 14)  (971 190)  (971 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (52 14)  (980 190)  (980 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (928 191)  (928 191)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 191)  (929 191)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 191)  (946 191)  routing T_18_11.sp4_v_b_37 <X> T_18_11.lc_trk_g3_5
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6
 (27 15)  (955 191)  (955 191)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 191)  (957 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 191)  (959 191)  routing T_18_11.lc_trk_g0_6 <X> T_18_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 191)  (960 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 191)  (961 191)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.input_2_7
 (36 15)  (964 191)  (964 191)  LC_7 Logic Functioning bit
 (37 15)  (965 191)  (965 191)  LC_7 Logic Functioning bit
 (38 15)  (966 191)  (966 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 176)  (1017 176)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_0
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (40 0)  (1022 176)  (1022 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (15 1)  (997 177)  (997 177)  routing T_19_11.sp4_v_t_5 <X> T_19_11.lc_trk_g0_0
 (16 1)  (998 177)  (998 177)  routing T_19_11.sp4_v_t_5 <X> T_19_11.lc_trk_g0_0
 (17 1)  (999 177)  (999 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 177)  (1012 177)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1015 177)  (1015 177)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_0
 (35 1)  (1017 177)  (1017 177)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (40 1)  (1022 177)  (1022 177)  LC_0 Logic Functioning bit
 (41 1)  (1023 177)  (1023 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (53 1)  (1035 177)  (1035 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 178)  (990 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (9 2)  (991 178)  (991 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (10 2)  (992 178)  (992 178)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_36
 (14 2)  (996 178)  (996 178)  routing T_19_11.bnr_op_4 <X> T_19_11.lc_trk_g0_4
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 178)  (1009 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (47 2)  (1029 178)  (1029 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1032 178)  (1032 178)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (996 179)  (996 179)  routing T_19_11.bnr_op_4 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 179)  (1004 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1005 179)  (1005 179)  routing T_19_11.sp12_h_r_14 <X> T_19_11.lc_trk_g0_6
 (27 3)  (1009 179)  (1009 179)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 179)  (1012 179)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (41 4)  (1023 180)  (1023 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (50 4)  (1032 180)  (1032 180)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (991 181)  (991 181)  routing T_19_11.sp4_v_t_41 <X> T_19_11.sp4_v_b_4
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 181)  (1005 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (24 5)  (1006 181)  (1006 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1007 181)  (1007 181)  routing T_19_11.sp4_h_r_2 <X> T_19_11.lc_trk_g1_2
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (38 5)  (1020 181)  (1020 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (41 5)  (1023 181)  (1023 181)  LC_2 Logic Functioning bit
 (43 5)  (1025 181)  (1025 181)  LC_2 Logic Functioning bit
 (47 5)  (1029 181)  (1029 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 182)  (1005 182)  routing T_19_11.sp12_h_r_23 <X> T_19_11.lc_trk_g1_7
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.wire_logic_cluster/lc_6/out <X> T_19_11.lc_trk_g1_6
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 182)  (1010 182)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 182)  (1012 182)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (43 6)  (1025 182)  (1025 182)  LC_3 Logic Functioning bit
 (10 7)  (992 183)  (992 183)  routing T_19_11.sp4_h_l_46 <X> T_19_11.sp4_v_t_41
 (14 7)  (996 183)  (996 183)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g1_4
 (15 7)  (997 183)  (997 183)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g1_4
 (17 7)  (999 183)  (999 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1003 183)  (1003 183)  routing T_19_11.sp12_h_r_23 <X> T_19_11.lc_trk_g1_7
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 183)  (1009 183)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 183)  (1012 183)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 183)  (1013 183)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (16 8)  (998 184)  (998 184)  routing T_19_11.sp4_v_t_12 <X> T_19_11.lc_trk_g2_1
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 184)  (1000 184)  routing T_19_11.sp4_v_t_12 <X> T_19_11.lc_trk_g2_1
 (21 8)  (1003 184)  (1003 184)  routing T_19_11.sp4_h_r_35 <X> T_19_11.lc_trk_g2_3
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1005 184)  (1005 184)  routing T_19_11.sp4_h_r_35 <X> T_19_11.lc_trk_g2_3
 (24 8)  (1006 184)  (1006 184)  routing T_19_11.sp4_h_r_35 <X> T_19_11.lc_trk_g2_3
 (26 8)  (1008 184)  (1008 184)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 184)  (1009 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 184)  (1010 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 184)  (1013 184)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 184)  (1018 184)  LC_4 Logic Functioning bit
 (37 8)  (1019 184)  (1019 184)  LC_4 Logic Functioning bit
 (38 8)  (1020 184)  (1020 184)  LC_4 Logic Functioning bit
 (39 8)  (1021 184)  (1021 184)  LC_4 Logic Functioning bit
 (41 8)  (1023 184)  (1023 184)  LC_4 Logic Functioning bit
 (43 8)  (1025 184)  (1025 184)  LC_4 Logic Functioning bit
 (14 9)  (996 185)  (996 185)  routing T_19_11.sp4_r_v_b_32 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (1010 185)  (1010 185)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 185)  (1012 185)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 185)  (1013 185)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 185)  (1018 185)  LC_4 Logic Functioning bit
 (38 9)  (1020 185)  (1020 185)  LC_4 Logic Functioning bit
 (4 10)  (986 186)  (986 186)  routing T_19_11.sp4_h_r_0 <X> T_19_11.sp4_v_t_43
 (6 10)  (988 186)  (988 186)  routing T_19_11.sp4_h_r_0 <X> T_19_11.sp4_v_t_43
 (11 10)  (993 186)  (993 186)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_t_45
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 186)  (1000 186)  routing T_19_11.wire_logic_cluster/lc_5/out <X> T_19_11.lc_trk_g2_5
 (21 10)  (1003 186)  (1003 186)  routing T_19_11.sp4_v_t_26 <X> T_19_11.lc_trk_g2_7
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 186)  (1005 186)  routing T_19_11.sp4_v_t_26 <X> T_19_11.lc_trk_g2_7
 (27 10)  (1009 186)  (1009 186)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 186)  (1010 186)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 186)  (1012 186)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (39 10)  (1021 186)  (1021 186)  LC_5 Logic Functioning bit
 (40 10)  (1022 186)  (1022 186)  LC_5 Logic Functioning bit
 (50 10)  (1032 186)  (1032 186)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (987 187)  (987 187)  routing T_19_11.sp4_h_r_0 <X> T_19_11.sp4_v_t_43
 (14 11)  (996 187)  (996 187)  routing T_19_11.sp4_h_l_17 <X> T_19_11.lc_trk_g2_4
 (15 11)  (997 187)  (997 187)  routing T_19_11.sp4_h_l_17 <X> T_19_11.lc_trk_g2_4
 (16 11)  (998 187)  (998 187)  routing T_19_11.sp4_h_l_17 <X> T_19_11.lc_trk_g2_4
 (17 11)  (999 187)  (999 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 187)  (1003 187)  routing T_19_11.sp4_v_t_26 <X> T_19_11.lc_trk_g2_7
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 187)  (1005 187)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g2_6
 (24 11)  (1006 187)  (1006 187)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g2_6
 (25 11)  (1007 187)  (1007 187)  routing T_19_11.sp4_h_r_30 <X> T_19_11.lc_trk_g2_6
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 187)  (1012 187)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 187)  (1013 187)  routing T_19_11.lc_trk_g0_6 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 187)  (1018 187)  LC_5 Logic Functioning bit
 (38 11)  (1020 187)  (1020 187)  LC_5 Logic Functioning bit
 (40 11)  (1022 187)  (1022 187)  LC_5 Logic Functioning bit
 (41 11)  (1023 187)  (1023 187)  LC_5 Logic Functioning bit
 (42 11)  (1024 187)  (1024 187)  LC_5 Logic Functioning bit
 (43 11)  (1025 187)  (1025 187)  LC_5 Logic Functioning bit
 (4 12)  (986 188)  (986 188)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_9
 (6 12)  (988 188)  (988 188)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_9
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 188)  (1006 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (28 12)  (1010 188)  (1010 188)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 188)  (1013 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (37 12)  (1019 188)  (1019 188)  LC_6 Logic Functioning bit
 (39 12)  (1021 188)  (1021 188)  LC_6 Logic Functioning bit
 (43 12)  (1025 188)  (1025 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (46 12)  (1028 188)  (1028 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (987 189)  (987 189)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_9
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 189)  (1014 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 189)  (1015 189)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.input_2_6
 (36 13)  (1018 189)  (1018 189)  LC_6 Logic Functioning bit
 (37 13)  (1019 189)  (1019 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (43 13)  (1025 189)  (1025 189)  LC_6 Logic Functioning bit
 (52 13)  (1034 189)  (1034 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (11 14)  (993 190)  (993 190)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_t_46
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1000 190)  (1000 190)  routing T_19_11.bnl_op_5 <X> T_19_11.lc_trk_g3_5
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1007 190)  (1007 190)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g3_6
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1000 191)  (1000 191)  routing T_19_11.bnl_op_5 <X> T_19_11.lc_trk_g3_5
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 191)  (1005 191)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g3_6
 (25 15)  (1007 191)  (1007 191)  routing T_19_11.sp4_v_b_38 <X> T_19_11.lc_trk_g3_6


LogicTile_20_11

 (14 0)  (1050 176)  (1050 176)  routing T_20_11.wire_logic_cluster/lc_0/out <X> T_20_11.lc_trk_g0_0
 (26 0)  (1062 176)  (1062 176)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (38 0)  (1074 176)  (1074 176)  LC_0 Logic Functioning bit
 (41 0)  (1077 176)  (1077 176)  LC_0 Logic Functioning bit
 (43 0)  (1079 176)  (1079 176)  LC_0 Logic Functioning bit
 (17 1)  (1053 177)  (1053 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1062 177)  (1062 177)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 177)  (1064 177)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 177)  (1067 177)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (41 1)  (1077 177)  (1077 177)  LC_0 Logic Functioning bit
 (43 1)  (1079 177)  (1079 177)  LC_0 Logic Functioning bit
 (17 2)  (1053 178)  (1053 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 178)  (1071 178)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (18 3)  (1054 179)  (1054 179)  routing T_20_11.sp4_r_v_b_29 <X> T_20_11.lc_trk_g0_5
 (26 3)  (1062 179)  (1062 179)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 179)  (1068 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1070 179)  (1070 179)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (35 3)  (1071 179)  (1071 179)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.input_2_1
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (12 4)  (1048 180)  (1048 180)  routing T_20_11.sp4_h_l_39 <X> T_20_11.sp4_h_r_5
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 180)  (1063 180)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (40 4)  (1076 180)  (1076 180)  LC_2 Logic Functioning bit
 (50 4)  (1086 180)  (1086 180)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (1049 181)  (1049 181)  routing T_20_11.sp4_h_l_39 <X> T_20_11.sp4_h_r_5
 (22 5)  (1058 181)  (1058 181)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 181)  (1060 181)  routing T_20_11.bot_op_2 <X> T_20_11.lc_trk_g1_2
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 181)  (1066 181)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (40 5)  (1076 181)  (1076 181)  LC_2 Logic Functioning bit
 (41 5)  (1077 181)  (1077 181)  LC_2 Logic Functioning bit
 (42 5)  (1078 181)  (1078 181)  LC_2 Logic Functioning bit
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (1061 182)  (1061 182)  routing T_20_11.lft_op_6 <X> T_20_11.lc_trk_g1_6
 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 182)  (1072 182)  LC_3 Logic Functioning bit
 (38 6)  (1074 182)  (1074 182)  LC_3 Logic Functioning bit
 (39 6)  (1075 182)  (1075 182)  LC_3 Logic Functioning bit
 (40 6)  (1076 182)  (1076 182)  LC_3 Logic Functioning bit
 (41 6)  (1077 182)  (1077 182)  LC_3 Logic Functioning bit
 (50 6)  (1086 182)  (1086 182)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1088 182)  (1088 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (1044 183)  (1044 183)  routing T_20_11.sp4_h_l_41 <X> T_20_11.sp4_v_t_41
 (22 7)  (1058 183)  (1058 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 183)  (1060 183)  routing T_20_11.lft_op_6 <X> T_20_11.lc_trk_g1_6
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 183)  (1067 183)  routing T_20_11.lc_trk_g2_2 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 183)  (1073 183)  LC_3 Logic Functioning bit
 (38 7)  (1074 183)  (1074 183)  LC_3 Logic Functioning bit
 (41 7)  (1077 183)  (1077 183)  LC_3 Logic Functioning bit
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp12_v_b_11 <X> T_20_11.lc_trk_g2_3
 (25 8)  (1061 184)  (1061 184)  routing T_20_11.rgt_op_2 <X> T_20_11.lc_trk_g2_2
 (26 8)  (1062 184)  (1062 184)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 184)  (1063 184)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 184)  (1072 184)  LC_4 Logic Functioning bit
 (38 8)  (1074 184)  (1074 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (41 8)  (1077 184)  (1077 184)  LC_4 Logic Functioning bit
 (43 8)  (1079 184)  (1079 184)  LC_4 Logic Functioning bit
 (48 8)  (1084 184)  (1084 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1088 184)  (1088 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1058 185)  (1058 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 185)  (1060 185)  routing T_20_11.rgt_op_2 <X> T_20_11.lc_trk_g2_2
 (28 9)  (1064 185)  (1064 185)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 185)  (1068 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 185)  (1069 185)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.input_2_4
 (34 9)  (1070 185)  (1070 185)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.input_2_4
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (42 9)  (1078 185)  (1078 185)  LC_4 Logic Functioning bit
 (46 9)  (1082 185)  (1082 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1087 185)  (1087 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.sp4_v_b_36 <X> T_20_11.lc_trk_g2_4
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (1055 186)  (1055 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1057 186)  (1057 186)  routing T_20_11.wire_logic_cluster/lc_7/out <X> T_20_11.lc_trk_g2_7
 (22 10)  (1058 186)  (1058 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (1050 187)  (1050 187)  routing T_20_11.sp4_v_b_36 <X> T_20_11.lc_trk_g2_4
 (16 11)  (1052 187)  (1052 187)  routing T_20_11.sp4_v_b_36 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 187)  (1061 187)  routing T_20_11.sp4_r_v_b_38 <X> T_20_11.lc_trk_g2_6
 (15 12)  (1051 188)  (1051 188)  routing T_20_11.sp4_h_r_25 <X> T_20_11.lc_trk_g3_1
 (16 12)  (1052 188)  (1052 188)  routing T_20_11.sp4_h_r_25 <X> T_20_11.lc_trk_g3_1
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp12_v_b_19 <X> T_20_11.lc_trk_g3_3
 (25 12)  (1061 188)  (1061 188)  routing T_20_11.sp4_h_r_34 <X> T_20_11.lc_trk_g3_2
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1054 189)  (1054 189)  routing T_20_11.sp4_h_r_25 <X> T_20_11.lc_trk_g3_1
 (21 13)  (1057 189)  (1057 189)  routing T_20_11.sp12_v_b_19 <X> T_20_11.lc_trk_g3_3
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 189)  (1059 189)  routing T_20_11.sp4_h_r_34 <X> T_20_11.lc_trk_g3_2
 (24 13)  (1060 189)  (1060 189)  routing T_20_11.sp4_h_r_34 <X> T_20_11.lc_trk_g3_2
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 190)  (1059 190)  routing T_20_11.sp12_v_b_23 <X> T_20_11.lc_trk_g3_7
 (26 14)  (1062 190)  (1062 190)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 190)  (1063 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 190)  (1064 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 190)  (1066 190)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 190)  (1069 190)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 190)  (1070 190)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 190)  (1072 190)  LC_7 Logic Functioning bit
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (38 14)  (1074 190)  (1074 190)  LC_7 Logic Functioning bit
 (39 14)  (1075 190)  (1075 190)  LC_7 Logic Functioning bit
 (41 14)  (1077 190)  (1077 190)  LC_7 Logic Functioning bit
 (43 14)  (1079 190)  (1079 190)  LC_7 Logic Functioning bit
 (18 15)  (1054 191)  (1054 191)  routing T_20_11.sp4_r_v_b_45 <X> T_20_11.lc_trk_g3_5
 (21 15)  (1057 191)  (1057 191)  routing T_20_11.sp12_v_b_23 <X> T_20_11.lc_trk_g3_7
 (26 15)  (1062 191)  (1062 191)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 191)  (1063 191)  routing T_20_11.lc_trk_g1_6 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 191)  (1065 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 191)  (1067 191)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 191)  (1072 191)  LC_7 Logic Functioning bit
 (38 15)  (1074 191)  (1074 191)  LC_7 Logic Functioning bit


LogicTile_21_11

 (4 1)  (1094 177)  (1094 177)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_h_r_0
 (6 1)  (1096 177)  (1096 177)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_h_r_0
 (25 4)  (1115 180)  (1115 180)  routing T_21_11.sp4_h_r_10 <X> T_21_11.lc_trk_g1_2
 (26 4)  (1116 180)  (1116 180)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 180)  (1124 180)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (38 4)  (1128 180)  (1128 180)  LC_2 Logic Functioning bit
 (41 4)  (1131 180)  (1131 180)  LC_2 Logic Functioning bit
 (43 4)  (1133 180)  (1133 180)  LC_2 Logic Functioning bit
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (15 5)  (1105 181)  (1105 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1112 181)  (1112 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 181)  (1113 181)  routing T_21_11.sp4_h_r_10 <X> T_21_11.lc_trk_g1_2
 (24 5)  (1114 181)  (1114 181)  routing T_21_11.sp4_h_r_10 <X> T_21_11.lc_trk_g1_2
 (26 5)  (1116 181)  (1116 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 181)  (1117 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 181)  (1118 181)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 181)  (1119 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 181)  (1120 181)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (1127 181)  (1127 181)  LC_2 Logic Functioning bit
 (39 5)  (1129 181)  (1129 181)  LC_2 Logic Functioning bit
 (41 5)  (1131 181)  (1131 181)  LC_2 Logic Functioning bit
 (43 5)  (1133 181)  (1133 181)  LC_2 Logic Functioning bit
 (5 10)  (1095 186)  (1095 186)  routing T_21_11.sp4_v_t_37 <X> T_21_11.sp4_h_l_43
 (14 10)  (1104 186)  (1104 186)  routing T_21_11.sp4_v_t_17 <X> T_21_11.lc_trk_g2_4
 (31 10)  (1121 186)  (1121 186)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 186)  (1123 186)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (37 10)  (1127 186)  (1127 186)  LC_5 Logic Functioning bit
 (39 10)  (1129 186)  (1129 186)  LC_5 Logic Functioning bit
 (43 10)  (1133 186)  (1133 186)  LC_5 Logic Functioning bit
 (46 10)  (1136 186)  (1136 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (1094 187)  (1094 187)  routing T_21_11.sp4_v_t_37 <X> T_21_11.sp4_h_l_43
 (6 11)  (1096 187)  (1096 187)  routing T_21_11.sp4_v_t_37 <X> T_21_11.sp4_h_l_43
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_v_t_17 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (1117 187)  (1117 187)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 187)  (1119 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 187)  (1122 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1123 187)  (1123 187)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.input_2_5
 (34 11)  (1124 187)  (1124 187)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.input_2_5
 (36 11)  (1126 187)  (1126 187)  LC_5 Logic Functioning bit
 (37 11)  (1127 187)  (1127 187)  LC_5 Logic Functioning bit
 (38 11)  (1128 187)  (1128 187)  LC_5 Logic Functioning bit
 (42 11)  (1132 187)  (1132 187)  LC_5 Logic Functioning bit
 (4 12)  (1094 188)  (1094 188)  routing T_21_11.sp4_v_t_36 <X> T_21_11.sp4_v_b_9
 (6 12)  (1096 188)  (1096 188)  routing T_21_11.sp4_v_t_36 <X> T_21_11.sp4_v_b_9
 (8 13)  (1098 189)  (1098 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (9 13)  (1099 189)  (1099 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (10 13)  (1100 189)  (1100 189)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_v_b_10
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1111 191)  (1111 191)  routing T_21_11.sp4_r_v_b_47 <X> T_21_11.lc_trk_g3_7


LogicTile_22_11

 (9 4)  (1153 180)  (1153 180)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_h_r_4
 (10 4)  (1154 180)  (1154 180)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_h_r_4
 (3 10)  (1147 186)  (1147 186)  routing T_22_11.sp12_v_t_22 <X> T_22_11.sp12_h_l_22
 (8 12)  (1152 188)  (1152 188)  routing T_22_11.sp4_h_l_47 <X> T_22_11.sp4_h_r_10
 (13 12)  (1157 188)  (1157 188)  routing T_22_11.sp4_v_t_46 <X> T_22_11.sp4_v_b_11


LogicTile_23_11

 (5 2)  (1203 178)  (1203 178)  routing T_23_11.sp4_v_b_0 <X> T_23_11.sp4_h_l_37
 (8 11)  (1206 187)  (1206 187)  routing T_23_11.sp4_h_r_1 <X> T_23_11.sp4_v_t_42
 (9 11)  (1207 187)  (1207 187)  routing T_23_11.sp4_h_r_1 <X> T_23_11.sp4_v_t_42
 (10 11)  (1208 187)  (1208 187)  routing T_23_11.sp4_h_r_1 <X> T_23_11.sp4_v_t_42
 (22 12)  (1220 188)  (1220 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 188)  (1221 188)  routing T_23_11.sp4_v_t_30 <X> T_23_11.lc_trk_g3_3
 (24 12)  (1222 188)  (1222 188)  routing T_23_11.sp4_v_t_30 <X> T_23_11.lc_trk_g3_3
 (14 13)  (1212 189)  (1212 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (15 13)  (1213 189)  (1213 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (16 13)  (1214 189)  (1214 189)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (15 14)  (1213 190)  (1213 190)  routing T_23_11.sp4_h_l_16 <X> T_23_11.lc_trk_g3_5
 (16 14)  (1214 190)  (1214 190)  routing T_23_11.sp4_h_l_16 <X> T_23_11.lc_trk_g3_5
 (17 14)  (1215 190)  (1215 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1225 190)  (1225 190)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 190)  (1226 190)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 190)  (1227 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 190)  (1228 190)  routing T_23_11.lc_trk_g3_5 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 190)  (1230 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 190)  (1231 190)  routing T_23_11.lc_trk_g3_3 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 190)  (1232 190)  routing T_23_11.lc_trk_g3_3 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 190)  (1234 190)  LC_7 Logic Functioning bit
 (37 14)  (1235 190)  (1235 190)  LC_7 Logic Functioning bit
 (38 14)  (1236 190)  (1236 190)  LC_7 Logic Functioning bit
 (39 14)  (1237 190)  (1237 190)  LC_7 Logic Functioning bit
 (41 14)  (1239 190)  (1239 190)  LC_7 Logic Functioning bit
 (43 14)  (1241 190)  (1241 190)  LC_7 Logic Functioning bit
 (48 14)  (1246 190)  (1246 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (1216 191)  (1216 191)  routing T_23_11.sp4_h_l_16 <X> T_23_11.lc_trk_g3_5
 (27 15)  (1225 191)  (1225 191)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 191)  (1226 191)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 191)  (1227 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 191)  (1229 191)  routing T_23_11.lc_trk_g3_3 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 191)  (1234 191)  LC_7 Logic Functioning bit
 (38 15)  (1236 191)  (1236 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (22 3)  (1274 179)  (1274 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1275 179)  (1275 179)  routing T_24_11.sp12_h_l_21 <X> T_24_11.lc_trk_g0_6
 (25 3)  (1277 179)  (1277 179)  routing T_24_11.sp12_h_l_21 <X> T_24_11.lc_trk_g0_6
 (5 4)  (1257 180)  (1257 180)  routing T_24_11.sp4_v_t_38 <X> T_24_11.sp4_h_r_3
 (8 4)  (1260 180)  (1260 180)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_h_r_4
 (10 4)  (1262 180)  (1262 180)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_h_r_4
 (28 6)  (1280 182)  (1280 182)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 182)  (1281 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 182)  (1282 182)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 182)  (1283 182)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 182)  (1284 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 182)  (1287 182)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.input_2_3
 (36 6)  (1288 182)  (1288 182)  LC_3 Logic Functioning bit
 (37 6)  (1289 182)  (1289 182)  LC_3 Logic Functioning bit
 (38 6)  (1290 182)  (1290 182)  LC_3 Logic Functioning bit
 (47 6)  (1299 182)  (1299 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (1305 182)  (1305 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (1278 183)  (1278 183)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 183)  (1279 183)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 183)  (1280 183)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 183)  (1281 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 183)  (1283 183)  routing T_24_11.lc_trk_g0_6 <X> T_24_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 183)  (1284 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1285 183)  (1285 183)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.input_2_3
 (34 7)  (1286 183)  (1286 183)  routing T_24_11.lc_trk_g3_4 <X> T_24_11.input_2_3
 (36 7)  (1288 183)  (1288 183)  LC_3 Logic Functioning bit
 (37 7)  (1289 183)  (1289 183)  LC_3 Logic Functioning bit
 (38 7)  (1290 183)  (1290 183)  LC_3 Logic Functioning bit
 (39 7)  (1291 183)  (1291 183)  LC_3 Logic Functioning bit
 (41 7)  (1293 183)  (1293 183)  LC_3 Logic Functioning bit
 (53 7)  (1305 183)  (1305 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (1264 184)  (1264 184)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_h_r_8
 (13 8)  (1265 184)  (1265 184)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_v_b_8
 (12 9)  (1264 185)  (1264 185)  routing T_24_11.sp4_h_l_45 <X> T_24_11.sp4_v_b_8
 (13 9)  (1265 185)  (1265 185)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_h_r_8
 (14 11)  (1266 187)  (1266 187)  routing T_24_11.sp12_v_b_20 <X> T_24_11.lc_trk_g2_4
 (16 11)  (1268 187)  (1268 187)  routing T_24_11.sp12_v_b_20 <X> T_24_11.lc_trk_g2_4
 (17 11)  (1269 187)  (1269 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (11 12)  (1263 188)  (1263 188)  routing T_24_11.sp4_v_t_38 <X> T_24_11.sp4_v_b_11
 (13 12)  (1265 188)  (1265 188)  routing T_24_11.sp4_v_t_38 <X> T_24_11.sp4_v_b_11
 (25 12)  (1277 188)  (1277 188)  routing T_24_11.sp4_h_r_34 <X> T_24_11.lc_trk_g3_2
 (19 13)  (1271 189)  (1271 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1274 189)  (1274 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1275 189)  (1275 189)  routing T_24_11.sp4_h_r_34 <X> T_24_11.lc_trk_g3_2
 (24 13)  (1276 189)  (1276 189)  routing T_24_11.sp4_h_r_34 <X> T_24_11.lc_trk_g3_2
 (14 15)  (1266 191)  (1266 191)  routing T_24_11.sp4_h_l_17 <X> T_24_11.lc_trk_g3_4
 (15 15)  (1267 191)  (1267 191)  routing T_24_11.sp4_h_l_17 <X> T_24_11.lc_trk_g3_4
 (16 15)  (1268 191)  (1268 191)  routing T_24_11.sp4_h_l_17 <X> T_24_11.lc_trk_g3_4
 (17 15)  (1269 191)  (1269 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


RAM_Tile_25_11

 (4 0)  (1310 176)  (1310 176)  routing T_25_11.sp4_h_l_37 <X> T_25_11.sp4_v_b_0
 (15 0)  (1321 176)  (1321 176)  routing T_25_11.sp4_h_r_17 <X> T_25_11.lc_trk_g0_1
 (16 0)  (1322 176)  (1322 176)  routing T_25_11.sp4_h_r_17 <X> T_25_11.lc_trk_g0_1
 (17 0)  (1323 176)  (1323 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (1324 176)  (1324 176)  routing T_25_11.sp4_h_r_17 <X> T_25_11.lc_trk_g0_1
 (21 0)  (1327 176)  (1327 176)  routing T_25_11.lft_op_3 <X> T_25_11.lc_trk_g0_3
 (22 0)  (1328 176)  (1328 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1330 176)  (1330 176)  routing T_25_11.lft_op_3 <X> T_25_11.lc_trk_g0_3
 (5 1)  (1311 177)  (1311 177)  routing T_25_11.sp4_h_l_37 <X> T_25_11.sp4_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 177)  (1323 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1324 177)  (1324 177)  routing T_25_11.sp4_h_r_17 <X> T_25_11.lc_trk_g0_1
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 178)  (1321 178)  routing T_25_11.sp4_h_r_21 <X> T_25_11.lc_trk_g0_5
 (16 2)  (1322 178)  (1322 178)  routing T_25_11.sp4_h_r_21 <X> T_25_11.lc_trk_g0_5
 (17 2)  (1323 178)  (1323 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1324 178)  (1324 178)  routing T_25_11.sp4_h_r_21 <X> T_25_11.lc_trk_g0_5
 (22 2)  (1328 178)  (1328 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1331 178)  (1331 178)  routing T_25_11.sp4_h_l_3 <X> T_25_11.lc_trk_g0_6
 (18 3)  (1324 179)  (1324 179)  routing T_25_11.sp4_h_r_21 <X> T_25_11.lc_trk_g0_5
 (21 3)  (1327 179)  (1327 179)  routing T_25_11.sp4_r_v_b_31 <X> T_25_11.lc_trk_g0_7
 (22 3)  (1328 179)  (1328 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 179)  (1329 179)  routing T_25_11.sp4_h_l_3 <X> T_25_11.lc_trk_g0_6
 (24 3)  (1330 179)  (1330 179)  routing T_25_11.sp4_h_l_3 <X> T_25_11.lc_trk_g0_6
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (26 4)  (1332 180)  (1332 180)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input0_2
 (27 5)  (1333 181)  (1333 181)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input0_2
 (28 5)  (1334 181)  (1334 181)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (12 6)  (1318 182)  (1318 182)  routing T_25_11.sp4_v_t_40 <X> T_25_11.sp4_h_l_40
 (17 6)  (1323 182)  (1323 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (11 7)  (1317 183)  (1317 183)  routing T_25_11.sp4_v_t_40 <X> T_25_11.sp4_h_l_40
 (28 7)  (1334 183)  (1334 183)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.input0_3
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (4 8)  (1310 184)  (1310 184)  routing T_25_11.sp4_v_t_43 <X> T_25_11.sp4_v_b_6
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_v_b_25 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (1324 184)  (1324 184)  routing T_25_11.sp4_v_b_25 <X> T_25_11.lc_trk_g2_1
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_5 <X> T_25_11.wire_bram/ram/WDATA_11
 (26 9)  (1332 185)  (1332 185)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_4
 (27 9)  (1333 185)  (1333 185)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_4
 (28 9)  (1334 185)  (1334 185)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (14 10)  (1320 186)  (1320 186)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g2_4
 (17 10)  (1323 186)  (1323 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (35 10)  (1341 186)  (1341 186)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input2_5
 (14 11)  (1320 187)  (1320 187)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g2_4
 (15 11)  (1321 187)  (1321 187)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g2_4
 (16 11)  (1322 187)  (1322 187)  routing T_25_11.sp4_h_r_44 <X> T_25_11.lc_trk_g2_4
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (1332 187)  (1332 187)  routing T_25_11.lc_trk_g0_3 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input2_5
 (34 11)  (1340 187)  (1340 187)  routing T_25_11.lc_trk_g3_4 <X> T_25_11.input2_5
 (21 12)  (1327 188)  (1327 188)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g3_3
 (22 12)  (1328 188)  (1328 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 188)  (1329 188)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g3_3
 (24 12)  (1330 188)  (1330 188)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g3_3
 (26 12)  (1332 188)  (1332 188)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.input0_6
 (35 12)  (1341 188)  (1341 188)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input2_6
 (21 13)  (1327 189)  (1327 189)  routing T_25_11.sp4_h_r_43 <X> T_25_11.lc_trk_g3_3
 (28 13)  (1334 189)  (1334 189)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.input0_6
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 189)  (1341 189)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input2_6
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (10 14)  (1316 190)  (1316 190)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_h_l_47
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 190)  (1324 190)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (26 14)  (1332 190)  (1332 190)  routing T_25_11.lc_trk_g0_5 <X> T_25_11.input0_7
 (35 14)  (1341 190)  (1341 190)  routing T_25_11.lc_trk_g0_7 <X> T_25_11.input2_7
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (3 15)  (1309 191)  (1309 191)  routing T_25_11.sp12_h_l_22 <X> T_25_11.sp12_v_t_22
 (15 15)  (1321 191)  (1321 191)  routing T_25_11.sp4_v_b_44 <X> T_25_11.lc_trk_g3_4
 (16 15)  (1322 191)  (1322 191)  routing T_25_11.sp4_v_b_44 <X> T_25_11.lc_trk_g3_4
 (17 15)  (1323 191)  (1323 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (18 15)  (1324 191)  (1324 191)  routing T_25_11.sp4_v_t_24 <X> T_25_11.lc_trk_g3_5
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 191)  (1341 191)  routing T_25_11.lc_trk_g0_7 <X> T_25_11.input2_7


LogicTile_26_11

 (4 4)  (1352 180)  (1352 180)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_b_3
 (6 4)  (1354 180)  (1354 180)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_b_3
 (11 4)  (1359 180)  (1359 180)  routing T_26_11.sp4_v_t_39 <X> T_26_11.sp4_v_b_5
 (5 5)  (1353 181)  (1353 181)  routing T_26_11.sp4_h_l_44 <X> T_26_11.sp4_v_b_3
 (12 5)  (1360 181)  (1360 181)  routing T_26_11.sp4_v_t_39 <X> T_26_11.sp4_v_b_5
 (4 8)  (1352 184)  (1352 184)  routing T_26_11.sp4_h_l_43 <X> T_26_11.sp4_v_b_6
 (13 8)  (1361 184)  (1361 184)  routing T_26_11.sp4_v_t_45 <X> T_26_11.sp4_v_b_8
 (5 9)  (1353 185)  (1353 185)  routing T_26_11.sp4_h_l_43 <X> T_26_11.sp4_v_b_6
 (5 10)  (1353 186)  (1353 186)  routing T_26_11.sp4_v_t_37 <X> T_26_11.sp4_h_l_43
 (4 11)  (1352 187)  (1352 187)  routing T_26_11.sp4_v_t_37 <X> T_26_11.sp4_h_l_43
 (6 11)  (1354 187)  (1354 187)  routing T_26_11.sp4_v_t_37 <X> T_26_11.sp4_h_l_43
 (5 14)  (1353 190)  (1353 190)  routing T_26_11.sp4_v_t_38 <X> T_26_11.sp4_h_l_44
 (4 15)  (1352 191)  (1352 191)  routing T_26_11.sp4_v_t_38 <X> T_26_11.sp4_h_l_44
 (6 15)  (1354 191)  (1354 191)  routing T_26_11.sp4_v_t_38 <X> T_26_11.sp4_h_l_44


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 3)  (1459 179)  (1459 179)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_h_l_23
 (3 6)  (1459 182)  (1459 182)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23
 (3 7)  (1459 183)  (1459 183)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23


IO_Tile_33_11

 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



RAM_Tile_8_10

 (3 0)  (399 160)  (399 160)  routing T_8_10.sp12_h_r_0 <X> T_8_10.sp12_v_b_0
 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 160)  (418 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (3 1)  (399 161)  (399 161)  routing T_8_10.sp12_h_r_0 <X> T_8_10.sp12_v_b_0
 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (17 1)  (413 161)  (413 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (417 161)  (417 161)  routing T_8_10.sp4_r_v_b_32 <X> T_8_10.lc_trk_g0_3
 (29 1)  (425 161)  (425 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 162)  (417 162)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (417 163)  (417 163)  routing T_8_10.sp4_v_t_2 <X> T_8_10.lc_trk_g0_7
 (26 3)  (422 163)  (422 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_1
 (27 3)  (423 163)  (423 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_1
 (28 3)  (424 163)  (424 163)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.input0_1
 (29 3)  (425 163)  (425 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (396 164)  (396 164)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_bram/ram/WCLKE
 (26 5)  (422 165)  (422 165)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.input0_2
 (27 5)  (423 165)  (423 165)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.input0_2
 (28 5)  (424 165)  (424 165)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.input0_2
 (29 5)  (425 165)  (425 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (26 6)  (422 166)  (422 166)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.input0_3
 (28 7)  (424 167)  (424 167)  routing T_8_10.lc_trk_g2_5 <X> T_8_10.input0_3
 (29 7)  (425 167)  (425 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (3 8)  (399 168)  (399 168)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_b_1
 (25 8)  (421 168)  (421 168)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (26 8)  (422 168)  (422 168)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (28 8)  (424 168)  (424 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_bram/ram/WDATA_3
 (3 9)  (399 169)  (399 169)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_b_1
 (22 9)  (418 169)  (418 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (419 169)  (419 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (25 9)  (421 169)  (421 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (26 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (27 9)  (423 169)  (423 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (28 9)  (424 169)  (424 169)  routing T_8_10.lc_trk_g3_7 <X> T_8_10.input0_4
 (29 9)  (425 169)  (425 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (426 169)  (426 169)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_bram/ram/WDATA_3
 (38 9)  (434 169)  (434 169)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (410 170)  (410 170)  routing T_8_10.sp4_h_r_36 <X> T_8_10.lc_trk_g2_4
 (15 10)  (411 170)  (411 170)  routing T_8_10.sp4_v_b_45 <X> T_8_10.lc_trk_g2_5
 (16 10)  (412 170)  (412 170)  routing T_8_10.sp4_v_b_45 <X> T_8_10.lc_trk_g2_5
 (17 10)  (413 170)  (413 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (22 10)  (418 170)  (418 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (419 170)  (419 170)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g2_7
 (24 10)  (420 170)  (420 170)  routing T_8_10.sp4_v_b_47 <X> T_8_10.lc_trk_g2_7
 (25 10)  (421 170)  (421 170)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (26 10)  (422 170)  (422 170)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (15 11)  (411 171)  (411 171)  routing T_8_10.sp4_h_r_36 <X> T_8_10.lc_trk_g2_4
 (16 11)  (412 171)  (412 171)  routing T_8_10.sp4_h_r_36 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (418 171)  (418 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (420 171)  (420 171)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (25 11)  (421 171)  (421 171)  routing T_8_10.sp12_v_b_6 <X> T_8_10.lc_trk_g2_6
 (26 11)  (422 171)  (422 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (27 11)  (423 171)  (423 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (28 11)  (424 171)  (424 171)  routing T_8_10.lc_trk_g3_6 <X> T_8_10.input0_5
 (29 11)  (425 171)  (425 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (428 171)  (428 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (431 171)  (431 171)  routing T_8_10.lc_trk_g0_3 <X> T_8_10.input2_5
 (21 12)  (417 172)  (417 172)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g3_3
 (22 12)  (418 172)  (418 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (419 172)  (419 172)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g3_3
 (24 12)  (420 172)  (420 172)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g3_3
 (26 12)  (422 172)  (422 172)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_6
 (35 12)  (431 172)  (431 172)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.input2_6
 (21 13)  (417 173)  (417 173)  routing T_8_10.sp4_h_l_30 <X> T_8_10.lc_trk_g3_3
 (22 13)  (418 173)  (418 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (419 173)  (419 173)  routing T_8_10.sp4_v_t_31 <X> T_8_10.lc_trk_g3_2
 (24 13)  (420 173)  (420 173)  routing T_8_10.sp4_v_t_31 <X> T_8_10.lc_trk_g3_2
 (26 13)  (422 173)  (422 173)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_6
 (28 13)  (424 173)  (424 173)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.input0_6
 (29 13)  (425 173)  (425 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 173)  (428 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (429 173)  (429 173)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.input2_6
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (410 174)  (410 174)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (417 174)  (417 174)  routing T_8_10.sp4_h_r_47 <X> T_8_10.lc_trk_g3_7
 (22 14)  (418 174)  (418 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (419 174)  (419 174)  routing T_8_10.sp4_h_r_47 <X> T_8_10.lc_trk_g3_7
 (24 14)  (420 174)  (420 174)  routing T_8_10.sp4_h_r_47 <X> T_8_10.lc_trk_g3_7
 (25 14)  (421 174)  (421 174)  routing T_8_10.sp4_h_r_46 <X> T_8_10.lc_trk_g3_6
 (26 14)  (422 174)  (422 174)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input0_7
 (35 14)  (431 174)  (431 174)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input2_7
 (0 15)  (396 175)  (396 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (14 15)  (410 175)  (410 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (15 15)  (411 175)  (411 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (16 15)  (412 175)  (412 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (17 15)  (413 175)  (413 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (417 175)  (417 175)  routing T_8_10.sp4_h_r_47 <X> T_8_10.lc_trk_g3_7
 (22 15)  (418 175)  (418 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (419 175)  (419 175)  routing T_8_10.sp4_h_r_46 <X> T_8_10.lc_trk_g3_6
 (24 15)  (420 175)  (420 175)  routing T_8_10.sp4_h_r_46 <X> T_8_10.lc_trk_g3_6
 (25 15)  (421 175)  (421 175)  routing T_8_10.sp4_h_r_46 <X> T_8_10.lc_trk_g3_6
 (27 15)  (423 175)  (423 175)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input0_7
 (28 15)  (424 175)  (424 175)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input0_7
 (29 15)  (425 175)  (425 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 175)  (428 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 175)  (431 175)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input2_7


LogicTile_9_10

 (6 0)  (444 160)  (444 160)  routing T_9_10.sp4_v_t_44 <X> T_9_10.sp4_v_b_0
 (11 0)  (449 160)  (449 160)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_v_b_2
 (13 0)  (451 160)  (451 160)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_v_b_2
 (21 0)  (459 160)  (459 160)  routing T_9_10.wire_logic_cluster/lc_3/out <X> T_9_10.lc_trk_g0_3
 (22 0)  (460 160)  (460 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (466 160)  (466 160)  routing T_9_10.lc_trk_g2_1 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 160)  (467 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 160)  (470 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 160)  (471 160)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 160)  (472 160)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 160)  (473 160)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.input_2_0
 (36 0)  (474 160)  (474 160)  LC_0 Logic Functioning bit
 (37 0)  (475 160)  (475 160)  LC_0 Logic Functioning bit
 (38 0)  (476 160)  (476 160)  LC_0 Logic Functioning bit
 (40 0)  (478 160)  (478 160)  LC_0 Logic Functioning bit
 (41 0)  (479 160)  (479 160)  LC_0 Logic Functioning bit
 (43 0)  (481 160)  (481 160)  LC_0 Logic Functioning bit
 (5 1)  (443 161)  (443 161)  routing T_9_10.sp4_v_t_44 <X> T_9_10.sp4_v_b_0
 (9 1)  (447 161)  (447 161)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_v_b_1
 (27 1)  (465 161)  (465 161)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 161)  (466 161)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 161)  (467 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 161)  (470 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (471 161)  (471 161)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.input_2_0
 (34 1)  (472 161)  (472 161)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.input_2_0
 (37 1)  (475 161)  (475 161)  LC_0 Logic Functioning bit
 (40 1)  (478 161)  (478 161)  LC_0 Logic Functioning bit
 (8 2)  (446 162)  (446 162)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_h_l_36
 (9 2)  (447 162)  (447 162)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_h_l_36
 (15 2)  (453 162)  (453 162)  routing T_9_10.sp4_h_r_5 <X> T_9_10.lc_trk_g0_5
 (16 2)  (454 162)  (454 162)  routing T_9_10.sp4_h_r_5 <X> T_9_10.lc_trk_g0_5
 (17 2)  (455 162)  (455 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (464 162)  (464 162)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 162)  (465 162)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 162)  (466 162)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 162)  (467 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 162)  (468 162)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 162)  (469 162)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 162)  (470 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 162)  (471 162)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 162)  (474 162)  LC_1 Logic Functioning bit
 (38 2)  (476 162)  (476 162)  LC_1 Logic Functioning bit
 (39 2)  (477 162)  (477 162)  LC_1 Logic Functioning bit
 (43 2)  (481 162)  (481 162)  LC_1 Logic Functioning bit
 (50 2)  (488 162)  (488 162)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (456 163)  (456 163)  routing T_9_10.sp4_h_r_5 <X> T_9_10.lc_trk_g0_5
 (26 3)  (464 163)  (464 163)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 163)  (466 163)  routing T_9_10.lc_trk_g2_7 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 163)  (467 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 163)  (468 163)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 163)  (474 163)  LC_1 Logic Functioning bit
 (37 3)  (475 163)  (475 163)  LC_1 Logic Functioning bit
 (39 3)  (477 163)  (477 163)  LC_1 Logic Functioning bit
 (40 3)  (478 163)  (478 163)  LC_1 Logic Functioning bit
 (15 4)  (453 164)  (453 164)  routing T_9_10.top_op_1 <X> T_9_10.lc_trk_g1_1
 (17 4)  (455 164)  (455 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (460 164)  (460 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 164)  (462 164)  routing T_9_10.bot_op_3 <X> T_9_10.lc_trk_g1_3
 (29 4)  (467 164)  (467 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 164)  (469 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 164)  (470 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 164)  (472 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 164)  (474 164)  LC_2 Logic Functioning bit
 (41 4)  (479 164)  (479 164)  LC_2 Logic Functioning bit
 (50 4)  (488 164)  (488 164)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (447 165)  (447 165)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_v_b_4
 (18 5)  (456 165)  (456 165)  routing T_9_10.top_op_1 <X> T_9_10.lc_trk_g1_1
 (26 5)  (464 165)  (464 165)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 165)  (465 165)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 165)  (467 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 165)  (468 165)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (39 5)  (477 165)  (477 165)  LC_2 Logic Functioning bit
 (42 5)  (480 165)  (480 165)  LC_2 Logic Functioning bit
 (48 5)  (486 165)  (486 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (460 166)  (460 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 166)  (462 166)  routing T_9_10.top_op_7 <X> T_9_10.lc_trk_g1_7
 (26 6)  (464 166)  (464 166)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 166)  (465 166)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 166)  (466 166)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 166)  (467 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 166)  (469 166)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 166)  (470 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 166)  (472 166)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 166)  (473 166)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_3
 (36 6)  (474 166)  (474 166)  LC_3 Logic Functioning bit
 (37 6)  (475 166)  (475 166)  LC_3 Logic Functioning bit
 (38 6)  (476 166)  (476 166)  LC_3 Logic Functioning bit
 (42 6)  (480 166)  (480 166)  LC_3 Logic Functioning bit
 (14 7)  (452 167)  (452 167)  routing T_9_10.top_op_4 <X> T_9_10.lc_trk_g1_4
 (15 7)  (453 167)  (453 167)  routing T_9_10.top_op_4 <X> T_9_10.lc_trk_g1_4
 (17 7)  (455 167)  (455 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (459 167)  (459 167)  routing T_9_10.top_op_7 <X> T_9_10.lc_trk_g1_7
 (29 7)  (467 167)  (467 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 167)  (469 167)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 167)  (470 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (471 167)  (471 167)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_3
 (36 7)  (474 167)  (474 167)  LC_3 Logic Functioning bit
 (40 7)  (478 167)  (478 167)  LC_3 Logic Functioning bit
 (42 7)  (480 167)  (480 167)  LC_3 Logic Functioning bit
 (43 7)  (481 167)  (481 167)  LC_3 Logic Functioning bit
 (11 8)  (449 168)  (449 168)  routing T_9_10.sp4_v_t_40 <X> T_9_10.sp4_v_b_8
 (15 8)  (453 168)  (453 168)  routing T_9_10.rgt_op_1 <X> T_9_10.lc_trk_g2_1
 (17 8)  (455 168)  (455 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 168)  (456 168)  routing T_9_10.rgt_op_1 <X> T_9_10.lc_trk_g2_1
 (21 8)  (459 168)  (459 168)  routing T_9_10.sp4_v_t_14 <X> T_9_10.lc_trk_g2_3
 (22 8)  (460 168)  (460 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 168)  (461 168)  routing T_9_10.sp4_v_t_14 <X> T_9_10.lc_trk_g2_3
 (9 9)  (447 169)  (447 169)  routing T_9_10.sp4_v_t_46 <X> T_9_10.sp4_v_b_7
 (10 9)  (448 169)  (448 169)  routing T_9_10.sp4_v_t_46 <X> T_9_10.sp4_v_b_7
 (12 9)  (450 169)  (450 169)  routing T_9_10.sp4_v_t_40 <X> T_9_10.sp4_v_b_8
 (15 9)  (453 169)  (453 169)  routing T_9_10.tnr_op_0 <X> T_9_10.lc_trk_g2_0
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (5 10)  (443 170)  (443 170)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_h_l_43
 (15 10)  (453 170)  (453 170)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g2_5
 (17 10)  (455 170)  (455 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 170)  (456 170)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g2_5
 (22 10)  (460 170)  (460 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 170)  (461 170)  routing T_9_10.sp4_v_b_47 <X> T_9_10.lc_trk_g2_7
 (24 10)  (462 170)  (462 170)  routing T_9_10.sp4_v_b_47 <X> T_9_10.lc_trk_g2_7
 (6 11)  (444 171)  (444 171)  routing T_9_10.sp4_v_t_43 <X> T_9_10.sp4_h_l_43
 (15 11)  (453 171)  (453 171)  routing T_9_10.tnr_op_4 <X> T_9_10.lc_trk_g2_4
 (17 11)  (455 171)  (455 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (15 12)  (453 172)  (453 172)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g3_1
 (16 12)  (454 172)  (454 172)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g3_1
 (17 12)  (455 172)  (455 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (464 172)  (464 172)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 172)  (466 172)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 172)  (467 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 172)  (468 172)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 172)  (469 172)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 172)  (470 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 172)  (474 172)  LC_6 Logic Functioning bit
 (39 12)  (477 172)  (477 172)  LC_6 Logic Functioning bit
 (41 12)  (479 172)  (479 172)  LC_6 Logic Functioning bit
 (43 12)  (481 172)  (481 172)  LC_6 Logic Functioning bit
 (52 12)  (490 172)  (490 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (455 173)  (455 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (456 173)  (456 173)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g3_1
 (26 13)  (464 173)  (464 173)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 173)  (465 173)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 173)  (467 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 173)  (470 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (471 173)  (471 173)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.input_2_6
 (34 13)  (472 173)  (472 173)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.input_2_6
 (37 13)  (475 173)  (475 173)  LC_6 Logic Functioning bit
 (38 13)  (476 173)  (476 173)  LC_6 Logic Functioning bit
 (41 13)  (479 173)  (479 173)  LC_6 Logic Functioning bit
 (43 13)  (481 173)  (481 173)  LC_6 Logic Functioning bit
 (3 14)  (441 174)  (441 174)  routing T_9_10.sp12_v_b_1 <X> T_9_10.sp12_v_t_22
 (5 14)  (443 174)  (443 174)  routing T_9_10.sp4_v_t_44 <X> T_9_10.sp4_h_l_44
 (8 14)  (446 174)  (446 174)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_h_l_47
 (9 14)  (447 174)  (447 174)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_h_l_47
 (10 14)  (448 174)  (448 174)  routing T_9_10.sp4_v_t_41 <X> T_9_10.sp4_h_l_47
 (12 14)  (450 174)  (450 174)  routing T_9_10.sp4_v_t_40 <X> T_9_10.sp4_h_l_46
 (15 14)  (453 174)  (453 174)  routing T_9_10.sp4_v_t_32 <X> T_9_10.lc_trk_g3_5
 (16 14)  (454 174)  (454 174)  routing T_9_10.sp4_v_t_32 <X> T_9_10.lc_trk_g3_5
 (17 14)  (455 174)  (455 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (460 174)  (460 174)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 174)  (462 174)  routing T_9_10.tnr_op_7 <X> T_9_10.lc_trk_g3_7
 (28 14)  (466 174)  (466 174)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 174)  (467 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 174)  (472 174)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 174)  (479 174)  LC_7 Logic Functioning bit
 (43 14)  (481 174)  (481 174)  LC_7 Logic Functioning bit
 (6 15)  (444 175)  (444 175)  routing T_9_10.sp4_v_t_44 <X> T_9_10.sp4_h_l_44
 (11 15)  (449 175)  (449 175)  routing T_9_10.sp4_v_t_40 <X> T_9_10.sp4_h_l_46
 (13 15)  (451 175)  (451 175)  routing T_9_10.sp4_v_t_40 <X> T_9_10.sp4_h_l_46
 (26 15)  (464 175)  (464 175)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 175)  (466 175)  routing T_9_10.lc_trk_g2_3 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 175)  (467 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 175)  (475 175)  LC_7 Logic Functioning bit
 (39 15)  (477 175)  (477 175)  LC_7 Logic Functioning bit
 (51 15)  (489 175)  (489 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_10

 (3 0)  (495 160)  (495 160)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_b_0
 (17 0)  (509 160)  (509 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (517 160)  (517 160)  routing T_10_10.sp4_v_b_10 <X> T_10_10.lc_trk_g0_2
 (29 0)  (521 160)  (521 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 160)  (525 160)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 160)  (528 160)  LC_0 Logic Functioning bit
 (37 0)  (529 160)  (529 160)  LC_0 Logic Functioning bit
 (46 0)  (538 160)  (538 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (495 161)  (495 161)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_b_0
 (14 1)  (506 161)  (506 161)  routing T_10_10.top_op_0 <X> T_10_10.lc_trk_g0_0
 (15 1)  (507 161)  (507 161)  routing T_10_10.top_op_0 <X> T_10_10.lc_trk_g0_0
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (514 161)  (514 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 161)  (515 161)  routing T_10_10.sp4_v_b_10 <X> T_10_10.lc_trk_g0_2
 (25 1)  (517 161)  (517 161)  routing T_10_10.sp4_v_b_10 <X> T_10_10.lc_trk_g0_2
 (27 1)  (519 161)  (519 161)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 161)  (520 161)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 161)  (521 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 161)  (524 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (530 161)  (530 161)  LC_0 Logic Functioning bit
 (39 1)  (531 161)  (531 161)  LC_0 Logic Functioning bit
 (14 2)  (506 162)  (506 162)  routing T_10_10.bnr_op_4 <X> T_10_10.lc_trk_g0_4
 (21 2)  (513 162)  (513 162)  routing T_10_10.wire_logic_cluster/lc_7/out <X> T_10_10.lc_trk_g0_7
 (22 2)  (514 162)  (514 162)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (521 162)  (521 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 162)  (525 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 162)  (526 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (42 2)  (534 162)  (534 162)  LC_1 Logic Functioning bit
 (14 3)  (506 163)  (506 163)  routing T_10_10.bnr_op_4 <X> T_10_10.lc_trk_g0_4
 (17 3)  (509 163)  (509 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (520 163)  (520 163)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 163)  (521 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 163)  (524 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 163)  (528 163)  LC_1 Logic Functioning bit
 (41 3)  (533 163)  (533 163)  LC_1 Logic Functioning bit
 (13 4)  (505 164)  (505 164)  routing T_10_10.sp4_v_t_40 <X> T_10_10.sp4_v_b_5
 (29 4)  (521 164)  (521 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 164)  (522 164)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 164)  (523 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 164)  (524 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 164)  (525 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 164)  (529 164)  LC_2 Logic Functioning bit
 (38 4)  (530 164)  (530 164)  LC_2 Logic Functioning bit
 (40 4)  (532 164)  (532 164)  LC_2 Logic Functioning bit
 (43 4)  (535 164)  (535 164)  LC_2 Logic Functioning bit
 (50 4)  (542 164)  (542 164)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (518 165)  (518 165)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 165)  (520 165)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 165)  (521 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 165)  (522 165)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 165)  (528 165)  LC_2 Logic Functioning bit
 (38 5)  (530 165)  (530 165)  LC_2 Logic Functioning bit
 (40 5)  (532 165)  (532 165)  LC_2 Logic Functioning bit
 (42 5)  (534 165)  (534 165)  LC_2 Logic Functioning bit
 (25 6)  (517 166)  (517 166)  routing T_10_10.sp4_h_r_14 <X> T_10_10.lc_trk_g1_6
 (32 6)  (524 166)  (524 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (530 166)  (530 166)  LC_3 Logic Functioning bit
 (39 6)  (531 166)  (531 166)  LC_3 Logic Functioning bit
 (50 6)  (542 166)  (542 166)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 167)  (514 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 167)  (515 167)  routing T_10_10.sp4_h_r_14 <X> T_10_10.lc_trk_g1_6
 (24 7)  (516 167)  (516 167)  routing T_10_10.sp4_h_r_14 <X> T_10_10.lc_trk_g1_6
 (31 7)  (523 167)  (523 167)  routing T_10_10.lc_trk_g0_2 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 167)  (530 167)  LC_3 Logic Functioning bit
 (39 7)  (531 167)  (531 167)  LC_3 Logic Functioning bit
 (51 7)  (543 167)  (543 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (508 168)  (508 168)  routing T_10_10.sp4_v_t_12 <X> T_10_10.lc_trk_g2_1
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 168)  (510 168)  routing T_10_10.sp4_v_t_12 <X> T_10_10.lc_trk_g2_1
 (21 8)  (513 168)  (513 168)  routing T_10_10.rgt_op_3 <X> T_10_10.lc_trk_g2_3
 (22 8)  (514 168)  (514 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 168)  (516 168)  routing T_10_10.rgt_op_3 <X> T_10_10.lc_trk_g2_3
 (25 8)  (517 168)  (517 168)  routing T_10_10.sp4_h_r_42 <X> T_10_10.lc_trk_g2_2
 (26 8)  (518 168)  (518 168)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 168)  (520 168)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 168)  (521 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 168)  (523 168)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 168)  (526 168)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (39 8)  (531 168)  (531 168)  LC_4 Logic Functioning bit
 (42 8)  (534 168)  (534 168)  LC_4 Logic Functioning bit
 (43 8)  (535 168)  (535 168)  LC_4 Logic Functioning bit
 (22 9)  (514 169)  (514 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 169)  (515 169)  routing T_10_10.sp4_h_r_42 <X> T_10_10.lc_trk_g2_2
 (24 9)  (516 169)  (516 169)  routing T_10_10.sp4_h_r_42 <X> T_10_10.lc_trk_g2_2
 (25 9)  (517 169)  (517 169)  routing T_10_10.sp4_h_r_42 <X> T_10_10.lc_trk_g2_2
 (29 9)  (521 169)  (521 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 169)  (522 169)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 169)  (523 169)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 169)  (524 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 169)  (525 169)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.input_2_4
 (34 9)  (526 169)  (526 169)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.input_2_4
 (35 9)  (527 169)  (527 169)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.input_2_4
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (40 9)  (532 169)  (532 169)  LC_4 Logic Functioning bit
 (41 9)  (533 169)  (533 169)  LC_4 Logic Functioning bit
 (14 10)  (506 170)  (506 170)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 170)  (510 170)  routing T_10_10.wire_logic_cluster/lc_5/out <X> T_10_10.lc_trk_g2_5
 (22 10)  (514 170)  (514 170)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 170)  (516 170)  routing T_10_10.tnl_op_7 <X> T_10_10.lc_trk_g2_7
 (26 10)  (518 170)  (518 170)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 170)  (521 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 170)  (525 170)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 170)  (526 170)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (37 10)  (529 170)  (529 170)  LC_5 Logic Functioning bit
 (38 10)  (530 170)  (530 170)  LC_5 Logic Functioning bit
 (39 10)  (531 170)  (531 170)  LC_5 Logic Functioning bit
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (16 11)  (508 171)  (508 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (513 171)  (513 171)  routing T_10_10.tnl_op_7 <X> T_10_10.lc_trk_g2_7
 (22 11)  (514 171)  (514 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 171)  (515 171)  routing T_10_10.sp4_v_b_46 <X> T_10_10.lc_trk_g2_6
 (24 11)  (516 171)  (516 171)  routing T_10_10.sp4_v_b_46 <X> T_10_10.lc_trk_g2_6
 (26 11)  (518 171)  (518 171)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 171)  (520 171)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 171)  (521 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (40 11)  (532 171)  (532 171)  LC_5 Logic Functioning bit
 (41 11)  (533 171)  (533 171)  LC_5 Logic Functioning bit
 (42 11)  (534 171)  (534 171)  LC_5 Logic Functioning bit
 (43 11)  (535 171)  (535 171)  LC_5 Logic Functioning bit
 (15 12)  (507 172)  (507 172)  routing T_10_10.tnl_op_1 <X> T_10_10.lc_trk_g3_1
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (513 172)  (513 172)  routing T_10_10.sp4_h_r_43 <X> T_10_10.lc_trk_g3_3
 (22 12)  (514 172)  (514 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 172)  (515 172)  routing T_10_10.sp4_h_r_43 <X> T_10_10.lc_trk_g3_3
 (24 12)  (516 172)  (516 172)  routing T_10_10.sp4_h_r_43 <X> T_10_10.lc_trk_g3_3
 (29 12)  (521 172)  (521 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 172)  (523 172)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 172)  (524 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 172)  (525 172)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 172)  (526 172)  routing T_10_10.lc_trk_g3_4 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 172)  (530 172)  LC_6 Logic Functioning bit
 (39 12)  (531 172)  (531 172)  LC_6 Logic Functioning bit
 (42 12)  (534 172)  (534 172)  LC_6 Logic Functioning bit
 (43 12)  (535 172)  (535 172)  LC_6 Logic Functioning bit
 (5 13)  (497 173)  (497 173)  routing T_10_10.sp4_h_r_9 <X> T_10_10.sp4_v_b_9
 (18 13)  (510 173)  (510 173)  routing T_10_10.tnl_op_1 <X> T_10_10.lc_trk_g3_1
 (21 13)  (513 173)  (513 173)  routing T_10_10.sp4_h_r_43 <X> T_10_10.lc_trk_g3_3
 (27 13)  (519 173)  (519 173)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 173)  (520 173)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 173)  (521 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 173)  (524 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 173)  (528 173)  LC_6 Logic Functioning bit
 (37 13)  (529 173)  (529 173)  LC_6 Logic Functioning bit
 (40 13)  (532 173)  (532 173)  LC_6 Logic Functioning bit
 (41 13)  (533 173)  (533 173)  LC_6 Logic Functioning bit
 (51 13)  (543 173)  (543 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (506 174)  (506 174)  routing T_10_10.sp4_h_r_36 <X> T_10_10.lc_trk_g3_4
 (28 14)  (520 174)  (520 174)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 174)  (521 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 174)  (522 174)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 174)  (523 174)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 174)  (524 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 174)  (525 174)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 174)  (528 174)  LC_7 Logic Functioning bit
 (37 14)  (529 174)  (529 174)  LC_7 Logic Functioning bit
 (38 14)  (530 174)  (530 174)  LC_7 Logic Functioning bit
 (39 14)  (531 174)  (531 174)  LC_7 Logic Functioning bit
 (15 15)  (507 175)  (507 175)  routing T_10_10.sp4_h_r_36 <X> T_10_10.lc_trk_g3_4
 (16 15)  (508 175)  (508 175)  routing T_10_10.sp4_h_r_36 <X> T_10_10.lc_trk_g3_4
 (17 15)  (509 175)  (509 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (29 15)  (521 175)  (521 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 175)  (522 175)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 175)  (532 175)  LC_7 Logic Functioning bit
 (41 15)  (533 175)  (533 175)  LC_7 Logic Functioning bit
 (42 15)  (534 175)  (534 175)  LC_7 Logic Functioning bit
 (43 15)  (535 175)  (535 175)  LC_7 Logic Functioning bit


LogicTile_11_10

 (21 0)  (567 160)  (567 160)  routing T_11_10.sp12_h_r_3 <X> T_11_10.lc_trk_g0_3
 (22 0)  (568 160)  (568 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (570 160)  (570 160)  routing T_11_10.sp12_h_r_3 <X> T_11_10.lc_trk_g0_3
 (21 1)  (567 161)  (567 161)  routing T_11_10.sp12_h_r_3 <X> T_11_10.lc_trk_g0_3
 (8 2)  (554 162)  (554 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (9 2)  (555 162)  (555 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (10 2)  (556 162)  (556 162)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_36
 (15 2)  (561 162)  (561 162)  routing T_11_10.sp4_h_r_5 <X> T_11_10.lc_trk_g0_5
 (16 2)  (562 162)  (562 162)  routing T_11_10.sp4_h_r_5 <X> T_11_10.lc_trk_g0_5
 (17 2)  (563 162)  (563 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (571 162)  (571 162)  routing T_11_10.bnr_op_6 <X> T_11_10.lc_trk_g0_6
 (26 2)  (572 162)  (572 162)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 162)  (574 162)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 162)  (576 162)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 162)  (579 162)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 162)  (580 162)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 162)  (584 162)  LC_1 Logic Functioning bit
 (39 2)  (585 162)  (585 162)  LC_1 Logic Functioning bit
 (42 2)  (588 162)  (588 162)  LC_1 Logic Functioning bit
 (43 2)  (589 162)  (589 162)  LC_1 Logic Functioning bit
 (18 3)  (564 163)  (564 163)  routing T_11_10.sp4_h_r_5 <X> T_11_10.lc_trk_g0_5
 (22 3)  (568 163)  (568 163)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 163)  (571 163)  routing T_11_10.bnr_op_6 <X> T_11_10.lc_trk_g0_6
 (26 3)  (572 163)  (572 163)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 163)  (573 163)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 163)  (575 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 163)  (576 163)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 163)  (577 163)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 163)  (578 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (581 163)  (581 163)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.input_2_1
 (36 3)  (582 163)  (582 163)  LC_1 Logic Functioning bit
 (37 3)  (583 163)  (583 163)  LC_1 Logic Functioning bit
 (40 3)  (586 163)  (586 163)  LC_1 Logic Functioning bit
 (41 3)  (587 163)  (587 163)  LC_1 Logic Functioning bit
 (27 4)  (573 164)  (573 164)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 164)  (574 164)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 164)  (575 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 164)  (578 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 164)  (579 164)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 164)  (583 164)  LC_2 Logic Functioning bit
 (39 4)  (585 164)  (585 164)  LC_2 Logic Functioning bit
 (40 4)  (586 164)  (586 164)  LC_2 Logic Functioning bit
 (41 4)  (587 164)  (587 164)  LC_2 Logic Functioning bit
 (42 4)  (588 164)  (588 164)  LC_2 Logic Functioning bit
 (43 4)  (589 164)  (589 164)  LC_2 Logic Functioning bit
 (27 5)  (573 165)  (573 165)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 165)  (574 165)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 165)  (575 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 165)  (576 165)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 165)  (583 165)  LC_2 Logic Functioning bit
 (39 5)  (585 165)  (585 165)  LC_2 Logic Functioning bit
 (15 6)  (561 166)  (561 166)  routing T_11_10.sp12_h_r_5 <X> T_11_10.lc_trk_g1_5
 (17 6)  (563 166)  (563 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (564 166)  (564 166)  routing T_11_10.sp12_h_r_5 <X> T_11_10.lc_trk_g1_5
 (25 6)  (571 166)  (571 166)  routing T_11_10.bnr_op_6 <X> T_11_10.lc_trk_g1_6
 (28 6)  (574 166)  (574 166)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 166)  (575 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 166)  (576 166)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 166)  (578 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 166)  (579 166)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (39 6)  (585 166)  (585 166)  LC_3 Logic Functioning bit
 (40 6)  (586 166)  (586 166)  LC_3 Logic Functioning bit
 (41 6)  (587 166)  (587 166)  LC_3 Logic Functioning bit
 (42 6)  (588 166)  (588 166)  LC_3 Logic Functioning bit
 (50 6)  (596 166)  (596 166)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (564 167)  (564 167)  routing T_11_10.sp12_h_r_5 <X> T_11_10.lc_trk_g1_5
 (22 7)  (568 167)  (568 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 167)  (571 167)  routing T_11_10.bnr_op_6 <X> T_11_10.lc_trk_g1_6
 (30 7)  (576 167)  (576 167)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (39 7)  (585 167)  (585 167)  LC_3 Logic Functioning bit
 (40 7)  (586 167)  (586 167)  LC_3 Logic Functioning bit
 (41 7)  (587 167)  (587 167)  LC_3 Logic Functioning bit
 (42 7)  (588 167)  (588 167)  LC_3 Logic Functioning bit
 (14 8)  (560 168)  (560 168)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (15 8)  (561 168)  (561 168)  routing T_11_10.tnr_op_1 <X> T_11_10.lc_trk_g2_1
 (17 8)  (563 168)  (563 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (572 168)  (572 168)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 168)  (573 168)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 168)  (574 168)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 168)  (575 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 168)  (577 168)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 168)  (578 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 168)  (580 168)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 168)  (584 168)  LC_4 Logic Functioning bit
 (39 8)  (585 168)  (585 168)  LC_4 Logic Functioning bit
 (42 8)  (588 168)  (588 168)  LC_4 Logic Functioning bit
 (43 8)  (589 168)  (589 168)  LC_4 Logic Functioning bit
 (15 9)  (561 169)  (561 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (16 9)  (562 169)  (562 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (17 9)  (563 169)  (563 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (572 169)  (572 169)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 169)  (574 169)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 169)  (575 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 169)  (576 169)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 169)  (577 169)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 169)  (578 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (579 169)  (579 169)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_4
 (34 9)  (580 169)  (580 169)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_4
 (35 9)  (581 169)  (581 169)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.input_2_4
 (36 9)  (582 169)  (582 169)  LC_4 Logic Functioning bit
 (37 9)  (583 169)  (583 169)  LC_4 Logic Functioning bit
 (40 9)  (586 169)  (586 169)  LC_4 Logic Functioning bit
 (41 9)  (587 169)  (587 169)  LC_4 Logic Functioning bit
 (5 10)  (551 170)  (551 170)  routing T_11_10.sp4_v_b_6 <X> T_11_10.sp4_h_l_43
 (8 10)  (554 170)  (554 170)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_42
 (9 10)  (555 170)  (555 170)  routing T_11_10.sp4_v_t_42 <X> T_11_10.sp4_h_l_42
 (26 10)  (572 170)  (572 170)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 170)  (574 170)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 170)  (575 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 170)  (576 170)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 170)  (578 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 170)  (579 170)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 170)  (580 170)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 170)  (584 170)  LC_5 Logic Functioning bit
 (39 10)  (585 170)  (585 170)  LC_5 Logic Functioning bit
 (42 10)  (588 170)  (588 170)  LC_5 Logic Functioning bit
 (43 10)  (589 170)  (589 170)  LC_5 Logic Functioning bit
 (22 11)  (568 171)  (568 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 171)  (571 171)  routing T_11_10.sp4_r_v_b_38 <X> T_11_10.lc_trk_g2_6
 (26 11)  (572 171)  (572 171)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 171)  (573 171)  routing T_11_10.lc_trk_g1_6 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 171)  (575 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 171)  (576 171)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 171)  (577 171)  routing T_11_10.lc_trk_g3_3 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 171)  (578 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 171)  (581 171)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.input_2_5
 (36 11)  (582 171)  (582 171)  LC_5 Logic Functioning bit
 (37 11)  (583 171)  (583 171)  LC_5 Logic Functioning bit
 (40 11)  (586 171)  (586 171)  LC_5 Logic Functioning bit
 (41 11)  (587 171)  (587 171)  LC_5 Logic Functioning bit
 (15 12)  (561 172)  (561 172)  routing T_11_10.rgt_op_1 <X> T_11_10.lc_trk_g3_1
 (17 12)  (563 172)  (563 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 172)  (564 172)  routing T_11_10.rgt_op_1 <X> T_11_10.lc_trk_g3_1
 (21 12)  (567 172)  (567 172)  routing T_11_10.rgt_op_3 <X> T_11_10.lc_trk_g3_3
 (22 12)  (568 172)  (568 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 172)  (570 172)  routing T_11_10.rgt_op_3 <X> T_11_10.lc_trk_g3_3
 (27 12)  (573 172)  (573 172)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 172)  (574 172)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 172)  (575 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 172)  (578 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 172)  (579 172)  routing T_11_10.lc_trk_g2_1 <X> T_11_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 172)  (581 172)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.input_2_6
 (36 12)  (582 172)  (582 172)  LC_6 Logic Functioning bit
 (39 12)  (585 172)  (585 172)  LC_6 Logic Functioning bit
 (40 12)  (586 172)  (586 172)  LC_6 Logic Functioning bit
 (41 12)  (587 172)  (587 172)  LC_6 Logic Functioning bit
 (22 13)  (568 173)  (568 173)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 173)  (570 173)  routing T_11_10.tnr_op_2 <X> T_11_10.lc_trk_g3_2
 (27 13)  (573 173)  (573 173)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 173)  (574 173)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 173)  (575 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 173)  (576 173)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 173)  (578 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 173)  (581 173)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.input_2_6
 (36 13)  (582 173)  (582 173)  LC_6 Logic Functioning bit
 (39 13)  (585 173)  (585 173)  LC_6 Logic Functioning bit
 (42 13)  (588 173)  (588 173)  LC_6 Logic Functioning bit
 (43 13)  (589 173)  (589 173)  LC_6 Logic Functioning bit
 (26 14)  (572 174)  (572 174)  routing T_11_10.lc_trk_g0_5 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 174)  (574 174)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 174)  (575 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 174)  (577 174)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 174)  (578 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 174)  (580 174)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 174)  (582 174)  LC_7 Logic Functioning bit
 (37 14)  (583 174)  (583 174)  LC_7 Logic Functioning bit
 (38 14)  (584 174)  (584 174)  LC_7 Logic Functioning bit
 (39 14)  (585 174)  (585 174)  LC_7 Logic Functioning bit
 (40 14)  (586 174)  (586 174)  LC_7 Logic Functioning bit
 (42 14)  (588 174)  (588 174)  LC_7 Logic Functioning bit
 (29 15)  (575 175)  (575 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (41 15)  (587 175)  (587 175)  LC_7 Logic Functioning bit
 (43 15)  (589 175)  (589 175)  LC_7 Logic Functioning bit
 (53 15)  (599 175)  (599 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_10

 (25 0)  (625 160)  (625 160)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g0_2
 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 160)  (630 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 160)  (635 160)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.input_2_0
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (5 1)  (605 161)  (605 161)  routing T_12_10.sp4_h_r_0 <X> T_12_10.sp4_v_b_0
 (10 1)  (610 161)  (610 161)  routing T_12_10.sp4_h_r_8 <X> T_12_10.sp4_v_b_1
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 161)  (623 161)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g0_2
 (24 1)  (624 161)  (624 161)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g0_2
 (26 1)  (626 161)  (626 161)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 161)  (627 161)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (25 2)  (625 162)  (625 162)  routing T_12_10.sp4_h_l_11 <X> T_12_10.lc_trk_g0_6
 (26 2)  (626 162)  (626 162)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 162)  (630 162)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 162)  (634 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (41 2)  (641 162)  (641 162)  LC_1 Logic Functioning bit
 (50 2)  (650 162)  (650 162)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (608 163)  (608 163)  routing T_12_10.sp4_h_r_1 <X> T_12_10.sp4_v_t_36
 (9 3)  (609 163)  (609 163)  routing T_12_10.sp4_h_r_1 <X> T_12_10.sp4_v_t_36
 (14 3)  (614 163)  (614 163)  routing T_12_10.sp4_h_r_4 <X> T_12_10.lc_trk_g0_4
 (15 3)  (615 163)  (615 163)  routing T_12_10.sp4_h_r_4 <X> T_12_10.lc_trk_g0_4
 (16 3)  (616 163)  (616 163)  routing T_12_10.sp4_h_r_4 <X> T_12_10.lc_trk_g0_4
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (622 163)  (622 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 163)  (623 163)  routing T_12_10.sp4_h_l_11 <X> T_12_10.lc_trk_g0_6
 (24 3)  (624 163)  (624 163)  routing T_12_10.sp4_h_l_11 <X> T_12_10.lc_trk_g0_6
 (25 3)  (625 163)  (625 163)  routing T_12_10.sp4_h_l_11 <X> T_12_10.lc_trk_g0_6
 (28 3)  (628 163)  (628 163)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (38 3)  (638 163)  (638 163)  LC_1 Logic Functioning bit
 (40 3)  (640 163)  (640 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (51 3)  (651 163)  (651 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (606 164)  (606 164)  routing T_12_10.sp4_h_r_10 <X> T_12_10.sp4_v_b_3
 (17 4)  (617 164)  (617 164)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 164)  (618 164)  routing T_12_10.wire_logic_cluster/lc_1/out <X> T_12_10.lc_trk_g1_1
 (26 4)  (626 164)  (626 164)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 164)  (630 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 164)  (637 164)  LC_2 Logic Functioning bit
 (38 4)  (638 164)  (638 164)  LC_2 Logic Functioning bit
 (40 4)  (640 164)  (640 164)  LC_2 Logic Functioning bit
 (43 4)  (643 164)  (643 164)  LC_2 Logic Functioning bit
 (50 4)  (650 164)  (650 164)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (603 165)  (603 165)  routing T_12_10.sp12_h_l_23 <X> T_12_10.sp12_h_r_0
 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.top_op_2 <X> T_12_10.lc_trk_g1_2
 (25 5)  (625 165)  (625 165)  routing T_12_10.top_op_2 <X> T_12_10.lc_trk_g1_2
 (26 5)  (626 165)  (626 165)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (14 6)  (614 166)  (614 166)  routing T_12_10.bnr_op_4 <X> T_12_10.lc_trk_g1_4
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 166)  (618 166)  routing T_12_10.wire_logic_cluster/lc_5/out <X> T_12_10.lc_trk_g1_5
 (26 6)  (626 166)  (626 166)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 166)  (630 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 166)  (631 166)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 166)  (634 166)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (40 6)  (640 166)  (640 166)  LC_3 Logic Functioning bit
 (41 6)  (641 166)  (641 166)  LC_3 Logic Functioning bit
 (43 6)  (643 166)  (643 166)  LC_3 Logic Functioning bit
 (48 6)  (648 166)  (648 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (650 166)  (650 166)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 167)  (614 167)  routing T_12_10.bnr_op_4 <X> T_12_10.lc_trk_g1_4
 (17 7)  (617 167)  (617 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (622 167)  (622 167)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 167)  (624 167)  routing T_12_10.bot_op_6 <X> T_12_10.lc_trk_g1_6
 (27 7)  (627 167)  (627 167)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 167)  (628 167)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (42 7)  (642 167)  (642 167)  LC_3 Logic Functioning bit
 (47 7)  (647 167)  (647 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (626 168)  (626 168)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 168)  (627 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 168)  (630 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (39 8)  (639 168)  (639 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (50 8)  (650 168)  (650 168)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (626 169)  (626 169)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 169)  (636 169)  LC_4 Logic Functioning bit
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (40 9)  (640 169)  (640 169)  LC_4 Logic Functioning bit
 (41 9)  (641 169)  (641 169)  LC_4 Logic Functioning bit
 (48 9)  (648 169)  (648 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (614 170)  (614 170)  routing T_12_10.rgt_op_4 <X> T_12_10.lc_trk_g2_4
 (15 10)  (615 170)  (615 170)  routing T_12_10.tnr_op_5 <X> T_12_10.lc_trk_g2_5
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (626 170)  (626 170)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 170)  (630 170)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 170)  (635 170)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.input_2_5
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (39 10)  (639 170)  (639 170)  LC_5 Logic Functioning bit
 (40 10)  (640 170)  (640 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (15 11)  (615 171)  (615 171)  routing T_12_10.rgt_op_4 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 171)  (632 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 171)  (634 171)  routing T_12_10.lc_trk_g1_4 <X> T_12_10.input_2_5
 (38 11)  (638 171)  (638 171)  LC_5 Logic Functioning bit
 (41 11)  (641 171)  (641 171)  LC_5 Logic Functioning bit
 (42 11)  (642 171)  (642 171)  LC_5 Logic Functioning bit
 (43 11)  (643 171)  (643 171)  LC_5 Logic Functioning bit
 (15 12)  (615 172)  (615 172)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g3_1
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g3_1
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 172)  (623 172)  routing T_12_10.sp4_h_r_27 <X> T_12_10.lc_trk_g3_3
 (24 12)  (624 172)  (624 172)  routing T_12_10.sp4_h_r_27 <X> T_12_10.lc_trk_g3_3
 (25 12)  (625 172)  (625 172)  routing T_12_10.rgt_op_2 <X> T_12_10.lc_trk_g3_2
 (27 12)  (627 172)  (627 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 172)  (628 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 172)  (629 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 172)  (630 172)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 172)  (633 172)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 172)  (642 172)  LC_6 Logic Functioning bit
 (50 12)  (650 172)  (650 172)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 173)  (608 173)  routing T_12_10.sp4_h_r_10 <X> T_12_10.sp4_v_b_10
 (21 13)  (621 173)  (621 173)  routing T_12_10.sp4_h_r_27 <X> T_12_10.lc_trk_g3_3
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 173)  (624 173)  routing T_12_10.rgt_op_2 <X> T_12_10.lc_trk_g3_2
 (26 13)  (626 173)  (626 173)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 173)  (631 173)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 173)  (640 173)  LC_6 Logic Functioning bit
 (46 13)  (646 173)  (646 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (603 174)  (603 174)  routing T_12_10.sp12_h_r_1 <X> T_12_10.sp12_v_t_22
 (14 14)  (614 174)  (614 174)  routing T_12_10.sp4_h_r_36 <X> T_12_10.lc_trk_g3_4
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 174)  (634 174)  routing T_12_10.lc_trk_g1_1 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 174)  (637 174)  LC_7 Logic Functioning bit
 (38 14)  (638 174)  (638 174)  LC_7 Logic Functioning bit
 (40 14)  (640 174)  (640 174)  LC_7 Logic Functioning bit
 (42 14)  (642 174)  (642 174)  LC_7 Logic Functioning bit
 (50 14)  (650 174)  (650 174)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (603 175)  (603 175)  routing T_12_10.sp12_h_r_1 <X> T_12_10.sp12_v_t_22
 (8 15)  (608 175)  (608 175)  routing T_12_10.sp4_h_r_10 <X> T_12_10.sp4_v_t_47
 (9 15)  (609 175)  (609 175)  routing T_12_10.sp4_h_r_10 <X> T_12_10.sp4_v_t_47
 (15 15)  (615 175)  (615 175)  routing T_12_10.sp4_h_r_36 <X> T_12_10.lc_trk_g3_4
 (16 15)  (616 175)  (616 175)  routing T_12_10.sp4_h_r_36 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 175)  (623 175)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g3_6
 (25 15)  (625 175)  (625 175)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g3_6
 (26 15)  (626 175)  (626 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 175)  (627 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 175)  (636 175)  LC_7 Logic Functioning bit
 (39 15)  (639 175)  (639 175)  LC_7 Logic Functioning bit
 (41 15)  (641 175)  (641 175)  LC_7 Logic Functioning bit
 (43 15)  (643 175)  (643 175)  LC_7 Logic Functioning bit
 (48 15)  (648 175)  (648 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_10

 (14 0)  (668 160)  (668 160)  routing T_13_10.bnr_op_0 <X> T_13_10.lc_trk_g0_0
 (26 0)  (680 160)  (680 160)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 160)  (681 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 160)  (682 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 160)  (688 160)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 160)  (689 160)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.input_2_0
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (40 0)  (694 160)  (694 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (43 0)  (697 160)  (697 160)  LC_0 Logic Functioning bit
 (14 1)  (668 161)  (668 161)  routing T_13_10.bnr_op_0 <X> T_13_10.lc_trk_g0_0
 (17 1)  (671 161)  (671 161)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 161)  (684 161)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 161)  (685 161)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 161)  (686 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 161)  (688 161)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.input_2_0
 (35 1)  (689 161)  (689 161)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.input_2_0
 (37 1)  (691 161)  (691 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (8 2)  (662 162)  (662 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_36
 (10 2)  (664 162)  (664 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_36
 (14 2)  (668 162)  (668 162)  routing T_13_10.sp4_h_l_1 <X> T_13_10.lc_trk_g0_4
 (15 2)  (669 162)  (669 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (16 2)  (670 162)  (670 162)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (17 2)  (671 162)  (671 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (37 2)  (691 162)  (691 162)  LC_1 Logic Functioning bit
 (38 2)  (692 162)  (692 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (50 2)  (704 162)  (704 162)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 163)  (669 163)  routing T_13_10.sp4_h_l_1 <X> T_13_10.lc_trk_g0_4
 (16 3)  (670 163)  (670 163)  routing T_13_10.sp4_h_l_1 <X> T_13_10.lc_trk_g0_4
 (17 3)  (671 163)  (671 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (672 163)  (672 163)  routing T_13_10.sp4_h_r_5 <X> T_13_10.lc_trk_g0_5
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (37 3)  (691 163)  (691 163)  LC_1 Logic Functioning bit
 (38 3)  (692 163)  (692 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (51 3)  (705 163)  (705 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (669 164)  (669 164)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 164)  (672 164)  routing T_13_10.lft_op_1 <X> T_13_10.lc_trk_g1_1
 (21 4)  (675 164)  (675 164)  routing T_13_10.wire_logic_cluster/lc_3/out <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 164)  (679 164)  routing T_13_10.sp4_h_r_10 <X> T_13_10.lc_trk_g1_2
 (26 4)  (680 164)  (680 164)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 164)  (682 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 164)  (684 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g1_4 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 164)  (691 164)  LC_2 Logic Functioning bit
 (38 4)  (692 164)  (692 164)  LC_2 Logic Functioning bit
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (50 4)  (704 164)  (704 164)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (664 165)  (664 165)  routing T_13_10.sp4_h_r_11 <X> T_13_10.sp4_v_b_4
 (12 5)  (666 165)  (666 165)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_b_5
 (22 5)  (676 165)  (676 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 165)  (677 165)  routing T_13_10.sp4_h_r_10 <X> T_13_10.lc_trk_g1_2
 (24 5)  (678 165)  (678 165)  routing T_13_10.sp4_h_r_10 <X> T_13_10.lc_trk_g1_2
 (27 5)  (681 165)  (681 165)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (43 5)  (697 165)  (697 165)  LC_2 Logic Functioning bit
 (11 6)  (665 166)  (665 166)  routing T_13_10.sp4_h_r_11 <X> T_13_10.sp4_v_t_40
 (13 6)  (667 166)  (667 166)  routing T_13_10.sp4_h_r_11 <X> T_13_10.sp4_v_t_40
 (15 6)  (669 166)  (669 166)  routing T_13_10.top_op_5 <X> T_13_10.lc_trk_g1_5
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 166)  (676 166)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 166)  (678 166)  routing T_13_10.bot_op_7 <X> T_13_10.lc_trk_g1_7
 (25 6)  (679 166)  (679 166)  routing T_13_10.bnr_op_6 <X> T_13_10.lc_trk_g1_6
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 166)  (684 166)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 166)  (685 166)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 166)  (688 166)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (40 6)  (694 166)  (694 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (8 7)  (662 167)  (662 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (9 7)  (663 167)  (663 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (10 7)  (664 167)  (664 167)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_t_41
 (12 7)  (666 167)  (666 167)  routing T_13_10.sp4_h_r_11 <X> T_13_10.sp4_v_t_40
 (15 7)  (669 167)  (669 167)  routing T_13_10.bot_op_4 <X> T_13_10.lc_trk_g1_4
 (17 7)  (671 167)  (671 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (672 167)  (672 167)  routing T_13_10.top_op_5 <X> T_13_10.lc_trk_g1_5
 (22 7)  (676 167)  (676 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 167)  (679 167)  routing T_13_10.bnr_op_6 <X> T_13_10.lc_trk_g1_6
 (26 7)  (680 167)  (680 167)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 167)  (681 167)  routing T_13_10.lc_trk_g1_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 167)  (685 167)  routing T_13_10.lc_trk_g1_7 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 167)  (686 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 167)  (687 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (34 7)  (688 167)  (688 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (35 7)  (689 167)  (689 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.input_2_3
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (40 7)  (694 167)  (694 167)  LC_3 Logic Functioning bit
 (13 8)  (667 168)  (667 168)  routing T_13_10.sp4_h_l_45 <X> T_13_10.sp4_v_b_8
 (15 8)  (669 168)  (669 168)  routing T_13_10.sp4_h_r_25 <X> T_13_10.lc_trk_g2_1
 (16 8)  (670 168)  (670 168)  routing T_13_10.sp4_h_r_25 <X> T_13_10.lc_trk_g2_1
 (17 8)  (671 168)  (671 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (31 8)  (685 168)  (685 168)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 168)  (688 168)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 168)  (691 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (43 8)  (697 168)  (697 168)  LC_4 Logic Functioning bit
 (12 9)  (666 169)  (666 169)  routing T_13_10.sp4_h_l_45 <X> T_13_10.sp4_v_b_8
 (18 9)  (672 169)  (672 169)  routing T_13_10.sp4_h_r_25 <X> T_13_10.lc_trk_g2_1
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (25 9)  (679 169)  (679 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (27 9)  (681 169)  (681 169)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 169)  (682 169)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 169)  (683 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 169)  (685 169)  routing T_13_10.lc_trk_g1_6 <X> T_13_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (38 9)  (692 169)  (692 169)  LC_4 Logic Functioning bit
 (40 9)  (694 169)  (694 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (12 10)  (666 170)  (666 170)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_45
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 170)  (694 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (43 10)  (697 170)  (697 170)  LC_5 Logic Functioning bit
 (13 11)  (667 171)  (667 171)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_h_l_45
 (28 11)  (682 171)  (682 171)  routing T_13_10.lc_trk_g2_1 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (38 11)  (692 171)  (692 171)  LC_5 Logic Functioning bit
 (40 11)  (694 171)  (694 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (15 12)  (669 172)  (669 172)  routing T_13_10.rgt_op_1 <X> T_13_10.lc_trk_g3_1
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.rgt_op_1 <X> T_13_10.lc_trk_g3_1
 (19 12)  (673 172)  (673 172)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (675 172)  (675 172)  routing T_13_10.sp4_h_r_35 <X> T_13_10.lc_trk_g3_3
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 172)  (677 172)  routing T_13_10.sp4_h_r_35 <X> T_13_10.lc_trk_g3_3
 (24 12)  (678 172)  (678 172)  routing T_13_10.sp4_h_r_35 <X> T_13_10.lc_trk_g3_3
 (25 12)  (679 172)  (679 172)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g3_2
 (29 12)  (683 172)  (683 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 172)  (684 172)  routing T_13_10.lc_trk_g0_5 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 172)  (687 172)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 172)  (688 172)  routing T_13_10.lc_trk_g3_0 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 172)  (691 172)  LC_6 Logic Functioning bit
 (38 12)  (692 172)  (692 172)  LC_6 Logic Functioning bit
 (40 12)  (694 172)  (694 172)  LC_6 Logic Functioning bit
 (43 12)  (697 172)  (697 172)  LC_6 Logic Functioning bit
 (50 12)  (704 172)  (704 172)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (662 173)  (662 173)  routing T_13_10.sp4_h_r_10 <X> T_13_10.sp4_v_b_10
 (14 13)  (668 173)  (668 173)  routing T_13_10.tnl_op_0 <X> T_13_10.lc_trk_g3_0
 (15 13)  (669 173)  (669 173)  routing T_13_10.tnl_op_0 <X> T_13_10.lc_trk_g3_0
 (17 13)  (671 173)  (671 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 173)  (676 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 173)  (678 173)  routing T_13_10.rgt_op_2 <X> T_13_10.lc_trk_g3_2
 (26 13)  (680 173)  (680 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 173)  (681 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 173)  (682 173)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 173)  (683 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (40 13)  (694 173)  (694 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (42 13)  (696 173)  (696 173)  LC_6 Logic Functioning bit
 (43 13)  (697 173)  (697 173)  LC_6 Logic Functioning bit
 (51 13)  (705 173)  (705 173)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (11 14)  (665 174)  (665 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (13 14)  (667 174)  (667 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (14 14)  (668 174)  (668 174)  routing T_13_10.wire_logic_cluster/lc_4/out <X> T_13_10.lc_trk_g3_4
 (12 15)  (666 175)  (666 175)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_14_10

 (31 0)  (739 160)  (739 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (37 0)  (745 160)  (745 160)  LC_0 Logic Functioning bit
 (38 0)  (746 160)  (746 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (46 0)  (754 160)  (754 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (755 160)  (755 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (47 1)  (755 161)  (755 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 162)  (729 162)  routing T_14_10.bnr_op_7 <X> T_14_10.lc_trk_g0_7
 (22 2)  (730 162)  (730 162)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (31 2)  (739 162)  (739 162)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 162)  (742 162)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 162)  (744 162)  LC_1 Logic Functioning bit
 (37 2)  (745 162)  (745 162)  LC_1 Logic Functioning bit
 (38 2)  (746 162)  (746 162)  LC_1 Logic Functioning bit
 (39 2)  (747 162)  (747 162)  LC_1 Logic Functioning bit
 (45 2)  (753 162)  (753 162)  LC_1 Logic Functioning bit
 (47 2)  (755 162)  (755 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (21 3)  (729 163)  (729 163)  routing T_14_10.bnr_op_7 <X> T_14_10.lc_trk_g0_7
 (36 3)  (744 163)  (744 163)  LC_1 Logic Functioning bit
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (38 3)  (746 163)  (746 163)  LC_1 Logic Functioning bit
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (47 3)  (755 163)  (755 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 163)  (759 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 164)  (708 164)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (739 164)  (739 164)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (37 4)  (745 164)  (745 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (39 4)  (747 164)  (747 164)  LC_2 Logic Functioning bit
 (45 4)  (753 164)  (753 164)  LC_2 Logic Functioning bit
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (39 5)  (747 165)  (747 165)  LC_2 Logic Functioning bit
 (5 6)  (713 166)  (713 166)  routing T_14_10.sp4_v_b_3 <X> T_14_10.sp4_h_l_38
 (14 6)  (722 166)  (722 166)  routing T_14_10.bnr_op_4 <X> T_14_10.lc_trk_g1_4
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 166)  (726 166)  routing T_14_10.bnr_op_5 <X> T_14_10.lc_trk_g1_5
 (25 6)  (733 166)  (733 166)  routing T_14_10.bnr_op_6 <X> T_14_10.lc_trk_g1_6
 (26 6)  (734 166)  (734 166)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (45 6)  (753 166)  (753 166)  LC_3 Logic Functioning bit
 (46 6)  (754 166)  (754 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (722 167)  (722 167)  routing T_14_10.bnr_op_4 <X> T_14_10.lc_trk_g1_4
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (726 167)  (726 167)  routing T_14_10.bnr_op_5 <X> T_14_10.lc_trk_g1_5
 (22 7)  (730 167)  (730 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 167)  (733 167)  routing T_14_10.bnr_op_6 <X> T_14_10.lc_trk_g1_6
 (26 7)  (734 167)  (734 167)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (40 7)  (748 167)  (748 167)  LC_3 Logic Functioning bit
 (42 7)  (750 167)  (750 167)  LC_3 Logic Functioning bit
 (31 8)  (739 168)  (739 168)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (45 8)  (753 168)  (753 168)  LC_4 Logic Functioning bit
 (51 8)  (759 168)  (759 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (739 169)  (739 169)  routing T_14_10.lc_trk_g1_6 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (39 9)  (747 169)  (747 169)  LC_4 Logic Functioning bit
 (46 9)  (754 169)  (754 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (755 169)  (755 169)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (759 169)  (759 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 11)  (712 171)  (712 171)  routing T_14_10.sp4_v_b_1 <X> T_14_10.sp4_h_l_43
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (41 12)  (749 172)  (749 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (45 12)  (753 172)  (753 172)  LC_6 Logic Functioning bit
 (46 12)  (754 172)  (754 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (735 173)  (735 173)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (40 13)  (748 173)  (748 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (6 15)  (714 175)  (714 175)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_44


LogicTile_15_10

 (25 0)  (787 160)  (787 160)  routing T_15_10.sp4_v_b_10 <X> T_15_10.lc_trk_g0_2
 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (37 0)  (799 160)  (799 160)  LC_0 Logic Functioning bit
 (38 0)  (800 160)  (800 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (44 0)  (806 160)  (806 160)  LC_0 Logic Functioning bit
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 161)  (785 161)  routing T_15_10.sp4_v_b_10 <X> T_15_10.lc_trk_g0_2
 (25 1)  (787 161)  (787 161)  routing T_15_10.sp4_v_b_10 <X> T_15_10.lc_trk_g0_2
 (30 1)  (792 161)  (792 161)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 161)  (802 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (42 1)  (804 161)  (804 161)  LC_0 Logic Functioning bit
 (43 1)  (805 161)  (805 161)  LC_0 Logic Functioning bit
 (49 1)  (811 161)  (811 161)  Carry_In_Mux bit 

 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (43 2)  (805 162)  (805 162)  LC_1 Logic Functioning bit
 (45 2)  (807 162)  (807 162)  LC_1 Logic Functioning bit
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (43 3)  (805 163)  (805 163)  LC_1 Logic Functioning bit
 (47 3)  (809 163)  (809 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 164)  (776 164)  routing T_15_10.wire_logic_cluster/lc_0/out <X> T_15_10.lc_trk_g1_0
 (25 4)  (787 164)  (787 164)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g1_2
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (17 5)  (779 165)  (779 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 165)  (784 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (47 5)  (809 165)  (809 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 8)  (766 168)  (766 168)  routing T_15_10.sp4_v_t_47 <X> T_15_10.sp4_v_b_6
 (6 8)  (768 168)  (768 168)  routing T_15_10.sp4_v_t_47 <X> T_15_10.sp4_v_b_6
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 172)  (780 172)  routing T_15_10.wire_logic_cluster/lc_1/out <X> T_15_10.lc_trk_g3_1
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 174)  (774 174)  routing T_15_10.sp4_v_b_11 <X> T_15_10.sp4_h_l_46
 (9 15)  (771 175)  (771 175)  routing T_15_10.sp4_v_b_10 <X> T_15_10.sp4_v_t_47


LogicTile_16_10

 (17 0)  (833 160)  (833 160)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 160)  (834 160)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g0_1
 (25 0)  (841 160)  (841 160)  routing T_16_10.lft_op_2 <X> T_16_10.lc_trk_g0_2
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 160)  (846 160)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 160)  (849 160)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 160)  (851 160)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (53 0)  (869 160)  (869 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.lft_op_2 <X> T_16_10.lc_trk_g0_2
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 161)  (847 161)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 162)  (838 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (842 162)  (842 162)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 162)  (844 162)  routing T_16_10.lc_trk_g2_0 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (40 2)  (856 162)  (856 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (22 3)  (838 163)  (838 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 163)  (839 163)  routing T_16_10.sp12_h_r_14 <X> T_16_10.lc_trk_g0_6
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g1_4 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 163)  (848 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 163)  (849 163)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_1
 (34 3)  (850 163)  (850 163)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_1
 (40 3)  (856 163)  (856 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (15 4)  (831 164)  (831 164)  routing T_16_10.sp4_v_b_17 <X> T_16_10.lc_trk_g1_1
 (16 4)  (832 164)  (832 164)  routing T_16_10.sp4_v_b_17 <X> T_16_10.lc_trk_g1_1
 (17 4)  (833 164)  (833 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (842 164)  (842 164)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 164)  (846 164)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 164)  (856 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (26 5)  (842 165)  (842 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 165)  (843 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 165)  (844 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 165)  (847 165)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.wire_logic_cluster/lc_5/out <X> T_16_10.lc_trk_g1_5
 (28 6)  (844 166)  (844 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 166)  (846 166)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (37 6)  (853 166)  (853 166)  LC_3 Logic Functioning bit
 (42 6)  (858 166)  (858 166)  LC_3 Logic Functioning bit
 (43 6)  (859 166)  (859 166)  LC_3 Logic Functioning bit
 (50 6)  (866 166)  (866 166)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 167)  (831 167)  routing T_16_10.bot_op_4 <X> T_16_10.lc_trk_g1_4
 (17 7)  (833 167)  (833 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 167)  (846 167)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 167)  (847 167)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 167)  (853 167)  LC_3 Logic Functioning bit
 (43 7)  (859 167)  (859 167)  LC_3 Logic Functioning bit
 (51 7)  (867 167)  (867 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 168)  (830 168)  routing T_16_10.sp4_h_r_40 <X> T_16_10.lc_trk_g2_0
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (837 168)  (837 168)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g2_3
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 168)  (839 168)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g2_3
 (26 8)  (842 168)  (842 168)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 168)  (844 168)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 168)  (847 168)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (37 8)  (853 168)  (853 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (46 8)  (862 168)  (862 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 168)  (866 168)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 169)  (830 169)  routing T_16_10.sp4_h_r_40 <X> T_16_10.lc_trk_g2_0
 (15 9)  (831 169)  (831 169)  routing T_16_10.sp4_h_r_40 <X> T_16_10.lc_trk_g2_0
 (16 9)  (832 169)  (832 169)  routing T_16_10.sp4_h_r_40 <X> T_16_10.lc_trk_g2_0
 (17 9)  (833 169)  (833 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (834 169)  (834 169)  routing T_16_10.sp4_r_v_b_33 <X> T_16_10.lc_trk_g2_1
 (21 9)  (837 169)  (837 169)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g2_3
 (27 9)  (843 169)  (843 169)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 169)  (846 169)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 169)  (847 169)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (38 9)  (854 169)  (854 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (21 10)  (837 170)  (837 170)  routing T_16_10.sp4_h_l_34 <X> T_16_10.lc_trk_g2_7
 (22 10)  (838 170)  (838 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 170)  (839 170)  routing T_16_10.sp4_h_l_34 <X> T_16_10.lc_trk_g2_7
 (24 10)  (840 170)  (840 170)  routing T_16_10.sp4_h_l_34 <X> T_16_10.lc_trk_g2_7
 (25 10)  (841 170)  (841 170)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 170)  (846 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (37 10)  (853 170)  (853 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (43 10)  (859 170)  (859 170)  LC_5 Logic Functioning bit
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (48 10)  (864 170)  (864 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (831 171)  (831 171)  routing T_16_10.sp4_v_t_33 <X> T_16_10.lc_trk_g2_4
 (16 11)  (832 171)  (832 171)  routing T_16_10.sp4_v_t_33 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (837 171)  (837 171)  routing T_16_10.sp4_h_l_34 <X> T_16_10.lc_trk_g2_7
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (24 11)  (840 171)  (840 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (25 11)  (841 171)  (841 171)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g2_6
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 171)  (846 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 171)  (848 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 171)  (849 171)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.input_2_5
 (34 11)  (850 171)  (850 171)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.input_2_5
 (35 11)  (851 171)  (851 171)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.input_2_5
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (43 11)  (859 171)  (859 171)  LC_5 Logic Functioning bit
 (51 11)  (867 171)  (867 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 12)  (816 172)  (816 172)  routing T_16_10.glb_netwk_2 <X> T_16_10.glb2local_3
 (1 12)  (817 172)  (817 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (14 12)  (830 172)  (830 172)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (15 12)  (831 172)  (831 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (16 12)  (832 172)  (832 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (25 12)  (841 172)  (841 172)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g3_2
 (28 12)  (844 172)  (844 172)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 172)  (849 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 172)  (850 172)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 172)  (853 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (45 12)  (861 172)  (861 172)  LC_6 Logic Functioning bit
 (15 13)  (831 173)  (831 173)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 173)  (843 173)  routing T_16_10.lc_trk_g1_1 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 173)  (845 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 173)  (847 173)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 173)  (848 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (849 173)  (849 173)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_6
 (34 13)  (850 173)  (850 173)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.input_2_6
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (38 13)  (854 173)  (854 173)  LC_6 Logic Functioning bit
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp4_v_b_47 <X> T_16_10.lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.sp4_v_b_47 <X> T_16_10.lc_trk_g3_7
 (25 14)  (841 174)  (841 174)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g3_6
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_10

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 162)  (888 162)  routing T_17_10.lft_op_4 <X> T_17_10.lc_trk_g0_4
 (25 2)  (899 162)  (899 162)  routing T_17_10.lft_op_6 <X> T_17_10.lc_trk_g0_6
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 162)  (907 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (41 2)  (915 162)  (915 162)  LC_1 Logic Functioning bit
 (43 2)  (917 162)  (917 162)  LC_1 Logic Functioning bit
 (45 2)  (919 162)  (919 162)  LC_1 Logic Functioning bit
 (47 2)  (921 162)  (921 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (926 162)  (926 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (889 163)  (889 163)  routing T_17_10.lft_op_4 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (896 163)  (896 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 163)  (898 163)  routing T_17_10.lft_op_6 <X> T_17_10.lc_trk_g0_6
 (37 3)  (911 163)  (911 163)  LC_1 Logic Functioning bit
 (39 3)  (913 163)  (913 163)  LC_1 Logic Functioning bit
 (41 3)  (915 163)  (915 163)  LC_1 Logic Functioning bit
 (43 3)  (917 163)  (917 163)  LC_1 Logic Functioning bit
 (14 4)  (888 164)  (888 164)  routing T_17_10.lft_op_0 <X> T_17_10.lc_trk_g1_0
 (17 4)  (891 164)  (891 164)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 164)  (892 164)  routing T_17_10.wire_logic_cluster/lc_1/out <X> T_17_10.lc_trk_g1_1
 (15 5)  (889 165)  (889 165)  routing T_17_10.lft_op_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (8 7)  (882 167)  (882 167)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_v_t_41
 (10 7)  (884 167)  (884 167)  routing T_17_10.sp4_v_b_1 <X> T_17_10.sp4_v_t_41
 (12 8)  (886 168)  (886 168)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_h_r_8
 (16 8)  (890 168)  (890 168)  routing T_17_10.sp12_v_t_6 <X> T_17_10.lc_trk_g2_1
 (17 8)  (891 168)  (891 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (15 12)  (889 172)  (889 172)  routing T_17_10.rgt_op_1 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.rgt_op_1 <X> T_17_10.lc_trk_g3_1
 (26 12)  (900 172)  (900 172)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 172)  (901 172)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (26 13)  (900 173)  (900 173)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (47 13)  (921 173)  (921 173)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r


LogicTile_18_10

 (4 0)  (932 160)  (932 160)  routing T_18_10.sp4_h_l_37 <X> T_18_10.sp4_v_b_0
 (15 0)  (943 160)  (943 160)  routing T_18_10.sp4_h_l_4 <X> T_18_10.lc_trk_g0_1
 (16 0)  (944 160)  (944 160)  routing T_18_10.sp4_h_l_4 <X> T_18_10.lc_trk_g0_1
 (17 0)  (945 160)  (945 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 160)  (946 160)  routing T_18_10.sp4_h_l_4 <X> T_18_10.lc_trk_g0_1
 (27 0)  (955 160)  (955 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (5 1)  (933 161)  (933 161)  routing T_18_10.sp4_h_l_37 <X> T_18_10.sp4_v_b_0
 (18 1)  (946 161)  (946 161)  routing T_18_10.sp4_h_l_4 <X> T_18_10.lc_trk_g0_1
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 161)  (959 161)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 162)  (950 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 162)  (952 162)  routing T_18_10.top_op_7 <X> T_18_10.lc_trk_g0_7
 (26 2)  (954 162)  (954 162)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 162)  (958 162)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 162)  (962 162)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (50 2)  (978 162)  (978 162)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (933 163)  (933 163)  routing T_18_10.sp4_h_l_37 <X> T_18_10.sp4_v_t_37
 (16 3)  (944 163)  (944 163)  routing T_18_10.sp12_h_r_12 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (949 163)  (949 163)  routing T_18_10.top_op_7 <X> T_18_10.lc_trk_g0_7
 (22 3)  (950 163)  (950 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 163)  (952 163)  routing T_18_10.top_op_6 <X> T_18_10.lc_trk_g0_6
 (25 3)  (953 163)  (953 163)  routing T_18_10.top_op_6 <X> T_18_10.lc_trk_g0_6
 (26 3)  (954 163)  (954 163)  routing T_18_10.lc_trk_g0_7 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 163)  (958 163)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (15 4)  (943 164)  (943 164)  routing T_18_10.top_op_1 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (946 165)  (946 165)  routing T_18_10.top_op_1 <X> T_18_10.lc_trk_g1_1
 (15 6)  (943 166)  (943 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (16 6)  (944 166)  (944 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (18 7)  (946 167)  (946 167)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (15 8)  (943 168)  (943 168)  routing T_18_10.tnr_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (953 168)  (953 168)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g2_2
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 169)  (951 169)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g2_2
 (24 9)  (952 169)  (952 169)  routing T_18_10.sp4_h_r_34 <X> T_18_10.lc_trk_g2_2
 (13 10)  (941 170)  (941 170)  routing T_18_10.sp4_h_r_8 <X> T_18_10.sp4_v_t_45
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 170)  (958 170)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 170)  (959 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (41 10)  (969 170)  (969 170)  LC_5 Logic Functioning bit
 (43 10)  (971 170)  (971 170)  LC_5 Logic Functioning bit
 (12 11)  (940 171)  (940 171)  routing T_18_10.sp4_h_r_8 <X> T_18_10.sp4_v_t_45
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.tnr_op_6 <X> T_18_10.lc_trk_g2_6
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 171)  (959 171)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (39 11)  (967 171)  (967 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (43 11)  (971 171)  (971 171)  LC_5 Logic Functioning bit
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (955 172)  (955 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 172)  (956 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 172)  (961 172)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 172)  (963 172)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_6
 (36 12)  (964 172)  (964 172)  LC_6 Logic Functioning bit
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (41 12)  (969 172)  (969 172)  LC_6 Logic Functioning bit
 (43 12)  (971 172)  (971 172)  LC_6 Logic Functioning bit
 (45 12)  (973 172)  (973 172)  LC_6 Logic Functioning bit
 (51 12)  (979 172)  (979 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (981 172)  (981 172)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.tnr_op_2 <X> T_18_10.lc_trk_g3_2
 (26 13)  (954 173)  (954 173)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 173)  (956 173)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 173)  (957 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 173)  (958 173)  routing T_18_10.lc_trk_g3_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 173)  (960 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 173)  (962 173)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_6
 (36 13)  (964 173)  (964 173)  LC_6 Logic Functioning bit
 (38 13)  (966 173)  (966 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (43 13)  (971 173)  (971 173)  LC_6 Logic Functioning bit
 (46 13)  (974 173)  (974 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (976 173)  (976 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 175)  (950 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 175)  (951 175)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g3_6
 (24 15)  (952 175)  (952 175)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g3_6


LogicTile_19_10

 (13 2)  (995 162)  (995 162)  routing T_19_10.sp4_h_r_2 <X> T_19_10.sp4_v_t_39
 (12 3)  (994 163)  (994 163)  routing T_19_10.sp4_h_r_2 <X> T_19_10.sp4_v_t_39
 (3 15)  (985 175)  (985 175)  routing T_19_10.sp12_h_l_22 <X> T_19_10.sp12_v_t_22


LogicTile_20_10

 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 162)  (1039 162)  routing T_20_10.sp12_h_r_0 <X> T_20_10.sp12_h_l_23
 (4 2)  (1040 162)  (1040 162)  routing T_20_10.sp4_v_b_4 <X> T_20_10.sp4_v_t_37
 (6 2)  (1042 162)  (1042 162)  routing T_20_10.sp4_v_b_4 <X> T_20_10.sp4_v_t_37
 (22 2)  (1058 162)  (1058 162)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 162)  (1060 162)  routing T_20_10.bot_op_7 <X> T_20_10.lc_trk_g0_7
 (3 3)  (1039 163)  (1039 163)  routing T_20_10.sp12_h_r_0 <X> T_20_10.sp12_h_l_23
 (15 3)  (1051 163)  (1051 163)  routing T_20_10.bot_op_4 <X> T_20_10.lc_trk_g0_4
 (17 3)  (1053 163)  (1053 163)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (25 4)  (1061 164)  (1061 164)  routing T_20_10.wire_logic_cluster/lc_2/out <X> T_20_10.lc_trk_g1_2
 (26 4)  (1062 164)  (1062 164)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 164)  (1063 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 164)  (1064 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 164)  (1065 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 164)  (1066 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 164)  (1067 164)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 164)  (1071 164)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.input_2_2
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (48 4)  (1084 164)  (1084 164)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1058 165)  (1058 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1064 165)  (1064 165)  routing T_20_10.lc_trk_g2_4 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 165)  (1068 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 165)  (1069 165)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.input_2_2
 (34 5)  (1070 165)  (1070 165)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.input_2_2
 (35 5)  (1071 165)  (1071 165)  routing T_20_10.lc_trk_g3_7 <X> T_20_10.input_2_2
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (43 5)  (1079 165)  (1079 165)  LC_2 Logic Functioning bit
 (51 5)  (1087 165)  (1087 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 166)  (1050 166)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g1_4
 (28 6)  (1064 166)  (1064 166)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 166)  (1065 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 166)  (1066 166)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 166)  (1067 166)  routing T_20_10.lc_trk_g0_4 <X> T_20_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 166)  (1068 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 166)  (1073 166)  LC_3 Logic Functioning bit
 (38 6)  (1074 166)  (1074 166)  LC_3 Logic Functioning bit
 (40 6)  (1076 166)  (1076 166)  LC_3 Logic Functioning bit
 (41 6)  (1077 166)  (1077 166)  LC_3 Logic Functioning bit
 (42 6)  (1078 166)  (1078 166)  LC_3 Logic Functioning bit
 (15 7)  (1051 167)  (1051 167)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g1_4
 (16 7)  (1052 167)  (1052 167)  routing T_20_10.sp4_h_l_1 <X> T_20_10.lc_trk_g1_4
 (17 7)  (1053 167)  (1053 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1062 167)  (1062 167)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 167)  (1063 167)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 167)  (1064 167)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 167)  (1065 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 167)  (1066 167)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 167)  (1068 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1070 167)  (1070 167)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.input_2_3
 (35 7)  (1071 167)  (1071 167)  routing T_20_10.lc_trk_g1_2 <X> T_20_10.input_2_3
 (39 7)  (1075 167)  (1075 167)  LC_3 Logic Functioning bit
 (40 7)  (1076 167)  (1076 167)  LC_3 Logic Functioning bit
 (41 7)  (1077 167)  (1077 167)  LC_3 Logic Functioning bit
 (25 8)  (1061 168)  (1061 168)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g2_2
 (29 8)  (1065 168)  (1065 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 168)  (1066 168)  routing T_20_10.lc_trk_g0_7 <X> T_20_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 168)  (1067 168)  routing T_20_10.lc_trk_g1_4 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 168)  (1068 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 168)  (1070 168)  routing T_20_10.lc_trk_g1_4 <X> T_20_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 168)  (1072 168)  LC_4 Logic Functioning bit
 (38 8)  (1074 168)  (1074 168)  LC_4 Logic Functioning bit
 (39 8)  (1075 168)  (1075 168)  LC_4 Logic Functioning bit
 (40 8)  (1076 168)  (1076 168)  LC_4 Logic Functioning bit
 (41 8)  (1077 168)  (1077 168)  LC_4 Logic Functioning bit
 (47 8)  (1083 168)  (1083 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1086 168)  (1086 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 169)  (1058 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 169)  (1059 169)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g2_2
 (25 9)  (1061 169)  (1061 169)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g2_2
 (26 9)  (1062 169)  (1062 169)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 169)  (1064 169)  routing T_20_10.lc_trk_g2_2 <X> T_20_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 169)  (1065 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 169)  (1066 169)  routing T_20_10.lc_trk_g0_7 <X> T_20_10.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 169)  (1073 169)  LC_4 Logic Functioning bit
 (38 9)  (1074 169)  (1074 169)  LC_4 Logic Functioning bit
 (41 9)  (1077 169)  (1077 169)  LC_4 Logic Functioning bit
 (3 10)  (1039 170)  (1039 170)  routing T_20_10.sp12_v_t_22 <X> T_20_10.sp12_h_l_22
 (15 10)  (1051 170)  (1051 170)  routing T_20_10.sp12_v_t_2 <X> T_20_10.lc_trk_g2_5
 (17 10)  (1053 170)  (1053 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1054 170)  (1054 170)  routing T_20_10.sp12_v_t_2 <X> T_20_10.lc_trk_g2_5
 (25 10)  (1061 170)  (1061 170)  routing T_20_10.rgt_op_6 <X> T_20_10.lc_trk_g2_6
 (14 11)  (1050 171)  (1050 171)  routing T_20_10.sp4_r_v_b_36 <X> T_20_10.lc_trk_g2_4
 (17 11)  (1053 171)  (1053 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1054 171)  (1054 171)  routing T_20_10.sp12_v_t_2 <X> T_20_10.lc_trk_g2_5
 (22 11)  (1058 171)  (1058 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 171)  (1060 171)  routing T_20_10.rgt_op_6 <X> T_20_10.lc_trk_g2_6
 (25 12)  (1061 172)  (1061 172)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g3_2
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 173)  (1059 173)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g3_2
 (25 13)  (1061 173)  (1061 173)  routing T_20_10.sp4_v_t_23 <X> T_20_10.lc_trk_g3_2
 (8 14)  (1044 174)  (1044 174)  routing T_20_10.sp4_v_t_41 <X> T_20_10.sp4_h_l_47
 (9 14)  (1045 174)  (1045 174)  routing T_20_10.sp4_v_t_41 <X> T_20_10.sp4_h_l_47
 (10 14)  (1046 174)  (1046 174)  routing T_20_10.sp4_v_t_41 <X> T_20_10.sp4_h_l_47
 (14 14)  (1050 174)  (1050 174)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (22 14)  (1058 174)  (1058 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1059 174)  (1059 174)  routing T_20_10.sp12_v_b_23 <X> T_20_10.lc_trk_g3_7
 (15 15)  (1051 175)  (1051 175)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (16 15)  (1052 175)  (1052 175)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (17 15)  (1053 175)  (1053 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1057 175)  (1057 175)  routing T_20_10.sp12_v_b_23 <X> T_20_10.lc_trk_g3_7


LogicTile_21_10

 (22 5)  (1112 165)  (1112 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1113 165)  (1113 165)  routing T_21_10.sp4_h_r_2 <X> T_21_10.lc_trk_g1_2
 (24 5)  (1114 165)  (1114 165)  routing T_21_10.sp4_h_r_2 <X> T_21_10.lc_trk_g1_2
 (25 5)  (1115 165)  (1115 165)  routing T_21_10.sp4_h_r_2 <X> T_21_10.lc_trk_g1_2
 (8 6)  (1098 166)  (1098 166)  routing T_21_10.sp4_h_r_4 <X> T_21_10.sp4_h_l_41
 (22 6)  (1112 166)  (1112 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 166)  (1113 166)  routing T_21_10.sp4_v_b_23 <X> T_21_10.lc_trk_g1_7
 (24 6)  (1114 166)  (1114 166)  routing T_21_10.sp4_v_b_23 <X> T_21_10.lc_trk_g1_7
 (6 10)  (1096 170)  (1096 170)  routing T_21_10.sp4_h_l_36 <X> T_21_10.sp4_v_t_43
 (26 12)  (1116 172)  (1116 172)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 172)  (1117 172)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 172)  (1119 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 172)  (1121 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 172)  (1123 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 172)  (1124 172)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (37 12)  (1127 172)  (1127 172)  LC_6 Logic Functioning bit
 (38 12)  (1128 172)  (1128 172)  LC_6 Logic Functioning bit
 (39 12)  (1129 172)  (1129 172)  LC_6 Logic Functioning bit
 (41 12)  (1131 172)  (1131 172)  LC_6 Logic Functioning bit
 (43 12)  (1133 172)  (1133 172)  LC_6 Logic Functioning bit
 (26 13)  (1116 173)  (1116 173)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 173)  (1117 173)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 173)  (1119 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 173)  (1120 173)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 173)  (1121 173)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 173)  (1126 173)  LC_6 Logic Functioning bit
 (38 13)  (1128 173)  (1128 173)  LC_6 Logic Functioning bit
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 175)  (1115 175)  routing T_21_10.sp4_r_v_b_46 <X> T_21_10.lc_trk_g3_6


LogicTile_22_10

 (12 0)  (1156 160)  (1156 160)  routing T_22_10.sp4_v_t_39 <X> T_22_10.sp4_h_r_2
 (8 4)  (1152 164)  (1152 164)  routing T_22_10.sp4_v_b_10 <X> T_22_10.sp4_h_r_4
 (9 4)  (1153 164)  (1153 164)  routing T_22_10.sp4_v_b_10 <X> T_22_10.sp4_h_r_4
 (10 4)  (1154 164)  (1154 164)  routing T_22_10.sp4_v_b_10 <X> T_22_10.sp4_h_r_4
 (3 6)  (1147 166)  (1147 166)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (3 7)  (1147 167)  (1147 167)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (12 10)  (1156 170)  (1156 170)  routing T_22_10.sp4_h_r_5 <X> T_22_10.sp4_h_l_45
 (13 11)  (1157 171)  (1157 171)  routing T_22_10.sp4_h_r_5 <X> T_22_10.sp4_h_l_45


LogicTile_23_10

 (8 2)  (1206 162)  (1206 162)  routing T_23_10.sp4_h_r_5 <X> T_23_10.sp4_h_l_36
 (10 2)  (1208 162)  (1208 162)  routing T_23_10.sp4_h_r_5 <X> T_23_10.sp4_h_l_36
 (13 3)  (1211 163)  (1211 163)  routing T_23_10.sp4_v_b_9 <X> T_23_10.sp4_h_l_39
 (4 10)  (1202 170)  (1202 170)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_43
 (6 10)  (1204 170)  (1204 170)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_43
 (5 11)  (1203 171)  (1203 171)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_43
 (10 12)  (1208 172)  (1208 172)  routing T_23_10.sp4_v_t_40 <X> T_23_10.sp4_h_r_10
 (4 14)  (1202 174)  (1202 174)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44
 (6 14)  (1204 174)  (1204 174)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44
 (5 15)  (1203 175)  (1203 175)  routing T_23_10.sp4_h_r_3 <X> T_23_10.sp4_v_t_44


LogicTile_24_10

 (22 0)  (1274 160)  (1274 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1278 160)  (1278 160)  routing T_24_10.lc_trk_g2_4 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 160)  (1281 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 160)  (1283 160)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 160)  (1284 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 160)  (1285 160)  routing T_24_10.lc_trk_g2_5 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 160)  (1288 160)  LC_0 Logic Functioning bit
 (38 0)  (1290 160)  (1290 160)  LC_0 Logic Functioning bit
 (41 0)  (1293 160)  (1293 160)  LC_0 Logic Functioning bit
 (43 0)  (1295 160)  (1295 160)  LC_0 Logic Functioning bit
 (46 0)  (1298 160)  (1298 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (1273 161)  (1273 161)  routing T_24_10.sp4_r_v_b_32 <X> T_24_10.lc_trk_g0_3
 (28 1)  (1280 161)  (1280 161)  routing T_24_10.lc_trk_g2_4 <X> T_24_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 161)  (1281 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 161)  (1282 161)  routing T_24_10.lc_trk_g0_3 <X> T_24_10.wire_logic_cluster/lc_0/in_1
 (37 1)  (1289 161)  (1289 161)  LC_0 Logic Functioning bit
 (39 1)  (1291 161)  (1291 161)  LC_0 Logic Functioning bit
 (41 1)  (1293 161)  (1293 161)  LC_0 Logic Functioning bit
 (43 1)  (1295 161)  (1295 161)  LC_0 Logic Functioning bit
 (17 10)  (1269 170)  (1269 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (1267 171)  (1267 171)  routing T_24_10.tnr_op_4 <X> T_24_10.lc_trk_g2_4
 (17 11)  (1269 171)  (1269 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (19 15)  (1271 175)  (1271 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_10

 (6 0)  (1312 160)  (1312 160)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 160)  (1323 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (1331 160)  (1331 160)  routing T_25_10.sp4_h_r_10 <X> T_25_10.lc_trk_g0_2
 (26 0)  (1332 160)  (1332 160)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_0
 (5 1)  (1311 161)  (1311 161)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1329 161)  (1329 161)  routing T_25_10.sp4_h_r_10 <X> T_25_10.lc_trk_g0_2
 (24 1)  (1330 161)  (1330 161)  routing T_25_10.sp4_h_r_10 <X> T_25_10.lc_trk_g0_2
 (26 1)  (1332 161)  (1332 161)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_0
 (27 1)  (1333 161)  (1333 161)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_0
 (28 1)  (1334 161)  (1334 161)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 162)  (1318 162)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (26 2)  (1332 162)  (1332 162)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_1
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 163)  (1317 163)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (13 3)  (1319 163)  (1319 163)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_h_l_39
 (26 3)  (1332 163)  (1332 163)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_1
 (27 3)  (1333 163)  (1333 163)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_1
 (28 3)  (1334 163)  (1334 163)  routing T_25_10.lc_trk_g3_6 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (6 4)  (1312 164)  (1312 164)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_3
 (26 4)  (1332 164)  (1332 164)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.input0_2
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (5 5)  (1311 165)  (1311 165)  routing T_25_10.sp4_v_t_37 <X> T_25_10.sp4_v_b_3
 (28 5)  (1334 165)  (1334 165)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (8 6)  (1314 166)  (1314 166)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_h_l_41
 (9 6)  (1315 166)  (1315 166)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_h_l_41
 (10 6)  (1316 166)  (1316 166)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_h_l_41
 (26 7)  (1332 167)  (1332 167)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_3
 (27 7)  (1333 167)  (1333 167)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_3
 (28 7)  (1334 167)  (1334 167)  routing T_25_10.lc_trk_g3_2 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (11 8)  (1317 168)  (1317 168)  routing T_25_10.sp4_v_t_40 <X> T_25_10.sp4_v_b_8
 (16 8)  (1322 168)  (1322 168)  routing T_25_10.sp4_v_b_33 <X> T_25_10.lc_trk_g2_1
 (17 8)  (1323 168)  (1323 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 168)  (1324 168)  routing T_25_10.sp4_v_b_33 <X> T_25_10.lc_trk_g2_1
 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (12 9)  (1318 169)  (1318 169)  routing T_25_10.sp4_v_t_40 <X> T_25_10.sp4_v_b_8
 (18 9)  (1324 169)  (1324 169)  routing T_25_10.sp4_v_b_33 <X> T_25_10.lc_trk_g2_1
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp12_v_t_9 <X> T_25_10.lc_trk_g2_2
 (27 9)  (1333 169)  (1333 169)  routing T_25_10.lc_trk_g3_1 <X> T_25_10.input0_4
 (28 9)  (1334 169)  (1334 169)  routing T_25_10.lc_trk_g3_1 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (37 9)  (1343 169)  (1343 169)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (21 10)  (1327 170)  (1327 170)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g2_7
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g2_7
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_t_33 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 171)  (1327 171)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g2_7
 (26 11)  (1332 171)  (1332 171)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input0_5
 (28 11)  (1334 171)  (1334 171)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_1 input2_5
 (33 11)  (1339 171)  (1339 171)  routing T_25_10.lc_trk_g2_1 <X> T_25_10.input2_5
 (4 12)  (1310 172)  (1310 172)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_9
 (10 12)  (1316 172)  (1316 172)  routing T_25_10.sp4_v_t_40 <X> T_25_10.sp4_h_r_10
 (15 12)  (1321 172)  (1321 172)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g3_1
 (16 12)  (1322 172)  (1322 172)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g3_1
 (17 12)  (1323 172)  (1323 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 172)  (1324 172)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g3_1
 (22 12)  (1328 172)  (1328 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 172)  (1329 172)  routing T_25_10.sp4_v_t_30 <X> T_25_10.lc_trk_g3_3
 (24 12)  (1330 172)  (1330 172)  routing T_25_10.sp4_v_t_30 <X> T_25_10.lc_trk_g3_3
 (25 12)  (1331 172)  (1331 172)  routing T_25_10.sp4_h_r_34 <X> T_25_10.lc_trk_g3_2
 (9 13)  (1315 173)  (1315 173)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_10
 (10 13)  (1316 173)  (1316 173)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_10
 (18 13)  (1324 173)  (1324 173)  routing T_25_10.sp4_h_l_28 <X> T_25_10.lc_trk_g3_1
 (22 13)  (1328 173)  (1328 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 173)  (1329 173)  routing T_25_10.sp4_h_r_34 <X> T_25_10.lc_trk_g3_2
 (24 13)  (1330 173)  (1330 173)  routing T_25_10.sp4_h_r_34 <X> T_25_10.lc_trk_g3_2
 (26 13)  (1332 173)  (1332 173)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.input0_6
 (27 13)  (1333 173)  (1333 173)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.input0_6
 (28 13)  (1334 173)  (1334 173)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 173)  (1341 173)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.input2_6
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 174)  (1327 174)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g3_7
 (22 14)  (1328 174)  (1328 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 174)  (1329 174)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g3_7
 (24 14)  (1330 174)  (1330 174)  routing T_25_10.sp4_h_l_26 <X> T_25_10.lc_trk_g3_7
 (26 14)  (1332 174)  (1332 174)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_7
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (14 15)  (1320 175)  (1320 175)  routing T_25_10.sp4_r_v_b_44 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 175)  (1328 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 175)  (1331 175)  routing T_25_10.sp4_r_v_b_46 <X> T_25_10.lc_trk_g3_6
 (27 15)  (1333 175)  (1333 175)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_7
 (28 15)  (1334 175)  (1334 175)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_7
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_10

 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (13 7)  (1361 167)  (1361 167)  routing T_26_10.sp4_v_b_0 <X> T_26_10.sp4_h_l_40
 (4 8)  (1352 168)  (1352 168)  routing T_26_10.sp4_h_l_43 <X> T_26_10.sp4_v_b_6
 (5 9)  (1353 169)  (1353 169)  routing T_26_10.sp4_h_l_43 <X> T_26_10.sp4_v_b_6
 (5 10)  (1353 170)  (1353 170)  routing T_26_10.sp4_v_t_37 <X> T_26_10.sp4_h_l_43
 (4 11)  (1352 171)  (1352 171)  routing T_26_10.sp4_v_t_37 <X> T_26_10.sp4_h_l_43
 (6 11)  (1354 171)  (1354 171)  routing T_26_10.sp4_v_t_37 <X> T_26_10.sp4_h_l_43


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (19 10)  (199 154)  (199 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_9

 (5 0)  (239 144)  (239 144)  routing T_5_9.sp4_v_b_6 <X> T_5_9.sp4_h_r_0
 (4 1)  (238 145)  (238 145)  routing T_5_9.sp4_v_b_6 <X> T_5_9.sp4_h_r_0
 (6 1)  (240 145)  (240 145)  routing T_5_9.sp4_v_b_6 <X> T_5_9.sp4_h_r_0


LogicTile_6_9

 (13 2)  (301 146)  (301 146)  routing T_6_9.sp4_h_r_2 <X> T_6_9.sp4_v_t_39
 (12 3)  (300 147)  (300 147)  routing T_6_9.sp4_h_r_2 <X> T_6_9.sp4_v_t_39


LogicTile_7_9



RAM_Tile_8_9

 (11 0)  (407 144)  (407 144)  routing T_8_9.sp4_v_t_46 <X> T_8_9.sp4_v_b_2
 (17 0)  (413 144)  (413 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (421 144)  (421 144)  routing T_8_9.sp4_h_r_10 <X> T_8_9.lc_trk_g0_2
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 145)  (408 145)  routing T_8_9.sp4_v_t_46 <X> T_8_9.sp4_v_b_2
 (16 1)  (412 145)  (412 145)  routing T_8_9.sp12_h_r_8 <X> T_8_9.lc_trk_g0_0
 (17 1)  (413 145)  (413 145)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (418 145)  (418 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 145)  (419 145)  routing T_8_9.sp4_h_r_10 <X> T_8_9.lc_trk_g0_2
 (24 1)  (420 145)  (420 145)  routing T_8_9.sp4_h_r_10 <X> T_8_9.lc_trk_g0_2
 (27 1)  (423 145)  (423 145)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_0
 (28 1)  (424 145)  (424 145)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.input0_0
 (29 1)  (425 145)  (425 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (417 146)  (417 146)  routing T_8_9.sp12_h_r_7 <X> T_8_9.lc_trk_g0_7
 (22 2)  (418 146)  (418 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (420 146)  (420 146)  routing T_8_9.sp12_h_r_7 <X> T_8_9.lc_trk_g0_7
 (26 2)  (422 146)  (422 146)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input0_1
 (21 3)  (417 147)  (417 147)  routing T_8_9.sp12_h_r_7 <X> T_8_9.lc_trk_g0_7
 (27 3)  (423 147)  (423 147)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input0_1
 (28 3)  (424 147)  (424 147)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.input0_1
 (29 3)  (425 147)  (425 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (26 4)  (422 148)  (422 148)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.input0_2
 (5 5)  (401 149)  (401 149)  routing T_8_9.sp4_h_r_3 <X> T_8_9.sp4_v_b_3
 (14 5)  (410 149)  (410 149)  routing T_8_9.sp4_r_v_b_24 <X> T_8_9.lc_trk_g1_0
 (17 5)  (413 149)  (413 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (424 149)  (424 149)  routing T_8_9.lc_trk_g2_4 <X> T_8_9.input0_2
 (29 5)  (425 149)  (425 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (17 6)  (413 150)  (413 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (414 151)  (414 151)  routing T_8_9.sp4_r_v_b_29 <X> T_8_9.lc_trk_g1_5
 (29 7)  (425 151)  (425 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (13 8)  (409 152)  (409 152)  routing T_8_9.sp4_v_t_45 <X> T_8_9.sp4_v_b_8
 (21 8)  (417 152)  (417 152)  routing T_8_9.sp4_v_b_27 <X> T_8_9.lc_trk_g2_3
 (22 8)  (418 152)  (418 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 152)  (419 152)  routing T_8_9.sp4_v_b_27 <X> T_8_9.lc_trk_g2_3
 (26 8)  (422 152)  (422 152)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.input0_4
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (37 8)  (433 152)  (433 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (9 9)  (405 153)  (405 153)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_v_b_7
 (27 9)  (423 153)  (423 153)  routing T_8_9.lc_trk_g1_5 <X> T_8_9.input0_4
 (29 9)  (425 153)  (425 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (14 10)  (410 154)  (410 154)  routing T_8_9.sp4_h_r_36 <X> T_8_9.lc_trk_g2_4
 (16 10)  (412 154)  (412 154)  routing T_8_9.sp4_v_b_29 <X> T_8_9.lc_trk_g2_5
 (17 10)  (413 154)  (413 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (414 154)  (414 154)  routing T_8_9.sp4_v_b_29 <X> T_8_9.lc_trk_g2_5
 (15 11)  (411 155)  (411 155)  routing T_8_9.sp4_h_r_36 <X> T_8_9.lc_trk_g2_4
 (16 11)  (412 155)  (412 155)  routing T_8_9.sp4_h_r_36 <X> T_8_9.lc_trk_g2_4
 (17 11)  (413 155)  (413 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (423 155)  (423 155)  routing T_8_9.lc_trk_g1_0 <X> T_8_9.input0_5
 (29 11)  (425 155)  (425 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (428 155)  (428 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 155)  (429 155)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input2_5
 (35 11)  (431 155)  (431 155)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.input2_5
 (5 12)  (401 156)  (401 156)  routing T_8_9.sp4_v_b_9 <X> T_8_9.sp4_h_r_9
 (16 12)  (412 156)  (412 156)  routing T_8_9.sp12_v_t_14 <X> T_8_9.lc_trk_g3_1
 (17 12)  (413 156)  (413 156)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (6 13)  (402 157)  (402 157)  routing T_8_9.sp4_v_b_9 <X> T_8_9.sp4_h_r_9
 (14 13)  (410 157)  (410 157)  routing T_8_9.sp4_r_v_b_40 <X> T_8_9.lc_trk_g3_0
 (17 13)  (413 157)  (413 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (414 157)  (414 157)  routing T_8_9.sp12_v_t_14 <X> T_8_9.lc_trk_g3_1
 (26 13)  (422 157)  (422 157)  routing T_8_9.lc_trk_g0_2 <X> T_8_9.input0_6
 (29 13)  (425 157)  (425 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 157)  (428 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 158)  (411 158)  routing T_8_9.sp4_h_r_37 <X> T_8_9.lc_trk_g3_5
 (16 14)  (412 158)  (412 158)  routing T_8_9.sp4_h_r_37 <X> T_8_9.lc_trk_g3_5
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (414 158)  (414 158)  routing T_8_9.sp4_h_r_37 <X> T_8_9.lc_trk_g3_5
 (26 14)  (422 158)  (422 158)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input0_7
 (35 14)  (431 158)  (431 158)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input2_7
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (16 15)  (412 159)  (412 159)  routing T_8_9.sp12_v_t_11 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (28 15)  (424 159)  (424 159)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.input0_7
 (29 15)  (425 159)  (425 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (428 159)  (428 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 159)  (431 159)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input2_7


LogicTile_9_9

 (25 0)  (463 144)  (463 144)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g0_2
 (27 0)  (465 144)  (465 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 144)  (466 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 144)  (467 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 144)  (469 144)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 144)  (470 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 144)  (472 144)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 144)  (473 144)  routing T_9_9.lc_trk_g0_4 <X> T_9_9.input_2_0
 (37 0)  (475 144)  (475 144)  LC_0 Logic Functioning bit
 (40 0)  (478 144)  (478 144)  LC_0 Logic Functioning bit
 (41 0)  (479 144)  (479 144)  LC_0 Logic Functioning bit
 (42 0)  (480 144)  (480 144)  LC_0 Logic Functioning bit
 (52 0)  (490 144)  (490 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (460 145)  (460 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 145)  (461 145)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g0_2
 (25 1)  (463 145)  (463 145)  routing T_9_9.sp4_v_b_10 <X> T_9_9.lc_trk_g0_2
 (26 1)  (464 145)  (464 145)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 145)  (467 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 145)  (468 145)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 145)  (470 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (475 145)  (475 145)  LC_0 Logic Functioning bit
 (39 1)  (477 145)  (477 145)  LC_0 Logic Functioning bit
 (40 1)  (478 145)  (478 145)  LC_0 Logic Functioning bit
 (41 1)  (479 145)  (479 145)  LC_0 Logic Functioning bit
 (42 1)  (480 145)  (480 145)  LC_0 Logic Functioning bit
 (8 2)  (446 146)  (446 146)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_h_l_36
 (9 2)  (447 146)  (447 146)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_h_l_36
 (14 2)  (452 146)  (452 146)  routing T_9_9.sp4_v_b_4 <X> T_9_9.lc_trk_g0_4
 (32 2)  (470 146)  (470 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 146)  (472 146)  routing T_9_9.lc_trk_g1_3 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 146)  (475 146)  LC_1 Logic Functioning bit
 (39 2)  (477 146)  (477 146)  LC_1 Logic Functioning bit
 (16 3)  (454 147)  (454 147)  routing T_9_9.sp4_v_b_4 <X> T_9_9.lc_trk_g0_4
 (17 3)  (455 147)  (455 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (465 147)  (465 147)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 147)  (466 147)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 147)  (467 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 147)  (469 147)  routing T_9_9.lc_trk_g1_3 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 147)  (474 147)  LC_1 Logic Functioning bit
 (38 3)  (476 147)  (476 147)  LC_1 Logic Functioning bit
 (11 4)  (449 148)  (449 148)  routing T_9_9.sp4_v_t_39 <X> T_9_9.sp4_v_b_5
 (15 4)  (453 148)  (453 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (16 4)  (454 148)  (454 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (17 4)  (455 148)  (455 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 148)  (456 148)  routing T_9_9.sp4_h_r_9 <X> T_9_9.lc_trk_g1_1
 (21 4)  (459 148)  (459 148)  routing T_9_9.sp4_h_r_11 <X> T_9_9.lc_trk_g1_3
 (22 4)  (460 148)  (460 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 148)  (461 148)  routing T_9_9.sp4_h_r_11 <X> T_9_9.lc_trk_g1_3
 (24 4)  (462 148)  (462 148)  routing T_9_9.sp4_h_r_11 <X> T_9_9.lc_trk_g1_3
 (12 5)  (450 149)  (450 149)  routing T_9_9.sp4_v_t_39 <X> T_9_9.sp4_v_b_5
 (3 6)  (441 150)  (441 150)  routing T_9_9.sp12_h_r_0 <X> T_9_9.sp12_v_t_23
 (11 6)  (449 150)  (449 150)  routing T_9_9.sp4_h_l_37 <X> T_9_9.sp4_v_t_40
 (14 6)  (452 150)  (452 150)  routing T_9_9.sp4_h_l_9 <X> T_9_9.lc_trk_g1_4
 (27 6)  (465 150)  (465 150)  routing T_9_9.lc_trk_g1_3 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 150)  (467 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 150)  (470 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 150)  (472 150)  routing T_9_9.lc_trk_g1_1 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 150)  (473 150)  routing T_9_9.lc_trk_g2_7 <X> T_9_9.input_2_3
 (37 6)  (475 150)  (475 150)  LC_3 Logic Functioning bit
 (48 6)  (486 150)  (486 150)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (490 150)  (490 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (491 150)  (491 150)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (441 151)  (441 151)  routing T_9_9.sp12_h_r_0 <X> T_9_9.sp12_v_t_23
 (14 7)  (452 151)  (452 151)  routing T_9_9.sp4_h_l_9 <X> T_9_9.lc_trk_g1_4
 (15 7)  (453 151)  (453 151)  routing T_9_9.sp4_h_l_9 <X> T_9_9.lc_trk_g1_4
 (16 7)  (454 151)  (454 151)  routing T_9_9.sp4_h_l_9 <X> T_9_9.lc_trk_g1_4
 (17 7)  (455 151)  (455 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (465 151)  (465 151)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 151)  (466 151)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 151)  (467 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 151)  (468 151)  routing T_9_9.lc_trk_g1_3 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 151)  (470 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 151)  (471 151)  routing T_9_9.lc_trk_g2_7 <X> T_9_9.input_2_3
 (35 7)  (473 151)  (473 151)  routing T_9_9.lc_trk_g2_7 <X> T_9_9.input_2_3
 (36 7)  (474 151)  (474 151)  LC_3 Logic Functioning bit
 (43 7)  (481 151)  (481 151)  LC_3 Logic Functioning bit
 (48 7)  (486 151)  (486 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (489 151)  (489 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (449 152)  (449 152)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8
 (27 8)  (465 152)  (465 152)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 152)  (466 152)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 152)  (467 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 152)  (469 152)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 152)  (470 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 152)  (472 152)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 152)  (473 152)  routing T_9_9.lc_trk_g0_4 <X> T_9_9.input_2_4
 (39 8)  (477 152)  (477 152)  LC_4 Logic Functioning bit
 (40 8)  (478 152)  (478 152)  LC_4 Logic Functioning bit
 (41 8)  (479 152)  (479 152)  LC_4 Logic Functioning bit
 (47 8)  (485 152)  (485 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (10 9)  (448 153)  (448 153)  routing T_9_9.sp4_h_r_2 <X> T_9_9.sp4_v_b_7
 (12 9)  (450 153)  (450 153)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8
 (26 9)  (464 153)  (464 153)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 153)  (467 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 153)  (468 153)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 153)  (470 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (475 153)  (475 153)  LC_4 Logic Functioning bit
 (39 9)  (477 153)  (477 153)  LC_4 Logic Functioning bit
 (40 9)  (478 153)  (478 153)  LC_4 Logic Functioning bit
 (43 9)  (481 153)  (481 153)  LC_4 Logic Functioning bit
 (21 10)  (459 154)  (459 154)  routing T_9_9.sp4_h_r_39 <X> T_9_9.lc_trk_g2_7
 (22 10)  (460 154)  (460 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 154)  (461 154)  routing T_9_9.sp4_h_r_39 <X> T_9_9.lc_trk_g2_7
 (24 10)  (462 154)  (462 154)  routing T_9_9.sp4_h_r_39 <X> T_9_9.lc_trk_g2_7
 (29 10)  (467 154)  (467 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 154)  (469 154)  routing T_9_9.lc_trk_g0_4 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 154)  (470 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 154)  (473 154)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.input_2_5
 (39 10)  (477 154)  (477 154)  LC_5 Logic Functioning bit
 (40 10)  (478 154)  (478 154)  LC_5 Logic Functioning bit
 (42 10)  (480 154)  (480 154)  LC_5 Logic Functioning bit
 (51 10)  (489 154)  (489 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (464 155)  (464 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 155)  (465 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 155)  (466 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 155)  (467 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 155)  (468 155)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 155)  (470 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 155)  (472 155)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.input_2_5
 (38 11)  (476 155)  (476 155)  LC_5 Logic Functioning bit
 (39 11)  (477 155)  (477 155)  LC_5 Logic Functioning bit
 (41 11)  (479 155)  (479 155)  LC_5 Logic Functioning bit
 (42 11)  (480 155)  (480 155)  LC_5 Logic Functioning bit
 (43 11)  (481 155)  (481 155)  LC_5 Logic Functioning bit
 (4 12)  (442 156)  (442 156)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_v_b_9
 (6 12)  (444 156)  (444 156)  routing T_9_9.sp4_v_t_36 <X> T_9_9.sp4_v_b_9
 (12 12)  (450 156)  (450 156)  routing T_9_9.sp4_v_t_46 <X> T_9_9.sp4_h_r_11
 (4 13)  (442 157)  (442 157)  routing T_9_9.sp4_v_t_41 <X> T_9_9.sp4_h_r_9
 (17 13)  (455 157)  (455 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 157)  (460 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (15 0)  (507 144)  (507 144)  routing T_10_9.sp4_h_r_1 <X> T_10_9.lc_trk_g0_1
 (16 0)  (508 144)  (508 144)  routing T_10_9.sp4_h_r_1 <X> T_10_9.lc_trk_g0_1
 (17 0)  (509 144)  (509 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (513 144)  (513 144)  routing T_10_9.lft_op_3 <X> T_10_9.lc_trk_g0_3
 (22 0)  (514 144)  (514 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 144)  (516 144)  routing T_10_9.lft_op_3 <X> T_10_9.lc_trk_g0_3
 (28 0)  (520 144)  (520 144)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 144)  (521 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 144)  (522 144)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 144)  (524 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 144)  (525 144)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 144)  (526 144)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 144)  (527 144)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.input_2_0
 (37 0)  (529 144)  (529 144)  LC_0 Logic Functioning bit
 (38 0)  (530 144)  (530 144)  LC_0 Logic Functioning bit
 (39 0)  (531 144)  (531 144)  LC_0 Logic Functioning bit
 (9 1)  (501 145)  (501 145)  routing T_10_9.sp4_v_t_36 <X> T_10_9.sp4_v_b_1
 (18 1)  (510 145)  (510 145)  routing T_10_9.sp4_h_r_1 <X> T_10_9.lc_trk_g0_1
 (27 1)  (519 145)  (519 145)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 145)  (520 145)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 145)  (521 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 145)  (523 145)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 145)  (524 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 145)  (525 145)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.input_2_0
 (36 1)  (528 145)  (528 145)  LC_0 Logic Functioning bit
 (37 1)  (529 145)  (529 145)  LC_0 Logic Functioning bit
 (38 1)  (530 145)  (530 145)  LC_0 Logic Functioning bit
 (39 1)  (531 145)  (531 145)  LC_0 Logic Functioning bit
 (0 2)  (492 146)  (492 146)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (1 2)  (493 146)  (493 146)  routing T_10_9.glb_netwk_6 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (2 2)  (494 146)  (494 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 146)  (509 146)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 146)  (510 146)  routing T_10_9.bnr_op_5 <X> T_10_9.lc_trk_g0_5
 (25 2)  (517 146)  (517 146)  routing T_10_9.sp4_h_r_14 <X> T_10_9.lc_trk_g0_6
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 146)  (522 146)  routing T_10_9.lc_trk_g0_4 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 146)  (524 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 146)  (526 146)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 146)  (529 146)  LC_1 Logic Functioning bit
 (38 2)  (530 146)  (530 146)  LC_1 Logic Functioning bit
 (39 2)  (531 146)  (531 146)  LC_1 Logic Functioning bit
 (40 2)  (532 146)  (532 146)  LC_1 Logic Functioning bit
 (50 2)  (542 146)  (542 146)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (503 147)  (503 147)  routing T_10_9.sp4_h_r_6 <X> T_10_9.sp4_h_l_39
 (13 3)  (505 147)  (505 147)  routing T_10_9.sp4_h_r_6 <X> T_10_9.sp4_h_l_39
 (14 3)  (506 147)  (506 147)  routing T_10_9.top_op_4 <X> T_10_9.lc_trk_g0_4
 (15 3)  (507 147)  (507 147)  routing T_10_9.top_op_4 <X> T_10_9.lc_trk_g0_4
 (17 3)  (509 147)  (509 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 147)  (510 147)  routing T_10_9.bnr_op_5 <X> T_10_9.lc_trk_g0_5
 (22 3)  (514 147)  (514 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 147)  (515 147)  routing T_10_9.sp4_h_r_14 <X> T_10_9.lc_trk_g0_6
 (24 3)  (516 147)  (516 147)  routing T_10_9.sp4_h_r_14 <X> T_10_9.lc_trk_g0_6
 (27 3)  (519 147)  (519 147)  routing T_10_9.lc_trk_g1_0 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 147)  (521 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 147)  (523 147)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 147)  (528 147)  LC_1 Logic Functioning bit
 (37 3)  (529 147)  (529 147)  LC_1 Logic Functioning bit
 (38 3)  (530 147)  (530 147)  LC_1 Logic Functioning bit
 (43 3)  (535 147)  (535 147)  LC_1 Logic Functioning bit
 (4 4)  (496 148)  (496 148)  routing T_10_9.sp4_v_t_38 <X> T_10_9.sp4_v_b_3
 (21 4)  (513 148)  (513 148)  routing T_10_9.wire_logic_cluster/lc_3/out <X> T_10_9.lc_trk_g1_3
 (22 4)  (514 148)  (514 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 148)  (517 148)  routing T_10_9.sp4_h_r_10 <X> T_10_9.lc_trk_g1_2
 (26 4)  (518 148)  (518 148)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 148)  (521 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 148)  (523 148)  routing T_10_9.lc_trk_g0_5 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 148)  (524 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 148)  (528 148)  LC_2 Logic Functioning bit
 (41 4)  (533 148)  (533 148)  LC_2 Logic Functioning bit
 (48 4)  (540 148)  (540 148)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (542 148)  (542 148)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (506 149)  (506 149)  routing T_10_9.sp4_h_r_0 <X> T_10_9.lc_trk_g1_0
 (15 5)  (507 149)  (507 149)  routing T_10_9.sp4_h_r_0 <X> T_10_9.lc_trk_g1_0
 (16 5)  (508 149)  (508 149)  routing T_10_9.sp4_h_r_0 <X> T_10_9.lc_trk_g1_0
 (17 5)  (509 149)  (509 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (514 149)  (514 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 149)  (515 149)  routing T_10_9.sp4_h_r_10 <X> T_10_9.lc_trk_g1_2
 (24 5)  (516 149)  (516 149)  routing T_10_9.sp4_h_r_10 <X> T_10_9.lc_trk_g1_2
 (26 5)  (518 149)  (518 149)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 149)  (520 149)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 149)  (521 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 149)  (522 149)  routing T_10_9.lc_trk_g0_3 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (38 5)  (530 149)  (530 149)  LC_2 Logic Functioning bit
 (43 5)  (535 149)  (535 149)  LC_2 Logic Functioning bit
 (27 6)  (519 150)  (519 150)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 150)  (520 150)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 150)  (521 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 150)  (523 150)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 150)  (524 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 150)  (525 150)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 150)  (526 150)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 150)  (528 150)  LC_3 Logic Functioning bit
 (37 6)  (529 150)  (529 150)  LC_3 Logic Functioning bit
 (41 6)  (533 150)  (533 150)  LC_3 Logic Functioning bit
 (43 6)  (535 150)  (535 150)  LC_3 Logic Functioning bit
 (15 7)  (507 151)  (507 151)  routing T_10_9.sp4_v_t_9 <X> T_10_9.lc_trk_g1_4
 (16 7)  (508 151)  (508 151)  routing T_10_9.sp4_v_t_9 <X> T_10_9.lc_trk_g1_4
 (17 7)  (509 151)  (509 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (29 7)  (521 151)  (521 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 151)  (522 151)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 151)  (523 151)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 151)  (524 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (526 151)  (526 151)  routing T_10_9.lc_trk_g1_0 <X> T_10_9.input_2_3
 (37 7)  (529 151)  (529 151)  LC_3 Logic Functioning bit
 (39 7)  (531 151)  (531 151)  LC_3 Logic Functioning bit
 (42 7)  (534 151)  (534 151)  LC_3 Logic Functioning bit
 (43 7)  (535 151)  (535 151)  LC_3 Logic Functioning bit
 (21 8)  (513 152)  (513 152)  routing T_10_9.sp12_v_t_0 <X> T_10_9.lc_trk_g2_3
 (22 8)  (514 152)  (514 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 152)  (516 152)  routing T_10_9.sp12_v_t_0 <X> T_10_9.lc_trk_g2_3
 (28 8)  (520 152)  (520 152)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 152)  (521 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 152)  (523 152)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 152)  (524 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 152)  (525 152)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 152)  (529 152)  LC_4 Logic Functioning bit
 (39 8)  (531 152)  (531 152)  LC_4 Logic Functioning bit
 (41 8)  (533 152)  (533 152)  LC_4 Logic Functioning bit
 (43 8)  (535 152)  (535 152)  LC_4 Logic Functioning bit
 (14 9)  (506 153)  (506 153)  routing T_10_9.sp4_h_r_24 <X> T_10_9.lc_trk_g2_0
 (15 9)  (507 153)  (507 153)  routing T_10_9.sp4_h_r_24 <X> T_10_9.lc_trk_g2_0
 (16 9)  (508 153)  (508 153)  routing T_10_9.sp4_h_r_24 <X> T_10_9.lc_trk_g2_0
 (17 9)  (509 153)  (509 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (513 153)  (513 153)  routing T_10_9.sp12_v_t_0 <X> T_10_9.lc_trk_g2_3
 (30 9)  (522 153)  (522 153)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 153)  (523 153)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 153)  (529 153)  LC_4 Logic Functioning bit
 (39 9)  (531 153)  (531 153)  LC_4 Logic Functioning bit
 (41 9)  (533 153)  (533 153)  LC_4 Logic Functioning bit
 (43 9)  (535 153)  (535 153)  LC_4 Logic Functioning bit
 (15 10)  (507 154)  (507 154)  routing T_10_9.rgt_op_5 <X> T_10_9.lc_trk_g2_5
 (17 10)  (509 154)  (509 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 154)  (510 154)  routing T_10_9.rgt_op_5 <X> T_10_9.lc_trk_g2_5
 (22 10)  (514 154)  (514 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 154)  (515 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (24 10)  (516 154)  (516 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 154)  (522 154)  routing T_10_9.lc_trk_g0_6 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 154)  (525 154)  routing T_10_9.lc_trk_g2_0 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 154)  (527 154)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.input_2_5
 (41 10)  (533 154)  (533 154)  LC_5 Logic Functioning bit
 (45 10)  (537 154)  (537 154)  LC_5 Logic Functioning bit
 (46 10)  (538 154)  (538 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (506 155)  (506 155)  routing T_10_9.sp4_h_l_17 <X> T_10_9.lc_trk_g2_4
 (15 11)  (507 155)  (507 155)  routing T_10_9.sp4_h_l_17 <X> T_10_9.lc_trk_g2_4
 (16 11)  (508 155)  (508 155)  routing T_10_9.sp4_h_l_17 <X> T_10_9.lc_trk_g2_4
 (17 11)  (509 155)  (509 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 155)  (514 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 155)  (517 155)  routing T_10_9.sp4_r_v_b_38 <X> T_10_9.lc_trk_g2_6
 (26 11)  (518 155)  (518 155)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 155)  (519 155)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 155)  (521 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 155)  (522 155)  routing T_10_9.lc_trk_g0_6 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 155)  (524 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 155)  (526 155)  routing T_10_9.lc_trk_g1_4 <X> T_10_9.input_2_5
 (37 11)  (529 155)  (529 155)  LC_5 Logic Functioning bit
 (38 11)  (530 155)  (530 155)  LC_5 Logic Functioning bit
 (39 11)  (531 155)  (531 155)  LC_5 Logic Functioning bit
 (40 11)  (532 155)  (532 155)  LC_5 Logic Functioning bit
 (42 11)  (534 155)  (534 155)  LC_5 Logic Functioning bit
 (46 11)  (538 155)  (538 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (507 156)  (507 156)  routing T_10_9.tnr_op_1 <X> T_10_9.lc_trk_g3_1
 (17 12)  (509 156)  (509 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (513 156)  (513 156)  routing T_10_9.rgt_op_3 <X> T_10_9.lc_trk_g3_3
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 156)  (516 156)  routing T_10_9.rgt_op_3 <X> T_10_9.lc_trk_g3_3
 (25 12)  (517 156)  (517 156)  routing T_10_9.rgt_op_2 <X> T_10_9.lc_trk_g3_2
 (22 13)  (514 157)  (514 157)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 157)  (516 157)  routing T_10_9.rgt_op_2 <X> T_10_9.lc_trk_g3_2
 (19 14)  (511 158)  (511 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (513 158)  (513 158)  routing T_10_9.rgt_op_7 <X> T_10_9.lc_trk_g3_7
 (22 14)  (514 158)  (514 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 158)  (516 158)  routing T_10_9.rgt_op_7 <X> T_10_9.lc_trk_g3_7
 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (27 0)  (573 144)  (573 144)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 144)  (575 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 144)  (576 144)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 144)  (579 144)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 144)  (580 144)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 144)  (581 144)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_0
 (37 0)  (583 144)  (583 144)  LC_0 Logic Functioning bit
 (38 0)  (584 144)  (584 144)  LC_0 Logic Functioning bit
 (42 0)  (588 144)  (588 144)  LC_0 Logic Functioning bit
 (43 0)  (589 144)  (589 144)  LC_0 Logic Functioning bit
 (27 1)  (573 145)  (573 145)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 145)  (574 145)  routing T_11_9.lc_trk_g3_1 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 145)  (575 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 145)  (577 145)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 145)  (578 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 145)  (579 145)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_0
 (35 1)  (581 145)  (581 145)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_0
 (37 1)  (583 145)  (583 145)  LC_0 Logic Functioning bit
 (38 1)  (584 145)  (584 145)  LC_0 Logic Functioning bit
 (40 1)  (586 145)  (586 145)  LC_0 Logic Functioning bit
 (41 1)  (587 145)  (587 145)  LC_0 Logic Functioning bit
 (27 2)  (573 146)  (573 146)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 146)  (574 146)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 146)  (575 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 146)  (577 146)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (37 2)  (583 146)  (583 146)  LC_1 Logic Functioning bit
 (38 2)  (584 146)  (584 146)  LC_1 Logic Functioning bit
 (42 2)  (588 146)  (588 146)  LC_1 Logic Functioning bit
 (50 2)  (596 146)  (596 146)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 147)  (560 147)  routing T_11_9.top_op_4 <X> T_11_9.lc_trk_g0_4
 (15 3)  (561 147)  (561 147)  routing T_11_9.top_op_4 <X> T_11_9.lc_trk_g0_4
 (17 3)  (563 147)  (563 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (568 147)  (568 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 147)  (570 147)  routing T_11_9.top_op_6 <X> T_11_9.lc_trk_g0_6
 (25 3)  (571 147)  (571 147)  routing T_11_9.top_op_6 <X> T_11_9.lc_trk_g0_6
 (30 3)  (576 147)  (576 147)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 147)  (577 147)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (37 3)  (583 147)  (583 147)  LC_1 Logic Functioning bit
 (38 3)  (584 147)  (584 147)  LC_1 Logic Functioning bit
 (42 3)  (588 147)  (588 147)  LC_1 Logic Functioning bit
 (27 4)  (573 148)  (573 148)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 148)  (576 148)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 148)  (577 148)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 148)  (579 148)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (41 4)  (587 148)  (587 148)  LC_2 Logic Functioning bit
 (42 4)  (588 148)  (588 148)  LC_2 Logic Functioning bit
 (43 4)  (589 148)  (589 148)  LC_2 Logic Functioning bit
 (50 4)  (596 148)  (596 148)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 149)  (570 149)  routing T_11_9.top_op_2 <X> T_11_9.lc_trk_g1_2
 (25 5)  (571 149)  (571 149)  routing T_11_9.top_op_2 <X> T_11_9.lc_trk_g1_2
 (26 5)  (572 149)  (572 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 149)  (573 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 149)  (574 149)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 149)  (575 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 149)  (576 149)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 149)  (577 149)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (37 5)  (583 149)  (583 149)  LC_2 Logic Functioning bit
 (38 5)  (584 149)  (584 149)  LC_2 Logic Functioning bit
 (40 5)  (586 149)  (586 149)  LC_2 Logic Functioning bit
 (43 5)  (589 149)  (589 149)  LC_2 Logic Functioning bit
 (25 6)  (571 150)  (571 150)  routing T_11_9.sp12_h_l_5 <X> T_11_9.lc_trk_g1_6
 (26 6)  (572 150)  (572 150)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 150)  (574 150)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 150)  (576 150)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 150)  (577 150)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 150)  (579 150)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 150)  (580 150)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 150)  (582 150)  LC_3 Logic Functioning bit
 (37 6)  (583 150)  (583 150)  LC_3 Logic Functioning bit
 (38 6)  (584 150)  (584 150)  LC_3 Logic Functioning bit
 (39 6)  (585 150)  (585 150)  LC_3 Logic Functioning bit
 (14 7)  (560 151)  (560 151)  routing T_11_9.sp4_r_v_b_28 <X> T_11_9.lc_trk_g1_4
 (17 7)  (563 151)  (563 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (568 151)  (568 151)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (570 151)  (570 151)  routing T_11_9.sp12_h_l_5 <X> T_11_9.lc_trk_g1_6
 (25 7)  (571 151)  (571 151)  routing T_11_9.sp12_h_l_5 <X> T_11_9.lc_trk_g1_6
 (27 7)  (573 151)  (573 151)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 151)  (575 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (586 151)  (586 151)  LC_3 Logic Functioning bit
 (41 7)  (587 151)  (587 151)  LC_3 Logic Functioning bit
 (42 7)  (588 151)  (588 151)  LC_3 Logic Functioning bit
 (43 7)  (589 151)  (589 151)  LC_3 Logic Functioning bit
 (15 8)  (561 152)  (561 152)  routing T_11_9.sp4_h_r_41 <X> T_11_9.lc_trk_g2_1
 (16 8)  (562 152)  (562 152)  routing T_11_9.sp4_h_r_41 <X> T_11_9.lc_trk_g2_1
 (17 8)  (563 152)  (563 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 152)  (564 152)  routing T_11_9.sp4_h_r_41 <X> T_11_9.lc_trk_g2_1
 (26 8)  (572 152)  (572 152)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 152)  (579 152)  routing T_11_9.lc_trk_g2_1 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 152)  (581 152)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (36 8)  (582 152)  (582 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (42 8)  (588 152)  (588 152)  LC_4 Logic Functioning bit
 (17 9)  (563 153)  (563 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (564 153)  (564 153)  routing T_11_9.sp4_h_r_41 <X> T_11_9.lc_trk_g2_1
 (26 9)  (572 153)  (572 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 153)  (573 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 153)  (574 153)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 153)  (575 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 153)  (578 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 153)  (579 153)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (35 9)  (581 153)  (581 153)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.input_2_4
 (37 9)  (583 153)  (583 153)  LC_4 Logic Functioning bit
 (38 9)  (584 153)  (584 153)  LC_4 Logic Functioning bit
 (40 9)  (586 153)  (586 153)  LC_4 Logic Functioning bit
 (43 9)  (589 153)  (589 153)  LC_4 Logic Functioning bit
 (21 10)  (567 154)  (567 154)  routing T_11_9.rgt_op_7 <X> T_11_9.lc_trk_g2_7
 (22 10)  (568 154)  (568 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 154)  (570 154)  routing T_11_9.rgt_op_7 <X> T_11_9.lc_trk_g2_7
 (25 10)  (571 154)  (571 154)  routing T_11_9.rgt_op_6 <X> T_11_9.lc_trk_g2_6
 (26 10)  (572 154)  (572 154)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 154)  (574 154)  routing T_11_9.lc_trk_g2_0 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 154)  (575 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 154)  (579 154)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 154)  (580 154)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 154)  (584 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (42 10)  (588 154)  (588 154)  LC_5 Logic Functioning bit
 (43 10)  (589 154)  (589 154)  LC_5 Logic Functioning bit
 (17 11)  (563 155)  (563 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 155)  (568 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 155)  (570 155)  routing T_11_9.rgt_op_6 <X> T_11_9.lc_trk_g2_6
 (26 11)  (572 155)  (572 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 155)  (573 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 155)  (574 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 155)  (575 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 155)  (577 155)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 155)  (578 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 155)  (580 155)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_5
 (35 11)  (581 155)  (581 155)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.input_2_5
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (37 11)  (583 155)  (583 155)  LC_5 Logic Functioning bit
 (40 11)  (586 155)  (586 155)  LC_5 Logic Functioning bit
 (41 11)  (587 155)  (587 155)  LC_5 Logic Functioning bit
 (15 12)  (561 156)  (561 156)  routing T_11_9.tnr_op_1 <X> T_11_9.lc_trk_g3_1
 (17 12)  (563 156)  (563 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (19 12)  (565 156)  (565 156)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (568 156)  (568 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 156)  (570 156)  routing T_11_9.tnr_op_3 <X> T_11_9.lc_trk_g3_3
 (26 12)  (572 156)  (572 156)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 156)  (580 156)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 156)  (583 156)  LC_6 Logic Functioning bit
 (40 12)  (586 156)  (586 156)  LC_6 Logic Functioning bit
 (22 13)  (568 157)  (568 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 157)  (571 157)  routing T_11_9.sp4_r_v_b_42 <X> T_11_9.lc_trk_g3_2
 (26 13)  (572 157)  (572 157)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 157)  (574 157)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 157)  (575 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g1_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 157)  (577 157)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 157)  (578 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 157)  (579 157)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_6
 (34 13)  (580 157)  (580 157)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_6
 (35 13)  (581 157)  (581 157)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.input_2_6
 (39 13)  (585 157)  (585 157)  LC_6 Logic Functioning bit
 (42 13)  (588 157)  (588 157)  LC_6 Logic Functioning bit
 (15 14)  (561 158)  (561 158)  routing T_11_9.rgt_op_5 <X> T_11_9.lc_trk_g3_5
 (17 14)  (563 158)  (563 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 158)  (564 158)  routing T_11_9.rgt_op_5 <X> T_11_9.lc_trk_g3_5
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 158)  (571 158)  routing T_11_9.rgt_op_6 <X> T_11_9.lc_trk_g3_6
 (27 14)  (573 158)  (573 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 158)  (574 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 158)  (577 158)  routing T_11_9.lc_trk_g0_4 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 158)  (584 158)  LC_7 Logic Functioning bit
 (39 14)  (585 158)  (585 158)  LC_7 Logic Functioning bit
 (40 14)  (586 158)  (586 158)  LC_7 Logic Functioning bit
 (50 14)  (596 158)  (596 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (568 159)  (568 159)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 159)  (570 159)  routing T_11_9.rgt_op_6 <X> T_11_9.lc_trk_g3_6
 (28 15)  (574 159)  (574 159)  routing T_11_9.lc_trk_g2_1 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 159)  (575 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (38 15)  (584 159)  (584 159)  LC_7 Logic Functioning bit
 (40 15)  (586 159)  (586 159)  LC_7 Logic Functioning bit
 (41 15)  (587 159)  (587 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (15 0)  (615 144)  (615 144)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (16 0)  (616 144)  (616 144)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (17 0)  (617 144)  (617 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (622 144)  (622 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 144)  (624 144)  routing T_12_9.top_op_3 <X> T_12_9.lc_trk_g0_3
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 144)  (631 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 144)  (633 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 144)  (634 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (37 0)  (637 144)  (637 144)  LC_0 Logic Functioning bit
 (38 0)  (638 144)  (638 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (18 1)  (618 145)  (618 145)  routing T_12_9.sp4_h_r_1 <X> T_12_9.lc_trk_g0_1
 (21 1)  (621 145)  (621 145)  routing T_12_9.top_op_3 <X> T_12_9.lc_trk_g0_3
 (26 1)  (626 145)  (626 145)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 145)  (627 145)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 145)  (629 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 145)  (630 145)  routing T_12_9.lc_trk_g0_3 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 145)  (631 145)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 145)  (640 145)  LC_0 Logic Functioning bit
 (41 1)  (641 145)  (641 145)  LC_0 Logic Functioning bit
 (42 1)  (642 145)  (642 145)  LC_0 Logic Functioning bit
 (43 1)  (643 145)  (643 145)  LC_0 Logic Functioning bit
 (5 2)  (605 146)  (605 146)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (13 2)  (613 146)  (613 146)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_v_t_39
 (15 2)  (615 146)  (615 146)  routing T_12_9.top_op_5 <X> T_12_9.lc_trk_g0_5
 (17 2)  (617 146)  (617 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 146)  (625 146)  routing T_12_9.sp4_v_t_3 <X> T_12_9.lc_trk_g0_6
 (27 2)  (627 146)  (627 146)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 146)  (629 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 146)  (630 146)  routing T_12_9.lc_trk_g1_5 <X> T_12_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 146)  (631 146)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 146)  (632 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 146)  (634 146)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (50 2)  (650 146)  (650 146)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (604 147)  (604 147)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (6 3)  (606 147)  (606 147)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_l_37
 (12 3)  (612 147)  (612 147)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_v_t_39
 (18 3)  (618 147)  (618 147)  routing T_12_9.top_op_5 <X> T_12_9.lc_trk_g0_5
 (22 3)  (622 147)  (622 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 147)  (623 147)  routing T_12_9.sp4_v_t_3 <X> T_12_9.lc_trk_g0_6
 (25 3)  (625 147)  (625 147)  routing T_12_9.sp4_v_t_3 <X> T_12_9.lc_trk_g0_6
 (29 3)  (629 147)  (629 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 147)  (631 147)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 147)  (636 147)  LC_1 Logic Functioning bit
 (37 3)  (637 147)  (637 147)  LC_1 Logic Functioning bit
 (40 3)  (640 147)  (640 147)  LC_1 Logic Functioning bit
 (41 3)  (641 147)  (641 147)  LC_1 Logic Functioning bit
 (22 4)  (622 148)  (622 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 148)  (623 148)  routing T_12_9.sp4_h_r_3 <X> T_12_9.lc_trk_g1_3
 (24 4)  (624 148)  (624 148)  routing T_12_9.sp4_h_r_3 <X> T_12_9.lc_trk_g1_3
 (21 5)  (621 149)  (621 149)  routing T_12_9.sp4_h_r_3 <X> T_12_9.lc_trk_g1_3
 (4 6)  (604 150)  (604 150)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_v_t_38
 (5 6)  (605 150)  (605 150)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_38
 (9 6)  (609 150)  (609 150)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_h_l_41
 (10 6)  (610 150)  (610 150)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_h_l_41
 (15 6)  (615 150)  (615 150)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (17 6)  (617 150)  (617 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 150)  (618 150)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (22 6)  (622 150)  (622 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 150)  (624 150)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g1_7
 (27 6)  (627 150)  (627 150)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 150)  (628 150)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 150)  (631 150)  routing T_12_9.lc_trk_g0_6 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (37 6)  (637 150)  (637 150)  LC_3 Logic Functioning bit
 (38 6)  (638 150)  (638 150)  LC_3 Logic Functioning bit
 (39 6)  (639 150)  (639 150)  LC_3 Logic Functioning bit
 (40 6)  (640 150)  (640 150)  LC_3 Logic Functioning bit
 (42 6)  (642 150)  (642 150)  LC_3 Logic Functioning bit
 (4 7)  (604 151)  (604 151)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_38
 (5 7)  (605 151)  (605 151)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_v_t_38
 (18 7)  (618 151)  (618 151)  routing T_12_9.sp12_h_r_5 <X> T_12_9.lc_trk_g1_5
 (21 7)  (621 151)  (621 151)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g1_7
 (27 7)  (627 151)  (627 151)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 151)  (630 151)  routing T_12_9.lc_trk_g3_3 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 151)  (631 151)  routing T_12_9.lc_trk_g0_6 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 151)  (640 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (11 8)  (611 152)  (611 152)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_v_b_8
 (15 8)  (615 152)  (615 152)  routing T_12_9.tnr_op_1 <X> T_12_9.lc_trk_g2_1
 (17 8)  (617 152)  (617 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (626 152)  (626 152)  routing T_12_9.lc_trk_g0_6 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 152)  (628 152)  routing T_12_9.lc_trk_g2_1 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 152)  (631 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 152)  (637 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (40 8)  (640 152)  (640 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (22 9)  (622 153)  (622 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 153)  (624 153)  routing T_12_9.tnr_op_2 <X> T_12_9.lc_trk_g2_2
 (26 9)  (626 153)  (626 153)  routing T_12_9.lc_trk_g0_6 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 153)  (632 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 153)  (633 153)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.input_2_4
 (34 9)  (634 153)  (634 153)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.input_2_4
 (41 9)  (641 153)  (641 153)  LC_4 Logic Functioning bit
 (42 9)  (642 153)  (642 153)  LC_4 Logic Functioning bit
 (22 10)  (622 154)  (622 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 154)  (623 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (24 10)  (624 154)  (624 154)  routing T_12_9.sp4_v_b_47 <X> T_12_9.lc_trk_g2_7
 (26 10)  (626 154)  (626 154)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 154)  (627 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 154)  (628 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 154)  (629 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 154)  (630 154)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 154)  (632 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 154)  (633 154)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 154)  (637 154)  LC_5 Logic Functioning bit
 (39 10)  (639 154)  (639 154)  LC_5 Logic Functioning bit
 (40 10)  (640 154)  (640 154)  LC_5 Logic Functioning bit
 (42 10)  (642 154)  (642 154)  LC_5 Logic Functioning bit
 (50 10)  (650 154)  (650 154)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (608 155)  (608 155)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_42
 (9 11)  (609 155)  (609 155)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_42
 (10 11)  (610 155)  (610 155)  routing T_12_9.sp4_h_r_1 <X> T_12_9.sp4_v_t_42
 (15 11)  (615 155)  (615 155)  routing T_12_9.tnr_op_4 <X> T_12_9.lc_trk_g2_4
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (626 155)  (626 155)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 155)  (628 155)  routing T_12_9.lc_trk_g2_7 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 155)  (629 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 155)  (631 155)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 155)  (636 155)  LC_5 Logic Functioning bit
 (38 11)  (638 155)  (638 155)  LC_5 Logic Functioning bit
 (41 11)  (641 155)  (641 155)  LC_5 Logic Functioning bit
 (42 11)  (642 155)  (642 155)  LC_5 Logic Functioning bit
 (43 11)  (643 155)  (643 155)  LC_5 Logic Functioning bit
 (8 12)  (608 156)  (608 156)  routing T_12_9.sp4_h_l_39 <X> T_12_9.sp4_h_r_10
 (10 12)  (610 156)  (610 156)  routing T_12_9.sp4_h_l_39 <X> T_12_9.sp4_h_r_10
 (15 12)  (615 156)  (615 156)  routing T_12_9.sp4_h_r_33 <X> T_12_9.lc_trk_g3_1
 (16 12)  (616 156)  (616 156)  routing T_12_9.sp4_h_r_33 <X> T_12_9.lc_trk_g3_1
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 156)  (618 156)  routing T_12_9.sp4_h_r_33 <X> T_12_9.lc_trk_g3_1
 (21 12)  (621 156)  (621 156)  routing T_12_9.sp4_h_r_35 <X> T_12_9.lc_trk_g3_3
 (22 12)  (622 156)  (622 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 156)  (623 156)  routing T_12_9.sp4_h_r_35 <X> T_12_9.lc_trk_g3_3
 (24 12)  (624 156)  (624 156)  routing T_12_9.sp4_h_r_35 <X> T_12_9.lc_trk_g3_3
 (26 12)  (626 156)  (626 156)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 156)  (627 156)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 156)  (628 156)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 156)  (629 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 156)  (631 156)  routing T_12_9.lc_trk_g0_5 <X> T_12_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 156)  (632 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 156)  (637 156)  LC_6 Logic Functioning bit
 (38 12)  (638 156)  (638 156)  LC_6 Logic Functioning bit
 (41 12)  (641 156)  (641 156)  LC_6 Logic Functioning bit
 (42 12)  (642 156)  (642 156)  LC_6 Logic Functioning bit
 (51 12)  (651 156)  (651 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (613 157)  (613 157)  routing T_12_9.sp4_v_t_43 <X> T_12_9.sp4_h_r_11
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (628 157)  (628 157)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 157)  (629 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 157)  (632 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 157)  (633 157)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.input_2_6
 (35 13)  (635 157)  (635 157)  routing T_12_9.lc_trk_g2_2 <X> T_12_9.input_2_6
 (38 13)  (638 157)  (638 157)  LC_6 Logic Functioning bit
 (39 13)  (639 157)  (639 157)  LC_6 Logic Functioning bit
 (42 13)  (642 157)  (642 157)  LC_6 Logic Functioning bit
 (43 13)  (643 157)  (643 157)  LC_6 Logic Functioning bit
 (8 14)  (608 158)  (608 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (9 14)  (609 158)  (609 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (10 14)  (610 158)  (610 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (14 14)  (614 158)  (614 158)  routing T_12_9.rgt_op_4 <X> T_12_9.lc_trk_g3_4
 (17 14)  (617 158)  (617 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (625 158)  (625 158)  routing T_12_9.wire_logic_cluster/lc_6/out <X> T_12_9.lc_trk_g3_6
 (27 14)  (627 158)  (627 158)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 158)  (629 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 158)  (631 158)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 158)  (632 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 158)  (633 158)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 158)  (634 158)  routing T_12_9.lc_trk_g3_5 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 158)  (636 158)  LC_7 Logic Functioning bit
 (39 14)  (639 158)  (639 158)  LC_7 Logic Functioning bit
 (41 14)  (641 158)  (641 158)  LC_7 Logic Functioning bit
 (42 14)  (642 158)  (642 158)  LC_7 Logic Functioning bit
 (50 14)  (650 158)  (650 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (615 159)  (615 159)  routing T_12_9.rgt_op_4 <X> T_12_9.lc_trk_g3_4
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 159)  (622 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (630 159)  (630 159)  routing T_12_9.lc_trk_g1_3 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 159)  (636 159)  LC_7 Logic Functioning bit
 (39 15)  (639 159)  (639 159)  LC_7 Logic Functioning bit
 (41 15)  (641 159)  (641 159)  LC_7 Logic Functioning bit
 (42 15)  (642 159)  (642 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (29 0)  (683 144)  (683 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 144)  (684 144)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 144)  (686 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 144)  (687 144)  routing T_13_9.lc_trk_g2_1 <X> T_13_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (37 0)  (691 144)  (691 144)  LC_0 Logic Functioning bit
 (39 0)  (693 144)  (693 144)  LC_0 Logic Functioning bit
 (40 0)  (694 144)  (694 144)  LC_0 Logic Functioning bit
 (42 0)  (696 144)  (696 144)  LC_0 Logic Functioning bit
 (43 0)  (697 144)  (697 144)  LC_0 Logic Functioning bit
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 145)  (682 145)  routing T_13_9.lc_trk_g2_2 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 145)  (684 145)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 145)  (686 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 145)  (688 145)  routing T_13_9.lc_trk_g1_1 <X> T_13_9.input_2_0
 (36 1)  (690 145)  (690 145)  LC_0 Logic Functioning bit
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (40 1)  (694 145)  (694 145)  LC_0 Logic Functioning bit
 (43 1)  (697 145)  (697 145)  LC_0 Logic Functioning bit
 (22 2)  (676 146)  (676 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 146)  (677 146)  routing T_13_9.sp4_v_b_23 <X> T_13_9.lc_trk_g0_7
 (24 2)  (678 146)  (678 146)  routing T_13_9.sp4_v_b_23 <X> T_13_9.lc_trk_g0_7
 (27 2)  (681 146)  (681 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 146)  (682 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 146)  (683 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 146)  (686 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 146)  (688 146)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 146)  (689 146)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (39 2)  (693 146)  (693 146)  LC_1 Logic Functioning bit
 (40 2)  (694 146)  (694 146)  LC_1 Logic Functioning bit
 (42 2)  (696 146)  (696 146)  LC_1 Logic Functioning bit
 (31 3)  (685 147)  (685 147)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 147)  (686 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 147)  (687 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (34 3)  (688 147)  (688 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (35 3)  (689 147)  (689 147)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_1
 (39 3)  (693 147)  (693 147)  LC_1 Logic Functioning bit
 (40 3)  (694 147)  (694 147)  LC_1 Logic Functioning bit
 (42 3)  (696 147)  (696 147)  LC_1 Logic Functioning bit
 (14 4)  (668 148)  (668 148)  routing T_13_9.wire_logic_cluster/lc_0/out <X> T_13_9.lc_trk_g1_0
 (15 4)  (669 148)  (669 148)  routing T_13_9.sp4_h_r_9 <X> T_13_9.lc_trk_g1_1
 (16 4)  (670 148)  (670 148)  routing T_13_9.sp4_h_r_9 <X> T_13_9.lc_trk_g1_1
 (17 4)  (671 148)  (671 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 148)  (672 148)  routing T_13_9.sp4_h_r_9 <X> T_13_9.lc_trk_g1_1
 (21 4)  (675 148)  (675 148)  routing T_13_9.bnr_op_3 <X> T_13_9.lc_trk_g1_3
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (681 148)  (681 148)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 148)  (682 148)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 148)  (683 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 148)  (684 148)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 148)  (685 148)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 148)  (686 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 148)  (688 148)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 148)  (694 148)  LC_2 Logic Functioning bit
 (42 4)  (696 148)  (696 148)  LC_2 Logic Functioning bit
 (17 5)  (671 149)  (671 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (675 149)  (675 149)  routing T_13_9.bnr_op_3 <X> T_13_9.lc_trk_g1_3
 (26 5)  (680 149)  (680 149)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 149)  (681 149)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 149)  (683 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 149)  (684 149)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 149)  (685 149)  routing T_13_9.lc_trk_g1_6 <X> T_13_9.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 149)  (694 149)  LC_2 Logic Functioning bit
 (41 5)  (695 149)  (695 149)  LC_2 Logic Functioning bit
 (42 5)  (696 149)  (696 149)  LC_2 Logic Functioning bit
 (43 5)  (697 149)  (697 149)  LC_2 Logic Functioning bit
 (5 6)  (659 150)  (659 150)  routing T_13_9.sp4_v_t_44 <X> T_13_9.sp4_h_l_38
 (25 6)  (679 150)  (679 150)  routing T_13_9.bnr_op_6 <X> T_13_9.lc_trk_g1_6
 (26 6)  (680 150)  (680 150)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 150)  (681 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 150)  (682 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 150)  (684 150)  routing T_13_9.lc_trk_g3_5 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 150)  (688 150)  routing T_13_9.lc_trk_g1_1 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 150)  (690 150)  LC_3 Logic Functioning bit
 (37 6)  (691 150)  (691 150)  LC_3 Logic Functioning bit
 (38 6)  (692 150)  (692 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (40 6)  (694 150)  (694 150)  LC_3 Logic Functioning bit
 (41 6)  (695 150)  (695 150)  LC_3 Logic Functioning bit
 (43 6)  (697 150)  (697 150)  LC_3 Logic Functioning bit
 (50 6)  (704 150)  (704 150)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (658 151)  (658 151)  routing T_13_9.sp4_v_t_44 <X> T_13_9.sp4_h_l_38
 (6 7)  (660 151)  (660 151)  routing T_13_9.sp4_v_t_44 <X> T_13_9.sp4_h_l_38
 (22 7)  (676 151)  (676 151)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 151)  (679 151)  routing T_13_9.bnr_op_6 <X> T_13_9.lc_trk_g1_6
 (26 7)  (680 151)  (680 151)  routing T_13_9.lc_trk_g0_7 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 151)  (683 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (38 7)  (692 151)  (692 151)  LC_3 Logic Functioning bit
 (39 7)  (693 151)  (693 151)  LC_3 Logic Functioning bit
 (40 7)  (694 151)  (694 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (43 7)  (697 151)  (697 151)  LC_3 Logic Functioning bit
 (17 8)  (671 152)  (671 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 152)  (672 152)  routing T_13_9.wire_logic_cluster/lc_1/out <X> T_13_9.lc_trk_g2_1
 (27 8)  (681 152)  (681 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 152)  (682 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 152)  (683 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 152)  (684 152)  routing T_13_9.lc_trk_g3_4 <X> T_13_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 152)  (686 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 152)  (688 152)  routing T_13_9.lc_trk_g1_0 <X> T_13_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (37 8)  (691 152)  (691 152)  LC_4 Logic Functioning bit
 (50 8)  (704 152)  (704 152)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 152)  (705 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (676 153)  (676 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 153)  (678 153)  routing T_13_9.tnr_op_2 <X> T_13_9.lc_trk_g2_2
 (26 9)  (680 153)  (680 153)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 153)  (681 153)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 153)  (682 153)  routing T_13_9.lc_trk_g3_3 <X> T_13_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 153)  (683 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (38 9)  (692 153)  (692 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (40 9)  (694 153)  (694 153)  LC_4 Logic Functioning bit
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (42 9)  (696 153)  (696 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (15 12)  (669 156)  (669 156)  routing T_13_9.rgt_op_1 <X> T_13_9.lc_trk_g3_1
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 156)  (672 156)  routing T_13_9.rgt_op_1 <X> T_13_9.lc_trk_g3_1
 (22 12)  (676 156)  (676 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 156)  (678 156)  routing T_13_9.tnr_op_3 <X> T_13_9.lc_trk_g3_3
 (14 14)  (668 158)  (668 158)  routing T_13_9.rgt_op_4 <X> T_13_9.lc_trk_g3_4
 (15 14)  (669 158)  (669 158)  routing T_13_9.rgt_op_5 <X> T_13_9.lc_trk_g3_5
 (17 14)  (671 158)  (671 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 158)  (672 158)  routing T_13_9.rgt_op_5 <X> T_13_9.lc_trk_g3_5
 (19 14)  (673 158)  (673 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (27 14)  (681 158)  (681 158)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 158)  (682 158)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 158)  (683 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 158)  (686 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 158)  (688 158)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 158)  (689 158)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_7
 (37 14)  (691 158)  (691 158)  LC_7 Logic Functioning bit
 (38 14)  (692 158)  (692 158)  LC_7 Logic Functioning bit
 (39 14)  (693 158)  (693 158)  LC_7 Logic Functioning bit
 (40 14)  (694 158)  (694 158)  LC_7 Logic Functioning bit
 (41 14)  (695 158)  (695 158)  LC_7 Logic Functioning bit
 (42 14)  (696 158)  (696 158)  LC_7 Logic Functioning bit
 (43 14)  (697 158)  (697 158)  LC_7 Logic Functioning bit
 (15 15)  (669 159)  (669 159)  routing T_13_9.rgt_op_4 <X> T_13_9.lc_trk_g3_4
 (17 15)  (671 159)  (671 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 159)  (676 159)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 159)  (678 159)  routing T_13_9.tnr_op_6 <X> T_13_9.lc_trk_g3_6
 (31 15)  (685 159)  (685 159)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 159)  (686 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 159)  (687 159)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_7
 (34 15)  (688 159)  (688 159)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_7
 (35 15)  (689 159)  (689 159)  routing T_13_9.lc_trk_g3_6 <X> T_13_9.input_2_7
 (37 15)  (691 159)  (691 159)  LC_7 Logic Functioning bit
 (38 15)  (692 159)  (692 159)  LC_7 Logic Functioning bit
 (39 15)  (693 159)  (693 159)  LC_7 Logic Functioning bit
 (40 15)  (694 159)  (694 159)  LC_7 Logic Functioning bit
 (41 15)  (695 159)  (695 159)  LC_7 Logic Functioning bit
 (42 15)  (696 159)  (696 159)  LC_7 Logic Functioning bit
 (43 15)  (697 159)  (697 159)  LC_7 Logic Functioning bit


LogicTile_14_9

 (27 0)  (735 144)  (735 144)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 144)  (738 144)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 144)  (741 144)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 144)  (742 144)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 144)  (745 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (40 0)  (748 144)  (748 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (42 0)  (750 144)  (750 144)  LC_0 Logic Functioning bit
 (27 1)  (735 145)  (735 145)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 145)  (736 145)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 145)  (738 145)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 145)  (739 145)  routing T_14_9.lc_trk_g3_2 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 145)  (740 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 145)  (742 145)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.input_2_0
 (35 1)  (743 145)  (743 145)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.input_2_0
 (38 1)  (746 145)  (746 145)  LC_0 Logic Functioning bit
 (40 1)  (748 145)  (748 145)  LC_0 Logic Functioning bit
 (41 1)  (749 145)  (749 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (43 1)  (751 145)  (751 145)  LC_0 Logic Functioning bit
 (0 2)  (708 146)  (708 146)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (1 2)  (709 146)  (709 146)  routing T_14_9.glb_netwk_6 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 146)  (716 146)  routing T_14_9.sp4_h_r_5 <X> T_14_9.sp4_h_l_36
 (10 2)  (718 146)  (718 146)  routing T_14_9.sp4_h_r_5 <X> T_14_9.sp4_h_l_36
 (31 2)  (739 146)  (739 146)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 146)  (740 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 146)  (741 146)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 146)  (744 146)  LC_1 Logic Functioning bit
 (37 2)  (745 146)  (745 146)  LC_1 Logic Functioning bit
 (38 2)  (746 146)  (746 146)  LC_1 Logic Functioning bit
 (39 2)  (747 146)  (747 146)  LC_1 Logic Functioning bit
 (45 2)  (753 146)  (753 146)  LC_1 Logic Functioning bit
 (31 3)  (739 147)  (739 147)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 147)  (744 147)  LC_1 Logic Functioning bit
 (37 3)  (745 147)  (745 147)  LC_1 Logic Functioning bit
 (38 3)  (746 147)  (746 147)  LC_1 Logic Functioning bit
 (39 3)  (747 147)  (747 147)  LC_1 Logic Functioning bit
 (0 4)  (708 148)  (708 148)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (1 4)  (709 148)  (709 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 148)  (730 148)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 148)  (732 148)  routing T_14_9.bot_op_3 <X> T_14_9.lc_trk_g1_3
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 148)  (741 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 148)  (742 148)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 148)  (744 148)  LC_2 Logic Functioning bit
 (37 4)  (745 148)  (745 148)  LC_2 Logic Functioning bit
 (38 4)  (746 148)  (746 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (45 4)  (753 148)  (753 148)  LC_2 Logic Functioning bit
 (46 4)  (754 148)  (754 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (708 149)  (708 149)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (1 5)  (709 149)  (709 149)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_7/cen
 (22 5)  (730 149)  (730 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 149)  (732 149)  routing T_14_9.top_op_2 <X> T_14_9.lc_trk_g1_2
 (25 5)  (733 149)  (733 149)  routing T_14_9.top_op_2 <X> T_14_9.lc_trk_g1_2
 (36 5)  (744 149)  (744 149)  LC_2 Logic Functioning bit
 (37 5)  (745 149)  (745 149)  LC_2 Logic Functioning bit
 (38 5)  (746 149)  (746 149)  LC_2 Logic Functioning bit
 (39 5)  (747 149)  (747 149)  LC_2 Logic Functioning bit
 (17 6)  (725 150)  (725 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 150)  (726 150)  routing T_14_9.wire_logic_cluster/lc_5/out <X> T_14_9.lc_trk_g1_5
 (22 7)  (730 151)  (730 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 151)  (732 151)  routing T_14_9.top_op_6 <X> T_14_9.lc_trk_g1_6
 (25 7)  (733 151)  (733 151)  routing T_14_9.top_op_6 <X> T_14_9.lc_trk_g1_6
 (15 8)  (723 152)  (723 152)  routing T_14_9.tnr_op_1 <X> T_14_9.lc_trk_g2_1
 (17 8)  (725 152)  (725 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (734 152)  (734 152)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 152)  (735 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 152)  (736 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 152)  (738 152)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 152)  (739 152)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 152)  (742 152)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 152)  (745 152)  LC_4 Logic Functioning bit
 (39 8)  (747 152)  (747 152)  LC_4 Logic Functioning bit
 (40 8)  (748 152)  (748 152)  LC_4 Logic Functioning bit
 (42 8)  (750 152)  (750 152)  LC_4 Logic Functioning bit
 (51 8)  (759 152)  (759 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (715 153)  (715 153)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (730 153)  (730 153)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 153)  (732 153)  routing T_14_9.tnr_op_2 <X> T_14_9.lc_trk_g2_2
 (27 9)  (735 153)  (735 153)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 153)  (737 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 153)  (738 153)  routing T_14_9.lc_trk_g3_6 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 153)  (739 153)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (43 9)  (751 153)  (751 153)  LC_4 Logic Functioning bit
 (5 10)  (713 154)  (713 154)  routing T_14_9.sp4_v_t_37 <X> T_14_9.sp4_h_l_43
 (25 10)  (733 154)  (733 154)  routing T_14_9.rgt_op_6 <X> T_14_9.lc_trk_g2_6
 (31 10)  (739 154)  (739 154)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 154)  (741 154)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (37 10)  (745 154)  (745 154)  LC_5 Logic Functioning bit
 (38 10)  (746 154)  (746 154)  LC_5 Logic Functioning bit
 (39 10)  (747 154)  (747 154)  LC_5 Logic Functioning bit
 (45 10)  (753 154)  (753 154)  LC_5 Logic Functioning bit
 (51 10)  (759 154)  (759 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (712 155)  (712 155)  routing T_14_9.sp4_v_t_37 <X> T_14_9.sp4_h_l_43
 (6 11)  (714 155)  (714 155)  routing T_14_9.sp4_v_t_37 <X> T_14_9.sp4_h_l_43
 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (730 155)  (730 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 155)  (732 155)  routing T_14_9.rgt_op_6 <X> T_14_9.lc_trk_g2_6
 (31 11)  (739 155)  (739 155)  routing T_14_9.lc_trk_g2_6 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (38 11)  (746 155)  (746 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 156)  (726 156)  routing T_14_9.wire_logic_cluster/lc_1/out <X> T_14_9.lc_trk_g3_1
 (22 12)  (730 156)  (730 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 156)  (733 156)  routing T_14_9.wire_logic_cluster/lc_2/out <X> T_14_9.lc_trk_g3_2
 (31 12)  (739 156)  (739 156)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 156)  (741 156)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 156)  (742 156)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 156)  (744 156)  LC_6 Logic Functioning bit
 (37 12)  (745 156)  (745 156)  LC_6 Logic Functioning bit
 (38 12)  (746 156)  (746 156)  LC_6 Logic Functioning bit
 (39 12)  (747 156)  (747 156)  LC_6 Logic Functioning bit
 (45 12)  (753 156)  (753 156)  LC_6 Logic Functioning bit
 (51 12)  (759 156)  (759 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (723 157)  (723 157)  routing T_14_9.tnr_op_0 <X> T_14_9.lc_trk_g3_0
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (730 157)  (730 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 157)  (744 157)  LC_6 Logic Functioning bit
 (37 13)  (745 157)  (745 157)  LC_6 Logic Functioning bit
 (38 13)  (746 157)  (746 157)  LC_6 Logic Functioning bit
 (39 13)  (747 157)  (747 157)  LC_6 Logic Functioning bit
 (48 13)  (756 157)  (756 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (759 157)  (759 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (709 158)  (709 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 158)  (713 158)  routing T_14_9.sp4_v_t_38 <X> T_14_9.sp4_h_l_44
 (12 14)  (720 158)  (720 158)  routing T_14_9.sp4_v_t_40 <X> T_14_9.sp4_h_l_46
 (14 14)  (722 158)  (722 158)  routing T_14_9.rgt_op_4 <X> T_14_9.lc_trk_g3_4
 (25 14)  (733 158)  (733 158)  routing T_14_9.wire_logic_cluster/lc_6/out <X> T_14_9.lc_trk_g3_6
 (28 14)  (736 158)  (736 158)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 158)  (737 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 158)  (739 158)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 158)  (742 158)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 158)  (746 158)  LC_7 Logic Functioning bit
 (39 14)  (747 158)  (747 158)  LC_7 Logic Functioning bit
 (40 14)  (748 158)  (748 158)  LC_7 Logic Functioning bit
 (42 14)  (750 158)  (750 158)  LC_7 Logic Functioning bit
 (43 14)  (751 158)  (751 158)  LC_7 Logic Functioning bit
 (4 15)  (712 159)  (712 159)  routing T_14_9.sp4_v_t_38 <X> T_14_9.sp4_h_l_44
 (6 15)  (714 159)  (714 159)  routing T_14_9.sp4_v_t_38 <X> T_14_9.sp4_h_l_44
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (719 159)  (719 159)  routing T_14_9.sp4_v_t_40 <X> T_14_9.sp4_h_l_46
 (13 15)  (721 159)  (721 159)  routing T_14_9.sp4_v_t_40 <X> T_14_9.sp4_h_l_46
 (15 15)  (723 159)  (723 159)  routing T_14_9.rgt_op_4 <X> T_14_9.lc_trk_g3_4
 (17 15)  (725 159)  (725 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 159)  (730 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (736 159)  (736 159)  routing T_14_9.lc_trk_g2_1 <X> T_14_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 159)  (737 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 159)  (738 159)  routing T_14_9.lc_trk_g2_2 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 159)  (740 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 159)  (742 159)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.input_2_7
 (35 15)  (743 159)  (743 159)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.input_2_7
 (36 15)  (744 159)  (744 159)  LC_7 Logic Functioning bit
 (37 15)  (745 159)  (745 159)  LC_7 Logic Functioning bit
 (38 15)  (746 159)  (746 159)  LC_7 Logic Functioning bit
 (40 15)  (748 159)  (748 159)  LC_7 Logic Functioning bit
 (41 15)  (749 159)  (749 159)  LC_7 Logic Functioning bit
 (42 15)  (750 159)  (750 159)  LC_7 Logic Functioning bit
 (48 15)  (756 159)  (756 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_9

 (26 0)  (788 144)  (788 144)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 144)  (789 144)  routing T_15_9.lc_trk_g1_0 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 144)  (793 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 144)  (795 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 144)  (797 144)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_0
 (41 0)  (803 144)  (803 144)  LC_0 Logic Functioning bit
 (43 0)  (805 144)  (805 144)  LC_0 Logic Functioning bit
 (44 0)  (806 144)  (806 144)  LC_0 Logic Functioning bit
 (45 0)  (807 144)  (807 144)  LC_0 Logic Functioning bit
 (46 0)  (808 144)  (808 144)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (791 145)  (791 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 145)  (793 145)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 145)  (794 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 145)  (795 145)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_0
 (35 1)  (797 145)  (797 145)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_0
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (43 1)  (805 145)  (805 145)  LC_0 Logic Functioning bit
 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (763 146)  (763 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 146)  (788 146)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 146)  (789 146)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (43 2)  (805 146)  (805 146)  LC_1 Logic Functioning bit
 (44 2)  (806 146)  (806 146)  LC_1 Logic Functioning bit
 (45 2)  (807 146)  (807 146)  LC_1 Logic Functioning bit
 (47 2)  (809 146)  (809 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (776 147)  (776 147)  routing T_15_9.sp4_r_v_b_28 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (789 147)  (789 147)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (37 3)  (799 147)  (799 147)  LC_1 Logic Functioning bit
 (38 3)  (800 147)  (800 147)  LC_1 Logic Functioning bit
 (39 3)  (801 147)  (801 147)  LC_1 Logic Functioning bit
 (41 3)  (803 147)  (803 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (51 3)  (813 147)  (813 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (776 148)  (776 148)  routing T_15_9.sp4_h_l_5 <X> T_15_9.lc_trk_g1_0
 (17 4)  (779 148)  (779 148)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 148)  (780 148)  routing T_15_9.wire_logic_cluster/lc_1/out <X> T_15_9.lc_trk_g1_1
 (21 4)  (783 148)  (783 148)  routing T_15_9.wire_logic_cluster/lc_3/out <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 148)  (787 148)  routing T_15_9.wire_logic_cluster/lc_2/out <X> T_15_9.lc_trk_g1_2
 (26 4)  (788 148)  (788 148)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 148)  (789 148)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (43 4)  (805 148)  (805 148)  LC_2 Logic Functioning bit
 (44 4)  (806 148)  (806 148)  LC_2 Logic Functioning bit
 (45 4)  (807 148)  (807 148)  LC_2 Logic Functioning bit
 (14 5)  (776 149)  (776 149)  routing T_15_9.sp4_h_l_5 <X> T_15_9.lc_trk_g1_0
 (15 5)  (777 149)  (777 149)  routing T_15_9.sp4_h_l_5 <X> T_15_9.lc_trk_g1_0
 (16 5)  (778 149)  (778 149)  routing T_15_9.sp4_h_l_5 <X> T_15_9.lc_trk_g1_0
 (17 5)  (779 149)  (779 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (784 149)  (784 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 149)  (792 149)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 149)  (798 149)  LC_2 Logic Functioning bit
 (37 5)  (799 149)  (799 149)  LC_2 Logic Functioning bit
 (38 5)  (800 149)  (800 149)  LC_2 Logic Functioning bit
 (39 5)  (801 149)  (801 149)  LC_2 Logic Functioning bit
 (41 5)  (803 149)  (803 149)  LC_2 Logic Functioning bit
 (43 5)  (805 149)  (805 149)  LC_2 Logic Functioning bit
 (47 5)  (809 149)  (809 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (813 149)  (813 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (788 150)  (788 150)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 150)  (789 150)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (803 150)  (803 150)  LC_3 Logic Functioning bit
 (43 6)  (805 150)  (805 150)  LC_3 Logic Functioning bit
 (44 6)  (806 150)  (806 150)  LC_3 Logic Functioning bit
 (45 6)  (807 150)  (807 150)  LC_3 Logic Functioning bit
 (47 6)  (809 150)  (809 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (776 151)  (776 151)  routing T_15_9.sp4_r_v_b_28 <X> T_15_9.lc_trk_g1_4
 (17 7)  (779 151)  (779 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (789 151)  (789 151)  routing T_15_9.lc_trk_g1_4 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 151)  (792 151)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 151)  (798 151)  LC_3 Logic Functioning bit
 (37 7)  (799 151)  (799 151)  LC_3 Logic Functioning bit
 (38 7)  (800 151)  (800 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (41 7)  (803 151)  (803 151)  LC_3 Logic Functioning bit
 (43 7)  (805 151)  (805 151)  LC_3 Logic Functioning bit
 (47 7)  (809 151)  (809 151)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 151)  (810 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 152)  (789 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 152)  (790 152)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 152)  (791 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (38 8)  (800 152)  (800 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (44 8)  (806 152)  (806 152)  LC_4 Logic Functioning bit
 (7 9)  (769 153)  (769 153)  Column buffer control bit: LH_colbuf_cntl_0

 (40 9)  (802 153)  (802 153)  LC_4 Logic Functioning bit
 (41 9)  (803 153)  (803 153)  LC_4 Logic Functioning bit
 (42 9)  (804 153)  (804 153)  LC_4 Logic Functioning bit
 (43 9)  (805 153)  (805 153)  LC_4 Logic Functioning bit
 (25 10)  (787 154)  (787 154)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g2_6
 (27 10)  (789 154)  (789 154)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 154)  (790 154)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 154)  (791 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 154)  (794 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 154)  (798 154)  LC_5 Logic Functioning bit
 (37 10)  (799 154)  (799 154)  LC_5 Logic Functioning bit
 (38 10)  (800 154)  (800 154)  LC_5 Logic Functioning bit
 (39 10)  (801 154)  (801 154)  LC_5 Logic Functioning bit
 (44 10)  (806 154)  (806 154)  LC_5 Logic Functioning bit
 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 155)  (785 155)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g2_6
 (24 11)  (786 155)  (786 155)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g2_6
 (25 11)  (787 155)  (787 155)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g2_6
 (40 11)  (802 155)  (802 155)  LC_5 Logic Functioning bit
 (41 11)  (803 155)  (803 155)  LC_5 Logic Functioning bit
 (42 11)  (804 155)  (804 155)  LC_5 Logic Functioning bit
 (43 11)  (805 155)  (805 155)  LC_5 Logic Functioning bit
 (15 12)  (777 156)  (777 156)  routing T_15_9.tnl_op_1 <X> T_15_9.lc_trk_g3_1
 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 156)  (786 156)  routing T_15_9.tnl_op_3 <X> T_15_9.lc_trk_g3_3
 (27 12)  (789 156)  (789 156)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 156)  (790 156)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 156)  (791 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 156)  (792 156)  routing T_15_9.lc_trk_g3_4 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 156)  (794 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 156)  (798 156)  LC_6 Logic Functioning bit
 (37 12)  (799 156)  (799 156)  LC_6 Logic Functioning bit
 (38 12)  (800 156)  (800 156)  LC_6 Logic Functioning bit
 (39 12)  (801 156)  (801 156)  LC_6 Logic Functioning bit
 (44 12)  (806 156)  (806 156)  LC_6 Logic Functioning bit
 (14 13)  (776 157)  (776 157)  routing T_15_9.tnl_op_0 <X> T_15_9.lc_trk_g3_0
 (15 13)  (777 157)  (777 157)  routing T_15_9.tnl_op_0 <X> T_15_9.lc_trk_g3_0
 (17 13)  (779 157)  (779 157)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (780 157)  (780 157)  routing T_15_9.tnl_op_1 <X> T_15_9.lc_trk_g3_1
 (21 13)  (783 157)  (783 157)  routing T_15_9.tnl_op_3 <X> T_15_9.lc_trk_g3_3
 (40 13)  (802 157)  (802 157)  LC_6 Logic Functioning bit
 (41 13)  (803 157)  (803 157)  LC_6 Logic Functioning bit
 (42 13)  (804 157)  (804 157)  LC_6 Logic Functioning bit
 (43 13)  (805 157)  (805 157)  LC_6 Logic Functioning bit
 (1 14)  (763 158)  (763 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 158)  (787 158)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g3_6
 (27 14)  (789 158)  (789 158)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 158)  (790 158)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 158)  (791 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 158)  (794 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 158)  (798 158)  LC_7 Logic Functioning bit
 (37 14)  (799 158)  (799 158)  LC_7 Logic Functioning bit
 (38 14)  (800 158)  (800 158)  LC_7 Logic Functioning bit
 (39 14)  (801 158)  (801 158)  LC_7 Logic Functioning bit
 (44 14)  (806 158)  (806 158)  LC_7 Logic Functioning bit
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (776 159)  (776 159)  routing T_15_9.tnl_op_4 <X> T_15_9.lc_trk_g3_4
 (15 15)  (777 159)  (777 159)  routing T_15_9.tnl_op_4 <X> T_15_9.lc_trk_g3_4
 (17 15)  (779 159)  (779 159)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (784 159)  (784 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 159)  (785 159)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g3_6
 (24 15)  (786 159)  (786 159)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g3_6
 (25 15)  (787 159)  (787 159)  routing T_15_9.sp4_h_r_46 <X> T_15_9.lc_trk_g3_6
 (30 15)  (792 159)  (792 159)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 159)  (802 159)  LC_7 Logic Functioning bit
 (41 15)  (803 159)  (803 159)  LC_7 Logic Functioning bit
 (42 15)  (804 159)  (804 159)  LC_7 Logic Functioning bit
 (43 15)  (805 159)  (805 159)  LC_7 Logic Functioning bit


LogicTile_16_9

 (21 0)  (837 144)  (837 144)  routing T_16_9.lft_op_3 <X> T_16_9.lc_trk_g0_3
 (22 0)  (838 144)  (838 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 144)  (840 144)  routing T_16_9.lft_op_3 <X> T_16_9.lc_trk_g0_3
 (25 0)  (841 144)  (841 144)  routing T_16_9.lft_op_2 <X> T_16_9.lc_trk_g0_2
 (22 1)  (838 145)  (838 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 145)  (840 145)  routing T_16_9.lft_op_2 <X> T_16_9.lc_trk_g0_2
 (3 2)  (819 146)  (819 146)  routing T_16_9.sp12_v_t_23 <X> T_16_9.sp12_h_l_23
 (5 2)  (821 146)  (821 146)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_h_l_37
 (4 3)  (820 147)  (820 147)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_h_l_37
 (14 4)  (830 148)  (830 148)  routing T_16_9.lft_op_0 <X> T_16_9.lc_trk_g1_0
 (15 4)  (831 148)  (831 148)  routing T_16_9.lft_op_1 <X> T_16_9.lc_trk_g1_1
 (17 4)  (833 148)  (833 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 148)  (834 148)  routing T_16_9.lft_op_1 <X> T_16_9.lc_trk_g1_1
 (15 5)  (831 149)  (831 149)  routing T_16_9.lft_op_0 <X> T_16_9.lc_trk_g1_0
 (17 5)  (833 149)  (833 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 8)  (843 152)  (843 152)  routing T_16_9.lc_trk_g1_0 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 152)  (852 152)  LC_4 Logic Functioning bit
 (27 9)  (843 153)  (843 153)  routing T_16_9.lc_trk_g1_1 <X> T_16_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 153)  (845 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 153)  (847 153)  routing T_16_9.lc_trk_g0_3 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 153)  (848 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 153)  (851 153)  routing T_16_9.lc_trk_g0_2 <X> T_16_9.input_2_4
 (36 9)  (852 153)  (852 153)  LC_4 Logic Functioning bit
 (37 9)  (853 153)  (853 153)  LC_4 Logic Functioning bit
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (824 159)  (824 159)  routing T_16_9.sp4_h_l_47 <X> T_16_9.sp4_v_t_47
 (12 15)  (828 159)  (828 159)  routing T_16_9.sp4_h_l_46 <X> T_16_9.sp4_v_t_46


LogicTile_17_9

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 146)  (877 146)  routing T_17_9.sp12_v_t_23 <X> T_17_9.sp12_h_l_23
 (26 2)  (900 146)  (900 146)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g1_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 146)  (907 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 146)  (908 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (42 2)  (916 146)  (916 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (45 2)  (919 146)  (919 146)  LC_1 Logic Functioning bit
 (52 2)  (926 146)  (926 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (900 147)  (900 147)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 147)  (902 147)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 147)  (906 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 147)  (907 147)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.input_2_1
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (53 3)  (927 147)  (927 147)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (889 148)  (889 148)  routing T_17_9.top_op_1 <X> T_17_9.lc_trk_g1_1
 (17 4)  (891 148)  (891 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (892 149)  (892 149)  routing T_17_9.top_op_1 <X> T_17_9.lc_trk_g1_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 152)  (892 152)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g2_1
 (21 10)  (895 154)  (895 154)  routing T_17_9.rgt_op_7 <X> T_17_9.lc_trk_g2_7
 (22 10)  (896 154)  (896 154)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 154)  (898 154)  routing T_17_9.rgt_op_7 <X> T_17_9.lc_trk_g2_7
 (7 11)  (881 155)  (881 155)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (888 155)  (888 155)  routing T_17_9.tnl_op_4 <X> T_17_9.lc_trk_g2_4
 (15 11)  (889 155)  (889 155)  routing T_17_9.tnl_op_4 <X> T_17_9.lc_trk_g2_4
 (17 11)  (891 155)  (891 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 12)  (889 156)  (889 156)  routing T_17_9.tnr_op_1 <X> T_17_9.lc_trk_g3_1
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 158)  (874 158)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g2_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (1 2)  (929 146)  (929 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (943 148)  (943 148)  routing T_18_9.top_op_1 <X> T_18_9.lc_trk_g1_1
 (17 4)  (945 148)  (945 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (946 149)  (946 149)  routing T_18_9.top_op_1 <X> T_18_9.lc_trk_g1_1
 (16 6)  (944 150)  (944 150)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (17 6)  (945 150)  (945 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 150)  (946 150)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (18 7)  (946 151)  (946 151)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (10 8)  (938 152)  (938 152)  routing T_18_9.sp4_v_t_39 <X> T_18_9.sp4_h_r_7
 (21 10)  (949 154)  (949 154)  routing T_18_9.wire_logic_cluster/lc_7/out <X> T_18_9.lc_trk_g2_7
 (22 10)  (950 154)  (950 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (2 12)  (930 156)  (930 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (943 156)  (943 156)  routing T_18_9.tnl_op_1 <X> T_18_9.lc_trk_g3_1
 (17 12)  (945 156)  (945 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (946 157)  (946 157)  routing T_18_9.tnl_op_1 <X> T_18_9.lc_trk_g3_1
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (26 14)  (954 158)  (954 158)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 158)  (955 158)  routing T_18_9.lc_trk_g3_1 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 158)  (956 158)  routing T_18_9.lc_trk_g3_1 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 158)  (957 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 158)  (960 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 158)  (962 158)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 158)  (969 158)  LC_7 Logic Functioning bit
 (43 14)  (971 158)  (971 158)  LC_7 Logic Functioning bit
 (45 14)  (973 158)  (973 158)  LC_7 Logic Functioning bit
 (48 14)  (976 158)  (976 158)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (980 158)  (980 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (928 159)  (928 159)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 159)  (929 159)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (954 159)  (954 159)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 159)  (956 159)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 159)  (957 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 159)  (964 159)  LC_7 Logic Functioning bit
 (37 15)  (965 159)  (965 159)  LC_7 Logic Functioning bit
 (38 15)  (966 159)  (966 159)  LC_7 Logic Functioning bit
 (39 15)  (967 159)  (967 159)  LC_7 Logic Functioning bit
 (40 15)  (968 159)  (968 159)  LC_7 Logic Functioning bit
 (42 15)  (970 159)  (970 159)  LC_7 Logic Functioning bit


LogicTile_19_9

 (7 11)  (989 155)  (989 155)  Column buffer control bit: LH_colbuf_cntl_2

 (19 11)  (1001 155)  (1001 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (22 0)  (1058 144)  (1058 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1057 145)  (1057 145)  routing T_20_9.sp4_r_v_b_32 <X> T_20_9.lc_trk_g0_3
 (13 5)  (1049 149)  (1049 149)  routing T_20_9.sp4_v_t_37 <X> T_20_9.sp4_h_r_5
 (17 8)  (1053 152)  (1053 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1062 152)  (1062 152)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 152)  (1063 152)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 152)  (1064 152)  routing T_20_9.lc_trk_g3_0 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 152)  (1065 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 152)  (1068 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 152)  (1072 152)  LC_4 Logic Functioning bit
 (37 8)  (1073 152)  (1073 152)  LC_4 Logic Functioning bit
 (38 8)  (1074 152)  (1074 152)  LC_4 Logic Functioning bit
 (39 8)  (1075 152)  (1075 152)  LC_4 Logic Functioning bit
 (41 8)  (1077 152)  (1077 152)  LC_4 Logic Functioning bit
 (43 8)  (1079 152)  (1079 152)  LC_4 Logic Functioning bit
 (18 9)  (1054 153)  (1054 153)  routing T_20_9.sp4_r_v_b_33 <X> T_20_9.lc_trk_g2_1
 (27 9)  (1063 153)  (1063 153)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 153)  (1064 153)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 153)  (1065 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 153)  (1067 153)  routing T_20_9.lc_trk_g0_3 <X> T_20_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 153)  (1072 153)  LC_4 Logic Functioning bit
 (38 9)  (1074 153)  (1074 153)  LC_4 Logic Functioning bit
 (25 10)  (1061 154)  (1061 154)  routing T_20_9.sp4_h_r_46 <X> T_20_9.lc_trk_g2_6
 (7 11)  (1043 155)  (1043 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1058 155)  (1058 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 155)  (1059 155)  routing T_20_9.sp4_h_r_46 <X> T_20_9.lc_trk_g2_6
 (24 11)  (1060 155)  (1060 155)  routing T_20_9.sp4_h_r_46 <X> T_20_9.lc_trk_g2_6
 (25 11)  (1061 155)  (1061 155)  routing T_20_9.sp4_h_r_46 <X> T_20_9.lc_trk_g2_6
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1050 157)  (1050 157)  routing T_20_9.sp12_v_b_16 <X> T_20_9.lc_trk_g3_0
 (16 13)  (1052 157)  (1052 157)  routing T_20_9.sp12_v_b_16 <X> T_20_9.lc_trk_g3_0
 (17 13)  (1053 157)  (1053 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (5 14)  (1041 158)  (1041 158)  routing T_20_9.sp4_v_t_44 <X> T_20_9.sp4_h_l_44
 (16 14)  (1052 158)  (1052 158)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g3_5
 (17 14)  (1053 158)  (1053 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 158)  (1054 158)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g3_5
 (28 14)  (1064 158)  (1064 158)  routing T_20_9.lc_trk_g2_6 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 158)  (1065 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 158)  (1066 158)  routing T_20_9.lc_trk_g2_6 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 158)  (1067 158)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 158)  (1068 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 158)  (1069 158)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 158)  (1070 158)  routing T_20_9.lc_trk_g3_5 <X> T_20_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 158)  (1072 158)  LC_7 Logic Functioning bit
 (38 14)  (1074 158)  (1074 158)  LC_7 Logic Functioning bit
 (41 14)  (1077 158)  (1077 158)  LC_7 Logic Functioning bit
 (43 14)  (1079 158)  (1079 158)  LC_7 Logic Functioning bit
 (6 15)  (1042 159)  (1042 159)  routing T_20_9.sp4_v_t_44 <X> T_20_9.sp4_h_l_44
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1054 159)  (1054 159)  routing T_20_9.sp4_v_b_37 <X> T_20_9.lc_trk_g3_5
 (28 15)  (1064 159)  (1064 159)  routing T_20_9.lc_trk_g2_1 <X> T_20_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 159)  (1065 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 159)  (1066 159)  routing T_20_9.lc_trk_g2_6 <X> T_20_9.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 159)  (1073 159)  LC_7 Logic Functioning bit
 (39 15)  (1075 159)  (1075 159)  LC_7 Logic Functioning bit
 (41 15)  (1077 159)  (1077 159)  LC_7 Logic Functioning bit
 (43 15)  (1079 159)  (1079 159)  LC_7 Logic Functioning bit


LogicTile_21_9

 (8 7)  (1098 151)  (1098 151)  routing T_21_9.sp4_h_r_10 <X> T_21_9.sp4_v_t_41
 (9 7)  (1099 151)  (1099 151)  routing T_21_9.sp4_h_r_10 <X> T_21_9.sp4_v_t_41
 (10 7)  (1100 151)  (1100 151)  routing T_21_9.sp4_h_r_10 <X> T_21_9.sp4_v_t_41
 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (8 8)  (1152 152)  (1152 152)  routing T_22_9.sp4_h_l_42 <X> T_22_9.sp4_h_r_7
 (8 9)  (1152 153)  (1152 153)  routing T_22_9.sp4_h_l_42 <X> T_22_9.sp4_v_b_7
 (9 9)  (1153 153)  (1153 153)  routing T_22_9.sp4_h_l_42 <X> T_22_9.sp4_v_b_7
 (19 10)  (1163 154)  (1163 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (11 14)  (1155 158)  (1155 158)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46
 (13 14)  (1157 158)  (1157 158)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (1156 159)  (1156 159)  routing T_22_9.sp4_h_r_5 <X> T_22_9.sp4_v_t_46


LogicTile_23_9

 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (9 1)  (1261 145)  (1261 145)  routing T_24_9.sp4_v_t_40 <X> T_24_9.sp4_v_b_1
 (10 1)  (1262 145)  (1262 145)  routing T_24_9.sp4_v_t_40 <X> T_24_9.sp4_v_b_1
 (13 4)  (1265 148)  (1265 148)  routing T_24_9.sp4_h_l_40 <X> T_24_9.sp4_v_b_5
 (11 5)  (1263 149)  (1263 149)  routing T_24_9.sp4_h_l_40 <X> T_24_9.sp4_h_r_5
 (12 5)  (1264 149)  (1264 149)  routing T_24_9.sp4_h_l_40 <X> T_24_9.sp4_v_b_5
 (10 12)  (1262 156)  (1262 156)  routing T_24_9.sp4_v_t_40 <X> T_24_9.sp4_h_r_10
 (7 13)  (1259 157)  (1259 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9

 (13 0)  (1319 144)  (1319 144)  routing T_25_9.sp4_v_t_39 <X> T_25_9.sp4_v_b_2
 (26 0)  (1332 144)  (1332 144)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 145)  (1333 145)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 3)  (1328 147)  (1328 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 147)  (1331 147)  routing T_25_9.sp4_r_v_b_30 <X> T_25_9.lc_trk_g0_6
 (27 3)  (1333 147)  (1333 147)  routing T_25_9.lc_trk_g1_0 <X> T_25_9.input0_1
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (14 4)  (1320 148)  (1320 148)  routing T_25_9.sp4_h_r_16 <X> T_25_9.lc_trk_g1_0
 (22 4)  (1328 148)  (1328 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (8 5)  (1314 149)  (1314 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (10 5)  (1316 149)  (1316 149)  routing T_25_9.sp4_v_t_36 <X> T_25_9.sp4_v_b_4
 (14 5)  (1320 149)  (1320 149)  routing T_25_9.sp4_h_r_16 <X> T_25_9.lc_trk_g1_0
 (15 5)  (1321 149)  (1321 149)  routing T_25_9.sp4_h_r_16 <X> T_25_9.lc_trk_g1_0
 (16 5)  (1322 149)  (1322 149)  routing T_25_9.sp4_h_r_16 <X> T_25_9.lc_trk_g1_0
 (17 5)  (1323 149)  (1323 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (21 5)  (1327 149)  (1327 149)  routing T_25_9.sp4_r_v_b_27 <X> T_25_9.lc_trk_g1_3
 (27 5)  (1333 149)  (1333 149)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.input0_2
 (28 5)  (1334 149)  (1334 149)  routing T_25_9.lc_trk_g3_1 <X> T_25_9.input0_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1327 150)  (1327 150)  routing T_25_9.sp4_h_r_23 <X> T_25_9.lc_trk_g1_7
 (22 6)  (1328 150)  (1328 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (1329 150)  (1329 150)  routing T_25_9.sp4_h_r_23 <X> T_25_9.lc_trk_g1_7
 (24 6)  (1330 150)  (1330 150)  routing T_25_9.sp4_h_r_23 <X> T_25_9.lc_trk_g1_7
 (26 6)  (1332 150)  (1332 150)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_3
 (15 7)  (1321 151)  (1321 151)  routing T_25_9.sp4_v_b_20 <X> T_25_9.lc_trk_g1_4
 (16 7)  (1322 151)  (1322 151)  routing T_25_9.sp4_v_b_20 <X> T_25_9.lc_trk_g1_4
 (17 7)  (1323 151)  (1323 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (18 7)  (1324 151)  (1324 151)  routing T_25_9.sp4_r_v_b_29 <X> T_25_9.lc_trk_g1_5
 (21 7)  (1327 151)  (1327 151)  routing T_25_9.sp4_h_r_23 <X> T_25_9.lc_trk_g1_7
 (26 7)  (1332 151)  (1332 151)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_3
 (27 7)  (1333 151)  (1333 151)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_3
 (28 7)  (1334 151)  (1334 151)  routing T_25_9.lc_trk_g3_6 <X> T_25_9.input0_3
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (4 8)  (1310 152)  (1310 152)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_6
 (26 8)  (1332 152)  (1332 152)  routing T_25_9.lc_trk_g0_6 <X> T_25_9.input0_4
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_5 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g2_5 <X> T_25_9.wire_bram/ram/WDATA_11
 (36 8)  (1342 152)  (1342 152)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (9 9)  (1315 153)  (1315 153)  routing T_25_9.sp4_v_t_42 <X> T_25_9.sp4_v_b_7
 (26 9)  (1332 153)  (1332 153)  routing T_25_9.lc_trk_g0_6 <X> T_25_9.input0_4
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (17 10)  (1323 154)  (1323 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 154)  (1329 154)  routing T_25_9.sp4_v_t_34 <X> T_25_9.lc_trk_g2_7
 (24 10)  (1330 154)  (1330 154)  routing T_25_9.sp4_v_t_34 <X> T_25_9.lc_trk_g2_7
 (26 10)  (1332 154)  (1332 154)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_5
 (35 10)  (1341 154)  (1341 154)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.input2_5
 (18 11)  (1324 155)  (1324 155)  routing T_25_9.sp4_r_v_b_37 <X> T_25_9.lc_trk_g2_5
 (26 11)  (1332 155)  (1332 155)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_5
 (28 11)  (1334 155)  (1334 155)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 155)  (1340 155)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.input2_5
 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_v_t_44 <X> T_25_9.sp4_v_b_9
 (15 12)  (1321 156)  (1321 156)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g3_1
 (16 12)  (1322 156)  (1322 156)  routing T_25_9.sp4_v_b_41 <X> T_25_9.lc_trk_g3_1
 (17 12)  (1323 156)  (1323 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (25 12)  (1331 156)  (1331 156)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (35 12)  (1341 156)  (1341 156)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input2_6
 (22 13)  (1328 157)  (1328 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 157)  (1329 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (24 13)  (1330 157)  (1330 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (25 13)  (1331 157)  (1331 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (26 13)  (1332 157)  (1332 157)  routing T_25_9.lc_trk_g1_3 <X> T_25_9.input0_6
 (27 13)  (1333 157)  (1333 157)  routing T_25_9.lc_trk_g1_3 <X> T_25_9.input0_6
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 157)  (1340 157)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input2_6
 (35 13)  (1341 157)  (1341 157)  routing T_25_9.lc_trk_g1_7 <X> T_25_9.input2_6
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (10 14)  (1316 158)  (1316 158)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_h_l_47
 (14 14)  (1320 158)  (1320 158)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (15 14)  (1321 158)  (1321 158)  routing T_25_9.sp4_h_r_37 <X> T_25_9.lc_trk_g3_5
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp4_h_r_37 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 158)  (1324 158)  routing T_25_9.sp4_h_r_37 <X> T_25_9.lc_trk_g3_5
 (25 14)  (1331 158)  (1331 158)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (35 14)  (1341 158)  (1341 158)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (15 15)  (1321 159)  (1321 159)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (16 15)  (1322 159)  (1322 159)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g3_4
 (17 15)  (1323 159)  (1323 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1328 159)  (1328 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 159)  (1329 159)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (25 15)  (1331 159)  (1331 159)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g3_6
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.input0_7
 (27 15)  (1333 159)  (1333 159)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.input0_7
 (28 15)  (1334 159)  (1334 159)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 159)  (1339 159)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7
 (34 15)  (1340 159)  (1340 159)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7


LogicTile_26_9

 (8 1)  (1356 145)  (1356 145)  routing T_26_9.sp4_h_l_42 <X> T_26_9.sp4_v_b_1
 (9 1)  (1357 145)  (1357 145)  routing T_26_9.sp4_h_l_42 <X> T_26_9.sp4_v_b_1
 (10 1)  (1358 145)  (1358 145)  routing T_26_9.sp4_h_l_42 <X> T_26_9.sp4_v_b_1
 (5 2)  (1353 146)  (1353 146)  routing T_26_9.sp4_v_t_37 <X> T_26_9.sp4_h_l_37
 (8 2)  (1356 146)  (1356 146)  routing T_26_9.sp4_v_t_42 <X> T_26_9.sp4_h_l_36
 (9 2)  (1357 146)  (1357 146)  routing T_26_9.sp4_v_t_42 <X> T_26_9.sp4_h_l_36
 (10 2)  (1358 146)  (1358 146)  routing T_26_9.sp4_v_t_42 <X> T_26_9.sp4_h_l_36
 (6 3)  (1354 147)  (1354 147)  routing T_26_9.sp4_v_t_37 <X> T_26_9.sp4_h_l_37
 (11 4)  (1359 148)  (1359 148)  routing T_26_9.sp4_v_t_39 <X> T_26_9.sp4_v_b_5
 (12 5)  (1360 149)  (1360 149)  routing T_26_9.sp4_v_t_39 <X> T_26_9.sp4_v_b_5
 (4 8)  (1352 152)  (1352 152)  routing T_26_9.sp4_h_l_37 <X> T_26_9.sp4_v_b_6
 (6 8)  (1354 152)  (1354 152)  routing T_26_9.sp4_h_l_37 <X> T_26_9.sp4_v_b_6
 (5 9)  (1353 153)  (1353 153)  routing T_26_9.sp4_h_l_37 <X> T_26_9.sp4_v_b_6
 (8 9)  (1356 153)  (1356 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (9 9)  (1357 153)  (1357 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (10 9)  (1358 153)  (1358 153)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_7
 (4 12)  (1352 156)  (1352 156)  routing T_26_9.sp4_v_t_44 <X> T_26_9.sp4_v_b_9
 (13 12)  (1361 156)  (1361 156)  routing T_26_9.sp4_v_t_46 <X> T_26_9.sp4_v_b_11


LogicTile_27_9



LogicTile_28_9

 (19 9)  (1475 153)  (1475 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8

 (19 6)  (253 134)  (253 134)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (5 0)  (401 128)  (401 128)  routing T_8_8.sp4_v_b_0 <X> T_8_8.sp4_h_r_0
 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 128)  (418 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (422 128)  (422 128)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_0
 (6 1)  (402 129)  (402 129)  routing T_8_8.sp4_v_b_0 <X> T_8_8.sp4_h_r_0
 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 129)  (417 129)  routing T_8_8.sp4_r_v_b_32 <X> T_8_8.lc_trk_g0_3
 (22 1)  (418 129)  (418 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (422 129)  (422 129)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_0
 (28 1)  (424 129)  (424 129)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.input0_0
 (29 1)  (425 129)  (425 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 130)  (411 130)  routing T_8_8.sp4_v_t_8 <X> T_8_8.lc_trk_g0_5
 (16 2)  (412 130)  (412 130)  routing T_8_8.sp4_v_t_8 <X> T_8_8.lc_trk_g0_5
 (17 2)  (413 130)  (413 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (22 2)  (418 130)  (418 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (410 131)  (410 131)  routing T_8_8.sp4_r_v_b_28 <X> T_8_8.lc_trk_g0_4
 (17 3)  (413 131)  (413 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (417 131)  (417 131)  routing T_8_8.sp4_r_v_b_31 <X> T_8_8.lc_trk_g0_7
 (26 3)  (422 131)  (422 131)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.input0_1
 (27 3)  (423 131)  (423 131)  routing T_8_8.lc_trk_g1_2 <X> T_8_8.input0_1
 (29 3)  (425 131)  (425 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (397 132)  (397 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (8 4)  (404 132)  (404 132)  routing T_8_8.sp4_v_b_4 <X> T_8_8.sp4_h_r_4
 (9 4)  (405 132)  (405 132)  routing T_8_8.sp4_v_b_4 <X> T_8_8.sp4_h_r_4
 (17 4)  (413 132)  (413 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (418 132)  (418 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 132)  (419 132)  routing T_8_8.sp4_h_r_3 <X> T_8_8.lc_trk_g1_3
 (24 4)  (420 132)  (420 132)  routing T_8_8.sp4_h_r_3 <X> T_8_8.lc_trk_g1_3
 (0 5)  (396 133)  (396 133)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_bram/ram/WCLKE
 (1 5)  (397 133)  (397 133)  routing T_8_8.lc_trk_g1_3 <X> T_8_8.wire_bram/ram/WCLKE
 (14 5)  (410 133)  (410 133)  routing T_8_8.sp4_r_v_b_24 <X> T_8_8.lc_trk_g1_0
 (17 5)  (413 133)  (413 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (414 133)  (414 133)  routing T_8_8.sp4_r_v_b_25 <X> T_8_8.lc_trk_g1_1
 (21 5)  (417 133)  (417 133)  routing T_8_8.sp4_h_r_3 <X> T_8_8.lc_trk_g1_3
 (22 5)  (418 133)  (418 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 133)  (419 133)  routing T_8_8.sp4_v_t_7 <X> T_8_8.lc_trk_g1_2
 (24 5)  (420 133)  (420 133)  routing T_8_8.sp4_v_t_7 <X> T_8_8.lc_trk_g1_2
 (26 5)  (422 133)  (422 133)  routing T_8_8.lc_trk_g0_2 <X> T_8_8.input0_2
 (29 5)  (425 133)  (425 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (26 6)  (422 134)  (422 134)  routing T_8_8.lc_trk_g0_5 <X> T_8_8.input0_3
 (29 7)  (425 135)  (425 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (26 8)  (422 136)  (422 136)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.input0_4
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (426 136)  (426 136)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (37 8)  (433 136)  (433 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (10 9)  (406 137)  (406 137)  routing T_8_8.sp4_h_r_2 <X> T_8_8.sp4_v_b_7
 (22 9)  (418 137)  (418 137)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (419 137)  (419 137)  routing T_8_8.sp12_v_t_9 <X> T_8_8.lc_trk_g2_2
 (29 9)  (425 137)  (425 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_bram/ram/WDATA_3
 (15 10)  (411 138)  (411 138)  routing T_8_8.sp4_h_r_45 <X> T_8_8.lc_trk_g2_5
 (16 10)  (412 138)  (412 138)  routing T_8_8.sp4_h_r_45 <X> T_8_8.lc_trk_g2_5
 (17 10)  (413 138)  (413 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (414 138)  (414 138)  routing T_8_8.sp4_h_r_45 <X> T_8_8.lc_trk_g2_5
 (21 10)  (417 138)  (417 138)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (22 10)  (418 138)  (418 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 138)  (419 138)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (25 10)  (421 138)  (421 138)  routing T_8_8.sp4_h_l_27 <X> T_8_8.lc_trk_g2_6
 (35 10)  (431 138)  (431 138)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.input2_5
 (18 11)  (414 139)  (414 139)  routing T_8_8.sp4_h_r_45 <X> T_8_8.lc_trk_g2_5
 (21 11)  (417 139)  (417 139)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (22 11)  (418 139)  (418 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (419 139)  (419 139)  routing T_8_8.sp4_h_l_27 <X> T_8_8.lc_trk_g2_6
 (24 11)  (420 139)  (420 139)  routing T_8_8.sp4_h_l_27 <X> T_8_8.lc_trk_g2_6
 (26 11)  (422 139)  (422 139)  routing T_8_8.lc_trk_g0_3 <X> T_8_8.input0_5
 (29 11)  (425 139)  (425 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (32 11)  (428 139)  (428 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (429 139)  (429 139)  routing T_8_8.lc_trk_g2_5 <X> T_8_8.input2_5
 (26 13)  (422 141)  (422 141)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_6
 (28 13)  (424 141)  (424 141)  routing T_8_8.lc_trk_g2_2 <X> T_8_8.input0_6
 (29 13)  (425 141)  (425 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 141)  (428 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 141)  (430 141)  routing T_8_8.lc_trk_g1_1 <X> T_8_8.input2_6
 (0 14)  (396 142)  (396 142)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 142)  (413 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (35 14)  (431 142)  (431 142)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input2_7
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g3_5 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (18 15)  (414 143)  (414 143)  routing T_8_8.sp4_r_v_b_45 <X> T_8_8.lc_trk_g3_5
 (27 15)  (423 143)  (423 143)  routing T_8_8.lc_trk_g1_0 <X> T_8_8.input0_7
 (29 15)  (425 143)  (425 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 143)  (428 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 143)  (429 143)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input2_7
 (35 15)  (431 143)  (431 143)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.input2_7


LogicTile_9_8

 (15 0)  (453 128)  (453 128)  routing T_9_8.top_op_1 <X> T_9_8.lc_trk_g0_1
 (17 0)  (455 128)  (455 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (460 128)  (460 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 128)  (462 128)  routing T_9_8.top_op_3 <X> T_9_8.lc_trk_g0_3
 (15 1)  (453 129)  (453 129)  routing T_9_8.sp4_v_t_5 <X> T_9_8.lc_trk_g0_0
 (16 1)  (454 129)  (454 129)  routing T_9_8.sp4_v_t_5 <X> T_9_8.lc_trk_g0_0
 (17 1)  (455 129)  (455 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (456 129)  (456 129)  routing T_9_8.top_op_1 <X> T_9_8.lc_trk_g0_1
 (21 1)  (459 129)  (459 129)  routing T_9_8.top_op_3 <X> T_9_8.lc_trk_g0_3
 (4 2)  (442 130)  (442 130)  routing T_9_8.sp4_h_r_0 <X> T_9_8.sp4_v_t_37
 (15 2)  (453 130)  (453 130)  routing T_9_8.sp4_h_r_13 <X> T_9_8.lc_trk_g0_5
 (16 2)  (454 130)  (454 130)  routing T_9_8.sp4_h_r_13 <X> T_9_8.lc_trk_g0_5
 (17 2)  (455 130)  (455 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 130)  (456 130)  routing T_9_8.sp4_h_r_13 <X> T_9_8.lc_trk_g0_5
 (26 2)  (464 130)  (464 130)  routing T_9_8.lc_trk_g0_5 <X> T_9_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 130)  (465 130)  routing T_9_8.lc_trk_g1_1 <X> T_9_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 130)  (467 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 130)  (469 130)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 130)  (470 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 130)  (472 130)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 130)  (475 130)  LC_1 Logic Functioning bit
 (39 2)  (477 130)  (477 130)  LC_1 Logic Functioning bit
 (52 2)  (490 130)  (490 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (443 131)  (443 131)  routing T_9_8.sp4_h_r_0 <X> T_9_8.sp4_v_t_37
 (29 3)  (467 131)  (467 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 131)  (469 131)  routing T_9_8.lc_trk_g1_7 <X> T_9_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 131)  (474 131)  LC_1 Logic Functioning bit
 (38 3)  (476 131)  (476 131)  LC_1 Logic Functioning bit
 (40 3)  (478 131)  (478 131)  LC_1 Logic Functioning bit
 (42 3)  (480 131)  (480 131)  LC_1 Logic Functioning bit
 (15 4)  (453 132)  (453 132)  routing T_9_8.sp4_h_l_4 <X> T_9_8.lc_trk_g1_1
 (16 4)  (454 132)  (454 132)  routing T_9_8.sp4_h_l_4 <X> T_9_8.lc_trk_g1_1
 (17 4)  (455 132)  (455 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 132)  (456 132)  routing T_9_8.sp4_h_l_4 <X> T_9_8.lc_trk_g1_1
 (18 5)  (456 133)  (456 133)  routing T_9_8.sp4_h_l_4 <X> T_9_8.lc_trk_g1_1
 (5 6)  (443 134)  (443 134)  routing T_9_8.sp4_h_r_0 <X> T_9_8.sp4_h_l_38
 (22 6)  (460 134)  (460 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 134)  (461 134)  routing T_9_8.sp4_v_b_23 <X> T_9_8.lc_trk_g1_7
 (24 6)  (462 134)  (462 134)  routing T_9_8.sp4_v_b_23 <X> T_9_8.lc_trk_g1_7
 (4 7)  (442 135)  (442 135)  routing T_9_8.sp4_h_r_0 <X> T_9_8.sp4_h_l_38
 (4 8)  (442 136)  (442 136)  routing T_9_8.sp4_v_t_43 <X> T_9_8.sp4_v_b_6
 (15 8)  (453 136)  (453 136)  routing T_9_8.sp4_h_r_41 <X> T_9_8.lc_trk_g2_1
 (16 8)  (454 136)  (454 136)  routing T_9_8.sp4_h_r_41 <X> T_9_8.lc_trk_g2_1
 (17 8)  (455 136)  (455 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 136)  (456 136)  routing T_9_8.sp4_h_r_41 <X> T_9_8.lc_trk_g2_1
 (18 9)  (456 137)  (456 137)  routing T_9_8.sp4_h_r_41 <X> T_9_8.lc_trk_g2_1
 (12 10)  (450 138)  (450 138)  routing T_9_8.sp4_v_t_45 <X> T_9_8.sp4_h_l_45
 (29 10)  (467 138)  (467 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 138)  (469 138)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 138)  (470 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 138)  (471 138)  routing T_9_8.lc_trk_g2_4 <X> T_9_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 138)  (474 138)  LC_5 Logic Functioning bit
 (38 10)  (476 138)  (476 138)  LC_5 Logic Functioning bit
 (43 10)  (481 138)  (481 138)  LC_5 Logic Functioning bit
 (51 10)  (489 138)  (489 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (449 139)  (449 139)  routing T_9_8.sp4_v_t_45 <X> T_9_8.sp4_h_l_45
 (14 11)  (452 139)  (452 139)  routing T_9_8.sp4_r_v_b_36 <X> T_9_8.lc_trk_g2_4
 (17 11)  (455 139)  (455 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 139)  (464 139)  routing T_9_8.lc_trk_g0_3 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 139)  (467 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 139)  (470 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (475 139)  (475 139)  LC_5 Logic Functioning bit
 (39 11)  (477 139)  (477 139)  LC_5 Logic Functioning bit
 (15 12)  (453 140)  (453 140)  routing T_9_8.sp4_v_t_28 <X> T_9_8.lc_trk_g3_1
 (16 12)  (454 140)  (454 140)  routing T_9_8.sp4_v_t_28 <X> T_9_8.lc_trk_g3_1
 (17 12)  (455 140)  (455 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (463 140)  (463 140)  routing T_9_8.sp4_h_r_42 <X> T_9_8.lc_trk_g3_2
 (28 12)  (466 140)  (466 140)  routing T_9_8.lc_trk_g2_1 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 140)  (467 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 140)  (470 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 140)  (471 140)  routing T_9_8.lc_trk_g3_2 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 140)  (472 140)  routing T_9_8.lc_trk_g3_2 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 140)  (473 140)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.input_2_6
 (36 12)  (474 140)  (474 140)  LC_6 Logic Functioning bit
 (41 12)  (479 140)  (479 140)  LC_6 Logic Functioning bit
 (22 13)  (460 141)  (460 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 141)  (461 141)  routing T_9_8.sp4_h_r_42 <X> T_9_8.lc_trk_g3_2
 (24 13)  (462 141)  (462 141)  routing T_9_8.sp4_h_r_42 <X> T_9_8.lc_trk_g3_2
 (25 13)  (463 141)  (463 141)  routing T_9_8.sp4_h_r_42 <X> T_9_8.lc_trk_g3_2
 (27 13)  (465 141)  (465 141)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 141)  (466 141)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 141)  (467 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 141)  (469 141)  routing T_9_8.lc_trk_g3_2 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 141)  (470 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (471 141)  (471 141)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.input_2_6
 (34 13)  (472 141)  (472 141)  routing T_9_8.lc_trk_g3_5 <X> T_9_8.input_2_6
 (36 13)  (474 141)  (474 141)  LC_6 Logic Functioning bit
 (37 13)  (475 141)  (475 141)  LC_6 Logic Functioning bit
 (38 13)  (476 141)  (476 141)  LC_6 Logic Functioning bit
 (40 13)  (478 141)  (478 141)  LC_6 Logic Functioning bit
 (41 13)  (479 141)  (479 141)  LC_6 Logic Functioning bit
 (43 13)  (481 141)  (481 141)  LC_6 Logic Functioning bit
 (16 14)  (454 142)  (454 142)  routing T_9_8.sp12_v_b_21 <X> T_9_8.lc_trk_g3_5
 (17 14)  (455 142)  (455 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (19 14)  (457 142)  (457 142)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (18 15)  (456 143)  (456 143)  routing T_9_8.sp12_v_b_21 <X> T_9_8.lc_trk_g3_5


LogicTile_10_8

 (11 0)  (503 128)  (503 128)  routing T_10_8.sp4_v_t_46 <X> T_10_8.sp4_v_b_2
 (12 1)  (504 129)  (504 129)  routing T_10_8.sp4_v_t_46 <X> T_10_8.sp4_v_b_2
 (8 6)  (500 134)  (500 134)  routing T_10_8.sp4_v_t_41 <X> T_10_8.sp4_h_l_41
 (9 6)  (501 134)  (501 134)  routing T_10_8.sp4_v_t_41 <X> T_10_8.sp4_h_l_41
 (8 10)  (500 138)  (500 138)  routing T_10_8.sp4_v_t_36 <X> T_10_8.sp4_h_l_42
 (9 10)  (501 138)  (501 138)  routing T_10_8.sp4_v_t_36 <X> T_10_8.sp4_h_l_42
 (10 10)  (502 138)  (502 138)  routing T_10_8.sp4_v_t_36 <X> T_10_8.sp4_h_l_42
 (19 12)  (511 140)  (511 140)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (8 15)  (500 143)  (500 143)  routing T_10_8.sp4_h_r_10 <X> T_10_8.sp4_v_t_47
 (9 15)  (501 143)  (501 143)  routing T_10_8.sp4_h_r_10 <X> T_10_8.sp4_v_t_47


LogicTile_11_8

 (14 0)  (560 128)  (560 128)  routing T_11_8.wire_logic_cluster/lc_0/out <X> T_11_8.lc_trk_g0_0
 (15 0)  (561 128)  (561 128)  routing T_11_8.top_op_1 <X> T_11_8.lc_trk_g0_1
 (17 0)  (563 128)  (563 128)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (567 128)  (567 128)  routing T_11_8.wire_logic_cluster/lc_3/out <X> T_11_8.lc_trk_g0_3
 (22 0)  (568 128)  (568 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (575 128)  (575 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 128)  (578 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 128)  (581 128)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.input_2_0
 (36 0)  (582 128)  (582 128)  LC_0 Logic Functioning bit
 (17 1)  (563 129)  (563 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (564 129)  (564 129)  routing T_11_8.top_op_1 <X> T_11_8.lc_trk_g0_1
 (28 1)  (574 129)  (574 129)  routing T_11_8.lc_trk_g2_0 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 129)  (575 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 129)  (577 129)  routing T_11_8.lc_trk_g0_3 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 129)  (578 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 129)  (579 129)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.input_2_0
 (34 1)  (580 129)  (580 129)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.input_2_0
 (36 1)  (582 129)  (582 129)  LC_0 Logic Functioning bit
 (37 1)  (583 129)  (583 129)  LC_0 Logic Functioning bit
 (38 1)  (584 129)  (584 129)  LC_0 Logic Functioning bit
 (39 1)  (585 129)  (585 129)  LC_0 Logic Functioning bit
 (41 1)  (587 129)  (587 129)  LC_0 Logic Functioning bit
 (43 1)  (589 129)  (589 129)  LC_0 Logic Functioning bit
 (22 2)  (568 130)  (568 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 130)  (569 130)  routing T_11_8.sp4_h_r_7 <X> T_11_8.lc_trk_g0_7
 (24 2)  (570 130)  (570 130)  routing T_11_8.sp4_h_r_7 <X> T_11_8.lc_trk_g0_7
 (21 3)  (567 131)  (567 131)  routing T_11_8.sp4_h_r_7 <X> T_11_8.lc_trk_g0_7
 (22 3)  (568 131)  (568 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 131)  (571 131)  routing T_11_8.sp4_r_v_b_30 <X> T_11_8.lc_trk_g0_6
 (26 4)  (572 132)  (572 132)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (31 4)  (577 132)  (577 132)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 132)  (578 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 132)  (579 132)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 132)  (580 132)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 132)  (583 132)  LC_2 Logic Functioning bit
 (39 4)  (585 132)  (585 132)  LC_2 Logic Functioning bit
 (41 4)  (587 132)  (587 132)  LC_2 Logic Functioning bit
 (43 4)  (589 132)  (589 132)  LC_2 Logic Functioning bit
 (27 5)  (573 133)  (573 133)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 133)  (574 133)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 133)  (575 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 133)  (577 133)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 133)  (582 133)  LC_2 Logic Functioning bit
 (38 5)  (584 133)  (584 133)  LC_2 Logic Functioning bit
 (40 5)  (586 133)  (586 133)  LC_2 Logic Functioning bit
 (42 5)  (588 133)  (588 133)  LC_2 Logic Functioning bit
 (26 6)  (572 134)  (572 134)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 134)  (574 134)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 134)  (575 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 134)  (576 134)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 134)  (577 134)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 134)  (578 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 134)  (583 134)  LC_3 Logic Functioning bit
 (38 6)  (584 134)  (584 134)  LC_3 Logic Functioning bit
 (39 6)  (585 134)  (585 134)  LC_3 Logic Functioning bit
 (40 6)  (586 134)  (586 134)  LC_3 Logic Functioning bit
 (42 6)  (588 134)  (588 134)  LC_3 Logic Functioning bit
 (43 6)  (589 134)  (589 134)  LC_3 Logic Functioning bit
 (50 6)  (596 134)  (596 134)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 135)  (568 135)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 135)  (570 135)  routing T_11_8.top_op_6 <X> T_11_8.lc_trk_g1_6
 (25 7)  (571 135)  (571 135)  routing T_11_8.top_op_6 <X> T_11_8.lc_trk_g1_6
 (26 7)  (572 135)  (572 135)  routing T_11_8.lc_trk_g0_7 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 135)  (575 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 135)  (576 135)  routing T_11_8.lc_trk_g2_6 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 135)  (577 135)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 135)  (582 135)  LC_3 Logic Functioning bit
 (37 7)  (583 135)  (583 135)  LC_3 Logic Functioning bit
 (38 7)  (584 135)  (584 135)  LC_3 Logic Functioning bit
 (40 7)  (586 135)  (586 135)  LC_3 Logic Functioning bit
 (41 7)  (587 135)  (587 135)  LC_3 Logic Functioning bit
 (43 7)  (589 135)  (589 135)  LC_3 Logic Functioning bit
 (15 8)  (561 136)  (561 136)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g2_1
 (17 8)  (563 136)  (563 136)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 136)  (564 136)  routing T_11_8.rgt_op_1 <X> T_11_8.lc_trk_g2_1
 (31 8)  (577 136)  (577 136)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 136)  (578 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 136)  (580 136)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 136)  (582 136)  LC_4 Logic Functioning bit
 (38 8)  (584 136)  (584 136)  LC_4 Logic Functioning bit
 (41 8)  (587 136)  (587 136)  LC_4 Logic Functioning bit
 (42 8)  (588 136)  (588 136)  LC_4 Logic Functioning bit
 (50 8)  (596 136)  (596 136)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (560 137)  (560 137)  routing T_11_8.sp4_r_v_b_32 <X> T_11_8.lc_trk_g2_0
 (17 9)  (563 137)  (563 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (574 137)  (574 137)  routing T_11_8.lc_trk_g2_0 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 137)  (575 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 137)  (577 137)  routing T_11_8.lc_trk_g1_6 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 137)  (583 137)  LC_4 Logic Functioning bit
 (39 9)  (585 137)  (585 137)  LC_4 Logic Functioning bit
 (40 9)  (586 137)  (586 137)  LC_4 Logic Functioning bit
 (43 9)  (589 137)  (589 137)  LC_4 Logic Functioning bit
 (29 10)  (575 138)  (575 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 138)  (578 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 138)  (579 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 138)  (580 138)  routing T_11_8.lc_trk_g3_1 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 138)  (584 138)  LC_5 Logic Functioning bit
 (39 10)  (585 138)  (585 138)  LC_5 Logic Functioning bit
 (42 10)  (588 138)  (588 138)  LC_5 Logic Functioning bit
 (43 10)  (589 138)  (589 138)  LC_5 Logic Functioning bit
 (50 10)  (596 138)  (596 138)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 139)  (560 139)  routing T_11_8.sp4_h_l_17 <X> T_11_8.lc_trk_g2_4
 (15 11)  (561 139)  (561 139)  routing T_11_8.sp4_h_l_17 <X> T_11_8.lc_trk_g2_4
 (16 11)  (562 139)  (562 139)  routing T_11_8.sp4_h_l_17 <X> T_11_8.lc_trk_g2_4
 (17 11)  (563 139)  (563 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 139)  (568 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 139)  (571 139)  routing T_11_8.sp4_r_v_b_38 <X> T_11_8.lc_trk_g2_6
 (26 11)  (572 139)  (572 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 139)  (573 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 139)  (574 139)  routing T_11_8.lc_trk_g3_2 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 139)  (575 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 139)  (582 139)  LC_5 Logic Functioning bit
 (37 11)  (583 139)  (583 139)  LC_5 Logic Functioning bit
 (42 11)  (588 139)  (588 139)  LC_5 Logic Functioning bit
 (43 11)  (589 139)  (589 139)  LC_5 Logic Functioning bit
 (15 12)  (561 140)  (561 140)  routing T_11_8.tnr_op_1 <X> T_11_8.lc_trk_g3_1
 (17 12)  (563 140)  (563 140)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (568 140)  (568 140)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 140)  (570 140)  routing T_11_8.tnr_op_3 <X> T_11_8.lc_trk_g3_3
 (25 12)  (571 140)  (571 140)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (22 13)  (568 141)  (568 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 141)  (569 141)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (24 13)  (570 141)  (570 141)  routing T_11_8.sp4_h_r_34 <X> T_11_8.lc_trk_g3_2
 (17 14)  (563 142)  (563 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (573 142)  (573 142)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 142)  (574 142)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 142)  (575 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 142)  (577 142)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 142)  (578 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 142)  (579 142)  routing T_11_8.lc_trk_g2_4 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 142)  (581 142)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_7
 (36 14)  (582 142)  (582 142)  LC_7 Logic Functioning bit
 (37 14)  (583 142)  (583 142)  LC_7 Logic Functioning bit
 (39 14)  (585 142)  (585 142)  LC_7 Logic Functioning bit
 (40 14)  (586 142)  (586 142)  LC_7 Logic Functioning bit
 (41 14)  (587 142)  (587 142)  LC_7 Logic Functioning bit
 (42 14)  (588 142)  (588 142)  LC_7 Logic Functioning bit
 (43 14)  (589 142)  (589 142)  LC_7 Logic Functioning bit
 (14 15)  (560 143)  (560 143)  routing T_11_8.tnl_op_4 <X> T_11_8.lc_trk_g3_4
 (15 15)  (561 143)  (561 143)  routing T_11_8.tnl_op_4 <X> T_11_8.lc_trk_g3_4
 (17 15)  (563 143)  (563 143)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (568 143)  (568 143)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 143)  (570 143)  routing T_11_8.tnr_op_6 <X> T_11_8.lc_trk_g3_6
 (28 15)  (574 143)  (574 143)  routing T_11_8.lc_trk_g2_1 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 143)  (575 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 143)  (576 143)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 143)  (578 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (579 143)  (579 143)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_7
 (34 15)  (580 143)  (580 143)  routing T_11_8.lc_trk_g3_4 <X> T_11_8.input_2_7
 (42 15)  (588 143)  (588 143)  LC_7 Logic Functioning bit
 (51 15)  (597 143)  (597 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_8

 (26 2)  (626 130)  (626 130)  routing T_12_8.lc_trk_g1_4 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 130)  (627 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 130)  (628 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 130)  (629 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 130)  (630 130)  routing T_12_8.lc_trk_g3_5 <X> T_12_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 130)  (632 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 130)  (633 130)  routing T_12_8.lc_trk_g2_0 <X> T_12_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 130)  (636 130)  LC_1 Logic Functioning bit
 (37 2)  (637 130)  (637 130)  LC_1 Logic Functioning bit
 (27 3)  (627 131)  (627 131)  routing T_12_8.lc_trk_g1_4 <X> T_12_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 131)  (629 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 131)  (632 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 131)  (633 131)  routing T_12_8.lc_trk_g2_3 <X> T_12_8.input_2_1
 (35 3)  (635 131)  (635 131)  routing T_12_8.lc_trk_g2_3 <X> T_12_8.input_2_1
 (38 3)  (638 131)  (638 131)  LC_1 Logic Functioning bit
 (39 3)  (639 131)  (639 131)  LC_1 Logic Functioning bit
 (40 3)  (640 131)  (640 131)  LC_1 Logic Functioning bit
 (41 3)  (641 131)  (641 131)  LC_1 Logic Functioning bit
 (42 3)  (642 131)  (642 131)  LC_1 Logic Functioning bit
 (43 3)  (643 131)  (643 131)  LC_1 Logic Functioning bit
 (5 6)  (605 134)  (605 134)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_h_l_38
 (6 7)  (606 135)  (606 135)  routing T_12_8.sp4_v_t_38 <X> T_12_8.sp4_h_l_38
 (14 7)  (614 135)  (614 135)  routing T_12_8.sp4_r_v_b_28 <X> T_12_8.lc_trk_g1_4
 (17 7)  (617 135)  (617 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 8)  (622 136)  (622 136)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 136)  (624 136)  routing T_12_8.tnr_op_3 <X> T_12_8.lc_trk_g2_3
 (15 9)  (615 137)  (615 137)  routing T_12_8.tnr_op_0 <X> T_12_8.lc_trk_g2_0
 (17 9)  (617 137)  (617 137)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (15 14)  (615 142)  (615 142)  routing T_12_8.sp4_h_l_16 <X> T_12_8.lc_trk_g3_5
 (16 14)  (616 142)  (616 142)  routing T_12_8.sp4_h_l_16 <X> T_12_8.lc_trk_g3_5
 (17 14)  (617 142)  (617 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (618 143)  (618 143)  routing T_12_8.sp4_h_l_16 <X> T_12_8.lc_trk_g3_5


LogicTile_13_8

 (8 6)  (662 134)  (662 134)  routing T_13_8.sp4_v_t_47 <X> T_13_8.sp4_h_l_41
 (9 6)  (663 134)  (663 134)  routing T_13_8.sp4_v_t_47 <X> T_13_8.sp4_h_l_41
 (10 6)  (664 134)  (664 134)  routing T_13_8.sp4_v_t_47 <X> T_13_8.sp4_h_l_41
 (8 14)  (662 142)  (662 142)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_h_l_47
 (9 14)  (663 142)  (663 142)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_h_l_47
 (10 14)  (664 142)  (664 142)  routing T_13_8.sp4_v_t_41 <X> T_13_8.sp4_h_l_47


LogicTile_14_8

 (0 2)  (708 130)  (708 130)  routing T_14_8.glb_netwk_6 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (1 2)  (709 130)  (709 130)  routing T_14_8.glb_netwk_6 <X> T_14_8.wire_logic_cluster/lc_7/clk
 (2 2)  (710 130)  (710 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 132)  (708 132)  routing T_14_8.lc_trk_g2_2 <X> T_14_8.wire_logic_cluster/lc_7/cen
 (1 4)  (709 132)  (709 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 133)  (709 133)  routing T_14_8.lc_trk_g2_2 <X> T_14_8.wire_logic_cluster/lc_7/cen
 (12 6)  (720 134)  (720 134)  routing T_14_8.sp4_v_t_40 <X> T_14_8.sp4_h_l_40
 (31 6)  (739 134)  (739 134)  routing T_14_8.lc_trk_g2_4 <X> T_14_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 134)  (740 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 134)  (741 134)  routing T_14_8.lc_trk_g2_4 <X> T_14_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 134)  (744 134)  LC_3 Logic Functioning bit
 (37 6)  (745 134)  (745 134)  LC_3 Logic Functioning bit
 (38 6)  (746 134)  (746 134)  LC_3 Logic Functioning bit
 (39 6)  (747 134)  (747 134)  LC_3 Logic Functioning bit
 (45 6)  (753 134)  (753 134)  LC_3 Logic Functioning bit
 (11 7)  (719 135)  (719 135)  routing T_14_8.sp4_v_t_40 <X> T_14_8.sp4_h_l_40
 (36 7)  (744 135)  (744 135)  LC_3 Logic Functioning bit
 (37 7)  (745 135)  (745 135)  LC_3 Logic Functioning bit
 (38 7)  (746 135)  (746 135)  LC_3 Logic Functioning bit
 (39 7)  (747 135)  (747 135)  LC_3 Logic Functioning bit
 (7 9)  (715 137)  (715 137)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (730 137)  (730 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 137)  (733 137)  routing T_14_8.sp4_r_v_b_34 <X> T_14_8.lc_trk_g2_2
 (22 10)  (730 138)  (730 138)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 138)  (732 138)  routing T_14_8.tnr_op_7 <X> T_14_8.lc_trk_g2_7
 (15 11)  (723 139)  (723 139)  routing T_14_8.tnr_op_4 <X> T_14_8.lc_trk_g2_4
 (17 11)  (725 139)  (725 139)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (31 12)  (739 140)  (739 140)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 140)  (740 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 140)  (741 140)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 140)  (744 140)  LC_6 Logic Functioning bit
 (37 12)  (745 140)  (745 140)  LC_6 Logic Functioning bit
 (38 12)  (746 140)  (746 140)  LC_6 Logic Functioning bit
 (39 12)  (747 140)  (747 140)  LC_6 Logic Functioning bit
 (45 12)  (753 140)  (753 140)  LC_6 Logic Functioning bit
 (31 13)  (739 141)  (739 141)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 141)  (744 141)  LC_6 Logic Functioning bit
 (37 13)  (745 141)  (745 141)  LC_6 Logic Functioning bit
 (38 13)  (746 141)  (746 141)  LC_6 Logic Functioning bit
 (39 13)  (747 141)  (747 141)  LC_6 Logic Functioning bit
 (1 14)  (709 142)  (709 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 142)  (716 142)  routing T_14_8.sp4_v_t_47 <X> T_14_8.sp4_h_l_47
 (9 14)  (717 142)  (717 142)  routing T_14_8.sp4_v_t_47 <X> T_14_8.sp4_h_l_47
 (7 15)  (715 143)  (715 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_8

 (27 2)  (789 130)  (789 130)  routing T_15_8.lc_trk_g3_1 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 130)  (790 130)  routing T_15_8.lc_trk_g3_1 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 130)  (791 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 130)  (793 130)  routing T_15_8.lc_trk_g0_4 <X> T_15_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 130)  (794 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 130)  (798 130)  LC_1 Logic Functioning bit
 (37 2)  (799 130)  (799 130)  LC_1 Logic Functioning bit
 (38 2)  (800 130)  (800 130)  LC_1 Logic Functioning bit
 (39 2)  (801 130)  (801 130)  LC_1 Logic Functioning bit
 (41 2)  (803 130)  (803 130)  LC_1 Logic Functioning bit
 (43 2)  (805 130)  (805 130)  LC_1 Logic Functioning bit
 (17 3)  (779 131)  (779 131)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (798 131)  (798 131)  LC_1 Logic Functioning bit
 (37 3)  (799 131)  (799 131)  LC_1 Logic Functioning bit
 (38 3)  (800 131)  (800 131)  LC_1 Logic Functioning bit
 (39 3)  (801 131)  (801 131)  LC_1 Logic Functioning bit
 (41 3)  (803 131)  (803 131)  LC_1 Logic Functioning bit
 (43 3)  (805 131)  (805 131)  LC_1 Logic Functioning bit
 (51 3)  (813 131)  (813 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 6)  (763 134)  (763 134)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_0 glb2local_0
 (7 9)  (769 137)  (769 137)  Column buffer control bit: LH_colbuf_cntl_0

 (8 10)  (770 138)  (770 138)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_h_l_42
 (9 10)  (771 138)  (771 138)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_h_l_42
 (10 10)  (772 138)  (772 138)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_h_l_42
 (17 12)  (779 140)  (779 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (780 141)  (780 141)  routing T_15_8.sp4_r_v_b_41 <X> T_15_8.lc_trk_g3_1


LogicTile_16_8



LogicTile_17_8

 (8 7)  (882 135)  (882 135)  routing T_17_8.sp4_v_b_1 <X> T_17_8.sp4_v_t_41
 (10 7)  (884 135)  (884 135)  routing T_17_8.sp4_v_b_1 <X> T_17_8.sp4_v_t_41
 (16 10)  (890 138)  (890 138)  routing T_17_8.sp12_v_t_10 <X> T_17_8.lc_trk_g2_5
 (17 10)  (891 138)  (891 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (15 12)  (889 140)  (889 140)  routing T_17_8.sp4_v_t_28 <X> T_17_8.lc_trk_g3_1
 (16 12)  (890 140)  (890 140)  routing T_17_8.sp4_v_t_28 <X> T_17_8.lc_trk_g3_1
 (17 12)  (891 140)  (891 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (901 140)  (901 140)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 140)  (902 140)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 140)  (903 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 140)  (905 140)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 140)  (907 140)  routing T_17_8.lc_trk_g2_5 <X> T_17_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 140)  (910 140)  LC_6 Logic Functioning bit
 (38 12)  (912 140)  (912 140)  LC_6 Logic Functioning bit
 (52 12)  (926 140)  (926 140)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (889 141)  (889 141)  routing T_17_8.sp4_v_t_29 <X> T_17_8.lc_trk_g3_0
 (16 13)  (890 141)  (890 141)  routing T_17_8.sp4_v_t_29 <X> T_17_8.lc_trk_g3_0
 (17 13)  (891 141)  (891 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (901 141)  (901 141)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 141)  (902 141)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 141)  (903 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0


LogicTile_18_8

 (3 10)  (931 138)  (931 138)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_l_22


LogicTile_19_8



LogicTile_20_8

 (3 7)  (1039 135)  (1039 135)  routing T_20_8.sp12_h_l_23 <X> T_20_8.sp12_v_t_23


LogicTile_21_8

 (3 10)  (1093 138)  (1093 138)  routing T_21_8.sp12_v_t_22 <X> T_21_8.sp12_h_l_22
 (3 12)  (1093 140)  (1093 140)  routing T_21_8.sp12_v_t_22 <X> T_21_8.sp12_h_r_1
 (4 13)  (1094 141)  (1094 141)  routing T_21_8.sp4_v_t_41 <X> T_21_8.sp4_h_r_9


LogicTile_22_8

 (3 4)  (1147 132)  (1147 132)  routing T_22_8.sp12_v_t_23 <X> T_22_8.sp12_h_r_0


LogicTile_23_8



LogicTile_24_8

 (10 0)  (1262 128)  (1262 128)  routing T_24_8.sp4_v_t_45 <X> T_24_8.sp4_h_r_1
 (13 8)  (1265 136)  (1265 136)  routing T_24_8.sp4_v_t_45 <X> T_24_8.sp4_v_b_8


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 128)  (1317 128)  routing T_25_8.sp4_h_r_9 <X> T_25_8.sp4_v_b_2
 (15 0)  (1321 128)  (1321 128)  routing T_25_8.sp4_h_r_9 <X> T_25_8.lc_trk_g0_1
 (16 0)  (1322 128)  (1322 128)  routing T_25_8.sp4_h_r_9 <X> T_25_8.lc_trk_g0_1
 (17 0)  (1323 128)  (1323 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 128)  (1324 128)  routing T_25_8.sp4_h_r_9 <X> T_25_8.lc_trk_g0_1
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 129)  (1314 129)  routing T_25_8.sp4_v_t_47 <X> T_25_8.sp4_v_b_1
 (10 1)  (1316 129)  (1316 129)  routing T_25_8.sp4_v_t_47 <X> T_25_8.sp4_v_b_1
 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 129)  (1329 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (24 1)  (1330 129)  (1330 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (27 1)  (1333 129)  (1333 129)  routing T_25_8.lc_trk_g1_1 <X> T_25_8.input0_0
 (29 1)  (1335 129)  (1335 129)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_1 input0_0
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 130)  (1332 130)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 131)  (1321 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_b_20 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (1332 131)  (1332 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (27 3)  (1333 131)  (1333 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (28 3)  (1334 131)  (1334 131)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.input0_1
 (29 3)  (1335 131)  (1335 131)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (4 4)  (1310 132)  (1310 132)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_b_3
 (6 4)  (1312 132)  (1312 132)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_b_3
 (16 4)  (1322 132)  (1322 132)  routing T_25_8.sp12_h_l_6 <X> T_25_8.lc_trk_g1_1
 (17 4)  (1323 132)  (1323 132)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (22 4)  (1328 132)  (1328 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 132)  (1329 132)  routing T_25_8.sp4_v_b_19 <X> T_25_8.lc_trk_g1_3
 (24 4)  (1330 132)  (1330 132)  routing T_25_8.sp4_v_b_19 <X> T_25_8.lc_trk_g1_3
 (26 4)  (1332 132)  (1332 132)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.input0_2
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.wire_bram/ram/WCLKE
 (5 5)  (1311 133)  (1311 133)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_b_3
 (9 5)  (1315 133)  (1315 133)  routing T_25_8.sp4_v_t_41 <X> T_25_8.sp4_v_b_4
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (14 6)  (1320 134)  (1320 134)  routing T_25_8.sp4_h_r_12 <X> T_25_8.lc_trk_g1_4
 (21 6)  (1327 134)  (1327 134)  routing T_25_8.sp12_h_l_4 <X> T_25_8.lc_trk_g1_7
 (22 6)  (1328 134)  (1328 134)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1330 134)  (1330 134)  routing T_25_8.sp12_h_l_4 <X> T_25_8.lc_trk_g1_7
 (15 7)  (1321 135)  (1321 135)  routing T_25_8.sp4_h_r_12 <X> T_25_8.lc_trk_g1_4
 (16 7)  (1322 135)  (1322 135)  routing T_25_8.sp4_h_r_12 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (21 7)  (1327 135)  (1327 135)  routing T_25_8.sp12_h_l_4 <X> T_25_8.lc_trk_g1_7
 (22 7)  (1328 135)  (1328 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 135)  (1331 135)  routing T_25_8.sp4_r_v_b_30 <X> T_25_8.lc_trk_g1_6
 (27 7)  (1333 135)  (1333 135)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_3
 (28 7)  (1334 135)  (1334 135)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (6 8)  (1312 136)  (1312 136)  routing T_25_8.sp4_v_t_38 <X> T_25_8.sp4_v_b_6
 (14 8)  (1320 136)  (1320 136)  routing T_25_8.sp4_v_t_21 <X> T_25_8.lc_trk_g2_0
 (26 8)  (1332 136)  (1332 136)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_4
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 9)  (1311 137)  (1311 137)  routing T_25_8.sp4_v_t_38 <X> T_25_8.sp4_v_b_6
 (14 9)  (1320 137)  (1320 137)  routing T_25_8.sp4_v_t_21 <X> T_25_8.lc_trk_g2_0
 (16 9)  (1322 137)  (1322 137)  routing T_25_8.sp4_v_t_21 <X> T_25_8.lc_trk_g2_0
 (17 9)  (1323 137)  (1323 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (1332 137)  (1332 137)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_4
 (27 9)  (1333 137)  (1333 137)  routing T_25_8.lc_trk_g1_7 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (11 10)  (1317 138)  (1317 138)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (26 10)  (1332 138)  (1332 138)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input0_5
 (12 11)  (1318 139)  (1318 139)  routing T_25_8.sp4_v_b_5 <X> T_25_8.sp4_v_t_45
 (26 11)  (1332 139)  (1332 139)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input0_5
 (27 11)  (1333 139)  (1333 139)  routing T_25_8.lc_trk_g1_6 <X> T_25_8.input0_5
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 139)  (1338 139)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_1 input2_5
 (4 12)  (1310 140)  (1310 140)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_b_9
 (5 12)  (1311 140)  (1311 140)  routing T_25_8.sp4_v_t_44 <X> T_25_8.sp4_h_r_9
 (25 12)  (1331 140)  (1331 140)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (5 13)  (1311 141)  (1311 141)  routing T_25_8.sp4_h_l_44 <X> T_25_8.sp4_v_b_9
 (17 13)  (1323 141)  (1323 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 141)  (1328 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 141)  (1329 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (24 13)  (1330 141)  (1330 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (25 13)  (1331 141)  (1331 141)  routing T_25_8.sp4_h_r_42 <X> T_25_8.lc_trk_g3_2
 (26 13)  (1332 141)  (1332 141)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.input0_6
 (27 13)  (1333 141)  (1333 141)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 141)  (1338 141)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (1339 141)  (1339 141)  routing T_25_8.lc_trk_g2_0 <X> T_25_8.input2_6
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 142)  (1332 142)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_r_v_b_45 <X> T_25_8.lc_trk_g3_5
 (22 15)  (1328 143)  (1328 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1333 143)  (1333 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (28 15)  (1334 143)  (1334 143)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 143)  (1338 143)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 143)  (1339 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input2_7
 (34 15)  (1340 143)  (1340 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input2_7
 (35 15)  (1341 143)  (1341 143)  routing T_25_8.lc_trk_g3_2 <X> T_25_8.input2_7


LogicTile_26_8

 (4 0)  (1352 128)  (1352 128)  routing T_26_8.sp4_v_t_37 <X> T_26_8.sp4_v_b_0
 (8 1)  (1356 129)  (1356 129)  routing T_26_8.sp4_h_l_42 <X> T_26_8.sp4_v_b_1
 (9 1)  (1357 129)  (1357 129)  routing T_26_8.sp4_h_l_42 <X> T_26_8.sp4_v_b_1
 (10 1)  (1358 129)  (1358 129)  routing T_26_8.sp4_h_l_42 <X> T_26_8.sp4_v_b_1
 (8 10)  (1356 138)  (1356 138)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_42
 (9 10)  (1357 138)  (1357 138)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_42
 (10 10)  (1358 138)  (1358 138)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_42


LogicTile_27_8



LogicTile_28_8

 (19 9)  (1475 137)  (1475 137)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_5_7

 (5 12)  (239 124)  (239 124)  routing T_5_7.sp4_v_t_44 <X> T_5_7.sp4_h_r_9


RAM_Tile_8_7

 (26 0)  (422 112)  (422 112)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 113)  (410 113)  routing T_8_7.sp4_h_r_0 <X> T_8_7.lc_trk_g0_0
 (15 1)  (411 113)  (411 113)  routing T_8_7.sp4_h_r_0 <X> T_8_7.lc_trk_g0_0
 (16 1)  (412 113)  (412 113)  routing T_8_7.sp4_h_r_0 <X> T_8_7.lc_trk_g0_0
 (17 1)  (413 113)  (413 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (418 113)  (418 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (421 113)  (421 113)  routing T_8_7.sp4_r_v_b_33 <X> T_8_7.lc_trk_g0_2
 (27 1)  (423 113)  (423 113)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (28 1)  (424 113)  (424 113)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.input0_0
 (29 1)  (425 113)  (425 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 3)  (423 115)  (423 115)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.input0_1
 (28 3)  (424 115)  (424 115)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.input0_1
 (29 3)  (425 115)  (425 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (14 4)  (410 116)  (410 116)  routing T_8_7.sp4_h_r_8 <X> T_8_7.lc_trk_g1_0
 (15 5)  (411 117)  (411 117)  routing T_8_7.sp4_h_r_8 <X> T_8_7.lc_trk_g1_0
 (16 5)  (412 117)  (412 117)  routing T_8_7.sp4_h_r_8 <X> T_8_7.lc_trk_g1_0
 (17 5)  (413 117)  (413 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (422 117)  (422 117)  routing T_8_7.lc_trk_g0_2 <X> T_8_7.input0_2
 (29 5)  (425 117)  (425 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (21 6)  (417 118)  (417 118)  routing T_8_7.sp12_h_r_7 <X> T_8_7.lc_trk_g1_7
 (22 6)  (418 118)  (418 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 118)  (420 118)  routing T_8_7.sp12_h_r_7 <X> T_8_7.lc_trk_g1_7
 (26 6)  (422 118)  (422 118)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input0_3
 (14 7)  (410 119)  (410 119)  routing T_8_7.sp4_h_r_4 <X> T_8_7.lc_trk_g1_4
 (15 7)  (411 119)  (411 119)  routing T_8_7.sp4_h_r_4 <X> T_8_7.lc_trk_g1_4
 (16 7)  (412 119)  (412 119)  routing T_8_7.sp4_h_r_4 <X> T_8_7.lc_trk_g1_4
 (17 7)  (413 119)  (413 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (417 119)  (417 119)  routing T_8_7.sp12_h_r_7 <X> T_8_7.lc_trk_g1_7
 (27 7)  (423 119)  (423 119)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input0_3
 (28 7)  (424 119)  (424 119)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.input0_3
 (29 7)  (425 119)  (425 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (16 8)  (412 120)  (412 120)  routing T_8_7.sp12_v_t_14 <X> T_8_7.lc_trk_g2_1
 (17 8)  (413 120)  (413 120)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (417 120)  (417 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (22 8)  (418 120)  (418 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (419 120)  (419 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (24 8)  (420 120)  (420 120)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (26 8)  (422 120)  (422 120)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input0_4
 (28 8)  (424 120)  (424 120)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_bram/ram/WDATA_11
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (9 9)  (405 121)  (405 121)  routing T_8_7.sp4_v_t_42 <X> T_8_7.sp4_v_b_7
 (13 9)  (409 121)  (409 121)  routing T_8_7.sp4_v_t_38 <X> T_8_7.sp4_h_r_8
 (18 9)  (414 121)  (414 121)  routing T_8_7.sp12_v_t_14 <X> T_8_7.lc_trk_g2_1
 (21 9)  (417 121)  (417 121)  routing T_8_7.sp4_h_r_43 <X> T_8_7.lc_trk_g2_3
 (26 9)  (422 121)  (422 121)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input0_4
 (28 9)  (424 121)  (424 121)  routing T_8_7.lc_trk_g2_6 <X> T_8_7.input0_4
 (29 9)  (425 121)  (425 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (40 9)  (436 121)  (436 121)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (410 122)  (410 122)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g2_4
 (25 10)  (421 122)  (421 122)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (14 11)  (410 123)  (410 123)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g2_4
 (15 11)  (411 123)  (411 123)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g2_4
 (16 11)  (412 123)  (412 123)  routing T_8_7.sp4_h_r_44 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (418 123)  (418 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 123)  (419 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (24 11)  (420 123)  (420 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (25 11)  (421 123)  (421 123)  routing T_8_7.sp4_h_r_46 <X> T_8_7.lc_trk_g2_6
 (26 11)  (422 123)  (422 123)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input0_5
 (28 11)  (424 123)  (424 123)  routing T_8_7.lc_trk_g2_3 <X> T_8_7.input0_5
 (29 11)  (425 123)  (425 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 123)  (428 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 123)  (430 123)  routing T_8_7.lc_trk_g1_0 <X> T_8_7.input2_5
 (25 12)  (421 124)  (421 124)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g3_2
 (26 12)  (422 124)  (422 124)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.input0_6
 (14 13)  (410 125)  (410 125)  routing T_8_7.sp12_v_b_16 <X> T_8_7.lc_trk_g3_0
 (16 13)  (412 125)  (412 125)  routing T_8_7.sp12_v_b_16 <X> T_8_7.lc_trk_g3_0
 (17 13)  (413 125)  (413 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (418 125)  (418 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (419 125)  (419 125)  routing T_8_7.sp4_v_t_15 <X> T_8_7.lc_trk_g3_2
 (26 13)  (422 125)  (422 125)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.input0_6
 (27 13)  (423 125)  (423 125)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.input0_6
 (29 13)  (425 125)  (425 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 125)  (428 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (410 126)  (410 126)  routing T_8_7.sp4_h_r_36 <X> T_8_7.lc_trk_g3_4
 (16 14)  (412 126)  (412 126)  routing T_8_7.sp12_v_t_18 <X> T_8_7.lc_trk_g3_5
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (26 14)  (422 126)  (422 126)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.input0_7
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (15 15)  (411 127)  (411 127)  routing T_8_7.sp4_h_r_36 <X> T_8_7.lc_trk_g3_4
 (16 15)  (412 127)  (412 127)  routing T_8_7.sp4_h_r_36 <X> T_8_7.lc_trk_g3_4
 (17 15)  (413 127)  (413 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (414 127)  (414 127)  routing T_8_7.sp12_v_t_18 <X> T_8_7.lc_trk_g3_5
 (27 15)  (423 127)  (423 127)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.input0_7
 (29 15)  (425 127)  (425 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (428 127)  (428 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 127)  (429 127)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.input2_7
 (34 15)  (430 127)  (430 127)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.input2_7
 (35 15)  (431 127)  (431 127)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.input2_7


LogicTile_9_7

 (8 2)  (446 114)  (446 114)  routing T_9_7.sp4_v_t_36 <X> T_9_7.sp4_h_l_36
 (9 2)  (447 114)  (447 114)  routing T_9_7.sp4_v_t_36 <X> T_9_7.sp4_h_l_36
 (26 2)  (464 114)  (464 114)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 114)  (465 114)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 114)  (466 114)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 114)  (467 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 114)  (468 114)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 114)  (469 114)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 114)  (470 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 114)  (471 114)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 114)  (472 114)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 114)  (473 114)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (39 2)  (477 114)  (477 114)  LC_1 Logic Functioning bit
 (40 2)  (478 114)  (478 114)  LC_1 Logic Functioning bit
 (41 2)  (479 114)  (479 114)  LC_1 Logic Functioning bit
 (52 2)  (490 114)  (490 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (464 115)  (464 115)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 115)  (465 115)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 115)  (466 115)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 115)  (467 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 115)  (469 115)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 115)  (470 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 115)  (471 115)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (34 3)  (472 115)  (472 115)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_1
 (36 3)  (474 115)  (474 115)  LC_1 Logic Functioning bit
 (37 3)  (475 115)  (475 115)  LC_1 Logic Functioning bit
 (39 3)  (477 115)  (477 115)  LC_1 Logic Functioning bit
 (41 3)  (479 115)  (479 115)  LC_1 Logic Functioning bit
 (43 3)  (481 115)  (481 115)  LC_1 Logic Functioning bit
 (4 4)  (442 116)  (442 116)  routing T_9_7.sp4_v_t_42 <X> T_9_7.sp4_v_b_3
 (6 4)  (444 116)  (444 116)  routing T_9_7.sp4_v_t_42 <X> T_9_7.sp4_v_b_3
 (9 5)  (447 117)  (447 117)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_4
 (10 5)  (448 117)  (448 117)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_v_b_4
 (19 5)  (457 117)  (457 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 6)  (464 118)  (464 118)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 118)  (465 118)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 118)  (466 118)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 118)  (467 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 118)  (468 118)  routing T_9_7.lc_trk_g3_5 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 118)  (469 118)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 118)  (470 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 118)  (471 118)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 118)  (472 118)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 118)  (473 118)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_3
 (39 6)  (477 118)  (477 118)  LC_3 Logic Functioning bit
 (40 6)  (478 118)  (478 118)  LC_3 Logic Functioning bit
 (42 6)  (480 118)  (480 118)  LC_3 Logic Functioning bit
 (43 6)  (481 118)  (481 118)  LC_3 Logic Functioning bit
 (51 6)  (489 118)  (489 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (460 119)  (460 119)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 119)  (462 119)  routing T_9_7.top_op_6 <X> T_9_7.lc_trk_g1_6
 (25 7)  (463 119)  (463 119)  routing T_9_7.top_op_6 <X> T_9_7.lc_trk_g1_6
 (26 7)  (464 119)  (464 119)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 119)  (465 119)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 119)  (466 119)  routing T_9_7.lc_trk_g3_6 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 119)  (467 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 119)  (469 119)  routing T_9_7.lc_trk_g3_7 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 119)  (470 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (471 119)  (471 119)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_3
 (34 7)  (472 119)  (472 119)  routing T_9_7.lc_trk_g3_4 <X> T_9_7.input_2_3
 (36 7)  (474 119)  (474 119)  LC_3 Logic Functioning bit
 (38 7)  (476 119)  (476 119)  LC_3 Logic Functioning bit
 (40 7)  (478 119)  (478 119)  LC_3 Logic Functioning bit
 (41 7)  (479 119)  (479 119)  LC_3 Logic Functioning bit
 (22 8)  (460 120)  (460 120)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (461 120)  (461 120)  routing T_9_7.sp12_v_b_19 <X> T_9_7.lc_trk_g2_3
 (26 8)  (464 120)  (464 120)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 120)  (466 120)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 120)  (467 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 120)  (469 120)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 120)  (470 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 120)  (472 120)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 120)  (474 120)  LC_4 Logic Functioning bit
 (38 8)  (476 120)  (476 120)  LC_4 Logic Functioning bit
 (21 9)  (459 121)  (459 121)  routing T_9_7.sp12_v_b_19 <X> T_9_7.lc_trk_g2_3
 (26 9)  (464 121)  (464 121)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 121)  (466 121)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 121)  (467 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 121)  (468 121)  routing T_9_7.lc_trk_g2_3 <X> T_9_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 121)  (469 121)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 121)  (478 121)  LC_4 Logic Functioning bit
 (42 9)  (480 121)  (480 121)  LC_4 Logic Functioning bit
 (48 9)  (486 121)  (486 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (443 122)  (443 122)  routing T_9_7.sp4_v_t_37 <X> T_9_7.sp4_h_l_43
 (4 11)  (442 123)  (442 123)  routing T_9_7.sp4_v_t_37 <X> T_9_7.sp4_h_l_43
 (6 11)  (444 123)  (444 123)  routing T_9_7.sp4_v_t_37 <X> T_9_7.sp4_h_l_43
 (22 11)  (460 123)  (460 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 123)  (461 123)  routing T_9_7.sp4_v_b_46 <X> T_9_7.lc_trk_g2_6
 (24 11)  (462 123)  (462 123)  routing T_9_7.sp4_v_b_46 <X> T_9_7.lc_trk_g2_6
 (4 12)  (442 124)  (442 124)  routing T_9_7.sp4_v_t_44 <X> T_9_7.sp4_v_b_9
 (12 14)  (450 126)  (450 126)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (14 14)  (452 126)  (452 126)  routing T_9_7.bnl_op_4 <X> T_9_7.lc_trk_g3_4
 (17 14)  (455 126)  (455 126)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (456 126)  (456 126)  routing T_9_7.bnl_op_5 <X> T_9_7.lc_trk_g3_5
 (21 14)  (459 126)  (459 126)  routing T_9_7.bnl_op_7 <X> T_9_7.lc_trk_g3_7
 (22 14)  (460 126)  (460 126)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (463 126)  (463 126)  routing T_9_7.bnl_op_6 <X> T_9_7.lc_trk_g3_6
 (11 15)  (449 127)  (449 127)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (13 15)  (451 127)  (451 127)  routing T_9_7.sp4_v_t_40 <X> T_9_7.sp4_h_l_46
 (14 15)  (452 127)  (452 127)  routing T_9_7.bnl_op_4 <X> T_9_7.lc_trk_g3_4
 (17 15)  (455 127)  (455 127)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (456 127)  (456 127)  routing T_9_7.bnl_op_5 <X> T_9_7.lc_trk_g3_5
 (21 15)  (459 127)  (459 127)  routing T_9_7.bnl_op_7 <X> T_9_7.lc_trk_g3_7
 (22 15)  (460 127)  (460 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (463 127)  (463 127)  routing T_9_7.bnl_op_6 <X> T_9_7.lc_trk_g3_6


LogicTile_12_7

 (5 2)  (605 114)  (605 114)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_h_l_37
 (4 3)  (604 115)  (604 115)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_h_l_37
 (6 3)  (606 115)  (606 115)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_h_l_37
 (8 6)  (608 118)  (608 118)  routing T_12_7.sp4_v_t_47 <X> T_12_7.sp4_h_l_41
 (9 6)  (609 118)  (609 118)  routing T_12_7.sp4_v_t_47 <X> T_12_7.sp4_h_l_41
 (10 6)  (610 118)  (610 118)  routing T_12_7.sp4_v_t_47 <X> T_12_7.sp4_h_l_41


LogicTile_17_7

 (3 2)  (877 114)  (877 114)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_h_l_23


LogicTile_19_7

 (3 4)  (985 116)  (985 116)  routing T_19_7.sp12_v_t_23 <X> T_19_7.sp12_h_r_0


LogicTile_21_7

 (13 6)  (1103 118)  (1103 118)  routing T_21_7.sp4_h_r_5 <X> T_21_7.sp4_v_t_40
 (12 7)  (1102 119)  (1102 119)  routing T_21_7.sp4_h_r_5 <X> T_21_7.sp4_v_t_40
 (13 10)  (1103 122)  (1103 122)  routing T_21_7.sp4_h_r_8 <X> T_21_7.sp4_v_t_45
 (12 11)  (1102 123)  (1102 123)  routing T_21_7.sp4_h_r_8 <X> T_21_7.sp4_v_t_45


LogicTile_22_7

 (10 4)  (1154 116)  (1154 116)  routing T_22_7.sp4_v_t_46 <X> T_22_7.sp4_h_r_4


LogicTile_23_7

 (4 2)  (1202 114)  (1202 114)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37
 (5 3)  (1203 115)  (1203 115)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_37


LogicTile_24_7

 (10 0)  (1262 112)  (1262 112)  routing T_24_7.sp4_v_t_45 <X> T_24_7.sp4_h_r_1
 (10 4)  (1262 116)  (1262 116)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_h_r_4
 (19 6)  (1271 118)  (1271 118)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_v_b_11


RAM_Tile_25_7

 (17 0)  (1323 112)  (1323 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (1327 112)  (1327 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (22 0)  (1328 112)  (1328 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 112)  (1329 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (24 0)  (1330 112)  (1330 112)  routing T_25_7.sp4_h_r_11 <X> T_25_7.lc_trk_g0_3
 (26 0)  (1332 112)  (1332 112)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input0_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 113)  (1332 113)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.input0_0
 (29 1)  (1335 113)  (1335 113)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 114)  (1328 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1332 114)  (1332 114)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.input0_1
 (21 3)  (1327 115)  (1327 115)  routing T_25_7.sp4_r_v_b_31 <X> T_25_7.lc_trk_g0_7
 (22 3)  (1328 115)  (1328 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 115)  (1331 115)  routing T_25_7.sp4_r_v_b_30 <X> T_25_7.lc_trk_g0_6
 (27 3)  (1333 115)  (1333 115)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.input0_1
 (29 3)  (1335 115)  (1335 115)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (15 4)  (1321 116)  (1321 116)  routing T_25_7.sp4_h_r_17 <X> T_25_7.lc_trk_g1_1
 (16 4)  (1322 116)  (1322 116)  routing T_25_7.sp4_h_r_17 <X> T_25_7.lc_trk_g1_1
 (17 4)  (1323 116)  (1323 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 116)  (1324 116)  routing T_25_7.sp4_h_r_17 <X> T_25_7.lc_trk_g1_1
 (26 4)  (1332 116)  (1332 116)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_2
 (18 5)  (1324 117)  (1324 117)  routing T_25_7.sp4_h_r_17 <X> T_25_7.lc_trk_g1_1
 (26 5)  (1332 117)  (1332 117)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_2
 (28 5)  (1334 117)  (1334 117)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.input0_2
 (29 5)  (1335 117)  (1335 117)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (12 6)  (1318 118)  (1318 118)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_h_l_40
 (14 6)  (1320 118)  (1320 118)  routing T_25_7.sp4_h_l_1 <X> T_25_7.lc_trk_g1_4
 (17 6)  (1323 118)  (1323 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1332 118)  (1332 118)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_3
 (15 7)  (1321 119)  (1321 119)  routing T_25_7.sp4_h_l_1 <X> T_25_7.lc_trk_g1_4
 (16 7)  (1322 119)  (1322 119)  routing T_25_7.sp4_h_l_1 <X> T_25_7.lc_trk_g1_4
 (17 7)  (1323 119)  (1323 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (1333 119)  (1333 119)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_3
 (28 7)  (1334 119)  (1334 119)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.input0_3
 (29 7)  (1335 119)  (1335 119)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (26 8)  (1332 120)  (1332 120)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.input0_4
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (27 9)  (1333 121)  (1333 121)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.input0_4
 (28 9)  (1334 121)  (1334 121)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.input0_4
 (29 9)  (1335 121)  (1335 121)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g0_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (37 9)  (1343 121)  (1343 121)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (12 10)  (1318 122)  (1318 122)  routing T_25_7.sp4_v_b_8 <X> T_25_7.sp4_h_l_45
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (16 10)  (1322 122)  (1322 122)  routing T_25_7.sp4_v_t_24 <X> T_25_7.lc_trk_g2_5
 (17 10)  (1323 122)  (1323 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 122)  (1324 122)  routing T_25_7.sp4_v_t_24 <X> T_25_7.lc_trk_g2_5
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g2_7
 (25 10)  (1331 122)  (1331 122)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (26 10)  (1332 122)  (1332 122)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (35 10)  (1341 122)  (1341 122)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (14 11)  (1320 123)  (1320 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (15 11)  (1321 123)  (1321 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1324 123)  (1324 123)  routing T_25_7.sp4_v_t_24 <X> T_25_7.lc_trk_g2_5
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (25 11)  (1331 123)  (1331 123)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (26 11)  (1332 123)  (1332 123)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (28 11)  (1334 123)  (1334 123)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.input0_5
 (29 11)  (1335 123)  (1335 123)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 123)  (1338 123)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 123)  (1339 123)  routing T_25_7.lc_trk_g2_5 <X> T_25_7.input2_5
 (26 12)  (1332 124)  (1332 124)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.input0_6
 (13 13)  (1319 125)  (1319 125)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_h_r_11
 (28 13)  (1334 125)  (1334 125)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.input0_6
 (29 13)  (1335 125)  (1335 125)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 125)  (1338 125)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 125)  (1340 125)  routing T_25_7.lc_trk_g1_1 <X> T_25_7.input2_6
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (1320 126)  (1320 126)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g3_4
 (15 14)  (1321 126)  (1321 126)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g3_5
 (16 14)  (1322 126)  (1322 126)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g3_5
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 126)  (1324 126)  routing T_25_7.sp4_h_r_37 <X> T_25_7.lc_trk_g3_5
 (35 14)  (1341 126)  (1341 126)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.input2_7
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE
 (16 15)  (1322 127)  (1322 127)  routing T_25_7.sp4_v_b_28 <X> T_25_7.lc_trk_g3_4
 (17 15)  (1323 127)  (1323 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (29 15)  (1335 127)  (1335 127)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 127)  (1338 127)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 127)  (1341 127)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.input2_7


LogicTile_26_7

 (4 0)  (1352 112)  (1352 112)  routing T_26_7.sp4_h_l_37 <X> T_26_7.sp4_v_b_0
 (5 1)  (1353 113)  (1353 113)  routing T_26_7.sp4_h_l_37 <X> T_26_7.sp4_v_b_0
 (5 2)  (1353 114)  (1353 114)  routing T_26_7.sp4_v_t_43 <X> T_26_7.sp4_h_l_37
 (4 3)  (1352 115)  (1352 115)  routing T_26_7.sp4_v_t_43 <X> T_26_7.sp4_h_l_37
 (6 3)  (1354 115)  (1354 115)  routing T_26_7.sp4_v_t_43 <X> T_26_7.sp4_h_l_37
 (13 4)  (1361 116)  (1361 116)  routing T_26_7.sp4_v_t_40 <X> T_26_7.sp4_v_b_5
 (8 5)  (1356 117)  (1356 117)  routing T_26_7.sp4_h_l_41 <X> T_26_7.sp4_v_b_4
 (9 5)  (1357 117)  (1357 117)  routing T_26_7.sp4_h_l_41 <X> T_26_7.sp4_v_b_4
 (13 8)  (1361 120)  (1361 120)  routing T_26_7.sp4_v_t_45 <X> T_26_7.sp4_v_b_8
 (4 12)  (1352 124)  (1352 124)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_b_9
 (5 13)  (1353 125)  (1353 125)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_b_9
 (5 14)  (1353 126)  (1353 126)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_h_l_44
 (4 15)  (1352 127)  (1352 127)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_h_l_44
 (6 15)  (1354 127)  (1354 127)  routing T_26_7.sp4_v_t_38 <X> T_26_7.sp4_h_l_44


LogicTile_31_7

 (3 5)  (1621 117)  (1621 117)  routing T_31_7.sp12_h_l_23 <X> T_31_7.sp12_h_r_0
 (19 13)  (1637 125)  (1637 125)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (4 2)  (13 98)  (13 98)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g0_2
 (4 3)  (13 99)  (13 99)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g0_2
 (6 3)  (11 99)  (11 99)  routing T_0_6.span4_horz_10 <X> T_0_6.lc_trk_g0_2
 (7 3)  (10 99)  (10 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



LogicTile_4_6

 (8 14)  (188 110)  (188 110)  routing T_4_6.sp4_v_t_47 <X> T_4_6.sp4_h_l_47
 (9 14)  (189 110)  (189 110)  routing T_4_6.sp4_v_t_47 <X> T_4_6.sp4_h_l_47


RAM_Tile_8_6

 (16 0)  (412 96)  (412 96)  routing T_8_6.sp12_h_l_6 <X> T_8_6.lc_trk_g0_1
 (17 0)  (413 96)  (413 96)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (26 0)  (422 96)  (422 96)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_0
 (22 1)  (418 97)  (418 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 97)  (419 97)  routing T_8_6.sp4_v_t_7 <X> T_8_6.lc_trk_g0_2
 (24 1)  (420 97)  (420 97)  routing T_8_6.sp4_v_t_7 <X> T_8_6.lc_trk_g0_2
 (26 1)  (422 97)  (422 97)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_0
 (27 1)  (423 97)  (423 97)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.input0_0
 (29 1)  (425 97)  (425 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (1 2)  (397 98)  (397 98)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (15 2)  (411 98)  (411 98)  routing T_8_6.sp12_h_r_5 <X> T_8_6.lc_trk_g0_5
 (17 2)  (413 98)  (413 98)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (414 98)  (414 98)  routing T_8_6.sp12_h_r_5 <X> T_8_6.lc_trk_g0_5
 (18 3)  (414 99)  (414 99)  routing T_8_6.sp12_h_r_5 <X> T_8_6.lc_trk_g0_5
 (22 3)  (418 99)  (418 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (419 99)  (419 99)  routing T_8_6.sp4_h_r_6 <X> T_8_6.lc_trk_g0_6
 (24 3)  (420 99)  (420 99)  routing T_8_6.sp4_h_r_6 <X> T_8_6.lc_trk_g0_6
 (25 3)  (421 99)  (421 99)  routing T_8_6.sp4_h_r_6 <X> T_8_6.lc_trk_g0_6
 (26 3)  (422 99)  (422 99)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_1
 (27 3)  (423 99)  (423 99)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_1
 (28 3)  (424 99)  (424 99)  routing T_8_6.lc_trk_g3_2 <X> T_8_6.input0_1
 (29 3)  (425 99)  (425 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (1 4)  (397 100)  (397 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (26 4)  (422 100)  (422 100)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.input0_2
 (1 5)  (397 101)  (397 101)  routing T_8_6.lc_trk_g0_2 <X> T_8_6.wire_bram/ram/WCLKE
 (26 5)  (422 101)  (422 101)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.input0_2
 (29 5)  (425 101)  (425 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (17 6)  (413 102)  (413 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (417 102)  (417 102)  routing T_8_6.sp4_h_l_2 <X> T_8_6.lc_trk_g1_7
 (22 6)  (418 102)  (418 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (419 102)  (419 102)  routing T_8_6.sp4_h_l_2 <X> T_8_6.lc_trk_g1_7
 (24 6)  (420 102)  (420 102)  routing T_8_6.sp4_h_l_2 <X> T_8_6.lc_trk_g1_7
 (26 6)  (422 102)  (422 102)  routing T_8_6.lc_trk_g0_5 <X> T_8_6.input0_3
 (18 7)  (414 103)  (414 103)  routing T_8_6.sp4_r_v_b_29 <X> T_8_6.lc_trk_g1_5
 (29 7)  (425 103)  (425 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (16 8)  (412 104)  (412 104)  routing T_8_6.sp4_v_b_33 <X> T_8_6.lc_trk_g2_1
 (17 8)  (413 104)  (413 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (414 104)  (414 104)  routing T_8_6.sp4_v_b_33 <X> T_8_6.lc_trk_g2_1
 (26 8)  (422 104)  (422 104)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.input0_4
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_1 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (38 8)  (434 104)  (434 104)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (41 8)  (437 104)  (437 104)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (18 9)  (414 105)  (414 105)  routing T_8_6.sp4_v_b_33 <X> T_8_6.lc_trk_g2_1
 (28 9)  (424 105)  (424 105)  routing T_8_6.lc_trk_g2_4 <X> T_8_6.input0_4
 (29 9)  (425 105)  (425 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (21 10)  (417 106)  (417 106)  routing T_8_6.sp4_v_t_18 <X> T_8_6.lc_trk_g2_7
 (22 10)  (418 106)  (418 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 106)  (419 106)  routing T_8_6.sp4_v_t_18 <X> T_8_6.lc_trk_g2_7
 (25 10)  (421 106)  (421 106)  routing T_8_6.sp4_v_b_38 <X> T_8_6.lc_trk_g2_6
 (26 10)  (422 106)  (422 106)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_5
 (27 10)  (423 106)  (423 106)  routing T_8_6.lc_trk_g3_1 <X> T_8_6.wire_bram/ram/WDATA_2
 (28 10)  (424 106)  (424 106)  routing T_8_6.lc_trk_g3_1 <X> T_8_6.wire_bram/ram/WDATA_2
 (29 10)  (425 106)  (425 106)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_2
 (14 11)  (410 107)  (410 107)  routing T_8_6.sp4_r_v_b_36 <X> T_8_6.lc_trk_g2_4
 (17 11)  (413 107)  (413 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 107)  (418 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (419 107)  (419 107)  routing T_8_6.sp4_v_b_38 <X> T_8_6.lc_trk_g2_6
 (25 11)  (421 107)  (421 107)  routing T_8_6.sp4_v_b_38 <X> T_8_6.lc_trk_g2_6
 (26 11)  (422 107)  (422 107)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_5
 (28 11)  (424 107)  (424 107)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.input0_5
 (29 11)  (425 107)  (425 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (37 11)  (433 107)  (433 107)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (16 12)  (412 108)  (412 108)  routing T_8_6.sp12_v_b_9 <X> T_8_6.lc_trk_g3_1
 (17 12)  (413 108)  (413 108)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (26 12)  (422 108)  (422 108)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.input0_6
 (27 12)  (423 108)  (423 108)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_bram/ram/WDATA_1
 (28 12)  (424 108)  (424 108)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_bram/ram/WDATA_1
 (29 12)  (425 108)  (425 108)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (38 12)  (434 108)  (434 108)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (39 12)  (435 108)  (435 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (16 13)  (412 109)  (412 109)  routing T_8_6.sp12_v_t_7 <X> T_8_6.lc_trk_g3_0
 (17 13)  (413 109)  (413 109)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (22 13)  (418 109)  (418 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 109)  (421 109)  routing T_8_6.sp4_r_v_b_42 <X> T_8_6.lc_trk_g3_2
 (27 13)  (423 109)  (423 109)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.input0_6
 (29 13)  (425 109)  (425 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (0 14)  (396 110)  (396 110)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 110)  (413 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (424 110)  (424 110)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_bram/ram/WDATA_0
 (29 14)  (425 110)  (425 110)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (426 110)  (426 110)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_bram/ram/WDATA_0
 (41 14)  (437 110)  (437 110)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g3_5 <X> T_8_6.wire_bram/ram/WE
 (18 15)  (414 111)  (414 111)  routing T_8_6.sp4_r_v_b_45 <X> T_8_6.lc_trk_g3_5
 (29 15)  (425 111)  (425 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (30 15)  (426 111)  (426 111)  routing T_8_6.lc_trk_g2_6 <X> T_8_6.wire_bram/ram/WDATA_0


LogicTile_9_6

 (22 5)  (460 101)  (460 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 101)  (463 101)  routing T_9_6.sp4_r_v_b_26 <X> T_9_6.lc_trk_g1_2
 (22 8)  (460 104)  (460 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 104)  (461 104)  routing T_9_6.sp4_v_t_30 <X> T_9_6.lc_trk_g2_3
 (24 8)  (462 104)  (462 104)  routing T_9_6.sp4_v_t_30 <X> T_9_6.lc_trk_g2_3
 (14 11)  (452 107)  (452 107)  routing T_9_6.sp4_r_v_b_36 <X> T_9_6.lc_trk_g2_4
 (17 11)  (455 107)  (455 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 12)  (466 108)  (466 108)  routing T_9_6.lc_trk_g2_3 <X> T_9_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 108)  (467 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 108)  (470 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 108)  (472 108)  routing T_9_6.lc_trk_g1_2 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 108)  (479 108)  LC_6 Logic Functioning bit
 (43 12)  (481 108)  (481 108)  LC_6 Logic Functioning bit
 (30 13)  (468 109)  (468 109)  routing T_9_6.lc_trk_g2_3 <X> T_9_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 109)  (469 109)  routing T_9_6.lc_trk_g1_2 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (41 13)  (479 109)  (479 109)  LC_6 Logic Functioning bit
 (43 13)  (481 109)  (481 109)  LC_6 Logic Functioning bit
 (31 14)  (469 110)  (469 110)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 110)  (470 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 110)  (471 110)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.wire_logic_cluster/lc_7/in_3
 (41 14)  (479 110)  (479 110)  LC_7 Logic Functioning bit
 (43 14)  (481 110)  (481 110)  LC_7 Logic Functioning bit
 (26 15)  (464 111)  (464 111)  routing T_9_6.lc_trk_g2_3 <X> T_9_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 111)  (466 111)  routing T_9_6.lc_trk_g2_3 <X> T_9_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 111)  (467 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (40 15)  (478 111)  (478 111)  LC_7 Logic Functioning bit
 (42 15)  (480 111)  (480 111)  LC_7 Logic Functioning bit


LogicTile_10_6

 (10 11)  (502 107)  (502 107)  routing T_10_6.sp4_h_l_39 <X> T_10_6.sp4_v_t_42


LogicTile_11_6

 (12 2)  (558 98)  (558 98)  routing T_11_6.sp4_h_r_11 <X> T_11_6.sp4_h_l_39
 (13 3)  (559 99)  (559 99)  routing T_11_6.sp4_h_r_11 <X> T_11_6.sp4_h_l_39


LogicTile_12_6

 (5 10)  (605 106)  (605 106)  routing T_12_6.sp4_v_t_37 <X> T_12_6.sp4_h_l_43
 (4 11)  (604 107)  (604 107)  routing T_12_6.sp4_v_t_37 <X> T_12_6.sp4_h_l_43
 (6 11)  (606 107)  (606 107)  routing T_12_6.sp4_v_t_37 <X> T_12_6.sp4_h_l_43


LogicTile_15_6

 (11 15)  (773 111)  (773 111)  routing T_15_6.sp4_h_r_11 <X> T_15_6.sp4_h_l_46


LogicTile_16_6

 (3 10)  (819 106)  (819 106)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_h_l_22


LogicTile_17_6

 (9 3)  (883 99)  (883 99)  routing T_17_6.sp4_v_b_1 <X> T_17_6.sp4_v_t_36


LogicTile_18_6

 (3 10)  (931 106)  (931 106)  routing T_18_6.sp12_v_t_22 <X> T_18_6.sp12_h_l_22


LogicTile_19_6

 (12 14)  (994 110)  (994 110)  routing T_19_6.sp4_v_t_46 <X> T_19_6.sp4_h_l_46
 (11 15)  (993 111)  (993 111)  routing T_19_6.sp4_v_t_46 <X> T_19_6.sp4_h_l_46


LogicTile_21_6

 (19 8)  (1109 104)  (1109 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_22_6

 (9 12)  (1153 108)  (1153 108)  routing T_22_6.sp4_v_t_47 <X> T_22_6.sp4_h_r_10


LogicTile_23_6

 (6 14)  (1204 110)  (1204 110)  routing T_23_6.sp4_v_b_6 <X> T_23_6.sp4_v_t_44
 (5 15)  (1203 111)  (1203 111)  routing T_23_6.sp4_v_b_6 <X> T_23_6.sp4_v_t_44


LogicTile_24_6

 (12 12)  (1264 108)  (1264 108)  routing T_24_6.sp4_v_b_11 <X> T_24_6.sp4_h_r_11
 (11 13)  (1263 109)  (1263 109)  routing T_24_6.sp4_v_b_11 <X> T_24_6.sp4_h_r_11


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (14 0)  (1320 96)  (1320 96)  routing T_25_6.sp4_h_r_8 <X> T_25_6.lc_trk_g0_0
 (17 0)  (1323 96)  (1323 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (1332 96)  (1332 96)  routing T_25_6.lc_trk_g0_6 <X> T_25_6.input0_0
 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 97)  (1314 97)  routing T_25_6.sp4_v_t_47 <X> T_25_6.sp4_v_b_1
 (10 1)  (1316 97)  (1316 97)  routing T_25_6.sp4_v_t_47 <X> T_25_6.sp4_v_b_1
 (15 1)  (1321 97)  (1321 97)  routing T_25_6.sp4_h_r_8 <X> T_25_6.lc_trk_g0_0
 (16 1)  (1322 97)  (1322 97)  routing T_25_6.sp4_h_r_8 <X> T_25_6.lc_trk_g0_0
 (17 1)  (1323 97)  (1323 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (1332 97)  (1332 97)  routing T_25_6.lc_trk_g0_6 <X> T_25_6.input0_0
 (29 1)  (1335 97)  (1335 97)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 98)  (1331 98)  routing T_25_6.sp4_h_r_22 <X> T_25_6.lc_trk_g0_6
 (26 2)  (1332 98)  (1332 98)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.input0_1
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 99)  (1328 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 99)  (1329 99)  routing T_25_6.sp4_h_r_22 <X> T_25_6.lc_trk_g0_6
 (24 3)  (1330 99)  (1330 99)  routing T_25_6.sp4_h_r_22 <X> T_25_6.lc_trk_g0_6
 (25 3)  (1331 99)  (1331 99)  routing T_25_6.sp4_h_r_22 <X> T_25_6.lc_trk_g0_6
 (26 3)  (1332 99)  (1332 99)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.input0_1
 (27 3)  (1333 99)  (1333 99)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.input0_1
 (28 3)  (1334 99)  (1334 99)  routing T_25_6.lc_trk_g3_6 <X> T_25_6.input0_1
 (29 3)  (1335 99)  (1335 99)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (0 4)  (1306 100)  (1306 100)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (1332 100)  (1332 100)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.input0_2
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g2_2 <X> T_25_6.wire_bram/ram/WCLKE
 (28 5)  (1334 101)  (1334 101)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.input0_2
 (29 5)  (1335 101)  (1335 101)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (27 7)  (1333 103)  (1333 103)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.input0_3
 (28 7)  (1334 103)  (1334 103)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.input0_3
 (29 7)  (1335 103)  (1335 103)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (6 8)  (1312 104)  (1312 104)  routing T_25_6.sp4_v_t_38 <X> T_25_6.sp4_v_b_6
 (11 8)  (1317 104)  (1317 104)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_8
 (12 8)  (1318 104)  (1318 104)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_h_r_8
 (13 8)  (1319 104)  (1319 104)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_8
 (21 8)  (1327 104)  (1327 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (26 8)  (1332 104)  (1332 104)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 9)  (1311 105)  (1311 105)  routing T_25_6.sp4_v_t_38 <X> T_25_6.sp4_v_b_6
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (22 9)  (1328 105)  (1328 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 105)  (1329 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (24 9)  (1330 105)  (1330 105)  routing T_25_6.sp4_v_t_31 <X> T_25_6.lc_trk_g2_2
 (26 9)  (1332 105)  (1332 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (27 9)  (1333 105)  (1333 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (28 9)  (1334 105)  (1334 105)  routing T_25_6.lc_trk_g3_7 <X> T_25_6.input0_4
 (29 9)  (1335 105)  (1335 105)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (21 10)  (1327 106)  (1327 106)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g2_7
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g2_7
 (15 11)  (1321 107)  (1321 107)  routing T_25_6.sp4_v_t_33 <X> T_25_6.lc_trk_g2_4
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_t_33 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 107)  (1327 107)  routing T_25_6.sp4_v_t_26 <X> T_25_6.lc_trk_g2_7
 (26 11)  (1332 107)  (1332 107)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input0_5
 (28 11)  (1334 107)  (1334 107)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.input0_5
 (29 11)  (1335 107)  (1335 107)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (1338 107)  (1338 107)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 107)  (1339 107)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input2_5
 (34 11)  (1340 107)  (1340 107)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input2_5
 (35 11)  (1341 107)  (1341 107)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.input2_5
 (11 12)  (1317 108)  (1317 108)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_11
 (22 12)  (1328 108)  (1328 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 108)  (1329 108)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g3_3
 (24 12)  (1330 108)  (1330 108)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g3_3
 (25 12)  (1331 108)  (1331 108)  routing T_25_6.sp4_v_b_26 <X> T_25_6.lc_trk_g3_2
 (12 13)  (1318 109)  (1318 109)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_v_b_11
 (14 13)  (1320 109)  (1320 109)  routing T_25_6.sp4_r_v_b_40 <X> T_25_6.lc_trk_g3_0
 (17 13)  (1323 109)  (1323 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1328 109)  (1328 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1329 109)  (1329 109)  routing T_25_6.sp4_v_b_26 <X> T_25_6.lc_trk_g3_2
 (26 13)  (1332 109)  (1332 109)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_6
 (27 13)  (1333 109)  (1333 109)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_6
 (28 13)  (1334 109)  (1334 109)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.input0_6
 (29 13)  (1335 109)  (1335 109)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 109)  (1338 109)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 110)  (1327 110)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g3_7
 (22 14)  (1328 110)  (1328 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 110)  (1329 110)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g3_7
 (24 14)  (1330 110)  (1330 110)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g3_7
 (26 14)  (1332 110)  (1332 110)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.input0_7
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (14 15)  (1320 111)  (1320 111)  routing T_25_6.sp4_r_v_b_44 <X> T_25_6.lc_trk_g3_4
 (17 15)  (1323 111)  (1323 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1327 111)  (1327 111)  routing T_25_6.sp4_h_r_47 <X> T_25_6.lc_trk_g3_7
 (22 15)  (1328 111)  (1328 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 111)  (1331 111)  routing T_25_6.sp4_r_v_b_46 <X> T_25_6.lc_trk_g3_6
 (27 15)  (1333 111)  (1333 111)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.input0_7
 (28 15)  (1334 111)  (1334 111)  routing T_25_6.lc_trk_g3_4 <X> T_25_6.input0_7
 (29 15)  (1335 111)  (1335 111)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 111)  (1338 111)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_26_6

 (4 0)  (1352 96)  (1352 96)  routing T_26_6.sp4_h_l_43 <X> T_26_6.sp4_v_b_0
 (6 0)  (1354 96)  (1354 96)  routing T_26_6.sp4_h_l_43 <X> T_26_6.sp4_v_b_0
 (5 1)  (1353 97)  (1353 97)  routing T_26_6.sp4_h_l_43 <X> T_26_6.sp4_v_b_0
 (4 2)  (1352 98)  (1352 98)  routing T_26_6.sp4_v_b_4 <X> T_26_6.sp4_v_t_37
 (6 2)  (1354 98)  (1354 98)  routing T_26_6.sp4_v_b_4 <X> T_26_6.sp4_v_t_37
 (5 10)  (1353 106)  (1353 106)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_l_43
 (6 11)  (1354 107)  (1354 107)  routing T_26_6.sp4_v_t_43 <X> T_26_6.sp4_h_l_43


LogicTile_28_6

 (5 12)  (1461 108)  (1461 108)  routing T_28_6.sp4_v_t_44 <X> T_28_6.sp4_h_r_9


LogicTile_32_6

 (5 0)  (1677 96)  (1677 96)  routing T_32_6.sp4_h_l_44 <X> T_32_6.sp4_h_r_0
 (4 1)  (1676 97)  (1676 97)  routing T_32_6.sp4_h_l_44 <X> T_32_6.sp4_h_r_0


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 104)  (1730 104)  routing T_33_6.span4_horz_0 <X> T_33_6.lc_trk_g1_0
 (6 9)  (1732 105)  (1732 105)  routing T_33_6.span4_horz_0 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 109)  (1734 109)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_6_5

 (19 13)  (307 93)  (307 93)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_5

 (22 0)  (418 80)  (418 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 81)  (422 81)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.input0_0
 (28 1)  (424 81)  (424 81)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.input0_0
 (29 1)  (425 81)  (425 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 82)  (396 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (1 2)  (397 82)  (397 82)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 83)  (410 83)  routing T_8_5.sp4_r_v_b_28 <X> T_8_5.lc_trk_g0_4
 (17 3)  (413 83)  (413 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (422 83)  (422 83)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.input0_1
 (29 3)  (425 83)  (425 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (26 4)  (422 84)  (422 84)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input0_2
 (26 5)  (422 85)  (422 85)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input0_2
 (28 5)  (424 85)  (424 85)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input0_2
 (29 5)  (425 85)  (425 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (26 6)  (422 86)  (422 86)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_3
 (26 7)  (422 87)  (422 87)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_3
 (28 7)  (424 87)  (424 87)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.input0_3
 (29 7)  (425 87)  (425 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (17 8)  (413 88)  (413 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 88)  (418 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (419 88)  (419 88)  routing T_8_5.sp4_h_l_14 <X> T_8_5.lc_trk_g2_3
 (24 8)  (420 88)  (420 88)  routing T_8_5.sp4_h_l_14 <X> T_8_5.lc_trk_g2_3
 (25 8)  (421 88)  (421 88)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (14 9)  (410 89)  (410 89)  routing T_8_5.sp4_r_v_b_32 <X> T_8_5.lc_trk_g2_0
 (17 9)  (413 89)  (413 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (414 89)  (414 89)  routing T_8_5.sp4_r_v_b_33 <X> T_8_5.lc_trk_g2_1
 (21 9)  (417 89)  (417 89)  routing T_8_5.sp4_h_l_14 <X> T_8_5.lc_trk_g2_3
 (22 9)  (418 89)  (418 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (419 89)  (419 89)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (24 9)  (420 89)  (420 89)  routing T_8_5.sp4_h_r_34 <X> T_8_5.lc_trk_g2_2
 (26 9)  (422 89)  (422 89)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input0_4
 (27 9)  (423 89)  (423 89)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input0_4
 (28 9)  (424 89)  (424 89)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input0_4
 (29 9)  (425 89)  (425 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (22 10)  (418 90)  (418 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (420 90)  (420 90)  routing T_8_5.tnr_op_7 <X> T_8_5.lc_trk_g2_7
 (22 11)  (418 91)  (418 91)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (420 91)  (420 91)  routing T_8_5.tnr_op_6 <X> T_8_5.lc_trk_g2_6
 (26 11)  (422 91)  (422 91)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.input0_5
 (28 11)  (424 91)  (424 91)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.input0_5
 (29 11)  (425 91)  (425 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (22 12)  (418 92)  (418 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (417 93)  (417 93)  routing T_8_5.sp4_r_v_b_43 <X> T_8_5.lc_trk_g3_3
 (28 13)  (424 93)  (424 93)  routing T_8_5.lc_trk_g2_0 <X> T_8_5.input0_6
 (29 13)  (425 93)  (425 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g0_4 <X> T_8_5.wire_bram/ram/RE
 (28 15)  (424 95)  (424 95)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.input0_7
 (29 15)  (425 95)  (425 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7


LogicTile_9_5

 (8 3)  (446 83)  (446 83)  routing T_9_5.sp4_h_l_36 <X> T_9_5.sp4_v_t_36


LogicTile_10_5

 (5 6)  (497 86)  (497 86)  routing T_10_5.sp4_v_t_38 <X> T_10_5.sp4_h_l_38
 (6 7)  (498 87)  (498 87)  routing T_10_5.sp4_v_t_38 <X> T_10_5.sp4_h_l_38
 (8 14)  (500 94)  (500 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47
 (9 14)  (501 94)  (501 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47
 (10 14)  (502 94)  (502 94)  routing T_10_5.sp4_v_t_41 <X> T_10_5.sp4_h_l_47


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_t_23 <X> T_17_5.sp12_h_r_0


LogicTile_18_5

 (3 2)  (931 82)  (931 82)  routing T_18_5.sp12_v_t_23 <X> T_18_5.sp12_h_l_23


LogicTile_22_5

 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (9 8)  (1153 88)  (1153 88)  routing T_22_5.sp4_v_t_42 <X> T_22_5.sp4_h_r_7


LogicTile_24_5

 (9 0)  (1261 80)  (1261 80)  routing T_24_5.sp4_v_t_36 <X> T_24_5.sp4_h_r_1
 (12 4)  (1264 84)  (1264 84)  routing T_24_5.sp4_v_t_40 <X> T_24_5.sp4_h_r_5
 (8 5)  (1260 85)  (1260 85)  routing T_24_5.sp4_v_t_36 <X> T_24_5.sp4_v_b_4
 (10 5)  (1262 85)  (1262 85)  routing T_24_5.sp4_v_t_36 <X> T_24_5.sp4_v_b_4
 (19 11)  (1271 91)  (1271 91)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


RAM_Tile_25_5

 (6 0)  (1312 80)  (1312 80)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (13 0)  (1319 80)  (1319 80)  routing T_25_5.sp4_v_t_39 <X> T_25_5.sp4_v_b_2
 (26 0)  (1332 80)  (1332 80)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.input0_0
 (5 1)  (1311 81)  (1311 81)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_0
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (17 1)  (1323 81)  (1323 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1328 81)  (1328 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 81)  (1331 81)  routing T_25_5.sp4_r_v_b_33 <X> T_25_5.lc_trk_g0_2
 (27 1)  (1333 81)  (1333 81)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.input0_0
 (28 1)  (1334 81)  (1334 81)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.input0_0
 (29 1)  (1335 81)  (1335 81)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 82)  (1320 82)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g0_4
 (15 2)  (1321 82)  (1321 82)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g0_5
 (16 2)  (1322 82)  (1322 82)  routing T_25_5.sp4_v_t_8 <X> T_25_5.lc_trk_g0_5
 (17 2)  (1323 82)  (1323 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (15 3)  (1321 83)  (1321 83)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g0_4
 (16 3)  (1322 83)  (1322 83)  routing T_25_5.sp4_h_l_1 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (1333 83)  (1333 83)  routing T_25_5.lc_trk_g1_0 <X> T_25_5.input0_1
 (29 3)  (1335 83)  (1335 83)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (14 4)  (1320 84)  (1320 84)  routing T_25_5.sp4_h_r_16 <X> T_25_5.lc_trk_g1_0
 (14 5)  (1320 85)  (1320 85)  routing T_25_5.sp4_h_r_16 <X> T_25_5.lc_trk_g1_0
 (15 5)  (1321 85)  (1321 85)  routing T_25_5.sp4_h_r_16 <X> T_25_5.lc_trk_g1_0
 (16 5)  (1322 85)  (1322 85)  routing T_25_5.sp4_h_r_16 <X> T_25_5.lc_trk_g1_0
 (17 5)  (1323 85)  (1323 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (27 5)  (1333 85)  (1333 85)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_2
 (28 5)  (1334 85)  (1334 85)  routing T_25_5.lc_trk_g3_1 <X> T_25_5.input0_2
 (29 5)  (1335 85)  (1335 85)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.sp4_h_l_9 <X> T_25_5.lc_trk_g1_4
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (14 7)  (1320 87)  (1320 87)  routing T_25_5.sp4_h_l_9 <X> T_25_5.lc_trk_g1_4
 (15 7)  (1321 87)  (1321 87)  routing T_25_5.sp4_h_l_9 <X> T_25_5.lc_trk_g1_4
 (16 7)  (1322 87)  (1322 87)  routing T_25_5.sp4_h_l_9 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1324 87)  (1324 87)  routing T_25_5.sp4_r_v_b_29 <X> T_25_5.lc_trk_g1_5
 (26 7)  (1332 87)  (1332 87)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.input0_3
 (28 7)  (1334 87)  (1334 87)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.input0_3
 (29 7)  (1335 87)  (1335 87)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (2 8)  (1308 88)  (1308 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (4 8)  (1310 88)  (1310 88)  routing T_25_5.sp4_v_t_43 <X> T_25_5.sp4_v_b_6
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_v_b_43 <X> T_25_5.lc_trk_g2_3
 (24 8)  (1330 88)  (1330 88)  routing T_25_5.sp4_v_b_43 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_5 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g2_5 <X> T_25_5.wire_bram/ram/WDATA_11
 (39 8)  (1345 88)  (1345 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (8 9)  (1314 89)  (1314 89)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_7
 (10 9)  (1316 89)  (1316 89)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_7
 (29 9)  (1335 89)  (1335 89)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (17 10)  (1323 90)  (1323 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1332 90)  (1332 90)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_5
 (35 10)  (1341 90)  (1341 90)  routing T_25_5.lc_trk_g0_5 <X> T_25_5.input2_5
 (18 11)  (1324 91)  (1324 91)  routing T_25_5.sp4_r_v_b_37 <X> T_25_5.lc_trk_g2_5
 (27 11)  (1333 91)  (1333 91)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_5
 (28 11)  (1334 91)  (1334 91)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.input0_5
 (29 11)  (1335 91)  (1335 91)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 91)  (1338 91)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (6 12)  (1312 92)  (1312 92)  routing T_25_5.sp4_v_t_43 <X> T_25_5.sp4_v_b_9
 (15 12)  (1321 92)  (1321 92)  routing T_25_5.sp4_v_b_41 <X> T_25_5.lc_trk_g3_1
 (16 12)  (1322 92)  (1322 92)  routing T_25_5.sp4_v_b_41 <X> T_25_5.lc_trk_g3_1
 (17 12)  (1323 92)  (1323 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (25 12)  (1331 92)  (1331 92)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (35 12)  (1341 92)  (1341 92)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.input2_6
 (5 13)  (1311 93)  (1311 93)  routing T_25_5.sp4_v_t_43 <X> T_25_5.sp4_v_b_9
 (22 13)  (1328 93)  (1328 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 93)  (1329 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (24 13)  (1330 93)  (1330 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (25 13)  (1331 93)  (1331 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (26 13)  (1332 93)  (1332 93)  routing T_25_5.lc_trk_g0_2 <X> T_25_5.input0_6
 (29 13)  (1335 93)  (1335 93)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (1338 93)  (1338 93)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (1320 94)  (1320 94)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g3_4
 (15 14)  (1321 94)  (1321 94)  routing T_25_5.sp4_h_r_37 <X> T_25_5.lc_trk_g3_5
 (16 14)  (1322 94)  (1322 94)  routing T_25_5.sp4_h_r_37 <X> T_25_5.lc_trk_g3_5
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 94)  (1324 94)  routing T_25_5.sp4_h_r_37 <X> T_25_5.lc_trk_g3_5
 (35 14)  (1341 94)  (1341 94)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input2_7
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (14 15)  (1320 95)  (1320 95)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g3_4
 (16 15)  (1322 95)  (1322 95)  routing T_25_5.sp4_v_t_25 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (26 15)  (1332 95)  (1332 95)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_7
 (27 15)  (1333 95)  (1333 95)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_7
 (28 15)  (1334 95)  (1334 95)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.input0_7
 (29 15)  (1335 95)  (1335 95)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 95)  (1338 95)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 95)  (1340 95)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.input2_7


LogicTile_26_5

 (11 0)  (1359 80)  (1359 80)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_2
 (8 1)  (1356 81)  (1356 81)  routing T_26_5.sp4_h_l_42 <X> T_26_5.sp4_v_b_1
 (9 1)  (1357 81)  (1357 81)  routing T_26_5.sp4_h_l_42 <X> T_26_5.sp4_v_b_1
 (10 1)  (1358 81)  (1358 81)  routing T_26_5.sp4_h_l_42 <X> T_26_5.sp4_v_b_1
 (12 1)  (1360 81)  (1360 81)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_2
 (5 2)  (1353 82)  (1353 82)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_h_l_37
 (4 3)  (1352 83)  (1352 83)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_h_l_37
 (6 3)  (1354 83)  (1354 83)  routing T_26_5.sp4_v_t_43 <X> T_26_5.sp4_h_l_37
 (13 4)  (1361 84)  (1361 84)  routing T_26_5.sp4_v_t_40 <X> T_26_5.sp4_v_b_5
 (10 5)  (1358 85)  (1358 85)  routing T_26_5.sp4_h_r_11 <X> T_26_5.sp4_v_b_4
 (4 8)  (1352 88)  (1352 88)  routing T_26_5.sp4_h_l_37 <X> T_26_5.sp4_v_b_6
 (6 8)  (1354 88)  (1354 88)  routing T_26_5.sp4_h_l_37 <X> T_26_5.sp4_v_b_6
 (5 9)  (1353 89)  (1353 89)  routing T_26_5.sp4_h_l_37 <X> T_26_5.sp4_v_b_6
 (9 9)  (1357 89)  (1357 89)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_7
 (10 9)  (1358 89)  (1358 89)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_v_b_7
 (4 12)  (1352 92)  (1352 92)  routing T_26_5.sp4_v_t_44 <X> T_26_5.sp4_v_b_9


LogicTile_27_5

 (2 12)  (1404 92)  (1404 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_5

 (5 12)  (1461 92)  (1461 92)  routing T_28_5.sp4_v_t_44 <X> T_28_5.sp4_h_r_9


LogicTile_32_5

 (6 13)  (1678 93)  (1678 93)  routing T_32_5.sp4_h_l_44 <X> T_32_5.sp4_h_r_9


IO_Tile_33_5

 (4 0)  (1730 80)  (1730 80)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_9 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_horz_9 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (8 1)  (1734 81)  (1734 81)  routing T_33_5.span4_horz_9 <X> T_33_5.lc_trk_g0_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (6 11)  (11 75)  (11 75)  routing T_0_4.span12_horz_10 <X> T_0_4.lc_trk_g1_2
 (7 11)  (10 75)  (10 75)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g1_2 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_7_4

 (3 10)  (345 74)  (345 74)  routing T_7_4.sp12_h_r_1 <X> T_7_4.sp12_h_l_22
 (3 11)  (345 75)  (345 75)  routing T_7_4.sp12_h_r_1 <X> T_7_4.sp12_h_l_22


RAM_Tile_8_4

 (4 14)  (400 78)  (400 78)  routing T_8_4.sp4_h_r_3 <X> T_8_4.sp4_v_t_44
 (6 14)  (402 78)  (402 78)  routing T_8_4.sp4_h_r_3 <X> T_8_4.sp4_v_t_44
 (5 15)  (401 79)  (401 79)  routing T_8_4.sp4_h_r_3 <X> T_8_4.sp4_v_t_44


LogicTile_9_4

 (19 15)  (457 79)  (457 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_4

 (9 3)  (883 67)  (883 67)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_36
 (10 3)  (884 67)  (884 67)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_36
 (3 12)  (877 76)  (877 76)  routing T_17_4.sp12_v_t_22 <X> T_17_4.sp12_h_r_1


LogicTile_19_4

 (3 2)  (985 66)  (985 66)  routing T_19_4.sp12_v_t_23 <X> T_19_4.sp12_h_l_23
 (3 10)  (985 74)  (985 74)  routing T_19_4.sp12_v_t_22 <X> T_19_4.sp12_h_l_22


LogicTile_24_4

 (12 8)  (1264 72)  (1264 72)  routing T_24_4.sp4_v_t_45 <X> T_24_4.sp4_h_r_8
 (13 13)  (1265 77)  (1265 77)  routing T_24_4.sp4_v_t_43 <X> T_24_4.sp4_h_r_11


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (9 1)  (1315 65)  (1315 65)  routing T_25_4.sp4_v_t_36 <X> T_25_4.sp4_v_b_1
 (13 1)  (1319 65)  (1319 65)  routing T_25_4.sp4_v_t_44 <X> T_25_4.sp4_h_r_2
 (22 1)  (1328 65)  (1328 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 65)  (1329 65)  routing T_25_4.sp4_h_r_2 <X> T_25_4.lc_trk_g0_2
 (24 1)  (1330 65)  (1330 65)  routing T_25_4.sp4_h_r_2 <X> T_25_4.lc_trk_g0_2
 (25 1)  (1331 65)  (1331 65)  routing T_25_4.sp4_h_r_2 <X> T_25_4.lc_trk_g0_2
 (27 1)  (1333 65)  (1333 65)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input0_0
 (28 1)  (1334 65)  (1334 65)  routing T_25_4.lc_trk_g3_1 <X> T_25_4.input0_0
 (29 1)  (1335 65)  (1335 65)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 66)  (1321 66)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g0_5
 (16 2)  (1322 66)  (1322 66)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g0_5
 (17 2)  (1323 66)  (1323 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (1324 66)  (1324 66)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g0_5
 (22 2)  (1328 66)  (1328 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 66)  (1329 66)  routing T_25_4.sp4_h_r_7 <X> T_25_4.lc_trk_g0_7
 (24 2)  (1330 66)  (1330 66)  routing T_25_4.sp4_h_r_7 <X> T_25_4.lc_trk_g0_7
 (25 2)  (1331 66)  (1331 66)  routing T_25_4.sp4_h_r_22 <X> T_25_4.lc_trk_g0_6
 (26 2)  (1332 66)  (1332 66)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input0_1
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 67)  (1324 67)  routing T_25_4.sp4_h_l_8 <X> T_25_4.lc_trk_g0_5
 (21 3)  (1327 67)  (1327 67)  routing T_25_4.sp4_h_r_7 <X> T_25_4.lc_trk_g0_7
 (22 3)  (1328 67)  (1328 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 67)  (1329 67)  routing T_25_4.sp4_h_r_22 <X> T_25_4.lc_trk_g0_6
 (24 3)  (1330 67)  (1330 67)  routing T_25_4.sp4_h_r_22 <X> T_25_4.lc_trk_g0_6
 (25 3)  (1331 67)  (1331 67)  routing T_25_4.sp4_h_r_22 <X> T_25_4.lc_trk_g0_6
 (26 3)  (1332 67)  (1332 67)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input0_1
 (28 3)  (1334 67)  (1334 67)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.input0_1
 (29 3)  (1335 67)  (1335 67)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (11 4)  (1317 68)  (1317 68)  routing T_25_4.sp4_v_t_39 <X> T_25_4.sp4_v_b_5
 (22 4)  (1328 68)  (1328 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 68)  (1329 68)  routing T_25_4.sp4_v_b_19 <X> T_25_4.lc_trk_g1_3
 (24 4)  (1330 68)  (1330 68)  routing T_25_4.sp4_v_b_19 <X> T_25_4.lc_trk_g1_3
 (26 4)  (1332 68)  (1332 68)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.input0_2
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g0_2 <X> T_25_4.wire_bram/ram/WCLKE
 (9 5)  (1315 69)  (1315 69)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_4
 (12 5)  (1318 69)  (1318 69)  routing T_25_4.sp4_v_t_39 <X> T_25_4.sp4_v_b_5
 (14 5)  (1320 69)  (1320 69)  routing T_25_4.sp4_r_v_b_24 <X> T_25_4.lc_trk_g1_0
 (17 5)  (1323 69)  (1323 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (1333 69)  (1333 69)  routing T_25_4.lc_trk_g1_5 <X> T_25_4.input0_2
 (29 5)  (1335 69)  (1335 69)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (16 6)  (1322 70)  (1322 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (17 6)  (1323 70)  (1323 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 70)  (1324 70)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (18 7)  (1324 71)  (1324 71)  routing T_25_4.sp4_v_b_13 <X> T_25_4.lc_trk_g1_5
 (27 7)  (1333 71)  (1333 71)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_3
 (28 7)  (1334 71)  (1334 71)  routing T_25_4.lc_trk_g3_0 <X> T_25_4.input0_3
 (29 7)  (1335 71)  (1335 71)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_43 <X> T_25_4.sp4_v_b_6
 (10 8)  (1316 72)  (1316 72)  routing T_25_4.sp4_v_t_39 <X> T_25_4.sp4_h_r_7
 (26 8)  (1332 72)  (1332 72)  routing T_25_4.lc_trk_g0_6 <X> T_25_4.input0_4
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g0_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (26 9)  (1332 73)  (1332 73)  routing T_25_4.lc_trk_g0_6 <X> T_25_4.input0_4
 (29 9)  (1335 73)  (1335 73)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (22 10)  (1328 74)  (1328 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (35 10)  (1341 74)  (1341 74)  routing T_25_4.lc_trk_g0_7 <X> T_25_4.input2_5
 (27 11)  (1333 75)  (1333 75)  routing T_25_4.lc_trk_g1_0 <X> T_25_4.input0_5
 (29 11)  (1335 75)  (1335 75)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 75)  (1338 75)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 75)  (1341 75)  routing T_25_4.lc_trk_g0_7 <X> T_25_4.input2_5
 (11 12)  (1317 76)  (1317 76)  routing T_25_4.sp4_v_t_38 <X> T_25_4.sp4_v_b_11
 (13 12)  (1319 76)  (1319 76)  routing T_25_4.sp4_v_t_38 <X> T_25_4.sp4_v_b_11
 (17 12)  (1323 76)  (1323 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (25 12)  (1331 76)  (1331 76)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (17 13)  (1323 77)  (1323 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1324 77)  (1324 77)  routing T_25_4.sp4_r_v_b_41 <X> T_25_4.lc_trk_g3_1
 (21 13)  (1327 77)  (1327 77)  routing T_25_4.sp4_v_t_22 <X> T_25_4.lc_trk_g3_3
 (22 13)  (1328 77)  (1328 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 77)  (1329 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (24 13)  (1330 77)  (1330 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (25 13)  (1331 77)  (1331 77)  routing T_25_4.sp4_h_r_42 <X> T_25_4.lc_trk_g3_2
 (26 13)  (1332 77)  (1332 77)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.input0_6
 (27 13)  (1333 77)  (1333 77)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.input0_6
 (29 13)  (1335 77)  (1335 77)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 77)  (1338 77)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 77)  (1339 77)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input2_6
 (34 13)  (1340 77)  (1340 77)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input2_6
 (35 13)  (1341 77)  (1341 77)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.input2_6
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 78)  (1332 78)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (17 15)  (1323 79)  (1323 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1324 79)  (1324 79)  routing T_25_4.sp4_r_v_b_45 <X> T_25_4.lc_trk_g3_5
 (27 15)  (1333 79)  (1333 79)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (28 15)  (1334 79)  (1334 79)  routing T_25_4.lc_trk_g3_4 <X> T_25_4.input0_7
 (29 15)  (1335 79)  (1335 79)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 79)  (1338 79)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 79)  (1339 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input2_7
 (34 15)  (1340 79)  (1340 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input2_7
 (35 15)  (1341 79)  (1341 79)  routing T_25_4.lc_trk_g3_2 <X> T_25_4.input2_7


LogicTile_26_4

 (4 0)  (1352 64)  (1352 64)  routing T_26_4.sp4_v_t_37 <X> T_26_4.sp4_v_b_0
 (8 1)  (1356 65)  (1356 65)  routing T_26_4.sp4_h_l_42 <X> T_26_4.sp4_v_b_1
 (9 1)  (1357 65)  (1357 65)  routing T_26_4.sp4_h_l_42 <X> T_26_4.sp4_v_b_1
 (10 1)  (1358 65)  (1358 65)  routing T_26_4.sp4_h_l_42 <X> T_26_4.sp4_v_b_1
 (8 10)  (1356 74)  (1356 74)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_h_l_42
 (9 10)  (1357 74)  (1357 74)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_h_l_42
 (10 10)  (1358 74)  (1358 74)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_h_l_42


LogicTile_29_4

 (3 13)  (1513 77)  (1513 77)  routing T_29_4.sp12_h_l_22 <X> T_29_4.sp12_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (4 14)  (1730 78)  (1730 78)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (4 15)  (1730 79)  (1730 79)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span12_horz_6 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_5_3

 (3 4)  (237 52)  (237 52)  routing T_5_3.sp12_v_t_23 <X> T_5_3.sp12_h_r_0


RAM_Tile_8_3

 (3 6)  (399 54)  (399 54)  routing T_8_3.sp12_h_r_0 <X> T_8_3.sp12_v_t_23
 (3 7)  (399 55)  (399 55)  routing T_8_3.sp12_h_r_0 <X> T_8_3.sp12_v_t_23


LogicTile_17_3

 (3 5)  (877 53)  (877 53)  routing T_17_3.sp12_h_l_23 <X> T_17_3.sp12_h_r_0


LogicTile_20_3

 (3 2)  (1039 50)  (1039 50)  routing T_20_3.sp12_v_t_23 <X> T_20_3.sp12_h_l_23
 (3 4)  (1039 52)  (1039 52)  routing T_20_3.sp12_v_t_23 <X> T_20_3.sp12_h_r_0
 (3 12)  (1039 60)  (1039 60)  routing T_20_3.sp12_v_t_22 <X> T_20_3.sp12_h_r_1


LogicTile_21_3

 (10 0)  (1100 48)  (1100 48)  routing T_21_3.sp4_v_t_45 <X> T_21_3.sp4_h_r_1


LogicTile_24_3

 (10 4)  (1262 52)  (1262 52)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_h_r_4


RAM_Tile_25_3

 (17 0)  (1323 48)  (1323 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1328 48)  (1328 48)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1329 48)  (1329 48)  routing T_25_3.sp12_h_r_11 <X> T_25_3.lc_trk_g0_3
 (26 0)  (1332 48)  (1332 48)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input0_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 49)  (1314 49)  routing T_25_3.sp4_h_l_36 <X> T_25_3.sp4_v_b_1
 (9 1)  (1315 49)  (1315 49)  routing T_25_3.sp4_h_l_36 <X> T_25_3.sp4_v_b_1
 (26 1)  (1332 49)  (1332 49)  routing T_25_3.lc_trk_g0_6 <X> T_25_3.input0_0
 (29 1)  (1335 49)  (1335 49)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 50)  (1320 50)  routing T_25_3.sp4_h_l_9 <X> T_25_3.lc_trk_g0_4
 (14 3)  (1320 51)  (1320 51)  routing T_25_3.sp4_h_l_9 <X> T_25_3.lc_trk_g0_4
 (15 3)  (1321 51)  (1321 51)  routing T_25_3.sp4_h_l_9 <X> T_25_3.lc_trk_g0_4
 (16 3)  (1322 51)  (1322 51)  routing T_25_3.sp4_h_l_9 <X> T_25_3.lc_trk_g0_4
 (17 3)  (1323 51)  (1323 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1328 51)  (1328 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 51)  (1331 51)  routing T_25_3.sp4_r_v_b_30 <X> T_25_3.lc_trk_g0_6
 (26 3)  (1332 51)  (1332 51)  routing T_25_3.lc_trk_g0_3 <X> T_25_3.input0_1
 (29 3)  (1335 51)  (1335 51)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (15 4)  (1321 52)  (1321 52)  routing T_25_3.sp4_h_r_17 <X> T_25_3.lc_trk_g1_1
 (16 4)  (1322 52)  (1322 52)  routing T_25_3.sp4_h_r_17 <X> T_25_3.lc_trk_g1_1
 (17 4)  (1323 52)  (1323 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 52)  (1324 52)  routing T_25_3.sp4_h_r_17 <X> T_25_3.lc_trk_g1_1
 (22 4)  (1328 52)  (1328 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (18 5)  (1324 53)  (1324 53)  routing T_25_3.sp4_h_r_17 <X> T_25_3.lc_trk_g1_1
 (22 5)  (1328 53)  (1328 53)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 53)  (1329 53)  routing T_25_3.sp12_h_l_9 <X> T_25_3.lc_trk_g1_2
 (26 5)  (1332 53)  (1332 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (27 5)  (1333 53)  (1333 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (28 5)  (1334 53)  (1334 53)  routing T_25_3.lc_trk_g3_3 <X> T_25_3.input0_2
 (29 5)  (1335 53)  (1335 53)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1332 54)  (1332 54)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_3
 (14 7)  (1320 55)  (1320 55)  routing T_25_3.sp4_r_v_b_28 <X> T_25_3.lc_trk_g1_4
 (17 7)  (1323 55)  (1323 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (1332 55)  (1332 55)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_3
 (28 7)  (1334 55)  (1334 55)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.input0_3
 (29 7)  (1335 55)  (1335 55)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (2 8)  (1308 56)  (1308 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (27 8)  (1333 56)  (1333 56)  routing T_25_3.lc_trk_g1_2 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (41 8)  (1347 56)  (1347 56)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (8 9)  (1314 57)  (1314 57)  routing T_25_3.sp4_h_r_7 <X> T_25_3.sp4_v_b_7
 (26 9)  (1332 57)  (1332 57)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_4
 (27 9)  (1333 57)  (1333 57)  routing T_25_3.lc_trk_g1_3 <X> T_25_3.input0_4
 (29 9)  (1335 57)  (1335 57)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g1_2 <X> T_25_3.wire_bram/ram/WDATA_11
 (11 10)  (1317 58)  (1317 58)  routing T_25_3.sp4_v_b_0 <X> T_25_3.sp4_v_t_45
 (13 10)  (1319 58)  (1319 58)  routing T_25_3.sp4_v_b_0 <X> T_25_3.sp4_v_t_45
 (15 10)  (1321 58)  (1321 58)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g2_5
 (16 10)  (1322 58)  (1322 58)  routing T_25_3.sp4_v_b_45 <X> T_25_3.lc_trk_g2_5
 (17 10)  (1323 58)  (1323 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (21 10)  (1327 58)  (1327 58)  routing T_25_3.sp4_v_b_31 <X> T_25_3.lc_trk_g2_7
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_v_b_31 <X> T_25_3.lc_trk_g2_7
 (26 10)  (1332 58)  (1332 58)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_5
 (35 10)  (1341 58)  (1341 58)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_5
 (27 11)  (1333 59)  (1333 59)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_5
 (28 11)  (1334 59)  (1334 59)  routing T_25_3.lc_trk_g3_4 <X> T_25_3.input0_5
 (29 11)  (1335 59)  (1335 59)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 59)  (1338 59)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 59)  (1339 59)  routing T_25_3.lc_trk_g2_5 <X> T_25_3.input2_5
 (22 12)  (1328 60)  (1328 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 60)  (1329 60)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g3_3
 (24 12)  (1330 60)  (1330 60)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g3_3
 (26 12)  (1332 60)  (1332 60)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.input0_6
 (27 13)  (1333 61)  (1333 61)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.input0_6
 (29 13)  (1335 61)  (1335 61)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 61)  (1338 61)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 61)  (1340 61)  routing T_25_3.lc_trk_g1_1 <X> T_25_3.input2_6
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 62)  (1320 62)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (35 14)  (1341 62)  (1341 62)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input2_7
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g0_4 <X> T_25_3.wire_bram/ram/RE
 (14 15)  (1320 63)  (1320 63)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (16 15)  (1322 63)  (1322 63)  routing T_25_3.sp4_v_t_25 <X> T_25_3.lc_trk_g3_4
 (17 15)  (1323 63)  (1323 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (29 15)  (1335 63)  (1335 63)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 63)  (1338 63)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 63)  (1340 63)  routing T_25_3.lc_trk_g1_4 <X> T_25_3.input2_7


LogicTile_26_3

 (2 4)  (1350 52)  (1350 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 4)  (1354 52)  (1354 52)  routing T_26_3.sp4_v_t_37 <X> T_26_3.sp4_v_b_3
 (11 4)  (1359 52)  (1359 52)  routing T_26_3.sp4_v_t_44 <X> T_26_3.sp4_v_b_5
 (13 4)  (1361 52)  (1361 52)  routing T_26_3.sp4_v_t_44 <X> T_26_3.sp4_v_b_5
 (5 5)  (1353 53)  (1353 53)  routing T_26_3.sp4_v_t_37 <X> T_26_3.sp4_v_b_3
 (9 5)  (1357 53)  (1357 53)  routing T_26_3.sp4_v_t_45 <X> T_26_3.sp4_v_b_4
 (10 5)  (1358 53)  (1358 53)  routing T_26_3.sp4_v_t_45 <X> T_26_3.sp4_v_b_4


LogicTile_27_3

 (2 12)  (1404 60)  (1404 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_3

 (8 8)  (1572 56)  (1572 56)  routing T_30_3.sp4_h_l_46 <X> T_30_3.sp4_h_r_7
 (10 8)  (1574 56)  (1574 56)  routing T_30_3.sp4_h_l_46 <X> T_30_3.sp4_h_r_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 50)  (1738 50)  routing T_33_3.span4_horz_31 <X> T_33_3.span4_vert_t_13
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_17_2

 (3 0)  (877 32)  (877 32)  routing T_17_2.sp12_v_t_23 <X> T_17_2.sp12_v_b_0
 (9 3)  (883 35)  (883 35)  routing T_17_2.sp4_v_b_5 <X> T_17_2.sp4_v_t_36
 (10 3)  (884 35)  (884 35)  routing T_17_2.sp4_v_b_5 <X> T_17_2.sp4_v_t_36


LogicTile_22_2

 (3 4)  (1147 36)  (1147 36)  routing T_22_2.sp12_v_t_23 <X> T_22_2.sp12_h_r_0


LogicTile_23_2

 (4 10)  (1202 42)  (1202 42)  routing T_23_2.sp4_h_r_0 <X> T_23_2.sp4_v_t_43
 (6 10)  (1204 42)  (1204 42)  routing T_23_2.sp4_h_r_0 <X> T_23_2.sp4_v_t_43
 (5 11)  (1203 43)  (1203 43)  routing T_23_2.sp4_h_r_0 <X> T_23_2.sp4_v_t_43


LogicTile_24_2

 (3 4)  (1255 36)  (1255 36)  routing T_24_2.sp12_v_t_23 <X> T_24_2.sp12_h_r_0
 (12 12)  (1264 44)  (1264 44)  routing T_24_2.sp4_v_t_46 <X> T_24_2.sp4_h_r_11


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 32)  (1317 32)  routing T_25_2.sp4_v_t_46 <X> T_25_2.sp4_v_b_2
 (17 0)  (1323 32)  (1323 32)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (1331 32)  (1331 32)  routing T_25_2.sp4_v_b_2 <X> T_25_2.lc_trk_g0_2
 (26 0)  (1332 32)  (1332 32)  routing T_25_2.lc_trk_g0_6 <X> T_25_2.input0_0
 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 33)  (1318 33)  routing T_25_2.sp4_v_t_46 <X> T_25_2.sp4_v_b_2
 (22 1)  (1328 33)  (1328 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 33)  (1329 33)  routing T_25_2.sp4_v_b_2 <X> T_25_2.lc_trk_g0_2
 (26 1)  (1332 33)  (1332 33)  routing T_25_2.lc_trk_g0_6 <X> T_25_2.input0_0
 (29 1)  (1335 33)  (1335 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 34)  (1320 34)  routing T_25_2.sp4_v_t_1 <X> T_25_2.lc_trk_g0_4
 (21 2)  (1327 34)  (1327 34)  routing T_25_2.sp12_h_l_4 <X> T_25_2.lc_trk_g0_7
 (22 2)  (1328 34)  (1328 34)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1330 34)  (1330 34)  routing T_25_2.sp12_h_l_4 <X> T_25_2.lc_trk_g0_7
 (25 2)  (1331 34)  (1331 34)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g0_6
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 35)  (1320 35)  routing T_25_2.sp4_v_t_1 <X> T_25_2.lc_trk_g0_4
 (16 3)  (1322 35)  (1322 35)  routing T_25_2.sp4_v_t_1 <X> T_25_2.lc_trk_g0_4
 (17 3)  (1323 35)  (1323 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1327 35)  (1327 35)  routing T_25_2.sp12_h_l_4 <X> T_25_2.lc_trk_g0_7
 (22 3)  (1328 35)  (1328 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 35)  (1329 35)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g0_6
 (24 3)  (1330 35)  (1330 35)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g0_6
 (25 3)  (1331 35)  (1331 35)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g0_6
 (26 3)  (1332 35)  (1332 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (27 3)  (1333 35)  (1333 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (28 3)  (1334 35)  (1334 35)  routing T_25_2.lc_trk_g3_2 <X> T_25_2.input0_1
 (29 3)  (1335 35)  (1335 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (21 4)  (1327 36)  (1327 36)  routing T_25_2.sp12_h_l_0 <X> T_25_2.lc_trk_g1_3
 (22 4)  (1328 36)  (1328 36)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 36)  (1330 36)  routing T_25_2.sp12_h_l_0 <X> T_25_2.lc_trk_g1_3
 (26 4)  (1332 36)  (1332 36)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.input0_2
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (21 5)  (1327 37)  (1327 37)  routing T_25_2.sp12_h_l_0 <X> T_25_2.lc_trk_g1_3
 (27 5)  (1333 37)  (1333 37)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.input0_2
 (28 5)  (1334 37)  (1334 37)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.input0_2
 (29 5)  (1335 37)  (1335 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (27 7)  (1333 39)  (1333 39)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.input0_3
 (28 7)  (1334 39)  (1334 39)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.input0_3
 (29 7)  (1335 39)  (1335 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (13 8)  (1319 40)  (1319 40)  routing T_25_2.sp4_v_t_45 <X> T_25_2.sp4_v_b_8
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.wire_bram/ram/WDATA_3
 (26 9)  (1332 41)  (1332 41)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.input0_4
 (27 9)  (1333 41)  (1333 41)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.input0_4
 (29 9)  (1335 41)  (1335 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g2_7 <X> T_25_2.wire_bram/ram/WDATA_3
 (37 9)  (1343 41)  (1343 41)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (16 10)  (1322 42)  (1322 42)  routing T_25_2.sp4_v_b_29 <X> T_25_2.lc_trk_g2_5
 (17 10)  (1323 42)  (1323 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 42)  (1324 42)  routing T_25_2.sp4_v_b_29 <X> T_25_2.lc_trk_g2_5
 (21 10)  (1327 42)  (1327 42)  routing T_25_2.sp4_v_t_26 <X> T_25_2.lc_trk_g2_7
 (22 10)  (1328 42)  (1328 42)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 42)  (1329 42)  routing T_25_2.sp4_v_t_26 <X> T_25_2.lc_trk_g2_7
 (26 10)  (1332 42)  (1332 42)  routing T_25_2.lc_trk_g0_7 <X> T_25_2.input0_5
 (35 10)  (1341 42)  (1341 42)  routing T_25_2.lc_trk_g2_5 <X> T_25_2.input2_5
 (15 11)  (1321 43)  (1321 43)  routing T_25_2.sp4_v_t_33 <X> T_25_2.lc_trk_g2_4
 (16 11)  (1322 43)  (1322 43)  routing T_25_2.sp4_v_t_33 <X> T_25_2.lc_trk_g2_4
 (17 11)  (1323 43)  (1323 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1327 43)  (1327 43)  routing T_25_2.sp4_v_t_26 <X> T_25_2.lc_trk_g2_7
 (26 11)  (1332 43)  (1332 43)  routing T_25_2.lc_trk_g0_7 <X> T_25_2.input0_5
 (29 11)  (1335 43)  (1335 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (1338 43)  (1338 43)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_5 input2_5
 (33 11)  (1339 43)  (1339 43)  routing T_25_2.lc_trk_g2_5 <X> T_25_2.input2_5
 (21 12)  (1327 44)  (1327 44)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (22 12)  (1328 44)  (1328 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 44)  (1329 44)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (26 12)  (1332 44)  (1332 44)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.input0_6
 (14 13)  (1320 45)  (1320 45)  routing T_25_2.sp4_r_v_b_40 <X> T_25_2.lc_trk_g3_0
 (17 13)  (1323 45)  (1323 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1327 45)  (1327 45)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (22 13)  (1328 45)  (1328 45)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1331 45)  (1331 45)  routing T_25_2.sp4_r_v_b_42 <X> T_25_2.lc_trk_g3_2
 (28 13)  (1334 45)  (1334 45)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.input0_6
 (29 13)  (1335 45)  (1335 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 45)  (1338 45)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 45)  (1341 45)  routing T_25_2.lc_trk_g0_2 <X> T_25_2.input2_6
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1324 46)  (1324 46)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (26 14)  (1332 46)  (1332 46)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_7
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g0_4 <X> T_25_2.wire_bram/ram/WE
 (14 15)  (1320 47)  (1320 47)  routing T_25_2.sp4_r_v_b_44 <X> T_25_2.lc_trk_g3_4
 (17 15)  (1323 47)  (1323 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_v_b_37 <X> T_25_2.lc_trk_g3_5
 (27 15)  (1333 47)  (1333 47)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_7
 (28 15)  (1334 47)  (1334 47)  routing T_25_2.lc_trk_g3_4 <X> T_25_2.input0_7
 (29 15)  (1335 47)  (1335 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 47)  (1338 47)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_v_t_23


LogicTile_24_1

 (9 4)  (1261 20)  (1261 20)  routing T_24_1.sp4_v_t_41 <X> T_24_1.sp4_h_r_4


RAM_Tile_25_1

 (26 0)  (1332 16)  (1332 16)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_0
 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 17)  (1333 17)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_0
 (28 1)  (1334 17)  (1334 17)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.input0_0
 (29 1)  (1335 17)  (1335 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 18)  (1321 18)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g0_5
 (16 2)  (1322 18)  (1322 18)  routing T_25_1.sp4_v_t_8 <X> T_25_1.lc_trk_g0_5
 (17 2)  (1323 18)  (1323 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (26 2)  (1332 18)  (1332 18)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.input0_1
 (14 3)  (1320 19)  (1320 19)  routing T_25_1.sp4_r_v_b_28 <X> T_25_1.lc_trk_g0_4
 (17 3)  (1323 19)  (1323 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1332 19)  (1332 19)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.input0_1
 (28 3)  (1334 19)  (1334 19)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.input0_1
 (29 3)  (1335 19)  (1335 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (15 4)  (1321 20)  (1321 20)  routing T_25_1.sp4_h_r_17 <X> T_25_1.lc_trk_g1_1
 (16 4)  (1322 20)  (1322 20)  routing T_25_1.sp4_h_r_17 <X> T_25_1.lc_trk_g1_1
 (17 4)  (1323 20)  (1323 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 20)  (1324 20)  routing T_25_1.sp4_h_r_17 <X> T_25_1.lc_trk_g1_1
 (22 4)  (1328 20)  (1328 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (17 5)  (1323 21)  (1323 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1324 21)  (1324 21)  routing T_25_1.sp4_h_r_17 <X> T_25_1.lc_trk_g1_1
 (21 5)  (1327 21)  (1327 21)  routing T_25_1.sp4_r_v_b_27 <X> T_25_1.lc_trk_g1_3
 (27 5)  (1333 21)  (1333 21)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.input0_2
 (28 5)  (1334 21)  (1334 21)  routing T_25_1.lc_trk_g3_1 <X> T_25_1.input0_2
 (29 5)  (1335 21)  (1335 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1323 22)  (1323 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 23)  (1324 23)  routing T_25_1.sp4_r_v_b_29 <X> T_25_1.lc_trk_g1_5
 (26 7)  (1332 23)  (1332 23)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.input0_3
 (28 7)  (1334 23)  (1334 23)  routing T_25_1.lc_trk_g2_3 <X> T_25_1.input0_3
 (29 7)  (1335 23)  (1335 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1328 24)  (1328 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 24)  (1329 24)  routing T_25_1.sp4_v_b_43 <X> T_25_1.lc_trk_g2_3
 (24 8)  (1330 24)  (1330 24)  routing T_25_1.sp4_v_b_43 <X> T_25_1.lc_trk_g2_3
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_5 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g2_5 <X> T_25_1.wire_bram/ram/WDATA_11
 (38 8)  (1344 24)  (1344 24)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (26 9)  (1332 25)  (1332 25)  routing T_25_1.lc_trk_g1_3 <X> T_25_1.input0_4
 (27 9)  (1333 25)  (1333 25)  routing T_25_1.lc_trk_g1_3 <X> T_25_1.input0_4
 (29 9)  (1335 25)  (1335 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (17 10)  (1323 26)  (1323 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1327 26)  (1327 26)  routing T_25_1.sp4_v_b_31 <X> T_25_1.lc_trk_g2_7
 (22 10)  (1328 26)  (1328 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 26)  (1329 26)  routing T_25_1.sp4_v_b_31 <X> T_25_1.lc_trk_g2_7
 (26 10)  (1332 26)  (1332 26)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_5
 (35 10)  (1341 26)  (1341 26)  routing T_25_1.lc_trk_g0_5 <X> T_25_1.input2_5
 (18 11)  (1324 27)  (1324 27)  routing T_25_1.sp4_r_v_b_37 <X> T_25_1.lc_trk_g2_5
 (27 11)  (1333 27)  (1333 27)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_5
 (28 11)  (1334 27)  (1334 27)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.input0_5
 (29 11)  (1335 27)  (1335 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 27)  (1338 27)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (15 12)  (1321 28)  (1321 28)  routing T_25_1.sp4_v_b_41 <X> T_25_1.lc_trk_g3_1
 (16 12)  (1322 28)  (1322 28)  routing T_25_1.sp4_v_b_41 <X> T_25_1.lc_trk_g3_1
 (17 12)  (1323 28)  (1323 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (26 12)  (1332 28)  (1332 28)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.input0_6
 (27 13)  (1333 29)  (1333 29)  routing T_25_1.lc_trk_g1_5 <X> T_25_1.input0_6
 (29 13)  (1335 29)  (1335 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 29)  (1338 29)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (1340 29)  (1340 29)  routing T_25_1.lc_trk_g1_1 <X> T_25_1.input2_6
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 30)  (1320 30)  routing T_25_1.sp4_v_t_25 <X> T_25_1.lc_trk_g3_4
 (15 14)  (1321 30)  (1321 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (16 14)  (1322 30)  (1322 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 30)  (1324 30)  routing T_25_1.sp4_h_r_37 <X> T_25_1.lc_trk_g3_5
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g0_4 <X> T_25_1.wire_bram/ram/RE
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.sp4_v_t_25 <X> T_25_1.lc_trk_g3_4
 (16 15)  (1322 31)  (1322 31)  routing T_25_1.sp4_v_t_25 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (28 15)  (1334 31)  (1334 31)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.input0_7
 (29 15)  (1335 31)  (1335 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 31)  (1338 31)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 31)  (1340 31)  routing T_25_1.lc_trk_g1_0 <X> T_25_1.input2_7


LogicTile_26_1

 (4 0)  (1352 16)  (1352 16)  routing T_26_1.sp4_v_t_41 <X> T_26_1.sp4_v_b_0
 (6 0)  (1354 16)  (1354 16)  routing T_26_1.sp4_v_t_41 <X> T_26_1.sp4_v_b_0
 (5 2)  (1353 18)  (1353 18)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (4 3)  (1352 19)  (1352 19)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (6 3)  (1354 19)  (1354 19)  routing T_26_1.sp4_v_t_43 <X> T_26_1.sp4_h_l_37
 (4 12)  (1352 28)  (1352 28)  routing T_26_1.sp4_v_t_36 <X> T_26_1.sp4_v_b_9
 (6 12)  (1354 28)  (1354 28)  routing T_26_1.sp4_v_t_36 <X> T_26_1.sp4_v_b_9


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 0)  (897 15)  (897 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (891 12)  (891 12)  routing T_17_0.span12_vert_3 <X> T_17_0.lc_trk_g0_3
 (7 2)  (893 12)  (893 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (894 12)  (894 12)  routing T_17_0.span12_vert_3 <X> T_17_0.lc_trk_g0_3
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (8 3)  (894 13)  (894 13)  routing T_17_0.span12_vert_3 <X> T_17_0.lc_trk_g0_3
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g0_3 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


