Tor Aamodt , Paul Chow, Embedded ISA support for enhanced floating-point to fixed-point ANSI-C compilation, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.128-137, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354899]
Accelchip. http://www.accelchip.com/.
Agarwal, L., Wazlowski, M., and Ghosh, S. 1994. An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs. In Proceedings of the 2nd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'94). IEEE, Los Alamitos, CA, 101--110.
J. R. Allen , Ken Kennedy , Carrie Porterfield , Joe Warren, Conversion of control dependence to data dependence, Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.177-189, January 24-26, 1983, Austin, Texas[doi>10.1145/567067.567085]
Altera Inc. http://www.altera.com/.
Altera Inc. 2002. Stratix programmable logic device family data sheet 1.0, H.W.A.C. Altera Corp.
R. Amerson , R. J. Carter , W. B. Culbertson , P. Kuekes , G. Snider, Teramac-configurable custom computing, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.32, April 19-21, 1995
Annapolis Microsystems Inc. 1999. WildStarTM reconfigurable computing engines, User's manual R3.3.
Peter Mark Athanas, An adaptive machine architecture and compiler for dynamic processor reconfigurations, Brown University, Providence, RI, 1992
Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993[doi>10.1109/2.204677]
David I. August , John W. Sias , Jean-Michel Puiatti , Scott A. Mahlke , Daniel A. Connors , Kevin M. Crozier , Wen-mei W. Hwu, The program decision logic approach to predicated execution, Proceedings of the 26th annual international symposium on Computer architecture, p.208-219, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300997]
Jonathan William Babb , Anant Agarwal, High-level compilation for gate-reconfigurable architectures, Massachusetts Institute of Technology, 2001
Jonathan Babb , Martin Rinard , Csaba Andras Moritz , Walter Lee , Matthew Frank , Rajeev Barua , Saman Amarasinghe, Parallelizing Applications into Silicon, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.70, April 21-23, 1999
P. Banerjee , N. Shenoy , A. Choudhary , S. Hauck , C. Bachmann , M. Haldar , P. Joisha , A. Jones , A. Kanhare , A. Nayak , S. Periyacheri , M. Walkden , D. Zaretsky, A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing Systems, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.39, April 17-19, 2000
Baradaran, N. and Diniz, P. 2006. Memory parallelism using custom array mapping to heterogeneous storage structures. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'06). IEEE, Los Alamitos, CA, 383--388.
Baradaran, N., Park, J., and Diniz, P. 2004. Compiler reuse analysis for the mapping of data in FPGAs with RAM blocks. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04). IEEE, Los Alamitos, CA, 45--152.
Rajeev Barua , Walter Lee , Saman Amarasinghe , Anant Agarawal, Compiler Support for Scalable and Efficient Memory Systems, IEEE Transactions on Computers, v.50 n.11, p.1234-1247, November 2001[doi>10.1109/12.966497]
V. Baumgarte , G. Ehlers , F. May , A. Nückel , M. Vorbach , M. Weinhardt, PACT XPP—A Self-Reconfigurable Data Processing Architecture, The Journal of Supercomputing, v.26 n.2, p.167-184, September 2003[doi>10.1023/A:1024499601571]
Gary R. Beck , David W. L. Yen , Thomas L. Anderson, The Cydra 5 minisupercomputer: architecture and implementation, The Journal of Supercomputing, v.7 n.1-2, p.143-180, May 1993[doi>10.1007/BF01205183]
Becker, J., Hartenstein, R., Herz, M., and Nageldinger, U. 1998. Parallelization in co-compilation for configurable accelerators. In Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC'98), 23--33.
P. Bellows , B. Hutchings, JHDL - An HDL for Reconfigurable Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.175, April 15-17, 1998
R Bernstein, Multiplication by Integer constants, Software—Practice & Experience, v.16 n.7, p.641-652, July. 1986[doi>10.1002/spe.4380160704]
Per Bjesse , Koen Claessen , Mary Sheeran , Satnam Singh, Lava: hardware design in Haskell, Proceedings of the third ACM SIGPLAN international conference on Functional programming, p.174-184, September 26-29, 1998, Baltimore, Maryland, USA[doi>10.1145/289423.289440]
W. Böhm , J. Hammes , B. Draper , M. Chawathe , C. Ross , R. Rinker , W. Najjar, Mapping a Single Assignment Programming Language to Reconfigurable Systems, The Journal of Supercomputing, v.21 n.2, p.117-130, February 2002[doi>10.1023/A:1013623303037]
A. P.  W. Bohm , B. Draper , W. Najjar , J. Hammes , R. Rinker , M. Chawathe , C. Ross, One-Step Compilation of Image Processing Applications to FPGAs, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.209-218, April 29-May 02, 2001[doi>10.1109/FCCM.2001.32]
Kiran Bondalapati, Parallelizing DSP nested loops on reconfigurable architectures using data context switching, Proceedings of the 38th annual Design Automation Conference, p.273-276, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378483]
Kiran Bondalapati , Pedro C. Diniz , Phillip Duncan , John Granacki , Mary W. Hall , Rajeev Jain , Heidi Ziegler, DEFACTO: A Design Environment for Adaptive Computing Technology, Proceedings of the 11 IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing, p.570-578, April 12-16, 1999
Kiran Bondalapati , Viktor K. Prasanna, Dynamic Precision Management for Loop Computations on Reconfigurable Architectures, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.249, April 21-23, 1999
D. R. Brasen , G. Saucier, Using cone structures for circuit partitioning into FPGA packages, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.7, p.592-600, November 2006[doi>10.1109/43.709397]
David Brooks , Margaret Martonosi, Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.13, January 09-12, 1999
Budiu, M., Goldstein, S., Sakr, M., and Walker, K. 2000. BitValue inference: Detecting and exploiting narrow bit-width computations. In Proceedings of the 6th International European Conference on Parallel Computing (EuroPar'00). Lecture Notes in Computer Science, vol. 1900, Springer, Berlin, 969--979.
Mihai Budiu , Seth Copen Goldstein, Fast compilation for pipelined reconfigurable fabrics, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.195-205, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296459]
Efficient Place and Route for Pipeline Reconfigurable Architectures, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.423, September 17-20, 2000
Timothy John Callahan , John Wawrzynek, Automatic compilation of c for hybrid reconfigurable architectures, University of California, Berkeley, 2002
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Timothy J. Callahan , John Wawrzynek, Adapting software pipelining for reconfigurable computing, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.57-64, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354889]
Timothy J. Callahan , John Wawrzynek, Instruction-Level Parallelism for Reconfigurable Computing, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, p.248-257, August 31-September 03, 1998
Timothy J. Callahan , Philip Chong , André DeHon , John Wawrzynek, Fast module mapping and placement for datapaths in FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.123-132, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275132]
J. M.P. Cardoso, On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures, IEEE Transactions on Computers, v.52 n.10, p.1362-1375, October 2003[doi>10.1109/TC.2003.1234532]
João M.  P. Cardoso , Horácio C. Neto, Compilation for FPGA-Based Reconfigurable Hardware, IEEE Design & Test, v.20 n.2, p.65-75, March 2003[doi>10.1109/MDT.2003.1188264]
João M. P. Cardoso , Markus Weinhardt, XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.864-874, September 02-04, 2002
Cardoso, J. M. P. and Neto, H. C. 2001. Compilation increasing the scheduling scope for multi-memory-FPGA-based custom computing machines. In Proceedings of the 11th International Conference on Field Programmable Logic and Applications (FPL'01). Lecture Notes in Computer Science, vol. 2147, Springer, Berlin, 523--533.
João M. P. Cardoso , Horácio C. Neto, An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs, Proceedings of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration: Systems on a Chip, p.485-496, December 01-04, 1999
Joco M. P. Cardoso , Horacio C. Neto, Macro-Based Hardware Compilation of Java(tm) Bytecodes into a Dynamic Reconfigurable Computing System, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.2, April 21-23, 1999
Eylon Caspi, Empirical Study of Opportunities for Bit-Level Specialization in, University of California at Berkeley, Berkeley, CA, 2001
Caspi, E., Chu, M., Randy, H., Yeh, J., Wawrzynek, J., and Dehon, A. 2000. Stream computations organized for reconfigurable execution (SCORE). In Proceedings of the 10th International Workshop on Field-Programmable Logic and Applications (FPL'00). Lecture Notes in Computer Science, vol. 1896, Springer, Berlin, 605--614.
Celoxica Ltd. http://www.celoxica.com/.
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
D. C. Cronquist , P. Franklin , S. G. Berg , C. Ebeling, Specifying and Compiling Applications for RaPiD, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.116, April 15-17, 1998
Ron Cytron , Jeanne Ferrante , Barry K. Rosen , Mark N. Wegman , F. Kenneth Zadeck, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.4, p.451-490, Oct. 1991[doi>10.1145/115372.115320]
Dehon, A., Markovskya, Y., Caspia, E., Chua, M., Huanga, R., Perissakisa, S., Pozzi, L., Yeha, J., and Wawrzyneka, J. 2006. Stream computations organized for reconfigurable execution. Microprocess. Microsyst. 30, 6, 334--354.
André DeHon, The Density Advantage of Configurable Computing, Computer, v.33 n.4, p.41-49, April 2000[doi>10.1109/2.839320]
Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Cambridge, MA, 1996
Pedro C. Diniz, Evaluation of Code Generation Strategies for Scalar Replaced Codes in Fine-Grain Configurable Architectures, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.73-82, April 18-20, 2005[doi>10.1109/FCCM.2005.32]
Pedro Diniz , Mary Hall , Joonseok Park , Byoungro So , Heidi Ziegler, Bridging the gap between compilation and synthesis in the DEFACTO system, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.52-70, August 01-03, 2001, Cumberland Falls, KY, USA
Goran Doncev , Miriam Leeser , Shantanu Tarafdar, High Level Synthesis for Designing Custom Computing Hardware, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.326, April 15-17, 1998
Andrew A. Duncan , David C. Hendry , Peter Gray, The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.218-223, Feb. 2001[doi>10.1109/92.920837]
Andrew A. Duncan , David C. Hendry , Peter Gray, An Overview of the COBRA-ABS High Level Synthesis System for Multi-FPGA Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.106, April 15-17, 1998
Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
Edwards, S. 2002. High-level synthesis from the synchronous language Esterel. In Proceedings of the 11th IEEE/ACM International Workshop on Logic and Synthesis (IWLS'02). 401--406.
S. Fekete , E. Köhler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany
Xilinx, Inc. Forge. Forge compiler. http://www.lavalogic.com/.
Jan Frigo , Maya Gokhale , Dominique Lavenier, Evaluation of the streams-C C-to-FPGA compiler: an applications perspective, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.134-140, February 2001, Monterey, California, USA[doi>10.1145/360276.360326]
Fujii, T., Furuta, K., Motomura, M., Nomura, M., Mizuno, M., Anjo, K., Wakabayashi, K., Hirota, Y., Nakazawa, Y., Ito, H., and Yamashina, M. 1999. A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC'99). IEEE, Los Alamitos, CA, 364--365.
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
D. Galloway, The Transmogrifier C hardware description language and compiler for FPGAs, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.136, April 19-21, 1995
Satish Ganesan , Ranga Vemuri, An integrated temporal partioning and partial reconfiguration technique for design latency improvement, Proceedings of the conference on Design, automation and test in Europe, p.320-325, March 27-30, 2000, Paris, France[doi>10.1145/343647.343789]
M. Girkar , C. D. Polychronopoulos, Automatic Extraction of Functional Parallelism from Ordinary Programs, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.166-178, March 1992[doi>10.1109/71.127258]
Maya B. Gokhale , Paul S. Graham, Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays, Springer Publishing Company, Incorporated, 2010
Maya B. Gokhale , Janice M. Stone , Edson Gomersall, Co-Synthesis to a Hybrid RISC/FPGA Architecture, Journal of VLSI Signal Processing Systems, v.24 n.2/3, p.165-180, Mar. 2000[doi>10.1023/A:1008141305507]
Maya B. Gokhale , Janice M. Stone , Jeff Arnold , Mirek Kalinowski, Stream-Oriented FPGA Computing in the Streams-C High Level Language, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.49, April 17-19, 2000
Maya B. Gokhale , Janice M. Stone, Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.63, April 21-23, 1999
Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
M. Gokhale , D. Gomersall, High level compilation for fine grained FPGAs, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.165, April 16-18, 1997
Maya Gokhale , Aaron Marks, Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, p.399-408, September 01, 1995
Gokhale, M. and Carlson, W. 1992. An introduction to compilation issues for parallel machines. J. Supercomput. 283--314.
Gokhale, M., Holmes, W., Kopser, A., Kunze, D., Lopresti, D. P., Lucas, S., Minnich, R., and Olsen, P. 1990. SPLASH: A reconfigurable linear logic array. In Proceedings of the International Conference on Parallel Processing (ICPP'90). 526--532.
Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]
Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300982]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Guccione, S., Levi, D., and Sundararajan, P. 2000. Jbits: Java based interface for reconfigurable computing. In Proceedings of the Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD'00). 1--9.
Guo, Z. and Najjar, W. 2006. A compiler intermediate representation for reconfigurable fabrics. In Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL'2006). IEEE, Los Alamitos, CA, 741--744.
Zhi Guo , Betul Buyukkurt , Walid Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, ACM SIGPLAN Notices, v.39 n.7, July 2004[doi>10.1145/998300.997199]
Sumit Gupta , Nick Savoiu , Sunwoo Kim , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Speculation techniques for high level synthesis of control intensive designs, Proceedings of the 38th annual Design Automation Conference, p.269-272, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378481]
Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee, A system for synthesizing optimized FPGA hardware from MATLAB, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee , Nagraj Shenoy, Fpga Hardware Synthesis From Matlab, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.299, January 03-07, 2001
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
Hartenstein, R. W. 1997. The microprocessor is no more general purpose: Why future reconfigurable platforms will win. In Proceedings of the International Conference on Innovative Systems in Silicon (ISIS'97).
Hartenstein, R. W., Becker, J., Kress, R., and Reinig, H. 1996. High-performance computing using a reconfigurable accelerator. Concurrency—Pract. Exper. 8, 6, 429--443.
Reiner W. Hartenstein , Rainer Kress, A datapath synthesis system for the reconfigurable datapath architecture, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.77-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224959]
Hartley, R. 1991. Optimization of canonic signed digit multipliers for filter design. In Proceedings of the IEEE International Sympoisum on Circuits and Systems (ISCA'91). IEEE, Los Alamitos, CA, 343--348.
Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]
Hauck, S. 1998. The roles of FPGAs in reprogrammable systems. Proc. IEEE 86, 4, 615--638.
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
C. A. R. Hoare, Communicating sequential processes, Communications of the ACM, v.21 n.8, p.666-677, Aug. 1978[doi>10.1145/359576.359585]
Impact. The Impact Research Group. http://www.crhc.uiuc.edu/.
Impulse-Accelerated-Technologies Inc. http://www.impulsec.com/.
Inoue, A., Tomiyama, H., Okuma, H., Kanbara, H., and Yasuura, H. 1998. Language and compiler for optimizing datapath widths of embedded systems. IEICE Trans. Fundamentals E81-A, 12, 2595--2604.
Iseli, C. and Sanchez, E. 1993. Spyder: A reconfigurable VLIW processor using FPGAs. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'93). IEEE, Los Alamitos, CA, 17--24.
Mark Jones , Luke Scharf , Jonathan Scott , Chris Twaddle , Matthew Yaconis , Kuan Yao , Peter Athanas , Brian Schott, Implementing an API for Distributed Adaptive Computing Systems, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.222, April 21-23, 1999
Gjalt de Jong , Bill Lin Carl Verdonck , Sven Wuytack , Francky Catthoor, Background memory management for dynamic data structure intensive processing systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.515-520, November 05-09, 1995, San Jose, California, USA
Bernardo Kastrup , Arjan Bink , Jan Hoogerbrugge, ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.92, April 21-23, 1999
Meenakshi Kaul , Ranga Vemuri, Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs, Proceedings of the conference on Design, automation and test in Europe, p.43-es, January 1999, Munich, Germany[doi>10.1145/307418.307490]
Meenakshi Kaul , Ranga Vemuri , Sriram Govindarajan , Iyad Ouaiss, An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.616-622, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310010]
M. Kaul , R. Vemuri, Optimal temporal partitioning and synthesis for reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe, p.389-397, February 23-26, 1998, Le Palais des Congrés de Paris, France
Kamal S. Khouri , Ganesh Lakshminarayana , Niraj K. Jha, Memory binding for performance optimization of control-flow intensive behaviors, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.482-488, November 07-11, 1999, San Jose, California, USA
Kobayashi, S., Kozuka, I., Tang, W. H., and Landmann, D. 2004. A software/hardware codesigned hands-free system on a “resizable” block-floating-point DSP. In Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP'04). IEEE, Los Alamitos, CA, 149--152.
Kress, R. 1996. A fast reconfigurable ALU for Xputers. Tech. rep. Kaiserlautern University, Kaiserlautern.
Helena Krupnova , Gabriele Saucier, Hierarchical Interactive Approach to Partition Large Designs into FPGAs, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.101-110, August 30-September 01, 1999
Kum, K.-I., Kang, J., and Sung, W. 2000. AUTOSCALER for C: An optimizing floating-point to integer C program converter for fixed-point digital signal processors. IEEE Trans. Circuits Syst. II, 47, 9, 840--848.
Preetham Lakshmikanthan , Sriram Govindarajan , Vinoo Srinivasan , Ranga Vemuri, Behavioral Partitioning with Synthesis for Multi-FPGA Architectures under Interconnect, Area, and Latency Constraints, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.924-931, May 01-05, 2000
Ganesh Lakshminarayana , Kamal S. Khouri , Niraj K. Jha,Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.244-250, November 09-13, 1997, San Jose, California, USA
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291018]
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 1, 5--35.
M. P. Leong , M. Y. Yeung , C. K. Yeung , C. W. Fu , P. A. Heng , P. H. W. Leong, Automatic Floating to Fixed Point Translation and its Application to Post-Rendering 3D Warping, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.240, April 21-23, 1999
David M. Lewis , David R. Galloway , Marcus van Ierssel , Jonathan Rose , Paul Chow, The Transmogrifier-2: a 1 million gate rapid-prototyping system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.188-198, June 1998[doi>10.1109/92.678867]
Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th Annual Design Automation Conference, p.507-512, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337559]
Huiqun Liu , D. F. Wong, Circuit partitioning for dynamically reconfigurable FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.187-194, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296456]
Wayne Luk , Teddy Wu, Towards a declarative framework for hardware-software codesign, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
Patrick Lysaght , Wolfgang Rosenstiel, New Algorithms, Architectures and Applications for Reconfigurable Computing, Springer-Verlag New York, Inc., Secaucus, NJ, 2005
Daniel J. Magenheimer , Liz Peters , Karl W. Pettis , Dan Zuras, Integer Multiplication and Division on the HP Precision Architecture, IEEE Transactions on Computers, v.37 n.8, p.980-990, August 1988[doi>10.1109/12.2248]
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, ACM SIGMICRO Newsletter, v.23 n.1-2, p.45-54, Dec. 1992[doi>10.1145/144965.144998]
Yury Markovskiy , Eylon Caspi , Randy Huang , Joseph Yeh , Michael Chu , John Wawrzynek , André DeHon, Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503077]
Tsutomu Maruyama , Tsutomu Hoshino, A C to HDL Compiler for Pipeline Processing on FPGAs, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.101, April 17-19, 2000
MathStar Inc. http://www.mathstar.com.
Mathworks. Home page: http://www.mathworks.com/.
Bingfeng Mei , Andy Lambrechts , Diederik Verkest , Jean-Yves Mignolet , Rudy Lauwereins, Architecture Exploration for a Reconfigurable Architecture Template, IEEE Design & Test, v.22 n.2, p.90-101, March 2005[doi>10.1109/MDT.2005.27]
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2002. Dresc: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'02). IEEE, Los Alamitos, CA, 166--173.
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field Programmable Logic and Application (FPL'03). Lecture Notes in Computer Science, vol. 2778, Springer, Berlin, 61--70.
Oskar Mencer , Marco Platzner , Martin Morf , Michael J. Flynn, Object-oriented domain specific compilers for programming FPGA's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.205-210, Feb. 2001[doi>10.1109/92.920835]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Micheli, G. D. and Gupta, R. 1997. Hardware/software co-design. Proc. IEEE 85, 3, 349--365.
Mirsky, E. and Dehon, A. 1996. MATRIX: A reconfigurable computing device with reconfigurable instruction deployable resources. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'96). IEEE, Los Alamitos, CA, 157--166.
Mitrionics A. B. http://www.mitrionics.com/.
Takashi Miyamori , Kunle Olukotun, A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.2, April 15-17, 1998
Laurent Moll , Jean Vuillemin , Philippe Boucard, High-energy physics on DECPeRLe-1 programmable active memory, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.47-52, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201318]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Nallatech Inc. http://www.nallatech.com.
Anshuman Nayak , Malay Haldar , Alok Choudhary , Prith Banerjee, Parallelization of MATLAB Applications for a Multi-FPGA System, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.1-9, April 29-May 02, 2001[doi>10.1109/FCCM.2001.34]
A. Nayak , M. Haldar , A. Choudhary , P. Banerjee, Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.722-728, March 2001, Munich, Germany
Stuart Nisbet , Steve Guccione, The XC6200DS development system, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.61-68, September 01-03, 1997
Ogawa, O., Takagi, K., Itoh, Y., Kimura, S., and Watanabe, K. 1999. Hardware synthesis from C programs with estimation of bit- length of variables. IEICE Trans. Fundamentals E82-A, 11, 2338--2346.
Sze-Wei Ong , Nabil Kerkiz , Bernadeta Srijanto , Chandra Tan , Mike Langston , Danny Newport , Don Bouldin, Automatic Mapping of Multiple Applications to Multiple Adaptive Computing Systems, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.10-20, April 29-May 02, 2001[doi>10.1109/FCCM.2001.15]
I. Ouaiss , R. Vemuri, Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers, Proceedings of the conference on Design, automation and test in Europe, p.650-657, March 2001, Munich, Germany
Iyad Ouaiss , Ranga Vemuri, Efficient resource arbitration in reconfigurable computing environments, Proceedings of the conference on Design, automation and test in Europe, p.560-566, March 27-30, 2000, Paris, France[doi>10.1145/343647.343856]
Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., and Vemuri, R. 1998a. An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures. In Proceedings of the 5th Reconfigurable Architectures Workshop (RAW'98). Lecture Notes in Computer Science, vol. 1388, Springer, Berlin, 31--36.
Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., and Vemuri, R. 1998b. A unified specification model of concurrency and coordination for synthesis from VHDL. In Proceedings of the International Conference on Information Systems Analysis and Synthesis (ISAS'98). 771--778.
Page, I. 1996. Constructing hardware-software systems from a single description. J. VLSI Signal Process. 87--107.
Page, I. and Luk, W. 1991. Compiling Occam into FPGAs. In FPGAs, Abingdon EE&CS; Books, Abingdon, UK, 271--283.
Pandey, A. and Vemuri, R. 1999. Combined temporal partitioning and scheduling for reconfigurable architectures. In Proceedings of the SPIE Photonics East Conference. 93--103.
Joonseok Park , Pedro C. Diniz, Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500054]
David Pellerin , Scott Thibault, Practical fpga programming in c, Prentice Hall Press, Upper Saddle River, NJ, 2005
Peterson, J. B., O'connor, R. B., and Athanas, P. 1996. Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures. In Proceedings of the 4th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM'96). IEEE, Los Alamitos, CA, 178--179.
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999[doi>10.1109/12.773795]
Radetzki, M. 2000. Synthesis of digital circuits from object-oriented specifications. Tech rep. Oldenburg University, Oldenburg, Germany.
Raimbault, F., Lavenier, D., Rubini, S., and Pottier, B. 1993. Fine grain parallelism on an MIMD machine using FPGAs. In Proceedings of the IEEE Workshop FPGAs for Custom Computing Machines (FCCM'93). IEEE, Los Alamitos, CA, 2--8.
Jayanth V. Rajan , Donald E. Thomas, Synthesis by delayed binding of decisions, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.367-373, June 1985, Las Vegas, Nevada, USA
K.R. Ralev , P.H. Bauer, Realization of block floating-point digital filters and application to block implementations, IEEE Transactions on Signal Processing, v.47 n.4, p.1076-1086, April 1999[doi>10.1109/78.752605]
Ramachandran, L., Gajski, D., and Chaiyakul, V. 1994. An algorithm for array variable clustering. In Proceedings of the European Design Test Conference (EDAC'94), IEEE, Los Alamitos, CA, 262--266.
J. Ramanujam , P. Sadayappan, Compile-Time Techniques for Data Distribution in Distributed Memory Machines, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.472-482, October 1991[doi>10.1109/71.97903]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Razdan, R. 1994. PRISC: Programmable reduced instruction set computers. Tech. rep. Division of Applied Sciences, Harvard University, Cambridge, MA.
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
Robert Rinker , Margaret Carter , Amitkumar Patel , Monica Chawathe , Charlie Ross , Jeffrey Hammes , Walid A. Najjar , Wim Böhm, An automated process for compiling dataflow graphs into reconfigurable hardware, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.130-139, Feb. 2001[doi>10.1109/92.920828]
Gabriel Rivera , Chau-Wen Tseng, Data transformations for eliminating conflict misses, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation, p.38-49, June 17-19, 1998, Montreal, Quebec, Canada[doi>10.1145/277650.277661]
C. R. Rupp , M. Landguth , T. Garverick , E. Gomersall , H. Holt , J. M. Arnold , M. Gokhale, The NAPA Adaptive Processing Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.28, April 15-17, 1998
Bill Salefski , Levent Caglar, Re-configurable computing in wireless, Proceedings of the 38th annual Design Automation Conference, p.178-183, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378459]
Luiz C. V. Dos Santos , M. J. M. Heijligers , C. A. J. Van Eijk , J. Van Eijnhoven , J. A. G. Jess, A code-motion pruning technique for global scheduling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.1, p.1-38, Jan. 2000[doi>10.1145/329458.329461]
H. Schmit , D. E. Thomas, Jr., Address generation for memories containing multiple arrays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.5, p.377-385, November 2006[doi>10.1109/43.703919]
Herman Schmit , Donald E. Thomas, Synthesis of application-specific memory designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.101-111, March 1997[doi>10.1109/92.555990]
Schmit, H., Arnstein, L., Thomas, D., and Lagnese, E. 1994. Behavioral synthesis for FPGA-based computing. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'94). IEEE, Los Alamitos, CA, 125--132.
Luc Séméria , Koichi Sato , Giovanni De Micheli, Synthesis of hardware models in C with pointers and complex data structures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.743-756, 12/1/2001[doi>10.1109/92.974889]
Sharp, R. and Mycroft, A. 2001. A higher level language for hardware synthesis. In Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME'01). Lecture Notes in Computer Science, vol. 2144, Springer, Berlin, 228--243.
N. Shirazi , A. Walters , P. Athanas, Quantitative analysis of floating point arithmetic on FPGA based custom computing machines, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.155, April 19-21, 1995
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Greg Snider, Performance-constrained pipelining of software loops onto reconfigurable hardware, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503075]
Greg Snider , Barry Shackleford , Richard J. Carter, Attacking the semantic gap between application programming languages and configurable hardware, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.115-124, February 2001, Monterey, California, USA[doi>10.1145/360276.360322]
Byoungro So , Mary W. Hall , Heidi E. Ziegler, Custom Data Layout for Memory Parallelism, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.291, March 20-24, 2004, Palo Alto, California
So, B. and Hall, M. W. 2004. Increasing the applicability of scalar replacement. In Proceedings of the ACM Symposium on Compiler Construction (CC'04). Lecture Notes in Computer Science, vol. 2985, Springer, Berlin,185--201.
SRC Computers Inc. http://www.srccomp.com/.
Starbridge-Systems Inc. http://www.starbridgesystems.com.
Stefanovic, D. and Martonosi, M. 2000. On availability of bit-narrow operations in general-purpose applications. In Proceedings of the 10th International Conference on Field-Programmable Logic and Applications (FPL'00). Lecture Notes in Computer Science, vol. 1896, Springer, Berlin, 412--421.
Mark Stephenson , Jonathan Babb , Saman Amarasinghe, Bidwidth analysis with application to silicon compilation, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.108-120, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349317]
Stretch Inc. http://www.stretchinc.com/.
Sutter, B. D., Mei, B., Bartic, A., Aa, T. V., Berekovic, M., Mignolet, J.-Y., Croes, K., Coene, P., Cupac, M., Couvreur, A., Folens, A., Dupont, S., Thielen, B. V., Kanstein, A., Kim, H.-S., and Kim, S. J. 2006. Hardware and a tool chain for ADRES. In Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC'06). Lecture Notes in Computer Science, vol. 3985, Springer, Berlin, 425--430.
Synopsys Inc. 2000. Cocentric fixed-point designer. http://www.synopsys.com/.
Synplicity Inc. http://www.synplicity.com/.
Takayama, A., Shibata, Y., Iwai, K., and Amano, H. 2000. Dataflow partitioning and scheduling algorithms for WASMII, a virtual hardware. In Proceedings of the 10th International Workshop on Field-Programmable Logic and Applications (FPL'00). Lecture Notes in Computer Science, vol. 1896, Springer, Berlin, 685--694.
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Tensilica Inc. http://www.tensilica.com/.
Russell Tessier , Wayne Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.7-27, May-June 2001[doi>10.1023/A:1008155020711]
Todman, T., Constantinides, G., Wilton, S., Cheung, P., Luk, W., and Mencer, O. 2005. Reconfigurable computing: architectures and design methods. IEE Proc. (Comput. Digital Techniques) 152, 2, 193--207.
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
Justin L. Tripp , Preston A. Jackson , Brad Hutchings, Sea Cucumber: A Synthesizing Compiler for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.875-885, September 02-04, 2002
Tripp, J. L., Peterson, K. D., Ahrens, C., Poznanovic, J. D., and Gokhale, M. 2005. Trident: An FPGA compiler framework for floating-point algorithms. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05). IEEE, Los Alamitos, CA, 317--322.
Triscend Corp. 2000. Triscend A7 CSoC family.
Frank Vahid, Procedure exlining: a transformation for improved system and behavioral synthesis, Proceedings of the 8th international symposium on System synthesis, p.84-89, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224506]
Frank Vahid , Thuy Dm Le , Yu-Chin Hsu, Functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.181-208, April 1998[doi>10.1145/290833.290841]
Milan Vasilko , Djamel Ait-Boudaoud, Architectural Synthesis Techniques for Dynamically Reconfigurable Logic, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.290-296, September 23-25, 1996
Elliot Waingold , Michael Taylor , Devabhaktuni Srikrishna , Vivek Sarkar , Walter Lee , Victor Lee , Jang Kim , Matthew Frank , Peter Finch , Rajeev Barua , Jonathan Babb , Saman Amarasinghe , Anant Agarwal, Baring It All to Software: Raw Machines, Computer, v.30 n.9, p.86-93, September 1997[doi>10.1109/2.612254]
Weinhardt, M. And Luk, W. 2001a. Memory access optimisation for reconfigurable systems. IEE Proc. (Comput. Digital Techniques) 148, 3, 105--112.
M. Weinhardt , W. Luk, Pipeline vectorization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.234-248, November 2006[doi>10.1109/43.908452]
Markus Willems , Volker Bürsgens , Holger Keding , Thorsten Grötker , Heinrich Meyr, System level fixed-point design based on an interpolative approach, Proceedings of the 34th annual Design Automation Conference, p.293-298, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266105]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Niklaus Wirth, Hardware Compilation: Translating Programs into Circuits, Computer, v.31 n.6, p.25-31, June 1998[doi>10.1109/2.683004]
M. J. Wirthlin, A dynamic instruction set computer, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.99, April 19-21, 1995
Wirthlin, M. J., Hutchings, B., and Worth, C. 2001. Synthesizing RTL hardware from Java byte codes. In Proceedings of the 11th International Conference on Field Programmable Logic and Applications (FPL'01). Lecture Notes in Computer Science, vol. 2147, Springer, Berlin, 123--132.
Witting, R. and Chow, P. 1996. OneChip: An FPGA processor with reconfigurable logic. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'96). IEEE, Los Alamitos, CA, 126--135.
Wo, D. and Forward, K. 1994. Compiling to the gate level for a reconfigurable coprocessor. In Proceedings of the 2nd IEEE Workshop on FPGAs for Custom Computing Machines (FCCM'94). IEEE, Los Alamitos, CA, 147--154.
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Xilinx Inc. http://www.xilinx.com/.
Xilinx Inc. 2001. Virtex-II 1.5V, field-programmable gate arrays (v1.7). http://www.xilinx.com.
XPP. XPP: The eXtreme processor platform, PACT home page. http://www.pactxpp.com, PACT XPP Technologies AG, Munich.
Zhi Alex Ye , Nagaraj Shenoy , Prithviraj Baneijee, A C compiler for a processor with a reconfigurable functional unit, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.95-100, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329187]
Zhi Alex Ye , Andreas Moshovos , Scott Hauck , Prithviraj Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit, Proceedings of the 27th annual international symposium on Computer architecture, p.225-235, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339687]
Zhang, X. and Ng, K. W. 2000. A review of high-level synthesis for dynamically reconfigurable FPGAs. Microprocess.Microsys. 24, 4, 199--211.
Heidi E. Ziegler , Priyadarshini L. Malusare , Pedro C. Diniz, Array replication to increase parallelism in applications mapped to configurable architectures, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.62-75, October 20-22, 2005, Hawthorne, NY[doi>10.1007/978-3-540-69330-7_5]
Heidi Ziegler , Byoungro So , Mary Hall , Pedro C. Diniz, Coarse-Grain Pipelining on Multiple FPGA Architectures, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.77, September 22-24, 2002
