

================================================================
== Vivado HLS Report for 'HLS_sort'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- memset_tab       |   65535|   65535|         1|          -|          -|  65536|    no    |
        |- Loop 2           |       ?|       ?|   1852879|          -|          -|  inf  |    no    |
        | + Loop 2.1        |  131072|  131072|         2|          -|          -|  65536|    no    |
        | + memset_count_1  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_2  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_3  |     255|     255|         1|          -|          -|    256|    no    |
        | + memset_count_4  |     255|     255|         1|          -|          -|    256|    no    |
        | + Loop 2.6        |  196608|  196608|         3|          -|          -|  65536|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
	6  / (exitcond1)
5 --> 
	4  / true
6 --> 
	6  / (!tmp_i_16)
	7  / (tmp_i_16)
7 --> 
	7  / (!tmp_2_i)
	8  / (tmp_2_i)
8 --> 
	8  / (!tmp_4_i)
	9  / (tmp_4_i)
9 --> 
	9  / (!tmp_6_i)
	10  / (tmp_6_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond)
	3  / (exitcond)
21 --> 
	22  / true
22 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%array2 = alloca [65536 x i32], align 16" [hls_src/radix/radix.cpp:43->hls_src/main.cpp:38]   --->   Operation 23 'alloca' 'array2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%count_1 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 24 'alloca' 'count_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%count_2 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 25 'alloca' 'count_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%count_3 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 26 'alloca' 'count_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%count_4 = alloca [256 x i32], align 16" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 27 'alloca' 'count_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %S_AXIS_V_data_V), !map !62"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %S_AXIS_V_keep_V), !map !66"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %S_AXIS_V_strb_V), !map !70"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_user_V), !map !74"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last_V), !map !78"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_id_V), !map !82"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_dest_V), !map !86"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_AXIS_V_data_V), !map !90"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %M_AXIS_V_keep_V), !map !94"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %M_AXIS_V_strb_V), !map !98"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_user_V), !map !102"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last_V), !map !106"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_id_V), !map !110"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_dest_V), !map !114"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @HLS_sort_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tab = alloca [65536 x i32], align 16" [hls_src/main.cpp:27]   --->   Operation 43 'alloca' 'tab' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:23]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:24]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [hls_src/main.cpp:25]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%invdar = phi i16 [ 0, %0 ], [ %indvarinc, %meminst ]" [hls_src/main.cpp:27]   --->   Operation 48 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%indvarinc = add i16 %invdar, 1" [hls_src/main.cpp:27]   --->   Operation 49 'add' 'indvarinc' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = zext i16 %invdar to i64" [hls_src/main.cpp:27]   --->   Operation 50 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tab_addr = getelementptr [65536 x i32]* %tab, i64 0, i64 %tmp" [hls_src/main.cpp:27]   --->   Operation 51 'getelementptr' 'tab_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.25ns)   --->   "store i32 0, i32* %tab_addr, align 4" [hls_src/main.cpp:27]   --->   Operation 52 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 53 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %invdar, -1" [hls_src/main.cpp:27]   --->   Operation 53 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_tab_str) nounwind"   --->   Operation 54 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 55 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.preheader, label %meminst" [hls_src/main.cpp:27]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i4"   --->   Operation 57 'alloca' 'tmp_keep_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i4"   --->   Operation 58 'alloca' 'tmp_strb_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 59 'alloca' 'tmp_user_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i1"   --->   Operation 60 'alloca' 'tmp_id_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i1"   --->   Operation 61 'alloca' 'tmp_dest_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 62 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 63 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.76ns)   --->   "br label %1" [hls_src/main.cpp:32]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i17 [ 0, %.loopexit ], [ %i_2, %2 ]"   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %i, -65536" [hls_src/main.cpp:32]   --->   Operation 66 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 67 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.10ns)   --->   "%i_2 = add i17 %i, 1" [hls_src/main.cpp:32]   --->   Operation 68 'add' 'i_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %meminst.i.preheader, label %2" [hls_src/main.cpp:32]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.00ns)   --->   "%empty_15 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V)" [hls_src/main.cpp:34]   --->   Operation 70 'read' 'empty_15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %meminst.i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 71 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%empty_15 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %S_AXIS_V_data_V, i4* %S_AXIS_V_keep_V, i4* %S_AXIS_V_strb_V, i1* %S_AXIS_V_user_V, i1* %S_AXIS_V_last_V, i1* %S_AXIS_V_id_V, i1* %S_AXIS_V_dest_V)" [hls_src/main.cpp:34]   --->   Operation 72 'read' 'empty_15' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 0" [hls_src/main.cpp:34]   --->   Operation 73 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 1" [hls_src/main.cpp:34]   --->   Operation 74 'extractvalue' 'tmp_keep_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_strb_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 2" [hls_src/main.cpp:34]   --->   Operation 75 'extractvalue' 'tmp_strb_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 3" [hls_src/main.cpp:34]   --->   Operation 76 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 5" [hls_src/main.cpp:34]   --->   Operation 77 'extractvalue' 'tmp_id_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_15, 6" [hls_src/main.cpp:34]   --->   Operation 78 'extractvalue' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = zext i17 %i to i64" [hls_src/main.cpp:35]   --->   Operation 79 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tab_addr_1 = getelementptr inbounds [65536 x i32]* %tab, i64 0, i64 %tmp_2" [hls_src/main.cpp:35]   --->   Operation 80 'getelementptr' 'tab_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V_1, i32* %tab_addr_1, align 4" [hls_src/main.cpp:35]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "store i1 %tmp_dest_V_3, i1* %tmp_dest_V" [hls_src/main.cpp:34]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "store i1 %tmp_id_V_3, i1* %tmp_id_V" [hls_src/main.cpp:34]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i1 %tmp_user_V_3, i1* %tmp_user_V" [hls_src/main.cpp:34]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "store i4 %tmp_strb_V_3, i4* %tmp_strb_V" [hls_src/main.cpp:34]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "store i4 %tmp_keep_V_3, i4* %tmp_keep_V" [hls_src/main.cpp:34]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [hls_src/main.cpp:32]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%invdar_i = phi i8 [ %indvarinc_i, %meminst.i ], [ 0, %meminst.i.preheader ]" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 88 'phi' 'invdar_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.91ns)   --->   "%indvarinc_i = add i8 %invdar_i, 1" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 89 'add' 'indvarinc_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %invdar_i to i64" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 90 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%count_1_addr = getelementptr [256 x i32]* %count_1, i64 0, i64 %tmp_i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 91 'getelementptr' 'count_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_1_addr, align 4" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 93 [1/1] (1.55ns)   --->   "%tmp_i_16 = icmp eq i8 %invdar_i, -1" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 93 'icmp' 'tmp_i_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_1_str) nounwind"   --->   Operation 94 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 95 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_i_16, label %meminst1.i.preheader, label %meminst.i" [hls_src/radix/radix.cpp:44->hls_src/main.cpp:38]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.76ns)   --->   "br label %meminst1.i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 97 'br' <Predicate = (tmp_i_16)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%invdar2_i = phi i8 [ %indvarinc3_i, %meminst1.i ], [ 0, %meminst1.i.preheader ]" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 98 'phi' 'invdar2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.91ns)   --->   "%indvarinc3_i = add i8 %invdar2_i, 1" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 99 'add' 'indvarinc3_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i8 %invdar2_i to i64" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 100 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%count_2_addr = getelementptr [256 x i32]* %count_2, i64 0, i64 %tmp_1_i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 101 'getelementptr' 'count_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_2_addr, align 4" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 102 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 103 [1/1] (1.55ns)   --->   "%tmp_2_i = icmp eq i8 %invdar2_i, -1" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 103 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_2_str) nounwind"   --->   Operation 104 'specloopname' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 105 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i, label %meminst4.i.preheader, label %meminst1.i" [hls_src/radix/radix.cpp:45->hls_src/main.cpp:38]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.76ns)   --->   "br label %meminst4.i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 107 'br' <Predicate = (tmp_2_i)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%invdar5_i = phi i8 [ %indvarinc6_i, %meminst4.i ], [ 0, %meminst4.i.preheader ]" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 108 'phi' 'invdar5_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%indvarinc6_i = add i8 %invdar5_i, 1" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 109 'add' 'indvarinc6_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i8 %invdar5_i to i64" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 110 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%count_3_addr = getelementptr [256 x i32]* %count_3, i64 0, i64 %tmp_3_i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 111 'getelementptr' 'count_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_3_addr, align 4" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 113 [1/1] (1.55ns)   --->   "%tmp_4_i = icmp eq i8 %invdar5_i, -1" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 113 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_3_str) nounwind"   --->   Operation 114 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 115 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %meminst7.i.preheader, label %meminst4.i" [hls_src/radix/radix.cpp:46->hls_src/main.cpp:38]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.76ns)   --->   "br label %meminst7.i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 117 'br' <Predicate = (tmp_4_i)> <Delay = 1.76>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%invdar8_i = phi i8 [ %indvarinc9_i, %meminst7.i ], [ 0, %meminst7.i.preheader ]" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 118 'phi' 'invdar8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.91ns)   --->   "%indvarinc9_i = add i8 %invdar8_i, 1" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 119 'add' 'indvarinc9_i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i8 %invdar8_i to i64" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 120 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%count_4_addr = getelementptr [256 x i32]* %count_4, i64 0, i64 %tmp_5_i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 121 'getelementptr' 'count_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.25ns)   --->   "store i32 0, i32* %count_4_addr, align 4" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 123 [1/1] (1.55ns)   --->   "%tmp_6_i = icmp eq i8 %invdar8_i, -1" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 123 'icmp' 'tmp_6_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_count_4_str) nounwind"   --->   Operation 124 'specloopname' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 125 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i, label %radix_sort_v2.exit, label %meminst7.i" [hls_src/radix/radix.cpp:47->hls_src/main.cpp:38]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (0.00ns)   --->   "call fastcc void @count_occ_v2([65536 x i32]* %tab, [256 x i32]* %count_1, [256 x i32]* %count_2, [256 x i32]* %count_3, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:49->hls_src/main.cpp:38]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @count_occ_v2([65536 x i32]* %tab, [256 x i32]* %count_1, [256 x i32]* %count_2, [256 x i32]* %count_3, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:49->hls_src/main.cpp:38]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.86>
ST_12 : Operation 129 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 0, [256 x i32]* %count_1)" [hls_src/radix/radix.cpp:51->hls_src/main.cpp:38]   --->   Operation 129 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 0, [256 x i32]* %count_1)" [hls_src/radix/radix.cpp:51->hls_src/main.cpp:38]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.86>
ST_14 : Operation 131 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 8, [256 x i32]* %count_2)" [hls_src/radix/radix.cpp:53->hls_src/main.cpp:38]   --->   Operation 131 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 8, [256 x i32]* %count_2)" [hls_src/radix/radix.cpp:53->hls_src/main.cpp:38]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 1.86>
ST_16 : Operation 133 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 16, [256 x i32]* %count_3)" [hls_src/radix/radix.cpp:55->hls_src/main.cpp:38]   --->   Operation 133 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %tab, [65536 x i32]* %array2, i6 16, [256 x i32]* %count_3)" [hls_src/radix/radix.cpp:55->hls_src/main.cpp:38]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 1.86>
ST_18 : Operation 135 [2/2] (1.86ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 24, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:57->hls_src/main.cpp:38]   --->   Operation 135 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 1.76>
ST_19 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @sort_occ_v2([65536 x i32]* %array2, [65536 x i32]* %tab, i6 24, [256 x i32]* %count_4)" [hls_src/radix/radix.cpp:57->hls_src/main.cpp:38]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 137 [1/1] (1.76ns)   --->   "br label %3" [hls_src/main.cpp:41]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 18> <Delay = 3.40>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%val_4 = phi i1 [ false, %radix_sort_v2.exit ], [ %tmp_last_V, %._crit_edge ]"   --->   Operation 138 'phi' 'val_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%i_1 = phi i17 [ 0, %radix_sort_v2.exit ], [ %i_3, %._crit_edge ]"   --->   Operation 139 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i17 %i_1, -65536" [hls_src/main.cpp:41]   --->   Operation 140 'icmp' 'exitcond' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 141 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (2.10ns)   --->   "%i_3 = add i17 %i_1, 1" [hls_src/main.cpp:41]   --->   Operation 142 'add' 'i_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [hls_src/main.cpp:41]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = zext i17 %i_1 to i64" [hls_src/main.cpp:43]   --->   Operation 144 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%tab_addr_2 = getelementptr inbounds [65536 x i32]* %tab, i64 0, i64 %tmp_3" [hls_src/main.cpp:43]   --->   Operation 145 'getelementptr' 'tab_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (3.25ns)   --->   "%tmp_data_V = load i32* %tab_addr_2, align 4" [hls_src/main.cpp:43]   --->   Operation 146 'load' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 147 [1/1] (2.43ns)   --->   "%tmp_4 = icmp eq i17 %i_1, 65535" [hls_src/main.cpp:45]   --->   Operation 147 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.97ns)   --->   "%tmp_last_V = or i1 %tmp_4, %val_4" [hls_src/main.cpp:45]   --->   Operation 148 'or' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 149 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i4* %tmp_keep_V" [hls_src/main.cpp:48]   --->   Operation 150 'load' 'tmp_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i4* %tmp_strb_V" [hls_src/main.cpp:48]   --->   Operation 151 'load' 'tmp_strb_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [hls_src/main.cpp:48]   --->   Operation 152 'load' 'tmp_user_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i1* %tmp_id_V" [hls_src/main.cpp:48]   --->   Operation 153 'load' 'tmp_id_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i1* %tmp_dest_V" [hls_src/main.cpp:48]   --->   Operation 154 'load' 'tmp_dest_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (3.25ns)   --->   "%tmp_data_V = load i32* %tab_addr_2, align 4" [hls_src/main.cpp:43]   --->   Operation 155 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 156 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V_load, i4 %tmp_strb_V_load, i1 %tmp_user_V_load, i1 %tmp_last_V, i1 %tmp_id_V_load, i1 %tmp_dest_V_load)" [hls_src/main.cpp:48]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 157 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %M_AXIS_V_data_V, i4* %M_AXIS_V_keep_V, i4* %M_AXIS_V_strb_V, i1* %M_AXIS_V_user_V, i1* %M_AXIS_V_last_V, i1* %M_AXIS_V_id_V, i1* %M_AXIS_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V_load, i4 %tmp_strb_V_load, i1 %tmp_user_V_load, i1 %tmp_last_V, i1 %tmp_id_V_load, i1 %tmp_dest_V_load)" [hls_src/main.cpp:48]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [hls_src/main.cpp:41]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', hls_src/main.cpp:27) with incoming values : ('indvarinc', hls_src/main.cpp:27) [41]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar', hls_src/main.cpp:27) with incoming values : ('indvarinc', hls_src/main.cpp:27) [41]  (0 ns)
	'getelementptr' operation ('tab_addr', hls_src/main.cpp:27) [44]  (0 ns)
	'store' operation (hls_src/main.cpp:27) of constant 0 on array 'array1', hls_src/main.cpp:27 [45]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls_src/main.cpp:32) [61]  (1.77 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls_src/main.cpp:32) [61]  (0 ns)
	'icmp' operation ('exitcond1', hls_src/main.cpp:32) [62]  (2.43 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	axis read on port 'S_AXIS_V_data_V' (hls_src/main.cpp:34) [67]  (0 ns)
	'store' operation (hls_src/main.cpp:35) of variable 'tmp.data.V', hls_src/main.cpp:34 on array 'array1', hls_src/main.cpp:27 [76]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar_i', hls_src/radix/radix.cpp:44->hls_src/main.cpp:38) with incoming values : ('indvarinc_i', hls_src/radix/radix.cpp:44->hls_src/main.cpp:38) [86]  (0 ns)
	'getelementptr' operation ('count_1_addr', hls_src/radix/radix.cpp:44->hls_src/main.cpp:38) [89]  (0 ns)
	'store' operation (hls_src/radix/radix.cpp:44->hls_src/main.cpp:38) of constant 0 on array 'count_1', hls_src/radix/radix.cpp:44->hls_src/main.cpp:38 [90]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar2_i', hls_src/radix/radix.cpp:45->hls_src/main.cpp:38) with incoming values : ('indvarinc3_i', hls_src/radix/radix.cpp:45->hls_src/main.cpp:38) [98]  (0 ns)
	'getelementptr' operation ('count_2_addr', hls_src/radix/radix.cpp:45->hls_src/main.cpp:38) [101]  (0 ns)
	'store' operation (hls_src/radix/radix.cpp:45->hls_src/main.cpp:38) of constant 0 on array 'count_2', hls_src/radix/radix.cpp:45->hls_src/main.cpp:38 [102]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar5_i', hls_src/radix/radix.cpp:46->hls_src/main.cpp:38) with incoming values : ('indvarinc6_i', hls_src/radix/radix.cpp:46->hls_src/main.cpp:38) [110]  (0 ns)
	'getelementptr' operation ('count_3_addr', hls_src/radix/radix.cpp:46->hls_src/main.cpp:38) [113]  (0 ns)
	'store' operation (hls_src/radix/radix.cpp:46->hls_src/main.cpp:38) of constant 0 on array 'count_3', hls_src/radix/radix.cpp:46->hls_src/main.cpp:38 [114]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('invdar8_i', hls_src/radix/radix.cpp:47->hls_src/main.cpp:38) with incoming values : ('indvarinc9_i', hls_src/radix/radix.cpp:47->hls_src/main.cpp:38) [122]  (0 ns)
	'getelementptr' operation ('count_4_addr', hls_src/radix/radix.cpp:47->hls_src/main.cpp:38) [125]  (0 ns)
	'store' operation (hls_src/radix/radix.cpp:47->hls_src/main.cpp:38) of constant 0 on array 'count_4', hls_src/radix/radix.cpp:47->hls_src/main.cpp:38 [126]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.86ns
The critical path consists of the following:
	'call' operation (hls_src/radix/radix.cpp:51->hls_src/main.cpp:38) to 'sort_occ_v2' [133]  (1.86 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.86ns
The critical path consists of the following:
	'call' operation (hls_src/radix/radix.cpp:53->hls_src/main.cpp:38) to 'sort_occ_v2' [134]  (1.86 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.86ns
The critical path consists of the following:
	'call' operation (hls_src/radix/radix.cpp:55->hls_src/main.cpp:38) to 'sort_occ_v2' [135]  (1.86 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.86ns
The critical path consists of the following:
	'call' operation (hls_src/radix/radix.cpp:57->hls_src/main.cpp:38) to 'sort_occ_v2' [136]  (1.86 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V', hls_src/main.cpp:45) [139]  (1.77 ns)

 <State 20>: 3.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls_src/main.cpp:41) [140]  (0 ns)
	'icmp' operation ('tmp_4', hls_src/main.cpp:45) [154]  (2.43 ns)
	'or' operation ('tmp.last.V', hls_src/main.cpp:45) [155]  (0.978 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', hls_src/main.cpp:43) on array 'array1', hls_src/main.cpp:27 [153]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
