<module name="MCU_CPSW0_NUSS_CONTROL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_CPSW_ID_VER_REG" acronym="CPSW_CPSW_ID_VER_REG" offset="0x20000" width="32" description="ID Version Register">
    <bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x6BA8" description="Identification Value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0xE" description="RTL Version Value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="" rwaccess="R"/>
    <bitfield id="CUSTOM_VER" width="2" begin="7" end="6" resetval="0x0" description="Custom Version Value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="6" begin="5" end="0" resetval="0xX" description="Minor Version ValueSR2.0: 2hSR1.0: 0h" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CONTROL_REG" acronym="CPSW_CONTROL_REG" offset="0x20004" width="32" description="Control Register">
    <bitfield id="ECC_CRC_MODE" width="1" begin="31" end="31" resetval="0x0" description="ECC CRC Mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="30" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Enhanced Scheduled Traffic enable (EST)" range="" rwaccess="RW"/>
    <bitfield id="IET_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Intersperced Express Traffic enable (IET)" range="" rwaccess="RW"/>
    <bitfield id="EEE_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Energy Efficient Ethernet enable" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_PASS_CRC_ERR" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Pass Received CRC errors" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_PAD" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Receive Short Packet Pad" range="" rwaccess="RW"/>
    <bitfield id="P0_TX_CRC_REMOVE" width="1" begin="13" end="13" resetval="0x0" description="Port 0 Transmit CRC remove." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P8_PASS_PRI_TAGGED" width="1" begin="11" end="11" resetval="0x0" description="Port 8 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P7_PASS_PRI_TAGGED" width="1" begin="10" end="10" resetval="0x0" description="Port 7 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P6_PASS_PRI_TAGGED" width="1" begin="9" end="9" resetval="0x0" description="Port 6 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P5_PASS_PRI_TAGGED" width="1" begin="8" end="8" resetval="0x0" description="Port 5 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P4_PASS_PRI_TAGGED" width="1" begin="7" end="7" resetval="0x0" description="Port 4 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P3_PASS_PRI_TAGGED" width="1" begin="6" end="6" resetval="0x0" description="Port 3 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P2_PASS_PRI_TAGGED" width="1" begin="5" end="5" resetval="0x0" description="Port 2 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P1_PASS_PRI_TAGGED" width="1" begin="4" end="4" resetval="0x0" description="Port 1 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P0_PASS_PRI_TAGGED" width="1" begin="3" end="3" resetval="0x0" description="Port 0 Pass Priority Tagged" range="" rwaccess="RW"/>
    <bitfield id="P0_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Port 0 Enable" range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="1" end="1" resetval="0x0" description="VLAN Aware Mode:" range="" rwaccess="RW"/>
    <bitfield id="S_CN_SWITCH" width="1" begin="0" end="0" resetval="0x0" description="Service or Customer VLAN switch." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_EM_CONTROL_REG" acronym="CPSW_EM_CONTROL_REG" offset="0x20010" width="32" description="Emulation Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_STAT_PORT_EN_REG" acronym="CPSW_STAT_PORT_EN_REG" offset="0x20014" width="32" description="Statistics Port Enable Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P8_STAT_EN" width="1" begin="8" end="8" resetval="0x0" description="Port 8 Statistics Enable (if N &amp;amp;gt; 8)" range="" rwaccess="RW"/>
    <bitfield id="P7_STAT_EN" width="1" begin="7" end="7" resetval="0x0" description="Port 7 Statistics Enable (if N &amp;amp;gt; 7)" range="" rwaccess="RW"/>
    <bitfield id="P6_STAT_EN" width="1" begin="6" end="6" resetval="0x0" description="Port 6 Statistics Enable (if N &amp;amp;gt; 6)" range="" rwaccess="RW"/>
    <bitfield id="P5_STAT_EN" width="1" begin="5" end="5" resetval="0x0" description="Port 5 Statistics Enable (if N &amp;amp;gt; 5)" range="" rwaccess="RW"/>
    <bitfield id="P4_STAT_EN" width="1" begin="4" end="4" resetval="0x0" description="Port 4 Statistics Enable (if N &amp;amp;gt; 4)" range="" rwaccess="RW"/>
    <bitfield id="P3_STAT_EN" width="1" begin="3" end="3" resetval="0x0" description="Port 3 Statistics Enable (if N &amp;amp;gt; 3)" range="" rwaccess="RW"/>
    <bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 Statistics Enable (if N &amp;amp;gt; 2)" range="" rwaccess="RW"/>
    <bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Statistics Enable" range="" rwaccess="RW"/>
    <bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PTYPE_REG" acronym="CPSW_PTYPE_REG" offset="0x20018" width="32" description="Transmit Priority Type Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P8_PTYPE_ESC" width="1" begin="16" end="16" resetval="0x0" description="Port 8 Priority Type Escalate (if N &amp;amp;gt; 8)" range="" rwaccess="RW"/>
    <bitfield id="P7_PTYPE_ESC" width="1" begin="15" end="15" resetval="0x0" description="Port 7 Priority Type Escalate (if N &amp;amp;gt; 7)" range="" rwaccess="RW"/>
    <bitfield id="P6_PTYPE_ESC" width="1" begin="14" end="14" resetval="0x0" description="Port 6 Priority Type Escalate (if N &amp;amp;gt; 6)" range="" rwaccess="RW"/>
    <bitfield id="P5_PTYPE_ESC" width="1" begin="13" end="13" resetval="0x0" description="Port 5 Priority Type Escalate (if N &amp;amp;gt; 5)" range="" rwaccess="RW"/>
    <bitfield id="P4_PTYPE_ESC" width="1" begin="12" end="12" resetval="0x0" description="Port 4 Priority Type Escalate (if N &amp;amp;gt; 4)" range="" rwaccess="RW"/>
    <bitfield id="P3_PTYPE_ESC" width="1" begin="11" end="11" resetval="0x0" description="Port 3 Priority Type Escalate (if N &amp;amp;gt; 3)" range="" rwaccess="RW"/>
    <bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0x0" description="Port 2 Priority Type Escalate (if N &amp;amp;gt; 2)" range="" rwaccess="RW"/>
    <bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0x0" description="Port 1 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0x0" description="Port 0 Priority Type Escalate" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Escalate Priority Load Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SOFT_IDLE_REG" acronym="CPSW_SOFT_IDLE_REG" offset="0x2001C" width="32" description="Software Idle Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_THRU_RATE_REG" acronym="CPSW_THRU_RATE_REG" offset="0x20020" width="32" description="Thru Rate Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SL_RX_THRU_RATE" width="4" begin="15" end="12" resetval="0x3" description="Ethernet Port Switch FIFO receive through rate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_RX_THRU_RATE" width="4" begin="3" end="0" resetval="0x1" description="CPPI FIFO (port 0) receive through rate." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GAP_THRESH_REG" acronym="CPSW_GAP_THRESH_REG" offset="0x20024" width="32" description="Transmit FIFO Short Gap Threshold Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GAP_THRESH" width="5" begin="4" end="0" resetval="0xB" description="Ethernet Port Short Gap Threshold." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_START_WDS_REG" acronym="CPSW_TX_START_WDS_REG" offset="0x20028" width="32" description="Transmit FIFO Start Words Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_START_WDS" width="11" begin="10" end="0" resetval="0x8" description="FIFO Packet Transmit (egress) Start Words." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_EEE_PRESCALE_REG" acronym="CPSW_EEE_PRESCALE_REG" offset="0x2002C" width="32" description="Energy Efficient Ethernet Prescale Value Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_OFLOW_THRESH_SET_REG" acronym="CPSW_TX_G_OFLOW_THRESH_SET_REG" offset="0x20030" width="32" description="PFC Tx Global Out Flow Threshold Set Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0xF" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_OFLOW_THRESH_CLR_REG" acronym="CPSW_TX_G_OFLOW_THRESH_CLR_REG" offset="0x20034" width="32" description="PFC Tx Global Out Flow Threshold Clear Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_TX_G_BUF_THRESH_SET_L_REG" offset="0x20038" width="32" description="PFC Global Tx Buffer Threshold Set Low Register">
    <bitfield id="PRI3" width="8" begin="31" end="24" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="8" begin="23" end="16" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="8" begin="15" end="8" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="8" begin="7" end="0" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_TX_G_BUF_THRESH_SET_H_REG" offset="0x2003C" width="32" description="PFC Global Tx Buffer Threshold Set High Register">
    <bitfield id="PRI7" width="8" begin="31" end="24" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="8" begin="23" end="16" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="8" begin="15" end="8" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="8" begin="7" end="0" resetval="0xFF" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_TX_G_BUF_THRESH_CLR_L_REG" offset="0x20040" width="32" description="PFC Global Tx Buffer Threshold Clear Low Register">
    <bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_TX_G_BUF_THRESH_CLR_H_REG" offset="0x20044" width="32" description="PFC Global Tx Buffer Threshold Clear High Register">
    <bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_VLAN_LTYPE_REG" acronym="CPSW_VLAN_LTYPE_REG" offset="0x20050" width="32" description="VLAN LTYPE Outer and Inner Register">
    <bitfield id="VLAN_LTYPE_OUTER" width="16" begin="31" end="16" resetval="0x88A8" description="Outer VLAN LTYPE" range="" rwaccess="RW"/>
    <bitfield id="VLAN_LTYPE_INNER" width="16" begin="15" end="0" resetval="0x8100" description="Inner VLAN LTYPE" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_EST_TS_DOMAIN_REG" acronym="CPSW_EST_TS_DOMAIN_REG" offset="0x20054" width="32" description="EST Timestamp Domain Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_TS_DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Enhanced Scheduled Traffic domain." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI0_MAXLEN_REG" acronym="CPSW_TX_PRI0_MAXLEN_REG" offset="0x20100" width="32" description="Priority 0 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI0_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI1_MAXLEN_REG" acronym="CPSW_TX_PRI1_MAXLEN_REG" offset="0x20104" width="32" description="Priority 1 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI1_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI2_MAXLEN_REG" acronym="CPSW_TX_PRI2_MAXLEN_REG" offset="0x20108" width="32" description="Priority 2 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI2_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI3_MAXLEN_REG" acronym="CPSW_TX_PRI3_MAXLEN_REG" offset="0x2010C" width="32" description="Priority 3 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI3_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI4_MAXLEN_REG" acronym="CPSW_TX_PRI4_MAXLEN_REG" offset="0x20110" width="32" description="Priority 4 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI4_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI5_MAXLEN_REG" acronym="CPSW_TX_PRI5_MAXLEN_REG" offset="0x20114" width="32" description="Priority 5 Maximum Transmit Packet Length Register.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI5_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI6_MAXLEN_REG" acronym="CPSW_TX_PRI6_MAXLEN_REG" offset="0x20118" width="32" description="Priority 6 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI6_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_PRI7_MAXLEN_REG" acronym="CPSW_TX_PRI7_MAXLEN_REG" offset="0x2011C" width="32" description="Priority 7 Maximum Transmit Packet Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRI7_MAXLEN" width="14" begin="13" end="0" resetval="0x7E8" description="Transmit Priority 0-7 Maximum Packet Length" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_CONTROL_REG" acronym="CPSW_P0_CONTROL_REG" offset="0x21004" width="32" description="CPPI Port 0 Control Register">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_DSCP_V6" width="1" begin="18" end="18" resetval="0x0" description="Port 0 receive remap thread to DSCP IPV6 priority." range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_DSCP_V4" width="1" begin="17" end="17" resetval="0x0" description="Port 0 receive remap thread to DSCP IPV6 priority." range="" rwaccess="RW"/>
    <bitfield id="RX_REMAP_VLAN" width="1" begin="16" end="16" resetval="0x0" description="Port 0 receive remap thread to VLAN." range="" rwaccess="RW"/>
    <bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port 0 receive ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port 0 transmit ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="13" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 0 IPv6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 0 IPV4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CHECKSUM_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Receive (port 0 ingress) Checksum Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_FLOW_ID_OFFSET_REG" acronym="CPSW_P0_FLOW_ID_OFFSET_REG" offset="0x21008" width="32" description="CPPI Port 0 Transmit FLOW ID Offset Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VALUE" width="14" begin="13" end="0" resetval="0x0" description="Port 0 Flow ID Offset." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_BLK_CNT_REG" acronym="CPSW_P0_BLK_CNT_REG" offset="0x21010" width="32" description="CPPI Port 0 FIFO Block Usage Count Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Port 0 Transmit Block Count Usage." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT" width="6" begin="5" end="0" resetval="0x1" description="Port 0 Receive Block Count Usage." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_PORT_VLAN_REG" acronym="CPSW_P0_PORT_VLAN_REG" offset="0x21014" width="32" description="CPPI Port 0 VLAN Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_PRI_MAP_REG" acronym="CPSW_P0_TX_PRI_MAP_REG" offset="0x21018" width="32" description="CPPI Port 0 Tx Header Priority to Switch Priority Map Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_CTL_REG" acronym="CPSW_P0_PRI_CTL_REG" offset="0x2101C" width="32" description="CPPI Port 0 Priority Control Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Enable (per priority). Note: Priority Based Flow Control feature is not supported for 2-port CPSW module. This field should remain zero." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PTYPE" width="1" begin="8" end="8" resetval="0x0" description="Receive Priority Type" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_PRI_MAP_REG" acronym="CPSW_P0_RX_PRI_MAP_REG" offset="0x21020" width="32" description="CPPI Port 0 RX Paket Priority to Header Priority Map Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_MAXLEN_REG" acronym="CPSW_P0_RX_MAXLEN_REG" offset="0x21024" width="32" description="CPPI Port 0 Receive Frame Max Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="RX Maximum Frame Length." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_BLKS_PRI_REG" acronym="CPSW_P0_TX_BLKS_PRI_REG" offset="0x21028" width="32" description="CPPI Port 0 Transmit Block Sub Per Priority Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Port Transmit Blocks Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Port Transmit Blocks Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Port Transmit Blocks Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Port Transmit Blocks Priority 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Port Transmit Blocks Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Port Transmit Blocks Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Port Transmit Blocks Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Port Transmit Blocks Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_IDLE2LPI_REG" acronym="CPSW_P0_IDLE2LPI_REG" offset="0x21030" width="32" description="CPPI Port 0 EEE Idle to LPI Count Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE Idle to LPI counter load value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_LPI2WAKE_REG" acronym="CPSW_P0_LPI2WAKE_REG" offset="0x21034" width="32" description="CPPI Port 0 EEE LPI to Wakeup Count Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE LPI to wake counter load value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_EEE_STATUS_REG" acronym="CPSW_P0_EEE_STATUS_REG" offset="0x21038" width="32" description="CPPI Port 0 EEE Port Status Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="Port 0 Transmit FIFO packet count zero." range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="Port 0 Receive FIFO packet count zero." range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="Port 0 Transmit FIFO hold." range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="Port 0 Receive Wake Time." range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="Port 0 LPI." range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x0" description="Port 0 LPI." range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="Transmit Wait Idle to LPI." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_RX_PKTS_PRI_REG" acronym="CPSW_P0_RX_PKTS_PRI_REG" offset="0x2103C" width="32" description="CPPI Port 0 Receive Packets Per Priority Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Port 0 Receive (same as Port 1 Transmit) Packets Per Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_RX_GAP_REG" acronym="CPSW_P0_RX_GAP_REG" offset="0x2104C" width="32" description="CPPI Port 0 Receive Gap Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GAP_CNT" width="10" begin="25" end="16" resetval="0x100" description="Receive Gap Count." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GAP_EN" width="8" begin="7" end="0" resetval="0x0" description="Port 0 Receive Gap Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_FIFO_STATUS_REG" acronym="CPSW_P0_FIFO_STATUS_REG" offset="0x21050" width="32" description="CPPI Port 0 FIFO Status Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="Port 0 Transmit FIFO Priority Active." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_P0_RX_DSCP_MAP_REG_y" acronym="CPSW_P0_RX_DSCP_MAP_REG_y" offset="0x21120" width="32" description="CPPI Port 0 Receive IPV4/IPV6 DSCP Map 0 to Map 7 Registers Offset = 00021120h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_CIR_REG_y" acronym="CPSW_P0_PRI_CIR_REG_y" offset="0x21140" width="32" description="CPPI Port 0 Rx Priority 0 to Priority 7 Committed Information Rate Registers Offset = 00021140h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority &#8220;y&#8221; Committed Information Rate Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_PRI_EIR_REG_y" acronym="CPSW_P0_PRI_EIR_REG_y" offset="0x21160" width="32" description="CPPI Port 0 Rx Priority 0 to Priority 7 Excess Information Rate Registers Offset = 00021160h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority &#8220;y&#8221; Excess Information Rate Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_D_THRESH_SET_L_REG" acronym="CPSW_P0_TX_D_THRESH_SET_L_REG" offset="0x21180" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Set Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_D_THRESH_SET_H_REG" acronym="CPSW_P0_TX_D_THRESH_SET_H_REG" offset="0x21184" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Set High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_D_THRESH_CLR_L_REG" acronym="CPSW_P0_TX_D_THRESH_CLR_L_REG" offset="0x21188" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Clear Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_D_THRESH_CLR_H_REG" acronym="CPSW_P0_TX_D_THRESH_CLR_H_REG" offset="0x2118C" width="32" description="CPPI Port 0 Tx PFC Destination Threshold Clear High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_P0_TX_G_BUF_THRESH_SET_L_REG" offset="0x21190" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Set Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_P0_TX_G_BUF_THRESH_SET_H_REG" offset="0x21194" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Set High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_P0_TX_G_BUF_THRESH_CLR_L_REG" offset="0x21198" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Clear Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_P0_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2119C" width="32" description="CPPI Port 0 Tx PFC Global Buffer Threshold Clear High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_SRC_ID_A_REG" acronym="CPSW_P0_SRC_ID_A_REG" offset="0x21300" width="32" description="CPPI Port 0 CPPI Source ID A Register">
    <bitfield id="PORT4" width="8" begin="31" end="24" resetval="0x4" description="Port 4 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT3" width="8" begin="23" end="16" resetval="0x3" description="Port 3 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT2" width="8" begin="15" end="8" resetval="0x2" description="Port 2 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT1" width="8" begin="7" end="0" resetval="0x1" description="Port 1 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_SRC_ID_B_REG" acronym="CPSW_P0_SRC_ID_B_REG" offset="0x21304" width="32" description="CPPI Port 0 CPPI Source ID B Register">
    <bitfield id="PORT8" width="8" begin="31" end="24" resetval="0x8" description="Port 8 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT7" width="8" begin="23" end="16" resetval="0x7" description="Port 7 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT6" width="8" begin="15" end="8" resetval="0x6" description="Port 6 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
    <bitfield id="PORT5" width="8" begin="7" end="0" resetval="0x5" description="Port 5 CPPI Info Word0 Source ID Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_P0_HOST_BLKS_PRI_REG" acronym="CPSW_P0_HOST_BLKS_PRI_REG" offset="0x21320" width="32" description="CPPI Port 0 Host Blocks Priority Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Host Blocks Per Priority 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Host Blocks Per Priority 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Host Blocks Per Priority 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Host Blocks Per Priority 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Host Blocks Per Priority 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Host Blocks Per Priority 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Host Blocks Per Priority 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Host Blocks Per Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_CONTROL_REG" acronym="CPSW_PN_CONTROL_REG" offset="0x22004" width="32" description="Ethernet Port N Control Register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_PORT_EN" width="1" begin="17" end="17" resetval="0x0" description="EST Port Enable." range="" rwaccess="RW"/>
    <bitfield id="IET_PORT_EN" width="1" begin="16" end="16" resetval="0x0" description="Intersperced Express Traffic (IET) Port Enable." range="" rwaccess="RW"/>
    <bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port N receive ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port N transmit ECC Error Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_LPI_CLKSTOP_EN" width="1" begin="12" end="12" resetval="0x0" description="Transmit LPI Clock Stop Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="11" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="IPV6 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="IPV4 DSCP enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAX_BLKS_REG" acronym="CPSW_PN_MAX_BLKS_REG" offset="0x22008" width="32" description="Ethernet Port N Maximum Blocks Register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_BLKS" width="8" begin="15" end="8" resetval="0x10" description="Transmit Max Blocks. If (fifo_oneram = 1) then blocks should be moved from transmit to receive when Fullduplex (" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_BLKS" width="8" begin="7" end="0" resetval="0x4" description="Receive Max Blocks." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_BLK_CNT_REG" acronym="CPSW_PN_BLK_CNT_REG" offset="0x22010" width="32" description="Ethernet Port N FIFO Block Usage Count Register.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT_P" width="6" begin="21" end="16" resetval="0x0" description="Receive Express Block Count Usage." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Transmit Block Count Usage." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_BLK_CNT_E" width="6" begin="5" end="0" resetval="0x1" description="Receive Express Block Count Usage." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_PORT_VLAN_REG" acronym="CPSW_PN_PORT_VLAN_REG" offset="0x22014" width="32" description="Ethernet Port N VLAN Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="" rwaccess="RW"/>
    <bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="" rwaccess="RW"/>
    <bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_PRI_MAP_REG" acronym="CPSW_PN_TX_PRI_MAP_REG" offset="0x22018" width="32" description="Ethernet Port N Tx Header Priority to Switch Priority Mapping Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_PRI_CTL_REG" acronym="CPSW_PN_PRI_CTL_REG" offset="0x2201C" width="32" description="Ethernet Port N Priority Control Register">
    <bitfield id="TX_FLOW_PRI" width="8" begin="31" end="24" resetval="0x0" description="Transmit Priority Based Flow Control Priority Enable" range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Priority Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_HOST_BLKS_REM" width="4" begin="15" end="12" resetval="0x9" description="Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 recieve thread can begin sending a packet." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_RX_PRI_MAP_REG" acronym="CPSW_PN_RX_PRI_MAP_REG" offset="0x22020" width="32" description="Ethernet Port N RX Paket Priority to Header Priority Map">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_RX_MAXLEN_REG" acronym="CPSW_PN_RX_MAXLEN_REG" offset="0x22024" width="32" description="Ethernet Port N Receive Frame Maximum Length Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x5EE" description="RX Maximum Frame Length." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_BLKS_PRI_REG" acronym="CPSW_PN_TX_BLKS_PRI_REG" offset="0x22028" width="32" description="Ethernet Port N Transmit Block Sub Per Priority Register">
    <bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Transmit Blocks Per Priority (subtract value) 7" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Transmit Blocks Per Priority (subtract value) 6" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Transmit Blocks Per Priority (subtract value) 5" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Transmit Blocks Per Priority (subtract value) 4" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Transmit Blocks Per Priority (subtract value) 3" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Transmit Blocks Per Priority (subtract value) 2" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Transmit Blocks Per Priority (subtract value) 1" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Transmit Blocks Per Priority (subtract value) 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_RX_FLOW_THRESH_REG" acronym="CPSW_PN_RX_FLOW_THRESH_REG" offset="0x2202C" width="32" description="Ethernet Port N Receive Flow Threshold Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="9" begin="8" end="0" resetval="0x40" description="Receive Flow Control Threshold." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_IDLE2LPI_REG" acronym="CPSW_PN_IDLE2LPI_REG" offset="0x22030" width="32" description="Ethernet Port N EEE Idle to LPI Count Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE Idle to LPI counter load value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_LPI2WAKE_REG" acronym="CPSW_PN_LPI2WAKE_REG" offset="0x22034" width="32" description="Ethernet Port N EEE LPI to Wake Count Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE LPI to wake counter load value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_EEE_STATUS_REG" acronym="CPSW_PN_EEE_STATUS_REG" offset="0x22038" width="32" description="Ethernet Port N EEE Status Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="Port N Transmit FIFO packet count zero." range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="Port N Receive FIFO packet count zero." range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="Port N Transmit FIFO hold." range="" rwaccess="R"/>
    <bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="Port N Receive Wake Time." range="" rwaccess="R"/>
    <bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="Port N Transmit LPI." range="" rwaccess="R"/>
    <bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x1" description="Port N Receive LPI." range="" rwaccess="R"/>
    <bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="Transmit Wait Idle to LPI." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_IET_CONTROL_REG" acronym="CPSW_PN_IET_CONTROL_REG" offset="0x22040" width="32" description="Enet Port N IET Control">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MAC_PREMPT" width="8" begin="23" end="16" resetval="0x0" description="Mac Preempt Queue &#8211; Indicates which transmit FIFO queues are sent to the preempt MAC. Bit 0 indicates queue zero, bit 1 queue 1 and so on. Packets will be sent to the preempt MAC only when MAC_PENABLE is set, and when MAC_VERIFIED (fromCPSW_PN_IET_STATUS_REG) or MAC_DISABLEVERIFY is set, and when IET_PORT_EN is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MAC_ADDFRAGSIZE" width="3" begin="10" end="8" resetval="0x0" description="Mac Fragment Size &#8211; An integer in the range 0:7 indicating, as a multiple of 64, the minimum additional length for nonfinal mPackets. 0 = 64 1 = 128 2 = 192 3 = 256 4 = 320 5 = 384 6 = 448 7 = 512" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MAC_LINKFAIL" width="1" begin="3" end="3" resetval="0x1" description="Mac Link Fail &#8211; Link Fail Indicatior to reset the verifly state machine. This bit is reset high. Verify and response frames will be sent/allowed when this bit is cleared." range="" rwaccess="RW"/>
    <bitfield id="MAC_DISABLEVERIFY" width="1" begin="2" end="2" resetval="0x0" description="Mac Disable Verify &#8211; Disables verification on the port when set. If this bit is set then packets will be sent to the preempt Mac when MAC_PENABLE is set (This is a forced mode with no IET verification)." range="" rwaccess="RW"/>
    <bitfield id="MAC_HOLD" width="1" begin="1" end="1" resetval="0x0" description="Mac Hold &#8211; Hold Preemption on the port." range="" rwaccess="RW"/>
    <bitfield id="MAC_PENABLE" width="1" begin="0" end="0" resetval="0x0" description="Mac Preemption Enable &#8211; Port Preemption Enable. This takes effect only when IET_PORT_EN is set." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_IET_STATUS_REG" acronym="CPSW_PN_IET_STATUS_REG" offset="0x22044" width="32" description="Enet Port N IET Status">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAC_VERIFY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mac Received Verify Packet with Errors &#8211; Set when a verify packet with errors is received. Cleared when MAC_PENABLE is cleared to zero." range="" rwaccess="R"/>
    <bitfield id="MAC_RESPOND_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mac Received Respond Packet with Errors &#8211; Set when a respond packet with errors is received. Cleared when MAC_PENABLE is cleared to zero." range="" rwaccess="R"/>
    <bitfield id="MAC_VERIFY_FAIL" width="1" begin="1" end="1" resetval="0x0" description="Mac Verification Failed &#8211; Indication that verification was unsuccessful." range="" rwaccess="R"/>
    <bitfield id="MAC_VERIFIED" width="1" begin="0" end="0" resetval="0x0" description="Mac Verified &#8211; Indication that verification was successful." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_IET_VERIFY_REG" acronym="CPSW_PN_IET_VERIFY_REG" offset="0x22048" width="32" description="Enet Port N IET VERIFY">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MAC_VERIFY_CNT" width="24" begin="23" end="0" resetval="0x001312D0" description="Mac Verify Timeout Count &#8211; The number of wireside clocks contained in the verify timeout counter. The default is 0x1312d0 (10ms at 125Mhz in gig mode)." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_FIFO_STATUS_REG" acronym="CPSW_PN_FIFO_STATUS_REG" offset="0x22050" width="32" description="Ethernet Port N FIFO Status Register">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EST_BUFACT" width="1" begin="18" end="18" resetval="0x0" description="EST RAM active buffer." range="" rwaccess="R"/>
    <bitfield id="EST_ADD_ERR" width="1" begin="17" end="17" resetval="0x0" description="EST Address Error." range="" rwaccess="R"/>
    <bitfield id="EST_CNT_ERR" width="1" begin="16" end="16" resetval="0x0" description="EST Fetch Count Error." range="" rwaccess="R"/>
    <bitfield id="TX_E_MAC_ALLOW" width="8" begin="15" end="8" resetval="0xFF" description="EST transmit MAC allow." range="" rwaccess="R"/>
    <bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="EST Transmit Priority Active." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_EST_CONTROL_REG" acronym="CPSW_PN_EST_CONTROL_REG" offset="0x22060" width="32" description="Ethernet Port N Enhanced Scheduled Traffic (EST) Control Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EST_FILL_MARGIN" width="10" begin="25" end="16" resetval="0x0" description="EST Fill Margin." range="" rwaccess="RW"/>
    <bitfield id="EST_PREMPT_COMP" width="7" begin="15" end="9" resetval="0x0" description="EST Prempt Comparison Value. When the count in a zero allow is less than or equal to this value in bytes (times 8), prempt packets are cleared from the wire. This is the prempt clear margin value." range="" rwaccess="RW"/>
    <bitfield id="EST_FILL_EN" width="1" begin="8" end="8" resetval="0x0" description="EST Fill Enable." range="" rwaccess="RW"/>
    <bitfield id="EST_TS_PRI" width="3" begin="7" end="5" resetval="0x0" description="EST Timestamp Express Priority." range="" rwaccess="RW"/>
    <bitfield id="EST_TS_ONEPRI" width="1" begin="4" end="4" resetval="0x0" description="EST Timestamp One Express Priority." range="" rwaccess="RW"/>
    <bitfield id="EST_TS_FIRST" width="1" begin="3" end="3" resetval="0x0" description="EST Timestamp First Express Packet only." range="" rwaccess="RW"/>
    <bitfield id="EST_TS_EN" width="1" begin="2" end="2" resetval="0x0" description="EST Timestamp Enable." range="" rwaccess="RW"/>
    <bitfield id="EST_BUFSEL" width="1" begin="1" end="1" resetval="0x0" description="EST Buffer Select." range="" rwaccess="RW"/>
    <bitfield id="EST_ONEBUF" width="1" begin="0" end="0" resetval="0x0" description="EST One Fetch Buffer." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_RX_DSCP_MAP_REG_y" acronym="CPSW_PN_RX_DSCP_MAP_REG_y" offset="0x22120" width="32" description="Ethernet Port N Receive IPV4/IPV6 DSCP Map 0 to Map 7 Registers Offset = 00022120h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_PRI_CIR_REG_y" acronym="CPSW_PN_PRI_CIR_REG_y" offset="0x22140" width="32" description="Ethernet Port N Rx Priority 0 to Priority 7 Committed Information Rate Registers Offset = 00022140h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority &#8220;y&#8221; Committed Information Rate Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_PRI_EIR_REG_y" acronym="CPSW_PN_PRI_EIR_REG_y" offset="0x22160" width="32" description="Ethernet Port N Rx Priority 0 to Priority 7 Excess Information Rate Registers Offset = 00022160h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority &#8220;y&#8221; Excess Information Rate Count Value" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_THRESH_SET_L_REG" acronym="CPSW_PN_TX_D_THRESH_SET_L_REG" offset="0x22180" width="32" description="Ethernet Port N Tx PFC Destination Threshold Set Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_THRESH_SET_H_REG" acronym="CPSW_PN_TX_D_THRESH_SET_H_REG" offset="0x22184" width="32" description="Ethernet Port N Tx PFC Destination Threshold Set High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_THRESH_CLR_L_REG" acronym="CPSW_PN_TX_D_THRESH_CLR_L_REG" offset="0x22188" width="32" description="Ethernet Port N Tx PFC Destination Threshold Clear Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_THRESH_CLR_H_REG" acronym="CPSW_PN_TX_D_THRESH_CLR_H_REG" offset="0x2218C" width="32" description="Ethernet Port N Tx PFC Destination Threshold Clear High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_PN_TX_G_BUF_THRESH_SET_L_REG" offset="0x22190" width="32" description="Ethernet Port N Tx PFC Global Buffer Threshold Set Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_PN_TX_G_BUF_THRESH_SET_H_REG" offset="0x22194" width="32" description="Ethernet Port N Tx PFC Global Buffer Threshold Set High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x1F" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_PN_TX_G_BUF_THRESH_CLR_L_REG" offset="0x22198" width="32" description="Ethernet Port N Tx PFC Global Buffer Threshold Clear Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_PN_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2219C" width="32" description="Ethernet Port N Tx PFC Global Buffer Threshold Clear High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_OFLOW_ADDVAL_L_REG" acronym="CPSW_PN_TX_D_OFLOW_ADDVAL_L_REG" offset="0x22300" width="32" description="Ethernet Port N Tx Destination Out Flow Add Values Low Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 0" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TX_D_OFLOW_ADDVAL_H_REG" acronym="CPSW_PN_TX_D_OFLOW_ADDVAL_H_REG" offset="0x22304" width="32" description="Ethernet Port N Tx Destination Out Flow Add Values High Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 4" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_SA_L_REG" acronym="CPSW_PN_SA_L_REG" offset="0x22308" width="32" description="Ethernet Port N Tx Pause Frame Source Address Low Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_7_0" width="8" begin="15" end="8" resetval="0x0" description="Source Address Lower 8 bits (byte 0)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_15_8" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 15-8 (byte 1)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_SA_H_REG" acronym="CPSW_PN_SA_H_REG" offset="0x2230C" width="32" description="Ethernet Port N Tx Pause Frame Source Address High Register">
    <bitfield id="MACSRCADDR_23_16" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 23-16 (byte 2)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_31_24" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 31-24 (byte 3)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_39_32" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 39-32 (byte 4)" range="" rwaccess="RW"/>
    <bitfield id="MACSRCADDR_47_40" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 47-40 (byte 5)" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TS_CTL_REG" acronym="CPSW_PN_TS_CTL_REG" offset="0x22310" width="32" description="Ethernet Port N Time Sync Control Register">
    <bitfield id="TS_MSG_TYPE_EN" width="16" begin="31" end="16" resetval="0x0" description="Time Sync Message Type Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_TX_HOST_TS_EN" width="1" begin="11" end="11" resetval="0x0" description="Time Sync Transmit Host Time Stamp Enable." range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_E_EN" width="1" begin="10" end="10" resetval="0x0" description="Time Sync Transmit Annex E enable." range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_E_EN" width="1" begin="9" end="9" resetval="0x0" description="Time Sync Receive Annex E enable." range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2_EN" width="1" begin="8" end="8" resetval="0x0" description="Time Sync LTYPE 2 enable (transmit and receive)." range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_D_EN" width="1" begin="7" end="7" resetval="0x0" description="Time Sync Transmit Annex D enable." range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE2_EN" width="1" begin="6" end="6" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 2 enable." range="" rwaccess="RW"/>
    <bitfield id="TS_TX_VLAN_LTYPE1_EN" width="1" begin="5" end="5" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 1 enable." range="" rwaccess="RW"/>
    <bitfield id="TS_TX_ANNEX_F_EN" width="1" begin="4" end="4" resetval="0x0" description="Time Sync Transmit Annex F enable." range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_D_EN" width="1" begin="3" end="3" resetval="0x0" description="Time Sync Receive Annex D enable." range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE2_EN" width="1" begin="2" end="2" resetval="0x0" description="Time Sync Receive VLAN LTYPE 2 enable." range="" rwaccess="RW"/>
    <bitfield id="TS_RX_VLAN_LTYPE1_EN" width="1" begin="1" end="1" resetval="0x0" description="Time Sync Receive VLAN LTYPE 1 enable." range="" rwaccess="RW"/>
    <bitfield id="TS_RX_ANNEX_F_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Sync Receive Annex F Enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TS_SEQ_LTYPE_REG" acronym="CPSW_PN_TS_SEQ_LTYPE_REG" offset="0x22314" width="32" description="Ethernet Port N Time Sync LTYPE and Sequence ID offset Register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_SEQ_ID_OFFSET" width="6" begin="21" end="16" resetval="0x1E" description="Time Sync Sequence ID Offset" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE1" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TS_VLAN_LTYPE_REG" acronym="CPSW_PN_TS_VLAN_LTYPE_REG" offset="0x22318" width="32" description="Ethernet Port N Time Sync VLAN2 and VLAN2 Register">
    <bitfield id="TS_VLAN_LTYPE2" width="16" begin="31" end="16" resetval="0x0" description="Time Sync VLAN LTYPE2" range="" rwaccess="RW"/>
    <bitfield id="TS_VLAN_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync VLAN LTYPE1" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TS_CTL_LTYPE2_REG" acronym="CPSW_PN_TS_CTL_LTYPE2_REG" offset="0x2231C" width="32" description="Ethernet Port N Time Sync Control and LTYPE 2 Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_UNI_EN" width="1" begin="24" end="24" resetval="0x0" description="Time Sync Unicast Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_TTL_NONZERO" width="1" begin="23" end="23" resetval="0x0" description="Time Sync Time to Live Non-zero Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_320" width="1" begin="22" end="22" resetval="0x0" description="Time Sync Destination IP Address 320 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_319" width="1" begin="21" end="21" resetval="0x0" description="Time Sync Destination IP Address 319 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_132" width="1" begin="20" end="20" resetval="0x0" description="Time Sync Destination IP Address 132 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_131" width="1" begin="19" end="19" resetval="0x0" description="Time Sync Destination IP Address 131 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_130" width="1" begin="18" end="18" resetval="0x0" description="Time Sync Destination IP Address 130 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_129" width="1" begin="17" end="17" resetval="0x0" description="Time Sync Destination IP Address 129 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_107" width="1" begin="16" end="16" resetval="0x0" description="Time Sync Destination IP Address 107 Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE2" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE2" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_TS_CTL2_REG" acronym="CPSW_PN_TS_CTL2_REG" offset="0x22320" width="32" description="Ethernet Port N Time Sync Control 2 Register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_DOMAIN_OFFSET" width="6" begin="21" end="16" resetval="0x4" description="Time Sync Domain Offset." range="" rwaccess="RW"/>
    <bitfield id="TS_MCAST_TYPE_EN" width="16" begin="15" end="0" resetval="0x0" description="Time Sync Multicast Destination Address Type Enable." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_CONTROL_REG" acronym="CPSW_PN_MAC_CONTROL_REG" offset="0x22330" width="32" description="Ethernet Port N Mac Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0x0" description="RX Copy MAC Control Frames Enable." range="" rwaccess="RW"/>
    <bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0x0" description="RX Copy Short Frames Enable." range="" rwaccess="RW"/>
    <bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0x0" description="RX Copy Error Frames Enable." range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_LIM_EN" width="1" begin="21" end="21" resetval="0x0" description="Transmit Short Gap Limit Enable" range="" rwaccess="RW"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="20" end="20" resetval="0x0" description="External Transmit Flow Control Enable." range="" rwaccess="RW"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="19" end="19" resetval="0x0" description="External Receive Flow Control Enable." range="" rwaccess="RW"/>
    <bitfield id="CTL_EN" width="1" begin="18" end="18" resetval="0x0" description="External Control Enable." range="" rwaccess="RW"/>
    <bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0x0" description="Gigabit Mode Force." range="" rwaccess="RW"/>
    <bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0x0" description="Interface Control B." range="" rwaccess="RW"/>
    <bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0x0" description="Interface Control A." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port CRC Type" range="" rwaccess="RW"/>
    <bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0x0" description="Command Idle" range="" rwaccess="RW"/>
    <bitfield id="TX_SHORT_GAP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Transmit Short Gap Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GIG" width="1" begin="7" end="7" resetval="0x0" description="Gigabit Mode." range="" rwaccess="RW"/>
    <bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0x0" description="Transmit Pacing Enable" range="" rwaccess="RW"/>
    <bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0x0" description="GMII Enable." range="" rwaccess="RW"/>
    <bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0x0" description="Transmit Flow Control Enable." range="" rwaccess="RW"/>
    <bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0x0" description="Receive Flow Control Enable." range="" rwaccess="RW"/>
    <bitfield id="MTEST" width="1" begin="2" end="2" resetval="0x0" description="Manufacturing Test mode." range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0x0" description="Loop Back Mode." range="" rwaccess="RW"/>
    <bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0x0" description="Full Duplex mode." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_STATUS_REG" acronym="CPSW_PN_MAC_STATUS_REG" offset="0x22334" width="32" description="Ethernet Port N Mac Status Register">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="Enet IDLE." range="" rwaccess="R"/>
    <bitfield id="E_IDLE" width="1" begin="30" end="30" resetval="0x1" description="Express MAC is Idle." range="" rwaccess="R"/>
    <bitfield id="P_IDLE" width="1" begin="29" end="29" resetval="0x1" description="Prempt MAC is Idle." range="" rwaccess="R"/>
    <bitfield id="TX_IDLE" width="1" begin="28" end="28" resetval="0x1" description="Mac Transmit Idle." range="" rwaccess="R"/>
    <bitfield id="TORF" width="1" begin="27" end="27" resetval="0x0" description="Top of receive FIFO flow control trigger occurred." range="" rwaccess="R"/>
    <bitfield id="TORF_PRI" width="3" begin="26" end="24" resetval="0x0" description="The lowest priority that caused top of receive FIFO flow control trigger since the last write to clear." range="" rwaccess="R"/>
    <bitfield id="TX_PFC_FLOW_ACT" width="8" begin="23" end="16" resetval="0x0" description="Transmit Priority Based Flow Control Active (priority 7 down to 0)" range="" rwaccess="R"/>
    <bitfield id="RX_PFC_FLOW_ACT" width="8" begin="15" end="8" resetval="0x0" description="Receive Priority Based Flow Control Active (priority 7 down to 0)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXT_RX_FLOW_EN" width="1" begin="6" end="6" resetval="0x0" description="External Receive Flow Control Enable." range="" rwaccess="R"/>
    <bitfield id="EXT_TX_FLOW_EN" width="1" begin="5" end="5" resetval="0x0" description="External Transmit Flow Control Enable." range="" rwaccess="R"/>
    <bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0x0" description="External GIG." range="" rwaccess="R"/>
    <bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="External Fullduplex." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0x0" description="Receive Flow Control Active." range="" rwaccess="R"/>
    <bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0x0" description="Transmit Flow Control Active." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_MAC_SOFT_RESET_REG" acronym="CPSW_PN_MAC_SOFT_RESET_REG" offset="0x22338" width="32" description="Ethernet Port N Mac Software Reset Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_BOFFTEST_REG" acronym="CPSW_PN_MAC_BOFFTEST_REG" offset="0x2233C" width="32" description="Ethernet Port N Mac Backoff Test Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PACEVAL" width="5" begin="30" end="26" resetval="0x0" description="Pacing Current Value." range="" rwaccess="RW"/>
    <bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0x0" description="Backoff Random Number Generator." range="" rwaccess="RW"/>
    <bitfield id="COLL_COUNT" width="4" begin="15" end="12" resetval="0x0" description="Collision Count." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BACKOFF" width="10" begin="9" end="0" resetval="0x0" description="Backoff Count." range="" rwaccess="R"/>
  </register>
  <register id="CPSW_PN_MAC_RX_PAUSETIMER_REG" acronym="CPSW_PN_MAC_RX_PAUSETIMER_REG" offset="0x22340" width="32" description="Ethernet Port N 802.3 Receive Pause Timer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_RXN_PAUSETIMER_REG_y" acronym="CPSW_PN_MAC_RXN_PAUSETIMER_REG_y" offset="0x22350" width="32" description="Ethernet Port N PFC Priority 0 to Priority 7 Rx Pause Timer Registers Offset = 00022350h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="Rx &#8220;y&#8221; Pause Timer Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_TX_PAUSETIMER_REG" acronym="CPSW_PN_MAC_TX_PAUSETIMER_REG" offset="0x22370" width="32" description="Ethernet Port N 802.3 Tx Pause Timer Registers">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="802.3 Tx Pause Timer Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_TXN_PAUSETIMER_REG_y" acronym="CPSW_PN_MAC_TXN_PAUSETIMER_REG_y" offset="0x22380" width="32" description="Ethernet Port N PFC Priority 0 to Priority 7 Tx Pause Timer Registers Offset = 00022380h + (y * 4h); where y = 0 to 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="PFC Tx &#8221;y&#8221; Pause Timer Value." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_EMCONTROL_REG" acronym="CPSW_PN_MAC_EMCONTROL_REG" offset="0x223A0" width="32" description="Ethernet Port N Emulation Control Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit." range="" rwaccess="RW"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_MAC_TX_GAP_REG" acronym="CPSW_PN_MAC_TX_GAP_REG" offset="0x223A4" width="32" description="Ethernet Port N Tx Inter Packet Gap Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_GAP" width="16" begin="15" end="0" resetval="0xC" description="Transmit Inter-Packet Gap" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_INTERVLAN_OPX_POINTER_REG" acronym="CPSW_PN_INTERVLAN_OPX_POINTER_REG" offset="0x223AC" width="32" description="This register is present on SR2.0 only. Ethernet Port N Tx Egress InterVLAN Operation Pointer">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="INTERVLAN_OPX_POINTER" width="3" begin="2" end="0" resetval="0x0" description="InterVLAN location pointer.This field points to the InterVLAN location that will be read/written by accesses to the" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_INTERVLAN_OPX_A_REG" acronym="CPSW_PN_INTERVLAN_OPX_A_REG" offset="0x223B0" width="32" description="This register is present on SR2.0 only. Ethernet Port N Tx Egress InterVLAN A">
    <bitfield id="DA_23_16" width="8" begin="31" end="24" resetval="0x0" description="Destination Address bits 23-16 &#8211; DA byte 4 on wire." range="" rwaccess="RW"/>
    <bitfield id="DA_31_24" width="8" begin="23" end="16" resetval="0x0" description="Destination Address bits 31-24 &#8211; DA byte 3 on wire." range="" rwaccess="RW"/>
    <bitfield id="DA_39_32" width="8" begin="15" end="8" resetval="0x0" description="Destination Address bits 39-32 &#8211; DA byte 2 on wire." range="" rwaccess="RW"/>
    <bitfield id="DA_47_40" width="8" begin="7" end="0" resetval="0x0" description="Destination Address bits 47-40 &#8211; DA byte 1 on wire." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_INTERVLAN_OPX_B_REG" acronym="CPSW_PN_INTERVLAN_OPX_B_REG" offset="0x223B4" width="32" description="This register is present on SR2.0 only. Ethernet Port N Tx Egress InterVLAN B">
    <bitfield id="SA_39_32" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 39-32 &#8211; SA byte 2 on wire." range="" rwaccess="RW"/>
    <bitfield id="SA_47_40" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 47-40 &#8211; SA byte 1 on wire." range="" rwaccess="RW"/>
    <bitfield id="DA_7_0" width="8" begin="15" end="8" resetval="0x0" description="Destination Address bits 7-0 &#8211; DA byte 6 on wire." range="" rwaccess="RW"/>
    <bitfield id="DA_15_8" width="8" begin="7" end="0" resetval="0x0" description="Destination Address bits 15-8 &#8211; DA byte 5 on wire." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_INTERVLAN_OPX_C_REG" acronym="CPSW_PN_INTERVLAN_OPX_C_REG" offset="0x223B8" width="32" description="This register is present on SR2.0 only. Ethernet Port N Tx Egress InterVLAN C">
    <bitfield id="SA_7_0" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 7-0 &#8211; SA byte 6 on wire." range="" rwaccess="RW"/>
    <bitfield id="SA_15_8" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 15-8 &#8211; SA byte 5 on wire." range="" rwaccess="RW"/>
    <bitfield id="SA_23_16" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 23-16 &#8211; SA byte 4 on wire." range="" rwaccess="RW"/>
    <bitfield id="SA_31_24" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 31-24 &#8211; SA byte 3 on wire." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PN_INTERVLAN_OPX_D_REG" acronym="CPSW_PN_INTERVLAN_OPX_D_REG" offset="0x223BC" width="32" description="This register is present on SR2.0 only. Ethernet Port N Tx Egress InterVLAN D">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DECREMENT_TTL" width="1" begin="15" end="15" resetval="0x0" description="Decrement Time To Live.When set, the Time To Live (TTL) field in the header is decremented:- IPV4 &#8211; Decrement the TTL byte and update the Header Checksum- IPV6 &#8211; Decrement the Hop Limit.When this bit is cleared the TTL/Hop Limit fields are not checked or modified." range="" rwaccess="RW"/>
    <bitfield id="DEST_FORCE_UNTAGGED_EGRESS" width="1" begin="14" end="14" resetval="0x0" description="Destination VLAN Force Untagged Egress.When set, this bit indicates that the VLAN should be removed on egress for the routed packet. The" range="" rwaccess="RW"/>
    <bitfield id="REPLACE_DA_SA" width="1" begin="13" end="13" resetval="0x0" description="Replace Destination Address and Source Address.When set this bit indicates that the routed packet destination address should be replaced by DA[47:0] and the source address should be replaced by SA[47:0]." range="" rwaccess="RW"/>
    <bitfield id="REPLACE_VID" width="1" begin="12" end="12" resetval="0x0" description="Replace VLAN ID. When set this bit indicates that the VLAN ID should be replaced for the routed packet." range="" rwaccess="RW"/>
    <bitfield id="VID_11_0" width="12" begin="11" end="0" resetval="0x0" description="VLAN ID" range="" rwaccess="RW"/>
  </register>
</module>
