
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v
# synth_design -part xc7z020clg484-3 -top find_max -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top find_max -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 278105 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 246401 ; free virtual = 314947
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find_max' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:2]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:125]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:126]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:127]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:128]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp4_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:129]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp5_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:130]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp6_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:131]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:132]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp8_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:133]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp9_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:134]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:135]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:136]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:137]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp13_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:138]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp14_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:139]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp15_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:140]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp16_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:141]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp17_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:142]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp18_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:143]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp19_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:144]
WARNING: [Synth 8-6014] Unused sequential element d_in_tmp20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:145]
INFO: [Synth 8-6155] done synthesizing module 'find_max' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246355 ; free virtual = 314902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 246342 ; free virtual = 314888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 246349 ; free virtual = 314895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 246328 ; free virtual = 314874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 23    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 24    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module find_max 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 23    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 24    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'indx_1_11_reg[0]' (FD) to 'indx_1_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_1_reg[1]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_2_reg[1]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_3_reg[1]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_4_reg[1]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_5_reg[1]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_6_reg[1]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_7_reg[1]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_8_reg[1]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_9_reg[1]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_10_reg[1]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_11_reg[1]' (FD) to 'indx_1_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_1_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_2_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_3_reg[2]' (FDS) to 'indx_1_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'indx_1_4_reg[2]' (FDS) to 'indx_1_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_5_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_6_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_7_reg[2]' (FDS) to 'indx_1_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_8_reg[2]' (FDS) to 'indx_1_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_9_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_10_reg[2]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_11_reg[2]' (FD) to 'indx_1_11_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_1_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_2_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_3_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_4_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_5_reg[3]' (FDS) to 'indx_1_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_6_reg[3]' (FDS) to 'indx_1_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_1_7_reg[3]' (FDS) to 'indx_1_10_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_8_reg[3]' (FDS) to 'indx_1_10_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_9_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_10_reg[3]' (FDR) to 'indx_1_1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indx_1_11_reg[3] )
INFO: [Synth 8-3886] merging instance 'indx_1_1_reg[4]' (FDR) to 'indx_1_4_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_2_reg[4]' (FDR) to 'indx_1_4_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_3_reg[4]' (FDR) to 'indx_1_4_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_4_reg[4]' (FDR) to 'indx_1_6_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_5_reg[4]' (FDR) to 'indx_1_6_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_6_reg[4]' (FDR) to 'indx_1_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_7_reg[4]' (FDR) to 'indx_1_8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indx_1_8_reg[4] )
INFO: [Synth 8-3886] merging instance 'indx_1_9_reg[4]' (FDS) to 'indx_1_10_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\indx_1_10_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\indx_1_11_reg[4] )
INFO: [Synth 8-3886] merging instance 'indx_2_6_reg[0]' (FD) to 'indx_1_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_2_6_reg[1]' (FD) to 'indx_1_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_2_6_reg[2]' (FD) to 'indx_1_11_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_6_reg[3]' (FD) to 'indx_1_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_2_6_reg[4]' (FD) to 'indx_1_11_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_1_reg[2]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_2_reg[2]' (FD) to 'indx_2_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_2_3_reg[2]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_4_reg[2]' (FD) to 'indx_2_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_2_5_reg[2]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_1_reg[3]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_2_reg[3]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_3_reg[3]' (FD) to 'indx_2_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_4_reg[3]' (FD) to 'indx_2_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_5_reg[3]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_11_reg[3]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_1_reg[4]' (FD) to 'indx_2_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_2_reg[4]' (FD) to 'indx_2_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_3_reg[4]' (FD) to 'indx_2_4_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indx_2_4_reg[4] )
INFO: [Synth 8-3886] merging instance 'indx_2_5_reg[4]' (FD) to 'indx_1_11_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\indx_1_11_reg[4] )
INFO: [Synth 8-3886] merging instance 'indx_3_1_reg[3]' (FD) to 'indx_3_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_2_4_reg[4]' (FD) to 'indx_3_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_1_11_reg[4]' (FD) to 'indx_3_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'indx_3_2_reg[3]' (FD) to 'indx_3_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_3_3_reg[3]' (FD) to 'indx_3_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_3_1_reg[4]' (FD) to 'indx_3_2_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indx_3_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\indx_3_3_reg[4] )
INFO: [Synth 8-3886] merging instance 'indx_4_2_reg[3]' (FD) to 'indx_3_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_4_2_reg[4]' (FD) to 'indx_3_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'indx_3_2_reg[4]' (FD) to 'indx_4_1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\indx_4_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\indx_3_3_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.027 ; gain = 219.391 ; free physical = 245587 ; free virtual = 314135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.031 ; gain = 219.395 ; free physical = 245560 ; free virtual = 314108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.027 ; gain = 220.391 ; free physical = 245545 ; free virtual = 314093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245555 ; free virtual = 314102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245557 ; free virtual = 314105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245557 ; free virtual = 314105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245557 ; free virtual = 314104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245544 ; free virtual = 314092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245547 ; free virtual = 314095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    20|
|3     |LUT2   |    43|
|4     |LUT3   |   232|
|5     |LUT4   |   200|
|6     |FDRE   |   304|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   839|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245542 ; free virtual = 314090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.031 ; gain = 220.395 ; free physical = 245543 ; free virtual = 314091
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.035 ; gain = 220.395 ; free physical = 245544 ; free virtual = 314092
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.215 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1845.215 ; gain = 371.676 ; free physical = 245451 ; free virtual = 313999
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.871 ; gain = 561.656 ; free physical = 244567 ; free virtual = 313116
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.871 ; gain = 0.000 ; free physical = 244566 ; free virtual = 313114
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.879 ; gain = 0.000 ; free physical = 244560 ; free virtual = 313109
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312929

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 6e4bad77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244378 ; free virtual = 312927

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6e4bad77

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244365 ; free virtual = 312914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6e4bad77

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244365 ; free virtual = 312914
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa3fc5bd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244365 ; free virtual = 312914
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fa3fc5bd

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244365 ; free virtual = 312914
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 934c53f2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 934c53f2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
Ending Logic Optimization Task | Checksum: 934c53f2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 934c53f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 934c53f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
Ending Netlist Obfuscation Task | Checksum: 934c53f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2491.930 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312913
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 934c53f2
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module find_max ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2507.922 ; gain = 0.000 ; free physical = 244319 ; free virtual = 312867
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.910 ; gain = 7.988 ; free physical = 244303 ; free virtual = 312852
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.767 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2517.910 ; gain = 9.988 ; free physical = 244301 ; free virtual = 312850
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2706.086 ; gain = 190.176 ; free physical = 244261 ; free virtual = 312810
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2706.086 ; gain = 198.164 ; free physical = 244258 ; free virtual = 312807

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244291 ; free virtual = 312840


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design find_max ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 13 accepted clusters 13

Number of Slice Registers augmented: 0 newly gated: 12 Total: 304
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/33 RAMS dropped: 0/0 Clusters dropped: 0/13 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 106fd234c

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312769
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 106fd234c
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2706.086 ; gain = 214.156 ; free physical = 244291 ; free virtual = 312840
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28456472 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244317 ; free virtual = 312865
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244316 ; free virtual = 312865
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312862
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244313 ; free virtual = 312862
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312861

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312861
Ending Netlist Obfuscation Task | Checksum: 6aeb7d6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244312 ; free virtual = 312861
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313668
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 183906d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245105 ; free virtual = 313667
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245098 ; free virtual = 313663

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4bce1055

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245061 ; free virtual = 313612

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12d1d3dd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245054 ; free virtual = 313605

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12d1d3dd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245053 ; free virtual = 313604
Phase 1 Placer Initialization | Checksum: 12d1d3dd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245053 ; free virtual = 313604

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 84e04fe4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245035 ; free virtual = 313586

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245056 ; free virtual = 313606

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cb3a1f99

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245052 ; free virtual = 313602
Phase 2 Global Placement | Checksum: 13442a1b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245042 ; free virtual = 313592

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13442a1b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245041 ; free virtual = 313591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15456eeb9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245059 ; free virtual = 313609

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c62c5639

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245059 ; free virtual = 313609

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 153ef073f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245059 ; free virtual = 313609

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1df339487

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245087 ; free virtual = 313636

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bc6ca284

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245092 ; free virtual = 313641

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14aa9f17e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313643
Phase 3 Detail Placement | Checksum: 14aa9f17e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245097 ; free virtual = 313646

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1020dd475

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1020dd475

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245189 ; free virtual = 313738
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.553. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f433017e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245195 ; free virtual = 313744
Phase 4.1 Post Commit Optimization | Checksum: f433017e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245197 ; free virtual = 313746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f433017e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245207 ; free virtual = 313756

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f433017e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245216 ; free virtual = 313764

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313767
Phase 4.4 Final Placement Cleanup | Checksum: 10abe94df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245225 ; free virtual = 313774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10abe94df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245229 ; free virtual = 313778
Ending Placer Task | Checksum: ebc90baf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313802
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313802
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 245942 ; free virtual = 314491
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 246211 ; free virtual = 314760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 246197 ; free virtual = 314747
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 896f67f9 ConstDB: 0 ShapeSum: 6259a3b6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "d_in12[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "d_in14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in8[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in8[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: a9d0ee63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244715 ; free virtual = 313267
Post Restoration Checksum: NetGraph: 5db86b17 NumContArr: 4c18834c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a9d0ee63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244715 ; free virtual = 313267

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a9d0ee63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244683 ; free virtual = 313235

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a9d0ee63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244682 ; free virtual = 313235
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16c8674b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244674 ; free virtual = 313227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.622  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e4143fc0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244673 ; free virtual = 313225

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13ba9155f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244656 ; free virtual = 313208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.667  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170a2e44a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204
Phase 4 Rip-up And Reroute | Checksum: 170a2e44a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 170a2e44a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 170a2e44a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204
Phase 5 Delay and Skew Optimization | Checksum: 170a2e44a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bc4a02df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.667  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bc4a02df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204
Phase 6 Post Hold Fix | Checksum: 1bc4a02df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244652 ; free virtual = 313204

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.024024 %
  Global Horizontal Routing Utilization  = 0.0373563 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13d3778f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244650 ; free virtual = 313202

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13d3778f1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244649 ; free virtual = 313201

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fcad5ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244648 ; free virtual = 313200

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.667  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18fcad5ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244648 ; free virtual = 313200
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244679 ; free virtual = 313232

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244679 ; free virtual = 313231
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244680 ; free virtual = 313232
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244669 ; free virtual = 313223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.086 ; gain = 0.000 ; free physical = 244671 ; free virtual = 313225
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2822.223 ; gain = 0.000 ; free physical = 244984 ; free virtual = 313535
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:29:15 2022...
