{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507842306827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507842306828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 17:05:06 2017 " "Processing started: Thu Oct 12 17:05:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507842306828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507842306828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_1_2 -c Lab_1_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_1_2 -c Lab_1_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507842306828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507842307041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_1_2-structure " "Found design unit 1: Lab_1_2-structure" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507842315046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_1_2 " "Found entity 1: Lab_1_2" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507842315046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507842315046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_1-behavior_Lab3 " "Found design unit 1: Lab3_1-behavior_Lab3" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab3_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507842315047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1 " "Found entity 1: Lab3_1" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507842315047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507842315047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_1_2 " "Elaborating entity \"Lab_1_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507842315095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oready Lab_1_2.vhd(8) " "VHDL Signal Declaration warning at Lab_1_2.vhd(8): used implicit default value for signal \"oready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1507842315095 "|Lab_1_2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ovalid Lab_1_2.vhd(8) " "VHDL Signal Declaration warning at Lab_1_2.vhd(8): used implicit default value for signal \"ovalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1507842315095 "|Lab_1_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1 Lab3_1:trafficColors " "Elaborating entity \"Lab3_1\" for hierarchy \"Lab3_1:trafficColors\"" {  } { { "Lab_1_2.vhd" "trafficColors" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507842315096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ivalid Lab3_1.vhd(25) " "VHDL Process Statement warning at Lab3_1.vhd(25): signal \"ivalid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab3_1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1507842315097 "|Lab_1_2|Lab3_1:trafficColors"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oready GND " "Pin \"oready\" is stuck at GND" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507842315398 "|Lab_1_2|oready"} { "Warning" "WMLS_MLS_STUCK_PIN" "ovalid GND " "Pin \"ovalid\" is stuck at GND" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507842315398 "|Lab_1_2|ovalid"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[4\] VCC " "Pin \"dataout\[4\]\" is stuck at VCC" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507842315398 "|Lab_1_2|dataout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[6\] VCC " "Pin \"dataout\[6\]\" is stuck at VCC" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507842315398 "|Lab_1_2|dataout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[7\] GND " "Pin \"dataout\[7\]\" is stuck at GND" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507842315398 "|Lab_1_2|dataout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507842315398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507842315447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507842315614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iready " "No output dependent on input pin \"iready\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|iready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[3\] " "No output dependent on input pin \"datain\[3\]\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|datain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[4\] " "No output dependent on input pin \"datain\[4\]\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|datain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[5\] " "No output dependent on input pin \"datain\[5\]\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|datain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[6\] " "No output dependent on input pin \"datain\[6\]\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|datain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "datain\[7\] " "No output dependent on input pin \"datain\[7\]\"" {  } { { "Lab_1_2.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1_2/Lab_1_2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507842315646 "|Lab_1_2|datain[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1507842315646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507842315646 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507842315646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507842315646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507842315646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507842315652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 17:05:15 2017 " "Processing ended: Thu Oct 12 17:05:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507842315652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507842315652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507842315652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507842315652 ""}
