--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60495 paths analyzed, 8402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.310ns.
--------------------------------------------------------------------------------
Slack:                  10.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_3 to fifo_manager/fifo/Mram_buf_mem48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.CMUX     Tshcko                0.535   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_3
    SLICE_X4Y54.C4       net (fanout=50)       3.577   fifo_manager/fifo/wr_ptr[3]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.CX       net (fanout=2)        2.351   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.291   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (1.418ns logic, 7.886ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  10.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.179 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y46.D5       net (fanout=15)       2.278   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y46.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X9Y25.B1       net (fanout=1)        1.968   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X9Y25.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X9Y25.A5       net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N75
    SLICE_X9Y25.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.935   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (2.385ns logic, 7.411ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_5 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.264ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_5 to fifo_manager/fifo/Mram_buf_mem48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_5
    SLICE_X4Y54.C6       net (fanout=49)       3.596   fifo_manager/fifo/wr_ptr[5]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.CX       net (fanout=2)        2.351   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.291   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.359ns logic, 7.905ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  10.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.BQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X4Y54.C3       net (fanout=51)       3.540   fifo_manager/fifo/wr_ptr[2]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.CX       net (fanout=2)        2.351   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.291   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.208ns (1.359ns logic, 7.849ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  10.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_15 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.060ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_15 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_15
    SLICE_X15Y26.B3      net (fanout=5)        0.865   f6_addr[15]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.060ns (1.818ns logic, 7.242ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_3 to fifo_manager/fifo/Mram_buf_mem48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.CMUX     Tshcko                0.535   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_3
    SLICE_X4Y54.C4       net (fanout=50)       3.577   fifo_manager/fifo/wr_ptr[3]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.AX       net (fanout=2)        2.147   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.245   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.372ns logic, 7.682ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  10.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_0 to fifo_manager/fifo/Mram_buf_mem48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_0
    SLICE_X4Y54.C1       net (fanout=52)       3.385   fifo_manager/fifo/wr_ptr[0]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.CX       net (fanout=2)        2.351   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.291   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (1.359ns logic, 7.694ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  10.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.547ns (Levels of Logic = 3)
  Clock Path Skew:      0.532ns (1.179 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y39.D3       net (fanout=16)       1.986   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y39.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X9Y25.B3       net (fanout=1)        1.916   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_123
    SLICE_X9Y25.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X9Y25.A5       net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N75
    SLICE_X9Y25.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.935   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.547ns (2.480ns logic, 7.067ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  10.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_5 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.014ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_5 to fifo_manager/fifo/Mram_buf_mem48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.DQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_5
    SLICE_X4Y54.C6       net (fanout=49)       3.596   fifo_manager/fifo/wr_ptr[5]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.AX       net (fanout=2)        2.147   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.245   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (1.313ns logic, 7.701ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  10.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.996ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_1 to fifo_manager/fifo/Mram_buf_mem48/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.BMUX     Tshcko                0.535   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_1
    SLICE_X4Y54.C2       net (fanout=51)       3.269   fifo_manager/fifo/wr_ptr[1]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.CX       net (fanout=2)        2.351   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.291   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (1.418ns logic, 7.578ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  11.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.481ns (Levels of Logic = 3)
  Clock Path Skew:      0.532ns (1.179 - 0.647)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y46.D3       net (fanout=16)       1.868   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y46.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X9Y25.B1       net (fanout=1)        1.968   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_114
    SLICE_X9Y25.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X9Y25.A5       net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N75
    SLICE_X9Y25.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.935   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.481ns (2.480ns logic, 7.001ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.983ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.741 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   f6_addr[14]
                                                       f6_mems_control/addr_q_11
    SLICE_X15Y26.B1      net (fanout=17)       0.788   f6_addr[11]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.983ns (1.818ns logic, 7.165ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  11.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.971ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   addr_q_2_1
                                                       f6_mems_control/addr_q_2_1
    SLICE_X15Y26.B2      net (fanout=1)        0.730   addr_q_2_1
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.971ns (1.864ns logic, 7.107ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  11.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.971ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.741 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X13Y27.B3      net (fanout=15)       0.814   f6_addr[6]
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.971ns (1.818ns logic, 7.153ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  11.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   addr_q_1_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y27.B1      net (fanout=1)        0.708   addr_q_0_1
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.960ns (1.913ns logic, 7.047ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  11.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_15 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.963ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_15 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_15
    SLICE_X15Y26.B3      net (fanout=5)        0.865   f6_addr[15]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.963ns (1.842ns logic, 7.121ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  11.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.BQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X4Y54.C3       net (fanout=51)       3.540   fifo_manager/fifo/wr_ptr[2]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.AX       net (fanout=2)        2.147   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.245   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (1.313ns logic, 7.645ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  11.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.947ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.741 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y27.B5      net (fanout=17)       0.744   f6_addr[9]
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.947ns (1.864ns logic, 7.083ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  11.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.741 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   f6_addr[14]
                                                       f6_mems_control/addr_q_11
    SLICE_X15Y26.B1      net (fanout=17)       0.788   f6_addr[11]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.886ns (1.842ns logic, 7.044ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  11.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.874ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   addr_q_2_1
                                                       f6_mems_control/addr_q_2_1
    SLICE_X15Y26.B2      net (fanout=1)        0.730   addr_q_2_1
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.874ns (1.888ns logic, 6.986ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  11.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.874ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.741 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_6 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.430   f6_addr[6]
                                                       f6_mems_control/addr_q_6
    SLICE_X13Y27.B3      net (fanout=15)       0.814   f6_addr[6]
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.874ns (1.842ns logic, 7.032ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  11.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   addr_q_1_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y27.B1      net (fanout=1)        0.708   addr_q_0_1
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (1.937ns logic, 6.926ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  11.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_10 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.860ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.741 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_10 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_10
    SLICE_X15Y26.B4      net (fanout=17)       0.619   f6_addr[10]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.860ns (1.864ns logic, 6.996ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  11.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_15 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.857ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_15 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   f6_addr[15]
                                                       f6_mems_control/addr_q_15
    SLICE_X15Y26.B3      net (fanout=5)        0.865   f6_addr[15]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y46.A1      net (fanout=18)       2.814   Mmux_addr_d191
    SLICE_X18Y46.A       Tilo                  0.235   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X1Y28.ADDRA2  net (fanout=4)        1.600   addr_d<2>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.857ns (1.818ns logic, 7.039ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  11.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.036ns (0.741 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y27.B5      net (fanout=17)       0.744   f6_addr[9]
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X17Y44.B4      net (fanout=18)       2.582   Mmux_addr_d191
    SLICE_X17Y44.B       Tilo                  0.259   f6_din[3]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.914   addr_d<13>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (1.888ns logic, 6.962ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  11.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.778 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_0 to fifo_manager/fifo/Mram_buf_mem48/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   fifo_manager/fifo/wr_ptr[5]
                                                       fifo_manager/fifo/wr_ptr_0
    SLICE_X4Y54.C1       net (fanout=52)       3.385   fifo_manager/fifo/wr_ptr[0]
    SLICE_X4Y54.C        Tilo                  0.255   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/SP
    SLICE_X7Y36.D2       net (fanout=1)        1.958   fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[47]
    SLICE_X7Y36.DMUX     Tilo                  0.337   fifo_manager/fifo/fifo_counter[4]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X4Y54.AX       net (fanout=2)        2.147   fifo_manager/fifo/_n0073[47]
    SLICE_X4Y54.CLK      Tds                   0.245   fifo_manager/w_data_FROM_FIFO_TO_SERIAL[45]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP
    -------------------------------------------------  ---------------------------
    Total                                      8.803ns (1.313ns logic, 7.490ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   addr_q_1_1
                                                       f6_mems_control/addr_q_1_1
    SLICE_X13Y27.B2      net (fanout=1)        0.547   addr_q_1_1
    SLICE_X13Y27.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X15Y26.A5      net (fanout=1)        0.465   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y44.A3      net (fanout=18)       2.442   Mmux_addr_d191
    SLICE_X18Y44.A       Tilo                  0.235   addr_d<11>_3
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y28.ADDRA10 net (fanout=4)        2.175   addr_d<10>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (1.913ns logic, 6.886ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  11.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_11 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.780ns (Levels of Logic = 4)
  Clock Path Skew:      0.034ns (0.741 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_11 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.430   f6_addr[14]
                                                       f6_mems_control/addr_q_11
    SLICE_X15Y26.B1      net (fanout=17)       0.788   f6_addr[11]
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y46.A1      net (fanout=18)       2.814   Mmux_addr_d191
    SLICE_X18Y46.A       Tilo                  0.235   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X1Y28.ADDRA2  net (fanout=4)        1.600   addr_d<2>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.818ns logic, 6.962ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  11.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.265ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.179 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X15Y36.A1      net (fanout=15)       2.424   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X15Y36.A       Tilo                  0.259   f2_new_line
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_113
    SLICE_X9Y25.B6       net (fanout=1)        1.291   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_113
    SLICE_X9Y25.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X9Y25.A5       net (fanout=1)        0.230   fifo_manager/serial_tx_TDC/N75
    SLICE_X9Y25.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[19]
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.935   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.265ns (2.385ns logic, 6.880ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_2_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.768ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_2_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   addr_q_2_1
                                                       f6_mems_control/addr_q_2_1
    SLICE_X15Y26.B2      net (fanout=1)        0.730   addr_q_2_1
    SLICE_X15Y26.B       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X15Y26.A4      net (fanout=1)        0.503   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
    SLICE_X15Y26.A       Tilo                  0.259   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X6Y28.A4       net (fanout=10)       1.257   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X6Y28.A        Tilo                  0.235   addr_d<6>_0
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X18Y46.A1      net (fanout=18)       2.814   Mmux_addr_d191
    SLICE_X18Y46.A       Tilo                  0.235   addr_d<2>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X1Y28.ADDRA2  net (fanout=4)        1.600   addr_d<2>_3
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      8.768ns (1.864ns logic, 6.904ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 60495 paths, 0 nets, and 12131 connections

Design statistics:
   Minimum period:   9.310ns{1}   (Maximum frequency: 107.411MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 16 08:55:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 445 MB



