m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/simulation/modelsim
Pcustomtypes
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
w1532418492
R0
8C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/CustomTypes.vhd
FC:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/CustomTypes.vhd
l0
L6
VLk?bVg1A9C83iQ6mMM9Al2
!s100 ^UzJ>z1XB2hFBbjj421Y?0
Z4 OV;C;10.5b;63
32
Z5 !s110 1532431720
!i10b 1
Z6 !s108 1532431720.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/CustomTypes.vhd|
!s107 C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/CustomTypes.vhd|
!i113 1
Z7 o-work work -2002 -explicit
Z8 tExplicit 1 CvgOpt 0
Penv
Z9 w1475690588
R0
Z10 8C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/env.vhd
Z11 FC:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/env.vhd
l0
L1
VhXd<e0;j6bjY^5[dW>E@R0
!s100 d?`1ck@NdeD@H3RZG7FgZ2
R4
32
b1
R5
!i10b 1
R6
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/env.vhd|
Z13 !s107 C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/env.vhd|
!i113 1
R7
R8
Bbody
DPx4 work 3 env 0 22 hXd<e0;j6bjY^5[dW>E@R0
l0
L15
VQ0A3CWSO7N0jABdbfn60c3
!s100 GO=IeNa]6JLe2BRN4G<kA2
R4
32
R5
!i10b 1
R6
R12
R13
!i113 1
R7
R8
Ekernel
Z14 w1532424806
Z15 DPx4 work 11 customtypes 0 22 Lk?bVg1A9C83iQ6mMM9Al2
R1
R2
R3
R0
Z16 8C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/Kernel.vhd
Z17 FC:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/Kernel.vhd
l0
L7
V18[f9h0fJoJ7HN;eQ`4702
!s100 f:WN7dooS20ca^LDe^KX20
R4
32
R5
!i10b 1
R6
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/Kernel.vhd|
Z19 !s107 C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/Kernel.vhd|
!i113 1
R7
R8
Akernel
R15
R1
R2
R3
DEx4 work 6 kernel 0 22 18[f9h0fJoJ7HN;eQ`4702
l25
L20
VS4I786g5AJ^Pi]3OW7llL3
!s100 YOAUO<HzTcbfoV3Y;TP6_1
R4
32
R5
!i10b 1
R6
R18
R19
!i113 1
R7
R8
Pkernel_data_type
Z20 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R3
R2
Z21 w1532431097
R0
Z22 8C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/simulation/modelsim/Kernel.vht
Z23 FC:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/simulation/modelsim/Kernel.vht
l0
L34
VZS9K;lI9_hY`:nJdR6PUC0
!s100 Fln6`8[;eLIQoESH?:L>;0
R4
32
R5
!i10b 1
R6
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/simulation/modelsim/Kernel.vht|
Z25 !s107 C:/Users/mihai/Desktop/Personal Profesional/Projects/FPGA/obrada-slike-fpga/FPGA/simulation/modelsim/Kernel.vht|
!i113 1
R7
R8
Ekernel_vhd_tst
R21
R15
R20
R1
DPx4 work 16 kernel_data_type 0 22 ZS9K;lI9_hY`:nJdR6PUC0
R2
R3
R0
R22
R23
l0
L47
V[EmH>M];QHWXCeOb9z57F2
!s100 4oT;l3785FX^?D:iRYQNK1
R4
32
R5
!i10b 1
R6
R24
R25
!i113 1
R7
R8
Pstandard
R9
R0
8C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/standard.vhd
FC:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/standard.vhd
l0
L8
VSeXI8FMGOol00F[f8mAij0
!s100 ofRa6alAEoSE^5WcJ^O]C2
R4
32
b1
Z26 !s110 1532431721
!i10b 1
Z27 !s108 1532431721.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/standard.vhd|
!s107 C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/standard.vhd|
!i113 1
R7
R8
Ptextio
R9
R0
8C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/textio.vhd
FC:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/textio.vhd
l0
L1
VRoPalDQ:[X7V5Fz;YcSg91
!s100 Xmnnl^[APcz@b0FeYU[:h3
R4
32
b1
R26
!i10b 1
R27
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/textio.vhd|
!s107 C:/intelFPGA_lite/18.0/modelsim_ase/vhdl_src/std/textio.vhd|
!i113 1
R7
R8
