{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import requests\n",
    "import json"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Lấy dataset id"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_dataset_ids(url):\n",
    "    headers = {\n",
    "        \"Authorization\": \"Bearer ragflow-Y3YzFiMzgyMGExZTExZjBiZmI1YWE5Nz\"  \n",
    "    }\n",
    "    response = requests.get(url, headers=headers)\n",
    "    if response.status_code == 200:\n",
    "        datasets_data = response.json()  \n",
    "    #     if isinstance(datasets_data, dict) and \"data\" in datasets_data:\n",
    "            \n",
    "    #         datasets = datasets_data[\"data\"] \n",
    "    #         dataset_ids = [dataset[\"id\"] for dataset in datasets]\n",
    "    #     else:\n",
    "    #         print(\"❌ Dữ liệu API không đúng định dạng mong đợi:\", datasets_data)\n",
    "    # else:\n",
    "    #     print(\"Lỗi khi lấy dataset:\", response.status_code, response.text)\n",
    "        return datasets_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'code': 0, 'data': [{'avatar': None, 'chunk_count': 30, 'chunk_method': 'manual', 'create_date': 'Thu, 27 Mar 2025 12:49:40 GMT', 'create_time': 1743050980736, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'description': None, 'document_count': 1, 'embedding_model': 'nomic-embed-text', 'id': 'e4d1c57a0ac611f091dea224303bf94b', 'language': 'English', 'name': 'final', 'pagerank': 0, 'parser_config': {'raptor': {'use_raptor': True}}, 'permission': 'me', 'similarity_threshold': 0.2, 'status': '1', 'tenant_id': 'aa1ea8da085a11f09b52da9fe6871856', 'token_num': 3968, 'update_date': 'Thu, 27 Mar 2025 12:52:38 GMT', 'update_time': 1743051158745, 'vector_similarity_weight': 0.3}, {'avatar': None, 'chunk_count': 10, 'chunk_method': 'naive', 'create_date': 'Thu, 27 Mar 2025 11:59:23 GMT', 'create_time': 1743047963287, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'description': None, 'document_count': 1, 'embedding_model': 'nomic-embed-text@Ollama', 'id': 'de48e8020abf11f0afb4a224303bf94b', 'language': 'English', 'name': 'pdf_retrieve', 'pagerank': 0, 'parser_config': {'chunk_token_num': 512, 'raptor': {'user_raptor': True}}, 'permission': 'me', 'similarity_threshold': 0.2, 'status': '1', 'tenant_id': 'aa1ea8da085a11f09b52da9fe6871856', 'token_num': 1408, 'update_date': 'Thu, 27 Mar 2025 12:39:06 GMT', 'update_time': 1743050346814, 'vector_similarity_weight': 0.3}, {'avatar': None, 'chunk_count': 0, 'chunk_method': 'naive', 'create_date': 'Thu, 27 Mar 2025 11:26:34 GMT', 'create_time': 1743045994144, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'description': None, 'document_count': 0, 'embedding_model': 'nomic-embed-text@Ollama', 'id': '4895eb060abb11f088a1a224303bf94b', 'language': 'English', 'name': 'test12', 'pagerank': 0, 'parser_config': {'pages': [[1, 1000000]]}, 'permission': 'me', 'similarity_threshold': 0.2, 'status': '1', 'tenant_id': 'aa1ea8da085a11f09b52da9fe6871856', 'token_num': 0, 'update_date': 'Thu, 27 Mar 2025 11:26:34 GMT', 'update_time': 1743045994144, 'vector_similarity_weight': 0.3}, {'avatar': '', 'chunk_count': 4, 'chunk_method': 'naive', 'create_date': 'Tue, 25 Mar 2025 08:06:42 GMT', 'create_time': 1742861202629, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'description': None, 'document_count': 1, 'embedding_model': 'nomic-embed-text@Ollama', 'id': '08425b34090d11f08cf7561425a3b75d', 'language': 'English', 'name': 'test1', 'pagerank': 0, 'parser_config': {'auto_keywords': 0, 'auto_questions': 0, 'chunk_token_num': 512, 'delimiter': '\\\\n!?;。；！？', 'graphrag': {'use_graphrag': False}, 'html4excel': False, 'layout_recognize': 'DeepDOC', 'raptor': {'use_raptor': False}}, 'permission': 'me', 'similarity_threshold': 0.2, 'status': '1', 'tenant_id': 'aa1ea8da085a11f09b52da9fe6871856', 'token_num': 640, 'update_date': 'Thu, 27 Mar 2025 10:46:54 GMT', 'update_time': 1743043614391, 'vector_similarity_weight': 0.3}, {'avatar': '', 'chunk_count': 74, 'chunk_method': 'manual', 'create_date': 'Mon, 24 Mar 2025 11:32:53 GMT', 'create_time': 1742787173936, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'description': None, 'document_count': 2, 'embedding_model': 'nomic-embed-text@Ollama', 'id': 'abb83674086011f0abb9da9fe6871856', 'language': 'English', 'name': 'tess', 'pagerank': 0, 'parser_config': {'auto_keywords': 0, 'auto_questions': 0, 'graphrag': {'use_graphrag': False}, 'layout_recognize': 'DeepDOC', 'raptor': {'max_cluster': 124, 'max_token': 507, 'prompt': 'Please summarize the following paragraphs. Be careful with the numbers, do not make things up. Paragraphs as following:\\n      {cluster_content}\\nThe above is the content you need to summarize.', 'random_seed': 0, 'threshold': 0.2, 'use_raptor': True}}, 'permission': 'me', 'similarity_threshold': 0.2, 'status': '1', 'tenant_id': 'aa1ea8da085a11f09b52da9fe6871856', 'token_num': 8302, 'update_date': 'Thu, 27 Mar 2025 10:46:54 GMT', 'update_time': 1743043614405, 'vector_similarity_weight': 0.3}]}\n"
     ]
    }
   ],
   "source": [
    "url = \"http://192.168.1.36/api/v1/datasets\"\n",
    "dataset_ids = get_dataset_ids(url)\n",
    "print(dataset_ids)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Lấy document id"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "200\n",
      "{'code': 0, 'data': {'docs': [{'chunk_count': 30, 'chunk_method': 'manual', 'create_date': 'Tue, 25 Mar 2025 16:12:59 GMT', 'create_time': 1742890379553, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'dataset_id': 'abb83674086011f0abb9da9fe6871856', 'id': 'f701e968095011f0930c561425a3b75d', 'location': 'guide.pdf', 'meta_fields': {}, 'name': 'guide.pdf', 'parser_config': {'auto_keywords': 0, 'auto_questions': 0, 'graphrag': {'use_graphrag': False}, 'layout_recognize': 'DeepDOC', 'raptor': {'max_cluster': 124, 'max_token': 507, 'prompt': 'Please summarize the following paragraphs. Be careful with the numbers, do not make things up. Paragraphs as following:\\n      {cluster_content}\\nThe above is the content you need to summarize.', 'random_seed': 0, 'threshold': 0.2, 'use_raptor': True}}, 'process_begin_at': 'Tue, 25 Mar 2025 16:19:32 GMT', 'process_duation': 80180.3, 'progress': -1.0, 'progress_msg': '\\n16:19:32 Task has been received.\\n16:19:34 Page(1~11): OCR started\\n16:19:40 Page(1~11): OCR finished (6.31s)\\n16:19:51 Page(1~11): Layout analysis (11.86s)\\n16:19:51 Page(1~11): Table analysis (0.23s)\\n16:19:53 Page(1~11): Text merged (1.50s)\\n16:20:04 Page(1~11): Generate 30 chunks\\n16:20:09 Page(1~11): Embedding chunks (4.46s)\\n16:20:12 Page(1~11): Indexing done (3.27s). Task done (41.12s)\\n14:35:46 created task raptor\\n14:35:46 Task has been received.\\n14:35:46 [ERROR]Fail to bind embedding model: [Errno 111] Connection refused\\n14:35:46 [ERROR][Exception]: [Errno 111] Connection refused', 'run': 'FAIL', 'size': 82813, 'source_type': 'local', 'status': '1', 'thumbnail': 'thumbnail_f701e968095011f0930c561425a3b75d.png', 'token_count': 3968, 'type': 'pdf', 'update_date': 'Wed, 26 Mar 2025 14:35:52 GMT', 'update_time': 1742970952286}, {'chunk_count': 44, 'chunk_method': 'manual', 'create_date': 'Mon, 24 Mar 2025 11:35:04 GMT', 'create_time': 1742787304919, 'created_by': 'aa1ea8da085a11f09b52da9fe6871856', 'dataset_id': 'abb83674086011f0abb9da9fe6871856', 'id': 'f9c73efa086011f09ed6da9fe6871856', 'location': 'code.pdf', 'meta_fields': {}, 'name': 'code.pdf', 'parser_config': {'auto_keywords': 0, 'auto_questions': 0, 'graphrag': {'use_graphrag': False}, 'layout_recognize': 'DeepDOC', 'raptor': {'max_cluster': 124, 'max_token': 507, 'prompt': 'Please summarize the following paragraphs. Be careful with the numbers, do not make things up. Paragraphs as following:\\n      {cluster_content}\\nThe above is the content you need to summarize.', 'random_seed': 0, 'threshold': 0.2, 'use_raptor': True}}, 'process_begin_at': 'Mon, 24 Mar 2025 11:35:07 GMT', 'process_duation': 86.7747, 'progress': 1.0, 'progress_msg': '\\n11:35:07 Task has been received.\\n11:35:07 Page(1~13): OCR started\\n11:35:13 Page(1~13): OCR finished (5.36s)\\n11:35:26 Page(1~13): Layout analysis (13.03s)\\n11:35:26 Page(1~13): Table analysis (0.25s)\\n11:35:28 Page(1~13): Text merged (1.25s)\\n11:35:39 Page(1~13): Generate 30 chunks\\n11:35:45 Page(1~13): Embedding chunks (6.24s)\\n11:35:48 Page(1~13): Indexing done (2.91s). Task done (40.96s)\\n11:35:51 created task raptor\\n11:35:51 Task has been received.\\n11:36:09 Cluster one layer: 30 -> 5\\n11:36:17 Cluster one layer: 5 -> 4\\n11:36:23 Cluster one layer: 4 -> 3\\n11:36:29 Cluster one layer: 3 -> 2\\n11:36:31 Cluster one layer: 2 -> 1\\n11:36:32 Indexing done (1.30s). Task done (41.22s)', 'run': 'DONE', 'size': 87196, 'source_type': 'local', 'status': '1', 'thumbnail': 'thumbnail_f9c73efa086011f09ed6da9fe6871856.png', 'token_count': 4334, 'type': 'pdf', 'update_date': 'Mon, 24 Mar 2025 11:36:33 GMT', 'update_time': 1742787393774}], 'total': 2}}\n"
     ]
    }
   ],
   "source": [
    "url = \"http://192.168.1.36/api/v1/datasets/abb83674086011f0abb9da9fe6871856/documents\"\n",
    "\n",
    "headers = {\n",
    "    \"Authorization\": \"Bearer ragflow-Y3YzFiMzgyMGExZTExZjBiZmI1YWE5Nz\"  \n",
    "}\n",
    "response = requests.get(url, headers=headers)\n",
    "print(response.status_code)\n",
    "print(response.json())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def extract_ids(response_json):\n",
    "    if isinstance(response_json, str):\n",
    "        data = json.loads(response_json)\n",
    "    else:\n",
    "        data = response_json  \n",
    "    docs = data.get(\"data\", {}).get(\"docs\", [])\n",
    "    ids = [doc.get(\"id\", \"\") for doc in docs]\n",
    "    return ids"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['f701e968095011f0930c561425a3b75d', 'f9c73efa086011f09ed6da9fe6871856']\n"
     ]
    }
   ],
   "source": [
    "res = response.json()\n",
    "doc_ids = extract_ids(res)\n",
    "print(doc_ids)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Retrieval chunks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Status Code: 200\n"
     ]
    }
   ],
   "source": [
    "url = \"http://192.168.1.36/api/v1/retrieval\"\n",
    "\n",
    "headers = {\n",
    "    \"Content-Type\": \"application/json\",\n",
    "    \"Authorization\": \"Bearer ragflow-Y3YzFiMzgyMGExZTExZjBiZmI1YWE5Nz\"  \n",
    "}\n",
    "\n",
    "data = {\n",
    "    \"question\": \"Section 6.1.5 Code Layout\",\n",
    "    \"dataset_ids\": [\"abb83674086011f0abb9da9fe6871856\"],\n",
    "    \"document_ids\": [\"f9c73efa086011f09ed6da9fe6871856\"]\n",
    "}\n",
    "\n",
    "response = requests.post(url, json=data, headers=headers)\n",
    "\n",
    "print(\"Status Code:\", response.status_code)\n",
    "# print(\"Response:\", response.json())  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def extract_content(response_json):\n",
    "    # Kiểm tra nếu response_json là chuỗi thì parse JSON\n",
    "    if isinstance(response_json, str):\n",
    "        data = json.loads(response_json)\n",
    "    else:\n",
    "        data = response_json  # Nếu đã là dict thì dùng trực tiếp\n",
    "\n",
    "    # Lấy danh sách chunks từ data\n",
    "    chunks = data.get(\"data\", {}).get(\"chunks\", [])\n",
    "    \n",
    "    # Trích xuất nội dung từ các chunks\n",
    "    contents = [chunk.get(\"content\", \"\") for chunk in chunks]\n",
    "    \n",
    "    return contents\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['6.1.5. Code Layout\\nThis section describes the conventions for the graphic layout of Verilog code. The main goal behind the following recommendations is readability. Programmers are encouraged not to use multi-line cryptic expressions and statements.', '2. Acronyms\\nEmpty section.\\n3. Related Documents\\nEmpty section.\\n4. Requirements\\nEmpty section.\\n5. Revision Changes\\n<table>\\n<tr><th  rowspan=8 >Revision  3.1  3.0 </th><th></th><th  >Changes </th></tr>\\n<tr><td  >1. </td><td  >New Template Updated </td></tr>\\n<tr><td  >1. </td><td  >Changed source code header (6.1.1)</td></tr>\\n<tr><td  >2. </td><td  >Changed the way to name inputs and outputs: removing prefix i for input, prefix o for output (6.2.3).</td></tr>\\n<tr><td  >3. </td><td  >Changed the way to name wires and registers: removing prefix w for wire, prefix r for register (6.2.4). </td></tr>\\n<tr><td  >4. </td><td  >Changed the way to name active low signal: adding suffix _(underscore)for active low signal (6.2.5). </td></tr>\\n<tr><td  >5. </td><td></td></tr>\\n<tr><td  >6.  7. </td><td  >Removed the Style 1 in Project Hierarchy section (6.5) Changed directory TEST to RSIM in Project Hierarchy section (6.5) Added RTL Mandatory section (6.4)</td></tr>\\n<tr><td  rowspan=7 >2.0 </td><td  >1. </td><td  >Added Revision Changes section (5.). </td></tr>\\n<tr><td  >2. </td><td  >Changed source code file layout and header (6.1.1). </td></tr>\\n<tr><td  >3. </td><td  >Changed the way to name inputs and outputs: adding prefix i for input, prefix o for output (6.2.3). </td></tr>\\n<tr><td  >4. </td><td  >Changed the way to name wires and registers: adding prefix w for wire, prefix r for register (6.2.4). </td></tr>\\n<tr><td  >5. </td><td  >Changed the way to name active low signal: adding suffix x for active low signal (6.2.5).</td></tr>\\n<tr><td  >6. </td><td  >Added testcase files (6.1.3).</td></tr>\\n<tr><td  >7.  8.</td><td  > Added the Style 2 in Project Hierarchy section (6.4.2).  Minor corrections </td></tr>\\n</table>', '<table>\\n<tr><th  rowspan=8 >Revision  3.1  3.0 </th><th></th><th  >Changes </th></tr>\\n<tr><td  >1. </td><td  >New Template Updated </td></tr>\\n<tr><td  >1. </td><td  >Changed source code header (6.1.1)</td></tr>\\n<tr><td  >2. </td><td  >Changed the way to name inputs and outputs: removing prefix i for input, prefix o for output (6.2.3).</td></tr>\\n<tr><td  >3. </td><td  >Changed the way to name wires and registers: removing prefix w for wire, prefix r for register (6.2.4). </td></tr>\\n<tr><td  >4. </td><td  >Changed the way to name active low signal: adding suffix _(underscore)for active low signal (6.2.5). </td></tr>\\n<tr><td  >5. </td><td></td></tr>\\n<tr><td  >6.  7. </td><td  >Removed the Style 1 in Project Hierarchy section (6.5) Changed directory TEST to RSIM in Project Hierarchy section (6.5) Added RTL Mandatory section (6.4)</td></tr>\\n<tr><td  rowspan=7 >2.0 </td><td  >1. </td><td  >Added Revision Changes section (5.). </td></tr>\\n<tr><td  >2. </td><td  >Changed source code file layout and header (6.1.1). </td></tr>\\n<tr><td  >3. </td><td  >Changed the way to name inputs and outputs: adding prefix i for input, prefix o for output (6.2.3). </td></tr>\\n<tr><td  >4. </td><td  >Changed the way to name wires and registers: adding prefix w for wire, prefix r for register (6.2.4). </td></tr>\\n<tr><td  >5. </td><td  >Changed the way to name active low signal: adding suffix x for active low signal (6.2.5).</td></tr>\\n<tr><td  >6. </td><td  >Added testcase files (6.1.3).</td></tr>\\n<tr><td  >7.  8.</td><td  > Added the Style 2 in Project Hierarchy section (6.4.2).  Minor corrections </td></tr>\\n</table>', '6.1.5.3. Indentation\\nndentation levels are every four characters (i.e. columns 1, 5, 9, 13, etc.). I\\nAll the layout headings described earlier and function declarations start in column one.\\nThe else of a conditional has the same indentation as the corresponding if. Thus the form ofthe conditional is:\\nif (condition)statement else statement\\n//in case of there is one statement only.\\n-or-\\n//in case of there are many statements.\\nif (condition)beginstatement(s)statement(s)end else beginstatement(s)statement(s)end\\nThe form of the conditional statement with an else if is:\\nif (condition)beginstatement(s)endelse if (Condition)beginstatement(s)end else beginstatement(s)end\\nInternal Doc. Subject to Change\\nThe format for the case statement is:\\ncase (signal3)pvalue1:begin endpvalue2,pvalue3,pvalue4:begin enddefault:begin end endcase\\nThe format for the always and initial statements is:\\nalways @(posedge clk19 or negedge rst_)beginif (!rst_)begin end else beginif ()begin end end end initial begin end\\nThe format for module instantiation is:\\nicore core //in case of instantiating a user-defined module //or a long-list macro\\n(.signal1(signal1),.signal2(signal2),.signal3(signal3));\\n-or-\\nmacro imacro (signal1, signal2, signal3); //it is acceptable if instantiating //a short-list macro\\nComments must have the same indentation level as the section of code to which they refer. Begin and End have the same indentation as the code they enclose.', '6.\\nVerilog Programming Conventions\\n6.1. Layout Conventions\\n6.1.1. Source File Layout\\nEvery file containing Verilog source code, denoted by .v extension, must contain a standard file heading in the beginning followed by the module body (i.e. a set of functions). The file heading consists of the blocks described below. Note that blocks are separated by one or two blank lines.', '6.1.4. Function Layout\\nEvery function must be preceded by a function heading with a proper border of Verilog comment. The heading consists of the blocks described below. The blocks are separated by single blank lines and may contain blank lines within the block.\\ntitle must be the same as the declared name. the function.\\nImmediately following the function heading should be the function declaration. The format of theseblocks is shown in the following example:\\n////////////////////////////////////////////////////////////////////////////////<-80 chars //Comments for the following logic\\nwire signal1;assign signal1 =^signal2;\\nreg [12:0]signal3;always @(posedge clk19 or negedge rst_)beginif (!rst_)beginsignal3 <=13’b0;end else beginif (|signal3)beginsignal3[2]<=signal4;end::end end', '6.1.5.4. Comments\\nComments within the code should precede the section of code to which they refer and have the same level of indentation. In most cases, they should be separated from the code by single blank line.', '6.1.2. Testbench File Layout\\nTestbench files, denoted by a .vt extension, must contain a standard file heading as Source File heading.', '6.1.3. Testcase File Layout\\nTestcase files, denoted by a .vc extension, must contain a standard file heading as Source File heading.', '6.1.5.2. Horizontal Spacing\\nAll lines should display in 80 columns, with tab size set to 4.\\nPut spaces around binary operators and after commas. Do not put spaces before and after open brackets and parenthesis.\\nFor example:\\nmodulename instantiatename (.signal1(signal1), .signal2(signal2));\\n-or-modulename instantiatename(.signal1(signal1),.signal2(signal2));\\nContinuation lines should line up with the part of the preceding line they continue:\\nreg_ex =(val1 val2)&|(val3 |val4);\\nif ((reg =8’hfa)&&val1 2’b01))begin end\\nassign wire1 (code ==2’b01)? (true_expression_1)== :(code 2’b10)? (true_expression_2) :(code ==2’b11)? (true_expression_3): (false_expression);', '6.1.5.1. Vertical Spacing\\ntogether. Put one blank line before and after comment lines.\\ndeclared on a separate line. Do not use comma-separated lists to declare multiple identifiers. o not put more than one statement on a line. The only exception is the for statement, wherethe initial, conditional, and loop statements may be written on a single line:for (reg =0; reg <count; reg =req +1)begin end\\nThe if statement which has a simple structure is also an exception, as shown below:\\nif (reg >count)reg <= count;', '6.6. Other Important Considerations\\nEmpty section.\\n7. About This Document\\nThe rules and recommendations presented in this document are by no means exhaustive, but should provide a solid foundation to continue development in Verilog. Suggestions for improvements and additions are welcome.', '2. Multiline comments should begin and end with the open-comment and close-comment on separate lines. Some examples are shown below. The same format should be used for all multiline comments within a module.\\n/*\\nThis is one of the correct formats for a multiline comment in a section of code.*/assign code =pvalue;\\nIt is also acceptable to line up each part of the multiline comment as shown.\\n//This is the correct format for a multiline //comment in a section of code\\n/*This is the correct format for a multiline comment a section of code.*/assign code =pvalue;\\nIt is even acceptable to do either of the following:\\n/*It is okay to indent the comment From the open-comment and close-comment*//*It is acceptable to line up all the stars as such*/', '6.5. Project Hierarchy\\nThe project hierarchy is shown as follows. The test benches can be reused in convenience. Besides,the test cases are simpler that will shorten simulation time so much.\\nProjectnametest.vc \\nProjectn\\ne.vt (s)\\n Projectna\\nProjec\\n Modulelib.vt\\n (s)\\nModule1\\nModule2 Module3 Module4\\nThe project directory hierarchy consists of:\\nProjectName\\n(for rtl source codes) v+-- lib (for simulation libraries)+-- vc (for testcases)+-- vt (for testbenches)rsim (for simulation scripts and simulation shortcuts)', 'Arrive Technologies Inc. Guidelines\\nATVN\\nVerilog Coding Standards\\nAbstract: This document describes the Verilog Programming Style to be used in the logic development. A Set of conventions is described covering various constructs of the language. These conventions are intended to provide a high level of uniformity in the code produced by different programmers thus achieving readability and maintainability.\\nRevision: 3.1 Last Updated: 03-Aug-06Author:AT ASIC Design Group\\nThis controlled document is the proprietary of Arrive Technologies Inc. Any duplication, reproduction, or transmission to unauthorized parties is prohibited. Copyright ©2006\\nDocument History\\n<table>\\n<tr><td  >Revision </td><td  >Date </td><td  >Description </td></tr>\\n<tr><td  >1.0 </td><td  >May 2001 </td><td  >Initial Version </td></tr>\\n<tr><td  >2.0 </td><td  >Jan 2003 </td><td  >Changed for new RED-BLUE chips </td></tr>\\n<tr><td  >3.0 </td><td  >July 2003 </td><td  >After a review on July-29-03 </td></tr>\\n<tr><td  >3.1 </td><td  >Aug 2006 </td><td  >New Template updated </td></tr>\\n</table>', '<table>\\n<tr><td  >Revision </td><td  >Date </td><td  >Description </td></tr>\\n<tr><td  >1.0 </td><td  >May 2001 </td><td  >Initial Version </td></tr>\\n<tr><td  >2.0 </td><td  >Jan 2003 </td><td  >Changed for new RED-BLUE chips </td></tr>\\n<tr><td  >3.0 </td><td  >July 2003 </td><td  >After a review on July-29-03 </td></tr>\\n<tr><td  >3.1 </td><td  >Aug 2006 </td><td  >New Template updated </td></tr>\\n</table>', '1. Abstract\\nThe purpose of this document is to define one style of programming in Verilog. All non-optional rules and recommendations provided in this document are followed when developing Arrive Technologies logic level. These rules and recommendations are intended to encourage higher quality code in terms of uniformity, readability, robustness, reliability and maintainability. It also allows programmers to work on code written by others with fewer overheads in adjusting to stylistic differences.', '6.2.6. Wire and Register Names\\nNames of wire and register must have a comment, which indicates this signal changed at which clock domain, positive edge or negative edge, static or synchronous, active high or active low.\\nires and registers should be active high.\\nFor example:\\nwire signal1name;//staticreg signal2name; //@-clk38 (changed at negative edge of clock 38)wire signal3name_;//active low', '6.2. Naming Conventions\\nWhen creating names, remember that the code will be written once or twice, but read many times. Make names meaningful and readable, and avoid obscure abbreviations. In general, the following guidelines must be followed.\\nIn general, names should be lowercase and be composed of words, abbreviations, and acronyms combined together with underscores (as rarely as possible). The composed word should form a close description of the object named. The name should be long enough for the reader to be able to determine what the object is for. Besides, the name should be shorter than 10 characters for good synthesis procedure.\\ninimize the use of abbreviations.\\nFor example:\\ninput prs;//it means processor write strobe input [4:0]framecnt;//it means frame count, do not use frame_count //because frame_count is so long. input t_run; //it means time run, do not use trun //because trun is easily misunderstanding', '6.2.1. Source, Testbench, and Testcase File Names\\nThe prevailing theory on naming is that the name be meaningful. Commonly this means that each module name in a subsystem has a short prefix (two to five characters)which implies the subsystem. Only lower case letters should be used when naming source and header files. The file name should be exactly the same as the module name in the file.\\nFor example:\\ntcmain.v -Telephony Controller main module\\ntcprov.v -Telephony Controller provisioning module\\ntctb.vt Telephony Controller TestBench tctb.vc Telephony Controller TestCase', '1. Single-line comments should begin with the open-comment and end with the close-commentas shown below:\\n//This is the correct format for a single-line commentassign code =pvalue;\\nassign code =pvalue; //This is the correct format for a single-line comment', '6.2.7.\\nActive Low Variable Names\\nActive low variable names must have an _(underscore)suffix respectively. For example:\\nwire activelow_;\\n6.3. Complex Conditionals', '6.2.2. Reset Signal Name\\nNames of reset signal must contain a string rst and must be active low.\\nFor example:\\ninput rst_\\n6.2.3. Clock Tree Signal Name', 'sometimes. Proper indentation can improve this difficult situation quite a bit as shown below.\\n-before -\\nif ((((signal1 ==2’b10)&&(signal2 !=c_value1))||2’b10))&&(signal3 ==(signal4 ==p_value2))begin\\n-after -\\nif(((signal1 ==2’b10)&&(signal2 !=c_value1))||(signal3 ==2’b10))&&(signal4 ==p_value2))begin\\n-or -\\nif ((((signal1 ==2’b10)&&(signal2 !=c_value1))||(signal3 == 2’b10))&&(signal4 ==p_value2))begin\\nBetter yet, the complexity of the above conditional should be avoided whenever possible!\\nhe conditional statement is allowed as long as it does not extend beyond so many lines.\\n//in case of one line conditional statementassign wire1 =(code ==2’b01)? (true_expression): (false_expression);\\n//in case of multiple line conditional statementassign wire1 =(code ==2’b01)? (true_expressio n_1):2’b10)? (true_expression_2): (code ==(code ==2’b11)? (true_expression_3): (false_expression);', 'Projectnametest.vc \\nProjectn\\ne.vt (s)\\n Projectna\\nProjec\\n Modulelib.vt\\n (s)', '6.4. RTL Mandatory\\nBecause of synthesis reasons, there are obligatory avoidances as follows in RTL coding.\\nll comment in all Verilog files has to be in English. Do not use the include statement in RTL source code. The include statement is replaced by forcing a simulator to search included verilog files. o not use the display statement in RTL source code. o not assign one Register in two different always blocks.Do not duplicate a conditional expression more than one place. For example:\\nassign cond_true =request1 | request2 |request3;\\nst//using cond_true in the 1 always statementalways @(posedge clk or negedge rst_)beginif (!rst_)begin end else beginstatement(s)if (cond_true)reg1 <=2’b10; //DO NOT duplicate like “if (request1|..)\"\\nend\\nend\\nnd//using cond_true in the 2 condition statement//DO NOT duplicate assign wire3 cond_true regtrue :regfalse;//like “=(request1| ..)?”', 'Names of clock tree signal must contain a string clk.\\nFor example:\\ninput sysclk;\\n6.2.4. Constant Names\\nNames of constant (defined via `define or parameter)must be uppercase.', 'For example:\\n`define CMAX 8’d5parameterCMIN =4’d1;\\n6.2.5. Input and Output Names\\nNames of input and output must have a comment, which indicates this signal changed at which clock domain, positive edge or negative edge, static or synchronous, active high or active low.', 'Copyright: This consists of a single-line Verilog comment containing the appropriate copyright information. Title: The title consists of a one-line Verilog comment indicating the file name followed by a short description. The name must be the same as the file name. Description: This consists of a paragraph of Verilog comment (with a proper border as shown below)summarizing the purpose of the source file. Author: This author consists of a one-line Verilog comment indicating author’s e-mail address. Created: This consists of a one-line Verilog comment indicating the first day when source file was created.\\nHistory: This consists of a one-line Verilog comment indicating the last day when source file have changed, by whom and why.\\nThe format of these blocks is shown in the following example:\\n////////////////////////////////////////////////////////////////////////////////<-80 chars//// Arrive Technologies//Description : This module implements the downstream data path state machine////Author //Created On : Mon Jul 28 19:29:44 2002// History (Date, Changed By)//Jul 31 2002, authorname, added framesyn. //Jul 30 2002, authorname, fixed downstream counter.////\\n//Filename : ds_sm.v (Downstream Data Path State Machine)//\\n////////////////////////////////////////////////////////////////////////////////<-80 chars module ds_sm\\n(rst_,clk38,\\nclk19,//connects to Module 1signal2,signal3,signal7,synchronized with clk19 signal8);////////////////////////////////////////////////////////////<-80 chars input rst_; //underscore suffix for active low signalclk38;input clk19;inputsignal1;signal2;input [7:0]signal3;input signal7;output signal8;////////////////////////////////////////////////////////////////////////////////<-80 chars //Output declarationsreg [12:0]signal2;////////////////////////////////////////////////////////////////////////////////<-80 chars //Parameter declarations parameter PARA1 =2’b11; //using uppercase for parameter names ////////////////////////////////////////////////////////////////////////////////<-80 chars //Local signal declarations ////////////////////////////////////////////////////////////////////////////////<-80 chars //Logic instantiation\\nsignal1,\\n//connects to Module 2,////connects to Module 3\\n//////////////////////Port declarations\\ninput\\n[6:0]output[12:0]', 'efault thought is that input and output signals are synchronized with a main input clock. If synchronized with other input clocks, comments must be described.\\nFor example:\\ninput signal1name; //staticoutput signal2name; //@-clk38 (changed at negative edge of clock 38)']\n"
     ]
    }
   ],
   "source": [
    "res=response.json()\n",
    "contents= extract_content(res)\n",
    "print(contents)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "agent",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
