#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 29 21:44:36 2023
# Process ID: 2504
# Current directory: D:/DigitalDesignBasics/LR4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2724 D:\DigitalDesignBasics\LR4\LR4.xpr
# Log file: D:/DigitalDesignBasics/LR4/vivado.log
# Journal file: D:/DigitalDesignBasics/LR4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DigitalDesignBasics/LR4/LR4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 888.785 ; gain = 131.625
update_compile_order -fileset sources_1
set_property top JohnsonCounter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'JohnsonCounter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj JohnsonCounter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sources_1/new/JohnsonCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JohnsonCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sim_1/new/JohnsonCounter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JohnsonCounter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e12b8889032e4fe0986d4cee04538809 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot JohnsonCounter_tb_behav xil_defaultlib.JohnsonCounter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.JohnsonCounter [johnsoncounter_default]
Compiling architecture testbench of entity xil_defaultlib.johnsoncounter_tb
Built simulation snapshot JohnsonCounter_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim/xsim.dir/JohnsonCounter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 29 22:28:45 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "JohnsonCounter_tb_behav -key {Behavioral:sim_1:Functional:JohnsonCounter_tb} -tclbatch {JohnsonCounter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source JohnsonCounter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'JohnsonCounter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.469 ; gain = 1.445
set_property top ShiftRegister_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ShiftRegister_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ShiftRegister_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sources_1/new/FDCE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDCE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sources_1/new/ShiftRegisterBeh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftRegisterBeh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sources_1/new/ShiftRegisterStruct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftRegisterStruct
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DigitalDesignBasics/LR4/LR4.srcs/sim_1/new/ShiftRegister_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftRegister_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e12b8889032e4fe0986d4cee04538809 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ShiftRegister_tb_behav xil_defaultlib.ShiftRegister_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.ShiftRegisterBeh [shiftregisterbeh_default]
Compiling architecture beh of entity xil_defaultlib.FDCE [fdce_default]
Compiling architecture struct of entity xil_defaultlib.ShiftRegisterStruct [shiftregisterstruct_default]
Compiling architecture tb_architecture of entity xil_defaultlib.shiftregister_tb
Built simulation snapshot ShiftRegister_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim/xsim.dir/ShiftRegister_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 29 22:39:05 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DigitalDesignBasics/LR4/LR4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ShiftRegister_tb_behav -key {Behavioral:sim_1:Functional:ShiftRegister_tb} -tclbatch {ShiftRegister_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ShiftRegister_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ShiftRegister_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 969.766 ; gain = 8.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 23:43:35 2023...
