<profile>

<section name = "Vitis HLS Report for 'reverse_input_stream_UF2'" level="0">
<item name = "Date">Wed Jul 16 18:22:37 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">FFT_DIT_RN</item>
<item name = "Solution">FFT_DIT_RN (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 4.956 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">107, 107, 0.530 us, 0.530 us, 32, 32, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0">reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, 33, 33, 0.164 us, 0.164 us, 32, 32, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0">reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, 37, 37, 0.183 us, 0.183 us, 34, 34, loop auto-rewind stp (delay=2 clock cycles(s))</column>
<column name="reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0">reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc, 35, 35, 0.173 us, 0.173 us, 33, 33, loop auto-rewind stp (delay=1 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 856, 1186, -</column>
<column name="Memory">16, -, 512, 0, 0</column>
<column name="Multiplexer">-, -, 0, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc_U0">reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc, 0, 0, 837, 1045, 0</column>
<column name="reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc_U0">reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, 0, 0, 7, 64, 0</column>
<column name="reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc_U0">reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc, 0, 0, 12, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_U">reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb, 1, 32, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_r_dout">in, 256, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="reverse_in_stream_vector_din">out, 256, ap_fifo, reverse_in_stream_vector, pointer</column>
<column name="reverse_in_stream_vector_full_n">in, 1, ap_fifo, reverse_in_stream_vector, pointer</column>
<column name="reverse_in_stream_vector_write">out, 1, ap_fifo, reverse_in_stream_vector, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="reverse_in_stream_vector_dout">in, 256, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="reverse_in_stream_vector_empty_n">in, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="reverse_in_stream_vector_read">out, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="reverse_in_stream_vector_num_data_valid">in, 32, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="reverse_in_stream_vector_fifo_cap">in, 32, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, reverse_input_stream_UF2, return value</column>
</table>
</item>
</section>
</profile>
