// Seed: 1587987187
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri0 id_5
);
  assign id_3 = id_5;
  logic id_7;
  ;
  wire id_8 = id_4;
  assign module_1._id_6 = 0;
  assign id_3 = -1'h0;
endmodule
module module_1 #(
    parameter id_6 = 32'd17,
    parameter id_8 = 32'd12
) (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input uwire _id_6,
    input supply1 id_7,
    input supply1 _id_8,
    input supply1 id_9
    , id_13,
    output wor id_10,
    output supply1 id_11
);
  wire [id_8  !==  id_6 : 1] id_14;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_2,
      id_3,
      id_1,
      id_5
  );
endmodule
