INFO-FLOW: Workspace /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt opened at Sat Dec 10 15:24:29 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: /xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /xilinx//Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 0.23 sec.
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_dataflow_profiling=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls
Execute     config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.4 sec.
Execute   set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
Execute     create_platform xc7z020i-clg400-1L -board  
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: config_cosim -enable_dataflow_profiling 
Execute   config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls -rtl verilog -vivado_clock 10 
Execute   source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
Execute     set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 201.984 MB.
INFO: [HLS 200-10] Analyzing design file 'hw-impl/src/pynqrypt.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hw-impl/src/pynqrypt.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hw-impl/src/pynqrypt.cpp -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pynqrypt_encrypt -name=pynqrypt_encrypt 
Execute       source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.47 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.69 sec.
Execute         source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.75 sec.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.39 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.5 sec.
INFO: [HLS 200-10] Analyzing design file 'hw-impl/src/pynqrypt_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hw-impl/src/pynqrypt_hls.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hw-impl/src/pynqrypt_hls.cpp -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pynqrypt_encrypt -name=pynqrypt_encrypt 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.41 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.6 sec.
Command       clang_tidy done; 0.64 sec.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.93 seconds. CPU system time: 0.7 seconds. Elapsed time: 6.63 seconds; current allocated memory: 202.254 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -args  "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.g.bc" "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.g.bc"  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.g.bc /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.g.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.2 sec.
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -reflow-float-conversion -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.78 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.78 sec.
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pynqrypt_encrypt -mllvm -hls-db-dir -mllvm /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.71 sec.
WARNING: [HLS 214-366] Duplicating function 'crypto::Pynqrypt::assign_swap_endianness(ap_uint<128>, ap_uint<128>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (hw-impl/src/pynqrypt.cpp:22:9)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_rotate_word(ap_uint<32>&)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_sub_word(ap_uint<32>&)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_xor_round_constant(ap_uint<32>&, int)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_sub_bytes(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_shift_rows(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_mix_columns(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::Pynqrypt(ap_uint<128>, ap_uint<96>)' into 'pynqrypt_encrypt(ap_uint<128>, ap_uint<96>, unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt_hls.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZN6cryptoL8aes_sboxE': Complete reshaping on dimension 1. (hw-impl/src/constants.hpp:7:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZN6cryptoL8aes_mul3E': Complete reshaping on dimension 1. (hw-impl/src/constants.hpp:46:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZN6cryptoL8aes_mul2E': Complete reshaping on dimension 1. (hw-impl/src/constants.hpp:27:0)
INFO: [HLS 214-248] Applying array_reshape to '_round_key': Complete reshaping on dimension 1. (hw-impl/src/pynqrypt.cpp:135:14)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.02 seconds; current allocated memory: 203.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.566 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pynqrypt_encrypt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.0.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 216.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.prechk.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] hw-impl/src/pynqrypt.cpp:145: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 235.832 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc to /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:47) in function 'crypto::Pynqrypt::aes_encrypt_block' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_sub_bytes' (hw-impl/src/pynqrypt.cpp:63) in function 'crypto::Pynqrypt::aes_encrypt_block' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_generate_round_keys' (hw-impl/src/pynqrypt.cpp:135) in function 'crypto::Pynqrypt::aes_generate_round_keys' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (hw-impl/src/pynqrypt.cpp:157) in function 'crypto::Pynqrypt::aes_generate_round_keys' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_aes_generate_round_keys' (hw-impl/src/pynqrypt.cpp:135) in function 'crypto::Pynqrypt::aes_generate_round_keys' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:47) in function 'crypto::Pynqrypt::aes_encrypt_block' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_1' (hw-impl/src/pynqrypt.cpp:172) in function 'crypto::Pynqrypt::aes_generate_round_keys' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_aes_sub_bytes' (hw-impl/src/pynqrypt.cpp:63) in function 'crypto::Pynqrypt::aes_encrypt_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop_aes_mix_columns' (hw-impl/src/pynqrypt.cpp:102) in function 'crypto::Pynqrypt::aes_encrypt_block' completely with a factor of 4.
INFO: [XFORM 203-721] Extract dataflow region from loop loop_ctr_encrypt (hw-impl/src/pynqrypt.cpp:20)  of function 'crypto::Pynqrypt::ctr_encrypt'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_loop_ctr_encrypt' (hw-impl/src/pynqrypt.cpp:19:9), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'crypto::Pynqrypt::assign_swap_endianness'
	 'crypto::Pynqrypt::ctr_compute_nonce'
	 'crypto::Pynqrypt::aes_encrypt_block'
	 'crypto::Pynqrypt::ctr_xor_block'
	 'crypto::Pynqrypt::assign_swap_endianness.1'.
Command         transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.tmp.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'crypto::Pynqrypt::aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:47:22)...48 expression(s) balanced.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 275.949 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.2.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'this_round_keys' 
WARNING: [HLS 200-1449] Process aes_encrypt_block has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_loop_ctr_encrypt has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 400.449 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.73 sec.
Command     elaborate done; 11.39 sec.
Execute     ap_eval exec zip -j /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pynqrypt_encrypt' ...
Execute       ap_set_top_model pynqrypt_encrypt 
WARNING: [SYN 201-103] Legalizing function name 'assign_swap_endianness.1' to 'assign_swap_endianness_1'.
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pynqrypt_encrypt 
Execute       preproc_iomode -model ctr_encrypt 
Execute       preproc_iomode -model dataflow_in_loop_loop_ctr_encrypt 
Execute       preproc_iomode -model assign_swap_endianness.1 
Execute       preproc_iomode -model ctr_xor_block 
Execute       preproc_iomode -model aes_encrypt_block 
Execute       preproc_iomode -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       preproc_iomode -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       preproc_iomode -model ctr_compute_nonce 
Execute       preproc_iomode -model assign_swap_endianness 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model aes_generate_round_keys 
Execute       preproc_iomode -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       preproc_iomode -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel 
INFO-FLOW: Model list for configure: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness.1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO-FLOW: Configuring Module : aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys ...
Execute       set_default_model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       apply_spec_resource_limit aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
INFO-FLOW: Configuring Module : aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       apply_spec_resource_limit aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Configuring Module : aes_generate_round_keys ...
Execute       set_default_model aes_generate_round_keys 
Execute       apply_spec_resource_limit aes_generate_round_keys 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : assign_swap_endianness ...
Execute       set_default_model assign_swap_endianness 
Execute       apply_spec_resource_limit assign_swap_endianness 
INFO-FLOW: Configuring Module : ctr_compute_nonce ...
Execute       set_default_model ctr_compute_nonce 
Execute       apply_spec_resource_limit ctr_compute_nonce 
INFO-FLOW: Configuring Module : aes_encrypt_block_Pipeline_loop_aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       apply_spec_resource_limit aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO-FLOW: Configuring Module : aes_encrypt_block_Pipeline_loop_aes_sub_bytes ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       apply_spec_resource_limit aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO-FLOW: Configuring Module : aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block 
Execute       apply_spec_resource_limit aes_encrypt_block 
INFO-FLOW: Configuring Module : ctr_xor_block ...
Execute       set_default_model ctr_xor_block 
Execute       apply_spec_resource_limit ctr_xor_block 
INFO-FLOW: Configuring Module : assign_swap_endianness.1 ...
Execute       set_default_model assign_swap_endianness.1 
Execute       apply_spec_resource_limit assign_swap_endianness.1 
INFO-FLOW: Configuring Module : dataflow_in_loop_loop_ctr_encrypt ...
Execute       set_default_model dataflow_in_loop_loop_ctr_encrypt 
Execute       apply_spec_resource_limit dataflow_in_loop_loop_ctr_encrypt 
INFO-FLOW: Configuring Module : ctr_encrypt ...
Execute       set_default_model ctr_encrypt 
Execute       apply_spec_resource_limit ctr_encrypt 
INFO-FLOW: Configuring Module : pynqrypt_encrypt ...
Execute       set_default_model pynqrypt_encrypt 
Execute       apply_spec_resource_limit pynqrypt_encrypt 
INFO-FLOW: Model list for preprocess: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness.1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO-FLOW: Preprocessing Module: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys ...
Execute       set_default_model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       cdfg_preprocess -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       rtl_gen_preprocess aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
INFO-FLOW: Preprocessing Module: aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 ...
Execute       set_default_model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       cdfg_preprocess -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
INFO-FLOW: Preprocessing Module: aes_generate_round_keys ...
Execute       set_default_model aes_generate_round_keys 
Execute       cdfg_preprocess -model aes_generate_round_keys 
Execute       rtl_gen_preprocess aes_generate_round_keys 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: assign_swap_endianness ...
Execute       set_default_model assign_swap_endianness 
Execute       cdfg_preprocess -model assign_swap_endianness 
Execute       rtl_gen_preprocess assign_swap_endianness 
INFO-FLOW: Preprocessing Module: ctr_compute_nonce ...
Execute       set_default_model ctr_compute_nonce 
Execute       cdfg_preprocess -model ctr_compute_nonce 
Execute       rtl_gen_preprocess ctr_compute_nonce 
INFO-FLOW: Preprocessing Module: aes_encrypt_block_Pipeline_loop_aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       cdfg_preprocess -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO-FLOW: Preprocessing Module: aes_encrypt_block_Pipeline_loop_aes_sub_bytes ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       cdfg_preprocess -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO-FLOW: Preprocessing Module: aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block 
Execute       cdfg_preprocess -model aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block 
INFO-FLOW: Preprocessing Module: ctr_xor_block ...
Execute       set_default_model ctr_xor_block 
Execute       cdfg_preprocess -model ctr_xor_block 
Execute       rtl_gen_preprocess ctr_xor_block 
INFO-FLOW: Preprocessing Module: assign_swap_endianness.1 ...
Execute       set_default_model assign_swap_endianness.1 
Execute       cdfg_preprocess -model assign_swap_endianness.1 
Execute       rtl_gen_preprocess assign_swap_endianness.1 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_loop_ctr_encrypt ...
Execute       set_default_model dataflow_in_loop_loop_ctr_encrypt 
Execute       cdfg_preprocess -model dataflow_in_loop_loop_ctr_encrypt 
Execute       rtl_gen_preprocess dataflow_in_loop_loop_ctr_encrypt 
INFO-FLOW: Preprocessing Module: ctr_encrypt ...
Execute       set_default_model ctr_encrypt 
Execute       cdfg_preprocess -model ctr_encrypt 
Execute       rtl_gen_preprocess ctr_encrypt 
INFO-FLOW: Preprocessing Module: pynqrypt_encrypt ...
Execute       set_default_model pynqrypt_encrypt 
Execute       cdfg_preprocess -model pynqrypt_encrypt 
Execute       rtl_gen_preprocess pynqrypt_encrypt 
INFO-FLOW: Model list for synthesis: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness.1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       schedule -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_generate_round_keys'.
WARNING: [HLS 200-880] The II Violation in module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) and 'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145).
WARNING: [HLS 200-880] The II Violation in module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) and 'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145).
WARNING: [HLS 200-880] The II Violation in module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) and 'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145).
WARNING: [HLS 200-880] The II Violation in module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) and 'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145).
WARNING: [HLS 200-880] The II Violation in module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'or' operation ('_round_key.V', hw-impl/src/pynqrypt.cpp:154) and 'lshr' operation ('lshr_ln145', hw-impl/src/pynqrypt.cpp:145).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'loop_aes_generate_round_keys'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 402.773 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.sched.adb -f 
INFO-FLOW: Finish scheduling aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.
Execute       set_default_model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       bind -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 402.773 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.bind.adb -f 
INFO-FLOW: Finish binding aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       schedule -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.
Execute       set_default_model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       bind -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.bind.adb -f 
INFO-FLOW: Finish binding aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_generate_round_keys 
Execute       schedule -model aes_generate_round_keys 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.sched.adb -f 
INFO-FLOW: Finish scheduling aes_generate_round_keys.
Execute       set_default_model aes_generate_round_keys 
Execute       bind -model aes_generate_round_keys 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.bind.adb -f 
INFO-FLOW: Finish binding aes_generate_round_keys.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 403.133 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assign_swap_endianness' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model assign_swap_endianness 
Execute       schedule -model assign_swap_endianness 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 403.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.sched.adb -f 
INFO-FLOW: Finish scheduling assign_swap_endianness.
Execute       set_default_model assign_swap_endianness 
Execute       bind -model assign_swap_endianness 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 403.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.bind.adb -f 
INFO-FLOW: Finish binding assign_swap_endianness.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ctr_compute_nonce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ctr_compute_nonce 
Execute       schedule -model ctr_compute_nonce 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 403.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.sched.adb -f 
INFO-FLOW: Finish scheduling ctr_compute_nonce.
Execute       set_default_model ctr_compute_nonce 
Execute       bind -model ctr_compute_nonce 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 403.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.bind.adb -f 
INFO-FLOW: Finish binding ctr_compute_nonce.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       schedule -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_encrypt_block'.
WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln859_1') and 'lshr' operation ('lshr_ln186').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_aes_encrypt_block'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 406.699 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block_Pipeline_loop_aes_encrypt_block.
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       bind -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 406.699 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block_Pipeline_loop_aes_encrypt_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       schedule -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_sub_bytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_aes_sub_bytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 406.930 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block_Pipeline_loop_aes_sub_bytes.
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       bind -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.930 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block_Pipeline_loop_aes_sub_bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block 
Execute       schedule -model aes_encrypt_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 407.223 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block.
Execute       set_default_model aes_encrypt_block 
Execute       bind -model aes_encrypt_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.223 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ctr_xor_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ctr_xor_block 
Execute       schedule -model ctr_xor_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 407.223 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.sched.adb -f 
INFO-FLOW: Finish scheduling ctr_xor_block.
Execute       set_default_model ctr_xor_block 
Execute       bind -model ctr_xor_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 407.223 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.bind.adb -f 
INFO-FLOW: Finish binding ctr_xor_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assign_swap_endianness_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model assign_swap_endianness.1 
Execute       schedule -model assign_swap_endianness.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.824 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.sched.adb -f 
INFO-FLOW: Finish scheduling assign_swap_endianness.1.
Execute       set_default_model assign_swap_endianness.1 
Execute       bind -model assign_swap_endianness.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.824 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.bind.adb -f 
INFO-FLOW: Finish binding assign_swap_endianness.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_loop_ctr_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_loop_ctr_encrypt 
Execute       schedule -model dataflow_in_loop_loop_ctr_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO block_V1_out_tmp_channel (from assign_swap_endianness_U0 to ctr_xor_block_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 408.293 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_loop_ctr_encrypt.
Execute       set_default_model dataflow_in_loop_loop_ctr_encrypt 
Execute       bind -model dataflow_in_loop_loop_ctr_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 408.293 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_loop_ctr_encrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ctr_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ctr_encrypt 
Execute       schedule -model ctr_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 408.652 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling ctr_encrypt.
Execute       set_default_model ctr_encrypt 
Execute       bind -model ctr_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 408.652 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.bind.adb -f 
INFO-FLOW: Finish binding ctr_encrypt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pynqrypt_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pynqrypt_encrypt 
Execute       schedule -model pynqrypt_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 408.887 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling pynqrypt_encrypt.
Execute       set_default_model pynqrypt_encrypt 
Execute       bind -model pynqrypt_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 408.887 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.bind.adb -f 
INFO-FLOW: Finish binding pynqrypt_encrypt.
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       rtl_gen_preprocess aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       rtl_gen_preprocess aes_generate_round_keys 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess assign_swap_endianness 
Execute       rtl_gen_preprocess ctr_compute_nonce 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       rtl_gen_preprocess aes_encrypt_block 
Execute       rtl_gen_preprocess ctr_xor_block 
Execute       rtl_gen_preprocess assign_swap_endianness.1 
Execute       rtl_gen_preprocess dataflow_in_loop_loop_ctr_encrypt 
Execute       rtl_gen_preprocess ctr_encrypt 
Execute       rtl_gen_preprocess pynqrypt_encrypt 
INFO-FLOW: Model list for RTL generation: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness.1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_AUTO_1R' to 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys' pipeline 'loop_aes_generate_round_keys' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 409.410 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       gen_rtl aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
Execute       syn_report -csynth -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_csynth.xml 
Execute       syn_report -verbosereport -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.adb 
Execute       db_write -model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 411.816 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       gen_rtl aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
Execute       syn_report -csynth -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_csynth.xml 
Execute       syn_report -verbosereport -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.adb 
Execute       db_write -model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_generate_round_keys -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_generate_round_keys'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 412.871 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_generate_round_keys -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_generate_round_keys 
Execute       gen_rtl aes_generate_round_keys -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_generate_round_keys 
Execute       syn_report -csynth -model aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_generate_round_keys_csynth.xml 
Execute       syn_report -verbosereport -model aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model aes_generate_round_keys -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.adb 
Execute       db_write -model aes_generate_round_keys -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_generate_round_keys -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 413.445 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assign_swap_endianness' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model assign_swap_endianness -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'assign_swap_endianness'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.273 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl assign_swap_endianness -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_assign_swap_endianness 
Execute       gen_rtl assign_swap_endianness -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_assign_swap_endianness 
Execute       syn_report -csynth -model assign_swap_endianness -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/assign_swap_endianness_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model assign_swap_endianness -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/assign_swap_endianness_csynth.xml 
Execute       syn_report -verbosereport -model assign_swap_endianness -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model assign_swap_endianness -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.adb 
Execute       db_write -model assign_swap_endianness -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info assign_swap_endianness -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ctr_compute_nonce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ctr_compute_nonce -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ctr_compute_nonce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 415.191 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl ctr_compute_nonce -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_ctr_compute_nonce 
Execute       gen_rtl ctr_compute_nonce -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_ctr_compute_nonce 
Execute       syn_report -csynth -model ctr_compute_nonce -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_compute_nonce_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ctr_compute_nonce -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_compute_nonce_csynth.xml 
Execute       syn_report -verbosereport -model ctr_compute_nonce -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ctr_compute_nonce -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.adb 
Execute       db_write -model ctr_compute_nonce -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ctr_compute_nonce -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' pipeline 'loop_aes_encrypt_block' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 417.426 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_encrypt_block -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_encrypt_block -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       syn_report -csynth -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_encrypt_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_encrypt_block_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.adb 
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block_Pipeline_loop_aes_encrypt_block -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' pipeline 'loop_aes_sub_bytes' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 421.938 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_sub_bytes -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_sub_bytes -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       syn_report -csynth -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_sub_bytes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_sub_bytes_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.adb 
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block_Pipeline_loop_aes_sub_bytes -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 423.207 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block 
Execute       gen_rtl aes_encrypt_block -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block 
Execute       syn_report -csynth -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -model aes_encrypt_block -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.adb 
Execute       db_write -model aes_encrypt_block -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ctr_xor_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ctr_xor_block -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ctr_xor_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 424.164 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl ctr_xor_block -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_ctr_xor_block 
Execute       gen_rtl ctr_xor_block -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_ctr_xor_block 
Execute       syn_report -csynth -model ctr_xor_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_xor_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ctr_xor_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_xor_block_csynth.xml 
Execute       syn_report -verbosereport -model ctr_xor_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ctr_xor_block -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.adb 
Execute       db_write -model ctr_xor_block -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ctr_xor_block -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assign_swap_endianness_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model assign_swap_endianness.1 -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'assign_swap_endianness_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.055 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl assign_swap_endianness.1 -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_assign_swap_endianness_1 
Execute       gen_rtl assign_swap_endianness.1 -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_assign_swap_endianness_1 
Execute       syn_report -csynth -model assign_swap_endianness.1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/assign_swap_endianness_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model assign_swap_endianness.1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/assign_swap_endianness_1_csynth.xml 
Execute       syn_report -verbosereport -model assign_swap_endianness.1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model assign_swap_endianness.1 -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.adb 
Execute       db_write -model assign_swap_endianness.1 -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info assign_swap_endianness.1 -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_loop_ctr_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_loop_ctr_encrypt -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_loop_ctr_encrypt'.
INFO: [RTMG 210-285] Implementing FIFO 'ciphertext_c_U(pynqrypt_encrypt_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(pynqrypt_encrypt_fifo_w60_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_V1_out_tmp_channel_U(pynqrypt_encrypt_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(pynqrypt_encrypt_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_nonce_V_U(pynqrypt_encrypt_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_V_U(pynqrypt_encrypt_fifo_w128_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.953 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_loop_ctr_encrypt -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt 
Execute       gen_rtl dataflow_in_loop_loop_ctr_encrypt -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_dataflow_in_loop_loop_ctr_encrypt 
Execute       syn_report -csynth -model dataflow_in_loop_loop_ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/dataflow_in_loop_loop_ctr_encrypt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_in_loop_loop_ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/dataflow_in_loop_loop_ctr_encrypt_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop_loop_ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       db_write -model dataflow_in_loop_loop_ctr_encrypt -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.adb 
Execute       db_write -model dataflow_in_loop_loop_ctr_encrypt -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_loop_ctr_encrypt -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ctr_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ctr_encrypt -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ctr_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 428.113 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl ctr_encrypt -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_ctr_encrypt 
Execute       gen_rtl ctr_encrypt -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_ctr_encrypt 
Execute       syn_report -csynth -model ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_encrypt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/ctr_encrypt_csynth.xml 
Execute       syn_report -verbosereport -model ctr_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       db_write -model ctr_encrypt -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.adb 
Execute       db_write -model ctr_encrypt -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ctr_encrypt -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pynqrypt_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pynqrypt_encrypt -top_prefix  -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/nonce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/plaintext_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/plaintext' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/ciphertext' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pynqrypt_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'key', 'nonce', 'plaintext_length', 'plaintext', 'ciphertext' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pynqrypt_encrypt'.
INFO: [RTMG 210-278] Implementing memory 'pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 429.625 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl pynqrypt_encrypt -istop -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt 
Execute       gen_rtl pynqrypt_encrypt -istop -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt 
Execute       syn_report -csynth -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_csynth.xml 
Execute       syn_report -verbosereport -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       db_write -model pynqrypt_encrypt -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.adb 
Execute       db_write -model pynqrypt_encrypt -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pynqrypt_encrypt -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt 
Execute       export_constraint_db -f -tool general -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute       syn_report -designview -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.design.xml 
Command       syn_report done; 0.31 sec.
Execute       syn_report -csynthDesign -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.protoinst 
Execute       sc_get_clocks pynqrypt_encrypt 
Execute       sc_get_portdomain pynqrypt_encrypt 
INFO-FLOW: Model list for RTL component generation: aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness.1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO-FLOW: Handling components in module [aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb.
INFO-FLOW: Append model pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_generate_round_keys] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [assign_swap_endianness] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.compgen.tcl 
INFO-FLOW: Handling components in module [ctr_compute_nonce] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.compgen.tcl 
INFO-FLOW: Handling components in module [aes_encrypt_block_Pipeline_loop_aes_encrypt_block] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_encrypt_block_Pipeline_loop_aes_sub_bytes] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_encrypt_block] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
INFO-FLOW: Handling components in module [ctr_xor_block] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.compgen.tcl 
INFO-FLOW: Handling components in module [assign_swap_endianness_1] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_loop_ctr_encrypt] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w64_d5_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w64_d5_S
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w60_d4_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w60_d4_S
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w128_d3_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w128_d3_S
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w128_d2_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w128_d2_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: Found component pynqrypt_encrypt_fifo_w128_d2_S.
INFO-FLOW: Append model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: Handling components in module [ctr_encrypt] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.compgen.tcl 
INFO-FLOW: Handling components in module [pynqrypt_encrypt] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO-FLOW: Found component pynqrypt_encrypt_gmem_m_axi.
INFO-FLOW: Append model pynqrypt_encrypt_gmem_m_axi
INFO-FLOW: Found component pynqrypt_encrypt_control_s_axi.
INFO-FLOW: Append model pynqrypt_encrypt_control_s_axi
INFO-FLOW: Append model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys
INFO-FLOW: Append model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: Append model aes_generate_round_keys
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model assign_swap_endianness
INFO-FLOW: Append model ctr_compute_nonce
INFO-FLOW: Append model aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO-FLOW: Append model aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO-FLOW: Append model aes_encrypt_block
INFO-FLOW: Append model ctr_xor_block
INFO-FLOW: Append model assign_swap_endianness_1
INFO-FLOW: Append model dataflow_in_loop_loop_ctr_encrypt
INFO-FLOW: Append model ctr_encrypt
INFO-FLOW: Append model pynqrypt_encrypt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_fifo_w64_d5_S pynqrypt_encrypt_fifo_w60_d4_S pynqrypt_encrypt_fifo_w128_d3_S pynqrypt_encrypt_fifo_w128_d2_S pynqrypt_encrypt_fifo_w128_d2_S pynqrypt_encrypt_fifo_w128_d2_S pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W pynqrypt_encrypt_gmem_m_axi pynqrypt_encrypt_control_s_axi aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 aes_generate_round_keys entry_proc assign_swap_endianness ctr_compute_nonce aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block ctr_xor_block assign_swap_endianness_1 dataflow_in_loop_loop_ctr_encrypt ctr_encrypt pynqrypt_encrypt
INFO-FLOW: Generating /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w64_d5_S
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w60_d4_S
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w128_d3_S
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: To file: write model pynqrypt_encrypt_fifo_w128_d2_S
INFO-FLOW: To file: write model pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pynqrypt_encrypt_gmem_m_axi
INFO-FLOW: To file: write model pynqrypt_encrypt_control_s_axi
INFO-FLOW: To file: write model aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys
INFO-FLOW: To file: write model aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1
INFO-FLOW: To file: write model aes_generate_round_keys
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model assign_swap_endianness
INFO-FLOW: To file: write model ctr_compute_nonce
INFO-FLOW: To file: write model aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO-FLOW: To file: write model aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO-FLOW: To file: write model aes_encrypt_block
INFO-FLOW: To file: write model ctr_xor_block
INFO-FLOW: To file: write model assign_swap_endianness_1
INFO-FLOW: To file: write model dataflow_in_loop_loop_ctr_encrypt
INFO-FLOW: To file: write model ctr_encrypt
INFO-FLOW: To file: write model pynqrypt_encrypt
INFO-FLOW: Generating /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/vhdl' dstVlogDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/vlog' tclDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db' modelList='pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_fifo_w64_d5_S
pynqrypt_encrypt_fifo_w60_d4_S
pynqrypt_encrypt_fifo_w128_d3_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
pynqrypt_encrypt_gmem_m_axi
pynqrypt_encrypt_control_s_axi
aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys
aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1
aes_generate_round_keys
entry_proc
assign_swap_endianness
ctr_compute_nonce
aes_encrypt_block_Pipeline_loop_aes_encrypt_block
aes_encrypt_block_Pipeline_loop_aes_sub_bytes
aes_encrypt_block
ctr_xor_block
assign_swap_endianness_1
dataflow_in_loop_loop_ctr_encrypt
ctr_encrypt
pynqrypt_encrypt
' expOnly='0'
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 433.062 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pynqrypt_encrypt_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name aes_generate_round_keys
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name ctr_compute_nonce
INFO-FLOW: No bind nodes found for module_name aes_encrypt_block
INFO-FLOW: No bind nodes found for module_name ctr_xor_block
INFO-FLOW: No bind nodes found for module_name ctr_encrypt
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_crypto_aes_rconbkb
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_fifo_w64_d5_S
pynqrypt_encrypt_fifo_w60_d4_S
pynqrypt_encrypt_fifo_w128_d3_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_fifo_w128_d2_S
pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
pynqrypt_encrypt_gmem_m_axi
pynqrypt_encrypt_control_s_axi
aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys
aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1
aes_generate_round_keys
entry_proc
assign_swap_endianness
ctr_compute_nonce
aes_encrypt_block_Pipeline_loop_aes_encrypt_block
aes_encrypt_block_Pipeline_loop_aes_sub_bytes
aes_encrypt_block
ctr_xor_block
assign_swap_endianness_1
dataflow_in_loop_loop_ctr_encrypt
ctr_encrypt
pynqrypt_encrypt
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/top-io-be.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_generate_round_keys.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_compute_nonce.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_xor_block.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/assign_swap_endianness_1.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dataflow_in_loop_loop_ctr_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/ctr_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute       sc_get_clocks pynqrypt_encrypt 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE pynqrypt_encrypt LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE pynqrypt_encrypt LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST pynqrypt_encrypt MODULE2INSTS {pynqrypt_encrypt pynqrypt_encrypt aes_generate_round_keys grp_aes_generate_round_keys_fu_108 aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_fu_54 ctr_encrypt grp_ctr_encrypt_fu_118 dataflow_in_loop_loop_ctr_encrypt dataflow_in_loop_loop_ctr_encrypt_U0 entry_proc entry_proc_U0 ctr_compute_nonce ctr_compute_nonce_U0 assign_swap_endianness assign_swap_endianness_U0 aes_encrypt_block aes_encrypt_block_U0 aes_encrypt_block_Pipeline_loop_aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117 aes_encrypt_block_Pipeline_loop_aes_sub_bytes grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125 ctr_xor_block ctr_xor_block_U0 assign_swap_endianness_1 assign_swap_endianness_1_U0} INST2MODULE {pynqrypt_encrypt pynqrypt_encrypt grp_aes_generate_round_keys_fu_108 aes_generate_round_keys grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_fu_54 aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 grp_ctr_encrypt_fu_118 ctr_encrypt dataflow_in_loop_loop_ctr_encrypt_U0 dataflow_in_loop_loop_ctr_encrypt entry_proc_U0 entry_proc ctr_compute_nonce_U0 ctr_compute_nonce assign_swap_endianness_U0 assign_swap_endianness aes_encrypt_block_U0 aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117 aes_encrypt_block_Pipeline_loop_aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125 aes_encrypt_block_Pipeline_loop_aes_sub_bytes ctr_xor_block_U0 ctr_xor_block assign_swap_endianness_1_U0 assign_swap_endianness_1} INSTDATA {pynqrypt_encrypt {DEPTH 1 CHILDREN {grp_aes_generate_round_keys_fu_108 grp_ctr_encrypt_fu_118}} grp_aes_generate_round_keys_fu_108 {DEPTH 2 CHILDREN {grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_fu_54}} grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46 {DEPTH 3 CHILDREN {}} grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1_fu_54 {DEPTH 3 CHILDREN {}} grp_ctr_encrypt_fu_118 {DEPTH 2 CHILDREN dataflow_in_loop_loop_ctr_encrypt_U0} dataflow_in_loop_loop_ctr_encrypt_U0 {DEPTH 3 CHILDREN {entry_proc_U0 ctr_compute_nonce_U0 assign_swap_endianness_U0 aes_encrypt_block_U0 ctr_xor_block_U0 assign_swap_endianness_1_U0}} entry_proc_U0 {DEPTH 4 CHILDREN {}} ctr_compute_nonce_U0 {DEPTH 4 CHILDREN {}} assign_swap_endianness_U0 {DEPTH 4 CHILDREN {}} aes_encrypt_block_U0 {DEPTH 4 CHILDREN {grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117 grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125}} grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_117 {DEPTH 5 CHILDREN {}} grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_125 {DEPTH 5 CHILDREN {}} ctr_xor_block_U0 {DEPTH 4 CHILDREN {}} assign_swap_endianness_1_U0 {DEPTH 4 CHILDREN {}}} MODULEDATA {aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_145_p2 SOURCE hw-impl/src/pynqrypt.cpp:145 VARIABLE add_ln145 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_161_p2 SOURCE hw-impl/src/pynqrypt.cpp:149 VARIABLE add_ln149 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_184_p2 SOURCE hw-impl/src/pynqrypt.cpp:151 VARIABLE add_ln151 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_377_p2 SOURCE hw-impl/src/pynqrypt.cpp:152 VARIABLE add_ln152 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_440_p2 SOURCE hw-impl/src/pynqrypt.cpp:153 VARIABLE add_ln153 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_462_p2 SOURCE hw-impl/src/pynqrypt.cpp:153 VARIABLE add_ln153_1 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_530_p2 SOURCE hw-impl/src/pynqrypt.cpp:144 VARIABLE add_ln144 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME crypto_aes_rcon_V_U SOURCE {} VARIABLE crypto_aes_rcon_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_generate_round_keys_Pipeline_VITIS_LOOP_157_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_109_p2 SOURCE /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_115_p2 SOURCE hw-impl/src/pynqrypt.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} assign_swap_endianness {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_156_p2 SOURCE hw-impl/src/pynqrypt.cpp:21 VARIABLE add_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_encrypt_block_Pipeline_loop_aes_encrypt_block {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_166_p2 SOURCE hw-impl/src/pynqrypt.cpp:47 VARIABLE add_ln47 LOOP loop_aes_encrypt_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_encrypt_block_Pipeline_loop_aes_sub_bytes {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_84_p2 SOURCE hw-impl/src/pynqrypt.cpp:63 VARIABLE i_4 LOOP loop_aes_sub_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} assign_swap_endianness_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_162_p2 SOURCE hw-impl/src/pynqrypt.cpp:26 VARIABLE p_Val2_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_loop_ctr_encrypt {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ciphertext_c_U SOURCE {} VARIABLE ciphertext_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME i_c_U SOURCE {} VARIABLE i_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_V1_out_tmp_channel_U SOURCE hw-impl/src/pynqrypt.cpp:22 VARIABLE block_V1_out_tmp_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tmp_U SOURCE hw-impl/src/pynqrypt.cpp:23 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_nonce_V_U SOURCE hw-impl/src/pynqrypt.cpp:24 VARIABLE block_nonce_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_V_U SOURCE hw-impl/src/pynqrypt.cpp:25 VARIABLE block_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} pynqrypt_encrypt {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pynqrypt_round_keys_V_U SOURCE hw-impl/src/pynqrypt_hls.cpp:20 VARIABLE pynqrypt_round_keys_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} aes_generate_round_keys {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} ctr_compute_nonce {AREA {DSP 0 BRAM 0 URAM 0}} aes_encrypt_block {AREA {DSP 0 BRAM 0 URAM 0}} ctr_xor_block {AREA {DSP 0 BRAM 0 URAM 0}} ctr_encrypt {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 443.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pynqrypt_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for pynqrypt_encrypt.
Execute       syn_report -model pynqrypt_encrypt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 8.06 sec.
Command   csynth_design done; 19.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18.09 seconds. CPU system time: 1.38 seconds. Elapsed time: 19.49 seconds; current allocated memory: 242.535 MB.
Command ap_source done; 30.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt opened at Sat Dec 10 15:25:21 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: /xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /xilinx//Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 0.24 sec.
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -enable_dataflow_profiling=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -enable_dataflow_profiling=1
Execute     config_cosim -enable_dataflow_profiling=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls
Execute     config_export -output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.42 sec.
Execute   set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
Execute     create_platform xc7z020i-clg400-1L -board  
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -enable_dataflow_profiling 
INFO: [HLS 200-1510] Running: config_cosim -enable_dataflow_profiling 
Execute   config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls -rtl verilog -vivado_clock 10 
Execute   source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
Execute     set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/test.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.48 sec.
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/pynqrypt.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.99 sec.
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/pynqrypt_hls.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.31 sec.
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.37 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 15.21 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 27.96 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 38.43 seconds. CPU system time: 1.71 seconds. Elapsed time: 27.96 seconds; current allocated memory: 16.852 MB.
Command ap_source done; 38.51 sec.
Execute cleanup_all 
