{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 16:50:23 2014 " "Info: Processing started: Thu Jul 31 16:50:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "openmips_min_sopc EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"openmips_min_sopc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 19505 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 19506 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 19507 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "gpio_o\[15\] " "Warning: Reserve pin assignment ignored because of existing pin with name \"gpio_o\[15\]\"" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[15\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 353 5147 6155 0}  }  } }  } 0 0 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "gpio_o\[23\] " "Warning: Reserve pin assignment ignored because of existing pin with name \"gpio_o\[23\]\"" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[23\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 361 5147 6155 0}  }  } }  } 0 0 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "gpio_o\[31\] " "Warning: Reserve pin assignment ignored because of existing pin with name \"gpio_o\[31\]\"" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[31\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 369 5147 6155 0}  }  } }  } 0 0 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "gpio_o\[7\] " "Warning: Reserve pin assignment ignored because of existing pin with name \"gpio_o\[7\]\"" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[7\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 345 5147 6155 0}  }  } }  } 0 0 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "sdr_addr_o\[12\] " "Warning: Reserve pin assignment ignored because of existing pin with name \"sdr_addr_o\[12\]\"" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_addr_o[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[12\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 68 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_addr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 416 5147 6155 0}  }  } }  } 0 0 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 125 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 125 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[7\] " "Info: Pin gpio_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[7\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 345 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[15\] " "Info: Pin gpio_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[15\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 353 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[23\] " "Info: Pin gpio_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[23\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 361 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_o\[31\] " "Info: Pin gpio_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { gpio_o[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_o\[31\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 369 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdr_addr_o\[12\] " "Info: Pin sdr_addr_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { sdr_addr_o[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[12\]" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 68 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdr_addr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 416 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[29\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[29\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|stallreq_for_madd_msub\|combout " "Warning: Node \"openmips0\|ex0\|stallreq_for_madd_msub\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[28\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[28\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[29\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[29\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[28\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[28\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[30\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[30\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[31\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[31\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[5\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[5\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[30\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[30\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[31\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[31\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[2\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[2\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[3\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[3\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[4\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[4\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[5\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[2\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[2\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[3\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[4\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[3\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[0\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[1\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cnt_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|cnt_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[26\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[26\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[10\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[10\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[27\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[27\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[11\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[11\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[27\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[27\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[24\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[24\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[8\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[8\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[25\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[25\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[9\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[9\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[26\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[26\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[25\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[25\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[24\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[24\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[23\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[23\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[22\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[22\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[21\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[21\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[20\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[20\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[19\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[19\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[18\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[18\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[17\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[17\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[16\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[16\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[15\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[15\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[14\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[14\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[13\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[13\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[12\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[12\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[11\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[11\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[10\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[10\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[9\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[9\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[8\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[8\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[7\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[6\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[1\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[0\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[18\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[18\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[19\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[19\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[16\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[16\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[17\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[17\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[4\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[5\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[6\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[7\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[12\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[12\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[13\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[13\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[14\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[14\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[15\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[15\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[20\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[20\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[21\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[21\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[22\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[22\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[23\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[23\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[28\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[28\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[29\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[29\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[30\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[30\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[31\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[31\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[27\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[27\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[24\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[24\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[25\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[25\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[26\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[26\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[29\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[29\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[28\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[28\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[0\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[0\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[1\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[1\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[30\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[30\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[31\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[31\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[5\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[5\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[6\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[6\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[7\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[7\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[23\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[23\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[2\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[2\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[1\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[1\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[61\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[61\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[8\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[8\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[9\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[9\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[10\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[10\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[11\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[11\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[12\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[12\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[13\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[13\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[14\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[14\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[15\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[15\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[16\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[16\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[17\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[17\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[18\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[18\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[19\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[19\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[20\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[20\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[21\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[21\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[22\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[22\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[60\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[60\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[3\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[3\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[4\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[4\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[0\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[0\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[27\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[27\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[23\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[23\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[22\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[22\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[21\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[21\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[20\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[20\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[19\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[19\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[18\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[18\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[17\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[17\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[16\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[16\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[28\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[28\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[26\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[26\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[25\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[25\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[24\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[24\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[23\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[23\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[22\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[22\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[62\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[62\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[63\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[63\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[26\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[26\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[10\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[10\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[37\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[37\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[27\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[27\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[11\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[11\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[24\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[24\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[8\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[8\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[25\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[25\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[9\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[9\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[15\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[15\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[14\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[14\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[13\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[13\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[12\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[12\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[7\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[7\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[6\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[6\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[34\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[34\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[35\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[35\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[36\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[36\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[33\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[33\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[61\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[61\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[55\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[55\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[54\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[54\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[53\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[53\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[52\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[52\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[51\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[51\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[50\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[50\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[49\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[49\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[48\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[48\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[60\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[60\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[32\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[32\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[59\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[59\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[58\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[58\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[62\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[62\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[63\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[63\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[58\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[58\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[42\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[42\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[59\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[59\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[43\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[43\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[56\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[56\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[40\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[40\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[57\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[57\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[41\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[41\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[47\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[47\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[46\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[46\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[45\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[45\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[44\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[44\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[39\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[39\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[38\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[38\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[57\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[57\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[37\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[37\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[56\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[56\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[34\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[34\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[35\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[35\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[36\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[36\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[33\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[33\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[55\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[55\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[54\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[54\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[53\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[53\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[52\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[52\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[51\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[51\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[50\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[50\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[49\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[49\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[48\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[48\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[32\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[32\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[47\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[47\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[46\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[46\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[42\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[42\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[43\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[43\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[40\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[40\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[41\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[41\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[45\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[45\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[44\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[44\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[39\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[39\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[38\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[38\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openmips_min_sopc.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'openmips_min_sopc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Mux0~1  from: datad  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Mux0~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Selector37~1  from: datac  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Selector37~1  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datab  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: datac  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~7  from: datac  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~7  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~0  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~1  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~2  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~2  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~3  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~3  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 57 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_we_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 2503 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[28\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[28\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_addr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 2466 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[29\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[29\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_addr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 2467 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[30\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[30\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_addr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 2468 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[31\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_addr_o\[31\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_addr_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 2469 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_cyc_o " "Info: Destination node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_cyc_o" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 60 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|wishbone_cyc_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 5448 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[28\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[28\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|wishbone_addr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 5549 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[29\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[29\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|wishbone_addr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 5550 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[30\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[30\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|wishbone_addr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 5551 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[31\] " "Info: Destination node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_addr_o\[31\]" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|wishbone_addr_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 5552 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "openmips_min_sopc.v" "" { Text "G:/openmips_min_sopc/openmips_min_sopc.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 433 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|Selector300~0  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|Selector300~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub " "Info: Destination node openmips:openmips0\|ex:ex0\|stallreq_for_madd_msub" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 140 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|stallreq_for_madd_msub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 4283 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 357 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|Selector300~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 10820 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|hilo_temp1\[18\]~4  " "Info: Automatically promoted node openmips:openmips0\|ex:ex0\|hilo_temp1\[18\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ex:ex0|hilo_temp1[18]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 17393 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|cp0_reg:cp0_reg0\|Mux0~1  " "Info: Automatically promoted node openmips:openmips0\|cp0_reg:cp0_reg0\|Mux0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 190 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|cp0_reg:cp0_reg0|Mux0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 15195 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~5  " "Info: Automatically promoted node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ctrl:ctrl0|new_pc[31]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 14082 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|id:id0\|always1~3  " "Info: Automatically promoted node openmips:openmips0\|id:id0\|always1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_link_address~0 " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_link_address~0" {  } { { "id_ex.v" "" { Text "G:/openmips_min_sopc/id_ex.v" 65 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_link_address~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 9601 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|stall~3 " "Info: Destination node openmips:openmips0\|ctrl:ctrl0\|stall~3" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 53 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ctrl:ctrl0|stall~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 10066 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop~7 " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop~7" {  } { { "id_ex.v" "" { Text "G:/openmips_min_sopc/id_ex.v" 59 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 10630 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2 " "Info: Destination node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ctrl:ctrl0|new_pc[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 14076 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id:id0|always1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 9598 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|id:id0\|always2~4  " "Info: Automatically promoted node openmips:openmips0\|id:id0\|always2~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_link_address~1 " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_link_address~1" {  } { { "id_ex.v" "" { Text "G:/openmips_min_sopc/id_ex.v" 65 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_link_address~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 9602 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|stall~3 " "Info: Destination node openmips:openmips0\|ctrl:ctrl0\|stall~3" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 53 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ctrl:ctrl0|stall~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 10066 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|id_ex:id_ex0\|ex_aluop~7 " "Info: Destination node openmips:openmips0\|id_ex:id_ex0\|ex_aluop~7" {  } { { "id_ex.v" "" { Text "G:/openmips_min_sopc/id_ex.v" 59 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id_ex:id_ex0|ex_aluop~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 10630 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2 " "Info: Destination node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|ctrl:ctrl0|new_pc[31]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 14076 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|id:id0|always2~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 9550 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|mem:mem0\|Selector49~1  " "Info: Automatically promoted node openmips:openmips0\|mem:mem0\|Selector49~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~0 " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~0" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 57 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|wishbone_we_o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 8672 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[26\]~52 " "Info: Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[26\]~52" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 69 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|rd_buf[26]~52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 17318 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 170 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|mem:mem0|Selector49~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 8671 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|Selector139~0  " "Info: Automatically promoted node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|Selector139~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 148 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:dwishbone_bus_if|Selector139~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 14968 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|Selector139~0  " "Info: Automatically promoted node openmips:openmips0\|wishbone_bus_if:iwishbone_bus_if\|Selector139~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 148 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|wishbone_bus_if:iwishbone_bus_if|Selector139~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/openmips_min_sopc/" { { 0 { 0 ""} 0 14689 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 44 20 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 22 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Info: Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Info: Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.1% " "Info: 2e+03 ns of routing delay (approximately 2.1% of available device routing delay) added to meet hold timing." {  } {  } 0 0 "%1!s! of routing delay (approximately %2!s! of available device routing delay) added to meet hold timing." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Info: Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Info: Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Warning: Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[0\] 0 " "Info: Pin \"sdr_dq_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[1\] 0 " "Info: Pin \"sdr_dq_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[2\] 0 " "Info: Pin \"sdr_dq_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[3\] 0 " "Info: Pin \"sdr_dq_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[4\] 0 " "Info: Pin \"sdr_dq_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[5\] 0 " "Info: Pin \"sdr_dq_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[6\] 0 " "Info: Pin \"sdr_dq_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[7\] 0 " "Info: Pin \"sdr_dq_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[8\] 0 " "Info: Pin \"sdr_dq_io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[9\] 0 " "Info: Pin \"sdr_dq_io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[10\] 0 " "Info: Pin \"sdr_dq_io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[11\] 0 " "Info: Pin \"sdr_dq_io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[12\] 0 " "Info: Pin \"sdr_dq_io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[13\] 0 " "Info: Pin \"sdr_dq_io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[14\] 0 " "Info: Pin \"sdr_dq_io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[15\] 0 " "Info: Pin \"sdr_dq_io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_out 0 " "Info: Pin \"uart_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[0\] 0 " "Info: Pin \"gpio_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[1\] 0 " "Info: Pin \"gpio_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[2\] 0 " "Info: Pin \"gpio_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[3\] 0 " "Info: Pin \"gpio_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[4\] 0 " "Info: Pin \"gpio_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[5\] 0 " "Info: Pin \"gpio_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[6\] 0 " "Info: Pin \"gpio_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[7\] 0 " "Info: Pin \"gpio_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[8\] 0 " "Info: Pin \"gpio_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[9\] 0 " "Info: Pin \"gpio_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[10\] 0 " "Info: Pin \"gpio_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[11\] 0 " "Info: Pin \"gpio_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[12\] 0 " "Info: Pin \"gpio_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[13\] 0 " "Info: Pin \"gpio_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[14\] 0 " "Info: Pin \"gpio_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[15\] 0 " "Info: Pin \"gpio_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[16\] 0 " "Info: Pin \"gpio_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[17\] 0 " "Info: Pin \"gpio_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[18\] 0 " "Info: Pin \"gpio_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[19\] 0 " "Info: Pin \"gpio_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[20\] 0 " "Info: Pin \"gpio_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[21\] 0 " "Info: Pin \"gpio_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[22\] 0 " "Info: Pin \"gpio_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[23\] 0 " "Info: Pin \"gpio_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[24\] 0 " "Info: Pin \"gpio_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[25\] 0 " "Info: Pin \"gpio_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[26\] 0 " "Info: Pin \"gpio_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[27\] 0 " "Info: Pin \"gpio_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[28\] 0 " "Info: Pin \"gpio_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[29\] 0 " "Info: Pin \"gpio_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[30\] 0 " "Info: Pin \"gpio_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[31\] 0 " "Info: Pin \"gpio_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[0\] 0 " "Info: Pin \"flash_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[1\] 0 " "Info: Pin \"flash_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[2\] 0 " "Info: Pin \"flash_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[3\] 0 " "Info: Pin \"flash_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[4\] 0 " "Info: Pin \"flash_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[5\] 0 " "Info: Pin \"flash_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[6\] 0 " "Info: Pin \"flash_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[7\] 0 " "Info: Pin \"flash_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[8\] 0 " "Info: Pin \"flash_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[9\] 0 " "Info: Pin \"flash_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[10\] 0 " "Info: Pin \"flash_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[11\] 0 " "Info: Pin \"flash_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[12\] 0 " "Info: Pin \"flash_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[13\] 0 " "Info: Pin \"flash_addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[14\] 0 " "Info: Pin \"flash_addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[15\] 0 " "Info: Pin \"flash_addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[16\] 0 " "Info: Pin \"flash_addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[17\] 0 " "Info: Pin \"flash_addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[18\] 0 " "Info: Pin \"flash_addr_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[19\] 0 " "Info: Pin \"flash_addr_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[20\] 0 " "Info: Pin \"flash_addr_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[21\] 0 " "Info: Pin \"flash_addr_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_we_o 0 " "Info: Pin \"flash_we_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_rst_o 0 " "Info: Pin \"flash_rst_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_oe_o 0 " "Info: Pin \"flash_oe_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_ce_o 0 " "Info: Pin \"flash_ce_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_clk_o 0 " "Info: Pin \"sdr_clk_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cs_n_o 0 " "Info: Pin \"sdr_cs_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cke_o 0 " "Info: Pin \"sdr_cke_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ras_n_o 0 " "Info: Pin \"sdr_ras_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cas_n_o 0 " "Info: Pin \"sdr_cas_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_we_n_o 0 " "Info: Pin \"sdr_we_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[0\] 0 " "Info: Pin \"sdr_dqm_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[1\] 0 " "Info: Pin \"sdr_dqm_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[0\] 0 " "Info: Pin \"sdr_ba_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[1\] 0 " "Info: Pin \"sdr_ba_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[0\] 0 " "Info: Pin \"sdr_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[1\] 0 " "Info: Pin \"sdr_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[2\] 0 " "Info: Pin \"sdr_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[3\] 0 " "Info: Pin \"sdr_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[4\] 0 " "Info: Pin \"sdr_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[5\] 0 " "Info: Pin \"sdr_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[6\] 0 " "Info: Pin \"sdr_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[7\] 0 " "Info: Pin \"sdr_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[8\] 0 " "Info: Pin \"sdr_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[9\] 0 " "Info: Pin \"sdr_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[10\] 0 " "Info: Pin \"sdr_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[11\] 0 " "Info: Pin \"sdr_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[12\] 0 " "Info: Pin \"sdr_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/openmips_min_sopc/openmips_min_sopc.fit.smsg " "Info: Generated suppressed messages file G:/openmips_min_sopc/openmips_min_sopc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 373 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 373 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Info: Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 16:52:59 2014 " "Info: Processing ended: Thu Jul 31 16:52:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Info: Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Info: Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
