// Seed: 3356680350
module module_0 (
    output tri id_0
    , id_9,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7
);
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3
    , id_25,
    input wor id_4,
    output tri id_5,
    output uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    output tri id_13,
    output tri0 id_14,
    input tri id_15,
    output uwire id_16,
    output tri1 id_17,
    input tri0 id_18,
    input wor id_19,
    output tri1 id_20,
    output supply1 id_21,
    output uwire id_22,
    input wor id_23
);
  wire id_26;
  assign id_16 = 1;
  module_0(
      id_2, id_2, id_4, id_9, id_5, id_18, id_0, id_16
  );
endmodule
