--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.516ns.
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (SLICE_X78Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D6     net (fanout=3)        0.797   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (1.573ns logic, 2.802ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y133.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X79Y134.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.520ns logic, 2.634ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y134.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X79Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.520ns logic, 2.438ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (SLICE_X78Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D6     net (fanout=3)        0.797   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.553ns logic, 2.802ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y133.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X79Y134.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.500ns logic, 2.634ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y134.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X79Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (1.500ns logic, 2.438ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (SLICE_X78Y133.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D6     net (fanout=3)        0.797   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.552ns logic, 2.802ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_2 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y133.CQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    SLICE_X79Y134.D1     net (fanout=2)        0.629   gtp_wrapper_inst/gtp_link_reset_inst/counter<2>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (1.499ns logic, 2.634ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_5 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y134.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<7>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_5
    SLICE_X79Y134.D2     net (fanout=2)        0.433   gtp_wrapper_inst/gtp_link_reset_inst/counter<5>
    SLICE_X79Y134.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X79Y134.A6     net (fanout=1)        0.718   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X79Y134.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X79Y134.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X78Y133.CE     net (fanout=3)        0.456   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X78Y133.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.499ns logic, 2.438ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/reset_o (SLICE_X79Y134.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/reset_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y134.BMUX   Tshcko                0.244   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.C6     net (fanout=3)        0.034   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X79Y134.CLK    Tah         (-Th)    -0.215   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o_rstpot1_INV_0
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.459ns logic, 0.034ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (SLICE_X78Y133.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y133.BQ     Tcko                  0.200   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X78Y133.B5     net (fanout=2)        0.075   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X78Y133.CLK    Tah         (-Th)    -0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<1>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_cy<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (SLICE_X78Y135.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_9 to gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y135.BQ     Tcko                  0.200   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    SLICE_X78Y135.B5     net (fanout=2)        0.075   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
    SLICE_X78Y135.CLK    Tah         (-Th)    -0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<9>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_xor<9>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_0/CK
  Location pin: SLICE_X78Y133.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_1/CK
  Location pin: SLICE_X78Y133.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_2/CK
  Location pin: SLICE_X78Y133.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.314ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_4 (SLICE_X45Y49.B1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.AQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X45Y49.A4      net (fanout=4)        0.848   clock_control_inst/vfat2_count<0>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.028ns logic, 2.142ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.BMUX    Tshcko                0.488   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X45Y49.A1      net (fanout=3)        0.636   clock_control_inst/vfat2_count<2>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.069ns logic, 1.930ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.CQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X45Y49.A2      net (fanout=2)        0.444   clock_control_inst/vfat2_count<3>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (1.028ns logic, 1.738ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_5 (SLICE_X45Y49.B1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.AQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X45Y49.A4      net (fanout=4)        0.848   clock_control_inst/vfat2_count<0>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.227   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.933ns logic, 2.142ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.BMUX    Tshcko                0.488   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X45Y49.A1      net (fanout=3)        0.636   clock_control_inst/vfat2_count<2>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.227   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.974ns logic, 1.930ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.CQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X45Y49.A2      net (fanout=2)        0.444   clock_control_inst/vfat2_count<3>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.B1      net (fanout=3)        1.294   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.227   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (0.933ns logic, 1.738ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_6 (SLICE_X45Y49.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.AQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X45Y49.A4      net (fanout=4)        0.848   clock_control_inst/vfat2_count<0>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.C2      net (fanout=3)        0.435   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (1.028ns logic, 1.283ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.BMUX    Tshcko                0.488   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X45Y49.A1      net (fanout=3)        0.636   clock_control_inst/vfat2_count<2>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.C2      net (fanout=3)        0.435   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (1.069ns logic, 1.071ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.CQ      Tcko                  0.447   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X45Y49.A2      net (fanout=2)        0.444   clock_control_inst/vfat2_count<3>
    SLICE_X45Y49.A       Tilo                  0.259   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X45Y49.C2      net (fanout=3)        0.435   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X45Y49.CLK     Tas                   0.322   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.028ns logic, 0.879ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X44Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.BQ      Tcko                  0.234   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X44Y49.B5      net (fanout=3)        0.069   clock_control_inst/vfat2_count<1>
    SLICE_X44Y49.CLK     Tah         (-Th)    -0.131   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.365ns logic, 0.069ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_6 (SLICE_X45Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_5 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_5 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y49.BMUX    Tshcko                0.244   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/vfat2_count_5
    SLICE_X45Y49.C6      net (fanout=3)        0.034   clock_control_inst/vfat2_count<5>
    SLICE_X45Y49.CLK     Tah         (-Th)    -0.215   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.459ns logic, 0.034ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_3 (SLICE_X44Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y49.CQ      Tcko                  0.234   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X44Y49.C5      net (fanout=2)        0.064   clock_control_inst/vfat2_count<3>
    SLICE_X44Y49.CLK     Tah         (-Th)    -0.197   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<3>11
                                                       clock_control_inst/vfat2_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33628 paths analyzed, 10155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA15), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_5 (FF)
  Destination:          gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      5.916ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.988 - 0.899)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_5 to gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X64Y127.CQ           Tcko                  0.447   tx_data<21>
                                                             link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_5
    GTPA1_DUAL_X0Y1.TXDATA15   net (fanout=2)        5.019   tx_data<21>
    GTPA1_DUAL_X0Y1.TXUSRCLK21 Tgtpcck_TXDATA        0.450   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                             gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            5.916ns (0.897ns logic, 5.019ns route)
                                                             (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAMB16_X5Y88.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.732ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.764 - 0.821)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y157.CMUX   Tshcko                0.488   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X5Y88.ADDRB6  net (fanout=8)        4.894   chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X5Y88.CLKB    Trcck_ADDRB           0.350   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (0.838ns logic, 4.894ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4 (FF)
  Destination:          gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      5.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.988 - 0.899)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4 to gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X64Y127.AQ           Tcko                  0.447   tx_data<21>
                                                             link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_4
    GTPA1_DUAL_X0Y1.TXDATA14   net (fanout=2)        4.979   tx_data<20>
    GTPA1_DUAL_X0Y1.TXUSRCLK21 Tgtpcck_TXDATA        0.450   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                             gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            5.876ns (0.897ns logic, 4.979ns route)
                                                             (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X72Y153.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y153.AQ     Tcko                  0.200   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    SLICE_X72Y153.CE     net (fanout=2)        0.129   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
    SLICE_X72Y153.CLK    Tckce       (-Th)     0.108   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.092ns logic, 0.129ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE (SLICE_X76Y135.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT to chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y133.CQ     Tcko                  0.198   chipscope_vio_inst/U0/I_VIO/ARM_pulse
                                                       chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT
    SLICE_X76Y135.CE     net (fanout=5)        0.144   chipscope_vio_inst/U0/I_VIO/ARM_pulse
    SLICE_X76Y135.CLK    Tckce       (-Th)     0.102   chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly<0>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.096ns logic, 0.144ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[17].SYNC_OUT_CELL/USER_REG (SLICE_X68Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[49].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[17].SYNC_OUT_CELL/USER_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[49].UPDATE_CELL/GEN_CLK.USER_REG to chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[17].SYNC_OUT_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y132.BQ     Tcko                  0.234   chipscope_vio_inst/U0/I_VIO/UPDATE<19>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[49].UPDATE_CELL/GEN_CLK.USER_REG
    SLICE_X68Y132.CE     net (fanout=1)        0.158   chipscope_vio_inst/U0/I_VIO/UPDATE<17>
    SLICE_X68Y132.CLK    Tckce       (-Th)     0.092   cs_sync_out<1>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[17].SYNC_OUT_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.142ns logic, 0.158ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57152 paths analyzed, 20752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.515ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148 (SLICE_X24Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 3)
  Clock Path Skew:      0.072ns (0.790 - 0.718)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y79.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X91Y64.D5      net (fanout=3)        1.693   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (1.462ns logic, 8.740ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (0.790 - 0.717)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X91Y64.D2      net (fanout=3)        0.615   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (1.462ns logic, 7.662ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.120ns (Levels of Logic = 3)
  Clock Path Skew:      0.079ns (0.790 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.BMUX    Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X91Y64.D6      net (fanout=3)        0.584   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_148
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (1.489ns logic, 7.631ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151 (SLICE_X24Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.072ns (0.790 - 0.718)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y79.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X91Y64.D5      net (fanout=3)        1.693   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    -------------------------------------------------  ---------------------------
    Total                                     10.182ns (1.442ns logic, 8.740ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (0.790 - 0.717)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X91Y64.D2      net (fanout=3)        0.615   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (1.442ns logic, 7.662ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.079ns (0.790 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.BMUX    Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X91Y64.D6      net (fanout=3)        0.584   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_151
    -------------------------------------------------  ---------------------------
    Total                                      9.100ns (1.469ns logic, 7.631ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150 (SLICE_X24Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.072ns (0.790 - 0.718)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y79.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_0_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_0_inst/en_o
    SLICE_X91Y64.D5      net (fanout=3)        1.693   link_tracking_1_inst/tracking_core_inst/track_en<0>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    -------------------------------------------------  ---------------------------
    Total                                     10.181ns (1.441ns logic, 8.740ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (0.790 - 0.717)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/en_o
    SLICE_X91Y64.D2      net (fanout=3)        0.615   link_tracking_1_inst/tracking_core_inst/track_en<1>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (1.441ns logic, 7.662ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.079ns (0.790 - 0.711)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y68.BMUX    Tshcko                0.488   link_tracking_1_inst/tracking_core_inst/track_2_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/en_o
    SLICE_X91Y64.D6      net (fanout=3)        0.584   link_tracking_1_inst/tracking_core_inst/track_en<2>
    SLICE_X91Y64.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_1_inst/state_FSM_FFd2
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1_SW0
    SLICE_X90Y78.C2      net (fanout=1)        1.269   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/N01
    SLICE_X90Y78.C       Tilo                  0.204   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D5      net (fanout=3)        0.205   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0228_inv1
    SLICE_X90Y78.D       Tilo                  0.203   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv1
    SLICE_X24Y50.CE      net (fanout=358)      5.573   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0190_inv
    SLICE_X24Y50.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1<151>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_1_150
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (1.468ns logic, 7.631ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y32.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_222 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.428 - 0.338)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_222 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y61.DQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/data_fifo_din<222>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_222
    RAMB8_X3Y32.DIBDI8   net (fanout=1)        0.261   link_tracking_1_inst/tracking_core_inst/data_fifo_din<222>
    RAMB8_X3Y32.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.147ns logic, 0.261ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_7 (SLICE_X114Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_7 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.431 - 0.342)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_7 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y63.DQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_data<5><7>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_7
    SLICE_X114Y65.DX     net (fanout=1)        0.202   link_tracking_1_inst/tracking_core_inst/track_data<5><7>
    SLICE_X114Y65.CLK    Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5<7>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_5_7
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.248ns logic, 0.202ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_168 (SLICE_X65Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_168 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_168 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.616 - 0.526)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_168 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_168
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y32.AQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_168
    SLICE_X65Y31.AX      net (fanout=2)        0.195   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<168>
    SLICE_X65Y31.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<5><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_168
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.257ns logic, 0.195ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.515|         |         |         |
fpga_test_io<1>|   10.515|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |   10.515|         |         |         |
fpga_test_io<1>|   10.515|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 91238 paths, 0 nets, and 31060 connections

Design statistics:
   Minimum period:  10.515ns{1}   (Maximum frequency:  95.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 03 16:50:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 536 MB



