{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726974122673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726974122673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 23:02:02 2024 " "Processing started: Sat Sep 21 23:02:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726974122673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726974122673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Romulus-I -c Romulus-I --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Romulus-I -c Romulus-I --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726974122673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726974124019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726974124019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SN74LS573.v(23) " "Verilog HDL warning at SN74LS573.v(23): extended using \"x\" or \"z\"" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1726974135181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn74ls573.v 1 1 " "Found 1 design units, including 1 entities, in source file sn74ls573.v" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS573 " "Found entity 1: SN74LS573" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726974135183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726974135183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726974135187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726974135187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1726974135243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS573 SN74LS573:r1 " "Elaborating entity \"SN74LS573\" for hierarchy \"SN74LS573:r1\"" {  } { { "testbench.v" "r1" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/testbench.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726974135245 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal SN74LS573.v(16) " "Verilog HDL Always Construct warning at SN74LS573.v(16): variable \"internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1726974135245 "|testbench|SN74LS573:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal SN74LS573.v(20) " "Verilog HDL Always Construct warning at SN74LS573.v(20): variable \"internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1726974135246 "|testbench|SN74LS573:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal SN74LS573.v(21) " "Verilog HDL Always Construct warning at SN74LS573.v(21): variable \"internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1726974135246 "|testbench|SN74LS573:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal SN74LS573.v(24) " "Verilog HDL Always Construct warning at SN74LS573.v(24): variable \"internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SN74LS573.v" "" { Text "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/SN74LS573.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1726974135246 "|testbench|SN74LS573:r1"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/output_files/Romulus-I.map.smsg " "Generated suppressed messages file C:/Users/gusbr/Desktop/CodingShit/Romulus-I/Verilog/output_files/Romulus-I.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1726974135351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726974135368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 23:02:15 2024 " "Processing ended: Sat Sep 21 23:02:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726974135368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726974135368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726974135368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726974135368 ""}
