INTSTYLE=ise
INFILE=/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.ncd
OUTFILE=/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=/home/main/git/FPGA-MISC/Nexys3-RAM-Test
LICENSE=WebPack
USER_INFO=210861346_0_0_275
